// -----------------------------------------------------------------------------
// 2020-08-29 15:07:29
// -----------------------------------------------------------------------------
// GIT SHA1: 2703a3b2b8f88b9e9cdc0503b3a0339118d1293d
// -----------------------------------------------------------------------------
#define SYS_REG_BASE           0xc0000000
#define CSR_ALLON_BASE         0xc0000100
#define TU0_US_REG_BASE        0xc0000200
#define TU1_US_REG_BASE        0xc0000210
#define TU2_US_REG_BASE        0xc0000220
#define TU3_US_REG_BASE        0xc0000230
#define TM0_MS_REG_BASE        0xc0000240
#define TM1_MS_REG_BASE        0xc0000250
#define TM2_MS_REG_BASE        0xc0000260
#define TM3_MS_REG_BASE        0xc0000270
#define MCU_WDT_REG_BASE       0xc0000280
#define SYS_WDT_REG_BASE       0xc0000284
#define PWM_REG_BASE           0xc0000300
#define TAS_REG_BASE           0xc0000400
#define IO_REG_BASE            0xc0000500
#define CSR_I2C_SLV_BASE       0xc0000600
#define IO_REG1_BASE           0xc0000700
#define SD_REG_BASE            0xc0000800
#define SPI_REG_BASE           0xc0000a00
#define UART_REG_BASE          0xc0000c00
#define DAT_UART_REG_BASE      0xc0000d00
#define DAT_UART1_REG_BASE     0xc0000e00
#define ADC_REG_BASE           0xc0000f00
#define FLASH_SPI_REG_BASE     0xc0001000
#define INT_CTRL_REG_BASE      0xc0002000
#define SYS_UTILS_BASE         0xc0003000
#define RTC_MISC_REG_BASE      0xc0004000
#define PDM_REG_BASE           0xc0005000
#define CSR_CTMR_REG_BASE      0xc0005100
#define HCI_REG_BASE           0xc1000000
#define CO_REG_BASE            0xc2000000
#define EFS_REG_BASE           0xc2000100
#define MRX_REG_BASE           0xc6000000
#define AMPDU_REG_BASE         0xc6001000
#define MT_REG_CSR_BASE        0xc6002000
#define TXQ0_MT_Q_REG_CSR_BASE 0xc6002100
#define TXQ1_MT_Q_REG_CSR_BASE 0xc6002200
#define TXQ2_MT_Q_REG_CSR_BASE 0xc6002300
#define TXQ3_MT_Q_REG_CSR_BASE 0xc6002400
#define TXQ4_MT_Q_REG_CSR_BASE 0xc6002500
#define TXQ5_MT_Q_REG_CSR_BASE 0xc6002600
#define MT_RESPFRM_REG_BASE    0xc6003000
#define HIF_INFO_BASE          0xca000000
#define PHY_RATE_INFO_BASE     0xca000200
#define MAC_GLB_SET_BASE       0xca000300
#define BTCX_REG_BASE          0xca000400
#define MIB_REG_BASE           0xca000800
#define MAC_DTIMC_REG_BASE     0xca001000
#define CSR_LL_REG_A2_BASE     0xca002000
#define LL_TRX_REG_BASE        0xca002030
#define LL_FUNC_REG_BASE       0xca002400
#define RX_PDU_BUF_REG_BASE    0xca002a00
#define TX_PDU_BUF_REG_BASE    0xca002c00
#define WSID_EXT_BASE          0xca010000
#define APP_SECURITY_REG_BASE  0xca100000
#define RF_REG_BASE            0xcb000000
#define CSR_TU_RF_BASE         0xccb0a000
#define CSR_TU_PMU_BASE        0xccb0b000
#define CSR_TU_PHY_BASE        0xccb0e000
#define CSR_TU_BLE_PHY_BASE    0xccb10000
#define MB_REG_BASE            0xcd000000
#define ID_MNG_REG_BASE        0xcd010000
#define MMU_REG_BASE           0xcf000000
#define CSR_TEMP_REG_BASE      0xcfff0000
#define I2S0_REG_BASE          0xd0001000
#define I2S1_REG_BASE          0xd0001400
#define I2C0_REG_BASE          0xd0003000
#define I2C1_REG_BASE          0xd0003400
#define SPIMST_REG_BASE        0xd0005000
#define SPIMST1_REG_BASE       0xd0005400
#define SPIMST2_REG_BASE       0xd0005800
#define SPI_PERISLV_REG_BASE   0xd0007000
#define SPI_PERISLV1_REG_BASE  0xd0007400
#define SBUS_DMAC_REG_BASE     0xd8000000
#define DMAC1_REG_BASE         0xd8000400
// -----------------------------------------------------------------------------
// bank size
// -----------------------------------------------------------------------------
#define SYS_REG_BANK_SIZE           0x00000100
#define CSR_ALLON_BANK_SIZE         0x000000f8
#define TU0_US_REG_BANK_SIZE        0x00000010
#define TU1_US_REG_BANK_SIZE        0x00000010
#define TU2_US_REG_BANK_SIZE        0x00000010
#define TU3_US_REG_BANK_SIZE        0x00000010
#define TM0_MS_REG_BANK_SIZE        0x00000010
#define TM1_MS_REG_BANK_SIZE        0x00000010
#define TM2_MS_REG_BANK_SIZE        0x00000010
#define TM3_MS_REG_BANK_SIZE        0x00000010
#define MCU_WDT_REG_BANK_SIZE       0x00000004
#define SYS_WDT_REG_BANK_SIZE       0x00000004
#define PWM_REG_BANK_SIZE           0x00000044
#define TAS_REG_BANK_SIZE           0x00000020
#define IO_REG_BANK_SIZE            0x00000098
#define CSR_I2C_SLV_BANK_SIZE       0x00000014
#define IO_REG1_BANK_SIZE           0x00000048
#define SD_REG_BANK_SIZE            0x00000180
#define SPI_REG_BANK_SIZE           0x00000020
#define UART_REG_BANK_SIZE          0x00000034
#define DAT_UART_REG_BANK_SIZE      0x00000060
#define DAT_UART1_REG_BANK_SIZE     0x00000060
#define ADC_REG_BANK_SIZE           0x000000a0
#define FLASH_SPI_REG_BANK_SIZE     0x0000004c
#define INT_CTRL_REG_BANK_SIZE      0x000001d4
#define SYS_UTILS_BANK_SIZE         0x00000114
#define RTC_MISC_REG_BANK_SIZE      0x00000008
#define PDM_REG_BANK_SIZE           0x000000c4
#define CSR_CTMR_REG_BANK_SIZE      0x000000bc
#define HCI_REG_BANK_SIZE           0x00000170
#define CO_REG_BANK_SIZE            0x000000ac
#define EFS_REG_BANK_SIZE           0x0000003c
#define MRX_REG_BANK_SIZE           0x000001f4
#define AMPDU_REG_BANK_SIZE         0x00000014
#define MT_REG_CSR_BANK_SIZE        0x00000100
#define TXQ0_MT_Q_REG_CSR_BANK_SIZE 0x0000001c
#define TXQ1_MT_Q_REG_CSR_BANK_SIZE 0x0000001c
#define TXQ2_MT_Q_REG_CSR_BANK_SIZE 0x0000001c
#define TXQ3_MT_Q_REG_CSR_BANK_SIZE 0x0000001c
#define TXQ4_MT_Q_REG_CSR_BANK_SIZE 0x0000001c
#define TXQ5_MT_Q_REG_CSR_BANK_SIZE 0x0000001c
#define MT_RESPFRM_REG_BANK_SIZE    0x00000300
#define HIF_INFO_BANK_SIZE          0x0000009c
#define PHY_RATE_INFO_BANK_SIZE     0x00000004
#define MAC_GLB_SET_BANK_SIZE       0x000000bc
#define BTCX_REG_BANK_SIZE          0x00000084
#define MIB_REG_BANK_SIZE           0x00000490
#define MAC_DTIMC_REG_BANK_SIZE     0x00000020
#define CSR_LL_REG_A2_BANK_SIZE     0x00000db0
#define LL_TRX_REG_BANK_SIZE        0x00000328
#define LL_FUNC_REG_BANK_SIZE       0x000003e4
#define RX_PDU_BUF_REG_BANK_SIZE    0x00000034
#define TX_PDU_BUF_REG_BANK_SIZE    0x00000034
#define WSID_EXT_BANK_SIZE          0x0000022c
#define APP_SECURITY_REG_BANK_SIZE  0x00000348
#define RF_REG_BANK_SIZE            0x00d0b100
#define CSR_TU_RF_BANK_SIZE         0x00001000
#define CSR_TU_PMU_BANK_SIZE        0x00000100
#define CSR_TU_PHY_BANK_SIZE        0x00001400
#define CSR_TU_BLE_PHY_BANK_SIZE    0x00000400
#define MB_REG_BANK_SIZE            0x000000a4
#define ID_MNG_REG_BANK_SIZE        0x00000094
#define MMU_REG_BANK_SIZE           0x0000003c
#define CSR_TEMP_REG_BANK_SIZE      0x00000034
#define I2S0_REG_BANK_SIZE          0x000001cc
#define I2S1_REG_BANK_SIZE          0x000001cc
#define I2C0_REG_BANK_SIZE          0x000000fc
#define I2C1_REG_BANK_SIZE          0x000000fc
#define SPIMST_REG_BANK_SIZE        0x00000064
#define SPIMST1_REG_BANK_SIZE       0x00000064
#define SPIMST2_REG_BANK_SIZE       0x00000064
#define SPI_PERISLV_REG_BANK_SIZE   0x00000064
#define SPI_PERISLV1_REG_BANK_SIZE  0x00000064
#define SBUS_DMAC_REG_BANK_SIZE     0x000003a4
#define DMAC1_REG_BANK_SIZE         0x000003a4
// SYS_REG
#define ADR_BRG_SW_RST                                   (SYS_REG_BASE+0x00000000)
#define ADR_BOOT                                         (SYS_REG_BASE+0x00000004)
#define ADR_CHIP_ID_0                                    (SYS_REG_BASE+0x00000008)
#define ADR_CHIP_ID_1                                    (SYS_REG_BASE+0x0000000c)
#define ADR_CHIP_ID_2                                    (SYS_REG_BASE+0x00000010)
#define ADR_CHIP_ID_3                                    (SYS_REG_BASE+0x00000014)
#define ADR_CLOCK_SELECTION                              (SYS_REG_BASE+0x00000018)
#define ADR_PLATFORM_CLOCK_ENABLE                        (SYS_REG_BASE+0x0000001c)
#define ADR_SYS_CSR_CLOCK_ENABLE                         (SYS_REG_BASE+0x00000020)
#define ADR_BOOTSTRAP_SAMPLE                             (SYS_REG_BASE+0x00000024)
#define ADR_N10_DBG1                                     (SYS_REG_BASE+0x00000028)
#define ADR_N10_DBG2                                     (SYS_REG_BASE+0x0000002c)
#define ADR_ROPMUSTATE                                   (SYS_REG_BASE+0x00000030)
#define ADR_ROM_READ_PROT                                (SYS_REG_BASE+0x00000034)
#define ADR_GPIO_IQ_LOG_STOP                             (SYS_REG_BASE+0x00000038)
#define ADR_SECU_AND_FLASH_CLOCK_SELECTION               (SYS_REG_BASE+0x0000003c)
#define ADR_FLASH_BRIDGE_SPLIT_DISABLE                   (SYS_REG_BASE+0x00000040)
#define ADR_TB_ADR_SEL                                   (SYS_REG_BASE+0x00000044)
#define ADR_TB_RDATA                                     (SYS_REG_BASE+0x00000048)
#define ADR_UART_W2B                                     (SYS_REG_BASE+0x0000004c)
#define ADR_XTAL_CLK_EDGE                                (SYS_REG_BASE+0x00000050)
#define ADR_SYSCTRL_COMMAND                              (SYS_REG_BASE+0x00000054)
#define ADR_FBUS_CLK_SEL                                 (SYS_REG_BASE+0x00000058)
#define ADR_SYSCTRL_STATUS                               (SYS_REG_BASE+0x0000005c)
#define ADR_EILM_ERR_INFO                                (SYS_REG_BASE+0x00000060)
#define ADR_EDLM_ERR_INFO                                (SYS_REG_BASE+0x00000064)
#define ADR_SRAM_PG_STATUS0                              (SYS_REG_BASE+0x00000080)
#define ADR_SRAM_PG_STATUS1                              (SYS_REG_BASE+0x00000084)
#define ADR_RINGOSCWRITE                                 (SYS_REG_BASE+0x00000088)
#define ADR_RINGOSCREAD                                  (SYS_REG_BASE+0x0000008c)
#define ADR_HBUSREQ_LOCK                                 (SYS_REG_BASE+0x00000090)
#define ADR_HBURST_LOCK                                  (SYS_REG_BASE+0x00000094)
#define ADR_AHB_BUS_ERR_ADR                              (SYS_REG_BASE+0x00000098)
#define ADR_AHB_BUS_ERR_INFO                             (SYS_REG_BASE+0x0000009c)
#define ADR_POWER_SW_INFO                                (SYS_REG_BASE+0x000000a0)
#define ADR_VIAROM_EMA                                   (SYS_REG_BASE+0x000000a4)
#define ADR_TEST_MODE                                    (SYS_REG_BASE+0x000000b0)
#define ADR_MANUAL_RESET_N                               (SYS_REG_BASE+0x000000b4)
#define ADR_DEBUG_FIRMWARE_EVENT_FLAG                    (SYS_REG_BASE+0x000000b8)
#define ADR_DEBUG_HOST_EVENT_FLAG                        (SYS_REG_BASE+0x000000bc)
#define ADR_CHIP_INFO_ID_0                               (SYS_REG_BASE+0x000000c0)
#define ADR_CHIP_INFO_ID_1                               (SYS_REG_BASE+0x000000c4)
#define ADR_CHIP_TYPE_VER                                (SYS_REG_BASE+0x000000c8)
#define ADR_CHIP_DATE_YYYYMMDD                           (SYS_REG_BASE+0x000000cc)
#define ADR_CHIP_DATE_00HHMMSS                           (SYS_REG_BASE+0x000000d0)
#define ADR_CHIP_GITSHA_0                                (SYS_REG_BASE+0x000000d4)
#define ADR_CHIP_GITSHA_1                                (SYS_REG_BASE+0x000000d8)
#define ADR_CHIP_GITSHA_2                                (SYS_REG_BASE+0x000000dc)
#define ADR_CHIP_GITSHA_3                                (SYS_REG_BASE+0x000000e0)
#define ADR_CHIP_GITSHA_4                                (SYS_REG_BASE+0x000000e4)
#define ADR_N10CFG_DEF_IVB                               (SYS_REG_BASE+0x000000e8)
#define ADR_CHIP_INFO_FPGATAG                            (SYS_REG_BASE+0x000000f4)
#define ADR_PMU_MODE_TRAN_INT                            (SYS_REG_BASE+0x000000f8)
#define ADR_DEBUG_SIM_FINISH                             (SYS_REG_BASE+0x000000fc)
// CSR_ALLON
#define ADR_ALWAYS_ON_CFG00                              (CSR_ALLON_BASE+0x00000000)
#define ADR_SDIO_RESET_WAKE_CFG                          (CSR_ALLON_BASE+0x00000004)
#define ADR_BOOT_INFO                                    (CSR_ALLON_BASE+0x00000008)
#define ADR_SPARE_UART_INFO                              (CSR_ALLON_BASE+0x0000000c)
#define ADR_POWER_ON_OFF_CTRL                            (CSR_ALLON_BASE+0x00000010)
#define ADR_HOST_WAKE_WIFI_CTRL                          (CSR_ALLON_BASE+0x00000014)
#define ADR_PRESCALER_USTIMER                            (CSR_ALLON_BASE+0x00000018)
#define ADR_DESIGN_FOR_TEST_ASSERTION                    (CSR_ALLON_BASE+0x0000001c)
#define ADR_WAKE_PMU_ENABLE                              (CSR_ALLON_BASE+0x00000020)
#define ADR_N10_SUSPEND_TO_RAM_EN                        (CSR_ALLON_BASE+0x00000024)
#define ADR_CLKGATEDCFG_SETTING                          (CSR_ALLON_BASE+0x00000028)
#define ADR_DTIM_PHY_SETTING                             (CSR_ALLON_BASE+0x0000002c)
#define ADR_ROM_PATCH00_0                                (CSR_ALLON_BASE+0x00000030)
#define ADR_ROM_PATCH00_1                                (CSR_ALLON_BASE+0x00000034)
#define ADR_ROM_PATCH01_0                                (CSR_ALLON_BASE+0x00000038)
#define ADR_ROM_PATCH01_1                                (CSR_ALLON_BASE+0x0000003c)
#define ADR_DESIGN_FOR_TEST                              (CSR_ALLON_BASE+0x00000040)
#define ADR_HOST_WAKE_WIFI_POL                           (CSR_ALLON_BASE+0x00000044)
#define ADR_PWM_RESET                                    (CSR_ALLON_BASE+0x00000048)
#define ADR_N10CFG_SETTING                               (CSR_ALLON_BASE+0x0000004c)
#define ADR_SRAM_PG_CTRL0                                (CSR_ALLON_BASE+0x00000050)
#define ADR_SRAM_PG_CTRL1                                (CSR_ALLON_BASE+0x00000054)
#define ADR_SRAM_PG_PMU_WAKEUP                           (CSR_ALLON_BASE+0x00000058)
#define ADR_SRAM_PG_PMU_SLEEP_EN                         (CSR_ALLON_BASE+0x0000005c)
#define ADR_SRAM_PG_MANUAL_WAKEUP                        (CSR_ALLON_BASE+0x00000060)
#define ADR_SRAM_PG_PMU_RETENTION                        (CSR_ALLON_BASE+0x00000064)
#define ADR_SRAM_PG_CONCATE                              (CSR_ALLON_BASE+0x00000068)
#define ADR_HOST_WAKE_WIFI_CTRL_2                        (CSR_ALLON_BASE+0x00000070)
#define ADR_HOST_WAKE_WIFI_POL_2                         (CSR_ALLON_BASE+0x00000074)
#define ADR_FASTRFGL_PARA                                (CSR_ALLON_BASE+0x00000080)
#define ADR_SLOWSRAM_PARA                                (CSR_ALLON_BASE+0x00000084)
#define ADR_FASTSRAM_PARA                                (CSR_ALLON_BASE+0x00000088)
#define ADR_FAKE_TEST_MODE                               (CSR_ALLON_BASE+0x00000090)
#define ADR_SYSCTRL_PMU_MODE                             (CSR_ALLON_BASE+0x000000a0)
#define ADR_SYSCTRL_CMD_LOG                              (CSR_ALLON_BASE+0x000000a4)
#define ADR_SYSCTRL_ONP_PWR_LATENCY                      (CSR_ALLON_BASE+0x000000a8)
#define ADR_SYSCTRL_ABNORMAL_FLAG                        (CSR_ALLON_BASE+0x000000ac)
#define ADR_LOCKABLE_0                                   (CSR_ALLON_BASE+0x000000b0)
#define ADR_LOCKABLE_1                                   (CSR_ALLON_BASE+0x000000b4)
#define ADR_LOCKABLE_2                                   (CSR_ALLON_BASE+0x000000b8)
#define ADR_TOP_RST_CTRL                                 (CSR_ALLON_BASE+0x000000c0)
#define ADR_SECURE_PASSWORD_REG                          (CSR_ALLON_BASE+0x000000c4)
#define ADR_SECURE_CTRL                                  (CSR_ALLON_BASE+0x000000c8)
#define ADR_EDM_PASSWD_0                                 (CSR_ALLON_BASE+0x000000cc)
#define ADR_EDM_PASSWD_1                                 (CSR_ALLON_BASE+0x000000d0)
#define ADR_EDM_PASSWD_2                                 (CSR_ALLON_BASE+0x000000d4)
#define ADR_EDM_PASSWD_3                                 (CSR_ALLON_BASE+0x000000d8)
#define ADR_EFUSE0_PROT_0                                (CSR_ALLON_BASE+0x000000dc)
#define ADR_EFUSE0_PROT_1                                (CSR_ALLON_BASE+0x000000e0)
#define ADR_EFUSE1_PROT                                  (CSR_ALLON_BASE+0x000000e4)
#define ADR_EFUSE_CTRL                                   (CSR_ALLON_BASE+0x000000e8)
#define ADR_MCU_CAPABILITIES                             (CSR_ALLON_BASE+0x000000ec)
#define ADR_GLOBAL_SRAM_CAPABILITES                      (CSR_ALLON_BASE+0x000000f0)
#define ADR_FLASH_CAPABILITES                            (CSR_ALLON_BASE+0x000000f4)
// TU0_US_REG
#define ADR_TU0_MICROSECOND_TIMER                        (TU0_US_REG_BASE+0x00000000)
#define ADR_TU0_CURRENT_MICROSECOND_TIME_VALUE           (TU0_US_REG_BASE+0x00000004)
#define ADR_TU0_MICROSECOND_TIMER_LOCAL_PRESCALE         (TU0_US_REG_BASE+0x00000008)
#define ADR_TU0_MICROSECOND_TIMER32                      (TU0_US_REG_BASE+0x0000000c)
// TU1_US_REG
#define ADR_TU1_MICROSECOND_TIMER                        (TU1_US_REG_BASE+0x00000000)
#define ADR_TU1_CURRENT_MICROSECOND_TIME_VALUE           (TU1_US_REG_BASE+0x00000004)
#define ADR_TU1_MICROSECOND_TIMER_LOCAL_PRESCALE         (TU1_US_REG_BASE+0x00000008)
#define ADR_TU1_MICROSECOND_TIMER32                      (TU1_US_REG_BASE+0x0000000c)
// TU2_US_REG
#define ADR_TU2_MICROSECOND_TIMER                        (TU2_US_REG_BASE+0x00000000)
#define ADR_TU2_CURRENT_MICROSECOND_TIME_VALUE           (TU2_US_REG_BASE+0x00000004)
#define ADR_TU2_MICROSECOND_TIMER_LOCAL_PRESCALE         (TU2_US_REG_BASE+0x00000008)
#define ADR_TU2_MICROSECOND_TIMER32                      (TU2_US_REG_BASE+0x0000000c)
// TU3_US_REG
#define ADR_TU3_MICROSECOND_TIMER                        (TU3_US_REG_BASE+0x00000000)
#define ADR_TU3_CURRENT_MICROSECOND_TIME_VALUE           (TU3_US_REG_BASE+0x00000004)
#define ADR_TU3_MICROSECOND_TIMER_LOCAL_PRESCALE         (TU3_US_REG_BASE+0x00000008)
#define ADR_TU3_MICROSECOND_TIMER32                      (TU3_US_REG_BASE+0x0000000c)
// TM0_MS_REG
#define ADR_TM0_MILLISECOND_TIMER                        (TM0_MS_REG_BASE+0x00000000)
#define ADR_TM0_CURRENT_MILLISECOND_TIME_VALUE           (TM0_MS_REG_BASE+0x00000004)
#define ADR_TM0_MILLISECOND_TIMER_LOCAL_PRESCALE         (TM0_MS_REG_BASE+0x00000008)
#define ADR_TM0_MILLISECOND_TIMER32                      (TM0_MS_REG_BASE+0x0000000c)
// TM1_MS_REG
#define ADR_TM1_MILLISECOND_TIMER                        (TM1_MS_REG_BASE+0x00000000)
#define ADR_TM1_CURRENT_MILLISECOND_TIME_VALUE           (TM1_MS_REG_BASE+0x00000004)
#define ADR_TM1_MILLISECOND_TIMER_LOCAL_PRESCALE         (TM1_MS_REG_BASE+0x00000008)
#define ADR_TM1_MILLISECOND_TIMER32                      (TM1_MS_REG_BASE+0x0000000c)
// TM2_MS_REG
#define ADR_TM2_MILLISECOND_TIMER                        (TM2_MS_REG_BASE+0x00000000)
#define ADR_TM2_CURRENT_MILLISECOND_TIME_VALUE           (TM2_MS_REG_BASE+0x00000004)
#define ADR_TM2_MILLISECOND_TIMER_LOCAL_PRESCALE         (TM2_MS_REG_BASE+0x00000008)
#define ADR_TM2_MILLISECOND_TIMER32                      (TM2_MS_REG_BASE+0x0000000c)
// TM3_MS_REG
#define ADR_TM3_MILLISECOND_TIMER                        (TM3_MS_REG_BASE+0x00000000)
#define ADR_TM3_CURRENT_MILLISECOND_TIME_VALUE           (TM3_MS_REG_BASE+0x00000004)
#define ADR_TM3_MILLISECOND_TIMER_LOCAL_PRESCALE         (TM3_MS_REG_BASE+0x00000008)
#define ADR_TM3_MILLISECOND_TIMER32                      (TM3_MS_REG_BASE+0x0000000c)
// MCU_WDT_REG
#define ADR_MCU_WDOG_REG                                 (MCU_WDT_REG_BASE+0x00000000)
// SYS_WDT_REG
#define ADR_SYS_WDOG_REG                                 (SYS_WDT_REG_BASE+0x00000000)
// PWM_REG
#define ADR_PWM_0_PERIOD                                 (PWM_REG_BASE+0x00000000)
#define ADR_PWM_0_SET_DUTYH                              (PWM_REG_BASE+0x00000004)
#define ADR_PWM_1_PERIOD                                 (PWM_REG_BASE+0x00000008)
#define ADR_PWM_1_SET_DUTYH                              (PWM_REG_BASE+0x0000000c)
#define ADR_PWM_2_PERIOD                                 (PWM_REG_BASE+0x00000010)
#define ADR_PWM_2_SET_DUTYH                              (PWM_REG_BASE+0x00000014)
#define ADR_PWM_3_PERIOD                                 (PWM_REG_BASE+0x00000018)
#define ADR_PWM_3_SET_DUTYH                              (PWM_REG_BASE+0x0000001c)
#define ADR_PWM_4_PERIOD                                 (PWM_REG_BASE+0x00000020)
#define ADR_PWM_4_SET_DUTYH                              (PWM_REG_BASE+0x00000024)
#define ADR_PWM_5_PERIOD                                 (PWM_REG_BASE+0x00000028)
#define ADR_PWM_5_SET_DUTYH                              (PWM_REG_BASE+0x0000002c)
#define ADR_PWM_6_PERIOD                                 (PWM_REG_BASE+0x00000030)
#define ADR_PWM_6_SET_DUTYH                              (PWM_REG_BASE+0x00000034)
#define ADR_PWM_7_PERIOD                                 (PWM_REG_BASE+0x00000038)
#define ADR_PWM_7_SET_DUTYH                              (PWM_REG_BASE+0x0000003c)
#define ADR_PWM_CTRL                                     (PWM_REG_BASE+0x00000040)
// TAS_REG
#define ADR_TAS0                                         (TAS_REG_BASE+0x00000000)
#define ADR_TAS1                                         (TAS_REG_BASE+0x00000004)
#define ADR_TAS2                                         (TAS_REG_BASE+0x00000008)
#define ADR_TAS3                                         (TAS_REG_BASE+0x0000000c)
#define ADR_TAS4                                         (TAS_REG_BASE+0x00000010)
#define ADR_TAS5                                         (TAS_REG_BASE+0x00000014)
#define ADR_TAS6                                         (TAS_REG_BASE+0x00000018)
#define ADR_TAS7                                         (TAS_REG_BASE+0x0000001c)
// IO_REG
#define ADR_MANUAL_IO                                    (IO_REG_BASE+0x00000000)
#define ADR_MANUAL_IO_37_32                              (IO_REG_BASE+0x00000004)
#define ADR_MANUAL_PUE                                   (IO_REG_BASE+0x00000008)
#define ADR_MANUAL_PUE_37_32                             (IO_REG_BASE+0x0000000c)
#define ADR_MANUAL_PDE                                   (IO_REG_BASE+0x00000010)
#define ADR_MANUAL_PDE_37_32                             (IO_REG_BASE+0x00000014)
#define ADR_MANUAL_DS                                    (IO_REG_BASE+0x00000018)
#define ADR_MANUAL_DS_37_32                              (IO_REG_BASE+0x0000001c)
#define ADR_IO_PO                                        (IO_REG_BASE+0x00000020)
#define ADR_IO_PO_37_32                                  (IO_REG_BASE+0x00000024)
#define ADR_IO_PI                                        (IO_REG_BASE+0x00000028)
#define ADR_IO_PI_37_32                                  (IO_REG_BASE+0x0000002c)
#define ADR_IO_PIE                                       (IO_REG_BASE+0x00000030)
#define ADR_IO_PIE_37_32                                 (IO_REG_BASE+0x00000034)
#define ADR_IO_POEN                                      (IO_REG_BASE+0x00000038)
#define ADR_IO_POEN_37_32                                (IO_REG_BASE+0x0000003c)
#define ADR_IO_PUE                                       (IO_REG_BASE+0x00000040)
#define ADR_IO_PUE_37_32                                 (IO_REG_BASE+0x00000044)
#define ADR_IO_PDE                                       (IO_REG_BASE+0x00000048)
#define ADR_IO_PDE_37_32                                 (IO_REG_BASE+0x0000004c)
#define ADR_IO_DS                                        (IO_REG_BASE+0x00000050)
#define ADR_IO_DS_37_32                                  (IO_REG_BASE+0x00000054)
#define ADR_MANUAL_GPIO                                  (IO_REG_BASE+0x00000058)
#define ADR_MANUAL_GPIO_37_32                            (IO_REG_BASE+0x0000005c)
#define ADR_IO_FUNC_SEL0                                 (IO_REG_BASE+0x00000060)
#define ADR_IO_FUNC_SEL1                                 (IO_REG_BASE+0x00000064)
#define ADR_INT_THRU_GPIO                                (IO_REG_BASE+0x00000068)
#define ADR_INT_THRU_GPIO_37_32                          (IO_REG_BASE+0x0000006c)
#define ADR_INT_THRU_GPIO1                               (IO_REG_BASE+0x00000070)
#define ADR_INT_THRU_GPIO1_37_32                         (IO_REG_BASE+0x00000074)
#define ADR_BIST_CTRL                                    (IO_REG_BASE+0x00000078)
#define ADR_BIST_CTRL1                                   (IO_REG_BASE+0x0000007c)
#define ADR_BIST_CTRL2                                   (IO_REG_BASE+0x00000080)
#define ADR_BIST_CTRL3                                   (IO_REG_BASE+0x00000084)
#define ADR_IO5V_OD_CTRL                                 (IO_REG_BASE+0x00000088)
#define ADR_IO_MISC_FUNC_SEL                             (IO_REG_BASE+0x0000008c)
#define ADR_IO_GPIO_PP_MODE                              (IO_REG_BASE+0x00000090)
#define ADR_IO_GPIO_PP_MODE_37_32                        (IO_REG_BASE+0x00000094)
// CSR_I2C_SLV
#define ADR_I2CS_ID_ADDR                                 (CSR_I2C_SLV_BASE+0x00000000)
#define ADR_I2CS_STATUS                                  (CSR_I2C_SLV_BASE+0x00000004)
#define ADR_I2CS_TIME_CNT                                (CSR_I2C_SLV_BASE+0x00000008)
#define ADR_I2CS_STATE                                   (CSR_I2C_SLV_BASE+0x0000000c)
#define ADR_I2CS_CTRL                                    (CSR_I2C_SLV_BASE+0x00000010)
// IO_REG1
#define ADR_SPECIFIC_GPIO                                (IO_REG1_BASE+0x00000000)
#define ADR_SPECIFIC_GPIO_37_32                          (IO_REG1_BASE+0x00000004)
#define ADR_SPECIFIC_PWM0_TO_GPIO                        (IO_REG1_BASE+0x00000008)
#define ADR_SPECIFIC_PWM0_TO_GPIO_37_32                  (IO_REG1_BASE+0x0000000c)
#define ADR_SPECIFIC_PWM1_TO_GPIO                        (IO_REG1_BASE+0x00000010)
#define ADR_SPECIFIC_PWM1_TO_GPIO_37_32                  (IO_REG1_BASE+0x00000014)
#define ADR_SPECIFIC_PWM2_TO_GPIO                        (IO_REG1_BASE+0x00000018)
#define ADR_SPECIFIC_PWM2_TO_GPIO_37_32                  (IO_REG1_BASE+0x0000001c)
#define ADR_SPECIFIC_PWM3_TO_GPIO                        (IO_REG1_BASE+0x00000020)
#define ADR_SPECIFIC_PWM3_TO_GPIO_37_32                  (IO_REG1_BASE+0x00000024)
#define ADR_SPECIFIC_PWM4_TO_GPIO                        (IO_REG1_BASE+0x00000028)
#define ADR_SPECIFIC_PWM4_TO_GPIO_37_32                  (IO_REG1_BASE+0x0000002c)
#define ADR_SPECIFIC_PWM5_TO_GPIO                        (IO_REG1_BASE+0x00000030)
#define ADR_SPECIFIC_PWM5_TO_GPIO_37_32                  (IO_REG1_BASE+0x00000034)
#define ADR_SPECIFIC_PWM6_TO_GPIO                        (IO_REG1_BASE+0x00000038)
#define ADR_SPECIFIC_PWM6_TO_GPIO_37_32                  (IO_REG1_BASE+0x0000003c)
#define ADR_SPECIFIC_PWM7_TO_GPIO                        (IO_REG1_BASE+0x00000040)
#define ADR_SPECIFIC_PWM7_TO_GPIO_37_32                  (IO_REG1_BASE+0x00000044)
// SD_REG
#define ADR_INT_MASK_REG                                 (SD_REG_BASE+0x00000004)
#define ADR_INT_STATUS_REG                               (SD_REG_BASE+0x00000008)
#define ADR_FN1_STATUS_REG                               (SD_REG_BASE+0x0000000c)
#define ADR_CARD_RCA_REG                                 (SD_REG_BASE+0x00000020)
#define ADR_IO_REG_PORT_DLY_RESP                         (SD_REG_BASE+0x00000040)
#define ADR_SDIO_CARD_STATUS_REG                         (SD_REG_BASE+0x00000050)
#define ADR_R5_RESP_FLAG_OUT_TIMING                      (SD_REG_BASE+0x00000054)
#define ADR_SDIO_DELAY_CHAIN_0                           (SD_REG_BASE+0x00000058)
#define ADR_SDIO_DELAY_CHAIN_1                           (SD_REG_BASE+0x0000005c)
#define ADR_FN1_DMA_START_ADDR_REG                       (SD_REG_BASE+0x00000060)
#define ADR_FN1_INT_CTRL_RESET                           (SD_REG_BASE+0x00000064)
#define ADR_MCU_NOTIFY_HOST_EVENT                        (SD_REG_BASE+0x00000068)
#define ADR_FN1_DMA_RD_START_ADDR_REG                    (SD_REG_BASE+0x0000006c)
#define ADR_IO_REG_RIA_RD_BASE_ADDR                      (SD_REG_BASE+0x00000090)
#define ADR_CCCR_00H_REG                                 (SD_REG_BASE+0x000000c0)
#define ADR_CCCR_04H_REG                                 (SD_REG_BASE+0x000000c4)
#define ADR_CCCR_08H_REG                                 (SD_REG_BASE+0x000000c8)
#define ADR_CCCR_14H_REG                                 (SD_REG_BASE+0x000000cc)
#define ADR_CCCR_13H_REG                                 (SD_REG_BASE+0x000000d0)
#define ADR_FBR_100H_REG                                 (SD_REG_BASE+0x000000e0)
#define ADR_FBR_109H_REG                                 (SD_REG_BASE+0x000000e8)
#define ADR_F0_CIS_CONTENT_REG_0                         (SD_REG_BASE+0x00000100)
#define ADR_F0_CIS_CONTENT_REG_1                         (SD_REG_BASE+0x00000104)
#define ADR_F0_CIS_CONTENT_REG_2                         (SD_REG_BASE+0x00000108)
#define ADR_F0_CIS_CONTENT_REG_3                         (SD_REG_BASE+0x0000010c)
#define ADR_F0_CIS_CONTENT_REG_4                         (SD_REG_BASE+0x00000110)
#define ADR_F0_CIS_CONTENT_REG_5                         (SD_REG_BASE+0x00000114)
#define ADR_F0_CIS_CONTENT_REG_6                         (SD_REG_BASE+0x00000118)
#define ADR_F0_CIS_CONTENT_REG_7                         (SD_REG_BASE+0x0000011c)
#define ADR_F0_CIS_CONTENT_REG_8                         (SD_REG_BASE+0x00000120)
#define ADR_F0_CIS_CONTENT_REG_9                         (SD_REG_BASE+0x00000124)
#define ADR_F0_CIS_CONTENT_REG_10                        (SD_REG_BASE+0x00000128)
#define ADR_F0_CIS_CONTENT_REG_11                        (SD_REG_BASE+0x0000012c)
#define ADR_F0_CIS_CONTENT_REG_12                        (SD_REG_BASE+0x00000130)
#define ADR_F0_CIS_CONTENT_REG_13                        (SD_REG_BASE+0x00000134)
#define ADR_F0_CIS_CONTENT_REG_14                        (SD_REG_BASE+0x00000138)
#define ADR_F0_CIS_CONTENT_REG_15                        (SD_REG_BASE+0x0000013c)
#define ADR_F1_CIS_CONTENT_REG_0                         (SD_REG_BASE+0x00000140)
#define ADR_F1_CIS_CONTENT_REG_1                         (SD_REG_BASE+0x00000144)
#define ADR_F1_CIS_CONTENT_REG_2                         (SD_REG_BASE+0x00000148)
#define ADR_F1_CIS_CONTENT_REG_3                         (SD_REG_BASE+0x0000014c)
#define ADR_F1_CIS_CONTENT_REG_4                         (SD_REG_BASE+0x00000150)
#define ADR_F1_CIS_CONTENT_REG_5                         (SD_REG_BASE+0x00000154)
#define ADR_F1_CIS_CONTENT_REG_6                         (SD_REG_BASE+0x00000158)
#define ADR_F1_CIS_CONTENT_REG_7                         (SD_REG_BASE+0x0000015c)
#define ADR_F1_CIS_CONTENT_REG_8                         (SD_REG_BASE+0x00000160)
#define ADR_F1_CIS_CONTENT_REG_9                         (SD_REG_BASE+0x00000164)
#define ADR_F1_CIS_CONTENT_REG_10                        (SD_REG_BASE+0x00000168)
#define ADR_F1_CIS_CONTENT_REG_11                        (SD_REG_BASE+0x0000016c)
#define ADR_F1_CIS_CONTENT_REG_12                        (SD_REG_BASE+0x00000170)
#define ADR_F1_CIS_CONTENT_REG_13                        (SD_REG_BASE+0x00000174)
#define ADR_F1_CIS_CONTENT_REG_14                        (SD_REG_BASE+0x00000178)
#define ADR_F1_CIS_CONTENT_REG_15                        (SD_REG_BASE+0x0000017c)
// SPI_REG
#define ADR_SPI_MODE                                     (SPI_REG_BASE+0x00000000)
#define ADR_TX_SEG                                       (SPI_REG_BASE+0x00000010)
#define ADR_SPI_TO_PHY_PARAM1                            (SPI_REG_BASE+0x00000018)
#define ADR_SPI_TO_PHY_PARAM2                            (SPI_REG_BASE+0x0000001c)
// UART_REG
#define ADR_UART_DATA                                    (UART_REG_BASE+0x00000000)
#define ADR_UART_IER                                     (UART_REG_BASE+0x00000004)
#define ADR_UART_FCR                                     (UART_REG_BASE+0x00000008)
#define ADR_UART_LCR                                     (UART_REG_BASE+0x0000000c)
#define ADR_UART_MCR                                     (UART_REG_BASE+0x00000010)
#define ADR_UART_LSR                                     (UART_REG_BASE+0x00000014)
#define ADR_UART_MSR                                     (UART_REG_BASE+0x00000018)
#define ADR_UART_SPR                                     (UART_REG_BASE+0x0000001c)
#define ADR_UART_RTHR                                    (UART_REG_BASE+0x00000020)
#define ADR_UART_ISR                                     (UART_REG_BASE+0x00000024)
#define ADR_UART_TTHR                                    (UART_REG_BASE+0x00000028)
#define ADR_UART_INT_MAP                                 (UART_REG_BASE+0x0000002c)
#define ADR_UART_POINTER                                 (UART_REG_BASE+0x00000030)
// DAT_UART_REG
#define ADR_HSUART_TRX_CHAR                              (DAT_UART_REG_BASE+0x00000000)
#define ADR_HSUART_INTRRUPT_ENABLE                       (DAT_UART_REG_BASE+0x00000004)
#define ADR_HSUART_FIFO_CTRL                             (DAT_UART_REG_BASE+0x00000008)
#define ADR_HSUART_LINE_CTRL                             (DAT_UART_REG_BASE+0x0000000c)
#define ADR_HSUART_MODEM_CTRL                            (DAT_UART_REG_BASE+0x00000010)
#define ADR_HSUART_LINE_STATUS                           (DAT_UART_REG_BASE+0x00000014)
#define ADR_HSUART_MODEM_STATUS                          (DAT_UART_REG_BASE+0x00000018)
#define ADR_HSUART_SCRATCH_BOARD                         (DAT_UART_REG_BASE+0x0000001c)
#define ADR_HSUART_FIFO_THRESHOLD                        (DAT_UART_REG_BASE+0x00000020)
#define ADR_HSUART_INTERRUPT_STATUS                      (DAT_UART_REG_BASE+0x00000024)
#define ADR_HSUART_DIV_FRAC                              (DAT_UART_REG_BASE+0x00000028)
#define ADR_HSUART_EXPANSION_INTERRUPT_STATUS            (DAT_UART_REG_BASE+0x0000002c)
#define ADR_HSUART_DMA_RX_STR_ADDR                       (DAT_UART_REG_BASE+0x00000040)
#define ADR_HSUART_DMA_RX_END_ADDR                       (DAT_UART_REG_BASE+0x00000044)
#define ADR_HSUART_DMA_RX_WPT                            (DAT_UART_REG_BASE+0x00000048)
#define ADR_HSUART_DMA_RX_RPT                            (DAT_UART_REG_BASE+0x0000004c)
#define ADR_HSUART_DMA_TX_STR_ADDR                       (DAT_UART_REG_BASE+0x00000050)
#define ADR_HSUART_DMA_TX_END_ADDR                       (DAT_UART_REG_BASE+0x00000054)
#define ADR_HSUART_DMA_TX_WPT                            (DAT_UART_REG_BASE+0x00000058)
#define ADR_HSUART_DMA_TX_RPT                            (DAT_UART_REG_BASE+0x0000005c)
// DAT_UART1_REG
#define ADR_HSUART1_TRX_CHAR                             (DAT_UART1_REG_BASE+0x00000000)
#define ADR_HSUART1_INTRRUPT_ENABLE                      (DAT_UART1_REG_BASE+0x00000004)
#define ADR_HSUART1_FIFO_CTRL                            (DAT_UART1_REG_BASE+0x00000008)
#define ADR_HSUART1_LINE_CTRL                            (DAT_UART1_REG_BASE+0x0000000c)
#define ADR_HSUART1_MODEM_CTRL                           (DAT_UART1_REG_BASE+0x00000010)
#define ADR_HSUART1_LINE_STATUS                          (DAT_UART1_REG_BASE+0x00000014)
#define ADR_HSUART1_MODEM_STATUS                         (DAT_UART1_REG_BASE+0x00000018)
#define ADR_HSUART1_SCRATCH_BOARD                        (DAT_UART1_REG_BASE+0x0000001c)
#define ADR_HSUART1_FIFO_THRESHOLD                       (DAT_UART1_REG_BASE+0x00000020)
#define ADR_HSUART1_INTERRUPT_STATUS                     (DAT_UART1_REG_BASE+0x00000024)
#define ADR_HSUART1_DIV_FRAC                             (DAT_UART1_REG_BASE+0x00000028)
#define ADR_HSUART1_EXPANSION_INTERRUPT_STATUS           (DAT_UART1_REG_BASE+0x0000002c)
#define ADR_HSUART1_DMA_RX_STR_ADDR                      (DAT_UART1_REG_BASE+0x00000040)
#define ADR_HSUART1_DMA_RX_END_ADDR                      (DAT_UART1_REG_BASE+0x00000044)
#define ADR_HSUART1_DMA_RX_WPT                           (DAT_UART1_REG_BASE+0x00000048)
#define ADR_HSUART1_DMA_RX_RPT                           (DAT_UART1_REG_BASE+0x0000004c)
#define ADR_HSUART1_DMA_TX_STR_ADDR                      (DAT_UART1_REG_BASE+0x00000050)
#define ADR_HSUART1_DMA_TX_END_ADDR                      (DAT_UART1_REG_BASE+0x00000054)
#define ADR_HSUART1_DMA_TX_WPT                           (DAT_UART1_REG_BASE+0x00000058)
#define ADR_HSUART1_DMA_TX_RPT                           (DAT_UART1_REG_BASE+0x0000005c)
// ADC_REG
#define ADR_IOTADC_CTRL_0                                (ADC_REG_BASE+0x00000000)
#define ADR_IOTADC_CTRL_1                                (ADC_REG_BASE+0x00000004)
#define ADR_IOTADC_CTRL_2                                (ADC_REG_BASE+0x00000008)
#define ADR_IOTADC_STS                                   (ADC_REG_BASE+0x0000000c)
#define ADR_IOTADC_DATA                                  (ADC_REG_BASE+0x00000010)
#define ADR_IOTADC_FIFO_CTRL                             (ADC_REG_BASE+0x00000014)
#define ADR_IOTADC_CAL                                   (ADC_REG_BASE+0x00000018)
#define ADR_IOTADC_DMY                                   (ADC_REG_BASE+0x0000001c)
#define ADR_IOTADC_CH_SEL                                (ADC_REG_BASE+0x00000020)
#define ADR_IOTADC_TRIGGLE_SIGNAL_SEL_0                  (ADC_REG_BASE+0x00000024)
#define ADR_IOTADC_TRIGGLE_SIGNAL_SEL_1                  (ADC_REG_BASE+0x00000028)
#define ADR_IOTADC_LATCH                                 (ADC_REG_BASE+0x0000002c)
#define ADR_IOTADC_TRIGGER_EVENT_EN_0                    (ADC_REG_BASE+0x00000030)
#define ADR_IOTADC_TRIGGER_EVENT_EN_1                    (ADC_REG_BASE+0x00000034)
#define ADR_IOTADC_TRIGGER_EVENT_EN_2                    (ADC_REG_BASE+0x00000038)
#define ADR_IOTADC_TRIGGER_EVENT_EN_3                    (ADC_REG_BASE+0x0000003c)
#define ADR_IOTADC_DECIMATE_0                            (ADC_REG_BASE+0x00000040)
#define ADR_IOTADC_DECIMATE_1                            (ADC_REG_BASE+0x00000044)
#define ADR_IOTADC_DELAY_0                               (ADC_REG_BASE+0x00000048)
#define ADR_IOTADC_DELAY_1                               (ADC_REG_BASE+0x0000004c)
#define ADR_IOTADC_DELAY_2                               (ADC_REG_BASE+0x00000050)
#define ADR_IOTADC_DELAY_3                               (ADC_REG_BASE+0x00000054)
#define ADR_IOTADC_FORGET_FACTOR_0                       (ADC_REG_BASE+0x00000058)
#define ADR_IOTADC_FORGET_FACTOR_1                       (ADC_REG_BASE+0x0000005c)
#define ADR_IOTADC_LATCH_THRESHOLD_0                     (ADC_REG_BASE+0x00000060)
#define ADR_IOTADC_LATCH_THRESHOLD_1                     (ADC_REG_BASE+0x00000064)
#define ADR_IOTADC_LATCH_THRESHOLD_2                     (ADC_REG_BASE+0x00000068)
#define ADR_IOTADC_LATCH_THRESHOLD_3                     (ADC_REG_BASE+0x0000006c)
#define ADR_IOTADC_PIPE_IRQ                              (ADC_REG_BASE+0x00000070)
#define ADR_IOTADC_FIFO_SRC_MASK                         (ADC_REG_BASE+0x00000074)
#define ADR_IOTADC_LATCH_0                               (ADC_REG_BASE+0x00000078)
#define ADR_IOTADC_LATCH_1                               (ADC_REG_BASE+0x0000007c)
#define ADR_IOTADC_LATCH_2                               (ADC_REG_BASE+0x00000080)
#define ADR_IOTADC_LATCH_3                               (ADC_REG_BASE+0x00000084)
#define ADR_IOTADC_LATCH_4                               (ADC_REG_BASE+0x00000088)
#define ADR_IOTADC_LATCH_5                               (ADC_REG_BASE+0x0000008c)
#define ADR_IOTADC_LATCH_6                               (ADC_REG_BASE+0x00000090)
#define ADR_IOTADC_LATCH_7                               (ADC_REG_BASE+0x00000094)
#define ADR_IOTADC_LATCH_VDD                             (ADC_REG_BASE+0x00000098)
#define ADR_IOTADC_LATCH_TMP                             (ADC_REG_BASE+0x0000009c)
// FLASH_SPI_REG
#define ADR_MANUAL_MODE_TX_ADDR                          (FLASH_SPI_REG_BASE+0x00000000)
#define ADR_MANUAL_MODE_RX_ADDR                          (FLASH_SPI_REG_BASE+0x00000004)
#define ADR_SPI_PARAM                                    (FLASH_SPI_REG_BASE+0x00000008)
#define ADR_SPI_PARAM2                                   (FLASH_SPI_REG_BASE+0x0000000c)
#define ADR_SPI_TX_LEN                                   (FLASH_SPI_REG_BASE+0x00000010)
#define ADR_SPI_RX_LEN                                   (FLASH_SPI_REG_BASE+0x00000014)
#define ADR_CMD_SET                                      (FLASH_SPI_REG_BASE+0x00000018)
#define ADR_CMD_SET_1                                    (FLASH_SPI_REG_BASE+0x0000001c)
#define ADR_FLASH_IO0_DLY                                (FLASH_SPI_REG_BASE+0x00000020)
#define ADR_FLASH_IO1_DLY                                (FLASH_SPI_REG_BASE+0x00000024)
#define ADR_FLS_INS_SPACE_START_ADDR                     (FLASH_SPI_REG_BASE+0x00000028)
#define ADR_FLS_INS_SPACE_END_ADDR                       (FLASH_SPI_REG_BASE+0x0000002c)
#define ADR_BUFFER_CLEAR_ERROR_FLAG_CLEAR                (FLASH_SPI_REG_BASE+0x00000030)
#define ADR_PSRAM_PARAM                                  (FLASH_SPI_REG_BASE+0x00000034)
#define ADR_PSRAM_INS_SPACE_START_ADDR                   (FLASH_SPI_REG_BASE+0x00000038)
#define ADR_PSRAM_INS_SPACE_END_ADDR                     (FLASH_SPI_REG_BASE+0x0000003c)
#define ADR_FLASH_ADDR_OFSET                             (FLASH_SPI_REG_BASE+0x00000040)
#define ADR_FLASH_CTRL_RST                               (FLASH_SPI_REG_BASE+0x00000044)
#define ADR_FLASH_RST_CMD                                (FLASH_SPI_REG_BASE+0x00000048)
// INT_CTRL_REG
#define ADR_MASK_TYPHOST_INT_MAP_02                      (INT_CTRL_REG_BASE+0x00000068)
#define ADR_RAW_TYPHOST_INT_MAP_02                       (INT_CTRL_REG_BASE+0x0000006c)
#define ADR_POSTMASK_TYPHOST_INT_MAP_02                  (INT_CTRL_REG_BASE+0x00000070)
#define ADR_MASK_TYPHOST_INT_MAP_15                      (INT_CTRL_REG_BASE+0x00000074)
#define ADR_RAW_TYPHOST_INT_MAP_15                       (INT_CTRL_REG_BASE+0x00000078)
#define ADR_POSTMASK_TYPHOST_INT_MAP_15                  (INT_CTRL_REG_BASE+0x0000007c)
#define ADR_MASK_TYPHOST_INT_MAP_31                      (INT_CTRL_REG_BASE+0x00000080)
#define ADR_RAW_TYPHOST_INT_MAP_31                       (INT_CTRL_REG_BASE+0x00000084)
#define ADR_POSTMASK_TYPHOST_INT_MAP_31                  (INT_CTRL_REG_BASE+0x00000088)
#define ADR_MASK_TYPHOST_INT_MAP                         (INT_CTRL_REG_BASE+0x0000008c)
#define ADR_RAW_TYPHOST_INT_MAP                          (INT_CTRL_REG_BASE+0x00000090)
#define ADR_POSTMASK_TYPHOST_INT_MAP                     (INT_CTRL_REG_BASE+0x00000094)
#define ADR_SUMMARY_TYPHOST_INT_MAP                      (INT_CTRL_REG_BASE+0x00000098)
#define ADR_MASK_TYPMCU_INT_MAP_02                       (INT_CTRL_REG_BASE+0x0000009c)
#define ADR_RAW_TYPMCU_INT_MAP_02                        (INT_CTRL_REG_BASE+0x000000a0)
#define ADR_POSTMASK_TYPMCU_INT_MAP_02                   (INT_CTRL_REG_BASE+0x000000a4)
#define ADR_MASK_TYPMCU_INT_MAP_15                       (INT_CTRL_REG_BASE+0x000000a8)
#define ADR_RAW_TYPMCU_INT_MAP_15                        (INT_CTRL_REG_BASE+0x000000ac)
#define ADR_POSTMASK_TYPMCU_INT_MAP_15                   (INT_CTRL_REG_BASE+0x000000b0)
#define ADR_MASK_TYPMCU_INT_MAP_31                       (INT_CTRL_REG_BASE+0x000000b4)
#define ADR_RAW_TYPMCU_INT_MAP_31                        (INT_CTRL_REG_BASE+0x000000b8)
#define ADR_POSTMASK_TYPMCU_INT_MAP_31                   (INT_CTRL_REG_BASE+0x000000bc)
#define ADR_MASK_TYPMCU_INT_MAP                          (INT_CTRL_REG_BASE+0x000000c0)
#define ADR_RAW_TYPMCU_INT_MAP                           (INT_CTRL_REG_BASE+0x000000c4)
#define ADR_POSTMASK_TYPMCU_INT_MAP                      (INT_CTRL_REG_BASE+0x000000c8)
#define ADR_SUMMARY_TYPMCU_INT_MAP                       (INT_CTRL_REG_BASE+0x000000cc)
#define ADR_CLR_INT_STS2                                 (INT_CTRL_REG_BASE+0x000000ec)
#define ADR_CLR_INT_STS1                                 (INT_CTRL_REG_BASE+0x000000f0)
#define ADR_CLR_INT_STS0                                 (INT_CTRL_REG_BASE+0x000000f4)
#define ADR_MASK_TYPHOST_INT_MAP1                        (INT_CTRL_REG_BASE+0x00000108)
#define ADR_POSTMASK_TYPHOST_INT_MAP1                    (INT_CTRL_REG_BASE+0x0000010c)
#define ADR_SUMMARY_TYPHOST_INT_MAP1                     (INT_CTRL_REG_BASE+0x00000110)
#define ADR_CLR_INT_STS3                                 (INT_CTRL_REG_BASE+0x00000114)
#define ADR_KEEP_PERI_INTR_MODE                          (INT_CTRL_REG_BASE+0x00000118)
#define ADR_CLR_INT_STS4                                 (INT_CTRL_REG_BASE+0x0000011c)
#define ADR_MASK_TYPMCU_INT_MAP_04                       (INT_CTRL_REG_BASE+0x00000120)
#define ADR_RAW_TYPMCU_INT_MAP_04                        (INT_CTRL_REG_BASE+0x00000124)
#define ADR_POSTMASK_TYPMCU_INT_MAP_04                   (INT_CTRL_REG_BASE+0x00000128)
#define ADR_MASK_TYPMCU_INT_MAP_05                       (INT_CTRL_REG_BASE+0x0000012c)
#define ADR_RAW_TYPMCU_INT_MAP_05                        (INT_CTRL_REG_BASE+0x00000130)
#define ADR_POSTMASK_TYPMCU_INT_MAP_05                   (INT_CTRL_REG_BASE+0x00000134)
#define ADR_MASK_TYPMCU_INT_MAP_11                       (INT_CTRL_REG_BASE+0x00000138)
#define ADR_RAW_TYPMCU_INT_MAP_11                        (INT_CTRL_REG_BASE+0x0000013c)
#define ADR_POSTMASK_TYPMCU_INT_MAP_11                   (INT_CTRL_REG_BASE+0x00000140)
#define ADR_BLE_SW0                                      (INT_CTRL_REG_BASE+0x00000144)
#define ADR_BLE_SW1                                      (INT_CTRL_REG_BASE+0x00000148)
#define ADR_BLE_SW2                                      (INT_CTRL_REG_BASE+0x0000014c)
#define ADR_MASK_TYPMCU_INT_MAP_30                       (INT_CTRL_REG_BASE+0x00000170)
#define ADR_RAW_TYPMCU_INT_MAP_30                        (INT_CTRL_REG_BASE+0x00000174)
#define ADR_POSTMASK_TYPMCU_INT_MAP_30                   (INT_CTRL_REG_BASE+0x00000178)
#define ADR_MASK_TYPMCU_INT_MAP_30_1                     (INT_CTRL_REG_BASE+0x0000017c)
#define ADR_RAW_TYPMCU_INT_MAP_30_1                      (INT_CTRL_REG_BASE+0x00000180)
#define ADR_POSTMASK_TYPMCU_INT_MAP_30_1                 (INT_CTRL_REG_BASE+0x00000184)
#define ADR_GPIO_INTERRUPT_BANK_00_TO_07                 (INT_CTRL_REG_BASE+0x00000190)
#define ADR_GPIO_INTERRUPT_BANK_08_TO_15                 (INT_CTRL_REG_BASE+0x00000194)
#define ADR_GPIO_INTERRUPT_BANK_16_TO_23                 (INT_CTRL_REG_BASE+0x00000198)
#define ADR_GPIO_INTERRUPT_BANK_24_TO_31                 (INT_CTRL_REG_BASE+0x0000019c)
#define ADR_GPIO_INTERRUPT_BANK_32_TO_37                 (INT_CTRL_REG_BASE+0x000001a0)
#define ADR_GPIO_INTERRUPT_MODE_00_TO_07                 (INT_CTRL_REG_BASE+0x000001b0)
#define ADR_GPIO_INTERRUPT_MODE_08_TO_15                 (INT_CTRL_REG_BASE+0x000001b4)
#define ADR_GPIO_INTERRUPT_MODE_16_TO_23                 (INT_CTRL_REG_BASE+0x000001b8)
#define ADR_GPIO_INTERRUPT_MODE_24_TO_31                 (INT_CTRL_REG_BASE+0x000001bc)
#define ADR_GPIO_INTERRUPT_MODE_32_TO_37                 (INT_CTRL_REG_BASE+0x000001c0)
#define ADR_GPIO_INTERRUPT_POL                           (INT_CTRL_REG_BASE+0x000001d0)
// SYS_UTILS
#define ADR_ROM_PATCH02_0                                (SYS_UTILS_BASE+0x00000000)
#define ADR_ROM_PATCH02_1                                (SYS_UTILS_BASE+0x00000004)
#define ADR_ROM_PATCH03_0                                (SYS_UTILS_BASE+0x00000008)
#define ADR_ROM_PATCH03_1                                (SYS_UTILS_BASE+0x0000000c)
#define ADR_ROM_PATCH04_0                                (SYS_UTILS_BASE+0x00000010)
#define ADR_ROM_PATCH04_1                                (SYS_UTILS_BASE+0x00000014)
#define ADR_ROM_PATCH05_0                                (SYS_UTILS_BASE+0x00000018)
#define ADR_ROM_PATCH05_1                                (SYS_UTILS_BASE+0x0000001c)
#define ADR_ROM_PATCH06_0                                (SYS_UTILS_BASE+0x00000020)
#define ADR_ROM_PATCH06_1                                (SYS_UTILS_BASE+0x00000024)
#define ADR_ROM_PATCH07_0                                (SYS_UTILS_BASE+0x00000028)
#define ADR_ROM_PATCH07_1                                (SYS_UTILS_BASE+0x0000002c)
#define ADR_ROM_PATCH08_0                                (SYS_UTILS_BASE+0x00000030)
#define ADR_ROM_PATCH08_1                                (SYS_UTILS_BASE+0x00000034)
#define ADR_ROM_PATCH09_0                                (SYS_UTILS_BASE+0x00000038)
#define ADR_ROM_PATCH09_1                                (SYS_UTILS_BASE+0x0000003c)
#define ADR_ROM_PATCH10_0                                (SYS_UTILS_BASE+0x00000040)
#define ADR_ROM_PATCH10_1                                (SYS_UTILS_BASE+0x00000044)
#define ADR_ROM_PATCH11_0                                (SYS_UTILS_BASE+0x00000048)
#define ADR_ROM_PATCH11_1                                (SYS_UTILS_BASE+0x0000004c)
#define ADR_ROM_PATCH12_0                                (SYS_UTILS_BASE+0x00000050)
#define ADR_ROM_PATCH12_1                                (SYS_UTILS_BASE+0x00000054)
#define ADR_ROM_PATCH13_0                                (SYS_UTILS_BASE+0x00000058)
#define ADR_ROM_PATCH13_1                                (SYS_UTILS_BASE+0x0000005c)
#define ADR_ROM_PATCH14_0                                (SYS_UTILS_BASE+0x00000060)
#define ADR_ROM_PATCH14_1                                (SYS_UTILS_BASE+0x00000064)
#define ADR_ROM_PATCH15_0                                (SYS_UTILS_BASE+0x00000068)
#define ADR_ROM_PATCH15_1                                (SYS_UTILS_BASE+0x0000006c)
#define ADR_MEM_BIST_CTRL                                (SYS_UTILS_BASE+0x00000100)
#define ADR_MEM_BIST_MUX_RESULT_0                        (SYS_UTILS_BASE+0x00000104)
#define ADR_MEM_BIST_MUX_RESULT_1                        (SYS_UTILS_BASE+0x00000108)
#define ADR_SRAM_BIST_FINISH_RESULT                      (SYS_UTILS_BASE+0x0000010c)
#define ADR_SRAM_BIST_ERROR_RESULT                       (SYS_UTILS_BASE+0x00000110)
// RTC_MISC_REG
#define ADR_BROWNOUT_INT                                 (RTC_MISC_REG_BASE+0x00000000)
#define ADR_BROWNOUT_SETUP                               (RTC_MISC_REG_BASE+0x00000004)
// PDM_REG
#define ADR_I2S0_PDM_TX_CFG                              (PDM_REG_BASE+0x00000000)
#define ADR_I2S0_PDM_TX_OUT_BW                           (PDM_REG_BASE+0x00000004)
#define ADR_I2S0_PDM_TX_RESAMP_K                         (PDM_REG_BASE+0x00000008)
#define ADR_I2S0_PDM_TX_RESAMP_N                         (PDM_REG_BASE+0x0000000c)
#define ADR_I2S0_PDM_TX_RESAMP_M                         (PDM_REG_BASE+0x00000010)
#define ADR_I2S0_PDM_TX_RESAMP_INV_M_MANT                (PDM_REG_BASE+0x00000014)
#define ADR_I2S0_PDM_TX_RESAMP_INV_M_EXP                 (PDM_REG_BASE+0x00000018)
#define ADR_I2S0_PDM_TX_AMP_OUT_SCALING                  (PDM_REG_BASE+0x0000001c)
#define ADR_I2S0_PDM_TX_SCALING_LEAKY_FACTOR             (PDM_REG_BASE+0x00000020)
#define ADR_I2S0_PDM_TX_DEBUG                            (PDM_REG_BASE+0x00000024)
#define ADR_I2S0_PDM_RX_CFG                              (PDM_REG_BASE+0x00000028)
#define ADR_I2S0_PDM_RX_PHASE_CYCLE                      (PDM_REG_BASE+0x0000002c)
#define ADR_I2S0_PDM_RX_DEBUG                            (PDM_REG_BASE+0x00000030)
#define ADR_I2S0_PDM_RX_RESAMP_K                         (PDM_REG_BASE+0x00000048)
#define ADR_I2S0_PDM_RX_RESAMP_N                         (PDM_REG_BASE+0x0000004c)
#define ADR_I2S0_PDM_RX_RESAMP_M                         (PDM_REG_BASE+0x00000050)
#define ADR_I2S0_PDM_RX_RESAMP_INV_M_MANT                (PDM_REG_BASE+0x00000054)
#define ADR_I2S0_PDM_RX_RESAMP_INV_M_EXP                 (PDM_REG_BASE+0x00000058)
#define ADR_I2S0_PDM_RX_FIR_LPF_DS4X_SCALE               (PDM_REG_BASE+0x0000005c)
#define ADR_I2S1_PDM_RX_CFG                              (PDM_REG_BASE+0x00000060)
#define ADR_I2S1_PDM_RX_PHASE_CYCLE                      (PDM_REG_BASE+0x00000064)
#define ADR_I2S1_PDM_RX_DEBUG                            (PDM_REG_BASE+0x00000068)
#define ADR_I2S1_PDM_RX_RESAMP_K                         (PDM_REG_BASE+0x00000080)
#define ADR_I2S1_PDM_RX_RESAMP_N                         (PDM_REG_BASE+0x00000084)
#define ADR_I2S1_PDM_RX_RESAMP_M                         (PDM_REG_BASE+0x00000088)
#define ADR_I2S1_PDM_RX_RESAMP_INV_M_MANT                (PDM_REG_BASE+0x0000008c)
#define ADR_I2S1_PDM_RX_RESAMP_INV_M_EXP                 (PDM_REG_BASE+0x00000090)
#define ADR_I2S1_PDM_RX_FIR_LPF_DS4X_SCALE               (PDM_REG_BASE+0x00000094)
#define ADR_I2S0_PDM_RX_PATH_CONTROL                     (PDM_REG_BASE+0x00000098)
#define ADR_I2S1_PDM_RX_PATH_CONTROL                     (PDM_REG_BASE+0x0000009c)
#define ADR_I2S0MAS_CFG                                  (PDM_REG_BASE+0x000000a0)
#define ADR_I2S0DIV_MCLK_CFG                             (PDM_REG_BASE+0x000000a4)
#define ADR_I2S0DIV_BCLK_CFG                             (PDM_REG_BASE+0x000000a8)
#define ADR_I2S1MAS_CFG                                  (PDM_REG_BASE+0x000000ac)
#define ADR_I2S1DIV_MCLK_CFG                             (PDM_REG_BASE+0x000000b0)
#define ADR_I2S1DIV_BCLK_CFG                             (PDM_REG_BASE+0x000000b4)
#define ADR_I2S0_PDM_TX_SDM_NEW_REG                      (PDM_REG_BASE+0x000000c0)
// CSR_CTMR_REG
#define ADR_CTMR_CON                                     (CSR_CTMR_REG_BASE+0x00000000)
#define ADR_CTMR_SRC_0                                   (CSR_CTMR_REG_BASE+0x00000004)
#define ADR_CTMR_SRC_1                                   (CSR_CTMR_REG_BASE+0x00000008)
#define ADR_CTMR_SRC_2                                   (CSR_CTMR_REG_BASE+0x0000000c)
#define ADR_CTMR_SRC_3                                   (CSR_CTMR_REG_BASE+0x00000010)
#define ADR_CTMR_SRC_4                                   (CSR_CTMR_REG_BASE+0x00000014)
#define ADR_CTMR_0_MOD                                   (CSR_CTMR_REG_BASE+0x00000018)
#define ADR_CTMR_0_GATE_POLICY_SRC                       (CSR_CTMR_REG_BASE+0x0000001c)
#define ADR_CTMR_0_GATE_POLICY                           (CSR_CTMR_REG_BASE+0x00000020)
#define ADR_CTMR_0_GATE_SET                              (CSR_CTMR_REG_BASE+0x00000024)
#define ADR_CTMR_0                                       (CSR_CTMR_REG_BASE+0x00000028)
#define ADR_CTMR_1_MOD                                   (CSR_CTMR_REG_BASE+0x0000002c)
#define ADR_CTMR_1_GATE_POLICY_SRC                       (CSR_CTMR_REG_BASE+0x00000030)
#define ADR_CTMR_1_GATE_POLICY                           (CSR_CTMR_REG_BASE+0x00000034)
#define ADR_CTMR_1_GATE_SET                              (CSR_CTMR_REG_BASE+0x00000038)
#define ADR_CTMR_1                                       (CSR_CTMR_REG_BASE+0x0000003c)
#define ADR_CTMR_2_MOD                                   (CSR_CTMR_REG_BASE+0x00000040)
#define ADR_CTMR_2_GATE_POLICY_SRC                       (CSR_CTMR_REG_BASE+0x00000044)
#define ADR_CTMR_2_GATE_POLICY                           (CSR_CTMR_REG_BASE+0x00000048)
#define ADR_CTMR_2_GATE_SET                              (CSR_CTMR_REG_BASE+0x0000004c)
#define ADR_CTMR_2                                       (CSR_CTMR_REG_BASE+0x00000050)
#define ADR_CTMR_3_MOD                                   (CSR_CTMR_REG_BASE+0x00000054)
#define ADR_CTMR_3_GATE_POLICY_SRC                       (CSR_CTMR_REG_BASE+0x00000058)
#define ADR_CTMR_3_GATE_POLICY                           (CSR_CTMR_REG_BASE+0x0000005c)
#define ADR_CTMR_3_GATE_SET                              (CSR_CTMR_REG_BASE+0x00000060)
#define ADR_CTMR_3                                       (CSR_CTMR_REG_BASE+0x00000064)
#define ADR_CTMR_4_MOD                                   (CSR_CTMR_REG_BASE+0x00000068)
#define ADR_CTMR_4_GATE_POLICY_SRC                       (CSR_CTMR_REG_BASE+0x0000006c)
#define ADR_CTMR_4_GATE_POLICY                           (CSR_CTMR_REG_BASE+0x00000070)
#define ADR_CTMR_4_GATE_SET                              (CSR_CTMR_REG_BASE+0x00000074)
#define ADR_CTMR_4                                       (CSR_CTMR_REG_BASE+0x00000078)
#define ADR_CTMR_5_MOD                                   (CSR_CTMR_REG_BASE+0x0000007c)
#define ADR_CTMR_5_GATE_POLICY_SRC                       (CSR_CTMR_REG_BASE+0x00000080)
#define ADR_CTMR_5_GATE_POLICY                           (CSR_CTMR_REG_BASE+0x00000084)
#define ADR_CTMR_5_GATE_SET                              (CSR_CTMR_REG_BASE+0x00000088)
#define ADR_CTMR_5                                       (CSR_CTMR_REG_BASE+0x0000008c)
#define ADR_CTMR_6_MOD                                   (CSR_CTMR_REG_BASE+0x00000090)
#define ADR_CTMR_6_GATE_POLICY_SRC                       (CSR_CTMR_REG_BASE+0x00000094)
#define ADR_CTMR_6_GATE_POLICY                           (CSR_CTMR_REG_BASE+0x00000098)
#define ADR_CTMR_6_GATE_SET                              (CSR_CTMR_REG_BASE+0x0000009c)
#define ADR_CTMR_6                                       (CSR_CTMR_REG_BASE+0x000000a0)
#define ADR_CTMR_7_MOD                                   (CSR_CTMR_REG_BASE+0x000000a4)
#define ADR_CTMR_7_GATE_POLICY_SRC                       (CSR_CTMR_REG_BASE+0x000000a8)
#define ADR_CTMR_7_GATE_POLICY                           (CSR_CTMR_REG_BASE+0x000000ac)
#define ADR_CTMR_7_GATE_SET                              (CSR_CTMR_REG_BASE+0x000000b0)
#define ADR_CTMR_7                                       (CSR_CTMR_REG_BASE+0x000000b4)
#define ADR_CTMR_IRQ                                     (CSR_CTMR_REG_BASE+0x000000b8)
// HCI_REG
#define ADR_CONTROL                                      (HCI_REG_BASE+0x00000000)
#define ADR_HCI_TRX_MODE                                 (HCI_REG_BASE+0x00000004)
#define ADR_TX_FLOW_0                                    (HCI_REG_BASE+0x00000008)
#define ADR_TX_FLOW_1                                    (HCI_REG_BASE+0x0000000c)
#define ADR_REMAINING_RX_PACKET_LENGTH                   (HCI_REG_BASE+0x00000010)
#define ADR_RX_PACKET_LENGTH_STATUS                      (HCI_REG_BASE+0x00000014)
#define ADR_THRESHOLD                                    (HCI_REG_BASE+0x00000018)
#define ADR_TX_ERROR_RECEOVERY                           (HCI_REG_BASE+0x0000001c)
#define ADR_TXFID_INCREASE                               (HCI_REG_BASE+0x00000020)
#define ADR_GLOBAL_SEQUENCE                              (HCI_REG_BASE+0x00000028)
#define ADR_HCI_REG_0X2C                                 (HCI_REG_BASE+0x0000002c)
#define ADR_HCI_TX_RX_INFO_SIZE                          (HCI_REG_BASE+0x00000030)
#define ADR_HCI_TX_INFO_CLEAR                            (HCI_REG_BASE+0x00000034)
#define ADR_HCI_TO_PKTBUF_SETTING                        (HCI_REG_BASE+0x00000038)
#define ADR_HCI_MANUAL_ALLOC                             (HCI_REG_BASE+0x00000040)
#define ADR_HCI_MANUAL_ALLOC_ACTION                      (HCI_REG_BASE+0x00000044)
#define ADR_HCI_MANUAL_ALLOC_STATUS                      (HCI_REG_BASE+0x00000048)
#define ADR_TX_ETHER_TYPE_0                              (HCI_REG_BASE+0x00000050)
#define ADR_TX_ETHER_TYPE_1                              (HCI_REG_BASE+0x00000054)
#define ADR_RX_ETHER_TYPE_0                              (HCI_REG_BASE+0x00000060)
#define ADR_RX_ETHER_TYPE_1                              (HCI_REG_BASE+0x00000064)
#define ADR_TX_PACKET_LENGTH                             (HCI_REG_BASE+0x00000094)
#define ADR_TX_PACKET_ID                                 (HCI_REG_BASE+0x00000098)
#define ADR_RX_RESCUE_HELPER                             (HCI_REG_BASE+0x0000009c)
#define ADR_HCI_FORCE_PRE_BULK_IN                        (HCI_REG_BASE+0x000000a0)
#define ADR_HCI_BULK_IN_TIME_OUT_VALUE                   (HCI_REG_BASE+0x000000a4)
#define ADR_HCI_STATE_DEBUG_MODE_0                       (HCI_REG_BASE+0x000000a8)
#define ADR_HCI_STATE_DEBUG_MODE_2                       (HCI_REG_BASE+0x000000b0)
#define ADR_HCI_STATE_DEBUG_MODE_3                       (HCI_REG_BASE+0x000000b4)
#define ADR_HCI_STATE_DEBUG_MODE_4                       (HCI_REG_BASE+0x000000b8)
#define ADR_HCI_STATE_DEBUG_MODE_5                       (HCI_REG_BASE+0x000000bc)
#define ADR_HCI_STATE_DEBUG_MODE_6                       (HCI_REG_BASE+0x000000c0)
#define ADR_HCI_STATE_DEBUG_MODE_7                       (HCI_REG_BASE+0x000000c8)
#define ADR_HCI_TX_ON_DEMAND_LENGTH                      (HCI_REG_BASE+0x000000cc)
#define ADR_HCI_TX_ALLOC_SUCCESS_COUNT                   (HCI_REG_BASE+0x000000d0)
#define ADR_HCI_TX_ALLOC_SPENDING_TIME                   (HCI_REG_BASE+0x000000d8)
#define ADR_RX_TRAP_COUNT                                (HCI_REG_BASE+0x00000100)
#define ADR_TX_TRAP_COUNT                                (HCI_REG_BASE+0x00000108)
#define ADR_RX_DROP_COUNT                                (HCI_REG_BASE+0x00000110)
#define ADR_TX_DROP_COUNT                                (HCI_REG_BASE+0x00000118)
#define ADR_RX_HOST_EVENT_COUNT                          (HCI_REG_BASE+0x00000120)
#define ADR_TX_HOST_COMMAND_COUNT                        (HCI_REG_BASE+0x00000128)
#define ADR_RX_PACKET_COUNTER                            (HCI_REG_BASE+0x00000130)
#define ADR_TX_PACKET_COUNTER                            (HCI_REG_BASE+0x00000138)
#define ADR_SDIO_RX_FAIL_COUNT                           (HCI_REG_BASE+0x00000140)
#define ADR_SDIO_TX_FAIL_COUNT                           (HCI_REG_BASE+0x00000148)
#define ADR_CORRECT_RATE_REPORT_LENGTH                   (HCI_REG_BASE+0x00000150)
#define ADR_TX_PACKET_SEND_TO_RX_DIRECTLY                (HCI_REG_BASE+0x00000154)
#define ADR_POWER_SAVING_PEER_REJECT_FUNCTION            (HCI_REG_BASE+0x00000158)
#define ADR_TX_RX_TRAP_HW_ID_SELECTION_FUNCTION          (HCI_REG_BASE+0x0000015c)
#define ADR_RX_HCI_EXP_0_CTRL                            (HCI_REG_BASE+0x00000160)
#define ADR_RX_HCI_EXP_0_LEN                             (HCI_REG_BASE+0x00000164)
#define ADR_FORCE_RX_AGGREGATION_MODE                    (HCI_REG_BASE+0x00000168)
#define ADR_BYPASS_REASONCODE_EN                         (HCI_REG_BASE+0x0000016c)
// CO_REG
#define ADR_CO_REG_LAGACY                                (CO_REG_BASE+0x000000a8)
// EFS_REG
#define ADR_EFUSE_TIME_SET1                              (EFS_REG_BASE+0x00000000)
#define ADR_EFUSE_TIME_SET2                              (EFS_REG_BASE+0x00000004)
#define ADR_EFS_TIME_SET3                                (EFS_REG_BASE+0x00000008)
#define ADR_EFUSE_MODE_KICK                              (EFS_REG_BASE+0x00000010)
#define ADR_EFUSE_MODE_SET                               (EFS_REG_BASE+0x00000014)
#define ADR_EFUSE_STATUS                                 (EFS_REG_BASE+0x00000018)
#define ADR_EFUSE_STATUS2                                (EFS_REG_BASE+0x0000001c)
#define ADR_EFUSE_STATUS3                                (EFS_REG_BASE+0x00000020)
#define ADR_EFS_RF_BUF0                                  (EFS_REG_BASE+0x00000024)
#define ADR_EFS_RF_BUF1                                  (EFS_REG_BASE+0x00000028)
#define ADR_EFS_RF_REG                                   (EFS_REG_BASE+0x0000002c)
#define ADR_EFUSE_WDATA_0_0                              (EFS_REG_BASE+0x00000030)
#define ADR_EFUSE_WDATA_0_1                              (EFS_REG_BASE+0x00000034)
#define ADR_EFUSE_RDATA_BUF                              (EFS_REG_BASE+0x00000038)
// MRX_REG
#define ADR_MRX_MCAST_TB0_0                              (MRX_REG_BASE+0x00000000)
#define ADR_MRX_MCAST_TB0_1                              (MRX_REG_BASE+0x00000004)
#define ADR_MRX_MCAST_MK0_0                              (MRX_REG_BASE+0x00000008)
#define ADR_MRX_MCAST_MK0_1                              (MRX_REG_BASE+0x0000000c)
#define ADR_MRX_MCAST_CTRL0                              (MRX_REG_BASE+0x00000010)
#define ADR_MRX_MCAST_TB1_0                              (MRX_REG_BASE+0x00000014)
#define ADR_MRX_MCAST_TB1_1                              (MRX_REG_BASE+0x00000018)
#define ADR_MRX_MCAST_MK1_0                              (MRX_REG_BASE+0x0000001c)
#define ADR_MRX_MCAST_MK1_1                              (MRX_REG_BASE+0x00000020)
#define ADR_MRX_MCAST_CTRL1                              (MRX_REG_BASE+0x00000024)
#define ADR_MRX_MCAST_TB2_0                              (MRX_REG_BASE+0x00000028)
#define ADR_MRX_MCAST_TB2_1                              (MRX_REG_BASE+0x0000002c)
#define ADR_MRX_MCAST_MK2_0                              (MRX_REG_BASE+0x00000030)
#define ADR_MRX_MCAST_MK2_1                              (MRX_REG_BASE+0x00000034)
#define ADR_MRX_MCAST_CTRL2                              (MRX_REG_BASE+0x00000038)
#define ADR_MRX_MCAST_TB3_0                              (MRX_REG_BASE+0x0000003c)
#define ADR_MRX_MCAST_TB3_1                              (MRX_REG_BASE+0x00000040)
#define ADR_MRX_MCAST_MK3_0                              (MRX_REG_BASE+0x00000044)
#define ADR_MRX_MCAST_MK3_1                              (MRX_REG_BASE+0x00000048)
#define ADR_MRX_MCAST_CTRL3                              (MRX_REG_BASE+0x0000004c)
#define ADR_MRX_PHY_INFO                                 (MRX_REG_BASE+0x00000050)
#define ADR_MRX_BA_DBG                                   (MRX_REG_BASE+0x00000054)
#define ADR_MRX_FLT_TB0                                  (MRX_REG_BASE+0x00000070)
#define ADR_MRX_FLT_TB1                                  (MRX_REG_BASE+0x00000074)
#define ADR_MRX_FLT_TB2                                  (MRX_REG_BASE+0x00000078)
#define ADR_MRX_FLT_TB3                                  (MRX_REG_BASE+0x0000007c)
#define ADR_MRX_FLT_TB4                                  (MRX_REG_BASE+0x00000080)
#define ADR_MRX_FLT_TB5                                  (MRX_REG_BASE+0x00000084)
#define ADR_MRX_FLT_TB6                                  (MRX_REG_BASE+0x00000088)
#define ADR_MRX_FLT_TB7                                  (MRX_REG_BASE+0x0000008c)
#define ADR_MRX_FLT_TB8                                  (MRX_REG_BASE+0x00000090)
#define ADR_MRX_FLT_TB9                                  (MRX_REG_BASE+0x00000094)
#define ADR_MRX_FLT_TB10                                 (MRX_REG_BASE+0x00000098)
#define ADR_MRX_FLT_TB11                                 (MRX_REG_BASE+0x0000009c)
#define ADR_MRX_FLT_TB12                                 (MRX_REG_BASE+0x000000a0)
#define ADR_MRX_FLT_TB13                                 (MRX_REG_BASE+0x000000a4)
#define ADR_MRX_FLT_TB14                                 (MRX_REG_BASE+0x000000a8)
#define ADR_MRX_FLT_TB15                                 (MRX_REG_BASE+0x000000ac)
#define ADR_MRX_FLT_EN0                                  (MRX_REG_BASE+0x000000b0)
#define ADR_MRX_FLT_EN1                                  (MRX_REG_BASE+0x000000b4)
#define ADR_MRX_FLT_EN2                                  (MRX_REG_BASE+0x000000b8)
#define ADR_MRX_FLT_EN3                                  (MRX_REG_BASE+0x000000bc)
#define ADR_MRX_FLT_EN4                                  (MRX_REG_BASE+0x000000c0)
#define ADR_MRX_FLT_EN5                                  (MRX_REG_BASE+0x000000c4)
#define ADR_MRX_FLT_EN6                                  (MRX_REG_BASE+0x000000c8)
#define ADR_MRX_FLT_EN7                                  (MRX_REG_BASE+0x000000cc)
#define ADR_MRX_FLT_EN8                                  (MRX_REG_BASE+0x000000d0)
#define ADR_MRX_LEN_FLT                                  (MRX_REG_BASE+0x000000d4)
#define ADR_RX_FLOW_DATA                                 (MRX_REG_BASE+0x000000e0)
#define ADR_RX_FLOW_MNG                                  (MRX_REG_BASE+0x000000e4)
#define ADR_RX_FLOW_CTRL                                 (MRX_REG_BASE+0x000000e8)
#define ADR_RX_TIME_STAMP_CFG                            (MRX_REG_BASE+0x000000ec)
#define ADR_DBG_FF_FULL                                  (MRX_REG_BASE+0x000000f0)
#define ADR_DBG_WFF_FULL                                 (MRX_REG_BASE+0x000000f4)
#define ADR_DBG_MB_FULL                                  (MRX_REG_BASE+0x000000f8)
#define ADR_BA_CTRL                                      (MRX_REG_BASE+0x00000100)
#define ADR_BA_TA_0                                      (MRX_REG_BASE+0x00000104)
#define ADR_BA_TA_1                                      (MRX_REG_BASE+0x00000108)
#define ADR_BA_TID                                       (MRX_REG_BASE+0x0000010c)
#define ADR_BA_ST_SEQ                                    (MRX_REG_BASE+0x00000110)
#define ADR_BA_SB0                                       (MRX_REG_BASE+0x00000114)
#define ADR_BA_SB1                                       (MRX_REG_BASE+0x00000118)
#define ADR_MRX_WATCH_DOG                                (MRX_REG_BASE+0x0000011c)
#define ADR_ACK_GEN_EN                                   (MRX_REG_BASE+0x00000120)
#define ADR_ACK_GEN_PARA                                 (MRX_REG_BASE+0x00000124)
#define ADR_ACK_GEN_RA_0                                 (MRX_REG_BASE+0x00000128)
#define ADR_ACK_GEN_RA_1                                 (MRX_REG_BASE+0x0000012c)
#define ADR_MIB_LEN_FAIL                                 (MRX_REG_BASE+0x00000130)
#define ADR_TRAP_HW_ID                                   (MRX_REG_BASE+0x00000134)
#define ADR_ID_IN_USE                                    (MRX_REG_BASE+0x00000138)
#define ADR_MRX_ERR                                      (MRX_REG_BASE+0x0000013c)
#define ADR_DESC_PACKET_LENGTH                           (MRX_REG_BASE+0x00000140)
#define ADR_DESC_RATE                                    (MRX_REG_BASE+0x00000144)
#define ADR_DESC_L_LENGTH                                (MRX_REG_BASE+0x00000148)
#define ADR_DESC_DBG                                     (MRX_REG_BASE+0x0000014c)
#define ADR_RO_PKT_REAL_TIME                             (MRX_REG_BASE+0x00000150)
#define ADR_RO_WIFI_HDR                                  (MRX_REG_BASE+0x00000154)
#define ADR_RO_RXEND_TO_TX_GAP                           (MRX_REG_BASE+0x00000160)
#define ADR_RO_SAMPLED_RX_IFS_DELTA_US                   (MRX_REG_BASE+0x00000164)
#define ADR_GROUP_WSID                                   (MRX_REG_BASE+0x00000190)
#define ADR_HDR_ADDR_SEL                                 (MRX_REG_BASE+0x00000194)
#define ADR_FRAME_TYPE_CNTR_SET                          (MRX_REG_BASE+0x00000198)
#define ADR_AMPDU_SCOREBOAD_SIZE                         (MRX_REG_BASE+0x0000019c)
#define ADR_CHANNEL                                      (MRX_REG_BASE+0x000001a0)
#define ADR_HIGH_PRIORITY_FRM_HW_ID                      (MRX_REG_BASE+0x000001a4)
#define ADR_DUAL_IDX_EXTEND                              (MRX_REG_BASE+0x000001a8)
#define ADR_MRX_FLT_EN9                                  (MRX_REG_BASE+0x000001ac)
#define ADR_MRX_FLT_EN10                                 (MRX_REG_BASE+0x000001b0)
#define ADR_MAC_ROLE_VLD_FLG                             (MRX_REG_BASE+0x000001c0)
#define ADR_PPDU_RX_PHY_INFO_W0                          (MRX_REG_BASE+0x000001d0)
#define ADR_PPDU_RX_PHY_INFO_W1                          (MRX_REG_BASE+0x000001d4)
#define ADR_PPDU_RX_PHY_INFO_W2                          (MRX_REG_BASE+0x000001d8)
#define ADR_APU2MRX_FRAME_LEN                            (MRX_REG_BASE+0x000001dc)
#define ADR_PPDU_RX_LEN_FLT                              (MRX_REG_BASE+0x000001e0)
#define ADR_PPDU_RX_AMPDU_SIG                            (MRX_REG_BASE+0x000001e4)
#define ADR_MRX_DEAGG_CFG                                (MRX_REG_BASE+0x000001e8)
#define ADR_MRX_WR_PHY_DES                               (MRX_REG_BASE+0x000001f0)
// AMPDU_REG
#define ADR_PHY_INFO                                     (AMPDU_REG_BASE+0x00000000)
#define ADR_AMPDU_SIG                                    (AMPDU_REG_BASE+0x00000004)
#define ADR_MIB_AMPDU                                    (AMPDU_REG_BASE+0x00000008)
#define ADR_LEN_FLT                                      (AMPDU_REG_BASE+0x0000000c)
#define ADR_MIB_DELIMITER                                (AMPDU_REG_BASE+0x00000010)
// MT_REG_CSR
#define ADR_MTX_INT_STS                                  (MT_REG_CSR_BASE+0x00000000)
#define ADR_MTX_INT_EN                                   (MT_REG_CSR_BASE+0x00000004)
#define ADR_MTX_MISC_EN                                  (MT_REG_CSR_BASE+0x00000008)
#define ADR_MTX_TX_REPORT_OPTION                         (MT_REG_CSR_BASE+0x0000000c)
#define ADR_MTX_STATUS0                                  (MT_REG_CSR_BASE+0x00000010)
#define ADR_MTX_STATUS4                                  (MT_REG_CSR_BASE+0x00000014)
#define ADR_MTX_HALT_OPTION                              (MT_REG_CSR_BASE+0x00000018)
#define ADR_MTX_PHYTX_DBG1                               (MT_REG_CSR_BASE+0x0000001c)
#define ADR_MTX_MIB_WSID0                                (MT_REG_CSR_BASE+0x00000020)
#define ADR_MTX_MIB_WSID1                                (MT_REG_CSR_BASE+0x00000024)
#define ADR_MTX_MIB_WSID2                                (MT_REG_CSR_BASE+0x00000028)
#define ADR_MTX_MIB_WSID3                                (MT_REG_CSR_BASE+0x0000002c)
#define ADR_MTX_MIB_WSID4                                (MT_REG_CSR_BASE+0x00000030)
#define ADR_MTX_MIB_WSID5                                (MT_REG_CSR_BASE+0x00000034)
#define ADR_MTX_MIB_WSID6                                (MT_REG_CSR_BASE+0x00000038)
#define ADR_MTX_MIB_WSID7                                (MT_REG_CSR_BASE+0x0000003c)
#define ADR_MTX_MIB_WSID8                                (MT_REG_CSR_BASE+0x00000040)
#define ADR_HWBEACONTX_ENABLE                            (MT_REG_CSR_BASE+0x00000048)
#define ADR_HWBEACONTX_CFG_DTIMFILL_OFFSET               (MT_REG_CSR_BASE+0x0000004c)
#define ADR_HWBEACONTX_CFG_PKTID_R0PKT0                  (MT_REG_CSR_BASE+0x00000050)
#define ADR_HWBEACONTX_CFG_PKTID_R0PKT1                  (MT_REG_CSR_BASE+0x00000054)
#define ADR_HWBEACONTX_CFG_PKTID_R1PKT0                  (MT_REG_CSR_BASE+0x00000058)
#define ADR_HWBEACONTX_CFG_PKTID_R1PKT1                  (MT_REG_CSR_BASE+0x0000005c)
#define ADR_MTX_PEER_PS_LOCK                             (MT_REG_CSR_BASE+0x00000060)
#define ADR_MTX_PEER_LOCK_STATUS                         (MT_REG_CSR_BASE+0x00000060)
#define ADR_MTX_RATERPT                                  (MT_REG_CSR_BASE+0x00000064)
#define ADR_MTX_DBGOPT_FORCE_RATE                        (MT_REG_CSR_BASE+0x00000068)
#define ADR_MTX_DBGOPT_FORCE_RATE_ENABLE                 (MT_REG_CSR_BASE+0x0000006c)
#define ADR_HWBEACON_ROLE0_DTIM_OVERWRITE                (MT_REG_CSR_BASE+0x00000070)
#define ADR_HWBEACON_ROLE1_DTIM_OVERWRITE                (MT_REG_CSR_BASE+0x00000074)
#define ADR_MTX_DBG_PHYTXIPTIMEOUT                       (MT_REG_CSR_BASE+0x00000078)
#define ADR_MTX_DBG_MORE                                 (MT_REG_CSR_BASE+0x0000007c)
#define ADR_MTX_DBG_ROIFSAIR1                            (MT_REG_CSR_BASE+0x00000080)
#define ADR_MTX_DBG_ROIFSAIR2                            (MT_REG_CSR_BASE+0x00000084)
#define ADR_MTX_BCN_PKT_SET0                             (MT_REG_CSR_BASE+0x00000088)
#define ADR_MTX_BCN_PKT_SET1                             (MT_REG_CSR_BASE+0x0000008c)
#define ADR_MTX_BCN_DTIM_SET0                            (MT_REG_CSR_BASE+0x00000090)
#define ADR_MTX_BCN_DTIM_SET1                            (MT_REG_CSR_BASE+0x00000094)
#define ADR_MTX_BCN_DTIM_CONFG                           (MT_REG_CSR_BASE+0x00000098)
#define ADR_MTX_BCN_DTIM_INT_W1CLR                       (MT_REG_CSR_BASE+0x0000009c)
#define ADR_MTX_BCN_INT_STS                              (MT_REG_CSR_BASE+0x000000a0)
#define ADR_MTX_BCN_EN_INT                               (MT_REG_CSR_BASE+0x000000a4)
#define ADR_MTX_BCN_EN_MISC                              (MT_REG_CSR_BASE+0x000000a8)
#define ADR_MTX_BCN_MISC                                 (MT_REG_CSR_BASE+0x000000ac)
#define ADR_MTX_BCN_PRD                                  (MT_REG_CSR_BASE+0x000000b0)
#define ADR_MTX_BCN_TSF_L                                (MT_REG_CSR_BASE+0x000000b4)
#define ADR_MTX_BCN_TSF_U                                (MT_REG_CSR_BASE+0x000000b8)
#define ADR_HWBEACON_ROLE0_SEQNUM_OVERWRITE              (MT_REG_CSR_BASE+0x000000bc)
#define ADR_MTX_TIME_TOUT                                (MT_REG_CSR_BASE+0x000000c0)
#define ADR_MTX_TIME_IFS                                 (MT_REG_CSR_BASE+0x000000c4)
#define ADR_MTX_TIME_FINETUNE                            (MT_REG_CSR_BASE+0x000000c8)
#define ADR_MTX_STATUS                                   (MT_REG_CSR_BASE+0x000000cc)
#define ADR_MTX_PHYRXIFS_DBG                             (MT_REG_CSR_BASE+0x000000d0)
#define ADR_MTX_BTCTS2S_VQ_EDCAPARA                      (MT_REG_CSR_BASE+0x000000d4)
#define ADR_HWBEACON_ROLE1_SEQNUM_OVERWRITE              (MT_REG_CSR_BASE+0x000000d8)
#define ADR_MTX_STATUS_Q_MASK                            (MT_REG_CSR_BASE+0x000000dc)
#define ADR_MTX_DBG_IFSAIRRO0                            (MT_REG_CSR_BASE+0x000000e0)
#define ADR_MTX_DBG_IFSAIRRO1                            (MT_REG_CSR_BASE+0x000000e4)
#define ADR_MTX_DBG_IFSAIRRO2                            (MT_REG_CSR_BASE+0x000000e8)
#define ADR_MTX_DBG_IFSAIRRO3                            (MT_REG_CSR_BASE+0x000000ec)
#define ADR_MTX_NAV                                      (MT_REG_CSR_BASE+0x000000f0)
#define ADR_MTX_DBG_RO_BASE1                             (MT_REG_CSR_BASE+0x000000f4)
#define ADR_MTX_DBG_RO_BASE2                             (MT_REG_CSR_BASE+0x000000f8)
#define ADR_MTX_DBG_RO_BASE3                             (MT_REG_CSR_BASE+0x000000fc)
// TXQ0_MT_Q_REG_CSR
#define ADR_TXQ0_MTX_Q_MISC_EN                           (TXQ0_MT_Q_REG_CSR_BASE+0x00000000)
#define ADR_TXQ0_MTX_Q_AIFSN                             (TXQ0_MT_Q_REG_CSR_BASE+0x00000004)
#define ADR_TXQ0_MTX_Q_BKF_CNT_DBG                       (TXQ0_MT_Q_REG_CSR_BASE+0x00000008)
#define ADR_TXQ0_MTX_Q_HWDBG                             (TXQ0_MT_Q_REG_CSR_BASE+0x0000000c)
#define ADR_TXQ0_MTX_Q_HWDBG2                            (TXQ0_MT_Q_REG_CSR_BASE+0x00000010)
#define ADR_TXQ0_MTX_BKF_SEED                            (TXQ0_MT_Q_REG_CSR_BASE+0x00000018)
// TXQ1_MT_Q_REG_CSR
#define ADR_TXQ1_MTX_Q_MISC_EN                           (TXQ1_MT_Q_REG_CSR_BASE+0x00000000)
#define ADR_TXQ1_MTX_Q_AIFSN                             (TXQ1_MT_Q_REG_CSR_BASE+0x00000004)
#define ADR_TXQ1_MTX_Q_BKF_CNT_DBG                       (TXQ1_MT_Q_REG_CSR_BASE+0x00000008)
#define ADR_TXQ1_MTX_Q_HWDBG                             (TXQ1_MT_Q_REG_CSR_BASE+0x0000000c)
#define ADR_TXQ1_MTX_Q_HWDBG2                            (TXQ1_MT_Q_REG_CSR_BASE+0x00000010)
#define ADR_TXQ1_MTX_BKF_SEED                            (TXQ1_MT_Q_REG_CSR_BASE+0x00000018)
// TXQ2_MT_Q_REG_CSR
#define ADR_TXQ2_MTX_Q_MISC_EN                           (TXQ2_MT_Q_REG_CSR_BASE+0x00000000)
#define ADR_TXQ2_MTX_Q_AIFSN                             (TXQ2_MT_Q_REG_CSR_BASE+0x00000004)
#define ADR_TXQ2_MTX_Q_BKF_CNT_DBG                       (TXQ2_MT_Q_REG_CSR_BASE+0x00000008)
#define ADR_TXQ2_MTX_Q_HWDBG                             (TXQ2_MT_Q_REG_CSR_BASE+0x0000000c)
#define ADR_TXQ2_MTX_Q_HWDBG2                            (TXQ2_MT_Q_REG_CSR_BASE+0x00000010)
#define ADR_TXQ2_MTX_BKF_SEED                            (TXQ2_MT_Q_REG_CSR_BASE+0x00000018)
// TXQ3_MT_Q_REG_CSR
#define ADR_TXQ3_MTX_Q_MISC_EN                           (TXQ3_MT_Q_REG_CSR_BASE+0x00000000)
#define ADR_TXQ3_MTX_Q_AIFSN                             (TXQ3_MT_Q_REG_CSR_BASE+0x00000004)
#define ADR_TXQ3_MTX_Q_BKF_CNT_DBG                       (TXQ3_MT_Q_REG_CSR_BASE+0x00000008)
#define ADR_TXQ3_MTX_Q_HWDBG                             (TXQ3_MT_Q_REG_CSR_BASE+0x0000000c)
#define ADR_TXQ3_MTX_Q_HWDBG2                            (TXQ3_MT_Q_REG_CSR_BASE+0x00000010)
#define ADR_TXQ3_MTX_BKF_SEED                            (TXQ3_MT_Q_REG_CSR_BASE+0x00000018)
// TXQ4_MT_Q_REG_CSR
#define ADR_TXQ4_MTX_Q_MISC_EN                           (TXQ4_MT_Q_REG_CSR_BASE+0x00000000)
#define ADR_TXQ4_MTX_Q_AIFSN                             (TXQ4_MT_Q_REG_CSR_BASE+0x00000004)
#define ADR_TXQ4_MTX_Q_BKF_CNT_DBG                       (TXQ4_MT_Q_REG_CSR_BASE+0x00000008)
#define ADR_TXQ4_MTX_Q_HWDBG                             (TXQ4_MT_Q_REG_CSR_BASE+0x0000000c)
#define ADR_TXQ4_MTX_Q_HWDBG2                            (TXQ4_MT_Q_REG_CSR_BASE+0x00000010)
#define ADR_TXQ4_MTX_BKF_SEED                            (TXQ4_MT_Q_REG_CSR_BASE+0x00000018)
// TXQ5_MT_Q_REG_CSR
#define ADR_TXQ5_MTX_Q_MISC_EN                           (TXQ5_MT_Q_REG_CSR_BASE+0x00000000)
#define ADR_TXQ5_MTX_Q_AIFSN                             (TXQ5_MT_Q_REG_CSR_BASE+0x00000004)
#define ADR_TXQ5_MTX_Q_BKF_CNT_DBG                       (TXQ5_MT_Q_REG_CSR_BASE+0x00000008)
#define ADR_TXQ5_MTX_Q_HWDBG                             (TXQ5_MT_Q_REG_CSR_BASE+0x0000000c)
#define ADR_TXQ5_MTX_Q_HWDBG2                            (TXQ5_MT_Q_REG_CSR_BASE+0x00000010)
#define ADR_TXQ5_MTX_BKF_SEED                            (TXQ5_MT_Q_REG_CSR_BASE+0x00000018)
// MT_RESPFRM_REG
#define ADR_MTX_RESPFRM_RATE_TABLE_EXCEPTION             (MT_RESPFRM_REG_BASE+0x00000000)
#define ADR_MTX_RESPFRM_RATE_TABLE_00                    (MT_RESPFRM_REG_BASE+0x00000004)
#define ADR_MTX_RESPFRM_RATE_TABLE_01                    (MT_RESPFRM_REG_BASE+0x00000008)
#define ADR_MTX_RESPFRM_RATE_TABLE_02                    (MT_RESPFRM_REG_BASE+0x0000000c)
#define ADR_MTX_RESPFRM_RATE_TABLE_03                    (MT_RESPFRM_REG_BASE+0x00000010)
#define ADR_MTX_RESPFRM_RATE_TABLE_11                    (MT_RESPFRM_REG_BASE+0x00000014)
#define ADR_MTX_RESPFRM_RATE_TABLE_12                    (MT_RESPFRM_REG_BASE+0x00000018)
#define ADR_MTX_RESPFRM_RATE_TABLE_13                    (MT_RESPFRM_REG_BASE+0x0000001c)
#define ADR_MTX_RESPFRM_RATE_TABLE_80                    (MT_RESPFRM_REG_BASE+0x00000020)
#define ADR_MTX_RESPFRM_RATE_TABLE_81                    (MT_RESPFRM_REG_BASE+0x00000024)
#define ADR_MTX_RESPFRM_RATE_TABLE_82                    (MT_RESPFRM_REG_BASE+0x00000028)
#define ADR_MTX_RESPFRM_RATE_TABLE_83                    (MT_RESPFRM_REG_BASE+0x0000002c)
#define ADR_MTX_RESPFRM_RATE_TABLE_84                    (MT_RESPFRM_REG_BASE+0x00000030)
#define ADR_MTX_RESPFRM_RATE_TABLE_85                    (MT_RESPFRM_REG_BASE+0x00000034)
#define ADR_MTX_RESPFRM_RATE_TABLE_86                    (MT_RESPFRM_REG_BASE+0x00000038)
#define ADR_MTX_RESPFRM_RATE_TABLE_87                    (MT_RESPFRM_REG_BASE+0x0000003c)
#define ADR_MTX_RESPFRM_RATE_TABLE_C0                    (MT_RESPFRM_REG_BASE+0x00000040)
#define ADR_MTX_RESPFRM_RATE_TABLE_C1                    (MT_RESPFRM_REG_BASE+0x00000044)
#define ADR_MTX_RESPFRM_RATE_TABLE_C2                    (MT_RESPFRM_REG_BASE+0x00000048)
#define ADR_MTX_RESPFRM_RATE_TABLE_C3                    (MT_RESPFRM_REG_BASE+0x0000004c)
#define ADR_MTX_RESPFRM_RATE_TABLE_C4                    (MT_RESPFRM_REG_BASE+0x00000050)
#define ADR_MTX_RESPFRM_RATE_TABLE_C5                    (MT_RESPFRM_REG_BASE+0x00000054)
#define ADR_MTX_RESPFRM_RATE_TABLE_C6                    (MT_RESPFRM_REG_BASE+0x00000058)
#define ADR_MTX_RESPFRM_RATE_TABLE_C7                    (MT_RESPFRM_REG_BASE+0x0000005c)
#define ADR_MTX_RESPFRM_RATE_TABLE_D0                    (MT_RESPFRM_REG_BASE+0x00000060)
#define ADR_MTX_RESPFRM_RATE_TABLE_D1                    (MT_RESPFRM_REG_BASE+0x00000064)
#define ADR_MTX_RESPFRM_RATE_TABLE_D2                    (MT_RESPFRM_REG_BASE+0x00000068)
#define ADR_MTX_RESPFRM_RATE_TABLE_D3                    (MT_RESPFRM_REG_BASE+0x0000006c)
#define ADR_MTX_RESPFRM_RATE_TABLE_D4                    (MT_RESPFRM_REG_BASE+0x00000070)
#define ADR_MTX_RESPFRM_RATE_TABLE_D5                    (MT_RESPFRM_REG_BASE+0x00000074)
#define ADR_MTX_RESPFRM_RATE_TABLE_D6                    (MT_RESPFRM_REG_BASE+0x00000078)
#define ADR_MTX_RESPFRM_RATE_TABLE_D7                    (MT_RESPFRM_REG_BASE+0x0000007c)
#define ADR_MTX_RESPFRM_RATE_TABLE_F0                    (MT_RESPFRM_REG_BASE+0x00000080)
#define ADR_MTX_RESPFRM_RATE_TABLE_F1                    (MT_RESPFRM_REG_BASE+0x00000084)
#define ADR_MTX_RESPFRM_RATE_TABLE_F2                    (MT_RESPFRM_REG_BASE+0x00000088)
#define ADR_MTX_RESPFRM_RATE_TABLE_F3                    (MT_RESPFRM_REG_BASE+0x0000008c)
#define ADR_MTX_RESPFRM_RATE_TABLE_F4                    (MT_RESPFRM_REG_BASE+0x00000090)
#define ADR_MTX_RESPFRM_RATE_TABLE_F5                    (MT_RESPFRM_REG_BASE+0x00000094)
#define ADR_MTX_RESPFRM_RATE_TABLE_F6                    (MT_RESPFRM_REG_BASE+0x00000098)
#define ADR_MTX_RESPFRM_RATE_TABLE_F7                    (MT_RESPFRM_REG_BASE+0x0000009c)
#define ADR_MTX_RESPFRM_INFO_TABLE_EXCEPTION             (MT_RESPFRM_REG_BASE+0x000000a0)
#define ADR_MTX_RESPFRM_INFO_00                          (MT_RESPFRM_REG_BASE+0x000000a4)
#define ADR_MTX_RESPFRM_INFO_01                          (MT_RESPFRM_REG_BASE+0x000000a8)
#define ADR_MTX_RESPFRM_INFO_02                          (MT_RESPFRM_REG_BASE+0x000000ac)
#define ADR_MTX_RESPFRM_INFO_03                          (MT_RESPFRM_REG_BASE+0x000000b0)
#define ADR_MTX_RESPFRM_INFO_11                          (MT_RESPFRM_REG_BASE+0x000000b4)
#define ADR_MTX_RESPFRM_INFO_12                          (MT_RESPFRM_REG_BASE+0x000000b8)
#define ADR_MTX_RESPFRM_INFO_13                          (MT_RESPFRM_REG_BASE+0x000000bc)
#define ADR_MTX_RESPFRM_INFO_90_B0                       (MT_RESPFRM_REG_BASE+0x000000c0)
#define ADR_MTX_RESPFRM_INFO_91_B1                       (MT_RESPFRM_REG_BASE+0x000000c4)
#define ADR_MTX_RESPFRM_INFO_92_B2                       (MT_RESPFRM_REG_BASE+0x000000c8)
#define ADR_MTX_RESPFRM_INFO_93_B3                       (MT_RESPFRM_REG_BASE+0x000000cc)
#define ADR_MTX_RESPFRM_INFO_94_B4                       (MT_RESPFRM_REG_BASE+0x000000d0)
#define ADR_MTX_RESPFRM_INFO_95_B5                       (MT_RESPFRM_REG_BASE+0x000000d4)
#define ADR_MTX_RESPFRM_INFO_96_B6                       (MT_RESPFRM_REG_BASE+0x000000d8)
#define ADR_MTX_RESPFRM_INFO_97_B7                       (MT_RESPFRM_REG_BASE+0x000000dc)
#define ADR_MTX_RESPFRM_INFO_C0                          (MT_RESPFRM_REG_BASE+0x000000e0)
#define ADR_MTX_RESPFRM_INFO_C1                          (MT_RESPFRM_REG_BASE+0x000000e4)
#define ADR_MTX_RESPFRM_INFO_C2                          (MT_RESPFRM_REG_BASE+0x000000e8)
#define ADR_MTX_RESPFRM_INFO_C3                          (MT_RESPFRM_REG_BASE+0x000000ec)
#define ADR_MTX_RESPFRM_INFO_C4                          (MT_RESPFRM_REG_BASE+0x000000f0)
#define ADR_MTX_RESPFRM_INFO_C5                          (MT_RESPFRM_REG_BASE+0x000000f4)
#define ADR_MTX_RESPFRM_INFO_C6                          (MT_RESPFRM_REG_BASE+0x000000f8)
#define ADR_MTX_RESPFRM_INFO_C7                          (MT_RESPFRM_REG_BASE+0x000000fc)
#define ADR_MTX_RESPFRM_INFO_D0                          (MT_RESPFRM_REG_BASE+0x00000100)
#define ADR_MTX_RESPFRM_INFO_D1                          (MT_RESPFRM_REG_BASE+0x00000104)
#define ADR_MTX_RESPFRM_INFO_D2                          (MT_RESPFRM_REG_BASE+0x00000108)
#define ADR_MTX_RESPFRM_INFO_D3                          (MT_RESPFRM_REG_BASE+0x0000010c)
#define ADR_MTX_RESPFRM_INFO_D4                          (MT_RESPFRM_REG_BASE+0x00000110)
#define ADR_MTX_RESPFRM_INFO_D5                          (MT_RESPFRM_REG_BASE+0x00000114)
#define ADR_MTX_RESPFRM_INFO_D6                          (MT_RESPFRM_REG_BASE+0x00000118)
#define ADR_MTX_RESPFRM_INFO_D7                          (MT_RESPFRM_REG_BASE+0x0000011c)
#define ADR_MTX_RESPFRM_INFO_F0                          (MT_RESPFRM_REG_BASE+0x00000120)
#define ADR_MTX_RESPFRM_INFO_F1                          (MT_RESPFRM_REG_BASE+0x00000124)
#define ADR_MTX_RESPFRM_INFO_F2                          (MT_RESPFRM_REG_BASE+0x00000128)
#define ADR_MTX_RESPFRM_INFO_F3                          (MT_RESPFRM_REG_BASE+0x0000012c)
#define ADR_MTX_RESPFRM_INFO_F4                          (MT_RESPFRM_REG_BASE+0x00000130)
#define ADR_MTX_RESPFRM_INFO_F5                          (MT_RESPFRM_REG_BASE+0x00000134)
#define ADR_MTX_RESPFRM_INFO_F6                          (MT_RESPFRM_REG_BASE+0x00000138)
#define ADR_MTX_RESPFRM_INFO_F7                          (MT_RESPFRM_REG_BASE+0x0000013c)
#define ADR_MTX_RESPFRM_RATE_TABLE_C8                    (MT_RESPFRM_REG_BASE+0x000001d0)
#define ADR_MTX_RESPFRM_RATE_TABLE_C9                    (MT_RESPFRM_REG_BASE+0x000001d4)
#define ADR_MTX_RESPFRM_RATE_TABLE_CA                    (MT_RESPFRM_REG_BASE+0x000001d8)
#define ADR_MTX_RESPFRM_RATE_TABLE_CB                    (MT_RESPFRM_REG_BASE+0x000001dc)
#define ADR_MTX_RESPFRM_RATE_TABLE_CC                    (MT_RESPFRM_REG_BASE+0x000001e0)
#define ADR_MTX_RESPFRM_RATE_TABLE_CD                    (MT_RESPFRM_REG_BASE+0x000001e4)
#define ADR_MTX_RESPFRM_RATE_TABLE_CE                    (MT_RESPFRM_REG_BASE+0x000001e8)
#define ADR_MTX_RESPFRM_RATE_TABLE_CF                    (MT_RESPFRM_REG_BASE+0x000001ec)
#define ADR_MTX_RESPFRM_RATE_TABLE_E0                    (MT_RESPFRM_REG_BASE+0x000001f0)
#define ADR_MTX_RESPFRM_RATE_TABLE_E1                    (MT_RESPFRM_REG_BASE+0x000001f4)
#define ADR_MTX_RESPFRM_RATE_TABLE_E2                    (MT_RESPFRM_REG_BASE+0x000001f8)
#define ADR_MTX_RESPFRM_RATE_TABLE_E3                    (MT_RESPFRM_REG_BASE+0x000001fc)
#define ADR_MTX_RESPFRM_RATE_TABLE_E4                    (MT_RESPFRM_REG_BASE+0x00000200)
#define ADR_MTX_RESPFRM_RATE_TABLE_E5                    (MT_RESPFRM_REG_BASE+0x00000204)
#define ADR_MTX_RESPFRM_RATE_TABLE_E6                    (MT_RESPFRM_REG_BASE+0x00000208)
#define ADR_MTX_RESPFRM_RATE_TABLE_E7                    (MT_RESPFRM_REG_BASE+0x0000020c)
#define ADR_MTX_RESPFRM_RATE_TABLE_E8                    (MT_RESPFRM_REG_BASE+0x00000210)
#define ADR_MTX_RESPFRM_RATE_TABLE_E9                    (MT_RESPFRM_REG_BASE+0x00000214)
#define ADR_MTX_RESPFRM_RATE_TABLE_EA                    (MT_RESPFRM_REG_BASE+0x00000218)
#define ADR_MTX_RESPFRM_RATE_TABLE_EB                    (MT_RESPFRM_REG_BASE+0x0000021c)
#define ADR_MTX_RESPFRM_RATE_TABLE_EC                    (MT_RESPFRM_REG_BASE+0x00000220)
#define ADR_MTX_RESPFRM_RATE_TABLE_ED                    (MT_RESPFRM_REG_BASE+0x00000224)
#define ADR_MTX_RESPFRM_RATE_TABLE_EE                    (MT_RESPFRM_REG_BASE+0x00000228)
#define ADR_MTX_RESPFRM_RATE_TABLE_EF                    (MT_RESPFRM_REG_BASE+0x0000022c)
#define ADR_MTX_RESPFRM_INFO_10                          (MT_RESPFRM_REG_BASE+0x00000250)
#define ADR_MTX_RESPFRM_INFO_20                          (MT_RESPFRM_REG_BASE+0x00000260)
#define ADR_MTX_RESPFRM_INFO_21                          (MT_RESPFRM_REG_BASE+0x00000264)
#define ADR_MTX_RESPFRM_INFO_22                          (MT_RESPFRM_REG_BASE+0x00000268)
#define ADR_MTX_RESPFRM_INFO_23                          (MT_RESPFRM_REG_BASE+0x0000026c)
#define ADR_MTX_RESPFRM_INFO_30                          (MT_RESPFRM_REG_BASE+0x00000270)
#define ADR_MTX_RESPFRM_INFO_31                          (MT_RESPFRM_REG_BASE+0x00000274)
#define ADR_MTX_RESPFRM_INFO_32                          (MT_RESPFRM_REG_BASE+0x00000278)
#define ADR_MTX_RESPFRM_INFO_33                          (MT_RESPFRM_REG_BASE+0x0000027c)
#define ADR_MTX_RESPFRM_INFO_80_A0                       (MT_RESPFRM_REG_BASE+0x00000280)
#define ADR_MTX_RESPFRM_INFO_81_A1                       (MT_RESPFRM_REG_BASE+0x00000284)
#define ADR_MTX_RESPFRM_INFO_82_A2                       (MT_RESPFRM_REG_BASE+0x00000288)
#define ADR_MTX_RESPFRM_INFO_83_A3                       (MT_RESPFRM_REG_BASE+0x0000028c)
#define ADR_MTX_RESPFRM_INFO_84_A4                       (MT_RESPFRM_REG_BASE+0x00000290)
#define ADR_MTX_RESPFRM_INFO_85_A5                       (MT_RESPFRM_REG_BASE+0x00000294)
#define ADR_MTX_RESPFRM_INFO_86_A6                       (MT_RESPFRM_REG_BASE+0x00000298)
#define ADR_MTX_RESPFRM_INFO_87_A7                       (MT_RESPFRM_REG_BASE+0x0000029c)
#define ADR_MTX_RESPFRM_INFO_C8                          (MT_RESPFRM_REG_BASE+0x000002a0)
#define ADR_MTX_RESPFRM_INFO_C9                          (MT_RESPFRM_REG_BASE+0x000002a4)
#define ADR_MTX_RESPFRM_INFO_CA                          (MT_RESPFRM_REG_BASE+0x000002a8)
#define ADR_MTX_RESPFRM_INFO_CB                          (MT_RESPFRM_REG_BASE+0x000002ac)
#define ADR_MTX_RESPFRM_INFO_CC                          (MT_RESPFRM_REG_BASE+0x000002b0)
#define ADR_MTX_RESPFRM_INFO_CD                          (MT_RESPFRM_REG_BASE+0x000002b4)
#define ADR_MTX_RESPFRM_INFO_CE                          (MT_RESPFRM_REG_BASE+0x000002b8)
#define ADR_MTX_RESPFRM_INFO_CF                          (MT_RESPFRM_REG_BASE+0x000002bc)
#define ADR_MTX_RESPFRM_INFO_E0                          (MT_RESPFRM_REG_BASE+0x000002c0)
#define ADR_MTX_RESPFRM_INFO_E1                          (MT_RESPFRM_REG_BASE+0x000002c4)
#define ADR_MTX_RESPFRM_INFO_E2                          (MT_RESPFRM_REG_BASE+0x000002c8)
#define ADR_MTX_RESPFRM_INFO_E3                          (MT_RESPFRM_REG_BASE+0x000002cc)
#define ADR_MTX_RESPFRM_INFO_E4                          (MT_RESPFRM_REG_BASE+0x000002d0)
#define ADR_MTX_RESPFRM_INFO_E5                          (MT_RESPFRM_REG_BASE+0x000002d4)
#define ADR_MTX_RESPFRM_INFO_E6                          (MT_RESPFRM_REG_BASE+0x000002d8)
#define ADR_MTX_RESPFRM_INFO_E7                          (MT_RESPFRM_REG_BASE+0x000002e0)
#define ADR_MTX_RESPFRM_INFO_E8                          (MT_RESPFRM_REG_BASE+0x000002e0)
#define ADR_MTX_RESPFRM_INFO_E9                          (MT_RESPFRM_REG_BASE+0x000002e4)
#define ADR_MTX_RESPFRM_INFO_EA                          (MT_RESPFRM_REG_BASE+0x000002e8)
#define ADR_MTX_RESPFRM_INFO_EB                          (MT_RESPFRM_REG_BASE+0x000002ec)
#define ADR_MTX_RESPFRM_INFO_EC                          (MT_RESPFRM_REG_BASE+0x000002f0)
#define ADR_MTX_RESPFRM_INFO_ED                          (MT_RESPFRM_REG_BASE+0x000002f4)
#define ADR_MTX_RESPFRM_INFO_EE                          (MT_RESPFRM_REG_BASE+0x000002f8)
#define ADR_MTX_RESPFRM_INFO_EF                          (MT_RESPFRM_REG_BASE+0x000002fc)
// HIF_INFO
#define ADR_WSID0                                        (HIF_INFO_BASE+0x00000000)
#define ADR_PEER_MAC0_0                                  (HIF_INFO_BASE+0x00000004)
#define ADR_PEER_MAC0_1                                  (HIF_INFO_BASE+0x00000008)
#define ADR_TX_ACK_POLICY_0_0                            (HIF_INFO_BASE+0x0000000c)
#define ADR_TX_SEQ_CTRL_0_0                              (HIF_INFO_BASE+0x00000010)
#define ADR_TX_ACK_POLICY_0_1                            (HIF_INFO_BASE+0x00000014)
#define ADR_TX_SEQ_CTRL_0_1                              (HIF_INFO_BASE+0x00000018)
#define ADR_TX_ACK_POLICY_0_2                            (HIF_INFO_BASE+0x0000001c)
#define ADR_TX_SEQ_CTRL_0_2                              (HIF_INFO_BASE+0x00000020)
#define ADR_TX_ACK_POLICY_0_3                            (HIF_INFO_BASE+0x00000024)
#define ADR_TX_SEQ_CTRL_0_3                              (HIF_INFO_BASE+0x00000028)
#define ADR_TX_ACK_POLICY_0_4                            (HIF_INFO_BASE+0x0000002c)
#define ADR_TX_SEQ_CTRL_0_4                              (HIF_INFO_BASE+0x00000030)
#define ADR_TX_ACK_POLICY_0_5                            (HIF_INFO_BASE+0x00000034)
#define ADR_TX_SEQ_CTRL_0_5                              (HIF_INFO_BASE+0x00000038)
#define ADR_TX_ACK_POLICY_0_6                            (HIF_INFO_BASE+0x0000003c)
#define ADR_TX_SEQ_CTRL_0_6                              (HIF_INFO_BASE+0x00000040)
#define ADR_TX_ACK_POLICY_0_7                            (HIF_INFO_BASE+0x00000044)
#define ADR_TX_SEQ_CTRL_0_7                              (HIF_INFO_BASE+0x00000048)
#define ADR_WSID1                                        (HIF_INFO_BASE+0x00000050)
#define ADR_PEER_MAC1_0                                  (HIF_INFO_BASE+0x00000054)
#define ADR_PEER_MAC1_1                                  (HIF_INFO_BASE+0x00000058)
#define ADR_TX_ACK_POLICY_1_0                            (HIF_INFO_BASE+0x0000005c)
#define ADR_TX_SEQ_CTRL_1_0                              (HIF_INFO_BASE+0x00000060)
#define ADR_TX_ACK_POLICY_1_1                            (HIF_INFO_BASE+0x00000064)
#define ADR_TX_SEQ_CTRL_1_1                              (HIF_INFO_BASE+0x00000068)
#define ADR_TX_ACK_POLICY_1_2                            (HIF_INFO_BASE+0x0000006c)
#define ADR_TX_SEQ_CTRL_1_2                              (HIF_INFO_BASE+0x00000070)
#define ADR_TX_ACK_POLICY_1_3                            (HIF_INFO_BASE+0x00000074)
#define ADR_TX_SEQ_CTRL_1_3                              (HIF_INFO_BASE+0x00000078)
#define ADR_TX_ACK_POLICY_1_4                            (HIF_INFO_BASE+0x0000007c)
#define ADR_TX_SEQ_CTRL_1_4                              (HIF_INFO_BASE+0x00000080)
#define ADR_TX_ACK_POLICY_1_5                            (HIF_INFO_BASE+0x00000084)
#define ADR_TX_SEQ_CTRL_1_5                              (HIF_INFO_BASE+0x00000088)
#define ADR_TX_ACK_POLICY_1_6                            (HIF_INFO_BASE+0x0000008c)
#define ADR_TX_SEQ_CTRL_1_6                              (HIF_INFO_BASE+0x00000090)
#define ADR_TX_ACK_POLICY_1_7                            (HIF_INFO_BASE+0x00000094)
#define ADR_TX_SEQ_CTRL_1_7                              (HIF_INFO_BASE+0x00000098)
// PHY_RATE_INFO
#define ADR_PACKET_ID_ALLOCATION_PRIORITY                (PHY_RATE_INFO_BASE+0x00000000)
// MAC_GLB_SET
#define ADR_MAC_MODE                                     (MAC_GLB_SET_BASE+0x00000000)
#define ADR_ALL_SOFTWARE_RESET                           (MAC_GLB_SET_BASE+0x00000004)
#define ADR_ENG_SOFTWARE_RESET                           (MAC_GLB_SET_BASE+0x00000008)
#define ADR_CSR_SOFTWARE_RESET                           (MAC_GLB_SET_BASE+0x0000000c)
#define ADR_MAC_CLOCK_ENABLE                             (MAC_GLB_SET_BASE+0x00000010)
#define ADR_MAC_ENGINE_CLOCK_ENABLE                      (MAC_GLB_SET_BASE+0x00000014)
#define ADR_MAC_CSR_CLOCK_ENABLE                         (MAC_GLB_SET_BASE+0x00000018)
#define ADR_GLBLE_SET                                    (MAC_GLB_SET_BASE+0x0000001c)
#define ADR_REASON_TRAP0                                 (MAC_GLB_SET_BASE+0x00000020)
#define ADR_REASON_TRAP1                                 (MAC_GLB_SET_BASE+0x00000024)
#define ADR_BSSID_0                                      (MAC_GLB_SET_BASE+0x00000028)
#define ADR_BSSID_1                                      (MAC_GLB_SET_BASE+0x0000002c)
#define ADR_STA_MAC_0                                    (MAC_GLB_SET_BASE+0x00000030)
#define ADR_STA_MAC_1                                    (MAC_GLB_SET_BASE+0x00000034)
#define ADR_SCRT_SET                                     (MAC_GLB_SET_BASE+0x00000038)
#define ADR_SCRT_STATE                                   (MAC_GLB_SET_BASE+0x0000003c)
#define ADR_BSSID1_0                                     (MAC_GLB_SET_BASE+0x00000040)
#define ADR_BSSID1_1                                     (MAC_GLB_SET_BASE+0x00000044)
#define ADR_STA_MAC1_0                                   (MAC_GLB_SET_BASE+0x00000048)
#define ADR_STA_MAC1_1                                   (MAC_GLB_SET_BASE+0x0000004c)
#define ADR_OP_MODE1                                     (MAC_GLB_SET_BASE+0x00000050)
#define ADR_MAC_TIMESTAMP_CFG                            (MAC_GLB_SET_BASE+0x00000054)
#define ADR_MAC_TIMESTAMP_L_RO_OVERWRITE                 (MAC_GLB_SET_BASE+0x00000058)
#define ADR_MAC_TIMESTAMP_U_RO_OVERWRITE                 (MAC_GLB_SET_BASE+0x0000005c)
#define ADR_BEACON_TIMER_ROLE0_CFG                       (MAC_GLB_SET_BASE+0x00000060)
#define ADR_BEACON_TIMER_ROLE0_TBTT                      (MAC_GLB_SET_BASE+0x00000064)
#define ADR_BEACON_TIMER_ROLE0_TIME_ALIGN                (MAC_GLB_SET_BASE+0x00000068)
#define ADR_BEACON_TIMER_ROLE1_CFG                       (MAC_GLB_SET_BASE+0x00000070)
#define ADR_BEACON_TIMER_ROLE1_TBTT                      (MAC_GLB_SET_BASE+0x00000074)
#define ADR_BEACON_TIMER_ROLE1_TIME_ALIGN                (MAC_GLB_SET_BASE+0x00000078)
#define ADR_WMTP_VALCONF_0                               (MAC_GLB_SET_BASE+0x00000080)
#define ADR_WMTP_VALCONF_1                               (MAC_GLB_SET_BASE+0x00000084)
#define ADR_WMTP_VALCONF_2                               (MAC_GLB_SET_BASE+0x00000088)
#define ADR_WMTP_VALCONF_3                               (MAC_GLB_SET_BASE+0x0000008c)
#define ADR_BTCX_WIFI_RX_EXTEND                          (MAC_GLB_SET_BASE+0x00000090)
#define ADR_WMTP_OPTION_0                                (MAC_GLB_SET_BASE+0x000000a0)
#define ADR_WMTP_DBG_0                                   (MAC_GLB_SET_BASE+0x000000a4)
#define ADR_WMTP_MISC                                    (MAC_GLB_SET_BASE+0x000000a8)
#define ADR_WMTP_WIFI_STATE_RO                           (MAC_GLB_SET_BASE+0x000000b0)
#define ADR_WMTP_PTAIF_RO                                (MAC_GLB_SET_BASE+0x000000b4)
#define ADR_PMF_SETTING                                  (MAC_GLB_SET_BASE+0x000000b8)
// BTCX_REG
#define ADR_BTCX_MODE_SEL                                (BTCX_REG_BASE+0x00000000)
#define ADR_ANT_SW_CTRL                                  (BTCX_REG_BASE+0x00000004)
#define ADR_DUAL_ANT_SET                                 (BTCX_REG_BASE+0x00000008)
#define ADR_ANT_SW_STATUS                                (BTCX_REG_BASE+0x0000000c)
#define ADR_BCTX_INTERFACE_SET0                          (BTCX_REG_BASE+0x00000010)
#define ADR_PTA_PRI_WEIGHT_SET0                          (BTCX_REG_BASE+0x00000014)
#define ADR_PTA_PRI_WEIGHT_SET1                          (BTCX_REG_BASE+0x00000018)
#define ADR_PTA_PRI_WEIGHT_STATUS                        (BTCX_REG_BASE+0x0000001c)
#define ADR_BTCX_3WIRE_SET                               (BTCX_REG_BASE+0x00000020)
#define ADR_BT_HIGH_PRI_PERIOD                           (BTCX_REG_BASE+0x00000024)
#define ADR_BTCX_AUTO_HIGH_DUTY_SET0                     (BTCX_REG_BASE+0x00000028)
#define ADR_BTCX_AUTO_HIGH_DUTY_SET1                     (BTCX_REG_BASE+0x0000002c)
#define ADR_BTCX_SCHEDULE_SEED                           (BTCX_REG_BASE+0x00000030)
#define ADR_BTCX_3WIRE_INFO                              (BTCX_REG_BASE+0x00000034)
#define ADR_BTCX_TRANS_COUNT1                            (BTCX_REG_BASE+0x00000038)
#define ADR_BTCX_TRANS_COUNT2                            (BTCX_REG_BASE+0x0000003c)
#define ADR_BTCX_TRANS_COUNT3                            (BTCX_REG_BASE+0x00000040)
#define ADR_BTCX_TRANS_COUNT4                            (BTCX_REG_BASE+0x00000044)
#define ADR_BTCX_TRANS_COUNT_CLR                         (BTCX_REG_BASE+0x00000048)
#define ADR_BTCX_BAND_CNT0                               (BTCX_REG_BASE+0x0000004c)
#define ADR_BTCX_BAND_CNT1                               (BTCX_REG_BASE+0x00000050)
#define ADR_BTCX_BAND_CNT2                               (BTCX_REG_BASE+0x00000054)
#define ADR_BTCX_BAND_CNT3                               (BTCX_REG_BASE+0x00000058)
#define ADR_BTCX_BAND_CNT4                               (BTCX_REG_BASE+0x0000005c)
#define ADR_BTCX_BAND_CNT5                               (BTCX_REG_BASE+0x00000060)
#define ADR_BTCX_BAND_CNT6                               (BTCX_REG_BASE+0x00000064)
#define ADR_BTCX_TRANS_COUNT5                            (BTCX_REG_BASE+0x00000068)
#define ADR_BTCX_LONG_REQ_DET                            (BTCX_REG_BASE+0x00000070)
#define ADR_BTCX_PAD_DEB                                 (BTCX_REG_BASE+0x00000074)
#define ADR_BTCX_BT_REQ_BREAK_DET                        (BTCX_REG_BASE+0x00000078)
#define ADR_BT_3WIRE_REQ_CNT                             (BTCX_REG_BASE+0x00000080)
// MIB_REG
#define ADR_MIB_EN                                       (MIB_REG_BASE+0x00000000)
#define ADR_MTX_WSID0_SUCC                               (MIB_REG_BASE+0x00000118)
#define ADR_MTX_WSID0_FRM                                (MIB_REG_BASE+0x00000128)
#define ADR_MTX_WSID0_RETRY                              (MIB_REG_BASE+0x00000138)
#define ADR_MTX_WSID0_TOTAL                              (MIB_REG_BASE+0x00000148)
#define ADR_MTX_GROUP                                    (MIB_REG_BASE+0x0000016c)
#define ADR_MTX_FAIL                                     (MIB_REG_BASE+0x00000170)
#define ADR_MTX_RETRY                                    (MIB_REG_BASE+0x00000174)
#define ADR_MTX_MULTI_RETRY                              (MIB_REG_BASE+0x00000178)
#define ADR_MTX_RTS_SUCCESS                              (MIB_REG_BASE+0x0000017c)
#define ADR_MTX_RTS_FAIL                                 (MIB_REG_BASE+0x00000180)
#define ADR_MTX_ACK_FAIL                                 (MIB_REG_BASE+0x00000184)
#define ADR_MTX_FRM                                      (MIB_REG_BASE+0x00000188)
#define ADR_MTX_ACK_TX                                   (MIB_REG_BASE+0x0000018c)
#define ADR_MTX_CTS_TX                                   (MIB_REG_BASE+0x00000190)
#define ADR_MRX_DUP_FRM                                  (MIB_REG_BASE+0x00000194)
#define ADR_MRX_FRG_FRM                                  (MIB_REG_BASE+0x00000198)
#define ADR_MRX_GROUP_FRM                                (MIB_REG_BASE+0x0000019c)
#define ADR_MRX_FCS_ERR                                  (MIB_REG_BASE+0x000001a0)
#define ADR_MRX_FCS_SUCC                                 (MIB_REG_BASE+0x000001a4)
#define ADR_MRX_MISS                                     (MIB_REG_BASE+0x000001a8)
#define ADR_MRX_ALC_FAIL                                 (MIB_REG_BASE+0x000001ac)
#define ADR_MRX_DAT_NTF                                  (MIB_REG_BASE+0x000001b0)
#define ADR_MRX_RTS_NTF                                  (MIB_REG_BASE+0x000001b4)
#define ADR_MRX_CTS_NTF                                  (MIB_REG_BASE+0x000001b8)
#define ADR_MRX_ACK_NTF                                  (MIB_REG_BASE+0x000001bc)
#define ADR_MRX_BA_NTF                                   (MIB_REG_BASE+0x000001c0)
#define ADR_MRX_DATA_NTF                                 (MIB_REG_BASE+0x000001c4)
#define ADR_MRX_MNG_NTF                                  (MIB_REG_BASE+0x000001c8)
#define ADR_MRX_DAT_CRC_NTF                              (MIB_REG_BASE+0x000001cc)
#define ADR_MRX_BAR_NTF                                  (MIB_REG_BASE+0x000001d0)
#define ADR_MRX_MB_MISS                                  (MIB_REG_BASE+0x000001d4)
#define ADR_MRX_NIDLE_MISS                               (MIB_REG_BASE+0x000001d8)
#define ADR_MRX_CSR_NTF                                  (MIB_REG_BASE+0x000001dc)
#define ADR_DBG_Q0_FRM_SUCCESS                           (MIB_REG_BASE+0x00000218)
#define ADR_DBG_Q0_FRM_FAIL                              (MIB_REG_BASE+0x0000021c)
#define ADR_DBG_Q0_ACK_SUCCESS                           (MIB_REG_BASE+0x00000220)
#define ADR_DBG_Q0_ACK_FAIL                              (MIB_REG_BASE+0x00000224)
#define ADR_DBG_Q1_FRM_SUCCESS                           (MIB_REG_BASE+0x00000268)
#define ADR_DBG_Q1_FRM_FAIL                              (MIB_REG_BASE+0x0000026c)
#define ADR_DBG_Q1_ACK_SUCCESS                           (MIB_REG_BASE+0x00000270)
#define ADR_DBG_Q1_ACK_FAIL                              (MIB_REG_BASE+0x00000274)
#define ADR_DBG_Q2_FRM_SUCCESS                           (MIB_REG_BASE+0x00000318)
#define ADR_DBG_Q2_FRM_FAIL                              (MIB_REG_BASE+0x0000031c)
#define ADR_DBG_Q2_ACK_SUCCESS                           (MIB_REG_BASE+0x00000320)
#define ADR_DBG_Q2_ACK_FAIL                              (MIB_REG_BASE+0x00000324)
#define ADR_DBG_Q3_FRM_SUCCESS                           (MIB_REG_BASE+0x00000368)
#define ADR_DBG_Q3_FRM_FAIL                              (MIB_REG_BASE+0x0000036c)
#define ADR_DBG_Q3_ACK_SUCCESS                           (MIB_REG_BASE+0x00000370)
#define ADR_DBG_Q3_ACK_FAIL                              (MIB_REG_BASE+0x00000374)
#define ADR_MIB_SCRT_TKIP0                               (MIB_REG_BASE+0x00000418)
#define ADR_MIB_SCRT_TKIP1                               (MIB_REG_BASE+0x0000041c)
#define ADR_MIB_SCRT_TKIP2                               (MIB_REG_BASE+0x00000420)
#define ADR_MIB_SCRT_CCMP0                               (MIB_REG_BASE+0x00000424)
#define ADR_MIB_SCRT_CCMP1                               (MIB_REG_BASE+0x00000428)
#define ADR_DBG_LEN_CRC_FAIL                             (MIB_REG_BASE+0x00000468)
#define ADR_DBG_LEN_ALC_FAIL                             (MIB_REG_BASE+0x0000046c)
#define ADR_DBG_AMPDU_PASS                               (MIB_REG_BASE+0x00000470)
#define ADR_DBG_AMPDU_FAIL                               (MIB_REG_BASE+0x00000474)
#define ADR_ID_ALC_FAIL1                                 (MIB_REG_BASE+0x00000478)
#define ADR_ID_ALC_FAIL2                                 (MIB_REG_BASE+0x0000047c)
#define ADR_MIB_G1_DBG_INT_EN                            (MIB_REG_BASE+0x00000480)
#define ADR_MIB_G1_DBG_INT_STS                           (MIB_REG_BASE+0x00000484)
#define ADR_MIB_G1_DBG_SEL                               (MIB_REG_BASE+0x00000488)
#define ADR_MIB_G1_DBG_TGT_VAL                           (MIB_REG_BASE+0x0000048c)
// MAC_DTIMC_REG
#define ADR_MAC_DTIM_CTRL                                (MAC_DTIMC_REG_BASE+0x00000000)
#define ADR_CUR_TSF_TIMESTAMP_L                          (MAC_DTIMC_REG_BASE+0x00000004)
#define ADR_CUR_TSF_TIMESTAMP_H                          (MAC_DTIMC_REG_BASE+0x00000008)
#define ADR_TSF_OFFSET_TOLERANCE_MAX                     (MAC_DTIMC_REG_BASE+0x0000000c)
#define ADR_TSF_OFFSET_TOLERANCE_MIN                     (MAC_DTIMC_REG_BASE+0x00000010)
#define ADR_SUCCESS_CNT                                  (MAC_DTIMC_REG_BASE+0x00000014)
#define ADR_FAIL_CNT                                     (MAC_DTIMC_REG_BASE+0x00000018)
#define ADR_FSM_STATUS                                   (MAC_DTIMC_REG_BASE+0x0000001c)
// CSR_LL_REG_A2
#define ADR_LL_ENGINE_EN                                 (CSR_LL_REG_A2_BASE+0x00000000)
#define ADR_LL_STATE_ROLE                                (CSR_LL_REG_A2_BASE+0x00000004)
#define ADR_LL_SET0                                      (CSR_LL_REG_A2_BASE+0x00000008)
#define ADR_LL_LONG_PDU_EN                               (CSR_LL_REG_A2_BASE+0x0000000c)
#define ADR_LL_TX_ADDR_VALUE_0                           (CSR_LL_REG_A2_BASE+0x00000010)
#define ADR_LL_TX_ADDR_VALUE_1                           (CSR_LL_REG_A2_BASE+0x00000014)
#define ADR_LL_PHY_INFO0                                 (CSR_LL_REG_A2_BASE+0x00000018)
#define ADR_LL_PHY_INFO1                                 (CSR_LL_REG_A2_BASE+0x0000001c)
#define ADR_LL_PHY_INFO2                                 (CSR_LL_REG_A2_BASE+0x00000020)
#define ADR_LL_TX_PHY_INFO                               (CSR_LL_REG_A2_BASE+0x00000024)
#define ADR_LL_RX_RSSI_INFO                              (CSR_LL_REG_A2_BASE+0x00000028)
#define ADR_RF_PHY_EN                                    (CSR_LL_REG_A2_BASE+0x00000800)
#define ADR_TXQ_PHY_EN                                   (CSR_LL_REG_A2_BASE+0x00000804)
#define ADR_RF_PHY_AUTO_DISA_EN                          (CSR_LL_REG_A2_BASE+0x00000808)
#define ADR_OTHER_MANUAL_SET                             (CSR_LL_REG_A2_BASE+0x0000080c)
#define ADR_LL_PRESCALER_USTIMER                         (CSR_LL_REG_A2_BASE+0x00000810)
#define ADR_LL_DBG_INFO                                  (CSR_LL_REG_A2_BASE+0x00000814)
#define ADR_LL_AHB_SET                                   (CSR_LL_REG_A2_BASE+0x00000818)
#define ADR_LL_CLK_CFG                                   (CSR_LL_REG_A2_BASE+0x0000081c)
#define ADR_LL_DMA_INCR4_CFG                             (CSR_LL_REG_A2_BASE+0x00000820)
#define ADR_LL_SPARE_REG                                 (CSR_LL_REG_A2_BASE+0x00000d50)
#define ADR_BLE_LL_SW_RST                                (CSR_LL_REG_A2_BASE+0x00000d7c)
#define ADR_TX_RING_DUMY2_POLICY_0                       (CSR_LL_REG_A2_BASE+0x00000d80)
#define ADR_TX_RING_DUMY2_POLICY_1                       (CSR_LL_REG_A2_BASE+0x00000d84)
#define ADR_TX_RING_DUMY2_POLICY_2                       (CSR_LL_REG_A2_BASE+0x00000d88)
#define ADR_AEM_DUMY2_POLICY_0                           (CSR_LL_REG_A2_BASE+0x00000d90)
#define ADR_AEM_DUMY2_POLICY_1                           (CSR_LL_REG_A2_BASE+0x00000d94)
#define ADR_AEM_DUMY2_POLICY_2                           (CSR_LL_REG_A2_BASE+0x00000d98)
#define ADR_TX_EXT_BUF_DEBUG_0                           (CSR_LL_REG_A2_BASE+0x00000da0)
#define ADR_TX_EXT_BUF_DEBUG_1                           (CSR_LL_REG_A2_BASE+0x00000da4)
#define ADR_RX_EXT_BUF_DEBUG_0                           (CSR_LL_REG_A2_BASE+0x00000da8)
#define ADR_RX_EXT_BUF_DEBUG_1                           (CSR_LL_REG_A2_BASE+0x00000dac)
// LL_TRX_REG
#define ADR_LL_RX_PDU_RAW_MODE                           (LL_TRX_REG_BASE+0x00000000)
#define ADR_LL_DISASSEMBLE_SET0                          (LL_TRX_REG_BASE+0x00000004)
#define ADR_LL_DISASSEMBLE_POLICY0                       (LL_TRX_REG_BASE+0x00000008)
#define ADR_LL_DISASSEMBLE_POLICY1                       (LL_TRX_REG_BASE+0x0000000c)
#define ADR_LL_RX_INTERPRET_SET0                         (LL_TRX_REG_BASE+0x00000010)
#define ADR_LL_RX_PDU_COMPOSE                            (LL_TRX_REG_BASE+0x00000014)
#define ADR_LL_LOG_SET0                                  (LL_TRX_REG_BASE+0x00000018)
#define ADR_LL_HASH_SET_0                                (LL_TRX_REG_BASE+0x0000001c)
#define ADR_LL_HASH_KEY_MASK                             (LL_TRX_REG_BASE+0x00000020)
#define ADR_LL_HASH_KEY0                                 (LL_TRX_REG_BASE+0x00000024)
#define ADR_LL_HASH_KEY1                                 (LL_TRX_REG_BASE+0x00000028)
#define ADR_LL_HASH_KEY2                                 (LL_TRX_REG_BASE+0x0000002c)
#define ADR_LL_HASH_KEY3                                 (LL_TRX_REG_BASE+0x00000030)
#define ADR_LL_HASH_KEY4                                 (LL_TRX_REG_BASE+0x00000034)
#define ADR_LL_HASH_KEY5                                 (LL_TRX_REG_BASE+0x00000038)
#define ADR_LL_HASH_KEY6                                 (LL_TRX_REG_BASE+0x0000003c)
#define ADR_LL_HASH_KEY7                                 (LL_TRX_REG_BASE+0x00000040)
#define ADR_ACCUM_TX_NO_ACK_CNT                          (LL_TRX_REG_BASE+0x00000044)
#define ADR_AEM_TX_NO_ACK_CON                            (LL_TRX_REG_BASE+0x00000048)
#define ADR_ACCUM_RX_CRC_ERROR_CNT                       (LL_TRX_REG_BASE+0x0000004c)
#define ADR_AEM_RX_CRC_ERR_CON                           (LL_TRX_REG_BASE+0x00000050)
#define ADR_RX_PDU_VALID_POLICY_0                        (LL_TRX_REG_BASE+0x00000054)
#define ADR_RX_PDU_VALID_POLICY_1                        (LL_TRX_REG_BASE+0x00000058)
#define ADR_RX_PDU_VALID_POLICY_2                        (LL_TRX_REG_BASE+0x0000005c)
#define ADR_XPDU_IRQ_POLICY_0                            (LL_TRX_REG_BASE+0x00000060)
#define ADR_XPDU_IRQ_POLICY_1                            (LL_TRX_REG_BASE+0x00000064)
#define ADR_XPDU_IRQ_POLICY_2                            (LL_TRX_REG_BASE+0x00000068)
#define ADR_DUMY_POLICY_0                                (LL_TRX_REG_BASE+0x0000006c)
#define ADR_DUMY_IRQ_POLICY_1                            (LL_TRX_REG_BASE+0x00000070)
#define ADR_DUMY_IRQ_POLICY_2                            (LL_TRX_REG_BASE+0x00000074)
#define ADR_NEW_DATA_INFO                                (LL_TRX_REG_BASE+0x00000078)
#define ADR_TX_ADDR_FILT_DECISION_INFO                   (LL_TRX_REG_BASE+0x0000007c)
#define ADR_RX_ADDR_FILT_DECISION_INFO                   (LL_TRX_REG_BASE+0x00000080)
#define ADR_AS_ACK_ADV_INFO                              (LL_TRX_REG_BASE+0x00000084)
#define ADR_AS_ACK_DATA_INFO                             (LL_TRX_REG_BASE+0x00000088)
#define ADR_NON_NULL_INFO                                (LL_TRX_REG_BASE+0x0000008c)
#define ADR_TX_ADDR_FILTER_HIT_INFO                      (LL_TRX_REG_BASE+0x00000090)
#define ADR_RX_ADDR_FILTER_HIT_INFO                      (LL_TRX_REG_BASE+0x00000094)
#define ADR_TX_ADDR_FILTER_RESULT_INFO                   (LL_TRX_REG_BASE+0x00000098)
#define ADR_ADDR_TYPE_PEER_INFO_1                        (LL_TRX_REG_BASE+0x0000009c)
#define ADR_ADDR_TYPE_PEER_INFO_2_0                      (LL_TRX_REG_BASE+0x000000a0)
#define ADR_ADDR_TYPE_PEER_INFO_2_1                      (LL_TRX_REG_BASE+0x000000a4)
#define ADR_ADDR_TYPE_PEER_INFO_3_0                      (LL_TRX_REG_BASE+0x000000a8)
#define ADR_ADDR_TYPE_PEER_INFO_3_1                      (LL_TRX_REG_BASE+0x000000ac)
#define ADR_DISASSEBLER_POLICY_SRC_SRC_0                 (LL_TRX_REG_BASE+0x000000b0)
#define ADR_DISASSEBLER_POLICY_SRC_SRC_1                 (LL_TRX_REG_BASE+0x000000b4)
#define ADR_RX_CRC_STATUS_0                              (LL_TRX_REG_BASE+0x000000b8)
#define ADR_RX_CRC_STATUS_1                              (LL_TRX_REG_BASE+0x000000bc)
#define ADR_RX_PWR_STATUS                                (LL_TRX_REG_BASE+0x000000c0)
#define ADR_RX_BUF_MANUAL_MODE                           (LL_TRX_REG_BASE+0x000000c4)
#define ADR_RX_INFO                                      (LL_TRX_REG_BASE+0x000000c8)
#define ADR_ACCUM_INFO                                   (LL_TRX_REG_BASE+0x000000cc)
#define ADR_RX_LONG_PDU_EXCEED                           (LL_TRX_REG_BASE+0x000000d0)
#define ADR_CSR_RX_RING_CTRL_0                           (LL_TRX_REG_BASE+0x00000160)
#define ADR_CSR_RX_RING_CTRL_1                           (LL_TRX_REG_BASE+0x00000164)
#define ADR_CSR_RX_RING_CTRL_2                           (LL_TRX_REG_BASE+0x00000168)
#define ADR_CSR_RX_RING_CTRL_3                           (LL_TRX_REG_BASE+0x0000016c)
#define ADR_RX_RING_LONG_PDU_BUF_ADDR                    (LL_TRX_REG_BASE+0x00000170)
#define ADR_RX_RING_LONG_PDU_MAX_LEN                     (LL_TRX_REG_BASE+0x00000174)
#define ADR_CSR_RX_RING_CTRL_4                           (LL_TRX_REG_BASE+0x00000178)
#define ADR_CSR_RX_RING_TXQ_DMA                          (LL_TRX_REG_BASE+0x0000017c)
#define ADR_CSR_RX_RING_INT                              (LL_TRX_REG_BASE+0x00000180)
#define ADR_INT_RX_RING                                  (LL_TRX_REG_BASE+0x00000184)
#define ADR_DBG_RX_RING_CNT                              (LL_TRX_REG_BASE+0x00000188)
#define ADR_DBG_RX_RING_WR_ADDR                          (LL_TRX_REG_BASE+0x0000018c)
#define ADR_CSR_TX_WHITELIST_ADDR0_0                     (LL_TRX_REG_BASE+0x00000190)
#define ADR_CSR_TX_WHITELIST_ADDR0_1                     (LL_TRX_REG_BASE+0x00000194)
#define ADR_CSR_TX_WHITELIST_ADDR1_0                     (LL_TRX_REG_BASE+0x00000198)
#define ADR_CSR_TX_WHITELIST_ADDR1_1                     (LL_TRX_REG_BASE+0x0000019c)
#define ADR_CSR_TX_WHITELIST_ADDR2_0                     (LL_TRX_REG_BASE+0x000001a0)
#define ADR_CSR_TX_WHITELIST_ADDR2_1                     (LL_TRX_REG_BASE+0x000001a4)
#define ADR_CSR_TX_WHITELIST_ADDR3_0                     (LL_TRX_REG_BASE+0x000001a8)
#define ADR_CSR_TX_WHITELIST_ADDR3_1                     (LL_TRX_REG_BASE+0x000001ac)
#define ADR_CSR_TX_WHITELIST_ADDR4_0                     (LL_TRX_REG_BASE+0x000001b0)
#define ADR_CSR_TX_WHITELIST_ADDR4_1                     (LL_TRX_REG_BASE+0x000001b4)
#define ADR_CSR_TX_WHITELIST_ADDR5_0                     (LL_TRX_REG_BASE+0x000001b8)
#define ADR_CSR_TX_WHITELIST_ADDR5_1                     (LL_TRX_REG_BASE+0x000001bc)
#define ADR_CSR_TX_WHITELIST_ADDR6_0                     (LL_TRX_REG_BASE+0x000001c0)
#define ADR_CSR_TX_WHITELIST_ADDR6_1                     (LL_TRX_REG_BASE+0x000001c4)
#define ADR_CSR_TX_WHITELIST_ADDR7_0                     (LL_TRX_REG_BASE+0x000001c8)
#define ADR_CSR_TX_WHITELIST_ADDR7_1                     (LL_TRX_REG_BASE+0x000001cc)
#define ADR_CSR_TX_WHITELIST_BASE0                       (LL_TRX_REG_BASE+0x000001d0)
#define ADR_CSR_TX_WHITELIST_BASE1                       (LL_TRX_REG_BASE+0x000001d4)
#define ADR_LL_TX_PDU_RAW_MODE                           (LL_TRX_REG_BASE+0x000001e0)
#define ADR_LL_TX_TBL_SET0                               (LL_TRX_REG_BASE+0x000001e4)
#define ADR_LL_TX_TBL_VALUE0                             (LL_TRX_REG_BASE+0x000001e8)
#define ADR_LL_TX_TBL_VALUE1                             (LL_TRX_REG_BASE+0x000001ec)
#define ADR_LL_ADV_HDR_BUILD_SET0                        (LL_TRX_REG_BASE+0x000001f0)
#define ADR_LL_PAYLOAD_BUILD_SET0                        (LL_TRX_REG_BASE+0x000001f4)
#define ADR_LL_DAT_HDR_BUILD_SET                         (LL_TRX_REG_BASE+0x000001f8)
#define ADR_TX_PDU_REQ_SET                               (LL_TRX_REG_BASE+0x000001fc)
#define ADR_TX_ADV_HDR_BUILD_INFO                        (LL_TRX_REG_BASE+0x00000200)
#define ADR_TX_ADV_PLOAD_TX_ADR_BUILD_INFO               (LL_TRX_REG_BASE+0x00000204)
#define ADR_TX_ADV_PLOAD_RX_ADR_BUILD_INFO               (LL_TRX_REG_BASE+0x00000208)
#define ADR_TX_ADV_PLOAD_RX_ADR_SRC_INFO                 (LL_TRX_REG_BASE+0x0000020c)
#define ADR_DATA_SN_OWN_INFO                             (LL_TRX_REG_BASE+0x00000210)
#define ADR_DATA_MD_INFO                                 (LL_TRX_REG_BASE+0x00000214)
#define ADR_TX_DUMY_POLICY_0                             (LL_TRX_REG_BASE+0x00000218)
#define ADR_TX_DUMY_POLICY_1                             (LL_TRX_REG_BASE+0x0000021c)
#define ADR_TX_DUMY_POLICY_2                             (LL_TRX_REG_BASE+0x00000220)
#define ADR_PDU_ASSEMBLE_IRQ_POLICY_0                    (LL_TRX_REG_BASE+0x00000224)
#define ADR_PDU_ASSEMBLE_IRQ_POLICY_1                    (LL_TRX_REG_BASE+0x00000228)
#define ADR_PDU_ASSEMBLE_IRQ_POLICY_2                    (LL_TRX_REG_BASE+0x0000022c)
#define ADR_ASSEBLER_POLICY_SRC_BUS_0                    (LL_TRX_REG_BASE+0x00000230)
#define ADR_ASSEBLER_POLICY_SRC_BUS_1                    (LL_TRX_REG_BASE+0x00000234)
#define ADR_LL_TX_TBL_INFO                               (LL_TRX_REG_BASE+0x00000238)
#define ADR_CSR_TX_RING_CTRL_0                           (LL_TRX_REG_BASE+0x00000290)
#define ADR_CSR_TX_RING_CTRL_1                           (LL_TRX_REG_BASE+0x00000294)
#define ADR_CSR_TX_RING_CTRL_2                           (LL_TRX_REG_BASE+0x00000298)
#define ADR_CSR_TX_RING_CTRL_3                           (LL_TRX_REG_BASE+0x0000029c)
#define ADR_TX_RING_LONG_PDU_BUF_ADDR                    (LL_TRX_REG_BASE+0x000002a0)
#define ADR_CSR_TX_RING_CTRL_5                           (LL_TRX_REG_BASE+0x000002a4)
#define ADR_TX_DATA_SN_OWN_POLICY_0                      (LL_TRX_REG_BASE+0x000002a8)
#define ADR_TX_DATA_SN_OWN_POLICY_1                      (LL_TRX_REG_BASE+0x000002ac)
#define ADR_TX_DATA_SN_OWN_POLICY_2                      (LL_TRX_REG_BASE+0x000002b0)
#define ADR_TX_DATA_MD_OWN_POLICY_0                      (LL_TRX_REG_BASE+0x000002b4)
#define ADR_TX_DATA_MD_OWN_POLICY_1                      (LL_TRX_REG_BASE+0x000002b8)
#define ADR_TX_DATA_MD_OWN_POLICY_2                      (LL_TRX_REG_BASE+0x000002bc)
#define ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_0          (LL_TRX_REG_BASE+0x000002c0)
#define ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_1          (LL_TRX_REG_BASE+0x000002c4)
#define ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_2          (LL_TRX_REG_BASE+0x000002c8)
#define ADR_DMA_SRC_NULL_POLICY_0                        (LL_TRX_REG_BASE+0x000002cc)
#define ADR_DMA_SRC_NULL_POLICY_1                        (LL_TRX_REG_BASE+0x000002d0)
#define ADR_DMA_SRC_NULL_POLICY_2                        (LL_TRX_REG_BASE+0x000002d4)
#define ADR_TX_RING_DUMY_POLICY_0                        (LL_TRX_REG_BASE+0x000002d8)
#define ADR_TX_RING_DUMY_POLICY_1                        (LL_TRX_REG_BASE+0x000002dc)
#define ADR_TX_RING_DUMY_POLICY_2                        (LL_TRX_REG_BASE+0x000002e0)
#define ADR_PDU_LOAD_POLICY_0                            (LL_TRX_REG_BASE+0x000002e4)
#define ADR_PDU_LOAD_POLICY_1                            (LL_TRX_REG_BASE+0x000002e8)
#define ADR_PDU_LOAD_POLICY_2                            (LL_TRX_REG_BASE+0x000002ec)
#define ADR_NULL_LOAD_POLICY_0                           (LL_TRX_REG_BASE+0x000002f0)
#define ADR_NULL_LOAD_POLICY_1                           (LL_TRX_REG_BASE+0x000002f4)
#define ADR_NULL_LOAD_POLICY_2                           (LL_TRX_REG_BASE+0x000002f8)
#define ADR_TX_RING_POLICY_SRC_BUS_0                     (LL_TRX_REG_BASE+0x000002fc)
#define ADR_TX_RING_POLICY_SRC_BUS_1                     (LL_TRX_REG_BASE+0x00000300)
#define ADR_CSR_TX_RING_TXQ_DMA_3                        (LL_TRX_REG_BASE+0x00000304)
#define ADR_CSR_TX_RING_CTRL_4                           (LL_TRX_REG_BASE+0x00000308)
#define ADR_CSR_TX_RING_TXQ_DMA                          (LL_TRX_REG_BASE+0x0000030c)
#define ADR_INT_TX_RING                                  (LL_TRX_REG_BASE+0x00000310)
#define ADR_DBG_TX_ENTRY_CNT                             (LL_TRX_REG_BASE+0x00000314)
#define ADR_DBG_TX_RING_RD_ADDR                          (LL_TRX_REG_BASE+0x00000318)
#define ADR_DBG_TX_CNT                                   (LL_TRX_REG_BASE+0x0000031c)
#define ADR_TX_RING_ENTRY_OFFSET                         (LL_TRX_REG_BASE+0x00000320)
#define ADR_CSR_TX_RING_INT                              (LL_TRX_REG_BASE+0x00000324)
// LL_FUNC_REG
#define ADR_ACM_TX_TBL_SET0                              (LL_FUNC_REG_BASE+0x00000000)
#define ADR_ACM_TX_TBL_VALUE0                            (LL_FUNC_REG_BASE+0x00000004)
#define ADR_ACM_TX_TBL_VALUE1                            (LL_FUNC_REG_BASE+0x00000008)
#define ADR_ACM_TX_TBL_VALUE2                            (LL_FUNC_REG_BASE+0x0000000c)
#define ADR_ACM_TX_TBL_VALUE3                            (LL_FUNC_REG_BASE+0x00000010)
#define ADR_AS_ACK_ADV_HDR_EXP_AND_INFO                  (LL_FUNC_REG_BASE+0x00000014)
#define ADR_AS_ACK_DATA_NESN_PEER_INFO                   (LL_FUNC_REG_BASE+0x00000018)
#define ADR_DATA_NESN_OWN_INFO                           (LL_FUNC_REG_BASE+0x0000001c)
#define ADR_ACM_DATA_MD_POLICY_0                         (LL_FUNC_REG_BASE+0x00000020)
#define ADR_ACM_DATA_MD_POLICY_1                         (LL_FUNC_REG_BASE+0x00000024)
#define ADR_ACM_DATA_MD_POLICY_2                         (LL_FUNC_REG_BASE+0x00000028)
#define ADR_ACM_DUMY_POLICY_0                            (LL_FUNC_REG_BASE+0x0000002c)
#define ADR_ACM_DUMY_POLICY_1                            (LL_FUNC_REG_BASE+0x00000030)
#define ADR_ACM_DUMY_POLICY_2                            (LL_FUNC_REG_BASE+0x00000034)
#define ADR_ACM_POLICY_SRC_BUS_0                         (LL_FUNC_REG_BASE+0x00000038)
#define ADR_ACM_POLICY_SRC_BUS_1                         (LL_FUNC_REG_BASE+0x0000003c)
#define ADR_ACM_TX_TBL_INFO                              (LL_FUNC_REG_BASE+0x00000040)
#define ADR_AEM_ACCUMULATOR_0                            (LL_FUNC_REG_BASE+0x000000e0)
#define ADR_AEM_SIG_ANCHOR_TX                            (LL_FUNC_REG_BASE+0x000000e4)
#define ADR_AEM_ACCUMULATOR_1                            (LL_FUNC_REG_BASE+0x000000e8)
#define ADR_AEM_SYNC_POLICY_0                            (LL_FUNC_REG_BASE+0x000000ec)
#define ADR_AEM_SYNC_POLICY_1                            (LL_FUNC_REG_BASE+0x000000f0)
#define ADR_AEM_SYNC_POLICY_2                            (LL_FUNC_REG_BASE+0x000000f4)
#define ADR_RF_LONG_CALI_POLICY_0                        (LL_FUNC_REG_BASE+0x000000f8)
#define ADR_RF_LONG_CALI_POLICY_1                        (LL_FUNC_REG_BASE+0x000000fc)
#define ADR_RF_LONG_CALI_POLICY_2                        (LL_FUNC_REG_BASE+0x00000100)
#define ADR_RX_TIMEOUT_POLICY_0                          (LL_FUNC_REG_BASE+0x00000104)
#define ADR_RX_TIMEOUT_POLICY_1                          (LL_FUNC_REG_BASE+0x00000108)
#define ADR_RX_TIMEOUT_POLICY_2                          (LL_FUNC_REG_BASE+0x0000010c)
#define ADR_AIR_EVNT_IP_POLICY_0                         (LL_FUNC_REG_BASE+0x00000110)
#define ADR_AIR_EVNT_IP_POLICY_1                         (LL_FUNC_REG_BASE+0x00000114)
#define ADR_AIR_EVNT_IP_POLICY_2                         (LL_FUNC_REG_BASE+0x00000118)
#define ADR_HARD_END_POLICY_0                            (LL_FUNC_REG_BASE+0x0000011c)
#define ADR_HARD_END_POLICY_1                            (LL_FUNC_REG_BASE+0x00000120)
#define ADR_HARD_END_POLICY_2                            (LL_FUNC_REG_BASE+0x00000124)
#define ADR_DATA_SOFT_END_POLICY_0                       (LL_FUNC_REG_BASE+0x00000128)
#define ADR_DATA_SOFT_END_POLICY_1                       (LL_FUNC_REG_BASE+0x0000012c)
#define ADR_DATA_SOFT_END_POLICY_2                       (LL_FUNC_REG_BASE+0x00000130)
#define ADR_TX_REQ_POLICY_0                              (LL_FUNC_REG_BASE+0x00000134)
#define ADR_TX_REQ_POLICY_1                              (LL_FUNC_REG_BASE+0x00000138)
#define ADR_TX_REQ_POLICY_2                              (LL_FUNC_REG_BASE+0x0000013c)
#define ADR_RX_REQ_POLICY_0                              (LL_FUNC_REG_BASE+0x00000140)
#define ADR_RX_REQ_POLICY_1                              (LL_FUNC_REG_BASE+0x00000144)
#define ADR_RX_REQ_POLICY_2                              (LL_FUNC_REG_BASE+0x00000148)
#define ADR_AEM_IRQ0_POLICY_0                            (LL_FUNC_REG_BASE+0x0000014c)
#define ADR_AEM_IRQ0_POLICY_1                            (LL_FUNC_REG_BASE+0x00000150)
#define ADR_AEM_IRQ0_POLICY_2                            (LL_FUNC_REG_BASE+0x00000154)
#define ADR_AEM_IRQ1_POLICY_0                            (LL_FUNC_REG_BASE+0x00000158)
#define ADR_AEM_IRQ1_POLICY_1                            (LL_FUNC_REG_BASE+0x0000015c)
#define ADR_AEM_IRQ1_POLICY_2                            (LL_FUNC_REG_BASE+0x00000160)
#define ADR_AEM_DUMY0_POLICY_0                           (LL_FUNC_REG_BASE+0x00000164)
#define ADR_AEM_DUMY0_POLICY_1                           (LL_FUNC_REG_BASE+0x00000168)
#define ADR_AEM_DUMY0_POLICY_2                           (LL_FUNC_REG_BASE+0x0000016c)
#define ADR_AEM_DUMY1_POLICY_0                           (LL_FUNC_REG_BASE+0x00000170)
#define ADR_AEM_DUMY1_POLICY_1                           (LL_FUNC_REG_BASE+0x00000174)
#define ADR_AEM_DUMY1_POLICY_2                           (LL_FUNC_REG_BASE+0x00000178)
#define ADR_AEM_POLICY_SRC_BUS_0                         (LL_FUNC_REG_BASE+0x0000017c)
#define ADR_AEM_POLICY_SRC_BUS_1                         (LL_FUNC_REG_BASE+0x00000180)
#define ADR_AEM_ACCUM_INFO                               (LL_FUNC_REG_BASE+0x00000184)
#define ADR_AEM_HALF_DUPLEX_INFO                         (LL_FUNC_REG_BASE+0x00000188)
#define ADR_AIRPRO_TICKMAP_0                             (LL_FUNC_REG_BASE+0x000001a0)
#define ADR_AIRPRO_TICKMAP_1                             (LL_FUNC_REG_BASE+0x000001a4)
#define ADR_AIRPRO_POLICY_GPI                            (LL_FUNC_REG_BASE+0x000001a8)
#define ADR_AIRPRO_FOLLOWER_0_CONTROL                    (LL_FUNC_REG_BASE+0x000001ac)
#define ADR_AIRPRO_FOLLOWER_1_CONTROL                    (LL_FUNC_REG_BASE+0x000001b0)
#define ADR_AIRPRO_ALARM0_EN                             (LL_FUNC_REG_BASE+0x000001b4)
#define ADR_AIRPRO_ALARM0_TIME                           (LL_FUNC_REG_BASE+0x000001b8)
#define ADR_AIRPRO_ALARM0_OFFSET_EARLY                   (LL_FUNC_REG_BASE+0x000001bc)
#define ADR_AIRPRO_ALARM0_OFFSET_LATE                    (LL_FUNC_REG_BASE+0x000001c0)
#define ADR_AIRPRO_ALARM0_NOTIFY0_OFFSET                 (LL_FUNC_REG_BASE+0x000001c4)
#define ADR_AIRPRO_ALARM0_NOTIFY1_OFFSET                 (LL_FUNC_REG_BASE+0x000001c8)
#define ADR_AIRPRO_ALARM0_NOTIFY2_OFFSET                 (LL_FUNC_REG_BASE+0x000001cc)
#define ADR_AIRPRO_ALARM0_NOTIFY3_OFFSET                 (LL_FUNC_REG_BASE+0x000001d0)
#define ADR_AIRPRO_ALARM0_NOTIFY4_OFFSET                 (LL_FUNC_REG_BASE+0x000001d4)
#define ADR_AIRPRO_ALARM0_IRQ_MASK                       (LL_FUNC_REG_BASE+0x000001d8)
#define ADR_AIRPRO_ALARM0_IRQ_CLEAR                      (LL_FUNC_REG_BASE+0x000001dc)
#define ADR_AIRPRO_ALARM_0_IRQ_REASON                    (LL_FUNC_REG_BASE+0x000001e0)
#define ADR_AIRPRO_ALARM1_EN                             (LL_FUNC_REG_BASE+0x000001e4)
#define ADR_AIRPRO_ALARM1_TIME                           (LL_FUNC_REG_BASE+0x000001e8)
#define ADR_AIRPRO_ALARM1_OFFSET_EARLY                   (LL_FUNC_REG_BASE+0x000001ec)
#define ADR_AIRPRO_ALARM1_OFFSET_LATE                    (LL_FUNC_REG_BASE+0x000001f0)
#define ADR_AIRPRO_ALARM1_NOTIFY0_OFFSET                 (LL_FUNC_REG_BASE+0x000001f4)
#define ADR_AIRPRO_ALARM1_NOTIFY1_OFFSET                 (LL_FUNC_REG_BASE+0x000001f8)
#define ADR_AIRPRO_ALARM1_NOTIFY2_OFFSET                 (LL_FUNC_REG_BASE+0x000001fc)
#define ADR_AIRPRO_ALARM1_NOTIFY3_OFFSET                 (LL_FUNC_REG_BASE+0x00000200)
#define ADR_AIRPRO_ALARM1_NOTIFY4_OFFSET                 (LL_FUNC_REG_BASE+0x00000204)
#define ADR_AIRPRO_ALARM1_IRQ_MASK                       (LL_FUNC_REG_BASE+0x00000208)
#define ADR_AIRPRO_ALARM1_IRQ_CLEAR                      (LL_FUNC_REG_BASE+0x0000020c)
#define ADR_AIRPRO_ALARM_1_IRQ_REASON                    (LL_FUNC_REG_BASE+0x00000210)
#define ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_SIGNAL     (LL_FUNC_REG_BASE+0x00000214)
#define ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_W1C_W1S    (LL_FUNC_REG_BASE+0x00000218)
#define ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_POLICY     (LL_FUNC_REG_BASE+0x0000021c)
#define ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_SIGNAL     (LL_FUNC_REG_BASE+0x00000220)
#define ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_W1C_W1S    (LL_FUNC_REG_BASE+0x00000224)
#define ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_POLICY     (LL_FUNC_REG_BASE+0x00000228)
#define ADR_AIRPRO_POLICY_FOLLOWER0_EN_SIGNAL            (LL_FUNC_REG_BASE+0x0000022c)
#define ADR_AIRPRO_POLICY_FOLLOWER0_EN_W1C_W1S           (LL_FUNC_REG_BASE+0x00000230)
#define ADR_AIRPRO_POLICY_FOLLOWER0_EN_POLICY            (LL_FUNC_REG_BASE+0x00000234)
#define ADR_AIRPRO_POLICY_FOLLOWER1_EN_SIGNAL            (LL_FUNC_REG_BASE+0x00000238)
#define ADR_AIRPRO_POLICY_FOLLOWER1_EN_W1C_W1S           (LL_FUNC_REG_BASE+0x0000023c)
#define ADR_AIRPRO_POLICY_FOLLOWER1_EN_POLICY            (LL_FUNC_REG_BASE+0x00000240)
#define ADR_AIRPRO_POLICY_RF_TX_EN_R_SIGNAL              (LL_FUNC_REG_BASE+0x00000244)
#define ADR_AIRPRO_POLICY_RF_TX_EN_R_W1C_W1S             (LL_FUNC_REG_BASE+0x00000248)
#define ADR_AIRPRO_POLICY_RF_TX_EN_R_POLICY              (LL_FUNC_REG_BASE+0x0000024c)
#define ADR_AIRPRO_POLICY_PHY_TX_EN_R_SIGNAL             (LL_FUNC_REG_BASE+0x00000250)
#define ADR_AIRPRO_POLICY_PHY_TX_EN_R_W1C_W1S            (LL_FUNC_REG_BASE+0x00000254)
#define ADR_AIRPRO_POLICY_PHY_TX_EN_R_POLICY             (LL_FUNC_REG_BASE+0x00000258)
#define ADR_AIRPRO_POLICY_RF_RX_EN_R_SIGNAL              (LL_FUNC_REG_BASE+0x0000025c)
#define ADR_AIRPRO_POLICY_RF_RX_EN_R_W1C_W1S             (LL_FUNC_REG_BASE+0x00000260)
#define ADR_AIRPRO_POLICY_RF_RX_EN_R_POLICY              (LL_FUNC_REG_BASE+0x00000264)
#define ADR_AIRPRO_POLICY_PHY_RX_EN_R_SIGNAL             (LL_FUNC_REG_BASE+0x00000268)
#define ADR_AIRPRO_POLICY_PHY_RX_EN_R_W1C_W1S            (LL_FUNC_REG_BASE+0x0000026c)
#define ADR_AIRPRO_POLICY_PHY_RX_EN_R_POLICY             (LL_FUNC_REG_BASE+0x00000270)
#define ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_SIGNAL       (LL_FUNC_REG_BASE+0x00000274)
#define ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_W1C_W1S      (LL_FUNC_REG_BASE+0x00000278)
#define ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_POLICY       (LL_FUNC_REG_BASE+0x0000027c)
#define ADR_AIRPRO_POLICY_DUMY_POLICY0_SIGNAL            (LL_FUNC_REG_BASE+0x00000280)
#define ADR_AIRPRO_POLICY_DUMY_POLICY0_W1C_W1S           (LL_FUNC_REG_BASE+0x00000284)
#define ADR_AIRPRO_POLICY_DUMY_POLICY0_POLICY            (LL_FUNC_REG_BASE+0x00000288)
#define ADR_AIRPRO_POLICY_DUMY_POLICY1_SIGNAL            (LL_FUNC_REG_BASE+0x0000028c)
#define ADR_AIRPRO_POLICY_DUMY_POLICY1_W1C_W1S           (LL_FUNC_REG_BASE+0x00000290)
#define ADR_AIRPRO_POLICY_DUMY_POLICY1_POLICY            (LL_FUNC_REG_BASE+0x00000294)
#define ADR_AIRPRO_POLICY_PDU_REQ_SIGNAL                 (LL_FUNC_REG_BASE+0x00000298)
#define ADR_AIRPRO_POLICY_PDU_REQ_W1C_W1S                (LL_FUNC_REG_BASE+0x0000029c)
#define ADR_AIRPRO_POLICY_PDU_REQ_POLICY                 (LL_FUNC_REG_BASE+0x000002a0)
#define ADR_AIRPRO_POLICY_SRC_BUS_0                      (LL_FUNC_REG_BASE+0x000002a4)
#define ADR_AIRPRO_POLICY_SRC_BUS_1                      (LL_FUNC_REG_BASE+0x000002a8)
#define ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_RDOUT      (LL_FUNC_REG_BASE+0x000002ac)
#define ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_RDOUT      (LL_FUNC_REG_BASE+0x000002b0)
#define ADR_AIRPRO_POLICY_FOLLOWER0_EN_RDOUT             (LL_FUNC_REG_BASE+0x000002b4)
#define ADR_AIRPRO_POLICY_FOLLOWER1_EN_RDOUT             (LL_FUNC_REG_BASE+0x000002b8)
#define ADR_AIRPRO_POLICY_RF_TX_EN_R_RDOUT               (LL_FUNC_REG_BASE+0x000002bc)
#define ADR_AIRPRO_POLICY_PHY_TX_EN_R_RDOUT              (LL_FUNC_REG_BASE+0x000002c0)
#define ADR_AIRPRO_POLICY_RF_RX_EN_R_RDOUT               (LL_FUNC_REG_BASE+0x000002c4)
#define ADR_AIRPRO_POLICY_PHY_RX_EN_R_RDOUT              (LL_FUNC_REG_BASE+0x000002c8)
#define ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_RDOUT        (LL_FUNC_REG_BASE+0x000002cc)
#define ADR_AIRPRO_POLICY_DUMY_POLICY0_RDOUT             (LL_FUNC_REG_BASE+0x000002d0)
#define ADR_AIRPRO_POLICY_DUMY_POLICY1_RDOUT             (LL_FUNC_REG_BASE+0x000002d4)
#define ADR_AIRPRO_POLICY_PDU_REQ_RDOUT                  (LL_FUNC_REG_BASE+0x000002d8)
#define ADR_AIRPRO_FOLLOWER_01_IRQ_DBG                   (LL_FUNC_REG_BASE+0x000002dc)
#define ADR_CSR_ANCHOR_ALARM_0_EN                        (LL_FUNC_REG_BASE+0x000002e0)
#define ADR_CSR_ANCHOR_ALARM_0_TIME                      (LL_FUNC_REG_BASE+0x000002e4)
#define ADR_CSR_ANCHOR_ALARM_0_OFFSET_EARLY              (LL_FUNC_REG_BASE+0x000002e8)
#define ADR_CSR_ANCHOR_ALARM_0_OFFSET_LATE               (LL_FUNC_REG_BASE+0x000002ec)
#define ADR_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY0            (LL_FUNC_REG_BASE+0x000002f0)
#define ADR_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY1            (LL_FUNC_REG_BASE+0x000002f4)
#define ADR_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY2            (LL_FUNC_REG_BASE+0x000002f8)
#define ADR_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY3            (LL_FUNC_REG_BASE+0x000002fc)
#define ADR_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY4            (LL_FUNC_REG_BASE+0x00000300)
#define ADR_CSR_ANCHOR_ALARM_0_IRQ_MASK                  (LL_FUNC_REG_BASE+0x00000304)
#define ADR_CSR_ANCHOR_ALARM_0_IRQ_CLEAR                 (LL_FUNC_REG_BASE+0x00000308)
#define ADR_ANCHOR_IRQ_REASON_0                          (LL_FUNC_REG_BASE+0x0000030c)
#define ADR_CSR_ANCHOR_ALARM_1_EN                        (LL_FUNC_REG_BASE+0x00000310)
#define ADR_CSR_ANCHOR_ALARM_1_TIME                      (LL_FUNC_REG_BASE+0x00000314)
#define ADR_CSR_ANCHOR_ALARM_1_OFFSET_EARLY              (LL_FUNC_REG_BASE+0x00000318)
#define ADR_CSR_ANCHOR_ALARM_1_OFFSET_LATE               (LL_FUNC_REG_BASE+0x0000031c)
#define ADR_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY0            (LL_FUNC_REG_BASE+0x00000320)
#define ADR_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY1            (LL_FUNC_REG_BASE+0x00000324)
#define ADR_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY2            (LL_FUNC_REG_BASE+0x00000328)
#define ADR_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY3            (LL_FUNC_REG_BASE+0x0000032c)
#define ADR_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY4            (LL_FUNC_REG_BASE+0x00000330)
#define ADR_CSR_ANCHOR_ALARM_1_IRQ_MASK                  (LL_FUNC_REG_BASE+0x00000334)
#define ADR_CSR_ANCHOR_ALARM_1_IRQ_CLEAR                 (LL_FUNC_REG_BASE+0x00000338)
#define ADR_ANCHOR_IRQ_REASON_1                          (LL_FUNC_REG_BASE+0x0000033c)
#define ADR_CSR_ANCHOR_ALARM_2_EN                        (LL_FUNC_REG_BASE+0x00000340)
#define ADR_CSR_ANCHOR_ALARM_2_TIME                      (LL_FUNC_REG_BASE+0x00000344)
#define ADR_CSR_ANCHOR_ALARM_2_OFFSET_EARLY              (LL_FUNC_REG_BASE+0x00000348)
#define ADR_CSR_ANCHOR_ALARM_2_OFFSET_LATE               (LL_FUNC_REG_BASE+0x0000034c)
#define ADR_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY0            (LL_FUNC_REG_BASE+0x00000350)
#define ADR_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY1            (LL_FUNC_REG_BASE+0x00000354)
#define ADR_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY2            (LL_FUNC_REG_BASE+0x00000358)
#define ADR_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY3            (LL_FUNC_REG_BASE+0x0000035c)
#define ADR_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY4            (LL_FUNC_REG_BASE+0x00000360)
#define ADR_CSR_ANCHOR_ALARM_2_IRQ_MASK                  (LL_FUNC_REG_BASE+0x00000364)
#define ADR_CSR_ANCHOR_ALARM_2_IRQ_CLEAR                 (LL_FUNC_REG_BASE+0x00000368)
#define ADR_ANCHOR_IRQ_REASON_2                          (LL_FUNC_REG_BASE+0x0000036c)
#define ADR_CSR_ANCHOR_ALARM_3_EN                        (LL_FUNC_REG_BASE+0x00000370)
#define ADR_CSR_ANCHOR_ALARM_3_TIME                      (LL_FUNC_REG_BASE+0x00000374)
#define ADR_CSR_ANCHOR_ALARM_3_OFFSET_EARLY              (LL_FUNC_REG_BASE+0x00000378)
#define ADR_CSR_ANCHOR_ALARM_3_OFFSET_LATE               (LL_FUNC_REG_BASE+0x0000037c)
#define ADR_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY0            (LL_FUNC_REG_BASE+0x00000380)
#define ADR_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY1            (LL_FUNC_REG_BASE+0x00000384)
#define ADR_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY2            (LL_FUNC_REG_BASE+0x00000388)
#define ADR_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY3            (LL_FUNC_REG_BASE+0x0000038c)
#define ADR_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY4            (LL_FUNC_REG_BASE+0x00000390)
#define ADR_CSR_ANCHOR_ALARM_3_IRQ_MASK                  (LL_FUNC_REG_BASE+0x00000394)
#define ADR_CSR_ANCHOR_ALARM_3_IRQ_CLEAR                 (LL_FUNC_REG_BASE+0x00000398)
#define ADR_ANCHOR_IRQ_REASON_3                          (LL_FUNC_REG_BASE+0x0000039c)
#define ADR_CSR_ANCHOR_ALARM_4_EN                        (LL_FUNC_REG_BASE+0x000003a0)
#define ADR_CSR_ANCHOR_ALARM_4_TIME                      (LL_FUNC_REG_BASE+0x000003a4)
#define ADR_CSR_ANCHOR_ALARM_4_OFFSET_EARLY              (LL_FUNC_REG_BASE+0x000003a8)
#define ADR_CSR_ANCHOR_ALARM_4_OFFSET_LATE               (LL_FUNC_REG_BASE+0x000003ac)
#define ADR_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY0            (LL_FUNC_REG_BASE+0x000003b0)
#define ADR_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY1            (LL_FUNC_REG_BASE+0x000003b4)
#define ADR_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY2            (LL_FUNC_REG_BASE+0x000003b8)
#define ADR_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY3            (LL_FUNC_REG_BASE+0x000003bc)
#define ADR_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY4            (LL_FUNC_REG_BASE+0x000003c0)
#define ADR_CSR_ANCHOR_ALARM_4_IRQ_MASK                  (LL_FUNC_REG_BASE+0x000003c4)
#define ADR_CSR_ANCHOR_ALARM_4_IRQ_CLEAR                 (LL_FUNC_REG_BASE+0x000003c8)
#define ADR_ANCHOR_IRQ_REASON_4                          (LL_FUNC_REG_BASE+0x000003cc)
#define ADR_ANCHOR_CONTROL                               (LL_FUNC_REG_BASE+0x000003d0)
#define ADR_ANCHOR_ACTIVE_TIME                           (LL_FUNC_REG_BASE+0x000003d4)
#define ADR_ANCHOR_ALARM_PRIORITY                        (LL_FUNC_REG_BASE+0x000003d8)
#define ADR_ANCHOR_ACTIVE_ALARM_INFO                     (LL_FUNC_REG_BASE+0x000003dc)
#define ADR_ANCHOR_DBG                                   (LL_FUNC_REG_BASE+0x000003e0)
// RX_PDU_BUF_REG
#define ADR_RX_PDU_BUF_0                                 (RX_PDU_BUF_REG_BASE+0x00000000)
#define ADR_RX_PDU_BUF_1                                 (RX_PDU_BUF_REG_BASE+0x00000004)
#define ADR_RX_PDU_BUF_2                                 (RX_PDU_BUF_REG_BASE+0x00000008)
#define ADR_RX_PDU_PAYLOAD_0                             (RX_PDU_BUF_REG_BASE+0x0000000c)
#define ADR_RX_PDU_PAYLOAD_1_0                           (RX_PDU_BUF_REG_BASE+0x00000010)
#define ADR_RX_PDU_PAYLOAD_1_1                           (RX_PDU_BUF_REG_BASE+0x00000014)
#define ADR_RX_PDU_PAYLOAD_1_2                           (RX_PDU_BUF_REG_BASE+0x00000018)
#define ADR_RX_PDU_PAYLOAD_1_3                           (RX_PDU_BUF_REG_BASE+0x0000001c)
#define ADR_RX_PDU_PAYLOAD_1_4                           (RX_PDU_BUF_REG_BASE+0x00000020)
#define ADR_RX_PDU_PAYLOAD_1_5                           (RX_PDU_BUF_REG_BASE+0x00000024)
#define ADR_RX_PDU_PAYLOAD_1_6                           (RX_PDU_BUF_REG_BASE+0x00000028)
#define ADR_RX_PDU_PAYLOAD_1_7                           (RX_PDU_BUF_REG_BASE+0x0000002c)
#define ADR_RX_PDU_PAYLOAD_1_8                           (RX_PDU_BUF_REG_BASE+0x00000030)
// TX_PDU_BUF_REG
#define ADR_TX_PDU_BUF_0                                 (TX_PDU_BUF_REG_BASE+0x00000000)
#define ADR_TX_PDU_BUF_1                                 (TX_PDU_BUF_REG_BASE+0x00000004)
#define ADR_TX_PDU_BUF_2                                 (TX_PDU_BUF_REG_BASE+0x00000008)
#define ADR_TX_PDU_PAYLOAD_0                             (TX_PDU_BUF_REG_BASE+0x0000000c)
#define ADR_TX_PDU_PAYLOAD_1_0                           (TX_PDU_BUF_REG_BASE+0x00000010)
#define ADR_TX_PDU_PAYLOAD_1_1                           (TX_PDU_BUF_REG_BASE+0x00000014)
#define ADR_TX_PDU_PAYLOAD_1_2                           (TX_PDU_BUF_REG_BASE+0x00000018)
#define ADR_TX_PDU_PAYLOAD_1_3                           (TX_PDU_BUF_REG_BASE+0x0000001c)
#define ADR_TX_PDU_PAYLOAD_1_4                           (TX_PDU_BUF_REG_BASE+0x00000020)
#define ADR_TX_PDU_PAYLOAD_1_5                           (TX_PDU_BUF_REG_BASE+0x00000024)
#define ADR_TX_PDU_PAYLOAD_1_6                           (TX_PDU_BUF_REG_BASE+0x00000028)
#define ADR_TX_PDU_PAYLOAD_1_7                           (TX_PDU_BUF_REG_BASE+0x0000002c)
#define ADR_TX_PDU_PAYLOAD_1_8                           (TX_PDU_BUF_REG_BASE+0x00000030)
// WSID_EXT
#define ADR_WSID2                                        (WSID_EXT_BASE+0x00000000)
#define ADR_PEER_MAC2_0                                  (WSID_EXT_BASE+0x00000004)
#define ADR_PEER_MAC2_1                                  (WSID_EXT_BASE+0x00000008)
#define ADR_TX_ACK_POLICY_2_0                            (WSID_EXT_BASE+0x0000000c)
#define ADR_TX_SEQ_CTRL_2_0                              (WSID_EXT_BASE+0x00000010)
#define ADR_TX_ACK_POLICY_2_1                            (WSID_EXT_BASE+0x00000014)
#define ADR_TX_SEQ_CTRL_2_1                              (WSID_EXT_BASE+0x00000018)
#define ADR_TX_ACK_POLICY_2_2                            (WSID_EXT_BASE+0x0000001c)
#define ADR_TX_SEQ_CTRL_2_2                              (WSID_EXT_BASE+0x00000020)
#define ADR_TX_ACK_POLICY_2_3                            (WSID_EXT_BASE+0x00000024)
#define ADR_TX_SEQ_CTRL_2_3                              (WSID_EXT_BASE+0x00000028)
#define ADR_TX_ACK_POLICY_2_4                            (WSID_EXT_BASE+0x0000002c)
#define ADR_TX_SEQ_CTRL_2_4                              (WSID_EXT_BASE+0x00000030)
#define ADR_TX_ACK_POLICY_2_5                            (WSID_EXT_BASE+0x00000034)
#define ADR_TX_SEQ_CTRL_2_5                              (WSID_EXT_BASE+0x00000038)
#define ADR_TX_ACK_POLICY_2_6                            (WSID_EXT_BASE+0x0000003c)
#define ADR_TX_SEQ_CTRL_2_6                              (WSID_EXT_BASE+0x00000040)
#define ADR_TX_ACK_POLICY_2_7                            (WSID_EXT_BASE+0x00000044)
#define ADR_TX_SEQ_CTRL_2_7                              (WSID_EXT_BASE+0x00000048)
#define ADR_WSID3                                        (WSID_EXT_BASE+0x00000050)
#define ADR_PEER_MAC3_0                                  (WSID_EXT_BASE+0x00000054)
#define ADR_PEER_MAC3_1                                  (WSID_EXT_BASE+0x00000058)
#define ADR_TX_ACK_POLICY_3_0                            (WSID_EXT_BASE+0x0000005c)
#define ADR_TX_SEQ_CTRL_3_0                              (WSID_EXT_BASE+0x00000060)
#define ADR_TX_ACK_POLICY_3_1                            (WSID_EXT_BASE+0x00000064)
#define ADR_TX_SEQ_CTRL_3_1                              (WSID_EXT_BASE+0x00000068)
#define ADR_TX_ACK_POLICY_3_2                            (WSID_EXT_BASE+0x0000006c)
#define ADR_TX_SEQ_CTRL_3_2                              (WSID_EXT_BASE+0x00000070)
#define ADR_TX_ACK_POLICY_3_3                            (WSID_EXT_BASE+0x00000074)
#define ADR_TX_SEQ_CTRL_3_3                              (WSID_EXT_BASE+0x00000078)
#define ADR_TX_ACK_POLICY_3_4                            (WSID_EXT_BASE+0x0000007c)
#define ADR_TX_SEQ_CTRL_3_4                              (WSID_EXT_BASE+0x00000080)
#define ADR_TX_ACK_POLICY_3_5                            (WSID_EXT_BASE+0x00000084)
#define ADR_TX_SEQ_CTRL_3_5                              (WSID_EXT_BASE+0x00000088)
#define ADR_TX_ACK_POLICY_3_6                            (WSID_EXT_BASE+0x0000008c)
#define ADR_TX_SEQ_CTRL_3_6                              (WSID_EXT_BASE+0x00000090)
#define ADR_TX_ACK_POLICY_3_7                            (WSID_EXT_BASE+0x00000094)
#define ADR_TX_SEQ_CTRL_3_7                              (WSID_EXT_BASE+0x00000098)
#define ADR_WSID4                                        (WSID_EXT_BASE+0x000000a0)
#define ADR_PEER_MAC4_0                                  (WSID_EXT_BASE+0x000000a4)
#define ADR_PEER_MAC4_1                                  (WSID_EXT_BASE+0x000000a8)
#define ADR_TX_ACK_POLICY_4_0                            (WSID_EXT_BASE+0x000000ac)
#define ADR_TX_SEQ_CTRL_4_0                              (WSID_EXT_BASE+0x000000b0)
#define ADR_TX_ACK_POLICY_4_1                            (WSID_EXT_BASE+0x000000b4)
#define ADR_TX_SEQ_CTRL_4_1                              (WSID_EXT_BASE+0x000000b8)
#define ADR_TX_ACK_POLICY_4_2                            (WSID_EXT_BASE+0x000000bc)
#define ADR_TX_SEQ_CTRL_4_2                              (WSID_EXT_BASE+0x000000c0)
#define ADR_TX_ACK_POLICY_4_3                            (WSID_EXT_BASE+0x000000c4)
#define ADR_TX_SEQ_CTRL_4_3                              (WSID_EXT_BASE+0x000000c8)
#define ADR_TX_ACK_POLICY_4_4                            (WSID_EXT_BASE+0x000000cc)
#define ADR_TX_SEQ_CTRL_4_4                              (WSID_EXT_BASE+0x000000d0)
#define ADR_TX_ACK_POLICY_4_5                            (WSID_EXT_BASE+0x000000d4)
#define ADR_TX_SEQ_CTRL_4_5                              (WSID_EXT_BASE+0x000000d8)
#define ADR_TX_ACK_POLICY_4_6                            (WSID_EXT_BASE+0x000000dc)
#define ADR_TX_SEQ_CTRL_4_6                              (WSID_EXT_BASE+0x000000e0)
#define ADR_TX_ACK_POLICY_4_7                            (WSID_EXT_BASE+0x000000e4)
#define ADR_TX_SEQ_CTRL_4_7                              (WSID_EXT_BASE+0x000000e8)
#define ADR_WSID5                                        (WSID_EXT_BASE+0x000000f0)
#define ADR_PEER_MAC5_0                                  (WSID_EXT_BASE+0x000000f4)
#define ADR_PEER_MAC5_1                                  (WSID_EXT_BASE+0x000000f8)
#define ADR_TX_ACK_POLICY_5_0                            (WSID_EXT_BASE+0x000000fc)
#define ADR_TX_SEQ_CTRL_5_0                              (WSID_EXT_BASE+0x00000100)
#define ADR_TX_ACK_POLICY_5_1                            (WSID_EXT_BASE+0x00000104)
#define ADR_TX_SEQ_CTRL_5_1                              (WSID_EXT_BASE+0x00000108)
#define ADR_TX_ACK_POLICY_5_2                            (WSID_EXT_BASE+0x0000010c)
#define ADR_TX_SEQ_CTRL_5_2                              (WSID_EXT_BASE+0x00000110)
#define ADR_TX_ACK_POLICY_5_3                            (WSID_EXT_BASE+0x00000114)
#define ADR_TX_SEQ_CTRL_5_3                              (WSID_EXT_BASE+0x00000118)
#define ADR_TX_ACK_POLICY_5_4                            (WSID_EXT_BASE+0x0000011c)
#define ADR_TX_SEQ_CTRL_5_4                              (WSID_EXT_BASE+0x00000120)
#define ADR_TX_ACK_POLICY_5_5                            (WSID_EXT_BASE+0x00000124)
#define ADR_TX_SEQ_CTRL_5_5                              (WSID_EXT_BASE+0x00000128)
#define ADR_TX_ACK_POLICY_5_6                            (WSID_EXT_BASE+0x0000012c)
#define ADR_TX_SEQ_CTRL_5_6                              (WSID_EXT_BASE+0x00000130)
#define ADR_TX_ACK_POLICY_5_7                            (WSID_EXT_BASE+0x00000134)
#define ADR_TX_SEQ_CTRL_5_7                              (WSID_EXT_BASE+0x00000138)
#define ADR_WSID6                                        (WSID_EXT_BASE+0x00000140)
#define ADR_PEER_MAC6_0                                  (WSID_EXT_BASE+0x00000144)
#define ADR_PEER_MAC6_1                                  (WSID_EXT_BASE+0x00000148)
#define ADR_TX_ACK_POLICY_6_0                            (WSID_EXT_BASE+0x0000014c)
#define ADR_TX_SEQ_CTRL_6_0                              (WSID_EXT_BASE+0x00000150)
#define ADR_TX_ACK_POLICY_6_1                            (WSID_EXT_BASE+0x00000154)
#define ADR_TX_SEQ_CTRL_6_1                              (WSID_EXT_BASE+0x00000158)
#define ADR_TX_ACK_POLICY_6_2                            (WSID_EXT_BASE+0x0000015c)
#define ADR_TX_SEQ_CTRL_6_2                              (WSID_EXT_BASE+0x00000160)
#define ADR_TX_ACK_POLICY_6_3                            (WSID_EXT_BASE+0x00000164)
#define ADR_TX_SEQ_CTRL_6_3                              (WSID_EXT_BASE+0x00000168)
#define ADR_TX_ACK_POLICY_6_4                            (WSID_EXT_BASE+0x0000016c)
#define ADR_TX_SEQ_CTRL_6_4                              (WSID_EXT_BASE+0x00000170)
#define ADR_TX_ACK_POLICY_6_5                            (WSID_EXT_BASE+0x00000174)
#define ADR_TX_SEQ_CTRL_6_5                              (WSID_EXT_BASE+0x00000178)
#define ADR_TX_ACK_POLICY_6_6                            (WSID_EXT_BASE+0x0000017c)
#define ADR_TX_SEQ_CTRL_6_6                              (WSID_EXT_BASE+0x00000180)
#define ADR_TX_ACK_POLICY_6_7                            (WSID_EXT_BASE+0x00000184)
#define ADR_TX_SEQ_CTRL_6_7                              (WSID_EXT_BASE+0x00000188)
#define ADR_WSID7                                        (WSID_EXT_BASE+0x00000190)
#define ADR_PEER_MAC7_0                                  (WSID_EXT_BASE+0x00000194)
#define ADR_PEER_MAC7_1                                  (WSID_EXT_BASE+0x00000198)
#define ADR_TX_ACK_POLICY_7_0                            (WSID_EXT_BASE+0x0000019c)
#define ADR_TX_SEQ_CTRL_7_0                              (WSID_EXT_BASE+0x000001a0)
#define ADR_TX_ACK_POLICY_7_1                            (WSID_EXT_BASE+0x000001a4)
#define ADR_TX_SEQ_CTRL_7_1                              (WSID_EXT_BASE+0x000001a8)
#define ADR_TX_ACK_POLICY_7_2                            (WSID_EXT_BASE+0x000001ac)
#define ADR_TX_SEQ_CTRL_7_2                              (WSID_EXT_BASE+0x000001b0)
#define ADR_TX_ACK_POLICY_7_3                            (WSID_EXT_BASE+0x000001b4)
#define ADR_TX_SEQ_CTRL_7_3                              (WSID_EXT_BASE+0x000001b8)
#define ADR_TX_ACK_POLICY_7_4                            (WSID_EXT_BASE+0x000001bc)
#define ADR_TX_SEQ_CTRL_7_4                              (WSID_EXT_BASE+0x000001c0)
#define ADR_TX_ACK_POLICY_7_5                            (WSID_EXT_BASE+0x000001c4)
#define ADR_TX_SEQ_CTRL_7_5                              (WSID_EXT_BASE+0x000001c8)
#define ADR_TX_ACK_POLICY_7_6                            (WSID_EXT_BASE+0x000001cc)
#define ADR_TX_SEQ_CTRL_7_6                              (WSID_EXT_BASE+0x000001d0)
#define ADR_TX_ACK_POLICY_7_7                            (WSID_EXT_BASE+0x000001d4)
#define ADR_TX_SEQ_CTRL_7_7                              (WSID_EXT_BASE+0x000001d8)
#define ADR_WSID8                                        (WSID_EXT_BASE+0x000001e0)
#define ADR_PEER_MAC8_0                                  (WSID_EXT_BASE+0x000001e4)
#define ADR_PEER_MAC8_1                                  (WSID_EXT_BASE+0x000001e8)
#define ADR_TX_ACK_POLICY_8_0                            (WSID_EXT_BASE+0x000001ec)
#define ADR_TX_SEQ_CTRL_8_0                              (WSID_EXT_BASE+0x000001f0)
#define ADR_TX_ACK_POLICY_8_1                            (WSID_EXT_BASE+0x000001f4)
#define ADR_TX_SEQ_CTRL_8_1                              (WSID_EXT_BASE+0x000001f8)
#define ADR_TX_ACK_POLICY_8_2                            (WSID_EXT_BASE+0x000001fc)
#define ADR_TX_SEQ_CTRL_8_2                              (WSID_EXT_BASE+0x00000200)
#define ADR_TX_ACK_POLICY_8_3                            (WSID_EXT_BASE+0x00000204)
#define ADR_TX_SEQ_CTRL_8_3                              (WSID_EXT_BASE+0x00000208)
#define ADR_TX_ACK_POLICY_8_4                            (WSID_EXT_BASE+0x0000020c)
#define ADR_TX_SEQ_CTRL_8_4                              (WSID_EXT_BASE+0x00000210)
#define ADR_TX_ACK_POLICY_8_5                            (WSID_EXT_BASE+0x00000214)
#define ADR_TX_SEQ_CTRL_8_5                              (WSID_EXT_BASE+0x00000218)
#define ADR_TX_ACK_POLICY_8_6                            (WSID_EXT_BASE+0x0000021c)
#define ADR_TX_SEQ_CTRL_8_6                              (WSID_EXT_BASE+0x00000220)
#define ADR_TX_ACK_POLICY_8_7                            (WSID_EXT_BASE+0x00000224)
#define ADR_TX_SEQ_CTRL_8_7                              (WSID_EXT_BASE+0x00000228)
// APP_SECURITY_REG
#define ADR_SHA_MSG0                                     (APP_SECURITY_REG_BASE+0x00000000)
#define ADR_SHA_MSG1                                     (APP_SECURITY_REG_BASE+0x00000004)
#define ADR_SHA_MSG2                                     (APP_SECURITY_REG_BASE+0x00000008)
#define ADR_SHA_MSG3                                     (APP_SECURITY_REG_BASE+0x0000000c)
#define ADR_SHA_MSG4                                     (APP_SECURITY_REG_BASE+0x00000010)
#define ADR_SHA_MSG5                                     (APP_SECURITY_REG_BASE+0x00000014)
#define ADR_SHA_MSG6                                     (APP_SECURITY_REG_BASE+0x00000018)
#define ADR_SHA_MSG7                                     (APP_SECURITY_REG_BASE+0x0000001c)
#define ADR_SHA_MSG8                                     (APP_SECURITY_REG_BASE+0x00000020)
#define ADR_SHA_MSG9                                     (APP_SECURITY_REG_BASE+0x00000024)
#define ADR_SHA_MSG10                                    (APP_SECURITY_REG_BASE+0x00000028)
#define ADR_SHA_MSG11                                    (APP_SECURITY_REG_BASE+0x0000002c)
#define ADR_SHA_MSG12                                    (APP_SECURITY_REG_BASE+0x00000030)
#define ADR_SHA_MSG13                                    (APP_SECURITY_REG_BASE+0x00000034)
#define ADR_SHA_MSG14                                    (APP_SECURITY_REG_BASE+0x00000038)
#define ADR_SHA_MSG15                                    (APP_SECURITY_REG_BASE+0x0000003c)
#define ADR_SHA_MSG0H                                    (APP_SECURITY_REG_BASE+0x00000040)
#define ADR_SHA_MSG1H                                    (APP_SECURITY_REG_BASE+0x00000044)
#define ADR_SHA_MSG2H                                    (APP_SECURITY_REG_BASE+0x00000048)
#define ADR_SHA_MSG3H                                    (APP_SECURITY_REG_BASE+0x0000004c)
#define ADR_SHA_MSG4H                                    (APP_SECURITY_REG_BASE+0x00000050)
#define ADR_SHA_MSG5H                                    (APP_SECURITY_REG_BASE+0x00000054)
#define ADR_SHA_MSG6H                                    (APP_SECURITY_REG_BASE+0x00000058)
#define ADR_SHA_MSG7H                                    (APP_SECURITY_REG_BASE+0x0000005c)
#define ADR_SHA_MSG8H                                    (APP_SECURITY_REG_BASE+0x00000060)
#define ADR_SHA_MSG9H                                    (APP_SECURITY_REG_BASE+0x00000064)
#define ADR_SHA_MSG10H                                   (APP_SECURITY_REG_BASE+0x00000068)
#define ADR_SHA_MSG11H                                   (APP_SECURITY_REG_BASE+0x0000006c)
#define ADR_SHA_MSG12H                                   (APP_SECURITY_REG_BASE+0x00000070)
#define ADR_SHA_MSG13H                                   (APP_SECURITY_REG_BASE+0x00000074)
#define ADR_SHA_MSG14H                                   (APP_SECURITY_REG_BASE+0x00000078)
#define ADR_SHA_MSG15H                                   (APP_SECURITY_REG_BASE+0x0000007c)
#define ADR_SHA_COEF_A                                   (APP_SECURITY_REG_BASE+0x00000080)
#define ADR_SHA_COEF_B                                   (APP_SECURITY_REG_BASE+0x00000084)
#define ADR_SHA_COEF_C                                   (APP_SECURITY_REG_BASE+0x00000088)
#define ADR_SHA_COEF_D                                   (APP_SECURITY_REG_BASE+0x0000008c)
#define ADR_SHA_COEF_E                                   (APP_SECURITY_REG_BASE+0x00000090)
#define ADR_SHA_COEF_F                                   (APP_SECURITY_REG_BASE+0x00000094)
#define ADR_SHA_COEF_G                                   (APP_SECURITY_REG_BASE+0x00000098)
#define ADR_SHA_COEF_H                                   (APP_SECURITY_REG_BASE+0x0000009c)
#define ADR_SHA_COEF_AH                                  (APP_SECURITY_REG_BASE+0x000000a0)
#define ADR_SHA_COEF_BH                                  (APP_SECURITY_REG_BASE+0x000000a4)
#define ADR_SHA_COEF_CH                                  (APP_SECURITY_REG_BASE+0x000000a8)
#define ADR_SHA_COEF_DH                                  (APP_SECURITY_REG_BASE+0x000000ac)
#define ADR_SHA_COEF_EH                                  (APP_SECURITY_REG_BASE+0x000000b0)
#define ADR_SHA_COEF_FH                                  (APP_SECURITY_REG_BASE+0x000000b4)
#define ADR_SHA_COEF_GH                                  (APP_SECURITY_REG_BASE+0x000000b8)
#define ADR_SHA_COEF_HH                                  (APP_SECURITY_REG_BASE+0x000000bc)
#define ADR_SHA_CTL                                      (APP_SECURITY_REG_BASE+0x000000c0)
#define ADR_SHA_CMD                                      (APP_SECURITY_REG_BASE+0x000000c4)
#define ADR_AES_CTRL                                     (APP_SECURITY_REG_BASE+0x00000100)
#define ADR_AES_MUX_SEL                                  (APP_SECURITY_REG_BASE+0x00000104)
#define ADR_AES_CMD                                      (APP_SECURITY_REG_BASE+0x00000108)
#define ADR_AES_KEY_0                                    (APP_SECURITY_REG_BASE+0x00000110)
#define ADR_AES_KEY_1                                    (APP_SECURITY_REG_BASE+0x00000114)
#define ADR_AES_KEY_2                                    (APP_SECURITY_REG_BASE+0x00000118)
#define ADR_AES_KEY_3                                    (APP_SECURITY_REG_BASE+0x0000011c)
#define ADR_AES_KEY_4                                    (APP_SECURITY_REG_BASE+0x00000120)
#define ADR_AES_KEY_5                                    (APP_SECURITY_REG_BASE+0x00000124)
#define ADR_AES_KEY_6                                    (APP_SECURITY_REG_BASE+0x00000128)
#define ADR_AES_KEY_7                                    (APP_SECURITY_REG_BASE+0x0000012c)
#define ADR_AES_IVCTR_0                                  (APP_SECURITY_REG_BASE+0x00000130)
#define ADR_AES_IVCTR_1                                  (APP_SECURITY_REG_BASE+0x00000134)
#define ADR_AES_IVCTR_2                                  (APP_SECURITY_REG_BASE+0x00000138)
#define ADR_AES_IVCTR_3                                  (APP_SECURITY_REG_BASE+0x0000013c)
#define ADR_AES_DIN_0                                    (APP_SECURITY_REG_BASE+0x00000150)
#define ADR_AES_DIN_1                                    (APP_SECURITY_REG_BASE+0x00000154)
#define ADR_AES_DIN_2                                    (APP_SECURITY_REG_BASE+0x00000158)
#define ADR_AES_DIN_3                                    (APP_SECURITY_REG_BASE+0x0000015c)
#define ADR_AES_DOUT_0                                   (APP_SECURITY_REG_BASE+0x00000160)
#define ADR_AES_DOUT_1                                   (APP_SECURITY_REG_BASE+0x00000164)
#define ADR_AES_DOUT_2                                   (APP_SECURITY_REG_BASE+0x00000168)
#define ADR_AES_DOUT_3                                   (APP_SECURITY_REG_BASE+0x0000016c)
#define ADR_MUL_DIN0_0                                   (APP_SECURITY_REG_BASE+0x00000170)
#define ADR_MUL_DIN0_1                                   (APP_SECURITY_REG_BASE+0x00000174)
#define ADR_MUL_DIN0_2                                   (APP_SECURITY_REG_BASE+0x00000178)
#define ADR_MUL_DIN0_3                                   (APP_SECURITY_REG_BASE+0x0000017c)
#define ADR_MUL_DIN1_0                                   (APP_SECURITY_REG_BASE+0x00000180)
#define ADR_MUL_DIN1_1                                   (APP_SECURITY_REG_BASE+0x00000184)
#define ADR_MUL_DIN1_2                                   (APP_SECURITY_REG_BASE+0x00000188)
#define ADR_MUL_DIN1_3                                   (APP_SECURITY_REG_BASE+0x0000018c)
#define ADR_MUL_DOUT_0                                   (APP_SECURITY_REG_BASE+0x00000190)
#define ADR_MUL_DOUT_1                                   (APP_SECURITY_REG_BASE+0x00000194)
#define ADR_MUL_DOUT_2                                   (APP_SECURITY_REG_BASE+0x00000198)
#define ADR_MUL_DOUT_3                                   (APP_SECURITY_REG_BASE+0x0000019c)
#define ADR_MUL_CMD                                      (APP_SECURITY_REG_BASE+0x000001a0)
#define ADR_CUR_COP_INST                                 (APP_SECURITY_REG_BASE+0x000001e0)
#define ADR_LAST_COP_INST                                (APP_SECURITY_REG_BASE+0x000001e4)
#define ADR_SETKEY_CNT                                   (APP_SECURITY_REG_BASE+0x000001e8)
#define ADR_COPIF_VER                                    (APP_SECURITY_REG_BASE+0x000001ec)
#define ADR_MUL_R_0                                      (APP_SECURITY_REG_BASE+0x000001f0)
#define ADR_MUL_R_1                                      (APP_SECURITY_REG_BASE+0x000001f4)
#define ADR_MUL_R_2                                      (APP_SECURITY_REG_BASE+0x000001f8)
#define ADR_MUL_R_3                                      (APP_SECURITY_REG_BASE+0x000001fc)
#define ADR_TRNG_CTRL                                    (APP_SECURITY_REG_BASE+0x00000200)
#define ADR_TRNG_KICK                                    (APP_SECURITY_REG_BASE+0x00000204)
#define ADR_SAMPLED_SEED                                 (APP_SECURITY_REG_BASE+0x00000208)
#define ADR_SEED_STATUS                                  (APP_SECURITY_REG_BASE+0x0000020c)
#define ADR_LFSR_CTRL                                    (APP_SECURITY_REG_BASE+0x00000210)
#define ADR_LFSR_EN                                      (APP_SECURITY_REG_BASE+0x00000214)
#define ADR_LFSR_NEXT                                    (APP_SECURITY_REG_BASE+0x00000218)
#define ADR_RANDOM_VALUE                                 (APP_SECURITY_REG_BASE+0x0000021c)
#define ADR_WAIT_BUSY_CYCLE_CNT                          (APP_SECURITY_REG_BASE+0x0000027c)
#define ADR_COPIF_TIMEOUT_VALUE                          (APP_SECURITY_REG_BASE+0x00000280)
#define ADR_COPIF_BASE_ADDR                              (APP_SECURITY_REG_BASE+0x00000284)
#define ADR_COPIF_ERROR_STATUS                           (APP_SECURITY_REG_BASE+0x00000288)
#define ADR_COPIF_TRAP                                   (APP_SECURITY_REG_BASE+0x0000028c)
#define ADR_ECCP_CTRL                                    (APP_SECURITY_REG_BASE+0x00000300)
#define ADR_ECCP_MEM_OP                                  (APP_SECURITY_REG_BASE+0x00000304)
#define ADR_ECCP_WDATA                                   (APP_SECURITY_REG_BASE+0x00000308)
#define ADR_ECCP_RDATA                                   (APP_SECURITY_REG_BASE+0x0000030c)
#define ADR_ECCP_FSM                                     (APP_SECURITY_REG_BASE+0x00000310)
#define ADR_ECC_ROUND                                    (APP_SECURITY_REG_BASE+0x00000314)
#define ADR_ECCP_PN_0                                    (APP_SECURITY_REG_BASE+0x00000320)
#define ADR_ECCP_PN_1                                    (APP_SECURITY_REG_BASE+0x00000324)
#define ADR_ECCP_PN_2                                    (APP_SECURITY_REG_BASE+0x00000328)
#define ADR_ECCP_PN_3                                    (APP_SECURITY_REG_BASE+0x0000032c)
#define ADR_ECCP_PN_4                                    (APP_SECURITY_REG_BASE+0x00000330)
#define ADR_ECCP_PN_5                                    (APP_SECURITY_REG_BASE+0x00000334)
#define ADR_ECCP_PN_6                                    (APP_SECURITY_REG_BASE+0x00000338)
#define ADR_ECCP_PN_7                                    (APP_SECURITY_REG_BASE+0x0000033c)
#define ADR_ECCP_INT                                     (APP_SECURITY_REG_BASE+0x00000340)
#define ADR_APP_SEC_REG_RDY                              (APP_SECURITY_REG_BASE+0x00000344)
// RF_REG
#define ADR_ORIONA_MODE_REGISTER                         (RF_REG_BASE+0x00d0a400)
#define ADR_ORIONA_2G_5G_RX_GAIN_CONTROL_AND_TRXPAD_SW   (RF_REG_BASE+0x00d0a404)
#define ADR_ORIONA_2G_5G_TX_GAIN_CONTROL                 (RF_REG_BASE+0x00d0a408)
#define ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER            (RF_REG_BASE+0x00d0a40c)
#define ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER            (RF_REG_BASE+0x00d0a410)
#define ADR_ORIONA_TXRXABB_LDO_CONTROL1                  (RF_REG_BASE+0x00d0a414)
#define ADR_ORIONA_TXRXABB_LDO_CONTROL2                  (RF_REG_BASE+0x00d0a418)
#define ADR_ORIONA_2G_5G_IQDIV_CONTROL1                  (RF_REG_BASE+0x00d0a41c)
#define ADR_ORIONA_2G_5G_IQDIV_CONTROL2                  (RF_REG_BASE+0x00d0a420)
#define ADR_ORIONA_2G_RX_REGISTER                        (RF_REG_BASE+0x00d0a424)
#define ADR_ORIONA_2G_5G_TSSI__AMP__RSSI                 (RF_REG_BASE+0x00d0a428)
#define ADR_ORIONA_2GWF_RX_FE_HG_REGISTER                (RF_REG_BASE+0x00d0a42c)
#define ADR_ORIONA_2GWF_RX_FE_MG_REGISTER                (RF_REG_BASE+0x00d0a430)
#define ADR_ORIONA_2GWF_RX_FE_LG_REGISTER                (RF_REG_BASE+0x00d0a434)
#define ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER               (RF_REG_BASE+0x00d0a438)
#define ADR_ORIONA_2GBT_RX_FE_HG_REGISTER                (RF_REG_BASE+0x00d0a43c)
#define ADR_ORIONA_2GBT_RX_FE_MG_REGISTER                (RF_REG_BASE+0x00d0a440)
#define ADR_ORIONA_2GBT_RX_FE_LG_REGISTER                (RF_REG_BASE+0x00d0a444)
#define ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER               (RF_REG_BASE+0x00d0a448)
#define ADR_ORIONA_2GTX_FE_REGISTER                      (RF_REG_BASE+0x00d0a44c)
#define ADR_ORIONA_2GTX_PA_REGISTER                      (RF_REG_BASE+0x00d0a450)
#define ADR_ORIONA_2GTX_REGISTER                         (RF_REG_BASE+0x00d0a454)
#define ADR_ORIONA_5GRX_REGISTER                         (RF_REG_BASE+0x00d0a458)
#define ADR_ORIONA_5GWF_RX_FE_HG_REGISTER                (RF_REG_BASE+0x00d0a45c)
#define ADR_ORIONA_5GWF_RX_FE_MG_REGISTER                (RF_REG_BASE+0x00d0a460)
#define ADR_ORIONA_5GWF_RX_FE_LG_REGISTER                (RF_REG_BASE+0x00d0a464)
#define ADR_ORIONA_5GWF_RX_FE_ULG_REGISTER               (RF_REG_BASE+0x00d0a468)
#define ADR_ORIONA_5GRX_LNA_SCA_MANUAL_CONTROL           (RF_REG_BASE+0x00d0a46c)
#define ADR_ORIONA_5GRX_LNA_INPUT_SCA_CONTROL            (RF_REG_BASE+0x00d0a470)
#define ADR_ORIONA_5GRX_LNA_LOAD_SCA_CONTROL             (RF_REG_BASE+0x00d0a474)
#define ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG               (RF_REG_BASE+0x00d0a478)
#define ADR_ORIONA_5GTX_FE_REGISTER                      (RF_REG_BASE+0x00d0a47c)
#define ADR_ORIONA_5GTX_REGISTER                         (RF_REG_BASE+0x00d0a480)
#define ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1               (RF_REG_BASE+0x00d0a484)
#define ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2               (RF_REG_BASE+0x00d0a488)
#define ADR_ORIONA_5GTX_PAFB_CONTROL                     (RF_REG_BASE+0x00d0a48c)
#define ADR_ORIONA_SX_LDO_LEVEL_REGISTER                 (RF_REG_BASE+0x00d0a490)
#define ADR_ORIONA_SX_EN1_AND_LOOP_SEL                   (RF_REG_BASE+0x00d0a494)
#define ADR_ORIONA_SX_EN2                                (RF_REG_BASE+0x00d0a498)
#define ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO           (RF_REG_BASE+0x00d0a49c)
#define ADR_ORIONA_SX_LDO_CONTROL                        (RF_REG_BASE+0x00d0a4a0)
#define ADR_ORIONA_SX_LOOPA_FRACTIONAL_AND_INTEGER_8BITS (RF_REG_BASE+0x00d0a4a4)
#define ADR_ORIONA_SX_LOOPB_FRACTIONAL_AND_INTEGER_8BITS (RF_REG_BASE+0x00d0a4a8)
#define ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP         (RF_REG_BASE+0x00d0a4ac)
#define ADR_ORIONA_SX_BT_LE_CHANNEL_MAPPING              (RF_REG_BASE+0x00d0a4b0)
#define ADR_ORIONA_SX_2GWF_5GWF_CHANNEL_MAPPING          (RF_REG_BASE+0x00d0a4b4)
#define ADR_ORIONA_SX_CHP_KP                             (RF_REG_BASE+0x00d0a4b8)
#define ADR_ORIONA_SX_PFD_CHP                            (RF_REG_BASE+0x00d0a4bc)
#define ADR_ORIONA_SX_LPF_BT_2GWF                        (RF_REG_BASE+0x00d0a4c0)
#define ADR_ORIONA_SX_LPF_5GWF                           (RF_REG_BASE+0x00d0a4c4)
#define ADR_ORIONA_SX_TTL                                (RF_REG_BASE+0x00d0a4c8)
#define ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL               (RF_REG_BASE+0x00d0a4cc)
#define ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL           (RF_REG_BASE+0x00d0a4d0)
#define ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP                  (RF_REG_BASE+0x00d0a4d4)
#define ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM         (RF_REG_BASE+0x00d0a4d8)
#define ADR_ORIONA_SXLPA_SBCAL                           (RF_REG_BASE+0x00d0a4dc)
#define ADR_ORIONA_SXLPB_SBCAL                           (RF_REG_BASE+0x00d0a4e0)
#define ADR_ORIONA_SXLPB_VOAAC_AACTOP                    (RF_REG_BASE+0x00d0a4e4)
#define ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION         (RF_REG_BASE+0x00d0a4e8)
#define ADR_ORIONA_SX_LOOPA_LOGEN_CALIBRATION            (RF_REG_BASE+0x00d0a4ec)
#define ADR_ORIONA_WIFI_HT20_RX_FILTER_REGISTER          (RF_REG_BASE+0x00d0a4f0)
#define ADR_ORIONA_WIFI_HT40_RX_FILTER_REGISTER          (RF_REG_BASE+0x00d0a4f4)
#define ADR_ORIONA_WIFI_VHT80_RX_FILTER_REGISTER         (RF_REG_BASE+0x00d0a4f8)
#define ADR_ORIONA_BT_1M_RX_FILTER_REGISTER              (RF_REG_BASE+0x00d0a4fc)
#define ADR_ORIONA_BT_2M_RX_FILTER_REGISTER              (RF_REG_BASE+0x00d0a500)
#define ADR_ORIONA_WIFI_BT_TX_FILTER_REGISTER            (RF_REG_BASE+0x00d0a504)
#define ADR_ORIONA_ABB_AFE_CONTROL_REGISTER              (RF_REG_BASE+0x00d0a508)
#define ADR_ORIONA_ABB_CONTROL_REGISTER                  (RF_REG_BASE+0x00d0a50c)
#define ADR_ORIONA_AFE_CONTROL_REGISTER                  (RF_REG_BASE+0x00d0a510)
#define ADR_ORIONA_SARADC_CONTROL_REGISTER               (RF_REG_BASE+0x00d0a514)
#define ADR_ORIONA_WF_TX_FILTER_DCOC_REGISTER            (RF_REG_BASE+0x00d0a518)
#define ADR_ORIONA_BT_TX_FILTER_DCOC_REGISTER            (RF_REG_BASE+0x00d0a51c)
#define ADR_ORIONA_WF_DCOC_IDAC_REGISTER1                (RF_REG_BASE+0x00d0a520)
#define ADR_ORIONA_WF_DCOC_IDAC_REGISTER2                (RF_REG_BASE+0x00d0a524)
#define ADR_ORIONA_WF_DCOC_IDAC_REGISTER3                (RF_REG_BASE+0x00d0a528)
#define ADR_ORIONA_WF_DCOC_IDAC_REGISTER4                (RF_REG_BASE+0x00d0a52c)
#define ADR_ORIONA_WF_DCOC_IDAC_REGISTER5                (RF_REG_BASE+0x00d0a530)
#define ADR_ORIONA_WF_DCOC_IDAC_REGISTER6                (RF_REG_BASE+0x00d0a534)
#define ADR_ORIONA_WF_DCOC_IDAC_REGISTER7                (RF_REG_BASE+0x00d0a538)
#define ADR_ORIONA_WF_DCOC_IDAC_REGISTER8                (RF_REG_BASE+0x00d0a53c)
#define ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER1              (RF_REG_BASE+0x00d0a540)
#define ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER2              (RF_REG_BASE+0x00d0a544)
#define ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER3              (RF_REG_BASE+0x00d0a548)
#define ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER4              (RF_REG_BASE+0x00d0a54c)
#define ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER5              (RF_REG_BASE+0x00d0a550)
#define ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER6              (RF_REG_BASE+0x00d0a554)
#define ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER7              (RF_REG_BASE+0x00d0a558)
#define ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER8              (RF_REG_BASE+0x00d0a55c)
#define ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER9              (RF_REG_BASE+0x00d0a560)
#define ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER10             (RF_REG_BASE+0x00d0a564)
#define ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER11             (RF_REG_BASE+0x00d0a568)
#define ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER12             (RF_REG_BASE+0x00d0a56c)
#define ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER1              (RF_REG_BASE+0x00d0a570)
#define ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER2              (RF_REG_BASE+0x00d0a574)
#define ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER3              (RF_REG_BASE+0x00d0a578)
#define ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER4              (RF_REG_BASE+0x00d0a57c)
#define ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER5              (RF_REG_BASE+0x00d0a580)
#define ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER6              (RF_REG_BASE+0x00d0a584)
#define ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER7              (RF_REG_BASE+0x00d0a588)
#define ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER8              (RF_REG_BASE+0x00d0a58c)
#define ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER9              (RF_REG_BASE+0x00d0a590)
#define ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER10             (RF_REG_BASE+0x00d0a594)
#define ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER11             (RF_REG_BASE+0x00d0a598)
#define ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER12             (RF_REG_BASE+0x00d0a59c)
#define ADR_ORIONA_2GWF_2GBT_STB2TRX_TIMER               (RF_REG_BASE+0x00d0a5a0)
#define ADR_ORIONA_2GWIFI_T2R_TIMER_REGISTER             (RF_REG_BASE+0x00d0a5a4)
#define ADR_ORIONA_2GWIFI_R2T_TIMER_REGISTER             (RF_REG_BASE+0x00d0a5a8)
#define ADR_ORIONA_2GBT_T2R_TIMER                        (RF_REG_BASE+0x00d0a5ac)
#define ADR_ORIONA_2GBT_R2T_TIMER                        (RF_REG_BASE+0x00d0a5b0)
#define ADR_ORIONA_2GBT_R2T_T2R_SX_TIMER                 (RF_REG_BASE+0x00d0a5b4)
#define ADR_ORIONA_5GWF_STB2TRX_TIMER                    (RF_REG_BASE+0x00d0a5b8)
#define ADR_ORIONA_5GWIFI_T2R_TIMER_REGISTER             (RF_REG_BASE+0x00d0a5bc)
#define ADR_ORIONA_5GWIFI_R2T_TIMER_REGISTER             (RF_REG_BASE+0x00d0a5c0)
#define ADR_ORIONA_2G_CALIBRATION_TIMER_REGISTER         (RF_REG_BASE+0x00d0a5c4)
#define ADR_ORIONA_2G_CALIBRATION_GAIN_REGISTER0         (RF_REG_BASE+0x00d0a5c8)
#define ADR_ORIONA_BT_CALIBRATION_TIMER_GAIN_REGISTER    (RF_REG_BASE+0x00d0a5cc)
#define ADR_ORIONA_BT_CALIBRATION_GAIN_REGISTER1         (RF_REG_BASE+0x00d0a5d0)
#define ADR_ORIONA_5G_CALIBRATION_TIMER_GAIN_REGISTER    (RF_REG_BASE+0x00d0a5d4)
#define ADR_ORIONA_5G_CALIBRATION_GAIN_REGISTER1         (RF_REG_BASE+0x00d0a5d8)
#define ADR_ORIONA_WF5G_TX_FILTER_DCOC_REGISTER          (RF_REG_BASE+0x00d0a5dc)
#define ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER1              (RF_REG_BASE+0x00d0a5e0)
#define ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER2              (RF_REG_BASE+0x00d0a5e4)
#define ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER3              (RF_REG_BASE+0x00d0a5e8)
#define ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER4              (RF_REG_BASE+0x00d0a5ec)
#define ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER5              (RF_REG_BASE+0x00d0a5f0)
#define ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER6              (RF_REG_BASE+0x00d0a5f4)
#define ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER7              (RF_REG_BASE+0x00d0a5f8)
#define ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER8              (RF_REG_BASE+0x00d0a5fc)
#define ADR_ORIONA_2G_TRX_DUMMY_REGISTER                 (RF_REG_BASE+0x00d0a600)
#define ADR_ORIONA_5G_TRX_DUMMY_REGISTER                 (RF_REG_BASE+0x00d0a604)
#define ADR_ORIONA_SX_ABB_DUMMY_REGISTER                 (RF_REG_BASE+0x00d0a608)
#define ADR_ORIONA_READ_ONLY_FLAGS_SX1                   (RF_REG_BASE+0x00d0a60c)
#define ADR_ORIONA_READ_ONLY_FLAGS_SX2                   (RF_REG_BASE+0x00d0a610)
#define ADR_ORIONA_READ_ONLY_FLAGS_SX3                   (RF_REG_BASE+0x00d0a614)
#define ADR_ORIONA_READ_ONLY_FLAGS_SX4                   (RF_REG_BASE+0x00d0a618)
#define ADR_ORIONA_READ_ONLY_FLAGS_SX5                   (RF_REG_BASE+0x00d0a61c)
#define ADR_ORIONA_READ_ONLY_FLAGS_RXADC_SARADC          (RF_REG_BASE+0x00d0a620)
#define ADR_ORIONA_DIGITAL_ADD_ON_0                      (RF_REG_BASE+0x00d0a800)
#define ADR_ORIONA_DIGITAL_ADD_ON_1                      (RF_REG_BASE+0x00d0a804)
#define ADR_ORIONA_DIGITAL_ADD_ON_2                      (RF_REG_BASE+0x00d0a808)
#define ADR_ORIONA_DIGITAL_ADD_ON_3                      (RF_REG_BASE+0x00d0a80c)
#define ADR_ORIONA_DIGITAL_ADD_ON_4                      (RF_REG_BASE+0x00d0a810)
#define ADR_ORIONA_DIGITAL_ADD_ON_5                      (RF_REG_BASE+0x00d0a814)
#define ADR_ORIONA_DIGITAL_ADD_ON_6                      (RF_REG_BASE+0x00d0a818)
#define ADR_ORIONA_RX_DC_CAL_DDC_RATE                    (RF_REG_BASE+0x00d0a81c)
#define ADR_ORIONA_RX_SARADC_CONTROL                     (RF_REG_BASE+0x00d0a820)
#define ADR_ORIONA_PKT_GEN_LOG_0                         (RF_REG_BASE+0x00d0a824)
#define ADR_ORIONA_PKT_GEN_LOG_1                         (RF_REG_BASE+0x00d0a828)
#define ADR_ORIONA_RF_D_CAL_TOP_1                        (RF_REG_BASE+0x00d0a838)
#define ADR_ORIONA_RF_D_CAL_TOP_2                        (RF_REG_BASE+0x00d0a83c)
#define ADR_ORIONA_RF_D_CAL_TOP_3                        (RF_REG_BASE+0x00d0a840)
#define ADR_ORIONA_RF_D_CAL_TOP_4                        (RF_REG_BASE+0x00d0a844)
#define ADR_ORIONA_RF_D_CAL_TOP_5                        (RF_REG_BASE+0x00d0a848)
#define ADR_ORIONA_RF_D_CAL_TOP_6                        (RF_REG_BASE+0x00d0a84c)
#define ADR_ORIONA_RF_D_CAL_TOP_7                        (RF_REG_BASE+0x00d0a850)
#define ADR_ORIONA_RF_D_CAL_TOP_8                        (RF_REG_BASE+0x00d0a854)
#define ADR_ORIONA_RF_D_CAL_TOP_9                        (RF_REG_BASE+0x00d0a858)
#define ADR_ORIONA_HS3W_CTRL1                            (RF_REG_BASE+0x00d0a880)
#define ADR_ORIONA_HS3W_CTRL2                            (RF_REG_BASE+0x00d0a884)
#define ADR_ORIONA_HS3W_CTRL3                            (RF_REG_BASE+0x00d0a888)
#define ADR_ORIONA_RF_D_MODE_CTRL                        (RF_REG_BASE+0x00d0a88c)
#define ADR_ORIONA_HS3W_READ_OUT_1                       (RF_REG_BASE+0x00d0a890)
#define ADR_ORIONA_HS3W_READ_OUT_2                       (RF_REG_BASE+0x00d0a894)
#define ADR_ORIONA_HS3W_READ_OUT_3                       (RF_REG_BASE+0x00d0a898)
#define ADR_ORIONA_SX_LOCK_FREQ_1                        (RF_REG_BASE+0x00d0a89c)
#define ADR_ORIONA_SX_LOCK_FREQ_2                        (RF_REG_BASE+0x00d0a8a0)
#define ADR_ORIONA_HS5W_READ_OUT_1                       (RF_REG_BASE+0x00d0a8a4)
#define ADR_ORIONA_HS5W_READ_OUT_2                       (RF_REG_BASE+0x00d0a8a8)
#define ADR_ORIONA_HS5W_READ_OUT_3                       (RF_REG_BASE+0x00d0a8ac)
#define ADR_ORIONA_RF_5G_TX_PARTITION_BAND1              (RF_REG_BASE+0x00d0a8cc)
#define ADR_ORIONA_RF_5G_TX_PARTITION_BAND2              (RF_REG_BASE+0x00d0a8d0)
#define ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG0               (RF_REG_BASE+0x00d0a900)
#define ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG1               (RF_REG_BASE+0x00d0a904)
#define ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG2               (RF_REG_BASE+0x00d0a908)
#define ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG3               (RF_REG_BASE+0x00d0a90c)
#define ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG4               (RF_REG_BASE+0x00d0a910)
#define ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG5               (RF_REG_BASE+0x00d0a914)
#define ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG6               (RF_REG_BASE+0x00d0a918)
#define ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG7               (RF_REG_BASE+0x00d0a91c)
#define ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG8               (RF_REG_BASE+0x00d0a920)
#define ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG9               (RF_REG_BASE+0x00d0a924)
#define ADR_ORIONA_WIFI_PADPD_F0_GAIN_REGA               (RF_REG_BASE+0x00d0a928)
#define ADR_ORIONA_WIFI_PADPD_F0_GAIN_REGB               (RF_REG_BASE+0x00d0a92c)
#define ADR_ORIONA_WIFI_PADPD_F0_GAIN_REGC               (RF_REG_BASE+0x00d0a930)
#define ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG0              (RF_REG_BASE+0x00d0a940)
#define ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG1              (RF_REG_BASE+0x00d0a944)
#define ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG2              (RF_REG_BASE+0x00d0a948)
#define ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG3              (RF_REG_BASE+0x00d0a94c)
#define ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG4              (RF_REG_BASE+0x00d0a950)
#define ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG5              (RF_REG_BASE+0x00d0a954)
#define ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG6              (RF_REG_BASE+0x00d0a958)
#define ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG7              (RF_REG_BASE+0x00d0a95c)
#define ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG8              (RF_REG_BASE+0x00d0a960)
#define ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG9              (RF_REG_BASE+0x00d0a964)
#define ADR_ORIONA_WIFI_PADPD_F0_PHASE_REGA              (RF_REG_BASE+0x00d0a968)
#define ADR_ORIONA_WIFI_PADPD_F0_PHASE_REGB              (RF_REG_BASE+0x00d0a96c)
#define ADR_ORIONA_WIFI_PADPD_F0_PHASE_REGC              (RF_REG_BASE+0x00d0a970)
#define ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG0               (RF_REG_BASE+0x00d0a980)
#define ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG1               (RF_REG_BASE+0x00d0a984)
#define ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG2               (RF_REG_BASE+0x00d0a988)
#define ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG3               (RF_REG_BASE+0x00d0a98c)
#define ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG4               (RF_REG_BASE+0x00d0a990)
#define ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG5               (RF_REG_BASE+0x00d0a994)
#define ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG6               (RF_REG_BASE+0x00d0a998)
#define ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG7               (RF_REG_BASE+0x00d0a99c)
#define ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG8               (RF_REG_BASE+0x00d0a9a0)
#define ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG9               (RF_REG_BASE+0x00d0a9a4)
#define ADR_ORIONA_WIFI_PADPD_F1_GAIN_REGA               (RF_REG_BASE+0x00d0a9a8)
#define ADR_ORIONA_WIFI_PADPD_F1_GAIN_REGB               (RF_REG_BASE+0x00d0a9ac)
#define ADR_ORIONA_WIFI_PADPD_F1_GAIN_REGC               (RF_REG_BASE+0x00d0a9b0)
#define ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG0              (RF_REG_BASE+0x00d0a9c0)
#define ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG1              (RF_REG_BASE+0x00d0a9c4)
#define ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG2              (RF_REG_BASE+0x00d0a9c8)
#define ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG3              (RF_REG_BASE+0x00d0a9cc)
#define ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG4              (RF_REG_BASE+0x00d0a9d0)
#define ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG5              (RF_REG_BASE+0x00d0a9d4)
#define ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG6              (RF_REG_BASE+0x00d0a9d8)
#define ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG7              (RF_REG_BASE+0x00d0a9dc)
#define ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG8              (RF_REG_BASE+0x00d0a9e0)
#define ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG9              (RF_REG_BASE+0x00d0a9e4)
#define ADR_ORIONA_WIFI_PADPD_F1_PHASE_REGA              (RF_REG_BASE+0x00d0a9e8)
#define ADR_ORIONA_WIFI_PADPD_F1_PHASE_REGB              (RF_REG_BASE+0x00d0a9ec)
#define ADR_ORIONA_WIFI_PADPD_F1_PHASE_REGC              (RF_REG_BASE+0x00d0a9f0)
#define ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG0               (RF_REG_BASE+0x00d0aa00)
#define ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG1               (RF_REG_BASE+0x00d0aa04)
#define ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG2               (RF_REG_BASE+0x00d0aa08)
#define ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG3               (RF_REG_BASE+0x00d0aa0c)
#define ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG4               (RF_REG_BASE+0x00d0aa10)
#define ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG5               (RF_REG_BASE+0x00d0aa14)
#define ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG6               (RF_REG_BASE+0x00d0aa18)
#define ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG7               (RF_REG_BASE+0x00d0aa1c)
#define ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG8               (RF_REG_BASE+0x00d0aa20)
#define ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG9               (RF_REG_BASE+0x00d0aa24)
#define ADR_ORIONA_WIFI_PADPD_F2_GAIN_REGA               (RF_REG_BASE+0x00d0aa28)
#define ADR_ORIONA_WIFI_PADPD_F2_GAIN_REGB               (RF_REG_BASE+0x00d0aa2c)
#define ADR_ORIONA_WIFI_PADPD_F2_GAIN_REGC               (RF_REG_BASE+0x00d0aa30)
#define ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG0              (RF_REG_BASE+0x00d0aa40)
#define ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG1              (RF_REG_BASE+0x00d0aa44)
#define ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG2              (RF_REG_BASE+0x00d0aa48)
#define ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG3              (RF_REG_BASE+0x00d0aa4c)
#define ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG4              (RF_REG_BASE+0x00d0aa50)
#define ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG5              (RF_REG_BASE+0x00d0aa54)
#define ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG6              (RF_REG_BASE+0x00d0aa58)
#define ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG7              (RF_REG_BASE+0x00d0aa5c)
#define ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG8              (RF_REG_BASE+0x00d0aa60)
#define ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG9              (RF_REG_BASE+0x00d0aa64)
#define ADR_ORIONA_WIFI_PADPD_F2_PHASE_REGA              (RF_REG_BASE+0x00d0aa68)
#define ADR_ORIONA_WIFI_PADPD_F2_PHASE_REGB              (RF_REG_BASE+0x00d0aa6c)
#define ADR_ORIONA_WIFI_PADPD_F2_PHASE_REGC              (RF_REG_BASE+0x00d0aa70)
#define ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG0               (RF_REG_BASE+0x00d0aa80)
#define ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG1               (RF_REG_BASE+0x00d0aa84)
#define ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG2               (RF_REG_BASE+0x00d0aa88)
#define ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG3               (RF_REG_BASE+0x00d0aa8c)
#define ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG4               (RF_REG_BASE+0x00d0aa90)
#define ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG5               (RF_REG_BASE+0x00d0aa94)
#define ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG6               (RF_REG_BASE+0x00d0aa98)
#define ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG7               (RF_REG_BASE+0x00d0aa9c)
#define ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG8               (RF_REG_BASE+0x00d0aaa0)
#define ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG9               (RF_REG_BASE+0x00d0aaa4)
#define ADR_ORIONA_WIFI_PADPD_F3_GAIN_REGA               (RF_REG_BASE+0x00d0aaa8)
#define ADR_ORIONA_WIFI_PADPD_F3_GAIN_REGB               (RF_REG_BASE+0x00d0aaac)
#define ADR_ORIONA_WIFI_PADPD_F3_GAIN_REGC               (RF_REG_BASE+0x00d0aab0)
#define ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG0              (RF_REG_BASE+0x00d0aac0)
#define ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG1              (RF_REG_BASE+0x00d0aac4)
#define ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG2              (RF_REG_BASE+0x00d0aac8)
#define ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG3              (RF_REG_BASE+0x00d0aacc)
#define ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG4              (RF_REG_BASE+0x00d0aad0)
#define ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG5              (RF_REG_BASE+0x00d0aad4)
#define ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG6              (RF_REG_BASE+0x00d0aad8)
#define ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG7              (RF_REG_BASE+0x00d0aadc)
#define ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG8              (RF_REG_BASE+0x00d0aae0)
#define ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG9              (RF_REG_BASE+0x00d0aae4)
#define ADR_ORIONA_WIFI_PADPD_F3_PHASE_REGA              (RF_REG_BASE+0x00d0aae8)
#define ADR_ORIONA_WIFI_PADPD_F3_PHASE_REGB              (RF_REG_BASE+0x00d0aaec)
#define ADR_ORIONA_WIFI_PADPD_F3_PHASE_REGC              (RF_REG_BASE+0x00d0aaf0)
#define ADR_ORIONA_TX_IQ_COMP_2G                         (RF_REG_BASE+0x00d0ab00)
#define ADR_ORIONA_TX_IQ_COMP_5G                         (RF_REG_BASE+0x00d0ab04)
#define ADR_ORIONA_RX_IQ_COMP_2G                         (RF_REG_BASE+0x00d0ab08)
#define ADR_ORIONA_RX_IQ_COMP_5G_20_0                    (RF_REG_BASE+0x00d0ab0c)
#define ADR_ORIONA_RX_IQ_COMP_5G_20_1                    (RF_REG_BASE+0x00d0ab10)
#define ADR_ORIONA_RX_IQ_COMP_5G_40_0                    (RF_REG_BASE+0x00d0ab14)
#define ADR_ORIONA_RX_IQ_COMP_5G_40_1                    (RF_REG_BASE+0x00d0ab18)
#define ADR_ORIONA_RX_IQ_COMP_5G_80_0                    (RF_REG_BASE+0x00d0ab1c)
#define ADR_ORIONA_RX_IQ_COMP_5G_80_1                    (RF_REG_BASE+0x00d0ab20)
#define ADR_ORIONA_RX_IQ_COMP_BT                         (RF_REG_BASE+0x00d0ab24)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_00                   (RF_REG_BASE+0x00d0ab40)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_01                   (RF_REG_BASE+0x00d0ab44)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_02                   (RF_REG_BASE+0x00d0ab48)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_03                   (RF_REG_BASE+0x00d0ab4c)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_04                   (RF_REG_BASE+0x00d0ab50)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_05                   (RF_REG_BASE+0x00d0ab54)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_06                   (RF_REG_BASE+0x00d0ab58)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_07                   (RF_REG_BASE+0x00d0ab5c)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_08                   (RF_REG_BASE+0x00d0ab60)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_09                   (RF_REG_BASE+0x00d0ab64)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_0A                   (RF_REG_BASE+0x00d0ab68)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_0B                   (RF_REG_BASE+0x00d0ab6c)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_0C                   (RF_REG_BASE+0x00d0ab70)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_0D                   (RF_REG_BASE+0x00d0ab74)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_0E                   (RF_REG_BASE+0x00d0ab78)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_0F                   (RF_REG_BASE+0x00d0ab7c)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_10                   (RF_REG_BASE+0x00d0ab80)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_11                   (RF_REG_BASE+0x00d0ab84)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_12                   (RF_REG_BASE+0x00d0ab88)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_13                   (RF_REG_BASE+0x00d0ab8c)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_14                   (RF_REG_BASE+0x00d0ab90)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_15                   (RF_REG_BASE+0x00d0ab94)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_16                   (RF_REG_BASE+0x00d0ab98)
#define ADR_ORIONA_TX_IQ_COMP_TABLE_17                   (RF_REG_BASE+0x00d0ab9c)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_00                   (RF_REG_BASE+0x00d0aba0)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_01                   (RF_REG_BASE+0x00d0aba4)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_02                   (RF_REG_BASE+0x00d0aba8)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_03                   (RF_REG_BASE+0x00d0abac)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_04                   (RF_REG_BASE+0x00d0abb0)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_05                   (RF_REG_BASE+0x00d0abb4)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_06                   (RF_REG_BASE+0x00d0abb8)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_07                   (RF_REG_BASE+0x00d0abbc)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_08                   (RF_REG_BASE+0x00d0abc0)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_09                   (RF_REG_BASE+0x00d0abc4)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_0A                   (RF_REG_BASE+0x00d0abc8)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_0B                   (RF_REG_BASE+0x00d0abcc)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_0C                   (RF_REG_BASE+0x00d0abd0)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_0D                   (RF_REG_BASE+0x00d0abd4)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_0E                   (RF_REG_BASE+0x00d0abd8)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_0F                   (RF_REG_BASE+0x00d0abdc)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_10                   (RF_REG_BASE+0x00d0abe0)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_11                   (RF_REG_BASE+0x00d0abe4)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_12                   (RF_REG_BASE+0x00d0abe8)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_13                   (RF_REG_BASE+0x00d0abec)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_14                   (RF_REG_BASE+0x00d0abf0)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_15                   (RF_REG_BASE+0x00d0abf4)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_16                   (RF_REG_BASE+0x00d0abf8)
#define ADR_ORIONA_RX_IQ_COMP_TABLE_17                   (RF_REG_BASE+0x00d0abfc)
#define ADR_ORIONA_WIFI_PADPD_CAL_TONEGEN_REG            (RF_REG_BASE+0x00d0ac08)
#define ADR_ORIONA_WIFI_PADPD_CAL_RX_PADPD_REG           (RF_REG_BASE+0x00d0ac0c)
#define ADR_ORIONA_WIFI_PADPD_CAL_RX_RO                  (RF_REG_BASE+0x00d0ac10)
#define ADR_ORIONA_WIFI_PADPD_CFR                        (RF_REG_BASE+0x00d0ac14)
#define ADR_ORIONA_WIFI_PADPD_DC_RM                      (RF_REG_BASE+0x00d0ac18)
#define ADR_ORIONA_WIFI_PADPD_TXIQ_CLIP_REG              (RF_REG_BASE+0x00d0ac40)
#define ADR_ORIONA_WIFI_PADPD_TXIQ_CONTROL_REG           (RF_REG_BASE+0x00d0ac44)
#define ADR_ORIONA_WIFI_PADPD_TXIQ_DPD_DC_REG            (RF_REG_BASE+0x00d0ac48)
#define ADR_ORIONA_WIFI_PADPD_TXIQ_DC_OFFSET_REG         (RF_REG_BASE+0x00d0ac4c)
#define ADR_ORIONA_WIFI_PADPD_2G_CONTROL_REG             (RF_REG_BASE+0x00d0ad1c)
#define ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG0               (RF_REG_BASE+0x00d0ad20)
#define ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG1               (RF_REG_BASE+0x00d0ad24)
#define ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG2               (RF_REG_BASE+0x00d0ad28)
#define ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG3               (RF_REG_BASE+0x00d0ad30)
#define ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG4               (RF_REG_BASE+0x00d0ad34)
#define ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG5               (RF_REG_BASE+0x00d0ad38)
#define ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG6               (RF_REG_BASE+0x00d0ad3c)
#define ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG7               (RF_REG_BASE+0x00d0ad40)
#define ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG8               (RF_REG_BASE+0x00d0ad44)
#define ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG9               (RF_REG_BASE+0x00d0ad48)
#define ADR_ORIONA_WIFI_PADPD_2G_GAIN_REGA               (RF_REG_BASE+0x00d0ad4c)
#define ADR_ORIONA_WIFI_PADPD_2G_GAIN_REGB               (RF_REG_BASE+0x00d0ad50)
#define ADR_ORIONA_WIFI_PADPD_2G_GAIN_REGC               (RF_REG_BASE+0x00d0ad54)
#define ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG0              (RF_REG_BASE+0x00d0ad70)
#define ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG1              (RF_REG_BASE+0x00d0ad74)
#define ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG2              (RF_REG_BASE+0x00d0ad78)
#define ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG3              (RF_REG_BASE+0x00d0ad80)
#define ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG4              (RF_REG_BASE+0x00d0ad84)
#define ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG5              (RF_REG_BASE+0x00d0ad88)
#define ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG6              (RF_REG_BASE+0x00d0ad8c)
#define ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG7              (RF_REG_BASE+0x00d0ad90)
#define ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG8              (RF_REG_BASE+0x00d0ad94)
#define ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG9              (RF_REG_BASE+0x00d0ad98)
#define ADR_ORIONA_WIFI_PADPD_2G_PHASE_REGA              (RF_REG_BASE+0x00d0ad9c)
#define ADR_ORIONA_WIFI_PADPD_2G_PHASE_REGB              (RF_REG_BASE+0x00d0ada0)
#define ADR_ORIONA_WIFI_PADPD_2G_PHASE_REGC              (RF_REG_BASE+0x00d0ada4)
#define ADR_ORIONA_WIFI_PADPD_5G_BB_GAIN_REG             (RF_REG_BASE+0x00d0ada8)
#define ADR_ORIONA_WIFI_PADPD_2G_BB_GAIN_REG             (RF_REG_BASE+0x00d0adac)
#define ADR_ORIONA_WIFI_PADPD_TX_GAIN_0P5DB_REG          (RF_REG_BASE+0x00d0adbc)
#define ADR_ORIONA_IQIB_REG_00                           (RF_REG_BASE+0x00d0adc0)
#define ADR_ORIONA_IQIB_REG_01                           (RF_REG_BASE+0x00d0adc4)
#define ADR_ORIONA_IQIB_REG_02                           (RF_REG_BASE+0x00d0adc8)
#define ADR_ORIONA_IQIB_REG_03                           (RF_REG_BASE+0x00d0adcc)
#define ADR_ORIONA_IQIB_REG_04                           (RF_REG_BASE+0x00d0add0)
#define ADR_ORIONA_IQIB_REG_05                           (RF_REG_BASE+0x00d0add4)
#define ADR_ORIONA_IQIB_REG_06                           (RF_REG_BASE+0x00d0add8)
#define ADR_ORIONA_IQIB_REG_07                           (RF_REG_BASE+0x00d0addc)
#define ADR_ORIONA_IQIB_REG_08                           (RF_REG_BASE+0x00d0ade0)
#define ADR_ORIONA_IQIB_REG_09                           (RF_REG_BASE+0x00d0ade4)
#define ADR_ORIONA_IQIB_REG_0A                           (RF_REG_BASE+0x00d0ade8)
#define ADR_ORIONA_IQIB_REG_0B                           (RF_REG_BASE+0x00d0adec)
#define ADR_ORIONA_IQIB_REG_0C                           (RF_REG_BASE+0x00d0adf0)
#define ADR_ORIONA_IQIB_REG_0D                           (RF_REG_BASE+0x00d0adf4)
#define ADR_ORIONA_IQIB_REG_0E                           (RF_REG_BASE+0x00d0adf8)
#define ADR_ORIONA_IQIB_REG_0F                           (RF_REG_BASE+0x00d0adfc)
#define ADR_ORIONA_IQIB_REG_10                           (RF_REG_BASE+0x00d0ae00)
#define ADR_ORIONA_IQIB_REG_11                           (RF_REG_BASE+0x00d0ae04)
#define ADR_ORIONA_IQIB_REG_12                           (RF_REG_BASE+0x00d0ae08)
#define ADR_ORIONA_IQIB_REG_13                           (RF_REG_BASE+0x00d0ae0c)
#define ADR_ORIONA_IQIB_REG_14                           (RF_REG_BASE+0x00d0ae10)
#define ADR_ORIONA_IQIB_REG_15                           (RF_REG_BASE+0x00d0ae14)
#define ADR_ORIONA_IQIB_REG_16                           (RF_REG_BASE+0x00d0ae18)
#define ADR_ORIONA_IQIB_REG_17                           (RF_REG_BASE+0x00d0ae1c)
#define ADR_ORIONA_IQIB_REG_18                           (RF_REG_BASE+0x00d0ae20)
#define ADR_ORIONA_IQIB_REG_19                           (RF_REG_BASE+0x00d0ae24)
#define ADR_ORIONA_IQIB_REG_1A                           (RF_REG_BASE+0x00d0ae28)
#define ADR_ORIONA_IQIB_REG_1B                           (RF_REG_BASE+0x00d0ae2c)
#define ADR_ORIONA_IQIB_REG_1C                           (RF_REG_BASE+0x00d0ae30)
#define ADR_ORIONA_IQIB_REG_1D                           (RF_REG_BASE+0x00d0ae34)
#define ADR_ORIONA_IQIB_REG_1E                           (RF_REG_BASE+0x00d0ae38)
#define ADR_ORIONA_IQIB_REG_1F                           (RF_REG_BASE+0x00d0ae3c)
#define ADR_ORIONA_IQIB_REG_20                           (RF_REG_BASE+0x00d0ae40)
#define ADR_ORIONA_IQIB_REG_21                           (RF_REG_BASE+0x00d0ae44)
#define ADR_ORIONA_IQIB_REG_22                           (RF_REG_BASE+0x00d0ae48)
#define ADR_ORIONA_IQIB_REG_23                           (RF_REG_BASE+0x00d0ae4c)
#define ADR_ORIONA_IQIB_REG_24                           (RF_REG_BASE+0x00d0ae50)
#define ADR_ORIONA_IQIB_REG_25                           (RF_REG_BASE+0x00d0ae54)
#define ADR_ORIONA_WIFI_PADPD_RESERVED_REG               (RF_REG_BASE+0x00d0affc)
#define ADR_ORIONA_XO_REGISTER                           (RF_REG_BASE+0x00d0b000)
#define ADR_ORIONA_FDB_REGISTER                          (RF_REG_BASE+0x00d0b004)
#define ADR_ORIONA_FDB_XO_REGISTER2                      (RF_REG_BASE+0x00d0b008)
#define ADR_ORIONA_DCDC                                  (RF_REG_BASE+0x00d0b00c)
#define ADR_ORIONA_DLDO_AND_DCDC                         (RF_REG_BASE+0x00d0b010)
#define ADR_ORIONA_DPLL_TOP_REGISTER_1                   (RF_REG_BASE+0x00d0b014)
#define ADR_ORIONA_DPLL_TOP_REGISTER_2                   (RF_REG_BASE+0x00d0b018)
#define ADR_ORIONA_DPLL_CKT_REGISTER                     (RF_REG_BASE+0x00d0b01c)
#define ADR_ORIONA_DPLL_FB_DIVISION__REGISTERS           (RF_REG_BASE+0x00d0b020)
#define ADR_ORIONA_SLEEP_MODE__REGISTERS                 (RF_REG_BASE+0x00d0b024)
#define ADR_ORIONA_READ_ONLY_FLAGS_FDBXO                 (RF_REG_BASE+0x00d0b028)
#define ADR_ORIONA_PMU_REG_3                             (RF_REG_BASE+0x00d0b048)
#define ADR_ORIONA_PMU_REG_4                             (RF_REG_BASE+0x00d0b04c)
#define ADR_ORIONA_PMU_REG_5                             (RF_REG_BASE+0x00d0b050)
#define ADR_ORIONA_PMU_SLEEP_REG_1                       (RF_REG_BASE+0x00d0b058)
#define ADR_ORIONA_PMU_SLEEP_REG_2                       (RF_REG_BASE+0x00d0b05c)
#define ADR_ORIONA_PMU_RTC_REG_0                         (RF_REG_BASE+0x00d0b060)
#define ADR_ORIONA_PMU_RTC_REG_1                         (RF_REG_BASE+0x00d0b064)
#define ADR_ORIONA_PMU_RTC_REG_2                         (RF_REG_BASE+0x00d0b068)
#define ADR_ORIONA_PMU_RTC_REG_3                         (RF_REG_BASE+0x00d0b06c)
#define ADR_ORIONA_PAD_MUX                               (RF_REG_BASE+0x00d0b070)
#define ADR_ORIONA_PMU_CTRL_REG                          (RF_REG_BASE+0x00d0b07c)
#define ADR_ORIONA_PMU_STATE_REG                         (RF_REG_BASE+0x00d0b080)
#define ADR_ORIONA_PMU_SLEEP_RO                          (RF_REG_BASE+0x00d0b0fc)
// CSR_TU_RF
#define ADR_MODE_REGISTER                                (CSR_TU_RF_BASE+0x00000400)
#define ADR_2G_RX_GAIN_CONTROL_AND_TRX_PAD_SW            (CSR_TU_RF_BASE+0x00000404)
#define ADR_2G_TX_GAIN_CONTROL                           (CSR_TU_RF_BASE+0x00000408)
#define ADR_2G_TRX_MAN_ENABLE_REGISTER                   (CSR_TU_RF_BASE+0x0000040c)
#define ADR_2G_TRX_CAL__SWITCH_MAN_ENABLE_REGISTER       (CSR_TU_RF_BASE+0x00000410)
#define ADR_TXRX_COPIN_CONTROL                           (CSR_TU_RF_BASE+0x00000414)
#define ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL                (CSR_TU_RF_BASE+0x00000418)
#define ADR_2G_TRX_IQDIV_CONTROL                         (CSR_TU_RF_BASE+0x0000041c)
#define ADR_2G_RX_REGISTER                               (CSR_TU_RF_BASE+0x00000420)
#define ADR_2G_TSSI__AMP__RSSI                           (CSR_TU_RF_BASE+0x00000424)
#define ADR_2GWF_RX_FE_HG_REGISTER                       (CSR_TU_RF_BASE+0x00000428)
#define ADR_2GWF_RX_FE_MG_REGISTER                       (CSR_TU_RF_BASE+0x0000042c)
#define ADR_2GWF_RX_FE_LG_REGISTER                       (CSR_TU_RF_BASE+0x00000430)
#define ADR_2GWF_RX_FE_ULG_REGISTER                      (CSR_TU_RF_BASE+0x00000434)
#define ADR_2GBT_RX_FE_HG_REGISTER                       (CSR_TU_RF_BASE+0x00000438)
#define ADR_2GBT_RX_FE_MG_REGISTER                       (CSR_TU_RF_BASE+0x0000043c)
#define ADR_2GBT_RX_FE_LG_REGISTER                       (CSR_TU_RF_BASE+0x00000440)
#define ADR_2GBT_RX_FE_ULG_REGISTER                      (CSR_TU_RF_BASE+0x00000444)
#define ADR_2GTX_FE_REGISTER                             (CSR_TU_RF_BASE+0x00000448)
#define ADR_LPTX_FE_REGISTER                             (CSR_TU_RF_BASE+0x0000044c)
#define ADR_BTTX_FE_REGISTER                             (CSR_TU_RF_BASE+0x00000450)
#define ADR_TX_PGA_REGISTER                              (CSR_TU_RF_BASE+0x00000454)
#define ADR_2G_5G_RX_LNA_FS_RSSIAVG                      (CSR_TU_RF_BASE+0x00000458)
#define ADR_SX_LDO_CONTROL_REGISTER                      (CSR_TU_RF_BASE+0x0000045c)
#define ADR_SX_EN1                                       (CSR_TU_RF_BASE+0x00000460)
#define ADR_SX_EN2                                       (CSR_TU_RF_BASE+0x00000464)
#define ADR_SX_EN_CONTROL_VO_LO                          (CSR_TU_RF_BASE+0x00000468)
#define ADR_SX_FRACTIONAL_AND_INTEGER_8BITS              (CSR_TU_RF_BASE+0x0000046c)
#define ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP                (CSR_TU_RF_BASE+0x00000470)
#define ADR_SX_BT_LE_CHANNEL_MAPPING                     (CSR_TU_RF_BASE+0x00000474)
#define ADR_SX_2GWF_5GWF_CHANNEL_MAPPING                 (CSR_TU_RF_BASE+0x00000478)
#define ADR_SX_CHP_KP                                    (CSR_TU_RF_BASE+0x0000047c)
#define ADR_SX_PFD_CHP                                   (CSR_TU_RF_BASE+0x00000480)
#define ADR_SX_LPF_2GWF_2GBT                             (CSR_TU_RF_BASE+0x00000484)
#define ADR_SX_LPF_5GWF                                  (CSR_TU_RF_BASE+0x00000488)
#define ADR_SX_TTL                                       (CSR_TU_RF_BASE+0x0000048c)
#define ADR_SX_VCO_ISEL                                  (CSR_TU_RF_BASE+0x00000490)
#define ADR_SX_VOBF_HSDIV_MX_RP                          (CSR_TU_RF_BASE+0x00000494)
#define ADR_SX_DIVIDER___SDM                             (CSR_TU_RF_BASE+0x00000498)
#define ADR_SX_SBCAL                                     (CSR_TU_RF_BASE+0x0000049c)
#define ADR_SX_VOAAC_LOGEN_CALIBRATION                   (CSR_TU_RF_BASE+0x000004a0)
#define ADR_SX_LOGEN_CALIBRATION                         (CSR_TU_RF_BASE+0x000004a4)
#define ADR_WIFI_HT20_RX_FILTER_REGISTER                 (CSR_TU_RF_BASE+0x000004a8)
#define ADR_WIFI_HT40_RX_FILTER_REGISTER                 (CSR_TU_RF_BASE+0x000004ac)
#define ADR_WIFI_VHT80_RX_FILTER_REGISTER                (CSR_TU_RF_BASE+0x000004b0)
#define ADR_BT_1M_RX_FILTER_REGISTER                     (CSR_TU_RF_BASE+0x000004b4)
#define ADR_BT_2M_RX_FILTER_REGISTER                     (CSR_TU_RF_BASE+0x000004b8)
#define ADR_WIFI_BT_TX_FILTER_REGISTER                   (CSR_TU_RF_BASE+0x000004bc)
#define ADR_ABB_AFE_CONTROL_REGISTER                     (CSR_TU_RF_BASE+0x000004c0)
#define ADR_ABB_CONTROL_REGISTER                         (CSR_TU_RF_BASE+0x000004c4)
#define ADR_AFE_CONTROL_REGISTER                         (CSR_TU_RF_BASE+0x000004c8)
#define ADR_SARADC_CONTROL_REGISTER                      (CSR_TU_RF_BASE+0x000004cc)
#define ADR_WF_TX_FILTER_DCOC_REGISTER                   (CSR_TU_RF_BASE+0x000004d0)
#define ADR_BT_TX_FILTER_DCOC_REGISTER                   (CSR_TU_RF_BASE+0x000004d4)
#define ADR_WF_DCOC_IDAC_REGISTER1                       (CSR_TU_RF_BASE+0x000004d8)
#define ADR_WF_DCOC_IDAC_REGISTER2                       (CSR_TU_RF_BASE+0x000004dc)
#define ADR_WF_DCOC_IDAC_REGISTER3                       (CSR_TU_RF_BASE+0x000004e0)
#define ADR_WF_DCOC_IDAC_REGISTER4                       (CSR_TU_RF_BASE+0x000004e4)
#define ADR_WF_DCOC_IDAC_REGISTER5                       (CSR_TU_RF_BASE+0x000004e8)
#define ADR_WF_DCOC_IDAC_REGISTER6                       (CSR_TU_RF_BASE+0x000004ec)
#define ADR_WF_DCOC_IDAC_REGISTER7                       (CSR_TU_RF_BASE+0x000004f0)
#define ADR_WF_DCOC_IDAC_REGISTER8                       (CSR_TU_RF_BASE+0x000004f4)
#define ADR_BT1M_DCOC_IDAC_REGISTER1                     (CSR_TU_RF_BASE+0x000004f8)
#define ADR_BT1M_DCOC_IDAC_REGISTER2                     (CSR_TU_RF_BASE+0x000004fc)
#define ADR_BT1M_DCOC_IDAC_REGISTER3                     (CSR_TU_RF_BASE+0x00000500)
#define ADR_BT1M_DCOC_IDAC_REGISTER4                     (CSR_TU_RF_BASE+0x00000504)
#define ADR_BT1M_DCOC_IDAC_REGISTER5                     (CSR_TU_RF_BASE+0x00000508)
#define ADR_BT1M_DCOC_IDAC_REGISTER6                     (CSR_TU_RF_BASE+0x0000050c)
#define ADR_BT1M_DCOC_IDAC_REGISTER7                     (CSR_TU_RF_BASE+0x00000510)
#define ADR_BT1M_DCOC_IDAC_REGISTER8                     (CSR_TU_RF_BASE+0x00000514)
#define ADR_BT2M_DCOC_IDAC_REGISTER1                     (CSR_TU_RF_BASE+0x00000518)
#define ADR_BT2M_DCOC_IDAC_REGISTER2                     (CSR_TU_RF_BASE+0x0000051c)
#define ADR_BT2M_DCOC_IDAC_REGISTER3                     (CSR_TU_RF_BASE+0x00000520)
#define ADR_BT2M_DCOC_IDAC_REGISTER4                     (CSR_TU_RF_BASE+0x00000524)
#define ADR_BT2M_DCOC_IDAC_REGISTER5                     (CSR_TU_RF_BASE+0x00000528)
#define ADR_BT2M_DCOC_IDAC_REGISTER6                     (CSR_TU_RF_BASE+0x0000052c)
#define ADR_BT2M_DCOC_IDAC_REGISTER7                     (CSR_TU_RF_BASE+0x00000530)
#define ADR_BT2M_DCOC_IDAC_REGISTER8                     (CSR_TU_RF_BASE+0x00000534)
#define ADR_2GWF_2GBT_STB2TRX_TIMER                      (CSR_TU_RF_BASE+0x00000538)
#define ADR_2GWIFI_T2R_TIMER_REGISTER                    (CSR_TU_RF_BASE+0x0000053c)
#define ADR_2GWIFI_R2T_TIMER_REGISTER                    (CSR_TU_RF_BASE+0x00000540)
#define ADR_2GBT_T2R_TIMER                               (CSR_TU_RF_BASE+0x00000544)
#define ADR_2GBT_R2T_TIMER                               (CSR_TU_RF_BASE+0x00000548)
#define ADR_2GBT_R2T_T2R_SX_TIMER                        (CSR_TU_RF_BASE+0x0000054c)
#define ADR_2G_CALIBRATION_TIMER_REGISTER                (CSR_TU_RF_BASE+0x00000550)
#define ADR_2G_CALIBRATION_GAIN_REGISTER0                (CSR_TU_RF_BASE+0x00000554)
#define ADR_BT_CALIBRATION_TIMER_GAIN_REGISTER           (CSR_TU_RF_BASE+0x00000558)
#define ADR_BT_CALIBRATION_GAIN_REGISTER1                (CSR_TU_RF_BASE+0x0000055c)
#define ADR_2G_TRX_DUMMY_REGISTER                        (CSR_TU_RF_BASE+0x00000560)
#define ADR_SX_ABB_DUMMY_REGISTER                        (CSR_TU_RF_BASE+0x00000564)
#define ADR_READ_ONLY_FLAGS_SX1                          (CSR_TU_RF_BASE+0x00000568)
#define ADR_READ_ONLY_FLAGS_SX2                          (CSR_TU_RF_BASE+0x0000056c)
#define ADR_READ_ONLY_FLAGS_SX3                          (CSR_TU_RF_BASE+0x00000570)
#define ADR_READ_ONLY_FLAGS_SX4                          (CSR_TU_RF_BASE+0x00000574)
#define ADR_READ_ONLY_FLAGS_RXADC_SARADC                 (CSR_TU_RF_BASE+0x00000578)
#define ADR_DIGITAL_ADD_ON_0                             (CSR_TU_RF_BASE+0x00000800)
#define ADR_DIGITAL_ADD_ON_1                             (CSR_TU_RF_BASE+0x00000804)
#define ADR_DIGITAL_ADD_ON_2                             (CSR_TU_RF_BASE+0x00000808)
#define ADR_DIGITAL_ADD_ON_3                             (CSR_TU_RF_BASE+0x0000080c)
#define ADR_DIGITAL_ADD_ON_4                             (CSR_TU_RF_BASE+0x00000810)
#define ADR_DIGITAL_ADD_ON_5                             (CSR_TU_RF_BASE+0x00000814)
#define ADR_DIGITAL_ADD_ON_6                             (CSR_TU_RF_BASE+0x00000818)
#define ADR_RX_DC_CAL_DDC_RATE                           (CSR_TU_RF_BASE+0x0000081c)
#define ADR_RX_SARADC_CONTROL                            (CSR_TU_RF_BASE+0x00000820)
#define ADR_SX_BT_BLE_LOW_IF_FREQ                        (CSR_TU_RF_BASE+0x00000824)
#define ADR_RF_D_CAL_TOP_1                               (CSR_TU_RF_BASE+0x00000838)
#define ADR_RF_D_CAL_TOP_2                               (CSR_TU_RF_BASE+0x0000083c)
#define ADR_RF_D_CAL_TOP_3                               (CSR_TU_RF_BASE+0x00000840)
#define ADR_RF_D_CAL_TOP_4                               (CSR_TU_RF_BASE+0x00000844)
#define ADR_RF_D_CAL_TOP_5                               (CSR_TU_RF_BASE+0x00000848)
#define ADR_RF_D_CAL_TOP_6                               (CSR_TU_RF_BASE+0x0000084c)
#define ADR_RF_D_CAL_TOP_7                               (CSR_TU_RF_BASE+0x00000850)
#define ADR_RF_D_CAL_TOP_8                               (CSR_TU_RF_BASE+0x00000854)
#define ADR_RF_D_CAL_TOP_9                               (CSR_TU_RF_BASE+0x00000858)
#define ADR_HS5W_CTRL1                                   (CSR_TU_RF_BASE+0x00000880)
#define ADR_HS5W_CTRL2                                   (CSR_TU_RF_BASE+0x00000884)
#define ADR_HS5W_CTRL3                                   (CSR_TU_RF_BASE+0x00000888)
#define ADR_RF_D_MODE_CTRL                               (CSR_TU_RF_BASE+0x0000088c)
#define ADR_HS5W_READ_OUT_1                              (CSR_TU_RF_BASE+0x00000890)
#define ADR_SX_LOCK_FREQ_1                               (CSR_TU_RF_BASE+0x0000089c)
#define ADR_SX_LOCK_FREQ_2                               (CSR_TU_RF_BASE+0x000008a0)
#define ADR_HS5W_READ_OUT_2                              (CSR_TU_RF_BASE+0x000008a8)
#define ADR_HS5W_READ_OUT_3                              (CSR_TU_RF_BASE+0x000008ac)
#define ADR_TX_IQ_COMP_2G                                (CSR_TU_RF_BASE+0x00000b00)
#define ADR_RX_IQ_COMP_2G_20_40                          (CSR_TU_RF_BASE+0x00000b08)
#define ADR_RX_IQ_COMP_2G_80                             (CSR_TU_RF_BASE+0x00000b0c)
#define ADR_RX_IQ_COMP_BT                                (CSR_TU_RF_BASE+0x00000b24)
#define ADR_WIFI_PADPD_LEARN_00                          (CSR_TU_RF_BASE+0x00000b40)
#define ADR_WIFI_PADPD_LEARN_01                          (CSR_TU_RF_BASE+0x00000b44)
#define ADR_WIFI_PADPD_LEARN_02                          (CSR_TU_RF_BASE+0x00000b48)
#define ADR_WIFI_PADPD_LEARN_03                          (CSR_TU_RF_BASE+0x00000b4c)
#define ADR_WIFI_PADPD_LEARN_04                          (CSR_TU_RF_BASE+0x00000b50)
#define ADR_WIFI_PADPD_LEARN_05                          (CSR_TU_RF_BASE+0x00000b54)
#define ADR_WIFI_PADPD_LEARN_06                          (CSR_TU_RF_BASE+0x00000b58)
#define ADR_WIFI_PADPD_LEARN_07                          (CSR_TU_RF_BASE+0x00000b5c)
#define ADR_WIFI_PADPD_LEARN_08                          (CSR_TU_RF_BASE+0x00000b60)
#define ADR_WIFI_PADPD_LEARN_09                          (CSR_TU_RF_BASE+0x00000b64)
#define ADR_WIFI_PADPD_LEARN_10                          (CSR_TU_RF_BASE+0x00000b68)
#define ADR_WIFI_PADPD_LEARN_11                          (CSR_TU_RF_BASE+0x00000b6c)
#define ADR_WIFI_PADPD_LEARN_12                          (CSR_TU_RF_BASE+0x00000b70)
#define ADR_WIFI_PADPD_LEARN_13                          (CSR_TU_RF_BASE+0x00000b74)
#define ADR_WIFI_PADPD_LEARN_14                          (CSR_TU_RF_BASE+0x00000b78)
#define ADR_WIFI_PADPD_LEARN_15                          (CSR_TU_RF_BASE+0x00000b7c)
#define ADR_WIFI_PADPD_LEARN_16                          (CSR_TU_RF_BASE+0x00000b80)
#define ADR_WIFI_PADPD_LEARN_17                          (CSR_TU_RF_BASE+0x00000b84)
#define ADR_WIFI_PADPD_LEARN_18                          (CSR_TU_RF_BASE+0x00000b88)
#define ADR_WIFI_PADPD_LEARN_19                          (CSR_TU_RF_BASE+0x00000b8c)
#define ADR_WIFI_PADPD_LEARN_20                          (CSR_TU_RF_BASE+0x00000b90)
#define ADR_WIFI_PADPD_LEARN_21                          (CSR_TU_RF_BASE+0x00000b94)
#define ADR_WIFI_PADPD_LEARN_22                          (CSR_TU_RF_BASE+0x00000b98)
#define ADR_WIFI_PADPD_LEARN_23                          (CSR_TU_RF_BASE+0x00000b9c)
#define ADR_WIFI_PADPD_LEARN_24                          (CSR_TU_RF_BASE+0x00000ba0)
#define ADR_WIFI_PADPD_LEARN_25                          (CSR_TU_RF_BASE+0x00000ba4)
#define ADR_WIFI_PADPD_LEARN_26                          (CSR_TU_RF_BASE+0x00000ba8)
#define ADR_WIFI_PADPD_LEARN_27                          (CSR_TU_RF_BASE+0x00000bac)
#define ADR_WIFI_PADPD_LEARN_28                          (CSR_TU_RF_BASE+0x00000bb0)
#define ADR_WIFI_PADPD_LEARN_29                          (CSR_TU_RF_BASE+0x00000bb4)
#define ADR_WIFI_PADPD_LEARN_30                          (CSR_TU_RF_BASE+0x00000bb8)
#define ADR_WIFI_PADPD_LEARN_31                          (CSR_TU_RF_BASE+0x00000bbc)
#define ADR_WIFI_PADPD_CAL_RX_SPEC_FFT_REG               (CSR_TU_RF_BASE+0x00000c04)
#define ADR_WIFI_PADPD_CAL_TONEGEN_REG                   (CSR_TU_RF_BASE+0x00000c08)
#define ADR_WIFI_PADPD_CAL_RX_PADPD_REG                  (CSR_TU_RF_BASE+0x00000c0c)
#define ADR_WIFI_PADPD_CAL_RX_RO                         (CSR_TU_RF_BASE+0x00000c10)
#define ADR_WIFI_PADPD_CFR                               (CSR_TU_RF_BASE+0x00000c14)
#define ADR_WIFI_PADPD_TXIQ_CLIP_REG                     (CSR_TU_RF_BASE+0x00000c40)
#define ADR_WIFI_PADPD_TXIQ_CONTROL_REG                  (CSR_TU_RF_BASE+0x00000c44)
#define ADR_WIFI_PADPD_TXIQ_DPD_DC_REG                   (CSR_TU_RF_BASE+0x00000c48)
#define ADR_WIFI_PADPD_TXIQ_DC_OFFSET_REG                (CSR_TU_RF_BASE+0x00000c4c)
#define ADR_WIFI_PADPD_2G_CONTROL_REG                    (CSR_TU_RF_BASE+0x00000d1c)
#define ADR_WIFI_PADPD_2G_GAIN_REG0                      (CSR_TU_RF_BASE+0x00000d20)
#define ADR_WIFI_PADPD_2G_GAIN_REG1                      (CSR_TU_RF_BASE+0x00000d24)
#define ADR_WIFI_PADPD_2G_GAIN_REG2                      (CSR_TU_RF_BASE+0x00000d28)
#define ADR_WIFI_PADPD_2G_GAIN_REG3                      (CSR_TU_RF_BASE+0x00000d30)
#define ADR_WIFI_PADPD_2G_GAIN_REG4                      (CSR_TU_RF_BASE+0x00000d34)
#define ADR_WIFI_PADPD_2G_GAIN_REG5                      (CSR_TU_RF_BASE+0x00000d38)
#define ADR_WIFI_PADPD_2G_GAIN_REG6                      (CSR_TU_RF_BASE+0x00000d3c)
#define ADR_WIFI_PADPD_2G_GAIN_REG7                      (CSR_TU_RF_BASE+0x00000d40)
#define ADR_WIFI_PADPD_2G_GAIN_REG8                      (CSR_TU_RF_BASE+0x00000d44)
#define ADR_WIFI_PADPD_2G_GAIN_REG9                      (CSR_TU_RF_BASE+0x00000d48)
#define ADR_WIFI_PADPD_2G_GAIN_REGA                      (CSR_TU_RF_BASE+0x00000d4c)
#define ADR_WIFI_PADPD_2G_GAIN_REGB                      (CSR_TU_RF_BASE+0x00000d50)
#define ADR_WIFI_PADPD_2G_GAIN_REGC                      (CSR_TU_RF_BASE+0x00000d54)
#define ADR_WIFI_PADPD_2G_BB_GAIN_REG                    (CSR_TU_RF_BASE+0x00000dac)
#define ADR_WIFI_NEW_PADPD_AMP_REG0                      (CSR_TU_RF_BASE+0x00000dc0)
#define ADR_WIFI_NEW_PADPD_AMP_REG1                      (CSR_TU_RF_BASE+0x00000dc4)
#define ADR_WIFI_NEW_PADPD_AMP_REG2                      (CSR_TU_RF_BASE+0x00000dc8)
#define ADR_WIFI_NEW_PADPD_AMP_REG3                      (CSR_TU_RF_BASE+0x00000dcc)
#define ADR_WIFI_NEW_PADPD_AMP_REG4                      (CSR_TU_RF_BASE+0x00000dd0)
#define ADR_WIFI_NEW_PADPD_AMP_REG5                      (CSR_TU_RF_BASE+0x00000dd4)
#define ADR_WIFI_NEW_PADPD_AMP_REG6                      (CSR_TU_RF_BASE+0x00000dd8)
#define ADR_WIFI_NEW_PADPD_AMP_REG7                      (CSR_TU_RF_BASE+0x00000ddc)
#define ADR_WIFI_NEW_PADPD_AMP_REG8                      (CSR_TU_RF_BASE+0x00000de0)
#define ADR_WIFI_NEW_PADPD_AMP_REG9                      (CSR_TU_RF_BASE+0x00000de4)
#define ADR_WIFI_NEW_PADPD_AMP_REGA                      (CSR_TU_RF_BASE+0x00000de8)
#define ADR_WIFI_NEW_PADPD_AMP_REGB                      (CSR_TU_RF_BASE+0x00000dec)
#define ADR_WIFI_NEW_PADPD_AMP_REGC                      (CSR_TU_RF_BASE+0x00000df0)
#define ADR_WIFI_NEW_PADPD_AMP_REGD                      (CSR_TU_RF_BASE+0x00000df4)
#define ADR_WIFI_NEW_PADPD_AMP_REGE                      (CSR_TU_RF_BASE+0x00000df8)
#define ADR_WIFI_NEW_PADPD_AMP_REGF                      (CSR_TU_RF_BASE+0x00000dfc)
#define ADR_WIFI_NEW_PADPD_GAIN_REG0                     (CSR_TU_RF_BASE+0x00000e00)
#define ADR_WIFI_NEW_PADPD_GAIN_REG1                     (CSR_TU_RF_BASE+0x00000e04)
#define ADR_WIFI_NEW_PADPD_GAIN_REG2                     (CSR_TU_RF_BASE+0x00000e08)
#define ADR_WIFI_NEW_PADPD_GAIN_REG3                     (CSR_TU_RF_BASE+0x00000e0c)
#define ADR_WIFI_NEW_PADPD_GAIN_REG4                     (CSR_TU_RF_BASE+0x00000e10)
#define ADR_WIFI_NEW_PADPD_GAIN_REG5                     (CSR_TU_RF_BASE+0x00000e14)
#define ADR_WIFI_NEW_PADPD_GAIN_REG6                     (CSR_TU_RF_BASE+0x00000e18)
#define ADR_WIFI_NEW_PADPD_GAIN_REG7                     (CSR_TU_RF_BASE+0x00000e1c)
#define ADR_WIFI_NEW_PADPD_GAIN_REG8                     (CSR_TU_RF_BASE+0x00000e20)
#define ADR_WIFI_NEW_PADPD_GAIN_REG9                     (CSR_TU_RF_BASE+0x00000e24)
#define ADR_WIFI_NEW_PADPD_GAIN_REGA                     (CSR_TU_RF_BASE+0x00000e28)
#define ADR_WIFI_NEW_PADPD_GAIN_REGB                     (CSR_TU_RF_BASE+0x00000e2c)
#define ADR_WIFI_NEW_PADPD_GAIN_REGC                     (CSR_TU_RF_BASE+0x00000e30)
#define ADR_WIFI_NEW_PADPD_GAIN_REGD                     (CSR_TU_RF_BASE+0x00000e34)
#define ADR_WIFI_NEW_PADPD_GAIN_REGE                     (CSR_TU_RF_BASE+0x00000e38)
#define ADR_WIFI_NEW_PADPD_GAIN_REGF                     (CSR_TU_RF_BASE+0x00000e3c)
#define ADR_WIFI_NEW_PADPD_SLOPE_REG0                    (CSR_TU_RF_BASE+0x00000e40)
#define ADR_WIFI_NEW_PADPD_SLOPE_REG1                    (CSR_TU_RF_BASE+0x00000e44)
#define ADR_WIFI_NEW_PADPD_SLOPE_REG2                    (CSR_TU_RF_BASE+0x00000e48)
#define ADR_WIFI_NEW_PADPD_SLOPE_REG3                    (CSR_TU_RF_BASE+0x00000e4c)
#define ADR_WIFI_NEW_PADPD_SLOPE_REG4                    (CSR_TU_RF_BASE+0x00000e50)
#define ADR_WIFI_NEW_PADPD_SLOPE_REG5                    (CSR_TU_RF_BASE+0x00000e54)
#define ADR_WIFI_NEW_PADPD_SLOPE_REG6                    (CSR_TU_RF_BASE+0x00000e58)
#define ADR_WIFI_NEW_PADPD_SLOPE_REG7                    (CSR_TU_RF_BASE+0x00000e5c)
#define ADR_WIFI_NEW_PADPD_SLOPE_REG8                    (CSR_TU_RF_BASE+0x00000e60)
#define ADR_WIFI_NEW_PADPD_SLOPE_REG9                    (CSR_TU_RF_BASE+0x00000e64)
#define ADR_WIFI_NEW_PADPD_SLOPE_REGA                    (CSR_TU_RF_BASE+0x00000e68)
#define ADR_WIFI_NEW_PADPD_SLOPE_REGB                    (CSR_TU_RF_BASE+0x00000e6c)
#define ADR_WIFI_NEW_PADPD_SLOPE_REGC                    (CSR_TU_RF_BASE+0x00000e70)
#define ADR_WIFI_NEW_PADPD_SLOPE_REGD                    (CSR_TU_RF_BASE+0x00000e74)
#define ADR_WIFI_NEW_PADPD_SLOPE_REGE                    (CSR_TU_RF_BASE+0x00000e78)
#define ADR_WIFI_NEW_PADPD_SLOPE_REGF                    (CSR_TU_RF_BASE+0x00000e7c)
#define ADR_WIFI_NEW_PADPD_PHASE_REG0                    (CSR_TU_RF_BASE+0x00000e80)
#define ADR_WIFI_NEW_PADPD_PHASE_REG1                    (CSR_TU_RF_BASE+0x00000e84)
#define ADR_WIFI_NEW_PADPD_PHASE_REG2                    (CSR_TU_RF_BASE+0x00000e88)
#define ADR_WIFI_NEW_PADPD_PHASE_REG3                    (CSR_TU_RF_BASE+0x00000e8c)
#define ADR_WIFI_NEW_PADPD_PHASE_REG4                    (CSR_TU_RF_BASE+0x00000e90)
#define ADR_WIFI_NEW_PADPD_PHASE_REG5                    (CSR_TU_RF_BASE+0x00000e94)
#define ADR_WIFI_NEW_PADPD_PHASE_REG6                    (CSR_TU_RF_BASE+0x00000e98)
#define ADR_WIFI_NEW_PADPD_PHASE_REG7                    (CSR_TU_RF_BASE+0x00000e9c)
#define ADR_WIFI_NEW_PADPD_PHASE_REG8                    (CSR_TU_RF_BASE+0x00000ea0)
#define ADR_WIFI_NEW_PADPD_PHASE_REG9                    (CSR_TU_RF_BASE+0x00000ea4)
#define ADR_WIFI_NEW_PADPD_PHASE_REGA                    (CSR_TU_RF_BASE+0x00000ea8)
#define ADR_WIFI_NEW_PADPD_PHASE_REGB                    (CSR_TU_RF_BASE+0x00000eac)
#define ADR_WIFI_NEW_PADPD_PHASE_REGC                    (CSR_TU_RF_BASE+0x00000eb0)
#define ADR_WIFI_NEW_PADPD_PHASE_REGD                    (CSR_TU_RF_BASE+0x00000eb4)
#define ADR_WIFI_NEW_PADPD_PHASE_REGE                    (CSR_TU_RF_BASE+0x00000eb8)
#define ADR_WIFI_NEW_PADPD_PHASE_REGF                    (CSR_TU_RF_BASE+0x00000ebc)
#define ADR_WIFI_NEW_PADPD_CTRL0                         (CSR_TU_RF_BASE+0x00000ec0)
#define ADR_WIFI_NEW_PADPD_CTRL1                         (CSR_TU_RF_BASE+0x00000ec4)
#define ADR_WIFI_NEW_PADPD_CTRL2                         (CSR_TU_RF_BASE+0x00000ec8)
#define ADR_FMC150_CDCE_REG_0                            (CSR_TU_RF_BASE+0x00000f40)
#define ADR_FMC150_CDCE_REG_1                            (CSR_TU_RF_BASE+0x00000f44)
#define ADR_FMC150_CDCE_REG_2                            (CSR_TU_RF_BASE+0x00000f48)
#define ADR_FMC150_CDCE_REG_3                            (CSR_TU_RF_BASE+0x00000f4c)
#define ADR_FMC150_CDCE_REG_4                            (CSR_TU_RF_BASE+0x00000f50)
#define ADR_FMC150_CDCE_REG_5                            (CSR_TU_RF_BASE+0x00000f54)
#define ADR_FMC150_CDCE_REG_6                            (CSR_TU_RF_BASE+0x00000f58)
#define ADR_FMC150_CDCE_REG_7                            (CSR_TU_RF_BASE+0x00000f5c)
#define ADR_FMC150_CDCE_REG_8                            (CSR_TU_RF_BASE+0x00000f60)
#define ADR_FMC150_CDCE_REG_9                            (CSR_TU_RF_BASE+0x00000f64)
#define ADR_FMC150_CDCE_REG_A                            (CSR_TU_RF_BASE+0x00000f68)
#define ADR_FMC150_CDCE_REG_B                            (CSR_TU_RF_BASE+0x00000f6c)
#define ADR_FMC150_CDCE_REG_C                            (CSR_TU_RF_BASE+0x00000f70)
#define ADR_FMC150_CDCE_REG_TRIG                         (CSR_TU_RF_BASE+0x00000f74)
#define ADR_RF_DIG_ID                                    (CSR_TU_RF_BASE+0x00000fc0)
#define ADR_WIFI_PADPD_RESERVED_REG                      (CSR_TU_RF_BASE+0x00000ffc)
// CSR_TU_PMU
#define ADR_PMU_XO_REGISTER                              (CSR_TU_PMU_BASE+0x00000000)
#define ADR_PMU_FDB_REGISTER                             (CSR_TU_PMU_BASE+0x00000004)
#define ADR_PMU_FDB_XO_REGISTER2                         (CSR_TU_PMU_BASE+0x00000008)
#define ADR_PMU_DCDC                                     (CSR_TU_PMU_BASE+0x0000000c)
#define ADR_PMU_DLDO_AND_DCDC                            (CSR_TU_PMU_BASE+0x00000010)
#define ADR_PMU_DPLL_TOP_REGISTER_1                      (CSR_TU_PMU_BASE+0x00000014)
#define ADR_DPLL_TOP_REGISTER_2                          (CSR_TU_PMU_BASE+0x00000018)
#define ADR_PMU_DPLL_CKT_REGISTER                        (CSR_TU_PMU_BASE+0x0000001c)
#define ADR_PMU_DPLL_FB_DIVISION_REGISTERS               (CSR_TU_PMU_BASE+0x00000020)
#define ADR_PMU_SLEEP_MODE_REGISTERS                     (CSR_TU_PMU_BASE+0x00000024)
#define ADR_PMU_RTC32_REGISTER_1                         (CSR_TU_PMU_BASE+0x00000028)
#define ADR_PMU_RTC32_REGISTER_2                         (CSR_TU_PMU_BASE+0x0000002c)
#define ADR_PMU_READ_ONLY_FLAGS_FDBXO                    (CSR_TU_PMU_BASE+0x00000030)
#define ADR_PMU_READ_ONLY_FLAGS_RTC32_1                  (CSR_TU_PMU_BASE+0x00000034)
#define ADR_PMU_READ_ONLY_FLAGS_RTC32_2                  (CSR_TU_PMU_BASE+0x00000040)
#define ADR_PMU_INT_RF_DEBUG_MASK                        (CSR_TU_PMU_BASE+0x00000044)
#define ADR_PMU_RTC32_CAL_RESULT                         (CSR_TU_PMU_BASE+0x00000048)
#define ADR_PMU_SLEEP_REG_1                              (CSR_TU_PMU_BASE+0x00000058)
#define ADR_PMU_SLEEP_REG_2                              (CSR_TU_PMU_BASE+0x0000005c)
#define ADR_PMU_RTC_REG_0                                (CSR_TU_PMU_BASE+0x00000060)
#define ADR_PMU_RTC_REG_1                                (CSR_TU_PMU_BASE+0x00000064)
#define ADR_PMU_RTC_REG_2                                (CSR_TU_PMU_BASE+0x00000068)
#define ADR_PMU_RTC_REG_3                                (CSR_TU_PMU_BASE+0x0000006c)
#define ADR_PMU_PAD_MUX                                  (CSR_TU_PMU_BASE+0x00000070)
#define ADR_PMU_CTRL_REG                                 (CSR_TU_PMU_BASE+0x0000007c)
#define ADR_PMU_STATE_REG                                (CSR_TU_PMU_BASE+0x00000080)
#define ADR_PMU_DTIM_TIMER_00                            (CSR_TU_PMU_BASE+0x00000094)
#define ADR_PMU_DTIM_TIMER_01                            (CSR_TU_PMU_BASE+0x00000098)
#define ADR_PMU_DTIM_TIMER_02                            (CSR_TU_PMU_BASE+0x0000009c)
#define ADR_PMU_DTIM_TIMER_03                            (CSR_TU_PMU_BASE+0x000000a0)
#define ADR_PMU_DTIM_TIMER_04                            (CSR_TU_PMU_BASE+0x000000a4)
#define ADR_PMU_DTIM_TIMER_05                            (CSR_TU_PMU_BASE+0x000000a8)
#define ADR_PMU_RC32K_PHASE_MONITOR                      (CSR_TU_PMU_BASE+0x000000ac)
#define ADR_PMU_RF_DEBUG_00                              (CSR_TU_PMU_BASE+0x000000b0)
#define ADR_PMU_RAM_00                                   (CSR_TU_PMU_BASE+0x000000c0)
#define ADR_PMU_RAM_01                                   (CSR_TU_PMU_BASE+0x000000c4)
#define ADR_PMU_RAM_02                                   (CSR_TU_PMU_BASE+0x000000c8)
#define ADR_PMU_RAM_03                                   (CSR_TU_PMU_BASE+0x000000cc)
#define ADR_PMU_RAM_04                                   (CSR_TU_PMU_BASE+0x000000d0)
#define ADR_PMU_RAM_05                                   (CSR_TU_PMU_BASE+0x000000d4)
#define ADR_PMU_RAM_06                                   (CSR_TU_PMU_BASE+0x000000d8)
#define ADR_PMU_RAM_07                                   (CSR_TU_PMU_BASE+0x000000dc)
#define ADR_PMU_RAM_08                                   (CSR_TU_PMU_BASE+0x000000e0)
#define ADR_PMU_RAM_09                                   (CSR_TU_PMU_BASE+0x000000e4)
#define ADR_PMU_RAM_10                                   (CSR_TU_PMU_BASE+0x000000e8)
#define ADR_PMU_RAM_11                                   (CSR_TU_PMU_BASE+0x000000ec)
#define ADR_PMU_RAM_12                                   (CSR_TU_PMU_BASE+0x000000f0)
#define ADR_PMU_RAM_13                                   (CSR_TU_PMU_BASE+0x000000f4)
#define ADR_PMU_RAM_14                                   (CSR_TU_PMU_BASE+0x000000f8)
#define ADR_PMU_SLEEP_RO                                 (CSR_TU_PMU_BASE+0x000000fc)
// CSR_TU_PHY
#define ADR_WIFI_PHY_COMMON_SYS_REG                      (CSR_TU_PHY_BASE+0x00000000)
#define ADR_WIFI_PHY_COMMON_ENABLE_REG                   (CSR_TU_PHY_BASE+0x00000004)
#define ADR_WIFI_PHY_COMMON_VERSION_REG                  (CSR_TU_PHY_BASE+0x00000008)
#define ADR_WIFI_PHY_COMMON_DES_REG0                     (CSR_TU_PHY_BASE+0x0000000c)
#define ADR_WIFI_PHY_COMMON_DES_REG1                     (CSR_TU_PHY_BASE+0x00000010)
#define ADR_WIFI_PHY_COMMON_DES_REG2                     (CSR_TU_PHY_BASE+0x00000014)
#define ADR_WIFI_PHY_COMMON_DES_REG3                     (CSR_TU_PHY_BASE+0x00000018)
#define ADR_WIFI_PHY_COMMON_DES_REG4                     (CSR_TU_PHY_BASE+0x0000001c)
#define ADR_WIFI_PHY_COMMON_TX_CONTROL                   (CSR_TU_PHY_BASE+0x00000020)
#define ADR_WIFI_PHY_COMMON_DES_REG5                     (CSR_TU_PHY_BASE+0x00000024)
#define ADR_WIFI_PHY_COMMON_DES_REG6                     (CSR_TU_PHY_BASE+0x00000028)
#define ADR_WIFI_PHY_COMMON_RFAGC_REG0                   (CSR_TU_PHY_BASE+0x0000002c)
#define ADR_WIFI_PHY_COMMON_RFAGC_REG1                   (CSR_TU_PHY_BASE+0x00000030)
#define ADR_WIFI_PHY_COMMON_RFAGC_REG2                   (CSR_TU_PHY_BASE+0x00000034)
#define ADR_WIFI_PHY_COMMON_RFAGC_REG3                   (CSR_TU_PHY_BASE+0x00000038)
#define ADR_WIFI_PHY_COMMON_RFAGC_REG4                   (CSR_TU_PHY_BASE+0x0000003c)
#define ADR_WIFI_PHY_COMMON_11B_DAGC_REG0                (CSR_TU_PHY_BASE+0x00000040)
#define ADR_WIFI_PHY_COMMON_11B_DAGC_REG1                (CSR_TU_PHY_BASE+0x00000044)
#define ADR_WIFI_PHY_COMMON_11GN20_DAGC_REG0             (CSR_TU_PHY_BASE+0x00000048)
#define ADR_WIFI_PHY_COMMON_11GN20_DAGC_REG1             (CSR_TU_PHY_BASE+0x0000004c)
#define ADR_WIFI_PHY_COMMON_11BGN_DIGPWR_REG             (CSR_TU_PHY_BASE+0x00000050)
#define ADR_WIFI_PHY_COMMON_RFAGC_RO00                   (CSR_TU_PHY_BASE+0x00000054)
#define ADR_WIFI_PHY_COMMON_RFAGC_RO01                   (CSR_TU_PHY_BASE+0x00000058)
#define ADR_WIFI_PHY_COMMON_RFAGC_RO02                   (CSR_TU_PHY_BASE+0x0000005c)
#define ADR_WIFI_PHY_COMMON_RXDC                         (CSR_TU_PHY_BASE+0x00000060)
#define ADR_WIFI_PHY_COMMON_RXDC_RO                      (CSR_TU_PHY_BASE+0x00000064)
#define ADR_WIFI_PHY_COMMON_RSSI_TBUS_REG                (CSR_TU_PHY_BASE+0x00000080)
#define ADR_WIFI_PHY_COMMON_EDCCA_TH_2ND_REG             (CSR_TU_PHY_BASE+0x00000084)
#define ADR_WIFI_PHY_COMMON_RX_EN_CNT_REG                (CSR_TU_PHY_BASE+0x00000088)
#define ADR_WIFI_PHY_COMMON_EDCCA_0                      (CSR_TU_PHY_BASE+0x0000008c)
#define ADR_WIFI_PHY_COMMON_EDCCA_1                      (CSR_TU_PHY_BASE+0x00000090)
#define ADR_WIFI_PHY_COMMON_EDCCA_2                      (CSR_TU_PHY_BASE+0x00000094)
#define ADR_WIFI_PHY_COMMON_TX_LENGTH_CNT_REG0           (CSR_TU_PHY_BASE+0x000000a0)
#define ADR_WIFI_PHY_COMMON_TX_LENGTH_CNT_REG1           (CSR_TU_PHY_BASE+0x000000a4)
#define ADR_WIFI_PHY_COMMON_RX_LENGTH_CNT_REG0           (CSR_TU_PHY_BASE+0x000000a8)
#define ADR_WIFI_PHY_COMMON_RX_LENGTH_CNT_REG1           (CSR_TU_PHY_BASE+0x000000ac)
#define ADR_WIFI_PHY_COMMON_TX_LENGTH_CNT_RO             (CSR_TU_PHY_BASE+0x000000b0)
#define ADR_WIFI_PHY_COMMON_RX_LENGTH_CNT_RO             (CSR_TU_PHY_BASE+0x000000b4)
#define ADR_WIFI_PHY_COMMON_P_EDCCA_TH2                  (CSR_TU_PHY_BASE+0x000000c0)
#define ADR_WIFI_PHY_COMMON_S_EDCCA_TH2                  (CSR_TU_PHY_BASE+0x000000c4)
#define ADR_WIFI_PHY_COMMON_TRX_TYPE_CNT_REG             (CSR_TU_PHY_BASE+0x000000fc)
#define ADR_WIFI_PHY_COMMON_TRX_TYPE_CNT_RO              (CSR_TU_PHY_BASE+0x00000100)
#define ADR_WIFI_PHY_COMMON_TX_PKT_GEN_RO                (CSR_TU_PHY_BASE+0x00000104)
#define ADR_WIFI_PHY_COMMON_11GN40_DAGC_REG0             (CSR_TU_PHY_BASE+0x0000012c)
#define ADR_WIFI_PHY_COMMON_11GN40_DAGC_REG1             (CSR_TU_PHY_BASE+0x00000130)
#define ADR_WIFI_PHY_COMMON_11GN_DAGC_INI_REG            (CSR_TU_PHY_BASE+0x00000134)
#define ADR_WIFI_PHY_COMMON_MAC_PKT_REG_0                (CSR_TU_PHY_BASE+0x00000140)
#define ADR_WIFI_PHY_COMMON_MAC_PKT_REG_1                (CSR_TU_PHY_BASE+0x00000144)
#define ADR_WIFI_PHY_COMMON_MAC_PKT_REG_2                (CSR_TU_PHY_BASE+0x00000148)
#define ADR_WIFI_PHY_COMMON_MAC_PKT_REG_3                (CSR_TU_PHY_BASE+0x0000014c)
#define ADR_WIFI_PHY_COMMON_MAC_PKT_REG_4                (CSR_TU_PHY_BASE+0x00000150)
#define ADR_WIFI_PHY_COMMON_MAC_PKT_REG_5                (CSR_TU_PHY_BASE+0x00000154)
#define ADR_WIFI_PHY_COMMON_MAC_PKT_REG_6                (CSR_TU_PHY_BASE+0x00000158)
#define ADR_WIFI_PHY_COMMON_MAC_PKT_REG_7                (CSR_TU_PHY_BASE+0x0000015c)
#define ADR_WIFI_PHY_COMMON_MAC_PKT_REG_8                (CSR_TU_PHY_BASE+0x00000160)
#define ADR_WIFI_PHY_COMMON_MAC_PKT_REG_9                (CSR_TU_PHY_BASE+0x00000164)
#define ADR_WIFI_PHY_COMMON_MAC_PKT_REG_A                (CSR_TU_PHY_BASE+0x00000168)
#define ADR_WIFI_PHY_COMMON_BB_RF_PWR_CTRL_REG           (CSR_TU_PHY_BASE+0x0000016c)
#define ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11B_EXT         (CSR_TU_PHY_BASE+0x00000170)
#define ADR_WIFI_PHY_COMMON_RF_PWR_REG_11B_EXT           (CSR_TU_PHY_BASE+0x00000174)
#define ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11G_0           (CSR_TU_PHY_BASE+0x00000178)
#define ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11G_1           (CSR_TU_PHY_BASE+0x0000017c)
#define ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_0         (CSR_TU_PHY_BASE+0x00000180)
#define ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_1         (CSR_TU_PHY_BASE+0x00000184)
#define ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_0         (CSR_TU_PHY_BASE+0x00000188)
#define ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_1         (CSR_TU_PHY_BASE+0x0000018c)
#define ADR_WIFI_PHY_COMMON_RF_PWR_REG_1                 (CSR_TU_PHY_BASE+0x00000194)
#define ADR_WIFI_PHY_COMMON_RF_PWR_REG_2                 (CSR_TU_PHY_BASE+0x00000198)
#define ADR_WIFI_PHY_COMMON_RF_PWR_REG_3                 (CSR_TU_PHY_BASE+0x0000019c)
#define ADR_WIFI_RF_PHY_SETTING_VERSION                  (CSR_TU_PHY_BASE+0x000001a0)
#define ADR_WIFI_PHY_COMMON_RX_MON_0                     (CSR_TU_PHY_BASE+0x000001c0)
#define ADR_WIFI_PHY_COMMON_RX_MON_1                     (CSR_TU_PHY_BASE+0x000001c4)
#define ADR_WIFI_PHY_COMMON_RX_MON_2                     (CSR_TU_PHY_BASE+0x000001c8)
#define ADR_WIFI_PHY_COMMON_RX_MON_3                     (CSR_TU_PHY_BASE+0x000001cc)
#define ADR_WIFI_PHY_COMMON_RX_MON_4                     (CSR_TU_PHY_BASE+0x000001d0)
#define ADR_WIFI_PHY_COMMON_RX_MON_5                     (CSR_TU_PHY_BASE+0x000001d4)
#define ADR_WIFI_PHY_COMMON_RX_MON_6                     (CSR_TU_PHY_BASE+0x000001d8)
#define ADR_WIFI_PHY_COMMON_RX_MON_7                     (CSR_TU_PHY_BASE+0x000001dc)
#define ADR_WIFI_PHY_COMMON_RX_MON_8                     (CSR_TU_PHY_BASE+0x000001e0)
#define ADR_WIFI_PHY_COMMON_RX_TMR_MON_RO                (CSR_TU_PHY_BASE+0x000001e4)
#define ADR_WIFI_PHY_COMMON_RX_BKN_MON_RO                (CSR_TU_PHY_BASE+0x000001e8)
#define ADR_WIFI_PHY_COMMON_RX_TIM_CTRL                  (CSR_TU_PHY_BASE+0x000001ec)
#define ADR_WIFI_PHY_COMMON_RX_TIM_RO_0                  (CSR_TU_PHY_BASE+0x000001f0)
#define ADR_WIFI_PHY_COMMON_RX_TIM_RO_1                  (CSR_TU_PHY_BASE+0x000001f4)
#define ADR_WIFI_PHY_COMMON_RX_TIM_RO_2                  (CSR_TU_PHY_BASE+0x000001f8)
#define ADR_WIFI_PHY_COMMON_RX_LP_CTRL                   (CSR_TU_PHY_BASE+0x000001fc)
#define ADR_WIFI_PHY_COMMON_MAC_IF_CNT_CTRL              (CSR_TU_PHY_BASE+0x00000200)
#define ADR_WIFI_PHY_COMMON_MAC_IF_CNT_RO                (CSR_TU_PHY_BASE+0x00000204)
#define ADR_WIFI_PHY_COMMON_RX_TIM_RO_3                  (CSR_TU_PHY_BASE+0x00000208)
#define ADR_WIFI_PHY_COMMON_RX_TIM_RO_4                  (CSR_TU_PHY_BASE+0x0000020c)
#define ADR_WIFI_PHY_COMMON_RF_CH_RO                     (CSR_TU_PHY_BASE+0x00000210)
#define ADR_WIFI_PHY_COMMON_RX_FFT_MEM_BIST_REG          (CSR_TU_PHY_BASE+0x00000220)
#define ADR_WIFI_PHY_AUDIO_CLK_CTRL                      (CSR_TU_PHY_BASE+0x00000240)
#define ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG0_              (CSR_TU_PHY_BASE+0x00000244)
#define ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG1               (CSR_TU_PHY_BASE+0x00000248)
#define ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG2_              (CSR_TU_PHY_BASE+0x0000024c)
#define ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG3_              (CSR_TU_PHY_BASE+0x00000250)
#define ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG4               (CSR_TU_PHY_BASE+0x00000254)
#define ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG5               (CSR_TU_PHY_BASE+0x00000258)
#define ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG6_              (CSR_TU_PHY_BASE+0x0000025c)
#define ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG7               (CSR_TU_PHY_BASE+0x00000260)
#define ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG8               (CSR_TU_PHY_BASE+0x00000264)
#define ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG9               (CSR_TU_PHY_BASE+0x00000268)
#define ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO00               (CSR_TU_PHY_BASE+0x0000026c)
#define ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO01               (CSR_TU_PHY_BASE+0x00000270)
#define ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO02               (CSR_TU_PHY_BASE+0x00000274)
#define ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO03               (CSR_TU_PHY_BASE+0x00000278)
#define ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04               (CSR_TU_PHY_BASE+0x0000027c)
#define ADR_WIFI_PHY_COMMON_CSI_MON_0                    (CSR_TU_PHY_BASE+0x00000280)
#define ADR_WIFI_PHY_COMMON_CSI_MON_1                    (CSR_TU_PHY_BASE+0x00000284)
#define ADR_WIFI_PHY_COMMON_CSI_MON_2                    (CSR_TU_PHY_BASE+0x00000288)
#define ADR_WIFI_PHY_COMMON_CSI_MON_3                    (CSR_TU_PHY_BASE+0x0000028c)
#define ADR_WIFI_PHY_COMMON_CSI_MON_4                    (CSR_TU_PHY_BASE+0x00000290)
#define ADR_WIFI_PHY_COMMON_CSI_MON_5                    (CSR_TU_PHY_BASE+0x00000294)
#define ADR_WIFI_PHY_COMMON_CSI_MON_6                    (CSR_TU_PHY_BASE+0x00000298)
#define ADR_WIFI_PHY_COMMON_CSI_MON_7                    (CSR_TU_PHY_BASE+0x0000029c)
#define ADR_WIFI_PHY_COMMON_CSI_MON_8                    (CSR_TU_PHY_BASE+0x000002a0)
#define ADR_WIFI_PHY_COMMON_CSI_MON_9                    (CSR_TU_PHY_BASE+0x000002a4)
#define ADR_WIFI_PHY_COMMON_CSI_MON_A                    (CSR_TU_PHY_BASE+0x000002a8)
#define ADR_WIFI_PHY_COMMON_CSI_MON_B                    (CSR_TU_PHY_BASE+0x000002ac)
#define ADR_WIFI_PHY_COMMON_CSI_MON_C                    (CSR_TU_PHY_BASE+0x000002b0)
#define ADR_WIFI_PHY_COMMON_CSI_MON_D                    (CSR_TU_PHY_BASE+0x000002b4)
#define ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR1_LSB       (CSR_TU_PHY_BASE+0x000002b8)
#define ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR1_MSB       (CSR_TU_PHY_BASE+0x000002bc)
#define ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR2_LSB       (CSR_TU_PHY_BASE+0x000002c0)
#define ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR2_MSB       (CSR_TU_PHY_BASE+0x000002c4)
#define ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR3_LSB       (CSR_TU_PHY_BASE+0x000002c8)
#define ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR3_MSB       (CSR_TU_PHY_BASE+0x000002cc)
#define ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR1_LSB        (CSR_TU_PHY_BASE+0x000002d0)
#define ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR1_MSB        (CSR_TU_PHY_BASE+0x000002d4)
#define ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR2_LSB        (CSR_TU_PHY_BASE+0x000002d8)
#define ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR2_MSB        (CSR_TU_PHY_BASE+0x000002dc)
#define ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR3_LSB        (CSR_TU_PHY_BASE+0x000002e0)
#define ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR3_MSB        (CSR_TU_PHY_BASE+0x000002e4)
#define ADR_WIFI_PHY_SSID_STAT_CNT                       (CSR_TU_PHY_BASE+0x000002e8)
#define ADR_WIFI_PHY_RX_AGC_NEW_STATUS_RO                (CSR_TU_PHY_BASE+0x000003b8)
#define ADR_WIFI_PHY_RX_AGC_STATUS_RO                    (CSR_TU_PHY_BASE+0x000003bc)
#define ADR_WIFI_PHY_COMMON_TOP_STATUS_RO                (CSR_TU_PHY_BASE+0x000003c0)
#define ADR_WIFI_PHY_COMMON_TOP_INTRUP_VEC_RO            (CSR_TU_PHY_BASE+0x000003c4)
#define ADR_WIFI_PHY_COMMON_RESERVED_REG                 (CSR_TU_PHY_BASE+0x000003fc)
#define ADR_WIFI_11B_TX_FIL_00                           (CSR_TU_PHY_BASE+0x00000400)
#define ADR_WIFI_11B_TX_FIL_01                           (CSR_TU_PHY_BASE+0x00000404)
#define ADR_WIFI_11B_TX_FIL_02                           (CSR_TU_PHY_BASE+0x00000408)
#define ADR_WIFI_11B_TX_FIL_03                           (CSR_TU_PHY_BASE+0x0000040c)
#define ADR_WIFI_11B_TX_FIL_04                           (CSR_TU_PHY_BASE+0x00000410)
#define ADR_WIFI_11B_TX_FIL_05                           (CSR_TU_PHY_BASE+0x00000414)
#define ADR_WIFI_11B_TX_FIL_06                           (CSR_TU_PHY_BASE+0x00000418)
#define ADR_WIFI_11B_TX_FIL_07                           (CSR_TU_PHY_BASE+0x0000041c)
#define ADR_WIFI_11B_TX_FIL_08                           (CSR_TU_PHY_BASE+0x00000420)
#define ADR_WIFI_11B_TX_FIL_09                           (CSR_TU_PHY_BASE+0x00000424)
#define ADR_WIFI_11B_TX_FIL_10                           (CSR_TU_PHY_BASE+0x00000428)
#define ADR_WIFI_11B_TX_FIL_11                           (CSR_TU_PHY_BASE+0x0000042c)
#define ADR_WIFI_11B_TX_FIL_12                           (CSR_TU_PHY_BASE+0x00000430)
#define ADR_WIFI_11B_TX_FIL_13                           (CSR_TU_PHY_BASE+0x00000434)
#define ADR_WIFI_11B_TX_FIL_14                           (CSR_TU_PHY_BASE+0x00000438)
#define ADR_WIFI_11B_TX_FIL_15                           (CSR_TU_PHY_BASE+0x0000043c)
#define ADR_WIFI_11B_TX_FIL_16                           (CSR_TU_PHY_BASE+0x00000440)
#define ADR_WIFI_11B_TX_FIL_17                           (CSR_TU_PHY_BASE+0x00000444)
#define ADR_WIFI_11B_TX_FIL_18                           (CSR_TU_PHY_BASE+0x00000448)
#define ADR_WIFI_11B_TX_FIL_19                           (CSR_TU_PHY_BASE+0x0000044c)
#define ADR_WIFI_11B_TX_FIL_20                           (CSR_TU_PHY_BASE+0x00000450)
#define ADR_WIFI_11B_TX_FIL_21                           (CSR_TU_PHY_BASE+0x00000454)
#define ADR_WIFI_11B_TX_FIL_22                           (CSR_TU_PHY_BASE+0x00000458)
#define ADR_WIFI_11B_TX_FIL_23                           (CSR_TU_PHY_BASE+0x0000045c)
#define ADR_WIFI_11B_TX_FIL_24                           (CSR_TU_PHY_BASE+0x00000460)
#define ADR_WIFI_11B_TX_FIL_25                           (CSR_TU_PHY_BASE+0x00000464)
#define ADR_WIFI_11B_TX_FIL_26                           (CSR_TU_PHY_BASE+0x00000468)
#define ADR_WIFI_11B_TX_FIL_27                           (CSR_TU_PHY_BASE+0x0000046c)
#define ADR_WIFI_11B_TX_FIL_28                           (CSR_TU_PHY_BASE+0x00000470)
#define ADR_WIFI_11B_TX_FIL_29                           (CSR_TU_PHY_BASE+0x00000474)
#define ADR_WIFI_11B_TX_FIL_30                           (CSR_TU_PHY_BASE+0x00000478)
#define ADR_WIFI_11B_TX_FIL_31                           (CSR_TU_PHY_BASE+0x0000047c)
#define ADR_WIFI_11B_TX_FIL_32                           (CSR_TU_PHY_BASE+0x00000480)
#define ADR_WIFI_11B_TX_FIL_33                           (CSR_TU_PHY_BASE+0x00000484)
#define ADR_WIFI_11B_TX_FIL_34                           (CSR_TU_PHY_BASE+0x00000488)
#define ADR_WIFI_11B_TX_FIL_35                           (CSR_TU_PHY_BASE+0x0000048c)
#define ADR_WIFI_11B_TX_FIL_36                           (CSR_TU_PHY_BASE+0x00000490)
#define ADR_WIFI_11B_TX_FIL_37                           (CSR_TU_PHY_BASE+0x00000494)
#define ADR_WIFI_11B_TX_FIL_38                           (CSR_TU_PHY_BASE+0x00000498)
#define ADR_WIFI_11B_TX_FIL_39                           (CSR_TU_PHY_BASE+0x0000049c)
#define ADR_WIFI_11B_TX_FIL_40                           (CSR_TU_PHY_BASE+0x000004a0)
#define ADR_WIFI_11B_TX_BB_RAMP_REG                      (CSR_TU_PHY_BASE+0x000004b4)
#define ADR_WIFI_11B_TX_PKT_CNT_SENT_REG                 (CSR_TU_PHY_BASE+0x000007c0)
#define ADR_WIFI_11B_TX_DEBUG_SEL_REG                    (CSR_TU_PHY_BASE+0x000007f8)
#define ADR_WIFI_11B_TX_RESERVED_REG                     (CSR_TU_PHY_BASE+0x000007fc)
#define ADR_WIFI_11B_RX_REG_000                          (CSR_TU_PHY_BASE+0x00000800)
#define ADR_WIFI_11B_RX_REG_001                          (CSR_TU_PHY_BASE+0x00000804)
#define ADR_WIFI_11B_RX_REG_002                          (CSR_TU_PHY_BASE+0x00000808)
#define ADR_WIFI_11B_RX_REG_003                          (CSR_TU_PHY_BASE+0x0000080c)
#define ADR_WIFI_11B_RX_REG_004                          (CSR_TU_PHY_BASE+0x00000810)
#define ADR_WIFI_11B_RX_REG_005                          (CSR_TU_PHY_BASE+0x00000814)
#define ADR_WIFI_11B_RX_REG_006                          (CSR_TU_PHY_BASE+0x00000818)
#define ADR_WIFI_11B_RX_REG_007                          (CSR_TU_PHY_BASE+0x0000081c)
#define ADR_WIFI_11B_RX_REG_008                          (CSR_TU_PHY_BASE+0x00000820)
#define ADR_WIFI_11B_RX_REG_009                          (CSR_TU_PHY_BASE+0x00000824)
#define ADR_WIFI_11B_RX_REG_010                          (CSR_TU_PHY_BASE+0x00000828)
#define ADR_WIFI_11B_RX_REG_011                          (CSR_TU_PHY_BASE+0x0000082c)
#define ADR_WIFI_11B_RX_REG_012                          (CSR_TU_PHY_BASE+0x00000830)
#define ADR_WIFI_11B_RX_REG_013                          (CSR_TU_PHY_BASE+0x00000834)
#define ADR_WIFI_11B_RX_REG_014                          (CSR_TU_PHY_BASE+0x00000838)
#define ADR_WIFI_11B_RX_REG_015                          (CSR_TU_PHY_BASE+0x0000083c)
#define ADR_WIFI_11B_RX_REG_016                          (CSR_TU_PHY_BASE+0x00000840)
#define ADR_WIFI_11B_RX_REG_017                          (CSR_TU_PHY_BASE+0x00000844)
#define ADR_WIFI_11B_RX_REG_018                          (CSR_TU_PHY_BASE+0x00000848)
#define ADR_WIFI_11B_RX_REG_039                          (CSR_TU_PHY_BASE+0x0000089c)
#define ADR_WIFI_11B_RX_REG_040                          (CSR_TU_PHY_BASE+0x000008a0)
#define ADR_WIFI_11B_RX_REG_041                          (CSR_TU_PHY_BASE+0x000008a4)
#define ADR_WIFI_11B_RX_REG_224                          (CSR_TU_PHY_BASE+0x00000b80)
#define ADR_WIFI_11B_RX_REG_239                          (CSR_TU_PHY_BASE+0x00000bbc)
#define ADR_WIFI_11B_RX_REG_240                          (CSR_TU_PHY_BASE+0x00000bc0)
#define ADR_WIFI_11B_RX_REG_241                          (CSR_TU_PHY_BASE+0x00000bc4)
#define ADR_WIFI_11B_RX_REG_244                          (CSR_TU_PHY_BASE+0x00000bd0)
#define ADR_WIFI_11B_RX_REG_245                          (CSR_TU_PHY_BASE+0x00000bd4)
#define ADR_WIFI_11B_RX_REG_246                          (CSR_TU_PHY_BASE+0x00000bd8)
#define ADR_WIFI_11B_RX_REG_249                          (CSR_TU_PHY_BASE+0x00000be4)
#define ADR_WIFI_11B_RX_REG_250                          (CSR_TU_PHY_BASE+0x00000be8)
#define ADR_WIFI_11B_RX_REG_251                          (CSR_TU_PHY_BASE+0x00000bec)
#define ADR_WIFI_11B_RX_REG_252                          (CSR_TU_PHY_BASE+0x00000bf0)
#define ADR_WIFI_11B_RX_REG_253                          (CSR_TU_PHY_BASE+0x00000bf4)
#define ADR_WIFI_11B_RX_REG_254                          (CSR_TU_PHY_BASE+0x00000bf8)
#define ADR_WIFI_11B_RX_REG_255                          (CSR_TU_PHY_BASE+0x00000bfc)
#define ADR_WIFI_11GN_TX_MEM_BIST_REG                    (CSR_TU_PHY_BASE+0x00000c80)
#define ADR_WIFI_11GN_TX_BB_RAMP_REG                     (CSR_TU_PHY_BASE+0x00000ca4)
#define ADR_WIFI_11GN_TX_CONTROL_REG                     (CSR_TU_PHY_BASE+0x00000ca8)
#define ADR_WIFI_11GN_TX_STS_SCALE_REG                   (CSR_TU_PHY_BASE+0x00000cb0)
#define ADR_WIFI_11GN_TX_FFT_SCALE_REG0                  (CSR_TU_PHY_BASE+0x00000cb4)
#define ADR_WIFI_11GN_TX_FFT_SCALE_REG1                  (CSR_TU_PHY_BASE+0x00000cb8)
#define ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG0       (CSR_TU_PHY_BASE+0x00000cc0)
#define ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG1       (CSR_TU_PHY_BASE+0x00000cc4)
#define ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG2       (CSR_TU_PHY_BASE+0x00000cc8)
#define ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG0       (CSR_TU_PHY_BASE+0x00000ccc)
#define ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG1       (CSR_TU_PHY_BASE+0x00000cd0)
#define ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG2       (CSR_TU_PHY_BASE+0x00000cd4)
#define ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG3       (CSR_TU_PHY_BASE+0x00000cd8)
#define ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG4       (CSR_TU_PHY_BASE+0x00000cdc)
#define ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG5       (CSR_TU_PHY_BASE+0x00000ce0)
#define ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG6       (CSR_TU_PHY_BASE+0x00000ce4)
#define ADR_WIFI_11GN_TX_PKT_CNT_SENT_REG                (CSR_TU_PHY_BASE+0x00000fc0)
#define ADR_WIFI_11GN_TX_DEBUG_SEL_REG                   (CSR_TU_PHY_BASE+0x00000ff8)
#define ADR_WIFI_11GN_TX_RESERVED_REG                    (CSR_TU_PHY_BASE+0x00000ffc)
#define ADR_WIFI_11GN_RX_REG_000                         (CSR_TU_PHY_BASE+0x00001000)
#define ADR_WIFI_11GN_RX_REG_001                         (CSR_TU_PHY_BASE+0x00001004)
#define ADR_WIFI_11GN_RX_REG_002                         (CSR_TU_PHY_BASE+0x00001008)
#define ADR_WIFI_11GN_RX_REG_003                         (CSR_TU_PHY_BASE+0x0000100c)
#define ADR_WIFI_11GN_RX_REG_004_                        (CSR_TU_PHY_BASE+0x00001010)
#define ADR_WIFI_11GN_RX_REG_005                         (CSR_TU_PHY_BASE+0x00001014)
#define ADR_WIFI_11GN_RX_REG_006_                        (CSR_TU_PHY_BASE+0x00001018)
#define ADR_WIFI_11GN_RX_REG_007_                        (CSR_TU_PHY_BASE+0x0000101c)
#define ADR_WIFI_11GN_RX_REG_008                         (CSR_TU_PHY_BASE+0x00001020)
#define ADR_WIFI_11GN_RX_REG_009                         (CSR_TU_PHY_BASE+0x00001024)
#define ADR_WIFI_11GN_RX_REG_010_                        (CSR_TU_PHY_BASE+0x00001028)
#define ADR_WIFI_11GN_RX_REG_011                         (CSR_TU_PHY_BASE+0x0000102c)
#define ADR_WIFI_11GN_RX_REG_012                         (CSR_TU_PHY_BASE+0x00001030)
#define ADR_WIFI_11GN_RX_REG_013                         (CSR_TU_PHY_BASE+0x00001034)
#define ADR_WIFI_11GN_RX_REG_014                         (CSR_TU_PHY_BASE+0x00001038)
#define ADR_WIFI_11GN_RX_REG_015                         (CSR_TU_PHY_BASE+0x0000103c)
#define ADR_WIFI_11GN_RX_REG_016                         (CSR_TU_PHY_BASE+0x00001040)
#define ADR_WIFI_11GN_RX_REG_017                         (CSR_TU_PHY_BASE+0x00001044)
#define ADR_WIFI_11GN_RX_REG_025                         (CSR_TU_PHY_BASE+0x00001064)
#define ADR_WIFI_11GN_RX_REG_032                         (CSR_TU_PHY_BASE+0x00001080)
#define ADR_WIFI_11GN_RX_REG_033                         (CSR_TU_PHY_BASE+0x00001084)
#define ADR_WIFI_11GN_RX_REG_034                         (CSR_TU_PHY_BASE+0x00001088)
#define ADR_WIFI_11GN_RX_REG_035                         (CSR_TU_PHY_BASE+0x0000108c)
#define ADR_WIFI_11GN_RX_REG_036                         (CSR_TU_PHY_BASE+0x00001090)
#define ADR_WIFI_11GN_RX_REG_039                         (CSR_TU_PHY_BASE+0x0000109c)
#define ADR_WIFI_11GN_RX_REG_040                         (CSR_TU_PHY_BASE+0x000010a0)
#define ADR_WIFI_11GN_RX_REG_049                         (CSR_TU_PHY_BASE+0x000010c4)
#define ADR_WIFI_11GN_RX_REG_050                         (CSR_TU_PHY_BASE+0x000010c8)
#define ADR_WIFI_11GN_RX_REG_051                         (CSR_TU_PHY_BASE+0x000010cc)
#define ADR_WIFI_11GN_RX_REG_052                         (CSR_TU_PHY_BASE+0x000010d0)
#define ADR_WIFI_11GN_RX_REG_076                         (CSR_TU_PHY_BASE+0x00001130)
#define ADR_WIFI_11GN_RX_REG_077                         (CSR_TU_PHY_BASE+0x00001134)
#define ADR_WIFI_11GN_RX_REG_087                         (CSR_TU_PHY_BASE+0x0000115c)
#define ADR_WIFI_11GN_RX_REG_088                         (CSR_TU_PHY_BASE+0x00001160)
#define ADR_WIFI_11GN_RX_REG_089                         (CSR_TU_PHY_BASE+0x00001164)
#define ADR_WIFI_11GN_RX_REG_098                         (CSR_TU_PHY_BASE+0x00001188)
#define ADR_WIFI_11GN_RX_REG_099                         (CSR_TU_PHY_BASE+0x0000118c)
#define ADR_WIFI_11GN_RX_REG_100                         (CSR_TU_PHY_BASE+0x00001190)
#define ADR_WIFI_11GN_RX_REG_101                         (CSR_TU_PHY_BASE+0x00001194)
#define ADR_WIFI_11GN_RX_REG_102                         (CSR_TU_PHY_BASE+0x00001198)
#define ADR_WIFI_11GN_RX_REG_103                         (CSR_TU_PHY_BASE+0x0000119c)
#define ADR_WIFI_11GN_RX_REG_104                         (CSR_TU_PHY_BASE+0x000011a0)
#define ADR_WIFI_11GN_RX_REG_105                         (CSR_TU_PHY_BASE+0x000011a4)
#define ADR_WIFI_11GN_RX_REG_106                         (CSR_TU_PHY_BASE+0x000011a8)
#define ADR_WIFI_11GN_RX_REG_107                         (CSR_TU_PHY_BASE+0x000011ac)
#define ADR_WIFI_11GN_RX_REG_108                         (CSR_TU_PHY_BASE+0x000011b0)
#define ADR_WIFI_11GN_RX_REG_109                         (CSR_TU_PHY_BASE+0x000011b4)
#define ADR_WIFI_11GN_RX_REG_110                         (CSR_TU_PHY_BASE+0x000011b8)
#define ADR_WIFI_11GN_RX_REG_111                         (CSR_TU_PHY_BASE+0x000011bc)
#define ADR_WIFI_11GN_RX_REG_112                         (CSR_TU_PHY_BASE+0x000011c0)
#define ADR_WIFI_11GN_RX_REG_224                         (CSR_TU_PHY_BASE+0x000013a0)
#define ADR_WIFI_11GN_RX_REG_225                         (CSR_TU_PHY_BASE+0x000013a4)
#define ADR_WIFI_11GN_RX_REG_226                         (CSR_TU_PHY_BASE+0x000013a8)
#define ADR_WIFI_11GN_RX_REG_239                         (CSR_TU_PHY_BASE+0x000013bc)
#define ADR_WIFI_11GN_RX_REG_240                         (CSR_TU_PHY_BASE+0x000013c0)
#define ADR_WIFI_11GN_RX_REG_241                         (CSR_TU_PHY_BASE+0x000013c4)
#define ADR_WIFI_11GN_RX_REG_243                         (CSR_TU_PHY_BASE+0x000013cc)
#define ADR_WIFI_11GN_RX_REG_244                         (CSR_TU_PHY_BASE+0x000013d0)
#define ADR_WIFI_11GN_RX_REG_245                         (CSR_TU_PHY_BASE+0x000013d4)
#define ADR_WIFI_11GN_RX_REG_246                         (CSR_TU_PHY_BASE+0x000013d8)
#define ADR_WIFI_11GN_RX_REG_247                         (CSR_TU_PHY_BASE+0x000013dc)
#define ADR_WIFI_11GN_RX_REG_248                         (CSR_TU_PHY_BASE+0x000013e0)
#define ADR_WIFI_11GN_RX_REG_249                         (CSR_TU_PHY_BASE+0x000013e4)
#define ADR_WIFI_11GN_RX_REG_250                         (CSR_TU_PHY_BASE+0x000013e8)
#define ADR_WIFI_11GN_RX_REG_251                         (CSR_TU_PHY_BASE+0x000013ec)
#define ADR_WIFI_11GN_RX_REG_252                         (CSR_TU_PHY_BASE+0x000013f0)
#define ADR_WIFI_11GN_RX_REG_253                         (CSR_TU_PHY_BASE+0x000013f4)
#define ADR_WIFI_11GN_RX_REG_254                         (CSR_TU_PHY_BASE+0x000013f8)
#define ADR_WIFI_11GN_RX_REG_255                         (CSR_TU_PHY_BASE+0x000013fc)
// CSR_TU_BLE_PHY
#define ADR_PHY_CLK_CTRL                                 (CSR_TU_BLE_PHY_BASE+0x00000000)
#define ADR_PHY_RX_CTRL                                  (CSR_TU_BLE_PHY_BASE+0x00000004)
#define ADR_PHY_TX_PKT_GEN_1                             (CSR_TU_BLE_PHY_BASE+0x00000008)
#define ADR_PHY_TX_PKT_GEN_2                             (CSR_TU_BLE_PHY_BASE+0x0000000c)
#define ADR_PHY_TX_SET                                   (CSR_TU_BLE_PHY_BASE+0x00000010)
#define ADR_PHY_TX_ACC_ADD1                              (CSR_TU_BLE_PHY_BASE+0x00000014)
#define ADR_PHY_TX_WHITEN_SEED                           (CSR_TU_BLE_PHY_BASE+0x00000018)
#define ADR_PHY_TX_CRC_INIT                              (CSR_TU_BLE_PHY_BASE+0x0000001c)
#define ADR_PHY_TX_HEADER                                (CSR_TU_BLE_PHY_BASE+0x00000020)
#define ADR_PHY_TX_PRBL_NO                               (CSR_TU_BLE_PHY_BASE+0x00000028)
#define ADR_PHY_TX_PLD_LEN                               (CSR_TU_BLE_PHY_BASE+0x0000002c)
#define ADR_PHY_TX_PWR                                   (CSR_TU_BLE_PHY_BASE+0x00000030)
#define ADR_PHY_RX_IF                                    (CSR_TU_BLE_PHY_BASE+0x00000034)
#define ADR_PHY_RX_INITIAL_SLICE_PHASE                   (CSR_TU_BLE_PHY_BASE+0x00000040)
#define ADR_PHY_PKT_GEN_CTRL                             (CSR_TU_BLE_PHY_BASE+0x00000044)
#define ADR_PHY_FSM_SET                                  (CSR_TU_BLE_PHY_BASE+0x00000080)
#define ADR_PHY_AGC_SET                                  (CSR_TU_BLE_PHY_BASE+0x00000084)
#define ADR_PHY_PKT_CNT                                  (CSR_TU_BLE_PHY_BASE+0x00000088)
#define ADR_PHY_ERR_PKT_CNT                              (CSR_TU_BLE_PHY_BASE+0x0000008c)
#define ADR_PHY_PKT_ENA                                  (CSR_TU_BLE_PHY_BASE+0x00000090)
#define ADR_PHY_RX_SET_1                                 (CSR_TU_BLE_PHY_BASE+0x00000094)
#define ADR_PHY_RX_SET_2                                 (CSR_TU_BLE_PHY_BASE+0x00000098)
#define ADR_PHY_RX_ACC_TIMER                             (CSR_TU_BLE_PHY_BASE+0x0000009c)
#define ADR_PHY_RX_ACC_ADDR                              (CSR_TU_BLE_PHY_BASE+0x000000a0)
#define ADR_PHY_RX_CHNL_TYPE                             (CSR_TU_BLE_PHY_BASE+0x000000a4)
#define ADR_PHY_RX_CRC_INIT                              (CSR_TU_BLE_PHY_BASE+0x000000a8)
#define ADR_PHY_RX_DW_SEED                               (CSR_TU_BLE_PHY_BASE+0x000000ac)
#define ADR_PHY_RX_MAN_SET                               (CSR_TU_BLE_PHY_BASE+0x000000b0)
#define ADR_PHY_ACC_COR                                  (CSR_TU_BLE_PHY_BASE+0x000000b4)
#define ADR_PHY_TX_DONE_CNT                              (CSR_TU_BLE_PHY_BASE+0x000000b8)
#define ADR_PHY_BER_CNT                                  (CSR_TU_BLE_PHY_BASE+0x000000bc)
#define ADR_PHY_TBUS                                     (CSR_TU_BLE_PHY_BASE+0x000000c0)
#define ADR_PHY_RSSI_MCU                                 (CSR_TU_BLE_PHY_BASE+0x000000c4)
#define ADR_PHY_RX_SPACE_CNT                             (CSR_TU_BLE_PHY_BASE+0x000000c8)
#define ADR_PHY_RX_DET_RO                                (CSR_TU_BLE_PHY_BASE+0x000000cc)
#define ADR_PHY_CFO_INIT_SET                             (CSR_TU_BLE_PHY_BASE+0x000000d0)
#define ADR_PHY_CFO_EST                                  (CSR_TU_BLE_PHY_BASE+0x000000d4)
#define ADR_RX_DEMOD_DET                                 (CSR_TU_BLE_PHY_BASE+0x000000d8)
#define ADR_RX_DEMOD_SWITH_INIT                          (CSR_TU_BLE_PHY_BASE+0x000000dc)
#define ADR_RX_PREAMBLE_TH_LO                            (CSR_TU_BLE_PHY_BASE+0x000000e0)
#define ADR_RX_PREAMBLE_TH_HI                            (CSR_TU_BLE_PHY_BASE+0x000000e4)
#define ADR_RX_TCU_DC                                    (CSR_TU_BLE_PHY_BASE+0x000000e8)
#define ADR_RX_DECODE_DEBUG                              (CSR_TU_BLE_PHY_BASE+0x000000ec)
#define ADR_ACC_ADDR_DET                                 (CSR_TU_BLE_PHY_BASE+0x000000f0)
#define ADR_PHY_STATE_RO                                 (CSR_TU_BLE_PHY_BASE+0x000000fc)
#define ADR_PHY_ENABLE_COUNTER_RO_1                      (CSR_TU_BLE_PHY_BASE+0x00000100)
#define ADR_PHY_ENABLE_COUNTER_RO_2                      (CSR_TU_BLE_PHY_BASE+0x00000104)
#define ADR_STATE_COUNTER_1                              (CSR_TU_BLE_PHY_BASE+0x00000108)
#define ADR_STATE_COUNTER_2                              (CSR_TU_BLE_PHY_BASE+0x0000010c)
#define ADR_STATE_COUNTER_3                              (CSR_TU_BLE_PHY_BASE+0x00000110)
#define ADR_STATE_COUNTER_4                              (CSR_TU_BLE_PHY_BASE+0x00000114)
#define ADR_PHY_ENABLE_RO                                (CSR_TU_BLE_PHY_BASE+0x00000118)
#define ADR_RX_DEVIATION                                 (CSR_TU_BLE_PHY_BASE+0x00000128)
#define ADR_PHY_FMD_BUF_0                                (CSR_TU_BLE_PHY_BASE+0x00000140)
#define ADR_PHY_FMD_BUF_1                                (CSR_TU_BLE_PHY_BASE+0x00000144)
#define ADR_PHY_TIMER_1_SET                              (CSR_TU_BLE_PHY_BASE+0x00000150)
#define ADR_PHY_TIMER_1_RO                               (CSR_TU_BLE_PHY_BASE+0x00000154)
#define ADR_PHY_TIMER_2_SET                              (CSR_TU_BLE_PHY_BASE+0x00000158)
#define ADR_PHY_TIMER_2_RO                               (CSR_TU_BLE_PHY_BASE+0x0000015c)
#define ADR_BLE_PHY_RX_RFAGC_REG0                        (CSR_TU_BLE_PHY_BASE+0x00000168)
#define ADR_BLE_PHY_RX_RFAGC_REG2                        (CSR_TU_BLE_PHY_BASE+0x0000016c)
#define ADR_BLE_PHY_RX_RFAGC_REG3                        (CSR_TU_BLE_PHY_BASE+0x00000170)
#define ADR_BLE_PHY_RX_RFAGC_REG4                        (CSR_TU_BLE_PHY_BASE+0x00000174)
#define ADR_BLE_PHY_RX_RSSI_REG                          (CSR_TU_BLE_PHY_BASE+0x00000178)
#define ADR_BLE_PHY_RF_MODE_REG                          (CSR_TU_BLE_PHY_BASE+0x0000017c)
#define ADR_BLE_PHY_RX_AGC_RESULT_RO_REG                 (CSR_TU_BLE_PHY_BASE+0x00000180)
#define ADR_BLE_PHY_RX_AGC_PWR_RO_REG1                   (CSR_TU_BLE_PHY_BASE+0x00000184)
#define ADR_BLE_PHY_RX_AGC_PWR_RO_REG2                   (CSR_TU_BLE_PHY_BASE+0x00000188)
#define ADR_BLE_PHY_RX_AGC_PWR_RO_REG3                   (CSR_TU_BLE_PHY_BASE+0x0000018c)
#define ADR_BLE_PHY_RX_AGC_NEW_STATUS_RO                 (CSR_TU_BLE_PHY_BASE+0x00000190)
#define ADR_BLE_PHY_RX_RFAGC_NEW_REG0_                   (CSR_TU_BLE_PHY_BASE+0x000001c0)
#define ADR_BLE_PHY_RX_RFAGC_NEW_REG1                    (CSR_TU_BLE_PHY_BASE+0x000001c4)
#define ADR_BLE_PHY_RX_RFAGC_NEW_REG2_                   (CSR_TU_BLE_PHY_BASE+0x000001c8)
#define ADR_BLE_PHY_RX_RFAGC_NEW_REG3_                   (CSR_TU_BLE_PHY_BASE+0x000001cc)
#define ADR_BLE_PHY_RX_RFAGC_NEW_REG4                    (CSR_TU_BLE_PHY_BASE+0x000001d0)
#define ADR_BLE_PHY_RX_RFAGC_NEW_REG5                    (CSR_TU_BLE_PHY_BASE+0x000001d4)
#define ADR_BLE_PHY_RX_RFAGC_NEW_REG6_                   (CSR_TU_BLE_PHY_BASE+0x000001d8)
#define ADR_BLE_PHY_RX_RFAGC_NEW_REG7                    (CSR_TU_BLE_PHY_BASE+0x000001dc)
#define ADR_BLE_PHY_RX_RFAGC_NEW_REG8                    (CSR_TU_BLE_PHY_BASE+0x000001e0)
#define ADR_BLE_PHY_RX_RFAGC_NEW_REG9                    (CSR_TU_BLE_PHY_BASE+0x000001e4)
#define ADR_SVN_VERSION                                  (CSR_TU_BLE_PHY_BASE+0x000003f8)
#define ADR_PHY_IQ_LBK                                   (CSR_TU_BLE_PHY_BASE+0x000003fc)
// MB_REG
#define ADR_MB_CPU_INT_ALT                               (MB_REG_BASE+0x00000000)
#define ADR_MB_CPU_INT                                   (MB_REG_BASE+0x00000004)
#define ADR_CPU_ID_TB0                                   (MB_REG_BASE+0x00000008)
#define ADR_CPU_ID_TB1                                   (MB_REG_BASE+0x0000000c)
#define ADR_CH0_TRIG_1                                   (MB_REG_BASE+0x00000010)
#define ADR_CH0_TRIG_0                                   (MB_REG_BASE+0x00000010)
#define ADR_CH0_PRI_TRIG                                 (MB_REG_BASE+0x00000014)
#define ADR_MCU_STATUS                                   (MB_REG_BASE+0x00000018)
#define ADR_RD_IN_FFCNT1                                 (MB_REG_BASE+0x0000001c)
#define ADR_RD_IN_FFCNT2                                 (MB_REG_BASE+0x00000020)
#define ADR_RD_FFIN_FULL                                 (MB_REG_BASE+0x00000024)
#define ADR_CH2_TRIG_ALT                                 (MB_REG_BASE+0x00000028)
#define ADR_CH2_INT_ADDR_ALT                             (MB_REG_BASE+0x00000028)
#define ADR_MBOX_HALT_CFG                                (MB_REG_BASE+0x0000002c)
#define ADR_MBOX_HALT_STS                                (MB_REG_BASE+0x0000002c)
#define ADR_MB_DBG_CFG1                                  (MB_REG_BASE+0x00000030)
#define ADR_MB_DBG_CFG2                                  (MB_REG_BASE+0x00000034)
#define ADR_MB_DBG_CFG3                                  (MB_REG_BASE+0x00000038)
#define ADR_MB_DBG_CFG4                                  (MB_REG_BASE+0x0000003c)
#define ADR_MB_OUT_QUEUE_CFG                             (MB_REG_BASE+0x00000040)
#define ADR_MB_OUT_QUEUE_FLUSH                           (MB_REG_BASE+0x00000044)
#define ADR_MB_OUT_QUEUE_FLUSH                           (MB_REG_BASE+0x00000044)
#define ADR_RD_FFOUT_CNT1                                (MB_REG_BASE+0x00000048)
#define ADR_RD_FFOUT_CNT2                                (MB_REG_BASE+0x0000004c)
#define ADR_RD_FFOUT_CNT3                                (MB_REG_BASE+0x00000050)
#define ADR_RD_FFOUT_FULL                                (MB_REG_BASE+0x00000054)
#define ADR_MB_THRESHOLD6                                (MB_REG_BASE+0x0000006c)
#define ADR_MB_THRESHOLD7                                (MB_REG_BASE+0x00000070)
#define ADR_MB_THRESHOLD8                                (MB_REG_BASE+0x00000074)
#define ADR_MB_THRESHOLD9                                (MB_REG_BASE+0x00000078)
#define ADR_MB_THRESHOLD10                               (MB_REG_BASE+0x0000007c)
#define ADR_MB_TRASH_CFG                                 (MB_REG_BASE+0x00000080)
#define ADR_MB_IN_FF_FLUSH                               (MB_REG_BASE+0x00000084)
#define ADR_MB_IN_FF_FLUSH                               (MB_REG_BASE+0x00000084)
#define ADR_CPU_ID_TB2                                   (MB_REG_BASE+0x00000088)
#define ADR_CPU_ID_TB3                                   (MB_REG_BASE+0x0000008c)
#define ADR_PHY_IQ_LOG_CFG0                              (MB_REG_BASE+0x00000090)
#define ADR_PHY_IQ_LOG_CFG1                              (MB_REG_BASE+0x00000094)
#define ADR_PHY_IQ_LOG_LEN                               (MB_REG_BASE+0x00000098)
#define ADR_PHY_IQ_LOG_ENDADR                            (MB_REG_BASE+0x0000009c)
#define ADR_PHY_IQ_LOG_STADR                             (MB_REG_BASE+0x000000a0)
// ID_MNG_REG
#define ADR_WR_ALC                                       (ID_MNG_REG_BASE+0x00000000)
#define ADR_GETID                                        (ID_MNG_REG_BASE+0x00000000)
#define ADR_CH_STA_PRI                                   (ID_MNG_REG_BASE+0x00000004)
#define ADR_RD_ID0                                       (ID_MNG_REG_BASE+0x00000008)
#define ADR_RD_ID1                                       (ID_MNG_REG_BASE+0x0000000c)
#define ADR_IMD_CFG                                      (ID_MNG_REG_BASE+0x00000010)
#define ADR_IMD_STA                                      (ID_MNG_REG_BASE+0x00000014)
#define ADR_ALC_STA                                      (ID_MNG_REG_BASE+0x00000018)
#define ADR_TRX_ID_COUNT                                 (ID_MNG_REG_BASE+0x0000001c)
#define ADR_TRX_ID_THRESHOLD                             (ID_MNG_REG_BASE+0x00000020)
#define ADR_TX_ID0                                       (ID_MNG_REG_BASE+0x00000024)
#define ADR_TX_ID1                                       (ID_MNG_REG_BASE+0x00000028)
#define ADR_RX_ID0                                       (ID_MNG_REG_BASE+0x0000002c)
#define ADR_RX_ID1                                       (ID_MNG_REG_BASE+0x00000030)
#define ADR_RTN_STA                                      (ID_MNG_REG_BASE+0x00000034)
#define ADR_ID_LEN_THREADSHOLD1                          (ID_MNG_REG_BASE+0x00000038)
#define ADR_ID_LEN_THREADSHOLD2                          (ID_MNG_REG_BASE+0x0000003c)
#define ADR_CH_ARB_PRI                                   (ID_MNG_REG_BASE+0x00000040)
#define ADR_TX_ID_REMAIN_STATUS                          (ID_MNG_REG_BASE+0x00000044)
#define ADR_ID_INFO_STA                                  (ID_MNG_REG_BASE+0x00000048)
#define ADR_TX_LIMIT_INTR                                (ID_MNG_REG_BASE+0x0000004c)
#define ADR_TX_ID_ALL_INFO                               (ID_MNG_REG_BASE+0x00000050)
#define ADR_RD_ID2                                       (ID_MNG_REG_BASE+0x00000054)
#define ADR_RD_ID3                                       (ID_MNG_REG_BASE+0x00000058)
#define ADR_TX_ID2                                       (ID_MNG_REG_BASE+0x0000005c)
#define ADR_TX_ID3                                       (ID_MNG_REG_BASE+0x00000060)
#define ADR_RX_ID2                                       (ID_MNG_REG_BASE+0x00000064)
#define ADR_RX_ID3                                       (ID_MNG_REG_BASE+0x00000068)
#define ADR_TX_ID_ALL_INFO2                              (ID_MNG_REG_BASE+0x0000006c)
#define ADR_TX_ID_ALL_INFO_A                             (ID_MNG_REG_BASE+0x00000070)
#define ADR_TX_ID_ALL_INFO_B                             (ID_MNG_REG_BASE+0x00000074)
#define ADR_TX_ID_REMAIN_STATUS2                         (ID_MNG_REG_BASE+0x00000078)
#define ADR_ALC_ID_INFO                                  (ID_MNG_REG_BASE+0x0000007c)
#define ADR_ALC_ID_INF1                                  (ID_MNG_REG_BASE+0x00000080)
#define ADR_TX_ID_ALL_INFO_1A                            (ID_MNG_REG_BASE+0x00000084)
#define ADR_TX_ID_ALL_INFO_2A                            (ID_MNG_REG_BASE+0x00000088)
#define ADR_RD_IN_FFCNT1_IDMNG                           (ID_MNG_REG_BASE+0x0000008c)
#define ADR_RD_FFOUT_CNT_IDMNG                           (ID_MNG_REG_BASE+0x00000090)
// MMU_REG
#define ADR_ALC_ABORT                                    (MMU_REG_BASE+0x00000004)
#define ADR_ALC_RLS_STATUS                               (MMU_REG_BASE+0x00000008)
#define ADR_DMN_STATUS                                   (MMU_REG_BASE+0x0000000c)
#define ADR_TAG_STATUS                                   (MMU_REG_BASE+0x00000010)
#define ADR_REQ_STATUS                                   (MMU_REG_BASE+0x00000014)
#define ADR_PAGE_TAG_STATUS_0                            (MMU_REG_BASE+0x00000018)
#define ADR_PAGE_TAG_STATUS_1                            (MMU_REG_BASE+0x0000001c)
#define ADR_PAGE_TAG_STATUS_2                            (MMU_REG_BASE+0x00000020)
#define ADR_PAGE_TAG_STATUS_3                            (MMU_REG_BASE+0x00000024)
#define ADR_PAGE_TAG_STATUS_4                            (MMU_REG_BASE+0x00000028)
#define ADR_PAGE_TAG_STATUS_5                            (MMU_REG_BASE+0x0000002c)
#define ADR_PAGE_TAG_STATUS_6                            (MMU_REG_BASE+0x00000030)
#define ADR_PAGE_TAG_STATUS_7                            (MMU_REG_BASE+0x00000034)
// CSR_TEMP_REG
#define ADR_FPGA_GEMINIARF_SWITCH                        (CSR_TEMP_REG_BASE+0x00000030)
// I2S0_REG
#define ADR_I2S0_EN                                      (I2S0_REG_BASE+0x00000000)
#define ADR_I2S0_RX_EN                                   (I2S0_REG_BASE+0x00000004)
#define ADR_I2S0_TX_EN                                   (I2S0_REG_BASE+0x00000008)
#define ADR_I2S0_SCLK_SCR_EN                             (I2S0_REG_BASE+0x0000000c)
#define ADR_I2S0_WS_DEF                                  (I2S0_REG_BASE+0x00000010)
#define ADR_I2S0_RESET_RX_FIFO                           (I2S0_REG_BASE+0x00000014)
#define ADR_I2S0_RESET_TX_FIFO                           (I2S0_REG_BASE+0x00000018)
#define ADR_I2S0_L_TRX_DATA                              (I2S0_REG_BASE+0x00000020)
#define ADR_I2S0_R_TRX_DATA                              (I2S0_REG_BASE+0x00000024)
#define ADR_I2S0_RX_CH_EN                                (I2S0_REG_BASE+0x00000028)
#define ADR_I2S0_TX_CH_EN                                (I2S0_REG_BASE+0x0000002c)
#define ADR_I2S0_RCR                                     (I2S0_REG_BASE+0x00000030)
#define ADR_I2S0_TCR                                     (I2S0_REG_BASE+0x00000034)
#define ADR_I2S0_INTR                                    (I2S0_REG_BASE+0x00000038)
#define ADR_I2S0_INTR_MASK                               (I2S0_REG_BASE+0x0000003c)
#define ADR_I2S0_RXOR                                    (I2S0_REG_BASE+0x00000040)
#define ADR_I2S0_TXFO                                    (I2S0_REG_BASE+0x00000044)
#define ADR_I2S0_RX_FIFO_TH                              (I2S0_REG_BASE+0x00000048)
#define ADR_I2S0_TX_FIFO_TH                              (I2S0_REG_BASE+0x0000004c)
#define ADR_I2S0_RX_FIFO_FLUSH                           (I2S0_REG_BASE+0x00000050)
#define ADR_I2S0_TX_FIFO_FLUSH                           (I2S0_REG_BASE+0x00000054)
#define ADR_I2S0_RX_DMA                                  (I2S0_REG_BASE+0x000001c0)
#define ADR_I2S0_TX_DMA                                  (I2S0_REG_BASE+0x000001c8)
// I2S1_REG
#define ADR_I2S1_EN                                      (I2S1_REG_BASE+0x00000000)
#define ADR_I2S1_RX_EN                                   (I2S1_REG_BASE+0x00000004)
#define ADR_I2S1_TX_EN                                   (I2S1_REG_BASE+0x00000008)
#define ADR_I2S1_SCLK_SCR_EN                             (I2S1_REG_BASE+0x0000000c)
#define ADR_I2S1_WS_DEF                                  (I2S1_REG_BASE+0x00000010)
#define ADR_I2S1_RESET_RX_FIFO                           (I2S1_REG_BASE+0x00000014)
#define ADR_I2S1_RESET_TX_FIFO                           (I2S1_REG_BASE+0x00000018)
#define ADR_I2S1_L_TRX_DATA                              (I2S1_REG_BASE+0x00000020)
#define ADR_I2S1_R_TRX_DATA                              (I2S1_REG_BASE+0x00000024)
#define ADR_I2S1_RX_CH_EN                                (I2S1_REG_BASE+0x00000028)
#define ADR_I2S1_TX_CH_EN                                (I2S1_REG_BASE+0x0000002c)
#define ADR_I2S1_RCR                                     (I2S1_REG_BASE+0x00000030)
#define ADR_I2S1_TCR                                     (I2S1_REG_BASE+0x00000034)
#define ADR_I2S1_INTR                                    (I2S1_REG_BASE+0x00000038)
#define ADR_I2S1_INTR_MASK                               (I2S1_REG_BASE+0x0000003c)
#define ADR_I2S1_RXOR                                    (I2S1_REG_BASE+0x00000040)
#define ADR_I2S1_TXFO                                    (I2S1_REG_BASE+0x00000044)
#define ADR_I2S1_RX_FIFO_TH                              (I2S1_REG_BASE+0x00000048)
#define ADR_I2S1_TX_FIFO_TH                              (I2S1_REG_BASE+0x0000004c)
#define ADR_I2S1_RX_FIFO_FLUSH                           (I2S1_REG_BASE+0x00000050)
#define ADR_I2S1_TX_FIFO_FLUSH                           (I2S1_REG_BASE+0x00000054)
#define ADR_I2S1_RX_DMA                                  (I2S1_REG_BASE+0x000001c0)
#define ADR_I2S1_TX_DMA                                  (I2S1_REG_BASE+0x000001c8)
// I2C0_REG
#define ADR_I2C0_CFG0                                    (I2C0_REG_BASE+0x00000000)
#define ADR_I2C0_TAR                                     (I2C0_REG_BASE+0x00000004)
#define ADR_I2C0_TRX_CMD_DATA                            (I2C0_REG_BASE+0x00000010)
#define ADR_I2C0_SCLK_H_WIDTH                            (I2C0_REG_BASE+0x00000014)
#define ADR_I2C0_SCLK_L_WIDTH                            (I2C0_REG_BASE+0x00000018)
#define ADR_I2C0_INT                                     (I2C0_REG_BASE+0x0000002c)
#define ADR_I2C0_INT_MASK                                (I2C0_REG_BASE+0x00000030)
#define ADR_I2C0_INT_STA                                 (I2C0_REG_BASE+0x00000034)
#define ADR_I2C0_RX_FIFO_TH                              (I2C0_REG_BASE+0x00000038)
#define ADR_I2C0_TX_FIFO_TH                              (I2C0_REG_BASE+0x0000003c)
#define ADR_I2C0_CLR_INTR                                (I2C0_REG_BASE+0x00000040)
#define ADR_I2C0_CLR_RX_UNDER                            (I2C0_REG_BASE+0x00000044)
#define ADR_I2C0_CLR_RX_OVER                             (I2C0_REG_BASE+0x00000048)
#define ADR_I2C0_CLR_TX_OVER                             (I2C0_REG_BASE+0x0000004c)
#define ADR_I2C0_CLR_RD_REQ                              (I2C0_REG_BASE+0x00000050)
#define ADR_I2C0_CLR_TX_ABRT                             (I2C0_REG_BASE+0x00000054)
#define ADR_I2C0_CLR_RX_DONE                             (I2C0_REG_BASE+0x00000058)
#define ADR_I2C0_CLR_ACTIVITY                            (I2C0_REG_BASE+0x0000005c)
#define ADR_I2C0_CLR_STOP_DET                            (I2C0_REG_BASE+0x00000060)
#define ADR_I2C0_CLR_START_DET                           (I2C0_REG_BASE+0x00000064)
#define ADR_I2C0_CLR_GEN_CALL                            (I2C0_REG_BASE+0x00000068)
#define ADR_I2C0_ENABLE                                  (I2C0_REG_BASE+0x0000006c)
#define ADR_I2C0_STATUS                                  (I2C0_REG_BASE+0x00000070)
#define ADR_I2C0_COMP_VERSION                            (I2C0_REG_BASE+0x000000f8)
// I2C1_REG
#define ADR_I2C1_CFG0                                    (I2C1_REG_BASE+0x00000000)
#define ADR_I2C1_TAR                                     (I2C1_REG_BASE+0x00000004)
#define ADR_I2C1_TRX_CMD_DATA                            (I2C1_REG_BASE+0x00000010)
#define ADR_I2C1_SCLK_H_WIDTH                            (I2C1_REG_BASE+0x00000014)
#define ADR_I2C1_SCLK_L_WIDTH                            (I2C1_REG_BASE+0x00000018)
#define ADR_I2C1_INT                                     (I2C1_REG_BASE+0x0000002c)
#define ADR_I2C1_INT_MASK                                (I2C1_REG_BASE+0x00000030)
#define ADR_I2C1_INT_STA                                 (I2C1_REG_BASE+0x00000034)
#define ADR_I2C1_RX_FIFO_TH                              (I2C1_REG_BASE+0x00000038)
#define ADR_I2C1_TX_FIFO_TH                              (I2C1_REG_BASE+0x0000003c)
#define ADR_I2C1_CLR_INTR                                (I2C1_REG_BASE+0x00000040)
#define ADR_I2C1_CLR_RX_UNDER                            (I2C1_REG_BASE+0x00000044)
#define ADR_I2C1_CLR_RX_OVER                             (I2C1_REG_BASE+0x00000048)
#define ADR_I2C1_CLR_TX_OVER                             (I2C1_REG_BASE+0x0000004c)
#define ADR_I2C1_CLR_RD_REQ                              (I2C1_REG_BASE+0x00000050)
#define ADR_I2C1_CLR_TX_ABRT                             (I2C1_REG_BASE+0x00000054)
#define ADR_I2C1_CLR_RX_DONE                             (I2C1_REG_BASE+0x00000058)
#define ADR_I2C1_CLR_ACTIVITY                            (I2C1_REG_BASE+0x0000005c)
#define ADR_I2C1_CLR_STOP_DET                            (I2C1_REG_BASE+0x00000060)
#define ADR_I2C1_CLR_START_DET                           (I2C1_REG_BASE+0x00000064)
#define ADR_I2C1_CLR_GEN_CALL                            (I2C1_REG_BASE+0x00000068)
#define ADR_I2C1_ENABLE                                  (I2C1_REG_BASE+0x0000006c)
#define ADR_I2C1_STATUS                                  (I2C1_REG_BASE+0x00000070)
#define ADR_I2C1_COMP_VERSION                            (I2C1_REG_BASE+0x000000f8)
// SPIMST_REG
#define ADR_SPIMST_CFG0                                  (SPIMST_REG_BASE+0x00000000)
#define ADR_SPIMST_CFG1                                  (SPIMST_REG_BASE+0x00000004)
#define ADR_SPIMST_EN                                    (SPIMST_REG_BASE+0x00000008)
#define ADR_SPIMST_CEN                                   (SPIMST_REG_BASE+0x00000010)
#define ADR_SPIMST_SCLK_RATE                             (SPIMST_REG_BASE+0x00000014)
#define ADR_SPIMST_TXFIFO_TH                             (SPIMST_REG_BASE+0x00000018)
#define ADR_SPIMST_RXFIFO_TH                             (SPIMST_REG_BASE+0x0000001c)
#define ADR_SPIMST_STATUS                                (SPIMST_REG_BASE+0x00000028)
#define ADR_SPIMST_INT_MASK                              (SPIMST_REG_BASE+0x0000002c)
#define ADR_SPIMST_INT                                   (SPIMST_REG_BASE+0x00000030)
#define ADR_SPIMST_COMP_VERSION                          (SPIMST_REG_BASE+0x0000005c)
#define ADR_SPIMST_TRX_DATA                              (SPIMST_REG_BASE+0x00000060)
// SPIMST1_REG
#define ADR_SPIMST1_CFG0                                 (SPIMST1_REG_BASE+0x00000000)
#define ADR_SPIMST1_CFG1                                 (SPIMST1_REG_BASE+0x00000004)
#define ADR_SPIMST1_EN                                   (SPIMST1_REG_BASE+0x00000008)
#define ADR_SPIMST1_CEN                                  (SPIMST1_REG_BASE+0x00000010)
#define ADR_SPIMST1_SCLK_RATE                            (SPIMST1_REG_BASE+0x00000014)
#define ADR_SPIMST1_TXFIFO_TH                            (SPIMST1_REG_BASE+0x00000018)
#define ADR_SPIMST1_RXFIFO_TH                            (SPIMST1_REG_BASE+0x0000001c)
#define ADR_SPIMST1_STATUS                               (SPIMST1_REG_BASE+0x00000028)
#define ADR_SPIMST1_INT_MASK                             (SPIMST1_REG_BASE+0x0000002c)
#define ADR_SPIMST1_INT                                  (SPIMST1_REG_BASE+0x00000030)
#define ADR_SPIMST1_COMP_VERSION                         (SPIMST1_REG_BASE+0x0000005c)
#define ADR_SPIMST1_TRX_DATA                             (SPIMST1_REG_BASE+0x00000060)
// SPIMST2_REG
#define ADR_SPIMST2_CFG0                                 (SPIMST2_REG_BASE+0x00000000)
#define ADR_SPIMST2_CFG1                                 (SPIMST2_REG_BASE+0x00000004)
#define ADR_SPIMST2_EN                                   (SPIMST2_REG_BASE+0x00000008)
#define ADR_SPIMST2_CEN                                  (SPIMST2_REG_BASE+0x00000010)
#define ADR_SPIMST2_SCLK_RATE                            (SPIMST2_REG_BASE+0x00000014)
#define ADR_SPIMST2_TXFIFO_TH                            (SPIMST2_REG_BASE+0x00000018)
#define ADR_SPIMST2_RXFIFO_TH                            (SPIMST2_REG_BASE+0x0000001c)
#define ADR_SPIMST2_STATUS                               (SPIMST2_REG_BASE+0x00000028)
#define ADR_SPIMST2_INT_MASK                             (SPIMST2_REG_BASE+0x0000002c)
#define ADR_SPIMST2_INT                                  (SPIMST2_REG_BASE+0x00000030)
#define ADR_SPIMST2_COMP_VERSION                         (SPIMST2_REG_BASE+0x0000005c)
#define ADR_SPIMST2_TRX_DATA                             (SPIMST2_REG_BASE+0x00000060)
// SPI_PERISLV_REG
#define ADR_SPI_PERISLV_CFG0                             (SPI_PERISLV_REG_BASE+0x00000000)
#define ADR_SPI_PERISLV_EN                               (SPI_PERISLV_REG_BASE+0x00000008)
#define ADR_SPI_PERISLV_TXFIFO_TH                        (SPI_PERISLV_REG_BASE+0x00000018)
#define ADR_SPI_PERISLV_RXFIFO_TH                        (SPI_PERISLV_REG_BASE+0x0000001c)
#define ADR_SPI_PERISLV_STATUS                           (SPI_PERISLV_REG_BASE+0x00000028)
#define ADR_SPI_PERISLV_INT_MASK                         (SPI_PERISLV_REG_BASE+0x0000002c)
#define ADR_SPI_PERISLV_INT                              (SPI_PERISLV_REG_BASE+0x00000030)
#define ADR_SPI_PERISLV_RAW_INT                          (SPI_PERISLV_REG_BASE+0x00000034)
#define ADR_SPI_PERISLV_COMP_VERSION                     (SPI_PERISLV_REG_BASE+0x0000005c)
#define ADR_SPI_PERISLV_TRX_DATA                         (SPI_PERISLV_REG_BASE+0x00000060)
// SPI_PERISLV1_REG
#define ADR_SPI_PERISLV1_CFG0                            (SPI_PERISLV1_REG_BASE+0x00000000)
#define ADR_SPI_PERISLV1_EN                              (SPI_PERISLV1_REG_BASE+0x00000008)
#define ADR_SPI_PERISLV1_TXFIFO_TH                       (SPI_PERISLV1_REG_BASE+0x00000018)
#define ADR_SPI_PERISLV1_RXFIFO_TH                       (SPI_PERISLV1_REG_BASE+0x0000001c)
#define ADR_SPI_PERISLV1_STATUS                          (SPI_PERISLV1_REG_BASE+0x00000028)
#define ADR_SPI_PERISLV1_INT_MASK                        (SPI_PERISLV1_REG_BASE+0x0000002c)
#define ADR_SPI_PERISLV1_INT                             (SPI_PERISLV1_REG_BASE+0x00000030)
#define ADR_SPI_PERISLV1_RAW_INT                         (SPI_PERISLV1_REG_BASE+0x00000034)
#define ADR_SPI_PERISLV1_COMP_VERSION                    (SPI_PERISLV1_REG_BASE+0x0000005c)
#define ADR_SPI_PERISLV1_TRX_DATA                        (SPI_PERISLV1_REG_BASE+0x00000060)
// SBUS_DMAC_REG
#define ADR_SBUS_SAR0                                    (SBUS_DMAC_REG_BASE+0x00000000)
#define ADR_SBUS_DAR0                                    (SBUS_DMAC_REG_BASE+0x00000008)
#define ADR_SBUS_LLP0                                    (SBUS_DMAC_REG_BASE+0x00000010)
#define ADR_SBUS_CTL0_1                                  (SBUS_DMAC_REG_BASE+0x00000018)
#define ADR_SBUS_CTL0_2                                  (SBUS_DMAC_REG_BASE+0x0000001c)
#define ADR_SBUS_CFG0_1                                  (SBUS_DMAC_REG_BASE+0x00000040)
#define ADR_SBUS_CFG0_2                                  (SBUS_DMAC_REG_BASE+0x00000044)
#define ADR_SBUS_SGR0                                    (SBUS_DMAC_REG_BASE+0x00000048)
#define ADR_SBUS_DSR0                                    (SBUS_DMAC_REG_BASE+0x00000050)
#define ADR_SBUS_SAR1                                    (SBUS_DMAC_REG_BASE+0x00000058)
#define ADR_SBUS_DAR1                                    (SBUS_DMAC_REG_BASE+0x00000060)
#define ADR_SBUS_LLP1                                    (SBUS_DMAC_REG_BASE+0x00000068)
#define ADR_SBUS_CTL1_1                                  (SBUS_DMAC_REG_BASE+0x00000070)
#define ADR_SBUS_CTL1_2                                  (SBUS_DMAC_REG_BASE+0x00000074)
#define ADR_SBUS_CFG1_1                                  (SBUS_DMAC_REG_BASE+0x00000098)
#define ADR_SBUS_CFG1_2                                  (SBUS_DMAC_REG_BASE+0x0000009c)
#define ADR_SBUS_SGR1                                    (SBUS_DMAC_REG_BASE+0x000000a0)
#define ADR_SBUS_DSR1                                    (SBUS_DMAC_REG_BASE+0x000000a8)
#define ADR_SBUS_SAR2                                    (SBUS_DMAC_REG_BASE+0x000000b0)
#define ADR_SBUS_DAR2                                    (SBUS_DMAC_REG_BASE+0x000000b8)
#define ADR_SBUS_LLP2                                    (SBUS_DMAC_REG_BASE+0x000000c0)
#define ADR_SBUS_CTL2_1                                  (SBUS_DMAC_REG_BASE+0x000000c8)
#define ADR_SBUS_CTL2_2                                  (SBUS_DMAC_REG_BASE+0x000000cc)
#define ADR_SBUS_CFG2_1                                  (SBUS_DMAC_REG_BASE+0x000000f0)
#define ADR_SBUS_CFG2_2                                  (SBUS_DMAC_REG_BASE+0x000000f4)
#define ADR_SBUS_SGR2                                    (SBUS_DMAC_REG_BASE+0x000000f8)
#define ADR_SBUS_DSR2                                    (SBUS_DMAC_REG_BASE+0x00000100)
#define ADR_SBUS_SAR3                                    (SBUS_DMAC_REG_BASE+0x00000108)
#define ADR_SBUS_DAR3                                    (SBUS_DMAC_REG_BASE+0x00000110)
#define ADR_SBUS_LLP3                                    (SBUS_DMAC_REG_BASE+0x00000118)
#define ADR_SBUS_CTL3_1                                  (SBUS_DMAC_REG_BASE+0x00000120)
#define ADR_SBUS_CTL3_2                                  (SBUS_DMAC_REG_BASE+0x00000124)
#define ADR_SBUS_CFG3_1                                  (SBUS_DMAC_REG_BASE+0x00000148)
#define ADR_SBUS_CFG3_2                                  (SBUS_DMAC_REG_BASE+0x0000014c)
#define ADR_SBUS_SGR3                                    (SBUS_DMAC_REG_BASE+0x00000150)
#define ADR_SBUS_DSR3                                    (SBUS_DMAC_REG_BASE+0x00000158)
#define ADR_SBUS_SAR4                                    (SBUS_DMAC_REG_BASE+0x00000160)
#define ADR_SBUS_DAR4                                    (SBUS_DMAC_REG_BASE+0x00000168)
#define ADR_SBUS_LLP4                                    (SBUS_DMAC_REG_BASE+0x00000170)
#define ADR_SBUS_CTL4_1                                  (SBUS_DMAC_REG_BASE+0x00000178)
#define ADR_SBUS_CTL4_2                                  (SBUS_DMAC_REG_BASE+0x0000017c)
#define ADR_SBUS_CFG4_1                                  (SBUS_DMAC_REG_BASE+0x000001a0)
#define ADR_SBUS_CFG4_2                                  (SBUS_DMAC_REG_BASE+0x000001a4)
#define ADR_SBUS_SGR4                                    (SBUS_DMAC_REG_BASE+0x000001a8)
#define ADR_SBUS_DSR4                                    (SBUS_DMAC_REG_BASE+0x000001b0)
#define ADR_SBUS_SAR5                                    (SBUS_DMAC_REG_BASE+0x000001b8)
#define ADR_SBUS_DAR5                                    (SBUS_DMAC_REG_BASE+0x000001c0)
#define ADR_SBUS_LLP5                                    (SBUS_DMAC_REG_BASE+0x000001c8)
#define ADR_SBUS_CTL5_1                                  (SBUS_DMAC_REG_BASE+0x000001d0)
#define ADR_SBUS_CTL5_2                                  (SBUS_DMAC_REG_BASE+0x000001d4)
#define ADR_SBUS_CFG5_1                                  (SBUS_DMAC_REG_BASE+0x000001d8)
#define ADR_SBUS_CFG5_2                                  (SBUS_DMAC_REG_BASE+0x000001f8)
#define ADR_SBUS_SGR5                                    (SBUS_DMAC_REG_BASE+0x00000200)
#define ADR_SBUS_DSR5                                    (SBUS_DMAC_REG_BASE+0x00000208)
#define ADR_SBUS_SAR6                                    (SBUS_DMAC_REG_BASE+0x00000210)
#define ADR_SBUS_DAR6                                    (SBUS_DMAC_REG_BASE+0x00000218)
#define ADR_SBUS_LLP6                                    (SBUS_DMAC_REG_BASE+0x00000220)
#define ADR_SBUS_CTL6_1                                  (SBUS_DMAC_REG_BASE+0x00000228)
#define ADR_SBUS_CTL6_2                                  (SBUS_DMAC_REG_BASE+0x0000022c)
#define ADR_SBUS_CFG6_1                                  (SBUS_DMAC_REG_BASE+0x00000250)
#define ADR_SBUS_CFG6_2                                  (SBUS_DMAC_REG_BASE+0x00000254)
#define ADR_SBUS_SGR6                                    (SBUS_DMAC_REG_BASE+0x00000258)
#define ADR_SBUS_DSR6                                    (SBUS_DMAC_REG_BASE+0x00000260)
#define ADR_SBUS_SAR7                                    (SBUS_DMAC_REG_BASE+0x00000268)
#define ADR_SBUS_DAR7                                    (SBUS_DMAC_REG_BASE+0x00000270)
#define ADR_SBUS_LLP7                                    (SBUS_DMAC_REG_BASE+0x00000278)
#define ADR_SBUS_CTL7_1                                  (SBUS_DMAC_REG_BASE+0x00000280)
#define ADR_SBUS_CTL7_2                                  (SBUS_DMAC_REG_BASE+0x00000284)
#define ADR_SBUS_CFG7_1                                  (SBUS_DMAC_REG_BASE+0x000002a8)
#define ADR_SBUS_CFG7_2                                  (SBUS_DMAC_REG_BASE+0x000002ac)
#define ADR_SBUS_SGR7                                    (SBUS_DMAC_REG_BASE+0x000002b0)
#define ADR_SBUS_DSR7                                    (SBUS_DMAC_REG_BASE+0x000002b8)
#define ADR_SBUS_INTRSTATUSREG                           (SBUS_DMAC_REG_BASE+0x000002e8)
#define ADR_SBUS_MASKTR                                  (SBUS_DMAC_REG_BASE+0x00000310)
#define ADR_SBUS_MASKERR                                 (SBUS_DMAC_REG_BASE+0x00000330)
#define ADR_SBUS_CLRTR                                   (SBUS_DMAC_REG_BASE+0x00000338)
#define ADR_SBUS_CLRERR                                  (SBUS_DMAC_REG_BASE+0x00000358)
#define ADR_SBUS_SHS_SRC_REQ_CFG                         (SBUS_DMAC_REG_BASE+0x00000368)
#define ADR_SBUS_SHS_DST_REQ_CFG                         (SBUS_DMAC_REG_BASE+0x00000370)
#define ADR_SBUS_SHS_SRC_SREQ_CFG                        (SBUS_DMAC_REG_BASE+0x00000378)
#define ADR_SBUS_SHS_DST_SREQ_CFG                        (SBUS_DMAC_REG_BASE+0x00000380)
#define ADR_SBUS_DMA_EN                                  (SBUS_DMAC_REG_BASE+0x00000398)
#define ADR_SBUS_CH_EN                                   (SBUS_DMAC_REG_BASE+0x000003a0)
// DMAC1_REG
#define ADR_SAR0                                         (DMAC1_REG_BASE+0x00000000)
#define ADR_DAR0                                         (DMAC1_REG_BASE+0x00000008)
#define ADR_LLP0                                         (DMAC1_REG_BASE+0x00000010)
#define ADR_CTL0_1                                       (DMAC1_REG_BASE+0x00000018)
#define ADR_CTL0_2                                       (DMAC1_REG_BASE+0x0000001c)
#define ADR_CFG0_1                                       (DMAC1_REG_BASE+0x00000040)
#define ADR_CFG0_2                                       (DMAC1_REG_BASE+0x00000044)
#define ADR_SGR0                                         (DMAC1_REG_BASE+0x00000048)
#define ADR_DSR0                                         (DMAC1_REG_BASE+0x00000050)
#define ADR_SAR1                                         (DMAC1_REG_BASE+0x00000058)
#define ADR_DAR1                                         (DMAC1_REG_BASE+0x00000060)
#define ADR_LLP1                                         (DMAC1_REG_BASE+0x00000068)
#define ADR_CTL1_1                                       (DMAC1_REG_BASE+0x00000070)
#define ADR_CTL1_2                                       (DMAC1_REG_BASE+0x00000074)
#define ADR_CFG1_1                                       (DMAC1_REG_BASE+0x00000098)
#define ADR_CFG1_2                                       (DMAC1_REG_BASE+0x0000009c)
#define ADR_SGR1                                         (DMAC1_REG_BASE+0x000000a0)
#define ADR_DSR1                                         (DMAC1_REG_BASE+0x000000a8)
#define ADR_SAR2                                         (DMAC1_REG_BASE+0x000000b0)
#define ADR_DAR2                                         (DMAC1_REG_BASE+0x000000b8)
#define ADR_LLP2                                         (DMAC1_REG_BASE+0x000000c0)
#define ADR_CTL2_1                                       (DMAC1_REG_BASE+0x000000c8)
#define ADR_CTL2_2                                       (DMAC1_REG_BASE+0x000000cc)
#define ADR_CFG2_1                                       (DMAC1_REG_BASE+0x000000f0)
#define ADR_CFG2_2                                       (DMAC1_REG_BASE+0x000000f4)
#define ADR_SGR2                                         (DMAC1_REG_BASE+0x000000f8)
#define ADR_DSR2                                         (DMAC1_REG_BASE+0x00000100)
#define ADR_SAR3                                         (DMAC1_REG_BASE+0x00000108)
#define ADR_DAR3                                         (DMAC1_REG_BASE+0x00000110)
#define ADR_LLP3                                         (DMAC1_REG_BASE+0x00000118)
#define ADR_CTL3_1                                       (DMAC1_REG_BASE+0x00000120)
#define ADR_CTL3_2                                       (DMAC1_REG_BASE+0x00000124)
#define ADR_CFG3_1                                       (DMAC1_REG_BASE+0x00000148)
#define ADR_CFG3_2                                       (DMAC1_REG_BASE+0x0000014c)
#define ADR_SGR3                                         (DMAC1_REG_BASE+0x00000150)
#define ADR_DSR3                                         (DMAC1_REG_BASE+0x00000158)
#define ADR_SAR4                                         (DMAC1_REG_BASE+0x00000160)
#define ADR_DAR4                                         (DMAC1_REG_BASE+0x00000168)
#define ADR_LLP4                                         (DMAC1_REG_BASE+0x00000170)
#define ADR_CTL4_1                                       (DMAC1_REG_BASE+0x00000178)
#define ADR_CTL4_2                                       (DMAC1_REG_BASE+0x0000017c)
#define ADR_CFG4_1                                       (DMAC1_REG_BASE+0x000001a0)
#define ADR_CFG4_2                                       (DMAC1_REG_BASE+0x000001a4)
#define ADR_SGR4                                         (DMAC1_REG_BASE+0x000001a8)
#define ADR_DSR4                                         (DMAC1_REG_BASE+0x000001b0)
#define ADR_SAR5                                         (DMAC1_REG_BASE+0x000001b8)
#define ADR_DAR5                                         (DMAC1_REG_BASE+0x000001c0)
#define ADR_LLP5                                         (DMAC1_REG_BASE+0x000001c8)
#define ADR_CTL5_1                                       (DMAC1_REG_BASE+0x000001d0)
#define ADR_CTL5_2                                       (DMAC1_REG_BASE+0x000001d4)
#define ADR_CFG5_1                                       (DMAC1_REG_BASE+0x000001d8)
#define ADR_CFG5_2                                       (DMAC1_REG_BASE+0x000001f8)
#define ADR_SGR5                                         (DMAC1_REG_BASE+0x00000200)
#define ADR_DSR5                                         (DMAC1_REG_BASE+0x00000208)
#define ADR_SAR6                                         (DMAC1_REG_BASE+0x00000210)
#define ADR_DAR6                                         (DMAC1_REG_BASE+0x00000218)
#define ADR_LLP6                                         (DMAC1_REG_BASE+0x00000220)
#define ADR_CTL6_1                                       (DMAC1_REG_BASE+0x00000228)
#define ADR_CTL6_2                                       (DMAC1_REG_BASE+0x0000022c)
#define ADR_CFG6_1                                       (DMAC1_REG_BASE+0x00000250)
#define ADR_CFG6_2                                       (DMAC1_REG_BASE+0x00000254)
#define ADR_SGR6                                         (DMAC1_REG_BASE+0x00000258)
#define ADR_DSR6                                         (DMAC1_REG_BASE+0x00000260)
#define ADR_SAR7                                         (DMAC1_REG_BASE+0x00000268)
#define ADR_DAR7                                         (DMAC1_REG_BASE+0x00000270)
#define ADR_LLP7                                         (DMAC1_REG_BASE+0x00000278)
#define ADR_CTL7_1                                       (DMAC1_REG_BASE+0x00000280)
#define ADR_CTL7_2                                       (DMAC1_REG_BASE+0x00000284)
#define ADR_CFG7_1                                       (DMAC1_REG_BASE+0x000002a8)
#define ADR_CFG7_2                                       (DMAC1_REG_BASE+0x000002ac)
#define ADR_SGR7                                         (DMAC1_REG_BASE+0x000002b0)
#define ADR_DSR7                                         (DMAC1_REG_BASE+0x000002b8)
#define ADR_INTRSTATUSREG                                (DMAC1_REG_BASE+0x000002e8)
#define ADR_MASKTR                                       (DMAC1_REG_BASE+0x00000310)
#define ADR_MASKERR                                      (DMAC1_REG_BASE+0x00000330)
#define ADR_CLRTR                                        (DMAC1_REG_BASE+0x00000338)
#define ADR_CLRERR                                       (DMAC1_REG_BASE+0x00000358)
#define ADR_SHS_SRC_REQ_CFG                              (DMAC1_REG_BASE+0x00000368)
#define ADR_SHS_DST_REQ_CFG                              (DMAC1_REG_BASE+0x00000370)
#define ADR_SHS_SRC_SREQ_CFG                             (DMAC1_REG_BASE+0x00000378)
#define ADR_SHS_DST_SREQ_CFG                             (DMAC1_REG_BASE+0x00000380)
#define ADR_DMA_EN                                       (DMAC1_REG_BASE+0x00000398)
#define ADR_CH_EN                                        (DMAC1_REG_BASE+0x000003a0)

// the following is for getting CSR fields

#define GET_DMA1_SW_RST                                            (((REG32(ADR_BRG_SW_RST))                                   & 0x00000001 ) >> 0)
#define GET_MAC_SW_RST                                             (((REG32(ADR_BRG_SW_RST))                                   & 0x00000002 ) >> 1)
#define GET_SDIO_SW_RST                                            (((REG32(ADR_BRG_SW_RST))                                   & 0x00000008 ) >> 3)
#define GET_SPI_SLV_SW_RST                                         (((REG32(ADR_BRG_SW_RST))                                   & 0x00000010 ) >> 4)
#define GET_UART_SW_RST                                            (((REG32(ADR_BRG_SW_RST))                                   & 0x00000020 ) >> 5)
#define GET_DMA_SW_RST                                             (((REG32(ADR_BRG_SW_RST))                                   & 0x00000040 ) >> 6)
#define GET_WDT_SW_RST                                             (((REG32(ADR_BRG_SW_RST))                                   & 0x00000080 ) >> 7)
#define GET_I2C_SLV_SW_RST                                         (((REG32(ADR_BRG_SW_RST))                                   & 0x00000100 ) >> 8)
#define GET_INT_CTL_SW_RST                                         (((REG32(ADR_BRG_SW_RST))                                   & 0x00000200 ) >> 9)
#define GET_BTCX_SW_RST                                            (((REG32(ADR_BRG_SW_RST))                                   & 0x00000400 ) >> 10)
#define GET_DAT_UART1_SW_RST                                       (((REG32(ADR_BRG_SW_RST))                                   & 0x00000800 ) >> 11)
#define GET_US0TMR_SW_RST                                          (((REG32(ADR_BRG_SW_RST))                                   & 0x00001000 ) >> 12)
#define GET_US1TMR_SW_RST                                          (((REG32(ADR_BRG_SW_RST))                                   & 0x00002000 ) >> 13)
#define GET_US2TMR_SW_RST                                          (((REG32(ADR_BRG_SW_RST))                                   & 0x00004000 ) >> 14)
#define GET_US3TMR_SW_RST                                          (((REG32(ADR_BRG_SW_RST))                                   & 0x00008000 ) >> 15)
#define GET_MS0TMR_SW_RST                                          (((REG32(ADR_BRG_SW_RST))                                   & 0x00010000 ) >> 16)
#define GET_MS1TMR_SW_RST                                          (((REG32(ADR_BRG_SW_RST))                                   & 0x00020000 ) >> 17)
#define GET_MS2TMR_SW_RST                                          (((REG32(ADR_BRG_SW_RST))                                   & 0x00040000 ) >> 18)
#define GET_MS3TMR_SW_RST                                          (((REG32(ADR_BRG_SW_RST))                                   & 0x00080000 ) >> 19)
#define GET_PLF_SW_RST                                             (((REG32(ADR_BRG_SW_RST))                                   & 0x00100000 ) >> 20)
#define GET_ALL_SW_RST                                             (((REG32(ADR_BRG_SW_RST))                                   & 0x00200000 ) >> 21)
#define GET_DAT_UART_SW_RST                                        (((REG32(ADR_BRG_SW_RST))                                   & 0x00400000 ) >> 22)
#define GET_I2C0_SW_RST                                            (((REG32(ADR_BRG_SW_RST))                                   & 0x00800000 ) >> 23)
#define GET_I2C1_SW_RST                                            (((REG32(ADR_BRG_SW_RST))                                   & 0x01000000 ) >> 24)
#define GET_I2S_SW_RST                                             (((REG32(ADR_BRG_SW_RST))                                   & 0x02000000 ) >> 25)
#define GET_I2S1_SW_RST                                            (((REG32(ADR_BRG_SW_RST))                                   & 0x04000000 ) >> 26)
#define GET_SPISLV0_SW_RST                                         (((REG32(ADR_BRG_SW_RST))                                   & 0x08000000 ) >> 27)
#define GET_SPISLV1_SW_RST                                         (((REG32(ADR_BRG_SW_RST))                                   & 0x10000000 ) >> 28)
#define GET_SPIMAS0_SW_RST                                         (((REG32(ADR_BRG_SW_RST))                                   & 0x20000000 ) >> 29)
#define GET_SPIMAS1_SW_RST                                         (((REG32(ADR_BRG_SW_RST))                                   & 0x40000000 ) >> 30)
#define GET_SPIMAS2_SW_RST                                         (((REG32(ADR_BRG_SW_RST))                                   & 0x80000000 ) >> 31)
#define GET_RG_REBOOT                                              (((REG32(ADR_BOOT))                                         & 0x00000001 ) >> 0)
#define GET_TRAP_IMG_FLS                                           (((REG32(ADR_BOOT))                                         & 0x00010000 ) >> 16)
#define GET_TRAP_REBOOT                                            (((REG32(ADR_BOOT))                                         & 0x00020000 ) >> 17)
#define GET_TRAP_BOOT_FLS                                          (((REG32(ADR_BOOT))                                         & 0x00040000 ) >> 18)
#define GET_CHIP_ID_31_0                                           (((REG32(ADR_CHIP_ID_0))                                    & 0xffffffff ) >> 0)
#define GET_CHIP_ID_63_32                                          (((REG32(ADR_CHIP_ID_1))                                    & 0xffffffff ) >> 0)
#define GET_CHIP_ID_95_64                                          (((REG32(ADR_CHIP_ID_2))                                    & 0xffffffff ) >> 0)
#define GET_CHIP_ID_127_96                                         (((REG32(ADR_CHIP_ID_3))                                    & 0xffffffff ) >> 0)
#define GET_CLK_DIGI_SEL                                           (((REG32(ADR_CLOCK_SELECTION))                              & 0x0000001f ) >> 0)
#define GET_SYS_CLK_EN                                             (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00000001 ) >> 0)
#define GET_MAC_CLK_EN                                             (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00000002 ) >> 1)
#define GET_FLASH_CLK_EN                                           (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00000004 ) >> 2)
#define GET_SDIO_CLK_EN                                            (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00000008 ) >> 3)
#define GET_SPI_SLV_CLK_EN                                         (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00000010 ) >> 4)
#define GET_UART_CLK_EN                                            (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00000020 ) >> 5)
#define GET_DMA_CLK_EN                                             (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00000040 ) >> 6)
#define GET_WDT_CLK_EN                                             (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00000080 ) >> 7)
#define GET_I2C_SLV_CLK_EN                                         (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00000100 ) >> 8)
#define GET_INT_CTL_CLK_EN                                         (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00000200 ) >> 9)
#define GET_BTCX_CLK_EN                                            (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00000400 ) >> 10)
#define GET_EFS_CLK_EN                                             (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00000800 ) >> 11)
#define GET_US0TMR_CLK_EN                                          (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00001000 ) >> 12)
#define GET_US1TMR_CLK_EN                                          (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00002000 ) >> 13)
#define GET_US2TMR_CLK_EN                                          (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00004000 ) >> 14)
#define GET_US3TMR_CLK_EN                                          (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00008000 ) >> 15)
#define GET_MS0TMR_CLK_EN                                          (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00010000 ) >> 16)
#define GET_MS1TMR_CLK_EN                                          (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00020000 ) >> 17)
#define GET_MS2TMR_CLK_EN                                          (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00040000 ) >> 18)
#define GET_MS3TMR_CLK_EN                                          (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00080000 ) >> 19)
#define GET_SPI_MST2CBRA_CLK_EN                                    (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00100000 ) >> 20)
#define GET_AHB2PKT_CLK_EN                                         (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00200000 ) >> 21)
#define GET_PWM_CLK_EN                                             (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00400000 ) >> 22)
#define GET_I2C0_CLK_EN                                            (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x00800000 ) >> 23)
#define GET_RESET_N_CPUN10                                         (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x01000000 ) >> 24)
#define GET_PHY_IQ_LOG_CLK_EN                                      (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x10000000 ) >> 28)
#define GET_SPIMAS0_CLK_EN                                         (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x20000000 ) >> 29)
#define GET_I2S_PCLK_EN                                            (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x40000000 ) >> 30)
#define GET_SECU_CLK_EN                                            (((REG32(ADR_PLATFORM_CLOCK_ENABLE))                        & 0x80000000 ) >> 31)
#define GET_CLK_EN_PHYRF40M                                        (((REG32(ADR_SYS_CSR_CLOCK_ENABLE))                         & 0x00000001 ) >> 0)
#define GET_CLK_EN_PHYRF80M                                        (((REG32(ADR_SYS_CSR_CLOCK_ENABLE))                         & 0x00000002 ) >> 1)
#define GET_CLK_EN_160M_PHY                                        (((REG32(ADR_SYS_CSR_CLOCK_ENABLE))                         & 0x00000004 ) >> 2)
#define GET_I2C1_CLK_EN                                            (((REG32(ADR_SYS_CSR_CLOCK_ENABLE))                         & 0x00000008 ) >> 3)
#define GET_SPIMAS1_CLK_EN                                         (((REG32(ADR_SYS_CSR_CLOCK_ENABLE))                         & 0x00000010 ) >> 4)
#define GET_SPIMAS2_CLK_EN                                         (((REG32(ADR_SYS_CSR_CLOCK_ENABLE))                         & 0x00000020 ) >> 5)
#define GET_SPISLV0_CLK_EN                                         (((REG32(ADR_SYS_CSR_CLOCK_ENABLE))                         & 0x00000040 ) >> 6)
#define GET_SPISLV1_CLK_EN                                         (((REG32(ADR_SYS_CSR_CLOCK_ENABLE))                         & 0x00000080 ) >> 7)
#define GET_DMA1_CLK_EN                                            (((REG32(ADR_SYS_CSR_CLOCK_ENABLE))                         & 0x00000100 ) >> 8)
#define GET_UART1_CLK_EN                                           (((REG32(ADR_SYS_CSR_CLOCK_ENABLE))                         & 0x00000200 ) >> 9)
#define GET_BTCX_CSR_CLK_EN                                        (((REG32(ADR_SYS_CSR_CLOCK_ENABLE))                         & 0x00000400 ) >> 10)
#define GET_CLK_EN_MBIST                                           (((REG32(ADR_SYS_CSR_CLOCK_ENABLE))                         & 0x00000800 ) >> 11)
#define GET_DBG_UART_CLK_EN                                        (((REG32(ADR_SYS_CSR_CLOCK_ENABLE))                         & 0x00001000 ) >> 12)
#define GET_I2S1_PCLK_EN                                           (((REG32(ADR_SYS_CSR_CLOCK_ENABLE))                         & 0x00002000 ) >> 13)
#define GET_BLE_LL_CLK_EN                                          (((REG32(ADR_SYS_CSR_CLOCK_ENABLE))                         & 0x00004000 ) >> 14)
#define GET_R_BOOTSTRAP_SAMPLE                                     (((REG32(ADR_BOOTSTRAP_SAMPLE))                             & 0x0000000f ) >> 0)
#define GET_N10_CORE_CURRENT_PC                                    (((REG32(ADR_N10_DBG1))                                     & 0xffffffff ) >> 0)
#define GET_N10_STANDBY_REQ                                        (((REG32(ADR_N10_DBG2))                                     & 0x08000000 ) >> 27)
#define GET_N10_CORE_STANDBY_MODE                                  (((REG32(ADR_N10_DBG2))                                     & 0x10000000 ) >> 28)
#define GET_N10_CORE_DEBUG_MODE                                    (((REG32(ADR_N10_DBG2))                                     & 0x20000000 ) >> 29)
#define GET_N10_STANDBY                                            (((REG32(ADR_N10_DBG2))                                     & 0x40000000 ) >> 30)
#define GET_N10_WAKEUP_OK                                          (((REG32(ADR_N10_DBG2))                                     & 0x80000000 ) >> 31)
#define GET_SYS_CLOCK_STATE                                        (((REG32(ADR_ROPMUSTATE))                                   & 0x00000007 ) >> 0)
#define GET_ROM_READ_PROT                                          (((REG32(ADR_ROM_READ_PROT))                                & 0x00000001 ) >> 0)
#define GET_GPIO_STOP_SEL                                          (((REG32(ADR_GPIO_IQ_LOG_STOP))                             & 0x007fffff ) >> 0)
#define GET_GPIO_STOP_POL                                          (((REG32(ADR_GPIO_IQ_LOG_STOP))                             & 0x40000000 ) >> 30)
#define GET_GPIO_STOP_EN                                           (((REG32(ADR_GPIO_IQ_LOG_STOP))                             & 0x80000000 ) >> 31)
#define GET_CLK_FLS_SEL                                            (((REG32(ADR_SECU_AND_FLASH_CLOCK_SELECTION))               & 0x0000000f ) >> 0)
#define GET_CLK_SECU_SEL                                           (((REG32(ADR_SECU_AND_FLASH_CLOCK_SELECTION))               & 0x000000f0 ) >> 4)
#define GET_CLK_BLE_LL_SEL                                         (((REG32(ADR_SECU_AND_FLASH_CLOCK_SELECTION))               & 0x00000f00 ) >> 8)
#define GET_CLK_PWM_SEL                                            (((REG32(ADR_SECU_AND_FLASH_CLOCK_SELECTION))               & 0x0000f000 ) >> 12)
#define GET_CLK_FLS_DIV                                            (((REG32(ADR_SECU_AND_FLASH_CLOCK_SELECTION))               & 0x00030000 ) >> 16)
#define GET_FLASHBRG_SPLIT_DISABLE                                 (((REG32(ADR_FLASH_BRIDGE_SPLIT_DISABLE))                   & 0x00000001 ) >> 0)
#define GET_TB_ADR_SEL                                             (((REG32(ADR_TB_ADR_SEL))                                   & 0x0000ffff ) >> 0)
#define GET_TB_CS                                                  (((REG32(ADR_TB_ADR_SEL))                                   & 0x80000000 ) >> 31)
#define GET_TB_RDATA                                               (((REG32(ADR_TB_RDATA))                                     & 0xffffffff ) >> 0)
#define GET_UART_W2B_EN                                            (((REG32(ADR_UART_W2B))                                     & 0x00000001 ) >> 0)
#define GET_XTAL_INVERT_2_BLE_LL                                   (((REG32(ADR_XTAL_CLK_EDGE))                                & 0x00000001 ) >> 0)
#define GET_XTAL_INVERT_2_SECU                                     (((REG32(ADR_XTAL_CLK_EDGE))                                & 0x00000002 ) >> 1)
#define GET_SYSCTRL_CMD                                            (((REG32(ADR_SYSCTRL_COMMAND))                              & 0xffffffff ) >> 0)
#define GET_CLK_FBUS_SEL                                           (((REG32(ADR_FBUS_CLK_SEL))                                 & 0x0000007f ) >> 0)
#define GET_SYS_RTC_ON                                             (((REG32(ADR_SYSCTRL_STATUS))                               & 0x00000001 ) >> 0)
#define GET_SYS_XOSC_ON                                            (((REG32(ADR_SYSCTRL_STATUS))                               & 0x00000002 ) >> 1)
#define GET_SYS_DPLL_ON                                            (((REG32(ADR_SYSCTRL_STATUS))                               & 0x00000004 ) >> 2)
#define GET_FSM_SYSCTRL                                            (((REG32(ADR_SYSCTRL_STATUS))                               & 0x00001f00 ) >> 8)
#define GET_EILM_STATUS_MASK                                       (((REG32(ADR_EILM_ERR_INFO))                                & 0x00000001 ) >> 0)
#define GET_EILM_ERR_INFO                                          (((REG32(ADR_EILM_ERR_INFO))                                & 0xfffffffe ) >> 1)
#define GET_EDLM_STATUS_MASK                                       (((REG32(ADR_EDLM_ERR_INFO))                                & 0x00000001 ) >> 0)
#define GET_EDLM_ERR_INFO                                          (((REG32(ADR_EDLM_ERR_INFO))                                & 0xfffffffe ) >> 1)
#define GET_SRAM0_PG_STATE                                         (((REG32(ADR_SRAM_PG_STATUS0))                              & 0x00000003 ) >> 0)
#define GET_SRAM1_PG_STATE                                         (((REG32(ADR_SRAM_PG_STATUS0))                              & 0x0000000c ) >> 2)
#define GET_SRAM2_PG_STATE                                         (((REG32(ADR_SRAM_PG_STATUS0))                              & 0x00000030 ) >> 4)
#define GET_SRAM3_PG_STATE                                         (((REG32(ADR_SRAM_PG_STATUS0))                              & 0x000000c0 ) >> 6)
#define GET_SRAM4_PG_STATE                                         (((REG32(ADR_SRAM_PG_STATUS0))                              & 0x00000300 ) >> 8)
#define GET_SRAM5_PG_STATE                                         (((REG32(ADR_SRAM_PG_STATUS0))                              & 0x00000c00 ) >> 10)
#define GET_SRAM6_PG_STATE                                         (((REG32(ADR_SRAM_PG_STATUS0))                              & 0x00003000 ) >> 12)
#define GET_SRAM7_PG_STATE                                         (((REG32(ADR_SRAM_PG_STATUS0))                              & 0x0000c000 ) >> 14)
#define GET_SRAM8_PG_STATE                                         (((REG32(ADR_SRAM_PG_STATUS0))                              & 0x00030000 ) >> 16)
#define GET_SRAM9_PG_STATE                                         (((REG32(ADR_SRAM_PG_STATUS0))                              & 0x000c0000 ) >> 18)
#define GET_SRAM10_PG_STATE                                        (((REG32(ADR_SRAM_PG_STATUS1))                              & 0x00000003 ) >> 0)
#define GET_SRAM11_PG_STATE                                        (((REG32(ADR_SRAM_PG_STATUS1))                              & 0x0000000c ) >> 2)
#define GET_SRAM12_PG_STATE                                        (((REG32(ADR_SRAM_PG_STATUS1))                              & 0x00000030 ) >> 4)
#define GET_SRAM13_PG_STATE                                        (((REG32(ADR_SRAM_PG_STATUS1))                              & 0x000000c0 ) >> 6)
#define GET_SRAM14_PG_STATE                                        (((REG32(ADR_SRAM_PG_STATUS1))                              & 0x00000300 ) >> 8)
#define GET_SRAM15_PG_STATE                                        (((REG32(ADR_SRAM_PG_STATUS1))                              & 0x00000c00 ) >> 10)
#define GET_SRAM16_PG_STATE                                        (((REG32(ADR_SRAM_PG_STATUS1))                              & 0x00003000 ) >> 12)
#define GET_RINGOSC_WRITE_TARGET                                   (((REG32(ADR_RINGOSCWRITE))                                 & 0x00ffffff ) >> 0)
#define GET_RINGOSC_READ_START                                     (((REG32(ADR_RINGOSCWRITE))                                 & 0x01000000 ) >> 24)
#define GET_RINGOSC_ENABLE                                         (((REG32(ADR_RINGOSCWRITE))                                 & 0x02000000 ) >> 25)
#define GET_RINGOSC_READ_VALUE                                     (((REG32(ADR_RINGOSCREAD))                                  & 0x00ffffff ) >> 0)
#define GET_HBUSREQ_LOCK                                           (((REG32(ADR_HBUSREQ_LOCK))                                 & 0x00001fff ) >> 0)
#define GET_HBURST_LOCK                                            (((REG32(ADR_HBURST_LOCK))                                  & 0x00001fff ) >> 0)
#define GET_AHB_BUS_ERR_ADDR                                       (((REG32(ADR_AHB_BUS_ERR_ADR))                              & 0xffffffff ) >> 0)
#define GET_AHB_BUS_ERR_INFO                                       (((REG32(ADR_AHB_BUS_ERR_INFO))                             & 0x00000003 ) >> 0)
#define GET_TOP_SW_PWR_ON1_OUTPUT_PWR_ON1_1_0_0                    (((REG32(ADR_POWER_SW_INFO))                                & 0x00000001 ) >> 0)
#define GET_TOP_SW_PWR_ON2_OUTPUT_PWR_ON2_1_0_0                    (((REG32(ADR_POWER_SW_INFO))                                & 0x00000002 ) >> 1)
#define GET_TOP_SW_PWR_ON3_OUTPUT_PWR_ON3_1_0_0                    (((REG32(ADR_POWER_SW_INFO))                                & 0x00000004 ) >> 2)
#define GET_TOP_SW_PWR_ON5_OUTPUT_PWR_ON5_1_0_0                    (((REG32(ADR_POWER_SW_INFO))                                & 0x00000008 ) >> 3)
#define GET_VIAROM_EMA                                             (((REG32(ADR_VIAROM_EMA))                                   & 0x00000007 ) >> 0)
#define GET_TEST_MODE0                                             (((REG32(ADR_TEST_MODE))                                    & 0x00000001 ) >> 0)
#define GET_TEST_MODE1                                             (((REG32(ADR_TEST_MODE))                                    & 0x00000002 ) >> 1)
#define GET_TEST_MODE2                                             (((REG32(ADR_TEST_MODE))                                    & 0x00000004 ) >> 2)
#define GET_TEST_MODE3                                             (((REG32(ADR_TEST_MODE))                                    & 0x00000008 ) >> 3)
#define GET_TEST_MODE4                                             (((REG32(ADR_TEST_MODE))                                    & 0x00000010 ) >> 4)
#define GET_TEST_MODE_ALL                                          (((REG32(ADR_TEST_MODE))                                    & 0x00000020 ) >> 5)
#define GET_CLK_EN_CPUN10                                          (((REG32(ADR_MANUAL_RESET_N))                               & 0x00000002 ) >> 1)
#define GET_N10_WARM_RESET_N                                       (((REG32(ADR_MANUAL_RESET_N))                               & 0x00000004 ) >> 2)
#define GET_FW_EVENT                                               (((REG32(ADR_DEBUG_FIRMWARE_EVENT_FLAG))                    & 0xffffffff ) >> 0)
#define GET_HOST_EVENT                                             (((REG32(ADR_DEBUG_HOST_EVENT_FLAG))                        & 0xffffffff ) >> 0)
#define GET_CHIP_INFO_ID_31_0                                      (((REG32(ADR_CHIP_INFO_ID_0))                               & 0xffffffff ) >> 0)
#define GET_CHIP_INFO_ID_63_32                                     (((REG32(ADR_CHIP_INFO_ID_1))                               & 0xffffffff ) >> 0)
#define GET_CHIP_VER                                               (((REG32(ADR_CHIP_TYPE_VER))                                & 0x00ffffff ) >> 0)
#define GET_CHIP_TYPE                                              (((REG32(ADR_CHIP_TYPE_VER))                                & 0xff000000 ) >> 24)
#define GET_CHIP_DATE_YYYYMMDD                                     (((REG32(ADR_CHIP_DATE_YYYYMMDD))                           & 0xffffffff ) >> 0)
#define GET_CHIP_DATE_00HHMMSS                                     (((REG32(ADR_CHIP_DATE_00HHMMSS))                           & 0x00ffffff ) >> 0)
#define GET_CHIP_GITSHA_31_0                                       (((REG32(ADR_CHIP_GITSHA_0))                                & 0xffffffff ) >> 0)
#define GET_CHIP_GITSHA_63_32                                      (((REG32(ADR_CHIP_GITSHA_1))                                & 0xffffffff ) >> 0)
#define GET_CHIP_GITSHA_95_64                                      (((REG32(ADR_CHIP_GITSHA_2))                                & 0xffffffff ) >> 0)
#define GET_CHIP_GITSHA_127_96                                     (((REG32(ADR_CHIP_GITSHA_3))                                & 0xffffffff ) >> 0)
#define GET_CHIP_GITSHA_159_128                                    (((REG32(ADR_CHIP_GITSHA_4))                                & 0xffffffff ) >> 0)
#define GET_N10CFG_DEFAULT_IVB                                     (((REG32(ADR_N10CFG_DEF_IVB))                               & 0x0000ffff ) >> 0)
#define GET_CHIP_INFO_FPGA_TAG                                     (((REG32(ADR_CHIP_INFO_FPGATAG))                            & 0xffffffff ) >> 0)
#define GET_SYS_PMU_MODE_TRAN_INT                                  (((REG32(ADR_PMU_MODE_TRAN_INT))                            & 0x00000001 ) >> 0)
#define GET_DBG_WRITE_TO_FINISH_SIM                                (((REG32(ADR_DEBUG_SIM_FINISH))                             & 0x00000001 ) >> 0)
#define GET_DATA_SPI_WAKEUP                                        (((REG32(ADR_ALWAYS_ON_CFG00))                              & 0x00000001 ) >> 0)
#define GET_WAKE_SOON_WITH_SCK                                     (((REG32(ADR_SDIO_RESET_WAKE_CFG))                          & 0x00000001 ) >> 0)
#define GET_ALLOW_SD_SPI_RESET                                     (((REG32(ADR_SDIO_RESET_WAKE_CFG))                          & 0x00000002 ) >> 1)
#define GET_WDT_MCU_RESET                                          (((REG32(ADR_BOOT_INFO))                                    & 0x00000001 ) >> 0)
#define GET_WDT_SYS_RESET                                          (((REG32(ADR_BOOT_INFO))                                    & 0x00000002 ) >> 1)
#define GET_SDIO_CMD52_06H_RESET                                   (((REG32(ADR_BOOT_INFO))                                    & 0x00000004 ) >> 2)
#define GET_DATA_SPI_RESET                                         (((REG32(ADR_BOOT_INFO))                                    & 0x00000008 ) >> 3)
#define GET_UART_NRTS                                              (((REG32(ADR_SPARE_UART_INFO))                              & 0x00000001 ) >> 0)
#define GET_UART_NCTS                                              (((REG32(ADR_SPARE_UART_INFO))                              & 0x00000002 ) >> 1)
#define GET_NORMAL_PWR_ON1                                         (((REG32(ADR_POWER_ON_OFF_CTRL))                            & 0x00000001 ) >> 0)
#define GET_NORMAL_PWR_ON2                                         (((REG32(ADR_POWER_ON_OFF_CTRL))                            & 0x00000002 ) >> 1)
#define GET_NORMAL_PWR_ON3                                         (((REG32(ADR_POWER_ON_OFF_CTRL))                            & 0x00000004 ) >> 2)
#define GET_NORMAL_PWR_ON5                                         (((REG32(ADR_POWER_ON_OFF_CTRL))                            & 0x00000008 ) >> 3)
#define GET_SUSPEND_PWR_ON1                                        (((REG32(ADR_POWER_ON_OFF_CTRL))                            & 0x00000010 ) >> 4)
#define GET_SUSPEND_PWR_ON2                                        (((REG32(ADR_POWER_ON_OFF_CTRL))                            & 0x00000020 ) >> 5)
#define GET_SUSPEND_PWR_ON3                                        (((REG32(ADR_POWER_ON_OFF_CTRL))                            & 0x00000040 ) >> 6)
#define GET_SUSPEND_PWR_ON5                                        (((REG32(ADR_POWER_ON_OFF_CTRL))                            & 0x00000080 ) >> 7)
#define GET_NORMAL_ISO_ON1                                         (((REG32(ADR_POWER_ON_OFF_CTRL))                            & 0x00000100 ) >> 8)
#define GET_NORMAL_ISO_ON2                                         (((REG32(ADR_POWER_ON_OFF_CTRL))                            & 0x00000200 ) >> 9)
#define GET_NORMAL_ISO_ON3                                         (((REG32(ADR_POWER_ON_OFF_CTRL))                            & 0x00000400 ) >> 10)
#define GET_NORMAL_ISO_ON5                                         (((REG32(ADR_POWER_ON_OFF_CTRL))                            & 0x00000800 ) >> 11)
#define GET_HOST_WAKE_WIFI                                         (((REG32(ADR_HOST_WAKE_WIFI_CTRL))                          & 0xffffffff ) >> 0)
#define GET_PRESCALER_US                                           (((REG32(ADR_PRESCALER_USTIMER))                            & 0x000001ff ) >> 0)
#define GET_RTC_TIMER_WAKE_PMU_EN                                  (((REG32(ADR_WAKE_PMU_ENABLE))                              & 0x00000001 ) >> 0)
#define GET_DTIM_TIMER_WAKE_PMU_EN                                 (((REG32(ADR_WAKE_PMU_ENABLE))                              & 0x00000004 ) >> 2)
#define GET_N10_PWR_CTRL_EN                                        (((REG32(ADR_N10_SUSPEND_TO_RAM_EN))                        & 0x00000001 ) >> 0)
#define GET_NO_CACHE_INIT                                          (((REG32(ADR_N10_SUSPEND_TO_RAM_EN))                        & 0x00000002 ) >> 1)
#define GET_N10_PWR_CTRL_STATE_BASE                                (((REG32(ADR_N10_SUSPEND_TO_RAM_EN))                        & 0xfffffffc ) >> 2)
#define GET_TEMP_BIT0                                              (((REG32(ADR_CLKGATEDCFG_SETTING))                          & 0x00000001 ) >> 0)
#define GET_TEMP_BIT1                                              (((REG32(ADR_CLKGATEDCFG_SETTING))                          & 0x00000002 ) >> 1)
#define GET_SAME_TIME_CLK_GATED_EN                                 (((REG32(ADR_CLKGATEDCFG_SETTING))                          & 0x80000000 ) >> 31)
#define GET_DTIM_BEACON_EARLY_TERMINATE_EN                         (((REG32(ADR_DTIM_PHY_SETTING))                             & 0x00000001 ) >> 0)
#define GET_DTIM_RX_LISTEN_BONLY_MODE_EN                           (((REG32(ADR_DTIM_PHY_SETTING))                             & 0x00000002 ) >> 1)
#define GET_PATCH00_EN                                             (((REG32(ADR_ROM_PATCH00_0))                                & 0x00000001 ) >> 0)
#define GET_PATCH00_ADDR                                           (((REG32(ADR_ROM_PATCH00_0))                                & 0x0003fffc ) >> 2)
#define GET_PATCH00_DATA                                           (((REG32(ADR_ROM_PATCH00_1))                                & 0xffffffff ) >> 0)
#define GET_PATCH01_EN                                             (((REG32(ADR_ROM_PATCH01_0))                                & 0x00000001 ) >> 0)
#define GET_PATCH01_ADDR                                           (((REG32(ADR_ROM_PATCH01_0))                                & 0x0003fffc ) >> 2)
#define GET_PATCH01_DATA                                           (((REG32(ADR_ROM_PATCH01_1))                                & 0xffffffff ) >> 0)
#define GET_HOST_WAKE_WIFI_POL                                     (((REG32(ADR_HOST_WAKE_WIFI_POL))                           & 0xffffffff ) >> 0)
#define GET_PWM_RESET                                              (((REG32(ADR_PWM_RESET))                                    & 0x00000001 ) >> 0)
#define GET_SYS_N10_IVB_VAL                                        (((REG32(ADR_N10CFG_SETTING))                               & 0xffff0000 ) >> 16)
#define GET_SRAM0_PG_MODE                                          (((REG32(ADR_SRAM_PG_CTRL0))                                & 0x00000003 ) >> 0)
#define GET_SRAM1_PG_MODE                                          (((REG32(ADR_SRAM_PG_CTRL0))                                & 0x0000000c ) >> 2)
#define GET_SRAM2_PG_MODE                                          (((REG32(ADR_SRAM_PG_CTRL0))                                & 0x00000030 ) >> 4)
#define GET_SRAM3_PG_MODE                                          (((REG32(ADR_SRAM_PG_CTRL0))                                & 0x000000c0 ) >> 6)
#define GET_SRAM4_PG_MODE                                          (((REG32(ADR_SRAM_PG_CTRL0))                                & 0x00000300 ) >> 8)
#define GET_SRAM5_PG_MODE                                          (((REG32(ADR_SRAM_PG_CTRL0))                                & 0x00000c00 ) >> 10)
#define GET_SRAM6_PG_MODE                                          (((REG32(ADR_SRAM_PG_CTRL0))                                & 0x00003000 ) >> 12)
#define GET_SRAM7_PG_MODE                                          (((REG32(ADR_SRAM_PG_CTRL0))                                & 0x0000c000 ) >> 14)
#define GET_SRAM8_PG_MODE                                          (((REG32(ADR_SRAM_PG_CTRL0))                                & 0x00030000 ) >> 16)
#define GET_SRAM9_PG_MODE                                          (((REG32(ADR_SRAM_PG_CTRL0))                                & 0x000c0000 ) >> 18)
#define GET_SRAM10_PG_MODE                                         (((REG32(ADR_SRAM_PG_CTRL1))                                & 0x00000003 ) >> 0)
#define GET_SRAM11_PG_MODE                                         (((REG32(ADR_SRAM_PG_CTRL1))                                & 0x0000000c ) >> 2)
#define GET_SRAM12_PG_MODE                                         (((REG32(ADR_SRAM_PG_CTRL1))                                & 0x00000030 ) >> 4)
#define GET_SRAM13_PG_MODE                                         (((REG32(ADR_SRAM_PG_CTRL1))                                & 0x000000c0 ) >> 6)
#define GET_SRAM14_PG_MODE                                         (((REG32(ADR_SRAM_PG_CTRL1))                                & 0x00000300 ) >> 8)
#define GET_SRAM15_PG_MODE                                         (((REG32(ADR_SRAM_PG_CTRL1))                                & 0x00000c00 ) >> 10)
#define GET_SRAM16_PG_MODE                                         (((REG32(ADR_SRAM_PG_CTRL1))                                & 0x00003000 ) >> 12)
#define GET_SRAM0_PMU_WAKEUP_EN                                    (((REG32(ADR_SRAM_PG_PMU_WAKEUP))                           & 0x00000001 ) >> 0)
#define GET_SRAM1_PMU_WAKEUP_EN                                    (((REG32(ADR_SRAM_PG_PMU_WAKEUP))                           & 0x00000002 ) >> 1)
#define GET_SRAM2_PMU_WAKEUP_EN                                    (((REG32(ADR_SRAM_PG_PMU_WAKEUP))                           & 0x00000004 ) >> 2)
#define GET_SRAM3_PMU_WAKEUP_EN                                    (((REG32(ADR_SRAM_PG_PMU_WAKEUP))                           & 0x00000008 ) >> 3)
#define GET_SRAM4_PMU_WAKEUP_EN                                    (((REG32(ADR_SRAM_PG_PMU_WAKEUP))                           & 0x00000010 ) >> 4)
#define GET_SRAM5_PMU_WAKEUP_EN                                    (((REG32(ADR_SRAM_PG_PMU_WAKEUP))                           & 0x00000020 ) >> 5)
#define GET_SRAM6_PMU_WAKEUP_EN                                    (((REG32(ADR_SRAM_PG_PMU_WAKEUP))                           & 0x00000040 ) >> 6)
#define GET_SRAM7_PMU_WAKEUP_EN                                    (((REG32(ADR_SRAM_PG_PMU_WAKEUP))                           & 0x00000080 ) >> 7)
#define GET_SRAM8_PMU_WAKEUP_EN                                    (((REG32(ADR_SRAM_PG_PMU_WAKEUP))                           & 0x00000100 ) >> 8)
#define GET_SRAM9_PMU_WAKEUP_EN                                    (((REG32(ADR_SRAM_PG_PMU_WAKEUP))                           & 0x00000200 ) >> 9)
#define GET_SRAM10_PMU_WAKEUP_EN                                   (((REG32(ADR_SRAM_PG_PMU_WAKEUP))                           & 0x00000400 ) >> 10)
#define GET_SRAM11_PMU_WAKEUP_EN                                   (((REG32(ADR_SRAM_PG_PMU_WAKEUP))                           & 0x00000800 ) >> 11)
#define GET_SRAM12_PMU_WAKEUP_EN                                   (((REG32(ADR_SRAM_PG_PMU_WAKEUP))                           & 0x00001000 ) >> 12)
#define GET_SRAM13_PMU_WAKEUP_EN                                   (((REG32(ADR_SRAM_PG_PMU_WAKEUP))                           & 0x00002000 ) >> 13)
#define GET_SRAM14_PMU_WAKEUP_EN                                   (((REG32(ADR_SRAM_PG_PMU_WAKEUP))                           & 0x00004000 ) >> 14)
#define GET_SRAM15_PMU_WAKEUP_EN                                   (((REG32(ADR_SRAM_PG_PMU_WAKEUP))                           & 0x00008000 ) >> 15)
#define GET_SRAM16_PMU_WAKEUP_EN                                   (((REG32(ADR_SRAM_PG_PMU_WAKEUP))                           & 0x00010000 ) >> 16)
#define GET_SRAM0_PMU_SLEEP_EN                                     (((REG32(ADR_SRAM_PG_PMU_SLEEP_EN))                         & 0x00000001 ) >> 0)
#define GET_SRAM1_PMU_SLEEP_EN                                     (((REG32(ADR_SRAM_PG_PMU_SLEEP_EN))                         & 0x00000002 ) >> 1)
#define GET_SRAM2_PMU_SLEEP_EN                                     (((REG32(ADR_SRAM_PG_PMU_SLEEP_EN))                         & 0x00000004 ) >> 2)
#define GET_SRAM3_PMU_SLEEP_EN                                     (((REG32(ADR_SRAM_PG_PMU_SLEEP_EN))                         & 0x00000008 ) >> 3)
#define GET_SRAM4_PMU_SLEEP_EN                                     (((REG32(ADR_SRAM_PG_PMU_SLEEP_EN))                         & 0x00000010 ) >> 4)
#define GET_SRAM5_PMU_SLEEP_EN                                     (((REG32(ADR_SRAM_PG_PMU_SLEEP_EN))                         & 0x00000020 ) >> 5)
#define GET_SRAM6_PMU_SLEEP_EN                                     (((REG32(ADR_SRAM_PG_PMU_SLEEP_EN))                         & 0x00000040 ) >> 6)
#define GET_SRAM7_PMU_SLEEP_EN                                     (((REG32(ADR_SRAM_PG_PMU_SLEEP_EN))                         & 0x00000080 ) >> 7)
#define GET_SRAM8_PMU_SLEEP_EN                                     (((REG32(ADR_SRAM_PG_PMU_SLEEP_EN))                         & 0x00000100 ) >> 8)
#define GET_SRAM9_PMU_SLEEP_EN                                     (((REG32(ADR_SRAM_PG_PMU_SLEEP_EN))                         & 0x00000200 ) >> 9)
#define GET_SRAM10_PMU_SLEEP_EN                                    (((REG32(ADR_SRAM_PG_PMU_SLEEP_EN))                         & 0x00000400 ) >> 10)
#define GET_SRAM11_PMU_SLEEP_EN                                    (((REG32(ADR_SRAM_PG_PMU_SLEEP_EN))                         & 0x00000800 ) >> 11)
#define GET_SRAM12_PMU_SLEEP_EN                                    (((REG32(ADR_SRAM_PG_PMU_SLEEP_EN))                         & 0x00001000 ) >> 12)
#define GET_SRAM13_PMU_SLEEP_EN                                    (((REG32(ADR_SRAM_PG_PMU_SLEEP_EN))                         & 0x00002000 ) >> 13)
#define GET_SRAM14_PMU_SLEEP_EN                                    (((REG32(ADR_SRAM_PG_PMU_SLEEP_EN))                         & 0x00004000 ) >> 14)
#define GET_SRAM15_PMU_SLEEP_EN                                    (((REG32(ADR_SRAM_PG_PMU_SLEEP_EN))                         & 0x00008000 ) >> 15)
#define GET_SRAM16_PMU_SLEEP_EN                                    (((REG32(ADR_SRAM_PG_PMU_SLEEP_EN))                         & 0x00010000 ) >> 16)
#define GET_SRAM0_MANUAL_WAKEUP                                    (((REG32(ADR_SRAM_PG_MANUAL_WAKEUP))                        & 0x00000001 ) >> 0)
#define GET_SRAM1_MANUAL_WAKEUP                                    (((REG32(ADR_SRAM_PG_MANUAL_WAKEUP))                        & 0x00000002 ) >> 1)
#define GET_SRAM2_MANUAL_WAKEUP                                    (((REG32(ADR_SRAM_PG_MANUAL_WAKEUP))                        & 0x00000004 ) >> 2)
#define GET_SRAM3_MANUAL_WAKEUP                                    (((REG32(ADR_SRAM_PG_MANUAL_WAKEUP))                        & 0x00000008 ) >> 3)
#define GET_SRAM4_MANUAL_WAKEUP                                    (((REG32(ADR_SRAM_PG_MANUAL_WAKEUP))                        & 0x00000010 ) >> 4)
#define GET_SRAM5_MANUAL_WAKEUP                                    (((REG32(ADR_SRAM_PG_MANUAL_WAKEUP))                        & 0x00000020 ) >> 5)
#define GET_SRAM6_MANUAL_WAKEUP                                    (((REG32(ADR_SRAM_PG_MANUAL_WAKEUP))                        & 0x00000040 ) >> 6)
#define GET_SRAM7_MANUAL_WAKEUP                                    (((REG32(ADR_SRAM_PG_MANUAL_WAKEUP))                        & 0x00000080 ) >> 7)
#define GET_SRAM8_MANUAL_WAKEUP                                    (((REG32(ADR_SRAM_PG_MANUAL_WAKEUP))                        & 0x00000100 ) >> 8)
#define GET_SRAM9_MANUAL_WAKEUP                                    (((REG32(ADR_SRAM_PG_MANUAL_WAKEUP))                        & 0x00000200 ) >> 9)
#define GET_SRAM10_MANUAL_WAKEUP                                   (((REG32(ADR_SRAM_PG_MANUAL_WAKEUP))                        & 0x00000400 ) >> 10)
#define GET_SRAM11_MANUAL_WAKEUP                                   (((REG32(ADR_SRAM_PG_MANUAL_WAKEUP))                        & 0x00000800 ) >> 11)
#define GET_SRAM12_MANUAL_WAKEUP                                   (((REG32(ADR_SRAM_PG_MANUAL_WAKEUP))                        & 0x00001000 ) >> 12)
#define GET_SRAM13_MANUAL_WAKEUP                                   (((REG32(ADR_SRAM_PG_MANUAL_WAKEUP))                        & 0x00002000 ) >> 13)
#define GET_SRAM14_MANUAL_WAKEUP                                   (((REG32(ADR_SRAM_PG_MANUAL_WAKEUP))                        & 0x00004000 ) >> 14)
#define GET_SRAM15_MANUAL_WAKEUP                                   (((REG32(ADR_SRAM_PG_MANUAL_WAKEUP))                        & 0x00008000 ) >> 15)
#define GET_SRAM16_MANUAL_WAKEUP                                   (((REG32(ADR_SRAM_PG_MANUAL_WAKEUP))                        & 0x00010000 ) >> 16)
#define GET_PMU_SRAM0_RETENTION                                    (((REG32(ADR_SRAM_PG_PMU_RETENTION))                        & 0x00000001 ) >> 0)
#define GET_PMU_SRAM1_RETENTION                                    (((REG32(ADR_SRAM_PG_PMU_RETENTION))                        & 0x00000002 ) >> 1)
#define GET_PMU_SRAM2_RETENTION                                    (((REG32(ADR_SRAM_PG_PMU_RETENTION))                        & 0x00000004 ) >> 2)
#define GET_PMU_SRAM3_RETENTION                                    (((REG32(ADR_SRAM_PG_PMU_RETENTION))                        & 0x00000008 ) >> 3)
#define GET_PMU_SRAM4_RETENTION                                    (((REG32(ADR_SRAM_PG_PMU_RETENTION))                        & 0x00000010 ) >> 4)
#define GET_PMU_SRAM5_RETENTION                                    (((REG32(ADR_SRAM_PG_PMU_RETENTION))                        & 0x00000020 ) >> 5)
#define GET_PMU_SRAM6_RETENTION                                    (((REG32(ADR_SRAM_PG_PMU_RETENTION))                        & 0x00000040 ) >> 6)
#define GET_PMU_SRAM7_RETENTION                                    (((REG32(ADR_SRAM_PG_PMU_RETENTION))                        & 0x00000080 ) >> 7)
#define GET_PMU_SRAM8_RETENTION                                    (((REG32(ADR_SRAM_PG_PMU_RETENTION))                        & 0x00000100 ) >> 8)
#define GET_PMU_SRAM9_RETENTION                                    (((REG32(ADR_SRAM_PG_PMU_RETENTION))                        & 0x00000200 ) >> 9)
#define GET_PMU_SRAM10_RETENTION                                   (((REG32(ADR_SRAM_PG_PMU_RETENTION))                        & 0x00000400 ) >> 10)
#define GET_PMU_SRAM11_RETENTION                                   (((REG32(ADR_SRAM_PG_PMU_RETENTION))                        & 0x00000800 ) >> 11)
#define GET_PMU_SRAM12_RETENTION                                   (((REG32(ADR_SRAM_PG_PMU_RETENTION))                        & 0x00001000 ) >> 12)
#define GET_PMU_SRAM13_RETENTION                                   (((REG32(ADR_SRAM_PG_PMU_RETENTION))                        & 0x00002000 ) >> 13)
#define GET_PMU_SRAM14_RETENTION                                   (((REG32(ADR_SRAM_PG_PMU_RETENTION))                        & 0x00004000 ) >> 14)
#define GET_PMU_SRAM15_RETENTION                                   (((REG32(ADR_SRAM_PG_PMU_RETENTION))                        & 0x00008000 ) >> 15)
#define GET_PMU_SRAM16_RETENTION                                   (((REG32(ADR_SRAM_PG_PMU_RETENTION))                        & 0x00010000 ) >> 16)
#define GET_SRAM_PG_CONCATE_EN                                     (((REG32(ADR_SRAM_PG_CONCATE))                              & 0x0001ffff ) >> 0)
#define GET_HOST_WAKE_WIFI_2                                       (((REG32(ADR_HOST_WAKE_WIFI_CTRL_2))                        & 0x0000003f ) >> 0)
#define GET_HOST_WAKE_WIFI_POL_2                                   (((REG32(ADR_HOST_WAKE_WIFI_POL_2))                         & 0x0000003f ) >> 0)
#define GET_FASTRFGL_EMA                                           (((REG32(ADR_FASTRFGL_PARA))                                & 0x00000007 ) >> 0)
#define GET_FASTRFGL_EMAW                                          (((REG32(ADR_FASTRFGL_PARA))                                & 0x00000018 ) >> 3)
#define GET_FASTRFGL_EMAS                                          (((REG32(ADR_FASTRFGL_PARA))                                & 0x00000020 ) >> 5)
#define GET_FASTRFGL_RAWL                                          (((REG32(ADR_FASTRFGL_PARA))                                & 0x00000040 ) >> 6)
#define GET_FASTRFGL_RAWLM                                         (((REG32(ADR_FASTRFGL_PARA))                                & 0x00000180 ) >> 7)
#define GET_FASTRFGL_WABL                                          (((REG32(ADR_FASTRFGL_PARA))                                & 0x00000200 ) >> 9)
#define GET_FASTRFGL_WABLM                                         (((REG32(ADR_FASTRFGL_PARA))                                & 0x00000c00 ) >> 10)
#define GET_SLOWSRAM_EMA                                           (((REG32(ADR_SLOWSRAM_PARA))                                & 0x00000007 ) >> 0)
#define GET_SLOWSRAM_EMAW                                          (((REG32(ADR_SLOWSRAM_PARA))                                & 0x00000018 ) >> 3)
#define GET_SLOWSRAM_EMAS                                          (((REG32(ADR_SLOWSRAM_PARA))                                & 0x00000020 ) >> 5)
#define GET_SLOWSRAM_RAWL                                          (((REG32(ADR_SLOWSRAM_PARA))                                & 0x00000040 ) >> 6)
#define GET_SLOWSRAM_RAWLM                                         (((REG32(ADR_SLOWSRAM_PARA))                                & 0x00000180 ) >> 7)
#define GET_SLOWSRAM_WABL                                          (((REG32(ADR_SLOWSRAM_PARA))                                & 0x00000200 ) >> 9)
#define GET_SLOWSRAM_WABLM                                         (((REG32(ADR_SLOWSRAM_PARA))                                & 0x00001c00 ) >> 10)
#define GET_SLOWRF_EMA                                             (((REG32(ADR_SLOWSRAM_PARA))                                & 0x00700000 ) >> 20)
#define GET_SLOWRF_EMAW                                            (((REG32(ADR_SLOWSRAM_PARA))                                & 0x01800000 ) >> 23)
#define GET_SLOWRF_EMAS                                            (((REG32(ADR_SLOWSRAM_PARA))                                & 0x02000000 ) >> 25)
#define GET_SLOWRF_RAWL                                            (((REG32(ADR_SLOWSRAM_PARA))                                & 0x04000000 ) >> 26)
#define GET_SLOWRF_RAWLM                                           (((REG32(ADR_SLOWSRAM_PARA))                                & 0x18000000 ) >> 27)
#define GET_SLOWRF_WABL                                            (((REG32(ADR_SLOWSRAM_PARA))                                & 0x20000000 ) >> 29)
#define GET_SLOWRF_WABLM                                           (((REG32(ADR_SLOWSRAM_PARA))                                & 0xc0000000 ) >> 30)
#define GET_FASTSRAM_EMA                                           (((REG32(ADR_FASTSRAM_PARA))                                & 0x00000007 ) >> 0)
#define GET_FASTSRAM_EMAW                                          (((REG32(ADR_FASTSRAM_PARA))                                & 0x00000018 ) >> 3)
#define GET_FASTSRAM_EMAS                                          (((REG32(ADR_FASTSRAM_PARA))                                & 0x00000020 ) >> 5)
#define GET_FASTSRAM_RAWL                                          (((REG32(ADR_FASTSRAM_PARA))                                & 0x00000040 ) >> 6)
#define GET_FASTSRAM_RAWLM                                         (((REG32(ADR_FASTSRAM_PARA))                                & 0x00000180 ) >> 7)
#define GET_FASTSRAM_WABL                                          (((REG32(ADR_FASTSRAM_PARA))                                & 0x00000200 ) >> 9)
#define GET_FASTSRAM_WABLM                                         (((REG32(ADR_FASTSRAM_PARA))                                & 0x00000c00 ) >> 10)
#define GET_FASTRF_EMA                                             (((REG32(ADR_FASTSRAM_PARA))                                & 0x00070000 ) >> 16)
#define GET_FASTRF_EMAW                                            (((REG32(ADR_FASTSRAM_PARA))                                & 0x00180000 ) >> 19)
#define GET_FASTRF_EMAS                                            (((REG32(ADR_FASTSRAM_PARA))                                & 0x00200000 ) >> 21)
#define GET_FASTRF_RAWL                                            (((REG32(ADR_FASTSRAM_PARA))                                & 0x00400000 ) >> 22)
#define GET_FASTRF_RAWLM                                           (((REG32(ADR_FASTSRAM_PARA))                                & 0x01800000 ) >> 23)
#define GET_FASTRF_WABL                                            (((REG32(ADR_FASTSRAM_PARA))                                & 0x02000000 ) >> 25)
#define GET_FASTRF_WABLM                                           (((REG32(ADR_FASTSRAM_PARA))                                & 0x0c000000 ) >> 26)
#define GET_FAKE_TEST_MODE                                         (((REG32(ADR_FAKE_TEST_MODE))                               & 0x00000001 ) >> 0)
#define GET_SYSCTRL_PMU_MODE                                       (((REG32(ADR_SYSCTRL_PMU_MODE))                             & 0x00000007 ) >> 0)
#define GET_SYSCTRL_CMD_LOG                                        (((REG32(ADR_SYSCTRL_CMD_LOG))                              & 0xffffffff ) >> 0)
#define GET_ONP_TOGGLE_PWR_LATENCY                                 (((REG32(ADR_SYSCTRL_ONP_PWR_LATENCY))                      & 0x0000003f ) >> 0)
#define GET_ABNORMAL_RETURN                                        (((REG32(ADR_SYSCTRL_ABNORMAL_FLAG))                        & 0x00000001 ) >> 0)
#define GET_LPSRAM_WP                                              (((REG32(ADR_LOCKABLE_0))                                   & 0x0000000f ) >> 0)
#define GET_BOOT_STATE_0                                           (((REG32(ADR_LOCKABLE_1))                                   & 0xffffffff ) >> 0)
#define GET_BOOT_STATE_1                                           (((REG32(ADR_LOCKABLE_2))                                   & 0xffffffff ) >> 0)
#define GET_NORMAL_RESET_ON1                                       (((REG32(ADR_TOP_RST_CTRL))                                 & 0x00000001 ) >> 0)
#define GET_NORMAL_RESET_ON2                                       (((REG32(ADR_TOP_RST_CTRL))                                 & 0x00000002 ) >> 1)
#define GET_NORMAL_RESET_ON3                                       (((REG32(ADR_TOP_RST_CTRL))                                 & 0x00000004 ) >> 2)
#define GET_NORMAL_RESET_ON5                                       (((REG32(ADR_TOP_RST_CTRL))                                 & 0x00000008 ) >> 3)
#define GET_SECURE_PASSWD                                          (((REG32(ADR_SECURE_PASSWORD_REG))                          & 0x000000ff ) >> 0)
#define GET_SECURE_TRIGGER_PRE                                     (((REG32(ADR_SECURE_CTRL))                                  & 0x00000001 ) >> 0)
#define GET_SECURE_RE_ENTER_PRE                                    (((REG32(ADR_SECURE_CTRL))                                  & 0x00000002 ) >> 1)
#define GET_EDM_CLOSE                                              (((REG32(ADR_SECURE_CTRL))                                  & 0x00000004 ) >> 2)
#define GET_EDM_LOCK                                               (((REG32(ADR_SECURE_CTRL))                                  & 0x00000008 ) >> 3)
#define GET_EDM_RESTRICT_ACCESS                                    (((REG32(ADR_SECURE_CTRL))                                  & 0x00000010 ) >> 4)
#define GET_EDM_TRUSTED_DEBUG_EXIT                                 (((REG32(ADR_SECURE_CTRL))                                  & 0x00000020 ) >> 5)
#define GET_EDM_UNLOCK_FAIL_CNT                                    (((REG32(ADR_SECURE_CTRL))                                  & 0x0000ff00 ) >> 8)
#define GET_FAIL_STATUS                                            (((REG32(ADR_SECURE_CTRL))                                  & 0x60000000 ) >> 29)
#define GET_SECURE_RESULT                                          (((REG32(ADR_SECURE_CTRL))                                  & 0x80000000 ) >> 31)
#define GET_EDM_PASSWD_0                                           (((REG32(ADR_EDM_PASSWD_0))                                 & 0xffffffff ) >> 0)
#define GET_EDM_PASSWD_1                                           (((REG32(ADR_EDM_PASSWD_1))                                 & 0xffffffff ) >> 0)
#define GET_EDM_PASSWD_2                                           (((REG32(ADR_EDM_PASSWD_2))                                 & 0xffffffff ) >> 0)
#define GET_EDM_PASSWD_3                                           (((REG32(ADR_EDM_PASSWD_3))                                 & 0xffffffff ) >> 0)
#define GET_CSR_EFUSE0_WPROT_0                                     (((REG32(ADR_EFUSE0_PROT_0))                                & 0xffffffff ) >> 0)
#define GET_CSR_EFUSE0_WPROT_1                                     (((REG32(ADR_EFUSE0_PROT_1))                                & 0xffffffff ) >> 0)
#define GET_CSR_EFUSE1_WPROT                                       (((REG32(ADR_EFUSE1_PROT))                                  & 0x000000ff ) >> 0)
#define GET_CSR_EFUSE_AUTO_REPAIR_OFF                              (((REG32(ADR_EFUSE_CTRL))                                   & 0x00000001 ) >> 0)
#define GET_CLOCK_CAPABILITY                                       (((REG32(ADR_MCU_CAPABILITIES))                             & 0x00000001 ) >> 0)
#define GET_DLM_CAPABILITY                                         (((REG32(ADR_MCU_CAPABILITIES))                             & 0x00000100 ) >> 8)
#define GET_GLOBAL_SRAM_CAPABILITY                                 (((REG32(ADR_GLOBAL_SRAM_CAPABILITES))                      & 0x00000003 ) >> 0)
#define GET_QSPI_CAPABILITY                                        (((REG32(ADR_FLASH_CAPABILITES))                            & 0x00000001 ) >> 0)
#define GET_TU0_TM_INIT_VALUE_15_0                                 (((REG32(ADR_TU0_MICROSECOND_TIMER))                        & 0x0000ffff ) >> 0)
#define GET_TU0_TM_MODE                                            (((REG32(ADR_TU0_MICROSECOND_TIMER))                        & 0x00010000 ) >> 16)
#define GET_TU0_TM_INT_STS_DONE                                    (((REG32(ADR_TU0_MICROSECOND_TIMER))                        & 0x00020000 ) >> 17)
#define GET_TU0_TM_INT_MASK                                        (((REG32(ADR_TU0_MICROSECOND_TIMER))                        & 0x00040000 ) >> 18)
#define GET_TU0_TM_INIT_VALUE_31_19                                (((REG32(ADR_TU0_MICROSECOND_TIMER))                        & 0xfff80000 ) >> 19)
#define GET_TU0_TM_CUR_VALUERW                                     (((REG32(ADR_TU0_CURRENT_MICROSECOND_TIME_VALUE))           & 0xffffffff ) >> 0)
#define GET_TU0_TM_MODE32RW                                        (((REG32(ADR_TU0_MICROSECOND_TIMER_LOCAL_PRESCALE))         & 0x80000000 ) >> 31)
#define GET_TU0_TM32_MODE                                          (((REG32(ADR_TU0_MICROSECOND_TIMER32))                      & 0x00000001 ) >> 0)
#define GET_TU0_TM32_INT_STS_DONE                                  (((REG32(ADR_TU0_MICROSECOND_TIMER32))                      & 0x00000002 ) >> 1)
#define GET_TU0_TM32_INT_MASK                                      (((REG32(ADR_TU0_MICROSECOND_TIMER32))                      & 0x00000004 ) >> 2)
#define GET_TU1_TM_INIT_VALUE_15_0                                 (((REG32(ADR_TU1_MICROSECOND_TIMER))                        & 0x0000ffff ) >> 0)
#define GET_TU1_TM_MODE                                            (((REG32(ADR_TU1_MICROSECOND_TIMER))                        & 0x00010000 ) >> 16)
#define GET_TU1_TM_INT_STS_DONE                                    (((REG32(ADR_TU1_MICROSECOND_TIMER))                        & 0x00020000 ) >> 17)
#define GET_TU1_TM_INT_MASK                                        (((REG32(ADR_TU1_MICROSECOND_TIMER))                        & 0x00040000 ) >> 18)
#define GET_TU1_TM_INIT_VALUE_31_19                                (((REG32(ADR_TU1_MICROSECOND_TIMER))                        & 0xfff80000 ) >> 19)
#define GET_TU1_TM_CUR_VALUERW                                     (((REG32(ADR_TU1_CURRENT_MICROSECOND_TIME_VALUE))           & 0xffffffff ) >> 0)
#define GET_TU1_TM_MODE32RW                                        (((REG32(ADR_TU1_MICROSECOND_TIMER_LOCAL_PRESCALE))         & 0x80000000 ) >> 31)
#define GET_TU1_TM32_MODE                                          (((REG32(ADR_TU1_MICROSECOND_TIMER32))                      & 0x00000001 ) >> 0)
#define GET_TU1_TM32_INT_STS_DONE                                  (((REG32(ADR_TU1_MICROSECOND_TIMER32))                      & 0x00000002 ) >> 1)
#define GET_TU1_TM32_INT_MASK                                      (((REG32(ADR_TU1_MICROSECOND_TIMER32))                      & 0x00000004 ) >> 2)
#define GET_TU2_TM_INIT_VALUE_15_0                                 (((REG32(ADR_TU2_MICROSECOND_TIMER))                        & 0x0000ffff ) >> 0)
#define GET_TU2_TM_MODE                                            (((REG32(ADR_TU2_MICROSECOND_TIMER))                        & 0x00010000 ) >> 16)
#define GET_TU2_TM_INT_STS_DONE                                    (((REG32(ADR_TU2_MICROSECOND_TIMER))                        & 0x00020000 ) >> 17)
#define GET_TU2_TM_INT_MASK                                        (((REG32(ADR_TU2_MICROSECOND_TIMER))                        & 0x00040000 ) >> 18)
#define GET_TU2_TM_INIT_VALUE_31_19                                (((REG32(ADR_TU2_MICROSECOND_TIMER))                        & 0xfff80000 ) >> 19)
#define GET_TU2_TM_CUR_VALUERW                                     (((REG32(ADR_TU2_CURRENT_MICROSECOND_TIME_VALUE))           & 0xffffffff ) >> 0)
#define GET_TU2_TM_MODE32RW                                        (((REG32(ADR_TU2_MICROSECOND_TIMER_LOCAL_PRESCALE))         & 0x80000000 ) >> 31)
#define GET_TU2_TM32_MODE                                          (((REG32(ADR_TU2_MICROSECOND_TIMER32))                      & 0x00000001 ) >> 0)
#define GET_TU2_TM32_INT_STS_DONE                                  (((REG32(ADR_TU2_MICROSECOND_TIMER32))                      & 0x00000002 ) >> 1)
#define GET_TU2_TM32_INT_MASK                                      (((REG32(ADR_TU2_MICROSECOND_TIMER32))                      & 0x00000004 ) >> 2)
#define GET_TU3_TM_INIT_VALUE_15_0                                 (((REG32(ADR_TU3_MICROSECOND_TIMER))                        & 0x0000ffff ) >> 0)
#define GET_TU3_TM_MODE                                            (((REG32(ADR_TU3_MICROSECOND_TIMER))                        & 0x00010000 ) >> 16)
#define GET_TU3_TM_INT_STS_DONE                                    (((REG32(ADR_TU3_MICROSECOND_TIMER))                        & 0x00020000 ) >> 17)
#define GET_TU3_TM_INT_MASK                                        (((REG32(ADR_TU3_MICROSECOND_TIMER))                        & 0x00040000 ) >> 18)
#define GET_TU3_TM_INIT_VALUE_31_19                                (((REG32(ADR_TU3_MICROSECOND_TIMER))                        & 0xfff80000 ) >> 19)
#define GET_TU3_TM_CUR_VALUERW                                     (((REG32(ADR_TU3_CURRENT_MICROSECOND_TIME_VALUE))           & 0xffffffff ) >> 0)
#define GET_TU3_TM_MODE32RW                                        (((REG32(ADR_TU3_MICROSECOND_TIMER_LOCAL_PRESCALE))         & 0x80000000 ) >> 31)
#define GET_TU3_TM32_MODE                                          (((REG32(ADR_TU3_MICROSECOND_TIMER32))                      & 0x00000001 ) >> 0)
#define GET_TU3_TM32_INT_STS_DONE                                  (((REG32(ADR_TU3_MICROSECOND_TIMER32))                      & 0x00000002 ) >> 1)
#define GET_TU3_TM32_INT_MASK                                      (((REG32(ADR_TU3_MICROSECOND_TIMER32))                      & 0x00000004 ) >> 2)
#define GET_TM0_TM_INIT_VALUE_15_0                                 (((REG32(ADR_TM0_MILLISECOND_TIMER))                        & 0x0000ffff ) >> 0)
#define GET_TM0_TM_MODE                                            (((REG32(ADR_TM0_MILLISECOND_TIMER))                        & 0x00010000 ) >> 16)
#define GET_TM0_TM_INT_STS_DONE                                    (((REG32(ADR_TM0_MILLISECOND_TIMER))                        & 0x00020000 ) >> 17)
#define GET_TM0_TM_INT_MASK                                        (((REG32(ADR_TM0_MILLISECOND_TIMER))                        & 0x00040000 ) >> 18)
#define GET_TM0_TM_INIT_VALUE_31_19                                (((REG32(ADR_TM0_MILLISECOND_TIMER))                        & 0xfff80000 ) >> 19)
#define GET_TM0_TM_CUR_VALUERW                                     (((REG32(ADR_TM0_CURRENT_MILLISECOND_TIME_VALUE))           & 0xffffffff ) >> 0)
#define GET_TM0_TM_MODE32RW                                        (((REG32(ADR_TM0_MILLISECOND_TIMER_LOCAL_PRESCALE))         & 0x80000000 ) >> 31)
#define GET_TM0_TM32_MODE                                          (((REG32(ADR_TM0_MILLISECOND_TIMER32))                      & 0x00000001 ) >> 0)
#define GET_TM0_TM32_INT_STS_DONE                                  (((REG32(ADR_TM0_MILLISECOND_TIMER32))                      & 0x00000002 ) >> 1)
#define GET_TM0_TM32_INT_MASK                                      (((REG32(ADR_TM0_MILLISECOND_TIMER32))                      & 0x00000004 ) >> 2)
#define GET_TM1_TM_INIT_VALUE_15_0                                 (((REG32(ADR_TM1_MILLISECOND_TIMER))                        & 0x0000ffff ) >> 0)
#define GET_TM1_TM_MODE                                            (((REG32(ADR_TM1_MILLISECOND_TIMER))                        & 0x00010000 ) >> 16)
#define GET_TM1_TM_INT_STS_DONE                                    (((REG32(ADR_TM1_MILLISECOND_TIMER))                        & 0x00020000 ) >> 17)
#define GET_TM1_TM_INT_MASK                                        (((REG32(ADR_TM1_MILLISECOND_TIMER))                        & 0x00040000 ) >> 18)
#define GET_TM1_TM_INIT_VALUE_31_19                                (((REG32(ADR_TM1_MILLISECOND_TIMER))                        & 0xfff80000 ) >> 19)
#define GET_TM1_TM_CUR_VALUERW                                     (((REG32(ADR_TM1_CURRENT_MILLISECOND_TIME_VALUE))           & 0xffffffff ) >> 0)
#define GET_TM1_TM_MODE32RW                                        (((REG32(ADR_TM1_MILLISECOND_TIMER_LOCAL_PRESCALE))         & 0x80000000 ) >> 31)
#define GET_TM1_TM32_MODE                                          (((REG32(ADR_TM1_MILLISECOND_TIMER32))                      & 0x00000001 ) >> 0)
#define GET_TM1_TM32_INT_STS_DONE                                  (((REG32(ADR_TM1_MILLISECOND_TIMER32))                      & 0x00000002 ) >> 1)
#define GET_TM1_TM32_INT_MASK                                      (((REG32(ADR_TM1_MILLISECOND_TIMER32))                      & 0x00000004 ) >> 2)
#define GET_TM2_TM_INIT_VALUE_15_0                                 (((REG32(ADR_TM2_MILLISECOND_TIMER))                        & 0x0000ffff ) >> 0)
#define GET_TM2_TM_MODE                                            (((REG32(ADR_TM2_MILLISECOND_TIMER))                        & 0x00010000 ) >> 16)
#define GET_TM2_TM_INT_STS_DONE                                    (((REG32(ADR_TM2_MILLISECOND_TIMER))                        & 0x00020000 ) >> 17)
#define GET_TM2_TM_INT_MASK                                        (((REG32(ADR_TM2_MILLISECOND_TIMER))                        & 0x00040000 ) >> 18)
#define GET_TM2_TM_INIT_VALUE_31_19                                (((REG32(ADR_TM2_MILLISECOND_TIMER))                        & 0xfff80000 ) >> 19)
#define GET_TM2_TM_CUR_VALUERW                                     (((REG32(ADR_TM2_CURRENT_MILLISECOND_TIME_VALUE))           & 0xffffffff ) >> 0)
#define GET_TM2_TM_MODE32RW                                        (((REG32(ADR_TM2_MILLISECOND_TIMER_LOCAL_PRESCALE))         & 0x80000000 ) >> 31)
#define GET_TM2_TM32_MODE                                          (((REG32(ADR_TM2_MILLISECOND_TIMER32))                      & 0x00000001 ) >> 0)
#define GET_TM2_TM32_INT_STS_DONE                                  (((REG32(ADR_TM2_MILLISECOND_TIMER32))                      & 0x00000002 ) >> 1)
#define GET_TM2_TM32_INT_MASK                                      (((REG32(ADR_TM2_MILLISECOND_TIMER32))                      & 0x00000004 ) >> 2)
#define GET_TM3_TM_INIT_VALUE_15_0                                 (((REG32(ADR_TM3_MILLISECOND_TIMER))                        & 0x0000ffff ) >> 0)
#define GET_TM3_TM_MODE                                            (((REG32(ADR_TM3_MILLISECOND_TIMER))                        & 0x00010000 ) >> 16)
#define GET_TM3_TM_INT_STS_DONE                                    (((REG32(ADR_TM3_MILLISECOND_TIMER))                        & 0x00020000 ) >> 17)
#define GET_TM3_TM_INT_MASK                                        (((REG32(ADR_TM3_MILLISECOND_TIMER))                        & 0x00040000 ) >> 18)
#define GET_TM3_TM_INIT_VALUE_31_19                                (((REG32(ADR_TM3_MILLISECOND_TIMER))                        & 0xfff80000 ) >> 19)
#define GET_TM3_TM_CUR_VALUERW                                     (((REG32(ADR_TM3_CURRENT_MILLISECOND_TIME_VALUE))           & 0xffffffff ) >> 0)
#define GET_TM3_TM_MODE32RW                                        (((REG32(ADR_TM3_MILLISECOND_TIMER_LOCAL_PRESCALE))         & 0x80000000 ) >> 31)
#define GET_TM3_TM32_MODE                                          (((REG32(ADR_TM3_MILLISECOND_TIMER32))                      & 0x00000001 ) >> 0)
#define GET_TM3_TM32_INT_STS_DONE                                  (((REG32(ADR_TM3_MILLISECOND_TIMER32))                      & 0x00000002 ) >> 1)
#define GET_TM3_TM32_INT_MASK                                      (((REG32(ADR_TM3_MILLISECOND_TIMER32))                      & 0x00000004 ) >> 2)
#define GET_MCU_WDT_TIME_CNT                                       (((REG32(ADR_MCU_WDOG_REG))                                 & 0x0000ffff ) >> 0)
#define GET_MCU_WDT_INT_CNT_OFS                                    (((REG32(ADR_MCU_WDOG_REG))                                 & 0x00ff0000 ) >> 16)
#define GET_MCU_WDT_INT                                            (((REG32(ADR_MCU_WDOG_REG))                                 & 0x20000000 ) >> 29)
#define GET_MCU_WDT_STATUS                                         (((REG32(ADR_MCU_WDOG_REG))                                 & 0x40000000 ) >> 30)
#define GET_MCU_WDOG_ENA                                           (((REG32(ADR_MCU_WDOG_REG))                                 & 0x80000000 ) >> 31)
#define GET_SYS_WDT_TIME_CNT                                       (((REG32(ADR_SYS_WDOG_REG))                                 & 0x0000ffff ) >> 0)
#define GET_SYS_WDT_INT_CNT_OFS                                    (((REG32(ADR_SYS_WDOG_REG))                                 & 0x00ff0000 ) >> 16)
#define GET_SYS_WDT_INT                                            (((REG32(ADR_SYS_WDOG_REG))                                 & 0x20000000 ) >> 29)
#define GET_SYS_WDT_STATUS                                         (((REG32(ADR_SYS_WDOG_REG))                                 & 0x40000000 ) >> 30)
#define GET_SYS_WDOG_ENA                                           (((REG32(ADR_SYS_WDOG_REG))                                 & 0x80000000 ) >> 31)
#define GET_PWM_INI_VALUE_PERIOD_0                                 (((REG32(ADR_PWM_0_PERIOD))                                 & 0x00ffffff ) >> 0)
#define GET_PWM_INI_VALUE_P_0                                      (((REG32(ADR_PWM_0_SET_DUTYH))                              & 0x00ffffff ) >> 0)
#define GET_PWM_INI_VALUE_PERIOD_1                                 (((REG32(ADR_PWM_1_PERIOD))                                 & 0x00ffffff ) >> 0)
#define GET_PWM_INI_VALUE_P_1                                      (((REG32(ADR_PWM_1_SET_DUTYH))                              & 0x00ffffff ) >> 0)
#define GET_PWM_INI_VALUE_PERIOD_2                                 (((REG32(ADR_PWM_2_PERIOD))                                 & 0x00ffffff ) >> 0)
#define GET_PWM_INI_VALUE_P_2                                      (((REG32(ADR_PWM_2_SET_DUTYH))                              & 0x00ffffff ) >> 0)
#define GET_PWM_INI_VALUE_PERIOD_3                                 (((REG32(ADR_PWM_3_PERIOD))                                 & 0x00ffffff ) >> 0)
#define GET_PWM_INI_VALUE_P_3                                      (((REG32(ADR_PWM_3_SET_DUTYH))                              & 0x00ffffff ) >> 0)
#define GET_PWM_INI_VALUE_PERIOD_4                                 (((REG32(ADR_PWM_4_PERIOD))                                 & 0x00ffffff ) >> 0)
#define GET_PWM_INI_VALUE_P_4                                      (((REG32(ADR_PWM_4_SET_DUTYH))                              & 0x00ffffff ) >> 0)
#define GET_PWM_INI_VALUE_PERIOD_5                                 (((REG32(ADR_PWM_5_PERIOD))                                 & 0x00ffffff ) >> 0)
#define GET_PWM_INI_VALUE_P_5                                      (((REG32(ADR_PWM_5_SET_DUTYH))                              & 0x00ffffff ) >> 0)
#define GET_PWM_INI_VALUE_PERIOD_6                                 (((REG32(ADR_PWM_6_PERIOD))                                 & 0x00ffffff ) >> 0)
#define GET_PWM_INI_VALUE_P_6                                      (((REG32(ADR_PWM_6_SET_DUTYH))                              & 0x00ffffff ) >> 0)
#define GET_PWM_INI_VALUE_PERIOD_7                                 (((REG32(ADR_PWM_7_PERIOD))                                 & 0x00ffffff ) >> 0)
#define GET_PWM_INI_VALUE_P_7                                      (((REG32(ADR_PWM_7_SET_DUTYH))                              & 0x00ffffff ) >> 0)
#define GET_PWM_INVERT_0                                           (((REG32(ADR_PWM_CTRL))                                     & 0x00000001 ) >> 0)
#define GET_PWM_INVERT_1                                           (((REG32(ADR_PWM_CTRL))                                     & 0x00000002 ) >> 1)
#define GET_PWM_INVERT_2                                           (((REG32(ADR_PWM_CTRL))                                     & 0x00000004 ) >> 2)
#define GET_PWM_INVERT_3                                           (((REG32(ADR_PWM_CTRL))                                     & 0x00000008 ) >> 3)
#define GET_PWM_INVERT_4                                           (((REG32(ADR_PWM_CTRL))                                     & 0x00000010 ) >> 4)
#define GET_PWM_INVERT_5                                           (((REG32(ADR_PWM_CTRL))                                     & 0x00000020 ) >> 5)
#define GET_PWM_INVERT_6                                           (((REG32(ADR_PWM_CTRL))                                     & 0x00000040 ) >> 6)
#define GET_PWM_INVERT_7                                           (((REG32(ADR_PWM_CTRL))                                     & 0x00000080 ) >> 7)
#define GET_PWM_ALWAYSON_0                                         (((REG32(ADR_PWM_CTRL))                                     & 0x00000100 ) >> 8)
#define GET_PWM_ALWAYSON_1                                         (((REG32(ADR_PWM_CTRL))                                     & 0x00000200 ) >> 9)
#define GET_PWM_ALWAYSON_2                                         (((REG32(ADR_PWM_CTRL))                                     & 0x00000400 ) >> 10)
#define GET_PWM_ALWAYSON_3                                         (((REG32(ADR_PWM_CTRL))                                     & 0x00000800 ) >> 11)
#define GET_PWM_ALWAYSON_4                                         (((REG32(ADR_PWM_CTRL))                                     & 0x00001000 ) >> 12)
#define GET_PWM_ALWAYSON_5                                         (((REG32(ADR_PWM_CTRL))                                     & 0x00002000 ) >> 13)
#define GET_PWM_ALWAYSON_6                                         (((REG32(ADR_PWM_CTRL))                                     & 0x00004000 ) >> 14)
#define GET_PWM_ALWAYSON_7                                         (((REG32(ADR_PWM_CTRL))                                     & 0x00008000 ) >> 15)
#define GET_PWM_SETTING_UPDATE_0                                   (((REG32(ADR_PWM_CTRL))                                     & 0x00010000 ) >> 16)
#define GET_PWM_SETTING_UPDATE_1                                   (((REG32(ADR_PWM_CTRL))                                     & 0x00020000 ) >> 17)
#define GET_PWM_SETTING_UPDATE_2                                   (((REG32(ADR_PWM_CTRL))                                     & 0x00040000 ) >> 18)
#define GET_PWM_SETTING_UPDATE_3                                   (((REG32(ADR_PWM_CTRL))                                     & 0x00080000 ) >> 19)
#define GET_PWM_SETTING_UPDATE_4                                   (((REG32(ADR_PWM_CTRL))                                     & 0x00100000 ) >> 20)
#define GET_PWM_SETTING_UPDATE_5                                   (((REG32(ADR_PWM_CTRL))                                     & 0x00200000 ) >> 21)
#define GET_PWM_SETTING_UPDATE_6                                   (((REG32(ADR_PWM_CTRL))                                     & 0x00400000 ) >> 22)
#define GET_PWM_SETTING_UPDATE_7                                   (((REG32(ADR_PWM_CTRL))                                     & 0x00800000 ) >> 23)
#define GET_PWM_ENABLE_0                                           (((REG32(ADR_PWM_CTRL))                                     & 0x01000000 ) >> 24)
#define GET_PWM_ENABLE_1                                           (((REG32(ADR_PWM_CTRL))                                     & 0x02000000 ) >> 25)
#define GET_PWM_ENABLE_2                                           (((REG32(ADR_PWM_CTRL))                                     & 0x04000000 ) >> 26)
#define GET_PWM_ENABLE_3                                           (((REG32(ADR_PWM_CTRL))                                     & 0x08000000 ) >> 27)
#define GET_PWM_ENABLE_4                                           (((REG32(ADR_PWM_CTRL))                                     & 0x10000000 ) >> 28)
#define GET_PWM_ENABLE_5                                           (((REG32(ADR_PWM_CTRL))                                     & 0x20000000 ) >> 29)
#define GET_PWM_ENABLE_6                                           (((REG32(ADR_PWM_CTRL))                                     & 0x40000000 ) >> 30)
#define GET_PWM_ENABLE_7                                           (((REG32(ADR_PWM_CTRL))                                     & 0x80000000 ) >> 31)
#define GET_TAS0                                                   (((REG32(ADR_TAS0))                                         & 0x00000001 ) >> 0)
#define GET_TAS1                                                   (((REG32(ADR_TAS1))                                         & 0x00000001 ) >> 0)
#define GET_TAS2                                                   (((REG32(ADR_TAS2))                                         & 0x00000001 ) >> 0)
#define GET_TAS3                                                   (((REG32(ADR_TAS3))                                         & 0x00000001 ) >> 0)
#define GET_TAS4                                                   (((REG32(ADR_TAS4))                                         & 0x00000001 ) >> 0)
#define GET_TAS5                                                   (((REG32(ADR_TAS5))                                         & 0x00000001 ) >> 0)
#define GET_TAS6                                                   (((REG32(ADR_TAS6))                                         & 0x00000001 ) >> 0)
#define GET_TAS7                                                   (((REG32(ADR_TAS7))                                         & 0x00000001 ) >> 0)
#define GET_MANUAL_IO                                              (((REG32(ADR_MANUAL_IO     ))                               & 0xffffffff ) >> 0)
#define GET_MANUAL_IO_37_32                                        (((REG32(ADR_MANUAL_IO_37_32))                              & 0x0000003f ) >> 0)
#define GET_MANUAL_PUE                                             (((REG32(ADR_MANUAL_PUE     ))                              & 0xffffffff ) >> 0)
#define GET_MANUAL_PUE_37_32                                       (((REG32(ADR_MANUAL_PUE_37_32))                             & 0x0000003f ) >> 0)
#define GET_MANUAL_PDE                                             (((REG32(ADR_MANUAL_PDE     ))                              & 0xffffffff ) >> 0)
#define GET_MANUAL_PDE_37_32                                       (((REG32(ADR_MANUAL_PDE_37_32))                             & 0x0000003f ) >> 0)
#define GET_MANUAL_DS                                              (((REG32(ADR_MANUAL_DS     ))                               & 0xffffffff ) >> 0)
#define GET_MANUAL_DS_37_32                                        (((REG32(ADR_MANUAL_DS_37_32))                              & 0x0000003f ) >> 0)
#define GET_IO_PO                                                  (((REG32(ADR_IO_PO     ))                                   & 0xffffffff ) >> 0)
#define GET_IO_PO_37_32                                            (((REG32(ADR_IO_PO_37_32))                                  & 0x0000003f ) >> 0)
#define GET_IO_PI                                                  (((REG32(ADR_IO_PI     ))                                   & 0xffffffff ) >> 0)
#define GET_IO_PI_37_32                                            (((REG32(ADR_IO_PI_37_32))                                  & 0x0000003f ) >> 0)
#define GET_IO_PIE                                                 (((REG32(ADR_IO_PIE     ))                                  & 0xffffffff ) >> 0)
#define GET_IO_PIE_37_32                                           (((REG32(ADR_IO_PIE_37_32))                                 & 0x0000003f ) >> 0)
#define GET_IO_POEN                                                (((REG32(ADR_IO_POEN     ))                                 & 0xffffffff ) >> 0)
#define GET_IO_POEN_37_32                                          (((REG32(ADR_IO_POEN_37_32))                                & 0x0000003f ) >> 0)
#define GET_IO_PUE                                                 (((REG32(ADR_IO_PUE     ))                                  & 0xffffffff ) >> 0)
#define GET_IO_PUE_37_32                                           (((REG32(ADR_IO_PUE_37_32))                                 & 0x0000003f ) >> 0)
#define GET_IO_PDE                                                 (((REG32(ADR_IO_PDE     ))                                  & 0xffffffff ) >> 0)
#define GET_IO_PDE_37_32                                           (((REG32(ADR_IO_PDE_37_32))                                 & 0x0000003f ) >> 0)
#define GET_IO_DS                                                  (((REG32(ADR_IO_DS     ))                                   & 0xffffffff ) >> 0)
#define GET_IO_DS_37_32                                            (((REG32(ADR_IO_DS_37_32))                                  & 0x0000003f ) >> 0)
#define GET_MANUAL_GPIO                                            (((REG32(ADR_MANUAL_GPIO     ))                             & 0xffffffff ) >> 0)
#define GET_MANUAL_GPIO_37_32                                      (((REG32(ADR_MANUAL_GPIO_37_32))                            & 0x0000003f ) >> 0)
#define GET_SEL_ADC0                                               (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00000001 ) >> 0)
#define GET_SEL_ADC1                                               (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00000002 ) >> 1)
#define GET_SEL_ADC2                                               (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00000004 ) >> 2)
#define GET_SEL_ADC3                                               (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00000008 ) >> 3)
#define GET_SEL_ADC4                                               (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00000010 ) >> 4)
#define GET_SEL_ADC5                                               (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00000020 ) >> 5)
#define GET_SEL_ADC6                                               (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00000040 ) >> 6)
#define GET_SEL_ADC7                                               (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00000080 ) >> 7)
#define GET_SEL_ANTSW                                              (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00000100 ) >> 8)
#define GET_SEL_ANTSW_II                                           (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00000200 ) >> 9)
#define GET_SEL_BTCX                                               (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00000400 ) >> 10)
#define GET_SEL_BTCX_II                                            (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00000800 ) >> 11)
#define GET_SEL_UART0                                              (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00001000 ) >> 12)
#define GET_SEL_UART0_II                                           (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00002000 ) >> 13)
#define GET_SEL_UART1                                              (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00004000 ) >> 14)
#define GET_SEL_UART1_II                                           (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00008000 ) >> 15)
#define GET_SEL_UART2                                              (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00010000 ) >> 16)
#define GET_SEL_UART2_II                                           (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00020000 ) >> 17)
#define GET_SEL_UART2_III                                          (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00040000 ) >> 18)
#define GET_SEL_UART2_RTSCTS                                       (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00080000 ) >> 19)
#define GET_SEL_I2C0                                               (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00100000 ) >> 20)
#define GET_SEL_I2C0_II                                            (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00200000 ) >> 21)
#define GET_SEL_I2C1                                               (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00400000 ) >> 22)
#define GET_SEL_PDMTX0                                             (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x00800000 ) >> 23)
#define GET_SEL_PDMTX0_II                                          (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x01000000 ) >> 24)
#define GET_SEL_PDMRX0                                             (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x02000000 ) >> 25)
#define GET_SEL_PDMRX0_II                                          (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x04000000 ) >> 26)
#define GET_SEL_PDMRX1                                             (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x08000000 ) >> 27)
#define GET_SEL_PDMRX1_II                                          (((REG32(ADR_IO_FUNC_SEL0))                                 & 0x10000000 ) >> 28)
#define GET_SEL_I2S0                                               (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00000001 ) >> 0)
#define GET_SEL_I2S1                                               (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00000002 ) >> 1)
#define GET_SEL_I2S0_MCLK                                          (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00000004 ) >> 2)
#define GET_SEL_I2S0_MCLK_II                                       (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00000008 ) >> 3)
#define GET_SEL_I2S0_MCLK_III                                      (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00000010 ) >> 4)
#define GET_SEL_SPIMAS0                                            (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00000020 ) >> 5)
#define GET_SEL_SPIMAS0_CSN                                        (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00000040 ) >> 6)
#define GET_SEL_SPIMAS0_CSN_II                                     (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00000080 ) >> 7)
#define GET_SEL_SPIMAS1                                            (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00000100 ) >> 8)
#define GET_SEL_SPIMAS2                                            (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00000200 ) >> 9)
#define GET_SEL_SPIMAS2_CSN                                        (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00000400 ) >> 10)
#define GET_SEL_SPIMAS2_CSN_II                                     (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00000800 ) >> 11)
#define GET_SEL_SPISLV0                                            (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00001000 ) >> 12)
#define GET_SEL_SPISLV0_CSN                                        (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00002000 ) >> 13)
#define GET_SEL_SPISLV0_CSN_II                                     (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00004000 ) >> 14)
#define GET_SEL_SPISLV1                                            (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00008000 ) >> 15)
#define GET_SEL_PSRAM_CSN                                          (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00010000 ) >> 16)
#define GET_SEL_FLASH                                              (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00020000 ) >> 17)
#define GET_SEL_SDIO_IOT                                           (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00040000 ) >> 18)
#define GET_SEL_SPIDATA_IOT                                        (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00080000 ) >> 19)
#define GET_SPI_RAW_DATA                                           (((REG32(ADR_IO_FUNC_SEL1))                                 & 0x00100000 ) >> 20)
#define GET_SEL_GPO_INT                                            (((REG32(ADR_INT_THRU_GPIO))                                & 0xffffffff ) >> 0)
#define GET_SEL_GPO_INT_37_32                                      (((REG32(ADR_INT_THRU_GPIO_37_32))                          & 0x0000003f ) >> 0)
#define GET_SEL_GPO_INT1                                           (((REG32(ADR_INT_THRU_GPIO1))                               & 0xffffffff ) >> 0)
#define GET_SEL_GPO_INT1_37_32                                     (((REG32(ADR_INT_THRU_GPIO1_37_32))                         & 0x0000003f ) >> 0)
#define GET_ROM_START_INDEX                                        (((REG32(ADR_BIST_CTRL))                                    & 0x0000000f ) >> 0)
#define GET_ROM_END_INDEX                                          (((REG32(ADR_BIST_CTRL))                                    & 0x00000f00 ) >> 8)
#define GET_ROMCRC32_GOLDEN                                        (((REG32(ADR_BIST_CTRL1))                                   & 0xffffffff ) >> 0)
#define GET_ROMCRC32_RESULT                                        (((REG32(ADR_BIST_CTRL2))                                   & 0xffffffff ) >> 0)
#define GET_SEL_MEM_BIST                                           (((REG32(ADR_BIST_CTRL3))                                   & 0x00000001 ) >> 0)
#define GET_GPIO_23_DS5V                                           (((REG32(ADR_IO5V_OD_CTRL))                                 & 0x00000001 ) >> 0)
#define GET_GPIO_24_DS5V                                           (((REG32(ADR_IO5V_OD_CTRL))                                 & 0x00000002 ) >> 1)
#define GET_SEL_DEBUG                                              (((REG32(ADR_IO_MISC_FUNC_SEL))                             & 0x00000001 ) >> 0)
#define GET_SEL_DTIM                                               (((REG32(ADR_IO_MISC_FUNC_SEL))                             & 0x00000002 ) >> 1)
#define GET_SEL_MAC_IFS                                            (((REG32(ADR_IO_MISC_FUNC_SEL))                             & 0x00000004 ) >> 2)
#define GET_SEL_RF                                                 (((REG32(ADR_IO_MISC_FUNC_SEL))                             & 0x00000008 ) >> 3)
#define GET_SEL_RTC_RC32K_EXT                                      (((REG32(ADR_IO_MISC_FUNC_SEL))                             & 0x00000010 ) >> 4)
#define GET_SEL_DBGI2C_SLV                                         (((REG32(ADR_IO_MISC_FUNC_SEL))                             & 0x00000020 ) >> 5)
#define GET_SEL_DBGSPI_SLV                                         (((REG32(ADR_IO_MISC_FUNC_SEL))                             & 0x00000080 ) >> 7)
#define GET_SEL_DBGSPI_SLV_MISO                                    (((REG32(ADR_IO_MISC_FUNC_SEL))                             & 0x00000100 ) >> 8)
#define GET_SEL_DBGSPI_SLV_MISO_II                                 (((REG32(ADR_IO_MISC_FUNC_SEL))                             & 0x00000200 ) >> 9)
#define GET_GPIO_00_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE     ))                         & 0x00000001 ) >> 0)
#define GET_GPIO_01_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE     ))                         & 0x00000002 ) >> 1)
#define GET_GPIO_02_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE     ))                         & 0x00000004 ) >> 2)
#define GET_GPIO_03_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE     ))                         & 0x00000008 ) >> 3)
#define GET_GPIO_04_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE     ))                         & 0x00000010 ) >> 4)
#define GET_GPIO_05_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE     ))                         & 0x00000020 ) >> 5)
#define GET_GPIO_06_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE     ))                         & 0x00000040 ) >> 6)
#define GET_GPIO_14_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE     ))                         & 0x00004000 ) >> 14)
#define GET_GPIO_15_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE     ))                         & 0x00008000 ) >> 15)
#define GET_GPIO_16_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE     ))                         & 0x00010000 ) >> 16)
#define GET_GPIO_25_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE     ))                         & 0x02000000 ) >> 25)
#define GET_GPIO_26_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE     ))                         & 0x04000000 ) >> 26)
#define GET_GPIO_27_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE     ))                         & 0x08000000 ) >> 27)
#define GET_GPIO_29_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE     ))                         & 0x20000000 ) >> 29)
#define GET_GPIO_30_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE     ))                         & 0x40000000 ) >> 30)
#define GET_GPIO_31_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE     ))                         & 0x80000000 ) >> 31)
#define GET_GPIO_32_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE_37_32))                        & 0x00000001 ) >> 0)
#define GET_GPIO_33_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE_37_32))                        & 0x00000002 ) >> 1)
#define GET_GPIO_35_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE_37_32))                        & 0x00000008 ) >> 3)
#define GET_GPIO_36_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE_37_32))                        & 0x00000010 ) >> 4)
#define GET_GPIO_37_IO_PP_MODE                                     (((REG32(ADR_IO_GPIO_PP_MODE_37_32))                        & 0x00000020 ) >> 5)
#define GET_I2CS_ADDR_DC                                           (((REG32(ADR_I2CS_ID_ADDR))                                 & 0x00000001 ) >> 0)
#define GET_I2CS_ADDR                                              (((REG32(ADR_I2CS_ID_ADDR))                                 & 0x000000fe ) >> 1)
#define GET_I2CS_INT                                               (((REG32(ADR_I2CS_STATUS))                                  & 0x0000001f ) >> 0)
#define GET_I2CS_IDLE                                              (((REG32(ADR_I2CS_STATUS))                                  & 0x00000400 ) >> 10)
#define GET_I2CS_TIME_OUT_CNT                                      (((REG32(ADR_I2CS_TIME_CNT))                                & 0x0000ffff ) >> 0)
#define GET_I2CS_STATE                                             (((REG32(ADR_I2CS_STATE))                                   & 0x000000ff ) >> 0)
#define GET_I2CS_DATA_CONFIG                                       (((REG32(ADR_I2CS_CTRL))                                    & 0x00000001 ) >> 0)
#define GET_I2CS_HOLD_BUS_EN                                       (((REG32(ADR_I2CS_CTRL))                                    & 0x00000002 ) >> 1)
#define GET_SPECIFY_IO                                             (((REG32(ADR_SPECIFIC_GPIO     ))                           & 0xffffffff ) >> 0)
#define GET_SPECIFY_IO_37_32                                       (((REG32(ADR_SPECIFIC_GPIO_37_32))                          & 0x0000003f ) >> 0)
#define GET_SPECIFY_PWM0                                           (((REG32(ADR_SPECIFIC_PWM0_TO_GPIO     ))                   & 0xffffffff ) >> 0)
#define GET_SPECIFY_PWM0_37_32                                     (((REG32(ADR_SPECIFIC_PWM0_TO_GPIO_37_32))                  & 0x0000003f ) >> 0)
#define GET_SPECIFY_PWM1                                           (((REG32(ADR_SPECIFIC_PWM1_TO_GPIO     ))                   & 0xffffffff ) >> 0)
#define GET_SPECIFY_PWM1_37_32                                     (((REG32(ADR_SPECIFIC_PWM1_TO_GPIO_37_32))                  & 0x0000003f ) >> 0)
#define GET_SPECIFY_PWM2                                           (((REG32(ADR_SPECIFIC_PWM2_TO_GPIO     ))                   & 0xffffffff ) >> 0)
#define GET_SPECIFY_PWM2_37_32                                     (((REG32(ADR_SPECIFIC_PWM2_TO_GPIO_37_32))                  & 0x0000003f ) >> 0)
#define GET_SPECIFY_PWM3                                           (((REG32(ADR_SPECIFIC_PWM3_TO_GPIO     ))                   & 0xffffffff ) >> 0)
#define GET_SPECIFY_PWM3_37_32                                     (((REG32(ADR_SPECIFIC_PWM3_TO_GPIO_37_32))                  & 0x0000003f ) >> 0)
#define GET_SPECIFY_PWM4                                           (((REG32(ADR_SPECIFIC_PWM4_TO_GPIO     ))                   & 0xffffffff ) >> 0)
#define GET_SPECIFY_PWM4_37_32                                     (((REG32(ADR_SPECIFIC_PWM4_TO_GPIO_37_32))                  & 0x0000003f ) >> 0)
#define GET_SPECIFY_PWM5                                           (((REG32(ADR_SPECIFIC_PWM5_TO_GPIO     ))                   & 0xffffffff ) >> 0)
#define GET_SPECIFY_PWM5_37_32                                     (((REG32(ADR_SPECIFIC_PWM5_TO_GPIO_37_32))                  & 0x0000003f ) >> 0)
#define GET_SPECIFY_PWM6                                           (((REG32(ADR_SPECIFIC_PWM6_TO_GPIO     ))                   & 0xffffffff ) >> 0)
#define GET_SPECIFY_PWM6_37_32                                     (((REG32(ADR_SPECIFIC_PWM6_TO_GPIO_37_32))                  & 0x0000003f ) >> 0)
#define GET_SPECIFY_PWM7                                           (((REG32(ADR_SPECIFIC_PWM7_TO_GPIO     ))                   & 0xffffffff ) >> 0)
#define GET_SPECIFY_PWM7_37_32                                     (((REG32(ADR_SPECIFIC_PWM7_TO_GPIO_37_32))                  & 0x0000003f ) >> 0)
#define GET_MASK_RX_INT                                            (((REG32(ADR_INT_MASK_REG))                                 & 0x00000001 ) >> 0)
#define GET_EDCA4_LOW_THR_INT_MASK                                 (((REG32(ADR_INT_MASK_REG))                                 & 0x00000002 ) >> 1)
#define GET_MASK_SOC_SYSTEM_INT                                    (((REG32(ADR_INT_MASK_REG))                                 & 0x00000004 ) >> 2)
#define GET_EDCA0_LOW_THR_INT_MASK                                 (((REG32(ADR_INT_MASK_REG))                                 & 0x00000008 ) >> 3)
#define GET_EDCA1_LOW_THR_INT_MASK                                 (((REG32(ADR_INT_MASK_REG))                                 & 0x00000010 ) >> 4)
#define GET_EDCA2_LOW_THR_INT_MASK                                 (((REG32(ADR_INT_MASK_REG))                                 & 0x00000020 ) >> 5)
#define GET_EDCA3_LOW_THR_INT_MASK                                 (((REG32(ADR_INT_MASK_REG))                                 & 0x00000040 ) >> 6)
#define GET_TX_LIMIT_INT_MASK                                      (((REG32(ADR_INT_MASK_REG))                                 & 0x00000080 ) >> 7)
#define GET_RX_INT                                                 (((REG32(ADR_INT_STATUS_REG))                               & 0x00000001 ) >> 0)
#define GET_EDCA4_LOW_THR_INT_STS                                  (((REG32(ADR_INT_STATUS_REG))                               & 0x00000002 ) >> 1)
#define GET_SOC_SYSTEM_INT_STATUS                                  (((REG32(ADR_INT_STATUS_REG))                               & 0x00000004 ) >> 2)
#define GET_EDCA0_LOW_THR_INT_STS                                  (((REG32(ADR_INT_STATUS_REG))                               & 0x00000008 ) >> 3)
#define GET_EDCA1_LOW_THR_INT_STS                                  (((REG32(ADR_INT_STATUS_REG))                               & 0x00000010 ) >> 4)
#define GET_EDCA2_LOW_THR_INT_STS                                  (((REG32(ADR_INT_STATUS_REG))                               & 0x00000020 ) >> 5)
#define GET_EDCA3_LOW_THR_INT_STS                                  (((REG32(ADR_INT_STATUS_REG))                               & 0x00000040 ) >> 6)
#define GET_TX_LIMIT_INT_STS                                       (((REG32(ADR_INT_STATUS_REG))                               & 0x00000080 ) >> 7)
#define GET_HOST_TRIGGERED_RX_INT                                  (((REG32(ADR_INT_STATUS_REG))                               & 0x00000100 ) >> 8)
#define GET_HOST_TRIGGERED_TX_INT                                  (((REG32(ADR_INT_STATUS_REG))                               & 0x00000200 ) >> 9)
#define GET_SOC_TRIGGER_RX_INT                                     (((REG32(ADR_INT_STATUS_REG))                               & 0x00000400 ) >> 10)
#define GET_SOC_TRIGGER_TX_INT                                     (((REG32(ADR_INT_STATUS_REG))                               & 0x00000800 ) >> 11)
#define GET_RDY_FOR_TX_RX                                          (((REG32(ADR_FN1_STATUS_REG))                               & 0x00000001 ) >> 0)
#define GET_RDY_FOR_FW_DOWNLOAD                                    (((REG32(ADR_FN1_STATUS_REG))                               & 0x00000002 ) >> 1)
#define GET_ILLEGAL_CMD_RESP_OPTION                                (((REG32(ADR_FN1_STATUS_REG))                               & 0x00000004 ) >> 2)
#define GET_SDIO_TRX_DATA_SEQUENCE                                 (((REG32(ADR_FN1_STATUS_REG))                               & 0x00000008 ) >> 3)
#define GET_GPIO_INT_TRIGGER_OPTION                                (((REG32(ADR_FN1_STATUS_REG))                               & 0x00000010 ) >> 4)
#define GET_TRIGGER_FUNCTION_SETTING                               (((REG32(ADR_FN1_STATUS_REG))                               & 0x00000060 ) >> 5)
#define GET_CMD52_ABORT_RESPONSE                                   (((REG32(ADR_FN1_STATUS_REG))                               & 0x00000080 ) >> 7)
#define GET_CARD_RCA_REG                                           (((REG32(ADR_CARD_RCA_REG))                                 & 0x0000ffff ) >> 0)
#define GET_IO_REG_PORT_DLY_RESP                                   (((REG32(ADR_IO_REG_PORT_DLY_RESP))                         & 0x0000000f ) >> 0)
#define GET_SDIO_CARD_STATUS_REG                                   (((REG32(ADR_SDIO_CARD_STATUS_REG))                         & 0xffffffff ) >> 0)
#define GET_R5_RESPONSE_FLAG                                       (((REG32(ADR_R5_RESP_FLAG_OUT_TIMING))                      & 0x000000ff ) >> 0)
#define GET_MCU_TO_SDIO_INFO_MASK                                  (((REG32(ADR_R5_RESP_FLAG_OUT_TIMING))                      & 0x00010000 ) >> 16)
#define GET_INT_THROUGH_PIN                                        (((REG32(ADR_R5_RESP_FLAG_OUT_TIMING))                      & 0x00020000 ) >> 17)
#define GET_DIRECT_INT_MUX_MODE                                    (((REG32(ADR_R5_RESP_FLAG_OUT_TIMING))                      & 0x00040000 ) >> 18)
#define GET_SD_CMD_IN_DLY_SEL                                      (((REG32(ADR_SDIO_DELAY_CHAIN_0))                           & 0x00000007 ) >> 0)
#define GET_SD_CMD_OUT_DLY_SEL                                     (((REG32(ADR_SDIO_DELAY_CHAIN_0))                           & 0x00000070 ) >> 4)
#define GET_SD_DAT_3_IN_DLY_SEL                                    (((REG32(ADR_SDIO_DELAY_CHAIN_0))                           & 0x00000700 ) >> 8)
#define GET_SD_DAT_3_OUT_DLY_SEL                                   (((REG32(ADR_SDIO_DELAY_CHAIN_0))                           & 0x00007000 ) >> 12)
#define GET_SD_DAT_2_IN_DLY_SEL                                    (((REG32(ADR_SDIO_DELAY_CHAIN_0))                           & 0x00070000 ) >> 16)
#define GET_SD_DAT_2_OUT_DLY_SEL                                   (((REG32(ADR_SDIO_DELAY_CHAIN_0))                           & 0x00700000 ) >> 20)
#define GET_SD_DAT_1_IN_DLY_SEL                                    (((REG32(ADR_SDIO_DELAY_CHAIN_0))                           & 0x07000000 ) >> 24)
#define GET_SD_DAT_1_OUT_DLY_SEL                                   (((REG32(ADR_SDIO_DELAY_CHAIN_0))                           & 0x70000000 ) >> 28)
#define GET_SD_DAT_0_IN_DLY_SEL                                    (((REG32(ADR_SDIO_DELAY_CHAIN_1))                           & 0x00000007 ) >> 0)
#define GET_SD_DAT_0_OUT_DLY_SEL                                   (((REG32(ADR_SDIO_DELAY_CHAIN_1))                           & 0x00000070 ) >> 4)
#define GET_FN1_DMA_START_ADDR_REG                                 (((REG32(ADR_FN1_DMA_START_ADDR_REG))                       & 0xffffffff ) >> 0)
#define GET_SDIO_TO_MCU_INFO                                       (((REG32(ADR_FN1_INT_CTRL_RESET))                           & 0x000000ff ) >> 0)
#define GET_SDIO_PARTIAL_RESET                                     (((REG32(ADR_FN1_INT_CTRL_RESET))                           & 0x00000100 ) >> 8)
#define GET_SDIO_ALL_RESET                                         (((REG32(ADR_FN1_INT_CTRL_RESET))                           & 0x00000200 ) >> 9)
#define GET_PERI_MAC_ALL_RESET                                     (((REG32(ADR_FN1_INT_CTRL_RESET))                           & 0x00000400 ) >> 10)
#define GET_MAC_ALL_RESET                                          (((REG32(ADR_FN1_INT_CTRL_RESET))                           & 0x00000800 ) >> 11)
#define GET_AHB_BRIDGE_RESET                                       (((REG32(ADR_FN1_INT_CTRL_RESET))                           & 0x00001000 ) >> 12)
#define GET_PMU_WAKE_INT                                           (((REG32(ADR_FN1_INT_CTRL_RESET))                           & 0x00400000 ) >> 22)
#define GET_PMU_WAKE_REG                                           (((REG32(ADR_FN1_INT_CTRL_RESET))                           & 0x01000000 ) >> 24)
#define GET_MCU_TO_SDIO_INFO                                       (((REG32(ADR_MCU_NOTIFY_HOST_EVENT))                        & 0x000000ff ) >> 0)
#define GET_RAW_IDLE                                               (((REG32(ADR_MCU_NOTIFY_HOST_EVENT))                        & 0x00000100 ) >> 8)
#define GET_PEDGE_MODE                                             (((REG32(ADR_MCU_NOTIFY_HOST_EVENT))                        & 0x00000200 ) >> 9)
#define GET_RAW_CLEAR                                              (((REG32(ADR_MCU_NOTIFY_HOST_EVENT))                        & 0x00000400 ) >> 10)
#define GET_RAW_STATE                                              (((REG32(ADR_MCU_NOTIFY_HOST_EVENT))                        & 0x00001800 ) >> 11)
#define GET_FN1_DMA_RD_START_ADDR_REG                              (((REG32(ADR_FN1_DMA_RD_START_ADDR_REG))                    & 0xffffffff ) >> 0)
#define GET_IO_REG_RIA_RD_BASE_ADDR                                (((REG32(ADR_IO_REG_RIA_RD_BASE_ADDR))                      & 0x000fffff ) >> 0)
#define GET_CCCR_00H_REG                                           (((REG32(ADR_CCCR_00H_REG))                                 & 0x000000ff ) >> 0)
#define GET_CCCR_02H_REG                                           (((REG32(ADR_CCCR_00H_REG))                                 & 0x00ff0000 ) >> 16)
#define GET_CCCR_03H_REG                                           (((REG32(ADR_CCCR_00H_REG))                                 & 0xff000000 ) >> 24)
#define GET_CCCR_04H_REG                                           (((REG32(ADR_CCCR_04H_REG))                                 & 0x000000ff ) >> 0)
#define GET_CCCR_05H_REG                                           (((REG32(ADR_CCCR_04H_REG))                                 & 0x0000ff00 ) >> 8)
#define GET_CCCR_06H_REG                                           (((REG32(ADR_CCCR_04H_REG))                                 & 0x000f0000 ) >> 16)
#define GET_CCCR_07H_REG                                           (((REG32(ADR_CCCR_04H_REG))                                 & 0xff000000 ) >> 24)
#define GET_SUPPORT_DIRECT_COMMAND_SDIO                            (((REG32(ADR_CCCR_08H_REG))                                 & 0x00000001 ) >> 0)
#define GET_SUPPORT_MULTIPLE_BLOCK_TRANSFER                        (((REG32(ADR_CCCR_08H_REG))                                 & 0x00000002 ) >> 1)
#define GET_SUPPORT_READ_WAIT                                      (((REG32(ADR_CCCR_08H_REG))                                 & 0x00000004 ) >> 2)
#define GET_SUPPORT_BUS_CONTROL                                    (((REG32(ADR_CCCR_08H_REG))                                 & 0x00000008 ) >> 3)
#define GET_SUPPORT_BLOCK_GAP_INTERRUPT                            (((REG32(ADR_CCCR_08H_REG))                                 & 0x00000010 ) >> 4)
#define GET_ENABLE_BLOCK_GAP_INTERRUPT                             (((REG32(ADR_CCCR_08H_REG))                                 & 0x00000020 ) >> 5)
#define GET_LOW_SPEED_CARD                                         (((REG32(ADR_CCCR_08H_REG))                                 & 0x00000040 ) >> 6)
#define GET_LOW_SPEED_CARD_4BIT                                    (((REG32(ADR_CCCR_08H_REG))                                 & 0x00000080 ) >> 7)
#define GET_COMMON_CIS_PONTER                                      (((REG32(ADR_CCCR_08H_REG))                                 & 0x01ffff00 ) >> 8)
#define GET_SD_SSDR50                                              (((REG32(ADR_CCCR_14H_REG))                                 & 0x01000000 ) >> 24)
#define GET_SD_SSDR104                                             (((REG32(ADR_CCCR_14H_REG))                                 & 0x02000000 ) >> 25)
#define GET_SUPPORT_HIGH_SPEED                                     (((REG32(ADR_CCCR_13H_REG))                                 & 0x01000000 ) >> 24)
#define GET_BSS                                                    (((REG32(ADR_CCCR_13H_REG))                                 & 0x0e000000 ) >> 25)
#define GET_FBR_100H_REG                                           (((REG32(ADR_FBR_100H_REG))                                 & 0x0000000f ) >> 0)
#define GET_CSASUPPORT                                             (((REG32(ADR_FBR_100H_REG))                                 & 0x00000040 ) >> 6)
#define GET_ENABLECSA                                              (((REG32(ADR_FBR_100H_REG))                                 & 0x00000080 ) >> 7)
#define GET_FBR_101H_REG                                           (((REG32(ADR_FBR_100H_REG))                                 & 0x0000ff00 ) >> 8)
#define GET_FBR_109H_REG                                           (((REG32(ADR_FBR_109H_REG))                                 & 0x01ffff00 ) >> 8)
#define GET_F0_CIS_CONTENT_REG_31_0                                (((REG32(ADR_F0_CIS_CONTENT_REG_0))                         & 0xffffffff ) >> 0)
#define GET_F0_CIS_CONTENT_REG_63_32                               (((REG32(ADR_F0_CIS_CONTENT_REG_1))                         & 0xffffffff ) >> 0)
#define GET_F0_CIS_CONTENT_REG_95_64                               (((REG32(ADR_F0_CIS_CONTENT_REG_2))                         & 0xffffffff ) >> 0)
#define GET_F0_CIS_CONTENT_REG_127_96                              (((REG32(ADR_F0_CIS_CONTENT_REG_3))                         & 0xffffffff ) >> 0)
#define GET_F0_CIS_CONTENT_REG_159_128                             (((REG32(ADR_F0_CIS_CONTENT_REG_4))                         & 0xffffffff ) >> 0)
#define GET_F0_CIS_CONTENT_REG_191_160                             (((REG32(ADR_F0_CIS_CONTENT_REG_5))                         & 0xffffffff ) >> 0)
#define GET_F0_CIS_CONTENT_REG_223_192                             (((REG32(ADR_F0_CIS_CONTENT_REG_6))                         & 0xffffffff ) >> 0)
#define GET_F0_CIS_CONTENT_REG_255_224                             (((REG32(ADR_F0_CIS_CONTENT_REG_7))                         & 0xffffffff ) >> 0)
#define GET_F0_CIS_CONTENT_REG_287_256                             (((REG32(ADR_F0_CIS_CONTENT_REG_8))                         & 0xffffffff ) >> 0)
#define GET_F0_CIS_CONTENT_REG_319_288                             (((REG32(ADR_F0_CIS_CONTENT_REG_9))                         & 0xffffffff ) >> 0)
#define GET_F0_CIS_CONTENT_REG_351_320                             (((REG32(ADR_F0_CIS_CONTENT_REG_10))                        & 0xffffffff ) >> 0)
#define GET_F0_CIS_CONTENT_REG_383_352                             (((REG32(ADR_F0_CIS_CONTENT_REG_11))                        & 0xffffffff ) >> 0)
#define GET_F0_CIS_CONTENT_REG_415_384                             (((REG32(ADR_F0_CIS_CONTENT_REG_12))                        & 0xffffffff ) >> 0)
#define GET_F0_CIS_CONTENT_REG_447_416                             (((REG32(ADR_F0_CIS_CONTENT_REG_13))                        & 0xffffffff ) >> 0)
#define GET_F0_CIS_CONTENT_REG_479_448                             (((REG32(ADR_F0_CIS_CONTENT_REG_14))                        & 0xffffffff ) >> 0)
#define GET_F0_CIS_CONTENT_REG_511_480                             (((REG32(ADR_F0_CIS_CONTENT_REG_15))                        & 0xffffffff ) >> 0)
#define GET_F1_CIS_CONTENT_REG_31_0                                (((REG32(ADR_F1_CIS_CONTENT_REG_0))                         & 0xffffffff ) >> 0)
#define GET_F1_CIS_CONTENT_REG_63_32                               (((REG32(ADR_F1_CIS_CONTENT_REG_1))                         & 0xffffffff ) >> 0)
#define GET_F1_CIS_CONTENT_REG_95_64                               (((REG32(ADR_F1_CIS_CONTENT_REG_2))                         & 0xffffffff ) >> 0)
#define GET_F1_CIS_CONTENT_REG_127_96                              (((REG32(ADR_F1_CIS_CONTENT_REG_3))                         & 0xffffffff ) >> 0)
#define GET_F1_CIS_CONTENT_REG_159_128                             (((REG32(ADR_F1_CIS_CONTENT_REG_4))                         & 0xffffffff ) >> 0)
#define GET_F1_CIS_CONTENT_REG_191_160                             (((REG32(ADR_F1_CIS_CONTENT_REG_5))                         & 0xffffffff ) >> 0)
#define GET_F1_CIS_CONTENT_REG_223_192                             (((REG32(ADR_F1_CIS_CONTENT_REG_6))                         & 0xffffffff ) >> 0)
#define GET_F1_CIS_CONTENT_REG_255_224                             (((REG32(ADR_F1_CIS_CONTENT_REG_7))                         & 0xffffffff ) >> 0)
#define GET_F1_CIS_CONTENT_REG_287_256                             (((REG32(ADR_F1_CIS_CONTENT_REG_8))                         & 0xffffffff ) >> 0)
#define GET_F1_CIS_CONTENT_REG_319_288                             (((REG32(ADR_F1_CIS_CONTENT_REG_9))                         & 0xffffffff ) >> 0)
#define GET_F1_CIS_CONTENT_REG_351_320                             (((REG32(ADR_F1_CIS_CONTENT_REG_10))                        & 0xffffffff ) >> 0)
#define GET_F1_CIS_CONTENT_REG_383_352                             (((REG32(ADR_F1_CIS_CONTENT_REG_11))                        & 0xffffffff ) >> 0)
#define GET_F1_CIS_CONTENT_REG_415_384                             (((REG32(ADR_F1_CIS_CONTENT_REG_12))                        & 0xffffffff ) >> 0)
#define GET_F1_CIS_CONTENT_REG_447_416                             (((REG32(ADR_F1_CIS_CONTENT_REG_13))                        & 0xffffffff ) >> 0)
#define GET_F1_CIS_CONTENT_REG_479_448                             (((REG32(ADR_F1_CIS_CONTENT_REG_14))                        & 0xffffffff ) >> 0)
#define GET_F1_CIS_CONTENT_REG_511_480                             (((REG32(ADR_F1_CIS_CONTENT_REG_15))                        & 0xffffffff ) >> 0)
#define GET_SPARE_MEM                                              (((REG32(ADR_SPI_MODE))                                     & 0x000000ff ) >> 0)
#define GET_TX_SEG                                                 (((REG32(ADR_TX_SEG))                                       & 0xffffffff ) >> 0)
#define GET_CLK_WIDTH                                              (((REG32(ADR_SPI_TO_PHY_PARAM1))                            & 0x0000ffff ) >> 0)
#define GET_CSN_INTER                                              (((REG32(ADR_SPI_TO_PHY_PARAM1))                            & 0xffff0000 ) >> 16)
#define GET_BACK_DLY                                               (((REG32(ADR_SPI_TO_PHY_PARAM2))                            & 0x0000ffff ) >> 0)
#define GET_FRONT_DLY                                              (((REG32(ADR_SPI_TO_PHY_PARAM2))                            & 0xffff0000 ) >> 16)
#define GET_UART_DATA                                              (((REG32(ADR_UART_DATA))                                    & 0x000000ff ) >> 0)
#define GET_DATA_RDY_IE                                            (((REG32(ADR_UART_IER))                                     & 0x00000001 ) >> 0)
#define GET_THR_EMPTY_IE                                           (((REG32(ADR_UART_IER))                                     & 0x00000002 ) >> 1)
#define GET_RX_LINESTS_IE                                          (((REG32(ADR_UART_IER))                                     & 0x00000004 ) >> 2)
#define GET_MDM_STS_IE                                             (((REG32(ADR_UART_IER))                                     & 0x00000008 ) >> 3)
#define GET_TX_THRH_IE                                             (((REG32(ADR_UART_IER))                                     & 0x00000010 ) >> 4)
#define GET_TX_THRL_IE                                             (((REG32(ADR_UART_IER))                                     & 0x00000020 ) >> 5)
#define GET_FIFO_EN                                                (((REG32(ADR_UART_FCR))                                     & 0x00000001 ) >> 0)
#define GET_RXFIFO_RST                                             (((REG32(ADR_UART_FCR))                                     & 0x00000002 ) >> 1)
#define GET_TXFIFO_RST                                             (((REG32(ADR_UART_FCR))                                     & 0x00000004 ) >> 2)
#define GET_DMA_MODE                                               (((REG32(ADR_UART_FCR))                                     & 0x00000008 ) >> 3)
#define GET_EN_AUTO_RTS                                            (((REG32(ADR_UART_FCR))                                     & 0x00000010 ) >> 4)
#define GET_EN_AUTO_CTS                                            (((REG32(ADR_UART_FCR))                                     & 0x00000020 ) >> 5)
#define GET_RXFIFO_TRGLVL                                          (((REG32(ADR_UART_FCR))                                     & 0x000000c0 ) >> 6)
#define GET_WORD_LEN                                               (((REG32(ADR_UART_LCR))                                     & 0x00000003 ) >> 0)
#define GET_STOP_BIT                                               (((REG32(ADR_UART_LCR))                                     & 0x00000004 ) >> 2)
#define GET_PARITY_EN                                              (((REG32(ADR_UART_LCR))                                     & 0x00000008 ) >> 3)
#define GET_EVEN_PARITY                                            (((REG32(ADR_UART_LCR))                                     & 0x00000010 ) >> 4)
#define GET_FORCE_PARITY                                           (((REG32(ADR_UART_LCR))                                     & 0x00000020 ) >> 5)
#define GET_SET_BREAK                                              (((REG32(ADR_UART_LCR))                                     & 0x00000040 ) >> 6)
#define GET_DLAB                                                   (((REG32(ADR_UART_LCR))                                     & 0x00000080 ) >> 7)
#define GET_DTR                                                    (((REG32(ADR_UART_MCR))                                     & 0x00000001 ) >> 0)
#define GET_RTS                                                    (((REG32(ADR_UART_MCR))                                     & 0x00000002 ) >> 1)
#define GET_OUT_1                                                  (((REG32(ADR_UART_MCR))                                     & 0x00000004 ) >> 2)
#define GET_OUT_2                                                  (((REG32(ADR_UART_MCR))                                     & 0x00000008 ) >> 3)
#define GET_LOOP_BACK                                              (((REG32(ADR_UART_MCR))                                     & 0x00000010 ) >> 4)
#define GET_DE_RTS                                                 (((REG32(ADR_UART_MCR))                                     & 0x00000020 ) >> 5)
#define GET_DATA_RDY                                               (((REG32(ADR_UART_LSR))                                     & 0x00000001 ) >> 0)
#define GET_OVERRUN_ERR                                            (((REG32(ADR_UART_LSR))                                     & 0x00000002 ) >> 1)
#define GET_PARITY_ERR                                             (((REG32(ADR_UART_LSR))                                     & 0x00000004 ) >> 2)
#define GET_FRAMING_ERR                                            (((REG32(ADR_UART_LSR))                                     & 0x00000008 ) >> 3)
#define GET_BREAK_INT                                              (((REG32(ADR_UART_LSR))                                     & 0x00000010 ) >> 4)
#define GET_THR_EMPTY                                              (((REG32(ADR_UART_LSR))                                     & 0x00000020 ) >> 5)
#define GET_TX_EMPTY                                               (((REG32(ADR_UART_LSR))                                     & 0x00000040 ) >> 6)
#define GET_FIFODATA_ERR                                           (((REG32(ADR_UART_LSR))                                     & 0x00000080 ) >> 7)
#define GET_DELTA_CTS                                              (((REG32(ADR_UART_MSR))                                     & 0x00000001 ) >> 0)
#define GET_DELTA_DSR                                              (((REG32(ADR_UART_MSR))                                     & 0x00000002 ) >> 1)
#define GET_TRAILEDGE_RI                                           (((REG32(ADR_UART_MSR))                                     & 0x00000004 ) >> 2)
#define GET_DELTA_CD                                               (((REG32(ADR_UART_MSR))                                     & 0x00000008 ) >> 3)
#define GET_CTS                                                    (((REG32(ADR_UART_MSR))                                     & 0x00000010 ) >> 4)
#define GET_DSR                                                    (((REG32(ADR_UART_MSR))                                     & 0x00000020 ) >> 5)
#define GET_RI                                                     (((REG32(ADR_UART_MSR))                                     & 0x00000040 ) >> 6)
#define GET_CD                                                     (((REG32(ADR_UART_MSR))                                     & 0x00000080 ) >> 7)
#define GET_BRDC_DIV                                               (((REG32(ADR_UART_SPR))                                     & 0x0000ffff ) >> 0)
#define GET_RTHR_L                                                 (((REG32(ADR_UART_RTHR))                                    & 0x0000000f ) >> 0)
#define GET_RTHR_H                                                 (((REG32(ADR_UART_RTHR))                                    & 0x000000f0 ) >> 4)
#define GET_INT_IDCODE                                             (((REG32(ADR_UART_ISR))                                     & 0x0000000f ) >> 0)
#define GET_RX_IDLE                                                (((REG32(ADR_UART_ISR))                                     & 0x00000010 ) >> 4)
#define GET_TX_IDLE                                                (((REG32(ADR_UART_ISR))                                     & 0x00000020 ) >> 5)
#define GET_FIFOS_ENABLED                                          (((REG32(ADR_UART_ISR))                                     & 0x000000c0 ) >> 6)
#define GET_TTHR_L                                                 (((REG32(ADR_UART_TTHR))                                    & 0x0000000f ) >> 0)
#define GET_TTHR_H                                                 (((REG32(ADR_UART_TTHR))                                    & 0x000000f0 ) >> 4)
#define GET_RX_RECIEVED                                            (((REG32(ADR_UART_INT_MAP))                                 & 0x00000001 ) >> 0)
#define GET_RX_FIFO_TO                                             (((REG32(ADR_UART_INT_MAP))                                 & 0x00000002 ) >> 1)
#define GET_TX_L                                                   (((REG32(ADR_UART_INT_MAP))                                 & 0x00000004 ) >> 2)
#define GET_TX_H                                                   (((REG32(ADR_UART_INT_MAP))                                 & 0x00000008 ) >> 3)
#define GET_TX_EMPTY2                                              (((REG32(ADR_UART_INT_MAP))                                 & 0x00000010 ) >> 4)
#define GET_OVERRUN                                                (((REG32(ADR_UART_INT_MAP))                                 & 0x00000020 ) >> 5)
#define GET_FRAMING                                                (((REG32(ADR_UART_INT_MAP))                                 & 0x00000040 ) >> 6)
#define GET_BREAK                                                  (((REG32(ADR_UART_INT_MAP))                                 & 0x00000080 ) >> 7)
#define GET_PARITY                                                 (((REG32(ADR_UART_INT_MAP))                                 & 0x00000100 ) >> 8)
#define GET_MODEN_INT                                              (((REG32(ADR_UART_INT_MAP))                                 & 0x00000200 ) >> 9)
#define GET_ROP_A                                                  (((REG32(ADR_UART_POINTER))                                 & 0x0000000f ) >> 0)
#define GET_RIP_A                                                  (((REG32(ADR_UART_POINTER))                                 & 0x000000f0 ) >> 4)
#define GET_TOP_A                                                  (((REG32(ADR_UART_POINTER))                                 & 0x00000f00 ) >> 8)
#define GET_TIP_A                                                  (((REG32(ADR_UART_POINTER))                                 & 0x0000f000 ) >> 12)
#define GET_HSUART_RXD                                             (((REG32(ADR_HSUART_TRX_CHAR))                              & 0x000000ff ) >> 0)
#define GET_HSUART_ENABRXBUFF                                      (((REG32(ADR_HSUART_INTRRUPT_ENABLE))                       & 0x00000001 ) >> 0)
#define GET_HSUART_ENABTXBUFF                                      (((REG32(ADR_HSUART_INTRRUPT_ENABLE))                       & 0x00000002 ) >> 1)
#define GET_HSUART_ENABLNSTAT                                      (((REG32(ADR_HSUART_INTRRUPT_ENABLE))                       & 0x00000004 ) >> 2)
#define GET_HSUART_ENABMDSTAT                                      (((REG32(ADR_HSUART_INTRRUPT_ENABLE))                       & 0x00000008 ) >> 3)
#define GET_HSUART_ENABCTXTHR                                      (((REG32(ADR_HSUART_INTRRUPT_ENABLE))                       & 0x00000010 ) >> 4)
#define GET_HSUART_ENABDMARXEND                                    (((REG32(ADR_HSUART_INTRRUPT_ENABLE))                       & 0x00000040 ) >> 6)
#define GET_HSUART_ENABDMATXEND                                    (((REG32(ADR_HSUART_INTRRUPT_ENABLE))                       & 0x00000080 ) >> 7)
#define GET_HSUART_FIFOE                                           (((REG32(ADR_HSUART_FIFO_CTRL))                             & 0x00000001 ) >> 0)
#define GET_HSUART_RX_FIFO_RST                                     (((REG32(ADR_HSUART_FIFO_CTRL))                             & 0x00000002 ) >> 1)
#define GET_HSUART_TX_FIFO_RST                                     (((REG32(ADR_HSUART_FIFO_CTRL))                             & 0x00000004 ) >> 2)
#define GET_HSUART_DMA                                             (((REG32(ADR_HSUART_FIFO_CTRL))                             & 0x00000008 ) >> 3)
#define GET_HSUART_SUSPEND_RXDMA                                   (((REG32(ADR_HSUART_FIFO_CTRL))                             & 0x00000010 ) >> 4)
#define GET_HSUART_RX_TRIG_LV                                      (((REG32(ADR_HSUART_FIFO_CTRL))                             & 0x000000c0 ) >> 6)
#define GET_HSUART_WLS                                             (((REG32(ADR_HSUART_LINE_CTRL))                             & 0x00000003 ) >> 0)
#define GET_HSUART_STB                                             (((REG32(ADR_HSUART_LINE_CTRL))                             & 0x00000004 ) >> 2)
#define GET_HSUART_PEN                                             (((REG32(ADR_HSUART_LINE_CTRL))                             & 0x00000008 ) >> 3)
#define GET_HSUART_SP_EPS                                          (((REG32(ADR_HSUART_LINE_CTRL))                             & 0x00000030 ) >> 4)
#define GET_HSUART_SB                                              (((REG32(ADR_HSUART_LINE_CTRL))                             & 0x00000040 ) >> 6)
#define GET_HSUART_DLAB                                            (((REG32(ADR_HSUART_LINE_CTRL))                             & 0x00000080 ) >> 7)
#define GET_HSUART_DTS                                             (((REG32(ADR_HSUART_MODEM_CTRL))                            & 0x00000001 ) >> 0)
#define GET_HSUART_RTS                                             (((REG32(ADR_HSUART_MODEM_CTRL))                            & 0x00000002 ) >> 1)
#define GET_HSUART_OUT1                                            (((REG32(ADR_HSUART_MODEM_CTRL))                            & 0x00000004 ) >> 2)
#define GET_HSUART_OUT2                                            (((REG32(ADR_HSUART_MODEM_CTRL))                            & 0x00000008 ) >> 3)
#define GET_HSUART_LOOP1                                           (((REG32(ADR_HSUART_MODEM_CTRL))                            & 0x00000010 ) >> 4)
#define GET_HSUART_ARTS                                            (((REG32(ADR_HSUART_MODEM_CTRL))                            & 0x00000040 ) >> 6)
#define GET_HSUART_ACTS                                            (((REG32(ADR_HSUART_MODEM_CTRL))                            & 0x00000080 ) >> 7)
#define GET_HSUART_DR                                              (((REG32(ADR_HSUART_LINE_STATUS))                           & 0x00000001 ) >> 0)
#define GET_HSUART_OE                                              (((REG32(ADR_HSUART_LINE_STATUS))                           & 0x00000002 ) >> 1)
#define GET_HSUART_PE                                              (((REG32(ADR_HSUART_LINE_STATUS))                           & 0x00000004 ) >> 2)
#define GET_HSUART_FE                                              (((REG32(ADR_HSUART_LINE_STATUS))                           & 0x00000008 ) >> 3)
#define GET_HSUART_BI                                              (((REG32(ADR_HSUART_LINE_STATUS))                           & 0x00000010 ) >> 4)
#define GET_HSUART_THRE                                            (((REG32(ADR_HSUART_LINE_STATUS))                           & 0x00000020 ) >> 5)
#define GET_HSUART_TSRE                                            (((REG32(ADR_HSUART_LINE_STATUS))                           & 0x00000040 ) >> 6)
#define GET_HSUART_ERF                                             (((REG32(ADR_HSUART_LINE_STATUS))                           & 0x00000080 ) >> 7)
#define GET_HSUART_DCTS                                            (((REG32(ADR_HSUART_MODEM_STATUS))                          & 0x00000001 ) >> 0)
#define GET_HSUART_DDSR                                            (((REG32(ADR_HSUART_MODEM_STATUS))                          & 0x00000002 ) >> 1)
#define GET_HSUART_TERI                                            (((REG32(ADR_HSUART_MODEM_STATUS))                          & 0x00000004 ) >> 2)
#define GET_HSUART_DDCD                                            (((REG32(ADR_HSUART_MODEM_STATUS))                          & 0x00000008 ) >> 3)
#define GET_HSUART_CTS                                             (((REG32(ADR_HSUART_MODEM_STATUS))                          & 0x00000010 ) >> 4)
#define GET_HSUART_DSR                                             (((REG32(ADR_HSUART_MODEM_STATUS))                          & 0x00000020 ) >> 5)
#define GET_HSUART_RI                                              (((REG32(ADR_HSUART_MODEM_STATUS))                          & 0x00000040 ) >> 6)
#define GET_HSUART_DCR                                             (((REG32(ADR_HSUART_MODEM_STATUS))                          & 0x00000080 ) >> 7)
#define GET_HSUART_SCR                                             (((REG32(ADR_HSUART_SCRATCH_BOARD))                         & 0x000000ff ) >> 0)
#define GET_HSUART_RTS_AUTO_TH_L                                   (((REG32(ADR_HSUART_FIFO_THRESHOLD))                        & 0x0000001f ) >> 0)
#define GET_HSUART_RTS_AUTO_TH_H                                   (((REG32(ADR_HSUART_FIFO_THRESHOLD))                        & 0x00001f00 ) >> 8)
#define GET_HSUART_TX_THR_L                                        (((REG32(ADR_HSUART_FIFO_THRESHOLD))                        & 0x001f0000 ) >> 16)
#define GET_HSUART_TX_THR_H                                        (((REG32(ADR_HSUART_FIFO_THRESHOLD))                        & 0x1f000000 ) >> 24)
#define GET_HSUART_IIR                                             (((REG32(ADR_HSUART_INTERRUPT_STATUS))                      & 0x0000000f ) >> 0)
#define GET_HSUART_RXDMA_DONE                                      (((REG32(ADR_HSUART_INTERRUPT_STATUS))                      & 0x00000010 ) >> 4)
#define GET_HSUART_TXDMA_DONE                                      (((REG32(ADR_HSUART_INTERRUPT_STATUS))                      & 0x00000020 ) >> 5)
#define GET_HSUART_IFOFOE0                                         (((REG32(ADR_HSUART_INTERRUPT_STATUS))                      & 0x00000040 ) >> 6)
#define GET_HSUART_IFIFOE1                                         (((REG32(ADR_HSUART_INTERRUPT_STATUS))                      & 0x00000080 ) >> 7)
#define GET_HSUART_DIV                                             (((REG32(ADR_HSUART_DIV_FRAC))                              & 0x0000ffff ) >> 0)
#define GET_HSUART_FRAC                                            (((REG32(ADR_HSUART_DIV_FRAC))                              & 0x00ff0000 ) >> 16)
#define GET_HSUART_INT                                             (((REG32(ADR_HSUART_EXPANSION_INTERRUPT_STATUS))            & 0x0000ffff ) >> 0)
#define GET_HSUART_DMA_RX_STR_ADDR                                 (((REG32(ADR_HSUART_DMA_RX_STR_ADDR))                       & 0xffffffff ) >> 0)
#define GET_HSUART_DMA_RX_END_ADDR                                 (((REG32(ADR_HSUART_DMA_RX_END_ADDR))                       & 0xffffffff ) >> 0)
#define GET_HSUART_DMA_RX_WPT                                      (((REG32(ADR_HSUART_DMA_RX_WPT))                            & 0xffffffff ) >> 0)
#define GET_HSUART_DMA_RX_RPT                                      (((REG32(ADR_HSUART_DMA_RX_RPT))                            & 0xffffffff ) >> 0)
#define GET_HSUART_DMA_TX_STR_ADDR                                 (((REG32(ADR_HSUART_DMA_TX_STR_ADDR))                       & 0xffffffff ) >> 0)
#define GET_HSUART_DMA_TX_END_ADDR                                 (((REG32(ADR_HSUART_DMA_TX_END_ADDR))                       & 0xffffffff ) >> 0)
#define GET_HSUART_DMA_TX_WPT                                      (((REG32(ADR_HSUART_DMA_TX_WPT))                            & 0xffffffff ) >> 0)
#define GET_HSUART_DMA_TX_RPT                                      (((REG32(ADR_HSUART_DMA_TX_RPT))                            & 0xffffffff ) >> 0)
#define GET_HSUART1_RXD                                            (((REG32(ADR_HSUART1_TRX_CHAR))                             & 0x000000ff ) >> 0)
#define GET_HSUART1_ENABRXBUFF                                     (((REG32(ADR_HSUART1_INTRRUPT_ENABLE))                      & 0x00000001 ) >> 0)
#define GET_HSUART1_ENABTXBUFF                                     (((REG32(ADR_HSUART1_INTRRUPT_ENABLE))                      & 0x00000002 ) >> 1)
#define GET_HSUART1_ENABLNSTAT                                     (((REG32(ADR_HSUART1_INTRRUPT_ENABLE))                      & 0x00000004 ) >> 2)
#define GET_HSUART1_ENABMDSTAT                                     (((REG32(ADR_HSUART1_INTRRUPT_ENABLE))                      & 0x00000008 ) >> 3)
#define GET_HSUART1_ENABCTXTHR                                     (((REG32(ADR_HSUART1_INTRRUPT_ENABLE))                      & 0x00000010 ) >> 4)
#define GET_HSUART1_ENABDMARXEND                                   (((REG32(ADR_HSUART1_INTRRUPT_ENABLE))                      & 0x00000040 ) >> 6)
#define GET_HSUART1_ENABDMATXEND                                   (((REG32(ADR_HSUART1_INTRRUPT_ENABLE))                      & 0x00000080 ) >> 7)
#define GET_HSUART1_FIFOE                                          (((REG32(ADR_HSUART1_FIFO_CTRL))                            & 0x00000001 ) >> 0)
#define GET_HSUART1_RX_FIFO_RST                                    (((REG32(ADR_HSUART1_FIFO_CTRL))                            & 0x00000002 ) >> 1)
#define GET_HSUART1_TX_FIFO_RST                                    (((REG32(ADR_HSUART1_FIFO_CTRL))                            & 0x00000004 ) >> 2)
#define GET_HSUART1_DMA                                            (((REG32(ADR_HSUART1_FIFO_CTRL))                            & 0x00000008 ) >> 3)
#define GET_HSUART1_SUSPEND_RXDMA                                  (((REG32(ADR_HSUART1_FIFO_CTRL))                            & 0x00000010 ) >> 4)
#define GET_HSUART1_RX_TRIG_LV                                     (((REG32(ADR_HSUART1_FIFO_CTRL))                            & 0x000000c0 ) >> 6)
#define GET_HSUART1_WLS                                            (((REG32(ADR_HSUART1_LINE_CTRL))                            & 0x00000003 ) >> 0)
#define GET_HSUART1_STB                                            (((REG32(ADR_HSUART1_LINE_CTRL))                            & 0x00000004 ) >> 2)
#define GET_HSUART1_PEN                                            (((REG32(ADR_HSUART1_LINE_CTRL))                            & 0x00000008 ) >> 3)
#define GET_HSUART1_SP_EPS                                         (((REG32(ADR_HSUART1_LINE_CTRL))                            & 0x00000030 ) >> 4)
#define GET_HSUART1_SB                                             (((REG32(ADR_HSUART1_LINE_CTRL))                            & 0x00000040 ) >> 6)
#define GET_HSUART1_DLAB                                           (((REG32(ADR_HSUART1_LINE_CTRL))                            & 0x00000080 ) >> 7)
#define GET_HSUART1_DTS                                            (((REG32(ADR_HSUART1_MODEM_CTRL))                           & 0x00000001 ) >> 0)
#define GET_HSUART1_RTS                                            (((REG32(ADR_HSUART1_MODEM_CTRL))                           & 0x00000002 ) >> 1)
#define GET_HSUART1_OUT1                                           (((REG32(ADR_HSUART1_MODEM_CTRL))                           & 0x00000004 ) >> 2)
#define GET_HSUART1_OUT2                                           (((REG32(ADR_HSUART1_MODEM_CTRL))                           & 0x00000008 ) >> 3)
#define GET_HSUART1_LOOP1                                          (((REG32(ADR_HSUART1_MODEM_CTRL))                           & 0x00000010 ) >> 4)
#define GET_HSUART1_ARTS                                           (((REG32(ADR_HSUART1_MODEM_CTRL))                           & 0x00000040 ) >> 6)
#define GET_HSUART1_ACTS                                           (((REG32(ADR_HSUART1_MODEM_CTRL))                           & 0x00000080 ) >> 7)
#define GET_HSUART1_DR                                             (((REG32(ADR_HSUART1_LINE_STATUS))                          & 0x00000001 ) >> 0)
#define GET_HSUART1_OE                                             (((REG32(ADR_HSUART1_LINE_STATUS))                          & 0x00000002 ) >> 1)
#define GET_HSUART1_PE                                             (((REG32(ADR_HSUART1_LINE_STATUS))                          & 0x00000004 ) >> 2)
#define GET_HSUART1_FE                                             (((REG32(ADR_HSUART1_LINE_STATUS))                          & 0x00000008 ) >> 3)
#define GET_HSUART1_BI                                             (((REG32(ADR_HSUART1_LINE_STATUS))                          & 0x00000010 ) >> 4)
#define GET_HSUART1_THRE                                           (((REG32(ADR_HSUART1_LINE_STATUS))                          & 0x00000020 ) >> 5)
#define GET_HSUART1_TSRE                                           (((REG32(ADR_HSUART1_LINE_STATUS))                          & 0x00000040 ) >> 6)
#define GET_HSUART1_ERF                                            (((REG32(ADR_HSUART1_LINE_STATUS))                          & 0x00000080 ) >> 7)
#define GET_HSUART1_DCTS                                           (((REG32(ADR_HSUART1_MODEM_STATUS))                         & 0x00000001 ) >> 0)
#define GET_HSUART1_DDSR                                           (((REG32(ADR_HSUART1_MODEM_STATUS))                         & 0x00000002 ) >> 1)
#define GET_HSUART1_TERI                                           (((REG32(ADR_HSUART1_MODEM_STATUS))                         & 0x00000004 ) >> 2)
#define GET_HSUART1_DDCD                                           (((REG32(ADR_HSUART1_MODEM_STATUS))                         & 0x00000008 ) >> 3)
#define GET_HSUART1_CTS                                            (((REG32(ADR_HSUART1_MODEM_STATUS))                         & 0x00000010 ) >> 4)
#define GET_HSUART1_DSR                                            (((REG32(ADR_HSUART1_MODEM_STATUS))                         & 0x00000020 ) >> 5)
#define GET_HSUART1_RI                                             (((REG32(ADR_HSUART1_MODEM_STATUS))                         & 0x00000040 ) >> 6)
#define GET_HSUART1_DCR                                            (((REG32(ADR_HSUART1_MODEM_STATUS))                         & 0x00000080 ) >> 7)
#define GET_HSUART1_SCR                                            (((REG32(ADR_HSUART1_SCRATCH_BOARD))                        & 0x000000ff ) >> 0)
#define GET_HSUART1_RTS_AUTO_TH_L                                  (((REG32(ADR_HSUART1_FIFO_THRESHOLD))                       & 0x0000001f ) >> 0)
#define GET_HSUART1_RTS_AUTO_TH_H                                  (((REG32(ADR_HSUART1_FIFO_THRESHOLD))                       & 0x00001f00 ) >> 8)
#define GET_HSUART1_TX_THR_L                                       (((REG32(ADR_HSUART1_FIFO_THRESHOLD))                       & 0x001f0000 ) >> 16)
#define GET_HSUART1_TX_THR_H                                       (((REG32(ADR_HSUART1_FIFO_THRESHOLD))                       & 0x1f000000 ) >> 24)
#define GET_HSUART1_IIR                                            (((REG32(ADR_HSUART1_INTERRUPT_STATUS))                     & 0x0000000f ) >> 0)
#define GET_HSUART1_RXDMA_DONE                                     (((REG32(ADR_HSUART1_INTERRUPT_STATUS))                     & 0x00000010 ) >> 4)
#define GET_HSUART1_TXDMA_DONE                                     (((REG32(ADR_HSUART1_INTERRUPT_STATUS))                     & 0x00000020 ) >> 5)
#define GET_HSUART1_IFOFOE0                                        (((REG32(ADR_HSUART1_INTERRUPT_STATUS))                     & 0x00000040 ) >> 6)
#define GET_HSUART1_IFIFOE1                                        (((REG32(ADR_HSUART1_INTERRUPT_STATUS))                     & 0x00000080 ) >> 7)
#define GET_HSUART1_DIV                                            (((REG32(ADR_HSUART1_DIV_FRAC))                             & 0x0000ffff ) >> 0)
#define GET_HSUART1_FRAC                                           (((REG32(ADR_HSUART1_DIV_FRAC))                             & 0x00ff0000 ) >> 16)
#define GET_HSUART1_INT                                            (((REG32(ADR_HSUART1_EXPANSION_INTERRUPT_STATUS))           & 0x0000ffff ) >> 0)
#define GET_HSUART1_DMA_RX_STR_ADDR                                (((REG32(ADR_HSUART1_DMA_RX_STR_ADDR))                      & 0xffffffff ) >> 0)
#define GET_HSUART1_DMA_RX_END_ADDR                                (((REG32(ADR_HSUART1_DMA_RX_END_ADDR))                      & 0xffffffff ) >> 0)
#define GET_HSUART1_DMA_RX_WPT                                     (((REG32(ADR_HSUART1_DMA_RX_WPT))                           & 0xffffffff ) >> 0)
#define GET_HSUART1_DMA_RX_RPT                                     (((REG32(ADR_HSUART1_DMA_RX_RPT))                           & 0xffffffff ) >> 0)
#define GET_HSUART1_DMA_TX_STR_ADDR                                (((REG32(ADR_HSUART1_DMA_TX_STR_ADDR))                      & 0xffffffff ) >> 0)
#define GET_HSUART1_DMA_TX_END_ADDR                                (((REG32(ADR_HSUART1_DMA_TX_END_ADDR))                      & 0xffffffff ) >> 0)
#define GET_HSUART1_DMA_TX_WPT                                     (((REG32(ADR_HSUART1_DMA_TX_WPT))                           & 0xffffffff ) >> 0)
#define GET_HSUART1_DMA_TX_RPT                                     (((REG32(ADR_HSUART1_DMA_TX_RPT))                           & 0xffffffff ) >> 0)
#define GET_RG_EN_AIN                                              (((REG32(ADR_IOTADC_CTRL_0))                                & 0x000000ff ) >> 0)
#define GET_RG_EN_SEN_EXT                                          (((REG32(ADR_IOTADC_CTRL_0))                                & 0x00000100 ) >> 8)
#define GET_RG_EN_SEN_TMP                                          (((REG32(ADR_IOTADC_CTRL_0))                                & 0x00000200 ) >> 9)
#define GET_RG_EN_SEN_VDD                                          (((REG32(ADR_IOTADC_CTRL_0))                                & 0x00000400 ) >> 10)
#define GET_RG_EN_IOTADC                                           (((REG32(ADR_IOTADC_CTRL_0))                                & 0x00000800 ) >> 11)
#define GET_RG_EN_IOTADC_CS                                        (((REG32(ADR_IOTADC_CTRL_0))                                & 0x00001000 ) >> 12)
#define GET_RG_EN_IOTADC_OPA                                       (((REG32(ADR_IOTADC_CTRL_0))                                & 0x00002000 ) >> 13)
#define GET_RG_EN_IOTADC_OPABYP                                    (((REG32(ADR_IOTADC_CTRL_0))                                & 0x00004000 ) >> 14)
#define GET_RG_EN_IOTADC_OPADIV2                                   (((REG32(ADR_IOTADC_CTRL_0))                                & 0x00008000 ) >> 15)
#define GET_RG_EN_IOTADC_VCM                                       (((REG32(ADR_IOTADC_CTRL_0))                                & 0x00010000 ) >> 16)
#define GET_RG_EN_IOTADC_VREF                                      (((REG32(ADR_IOTADC_CTRL_0))                                & 0x00020000 ) >> 17)
#define GET_RG_EN_IOTADC_VREFP_EXT                                 (((REG32(ADR_IOTADC_CTRL_0))                                & 0x00040000 ) >> 18)
#define GET_RG_EN_IOTADC_VREFP_1D8V                                (((REG32(ADR_IOTADC_CTRL_0))                                & 0x00080000 ) >> 19)
#define GET_RG_EN_IOTADC_VREFP_DRVX2                               (((REG32(ADR_IOTADC_CTRL_0))                                & 0x00100000 ) >> 20)
#define GET_RG_IOTADC_VCMP_LV                                      (((REG32(ADR_IOTADC_CTRL_1))                                & 0x0000000f ) >> 0)
#define GET_RG_IOTADC_VCMN_LV                                      (((REG32(ADR_IOTADC_CTRL_1))                                & 0x000000f0 ) >> 4)
#define GET_RG_IOTADC_VREFP_HIRLV                                  (((REG32(ADR_IOTADC_CTRL_1))                                & 0x00000f00 ) >> 8)
#define GET_RG_IOTADC_VREFP_LORLV                                  (((REG32(ADR_IOTADC_CTRL_1))                                & 0x0000f000 ) >> 12)
#define GET_RG_EN_TEST                                             (((REG32(ADR_IOTADC_CTRL_1))                                & 0x00010000 ) >> 16)
#define GET_RG_EN_TSEL                                             (((REG32(ADR_IOTADC_CTRL_1))                                & 0x00060000 ) >> 17)
#define GET_RG_IOTADC_CLK_SEL                                      (((REG32(ADR_IOTADC_CTRL_1))                                & 0x00380000 ) >> 19)
#define GET_RG_IOTADC_CLK_LS                                       (((REG32(ADR_IOTADC_CTRL_1))                                & 0x00400000 ) >> 22)
#define GET_RG_CLK32K_SEL_IOT                                      (((REG32(ADR_IOTADC_CTRL_1))                                & 0x00800000 ) >> 23)
#define GET_RG_IOTADC_CLK20M_MAN                                   (((REG32(ADR_IOTADC_CTRL_1))                                & 0x01000000 ) >> 24)
#define GET_IOTADC_AUXILIARY_CLK_FREQUENCY                         (((REG32(ADR_IOTADC_CTRL_2))                                & 0x00000003 ) >> 0)
#define GET_IOTADC_CLK_KP_INV                                      (((REG32(ADR_IOTADC_CTRL_2))                                & 0x00000004 ) >> 2)
#define GET_IOTADC_STS_DR                                          (((REG32(ADR_IOTADC_STS))                                   & 0x00000001 ) >> 0)
#define GET_IOTADC_STS_FULL                                        (((REG32(ADR_IOTADC_STS))                                   & 0x00000100 ) >> 8)
#define GET_IOTADC_STS_OE                                          (((REG32(ADR_IOTADC_STS))                                   & 0x00000200 ) >> 9)
#define GET_IOTADC_STS_PIPE                                        (((REG32(ADR_IOTADC_STS))                                   & 0x00ff0000 ) >> 16)
#define GET_IOTADC_DATA                                            (((REG32(ADR_IOTADC_DATA))                                  & 0xffffffff ) >> 0)
#define GET_IOTADC_FIFO_THD                                        (((REG32(ADR_IOTADC_FIFO_CTRL))                             & 0x00000007 ) >> 0)
#define GET_IOTADC_FIFO_RST                                        (((REG32(ADR_IOTADC_FIFO_CTRL))                             & 0x00000008 ) >> 3)
#define GET_RG_EN_IOTADC_CAL                                       (((REG32(ADR_IOTADC_CAL))                                   & 0x00000001 ) >> 0)
#define GET_RG_IOTADC_CALVHI                                       (((REG32(ADR_IOTADC_CAL))                                   & 0x00000002 ) >> 1)
#define GET_RG_IOTADC_CALVSEL                                      (((REG32(ADR_IOTADC_CAL))                                   & 0x00000004 ) >> 2)
#define GET_RG_IOTADC_DMY                                          (((REG32(ADR_IOTADC_DMY))                                   & 0x0000003f ) >> 0)
#define GET_IOTADC_CH_SEL_PIPE_0                                   (((REG32(ADR_IOTADC_CH_SEL))                                & 0x0000000f ) >> 0)
#define GET_IOTADC_CH_SEL_PIPE_1                                   (((REG32(ADR_IOTADC_CH_SEL))                                & 0x000000f0 ) >> 4)
#define GET_IOTADC_CH_SEL_PIPE_2                                   (((REG32(ADR_IOTADC_CH_SEL))                                & 0x00000f00 ) >> 8)
#define GET_IOTADC_CH_SEL_PIPE_3                                   (((REG32(ADR_IOTADC_CH_SEL))                                & 0x0000f000 ) >> 12)
#define GET_IOTADC_CH_SEL_PIPE_4                                   (((REG32(ADR_IOTADC_CH_SEL))                                & 0x000f0000 ) >> 16)
#define GET_IOTADC_CH_SEL_PIPE_5                                   (((REG32(ADR_IOTADC_CH_SEL))                                & 0x00f00000 ) >> 20)
#define GET_IOTADC_CH_SEL_PIPE_6                                   (((REG32(ADR_IOTADC_CH_SEL))                                & 0x0f000000 ) >> 24)
#define GET_IOTADC_CH_SEL_PIPE_7                                   (((REG32(ADR_IOTADC_CH_SEL))                                & 0xf0000000 ) >> 28)
#define GET_IOTADC_TRIGGER_SIGNAL_SEL_PIPE_0                       (((REG32(ADR_IOTADC_TRIGGLE_SIGNAL_SEL_0))                  & 0x0000003f ) >> 0)
#define GET_IOTADC_TRIGGER_SIGNAL_SEL_PIPE_1                       (((REG32(ADR_IOTADC_TRIGGLE_SIGNAL_SEL_0))                  & 0x00003f00 ) >> 8)
#define GET_IOTADC_TRIGGER_SIGNAL_SEL_PIPE_2                       (((REG32(ADR_IOTADC_TRIGGLE_SIGNAL_SEL_0))                  & 0x003f0000 ) >> 16)
#define GET_IOTADC_TRIGGER_SIGNAL_SEL_PIPE_3                       (((REG32(ADR_IOTADC_TRIGGLE_SIGNAL_SEL_0))                  & 0x3f000000 ) >> 24)
#define GET_IOTADC_TRIGGER_SIGNAL_SEL_PIPE_4                       (((REG32(ADR_IOTADC_TRIGGLE_SIGNAL_SEL_1))                  & 0x0000003f ) >> 0)
#define GET_IOTADC_TRIGGER_SIGNAL_SEL_PIPE_5                       (((REG32(ADR_IOTADC_TRIGGLE_SIGNAL_SEL_1))                  & 0x00003f00 ) >> 8)
#define GET_IOTADC_TRIGGER_SIGNAL_SEL_PIPE_6                       (((REG32(ADR_IOTADC_TRIGGLE_SIGNAL_SEL_1))                  & 0x003f0000 ) >> 16)
#define GET_IOTADC_TRIGGER_SIGNAL_SEL_PIPE_7                       (((REG32(ADR_IOTADC_TRIGGLE_SIGNAL_SEL_1))                  & 0x3f000000 ) >> 24)
#define GET_IOTADC_PIPE_0_LATCH                                    (((REG32(ADR_IOTADC_LATCH))                                 & 0x00000001 ) >> 0)
#define GET_IOTADC_PIPE_1_LATCH                                    (((REG32(ADR_IOTADC_LATCH))                                 & 0x00000002 ) >> 1)
#define GET_IOTADC_PIPE_2_LATCH                                    (((REG32(ADR_IOTADC_LATCH))                                 & 0x00000004 ) >> 2)
#define GET_IOTADC_PIPE_3_LATCH                                    (((REG32(ADR_IOTADC_LATCH))                                 & 0x00000008 ) >> 3)
#define GET_IOTADC_PIPE_4_LATCH                                    (((REG32(ADR_IOTADC_LATCH))                                 & 0x00000010 ) >> 4)
#define GET_IOTADC_PIPE_5_LATCH                                    (((REG32(ADR_IOTADC_LATCH))                                 & 0x00000020 ) >> 5)
#define GET_IOTADC_PIPE_6_LATCH                                    (((REG32(ADR_IOTADC_LATCH))                                 & 0x00000040 ) >> 6)
#define GET_IOTADC_PIPE_7_LATCH                                    (((REG32(ADR_IOTADC_LATCH))                                 & 0x00000080 ) >> 7)
#define GET_IOTADC_TRIGGER_EVENT_EN_PIPE_0                         (((REG32(ADR_IOTADC_TRIGGER_EVENT_EN_0))                    & 0x000000ff ) >> 0)
#define GET_IOTADC_TRIGGER_EVENT_EN_PIPE_1                         (((REG32(ADR_IOTADC_TRIGGER_EVENT_EN_0))                    & 0x00ff0000 ) >> 16)
#define GET_IOTADC_TRIGGER_EVENT_EN_PIPE_2                         (((REG32(ADR_IOTADC_TRIGGER_EVENT_EN_1))                    & 0x000000ff ) >> 0)
#define GET_IOTADC_TRIGGER_EVENT_EN_PIPE_3                         (((REG32(ADR_IOTADC_TRIGGER_EVENT_EN_1))                    & 0x00ff0000 ) >> 16)
#define GET_IOTADC_TRIGGER_EVENT_EN_PIPE_4                         (((REG32(ADR_IOTADC_TRIGGER_EVENT_EN_2))                    & 0x000000ff ) >> 0)
#define GET_IOTADC_TRIGGER_EVENT_EN_PIPE_5                         (((REG32(ADR_IOTADC_TRIGGER_EVENT_EN_2))                    & 0x00ff0000 ) >> 16)
#define GET_IOTADC_TRIGGER_EVENT_EN_PIPE_6                         (((REG32(ADR_IOTADC_TRIGGER_EVENT_EN_3))                    & 0x000000ff ) >> 0)
#define GET_IOTADC_TRIGGER_EVENT_EN_PIPE_7                         (((REG32(ADR_IOTADC_TRIGGER_EVENT_EN_3))                    & 0x00ff0000 ) >> 16)
#define GET_IOTADC_DECIMATE_ORDER_PIPE_0                           (((REG32(ADR_IOTADC_DECIMATE_0))                            & 0x00000007 ) >> 0)
#define GET_IOTADC_DECIMATE_ORDER_PIPE_1                           (((REG32(ADR_IOTADC_DECIMATE_0))                            & 0x00000700 ) >> 8)
#define GET_IOTADC_DECIMATE_ORDER_PIPE_2                           (((REG32(ADR_IOTADC_DECIMATE_0))                            & 0x00070000 ) >> 16)
#define GET_IOTADC_DECIMATE_ORDER_PIPE_3                           (((REG32(ADR_IOTADC_DECIMATE_0))                            & 0x07000000 ) >> 24)
#define GET_IOTADC_DECIMATE_ORDER_PIPE_4                           (((REG32(ADR_IOTADC_DECIMATE_1))                            & 0x00000007 ) >> 0)
#define GET_IOTADC_DECIMATE_ORDER_PIPE_5                           (((REG32(ADR_IOTADC_DECIMATE_1))                            & 0x00000700 ) >> 8)
#define GET_IOTADC_DECIMATE_ORDER_PIPE_6                           (((REG32(ADR_IOTADC_DECIMATE_1))                            & 0x00070000 ) >> 16)
#define GET_IOTADC_DECIMATE_ORDER_PIPE_7                           (((REG32(ADR_IOTADC_DECIMATE_1))                            & 0x07000000 ) >> 24)
#define GET_IOTADC_DELAY_PIPE_0                                    (((REG32(ADR_IOTADC_DELAY_0))                               & 0x00000fff ) >> 0)
#define GET_IOTADC_DELAY_PIPE_1                                    (((REG32(ADR_IOTADC_DELAY_0))                               & 0x0fff0000 ) >> 16)
#define GET_IOTADC_DELAY_PIPE_2                                    (((REG32(ADR_IOTADC_DELAY_1))                               & 0x00000fff ) >> 0)
#define GET_IOTADC_DELAY_PIPE_3                                    (((REG32(ADR_IOTADC_DELAY_1))                               & 0x0fff0000 ) >> 16)
#define GET_IOTADC_DELAY_PIPE_4                                    (((REG32(ADR_IOTADC_DELAY_2))                               & 0x00000fff ) >> 0)
#define GET_IOTADC_DELAY_PIPE_5                                    (((REG32(ADR_IOTADC_DELAY_2))                               & 0x0fff0000 ) >> 16)
#define GET_IOTADC_DELAY_PIPE_6                                    (((REG32(ADR_IOTADC_DELAY_3))                               & 0x00000fff ) >> 0)
#define GET_IOTADC_DELAY_PIPE_7                                    (((REG32(ADR_IOTADC_DELAY_3))                               & 0x0fff0000 ) >> 16)
#define GET_IOTADC_FORGET_FACTOR_PIPE_0                            (((REG32(ADR_IOTADC_FORGET_FACTOR_0))                       & 0x00000007 ) >> 0)
#define GET_IOTADC_FORGET_FACTOR_PIPE_1                            (((REG32(ADR_IOTADC_FORGET_FACTOR_0))                       & 0x00000700 ) >> 8)
#define GET_IOTADC_FORGET_FACTOR_PIPE_2                            (((REG32(ADR_IOTADC_FORGET_FACTOR_0))                       & 0x00070000 ) >> 16)
#define GET_IOTADC_FORGET_FACTOR_PIPE_3                            (((REG32(ADR_IOTADC_FORGET_FACTOR_0))                       & 0x07000000 ) >> 24)
#define GET_IOTADC_FORGET_FACTOR_PIPE_4                            (((REG32(ADR_IOTADC_FORGET_FACTOR_1))                       & 0x00000007 ) >> 0)
#define GET_IOTADC_FORGET_FACTOR_PIPE_5                            (((REG32(ADR_IOTADC_FORGET_FACTOR_1))                       & 0x00000700 ) >> 8)
#define GET_IOTADC_FORGET_FACTOR_PIPE_6                            (((REG32(ADR_IOTADC_FORGET_FACTOR_1))                       & 0x00070000 ) >> 16)
#define GET_IOTADC_FORGET_FACTOR_PIPE_7                            (((REG32(ADR_IOTADC_FORGET_FACTOR_1))                       & 0x07000000 ) >> 24)
#define GET_IOTADC_LATCH_THRESHOLD_PIPE_0                          (((REG32(ADR_IOTADC_LATCH_THRESHOLD_0))                     & 0x00000fff ) >> 0)
#define GET_IOTADC_LATCH_GEQ_PIPE_0                                (((REG32(ADR_IOTADC_LATCH_THRESHOLD_0))                     & 0x00001000 ) >> 12)
#define GET_IOTADC_LATCH_THRESHOLD_PIPE_1                          (((REG32(ADR_IOTADC_LATCH_THRESHOLD_0))                     & 0x0fff0000 ) >> 16)
#define GET_IOTADC_LATCH_GEQ_PIPE_1                                (((REG32(ADR_IOTADC_LATCH_THRESHOLD_0))                     & 0x10000000 ) >> 28)
#define GET_IOTADC_LATCH_THRESHOLD_PIPE_2                          (((REG32(ADR_IOTADC_LATCH_THRESHOLD_1))                     & 0x00000fff ) >> 0)
#define GET_IOTADC_LATCH_GEQ_PIPE_2                                (((REG32(ADR_IOTADC_LATCH_THRESHOLD_1))                     & 0x00001000 ) >> 12)
#define GET_IOTADC_LATCH_THRESHOLD_PIPE_3                          (((REG32(ADR_IOTADC_LATCH_THRESHOLD_1))                     & 0x0fff0000 ) >> 16)
#define GET_IOTADC_LATCH_GEQ_PIPE_3                                (((REG32(ADR_IOTADC_LATCH_THRESHOLD_1))                     & 0x10000000 ) >> 28)
#define GET_IOTADC_LATCH_THRESHOLD_PIPE_4                          (((REG32(ADR_IOTADC_LATCH_THRESHOLD_2))                     & 0x00000fff ) >> 0)
#define GET_IOTADC_LATCH_GEQ_PIPE_4                                (((REG32(ADR_IOTADC_LATCH_THRESHOLD_2))                     & 0x00001000 ) >> 12)
#define GET_IOTADC_LATCH_THRESHOLD_PIPE_5                          (((REG32(ADR_IOTADC_LATCH_THRESHOLD_2))                     & 0x0fff0000 ) >> 16)
#define GET_IOTADC_LATCH_GEQ_PIPE_5                                (((REG32(ADR_IOTADC_LATCH_THRESHOLD_2))                     & 0x10000000 ) >> 28)
#define GET_IOTADC_LATCH_THRESHOLD_PIPE_6                          (((REG32(ADR_IOTADC_LATCH_THRESHOLD_3))                     & 0x00000fff ) >> 0)
#define GET_IOTADC_LATCH_GEQ_PIPE_6                                (((REG32(ADR_IOTADC_LATCH_THRESHOLD_3))                     & 0x00001000 ) >> 12)
#define GET_IOTADC_LATCH_THRESHOLD_PIPE_7                          (((REG32(ADR_IOTADC_LATCH_THRESHOLD_3))                     & 0x0fff0000 ) >> 16)
#define GET_IOTADC_LATCH_GEQ_PIPE_7                                (((REG32(ADR_IOTADC_LATCH_THRESHOLD_3))                     & 0x10000000 ) >> 28)
#define GET_IOTADC_IRQ_EN_PIPE_0                                   (((REG32(ADR_IOTADC_PIPE_IRQ))                              & 0x00000001 ) >> 0)
#define GET_IOTADC_IRQ_EN_PIPE_1                                   (((REG32(ADR_IOTADC_PIPE_IRQ))                              & 0x00000002 ) >> 1)
#define GET_IOTADC_IRQ_EN_PIPE_2                                   (((REG32(ADR_IOTADC_PIPE_IRQ))                              & 0x00000004 ) >> 2)
#define GET_IOTADC_IRQ_EN_PIPE_3                                   (((REG32(ADR_IOTADC_PIPE_IRQ))                              & 0x00000008 ) >> 3)
#define GET_IOTADC_IRQ_EN_PIPE_4                                   (((REG32(ADR_IOTADC_PIPE_IRQ))                              & 0x00000010 ) >> 4)
#define GET_IOTADC_IRQ_EN_PIPE_5                                   (((REG32(ADR_IOTADC_PIPE_IRQ))                              & 0x00000020 ) >> 5)
#define GET_IOTADC_IRQ_EN_PIPE_6                                   (((REG32(ADR_IOTADC_PIPE_IRQ))                              & 0x00000040 ) >> 6)
#define GET_IOTADC_IRQ_EN_PIPE_7                                   (((REG32(ADR_IOTADC_PIPE_IRQ))                              & 0x00000080 ) >> 7)
#define GET_IOTADC_FIFO_SRC_EN_PIPE_0                              (((REG32(ADR_IOTADC_FIFO_SRC_MASK))                         & 0x00000001 ) >> 0)
#define GET_IOTADC_FIFO_SRC_EN_PIPE_1                              (((REG32(ADR_IOTADC_FIFO_SRC_MASK))                         & 0x00000002 ) >> 1)
#define GET_IOTADC_FIFO_SRC_EN_PIPE_2                              (((REG32(ADR_IOTADC_FIFO_SRC_MASK))                         & 0x00000004 ) >> 2)
#define GET_IOTADC_FIFO_SRC_EN_PIPE_3                              (((REG32(ADR_IOTADC_FIFO_SRC_MASK))                         & 0x00000008 ) >> 3)
#define GET_IOTADC_FIFO_SRC_EN_PIPE_4                              (((REG32(ADR_IOTADC_FIFO_SRC_MASK))                         & 0x00000010 ) >> 4)
#define GET_IOTADC_FIFO_SRC_EN_PIPE_5                              (((REG32(ADR_IOTADC_FIFO_SRC_MASK))                         & 0x00000020 ) >> 5)
#define GET_IOTADC_FIFO_SRC_EN_PIPE_6                              (((REG32(ADR_IOTADC_FIFO_SRC_MASK))                         & 0x00000040 ) >> 6)
#define GET_IOTADC_FIFO_SRC_EN_PIPE_7                              (((REG32(ADR_IOTADC_FIFO_SRC_MASK))                         & 0x00000080 ) >> 7)
#define GET_IOT_ADC_PIPE_0_DATA                                    (((REG32(ADR_IOTADC_LATCH_0))                               & 0x00000fff ) >> 0)
#define GET_IOT_ADC_PIPE_0_IDX                                     (((REG32(ADR_IOTADC_LATCH_0))                               & 0x0000f000 ) >> 12)
#define GET_IOT_ADC_PIPE_1_DATA                                    (((REG32(ADR_IOTADC_LATCH_1))                               & 0x00000fff ) >> 0)
#define GET_IOT_ADC_PIPE_1_IDX                                     (((REG32(ADR_IOTADC_LATCH_1))                               & 0x0000f000 ) >> 12)
#define GET_IOT_ADC_PIPE_2_DATA                                    (((REG32(ADR_IOTADC_LATCH_2))                               & 0x00000fff ) >> 0)
#define GET_IOT_ADC_PIPE_2_IDX                                     (((REG32(ADR_IOTADC_LATCH_2))                               & 0x0000f000 ) >> 12)
#define GET_IOT_ADC_PIPE_3_DATA                                    (((REG32(ADR_IOTADC_LATCH_3))                               & 0x00000fff ) >> 0)
#define GET_IOT_ADC_PIPE_3_IDX                                     (((REG32(ADR_IOTADC_LATCH_3))                               & 0x0000f000 ) >> 12)
#define GET_IOT_ADC_PIPE_4_DATA                                    (((REG32(ADR_IOTADC_LATCH_4))                               & 0x00000fff ) >> 0)
#define GET_IOT_ADC_PIPE_4_IDX                                     (((REG32(ADR_IOTADC_LATCH_4))                               & 0x0000f000 ) >> 12)
#define GET_IOT_ADC_PIPE_5_DATA                                    (((REG32(ADR_IOTADC_LATCH_5))                               & 0x00000fff ) >> 0)
#define GET_IOT_ADC_PIPE_5_IDX                                     (((REG32(ADR_IOTADC_LATCH_5))                               & 0x0000f000 ) >> 12)
#define GET_IOT_ADC_PIPE_6_DATA                                    (((REG32(ADR_IOTADC_LATCH_6))                               & 0x00000fff ) >> 0)
#define GET_IOT_ADC_PIPE_6_IDX                                     (((REG32(ADR_IOTADC_LATCH_6))                               & 0x0000f000 ) >> 12)
#define GET_IOT_ADC_PIPE_7_DATA                                    (((REG32(ADR_IOTADC_LATCH_7))                               & 0x00000fff ) >> 0)
#define GET_IOT_ADC_PIPE_7_IDX                                     (((REG32(ADR_IOTADC_LATCH_7))                               & 0x0000f000 ) >> 12)
#define GET_IOT_ADC_VDD                                            (((REG32(ADR_IOTADC_LATCH_VDD))                             & 0x00000fff ) >> 0)
#define GET_IOT_ADC_VDD_VALID                                      (((REG32(ADR_IOTADC_LATCH_VDD))                             & 0x00001000 ) >> 12)
#define GET_IOT_ADC_TMP                                            (((REG32(ADR_IOTADC_LATCH_TMP))                             & 0x00000fff ) >> 0)
#define GET_IOT_ADC_TMP_VALID                                      (((REG32(ADR_IOTADC_LATCH_TMP))                             & 0x00001000 ) >> 12)
#define GET_MANUAL_T_ADDR                                          (((REG32(ADR_MANUAL_MODE_TX_ADDR))                          & 0xffffffff ) >> 0)
#define GET_MANUAL_R_ADDR                                          (((REG32(ADR_MANUAL_MODE_RX_ADDR))                          & 0xffffffff ) >> 0)
#define GET_FLASH_FRONT_DLY                                        (((REG32(ADR_SPI_PARAM))                                    & 0x0000000f ) >> 0)
#define GET_FLASH_BACK_DLY                                         (((REG32(ADR_SPI_PARAM))                                    & 0x000000f0 ) >> 4)
#define GET_CSN_DLY                                                (((REG32(ADR_SPI_PARAM))                                    & 0x00000f00 ) >> 8)
#define GET_INDICATOR                                              (((REG32(ADR_SPI_PARAM))                                    & 0x000ff000 ) >> 12)
#define GET_DUMY_DLY                                               (((REG32(ADR_SPI_PARAM))                                    & 0x00f00000 ) >> 20)
#define GET_MEM_SEL                                                (((REG32(ADR_SPI_PARAM))                                    & 0x01000000 ) >> 24)
#define GET_SPI_BUSY                                               (((REG32(ADR_SPI_PARAM2))                                   & 0x00000001 ) >> 0)
#define GET_SPI_FLASH_MODE                                         (((REG32(ADR_SPI_PARAM2))                                   & 0x00000006 ) >> 1)
#define GET_MANUAL_MODE_BUSY                                       (((REG32(ADR_SPI_PARAM2))                                   & 0x00000008 ) >> 3)
#define GET_FLS_PREFETCH_EN                                        (((REG32(ADR_SPI_PARAM2))                                   & 0x00000010 ) >> 4)
#define GET_WRAP_EN                                                (((REG32(ADR_SPI_PARAM2))                                   & 0x00000020 ) >> 5)
#define GET_CONTINUE_R_EN                                          (((REG32(ADR_SPI_PARAM2))                                   & 0x00000040 ) >> 6)
#define GET_MANUAL_T_LEN                                           (((REG32(ADR_SPI_TX_LEN))                                   & 0x0000ffff ) >> 0)
#define GET_MANUAL_R_LEN                                           (((REG32(ADR_SPI_RX_LEN))                                   & 0x0000ffff ) >> 0)
#define GET_BIT1_WR_CMD                                            (((REG32(ADR_CMD_SET))                                      & 0x000000ff ) >> 0)
#define GET_BIT1_RD_CMD                                            (((REG32(ADR_CMD_SET))                                      & 0x0000ff00 ) >> 8)
#define GET_BIT2_RD_CMD                                            (((REG32(ADR_CMD_SET))                                      & 0x00ff0000 ) >> 16)
#define GET_BIT4_RD_CMD                                            (((REG32(ADR_CMD_SET))                                      & 0xff000000 ) >> 24)
#define GET_BIT4_WR_CMD                                            (((REG32(ADR_CMD_SET_1))                                    & 0x000000ff ) >> 0)
#define GET_FLS_CLK_IN_DLY_SEL                                     (((REG32(ADR_FLASH_IO0_DLY))                                & 0x00000007 ) >> 0)
#define GET_FLS_CLK_OUT_DLY_SEL                                    (((REG32(ADR_FLASH_IO0_DLY))                                & 0x00000070 ) >> 4)
#define GET_FLS_MOSI_IN_DLY_SEL                                    (((REG32(ADR_FLASH_IO0_DLY))                                & 0x00000700 ) >> 8)
#define GET_FLS_MOSI_OUT_DLY_SEL                                   (((REG32(ADR_FLASH_IO0_DLY))                                & 0x00007000 ) >> 12)
#define GET_FLS_MISO_IN_DLY_SEL                                    (((REG32(ADR_FLASH_IO0_DLY))                                & 0x00070000 ) >> 16)
#define GET_FLS_MISO_OUT_DLY_SEL                                   (((REG32(ADR_FLASH_IO0_DLY))                                & 0x00700000 ) >> 20)
#define GET_FLS_WP_IN_DLY_SEL                                      (((REG32(ADR_FLASH_IO0_DLY))                                & 0x07000000 ) >> 24)
#define GET_FLS_WP_OUT_DLY_SEL                                     (((REG32(ADR_FLASH_IO0_DLY))                                & 0x70000000 ) >> 28)
#define GET_FLS_NC_IN_DLY_SEL                                      (((REG32(ADR_FLASH_IO1_DLY))                                & 0x00000007 ) >> 0)
#define GET_FLS_NC_OUT_DLY_SEL                                     (((REG32(ADR_FLASH_IO1_DLY))                                & 0x00000070 ) >> 4)
#define GET_SPI_F_MISO_CLK_SEL                                     (((REG32(ADR_FLASH_IO1_DLY))                                & 0x00000100 ) >> 8)
#define GET_SPI_FEEDBACK_CLK_SEL                                   (((REG32(ADR_FLASH_IO1_DLY))                                & 0x00001000 ) >> 12)
#define GET_FLS_INS_START_ADDR                                     (((REG32(ADR_FLS_INS_SPACE_START_ADDR))                     & 0x00ffffff ) >> 0)
#define GET_FLS_INS_END_ADDR                                       (((REG32(ADR_FLS_INS_SPACE_END_ADDR))                       & 0x00ffffff ) >> 0)
#define GET_INS_BUF_CLR                                            (((REG32(ADR_BUFFER_CLEAR_ERROR_FLAG_CLEAR))                & 0x00000001 ) >> 0)
#define GET_RW_BUF_CLR                                             (((REG32(ADR_BUFFER_CLEAR_ERROR_FLAG_CLEAR))                & 0x00000002 ) >> 1)
#define GET_ERR_FLAG_CLR                                           (((REG32(ADR_BUFFER_CLEAR_ERROR_FLAG_CLEAR))                & 0x00000004 ) >> 2)
#define GET_PS_PREFETCH_EN                                         (((REG32(ADR_PSRAM_PARAM))                                  & 0x00000001 ) >> 0)
#define GET_PS_INS_START_ADDR                                      (((REG32(ADR_PSRAM_INS_SPACE_START_ADDR))                   & 0x00ffffff ) >> 0)
#define GET_PS_INS_END_ADDR                                        (((REG32(ADR_PSRAM_INS_SPACE_END_ADDR))                     & 0x00ffffff ) >> 0)
#define GET_FLASH_ADDR_OFSET                                       (((REG32(ADR_FLASH_ADDR_OFSET))                             & 0x000001ff ) >> 0)
#define GET_FLS_SW_RST                                             (((REG32(ADR_FLASH_CTRL_RST))                               & 0x00000001 ) >> 0)
#define GET_FLS_RST_CMD_EN                                         (((REG32(ADR_FLASH_RST_CMD))                                & 0x00000001 ) >> 0)
#define GET_FLS_RST_CMD                                            (((REG32(ADR_FLASH_RST_CMD))                                & 0x00000002 ) >> 1)
#define GET_MASK_TYPHOST_INT_MAP_02                                (((REG32(ADR_MASK_TYPHOST_INT_MAP_02))                      & 0xffffffff ) >> 0)
#define GET_RAW_TYPHOST_INT_MAP_02                                 (((REG32(ADR_RAW_TYPHOST_INT_MAP_02))                       & 0xffffffff ) >> 0)
#define GET_POSTMASK_TYPHOST_INT_MAP_02                            (((REG32(ADR_POSTMASK_TYPHOST_INT_MAP_02))                  & 0xffffffff ) >> 0)
#define GET_MASK_TYPHOST_INT_MAP_15                                (((REG32(ADR_MASK_TYPHOST_INT_MAP_15))                      & 0xffffffff ) >> 0)
#define GET_RAW_TYPHOST_INT_MAP_15                                 (((REG32(ADR_RAW_TYPHOST_INT_MAP_15))                       & 0xffffffff ) >> 0)
#define GET_POSTMASK_TYPHOST_INT_MAP_15                            (((REG32(ADR_POSTMASK_TYPHOST_INT_MAP_15))                  & 0xffffffff ) >> 0)
#define GET_MASK_TYPHOST_INT_MAP_31                                (((REG32(ADR_MASK_TYPHOST_INT_MAP_31))                      & 0xffffffff ) >> 0)
#define GET_RAW_TYPHOST_INT_MAP_31                                 (((REG32(ADR_RAW_TYPHOST_INT_MAP_31))                       & 0xffffffff ) >> 0)
#define GET_POSTMASK_TYPHOST_INT_MAP_31                            (((REG32(ADR_POSTMASK_TYPHOST_INT_MAP_31))                  & 0xffffffff ) >> 0)
#define GET_MASK_TYPHOST_INT_MAP                                   (((REG32(ADR_MASK_TYPHOST_INT_MAP))                         & 0xffffffff ) >> 0)
#define GET_RAW_TYPHOST_INT_MAP                                    (((REG32(ADR_RAW_TYPHOST_INT_MAP))                          & 0xffffffff ) >> 0)
#define GET_POSTMASK_TYPHOST_INT_MAP                               (((REG32(ADR_POSTMASK_TYPHOST_INT_MAP))                     & 0xffffffff ) >> 0)
#define GET_SUMMARY_TYPHOST_INT_MAP                                (((REG32(ADR_SUMMARY_TYPHOST_INT_MAP))                      & 0x00000001 ) >> 0)
#define GET_MASK_TYPMCU_INT_MAP_02                                 (((REG32(ADR_MASK_TYPMCU_INT_MAP_02))                       & 0xffffffff ) >> 0)
#define GET_RAW_TYPMCU_INT_MAP_02                                  (((REG32(ADR_RAW_TYPMCU_INT_MAP_02))                        & 0xffffffff ) >> 0)
#define GET_POSTMASK_TYPMCU_INT_MAP_02                             (((REG32(ADR_POSTMASK_TYPMCU_INT_MAP_02))                   & 0xffffffff ) >> 0)
#define GET_MASK_TYPMCU_INT_MAP_15                                 (((REG32(ADR_MASK_TYPMCU_INT_MAP_15))                       & 0xffffffff ) >> 0)
#define GET_RAW_TYPMCU_INT_MAP_15                                  (((REG32(ADR_RAW_TYPMCU_INT_MAP_15))                        & 0xffffffff ) >> 0)
#define GET_POSTMASK_TYPMCU_INT_MAP_15                             (((REG32(ADR_POSTMASK_TYPMCU_INT_MAP_15))                   & 0xffffffff ) >> 0)
#define GET_MASK_TYPMCU_INT_MAP_31                                 (((REG32(ADR_MASK_TYPMCU_INT_MAP_31))                       & 0xffffffff ) >> 0)
#define GET_RAW_TYPMCU_INT_MAP_31                                  (((REG32(ADR_RAW_TYPMCU_INT_MAP_31))                        & 0xffffffff ) >> 0)
#define GET_POSTMASK_TYPMCU_INT_MAP_31                             (((REG32(ADR_POSTMASK_TYPMCU_INT_MAP_31))                   & 0xffffffff ) >> 0)
#define GET_MASK_TYPMCU_INT_MAP                                    (((REG32(ADR_MASK_TYPMCU_INT_MAP))                          & 0xffffffff ) >> 0)
#define GET_RAW_TYPMCU_INT_MAP                                     (((REG32(ADR_RAW_TYPMCU_INT_MAP))                           & 0xffffffff ) >> 0)
#define GET_POSTMASK_TYPMCU_INT_MAP                                (((REG32(ADR_POSTMASK_TYPMCU_INT_MAP))                      & 0xffffffff ) >> 0)
#define GET_SUMMARY_TYPMCU_INT_MAP                                 (((REG32(ADR_SUMMARY_TYPMCU_INT_MAP))                       & 0x00000001 ) >> 0)
#define GET_INT_WIFI_PHY                                           (((REG32(ADR_CLR_INT_STS2))                                 & 0x00800000 ) >> 23)
#define GET_INT_UART_DBG_RX_TOUT                                   (((REG32(ADR_CLR_INT_STS2))                                 & 0x04000000 ) >> 26)
#define GET_INT_UART_DATA_RX_TOUT                                  (((REG32(ADR_CLR_INT_STS2))                                 & 0x40000000 ) >> 30)
#define GET_INT_RTC_CAL_RDY                                        (((REG32(ADR_CLR_INT_STS1))                                 & 0x00000080 ) >> 7)
#define GET_INT_ALC_TIMEOUT                                        (((REG32(ADR_CLR_INT_STS1))                                 & 0x00000100 ) >> 8)
#define GET_INT_REQ_LOCK                                           (((REG32(ADR_CLR_INT_STS1))                                 & 0x00000200 ) >> 9)
#define GET_INT_TX_LIMIT                                           (((REG32(ADR_CLR_INT_STS1))                                 & 0x00000400 ) >> 10)
#define GET_INT_ID_THOLD_RX                                        (((REG32(ADR_CLR_INT_STS1))                                 & 0x00000800 ) >> 11)
#define GET_INT_ID_THOLD_TX                                        (((REG32(ADR_CLR_INT_STS1))                                 & 0x00001000 ) >> 12)
#define GET_INT_ID_DOUBLE_RLS                                      (((REG32(ADR_CLR_INT_STS1))                                 & 0x00002000 ) >> 13)
#define GET_INT_RX_ID_LEN_THOLD                                    (((REG32(ADR_CLR_INT_STS1))                                 & 0x00004000 ) >> 14)
#define GET_INT_TX_ID_LEN_THOLD                                    (((REG32(ADR_CLR_INT_STS1))                                 & 0x00008000 ) >> 15)
#define GET_INT_ALL_ID_LEN_THOLD                                   (((REG32(ADR_CLR_INT_STS1))                                 & 0x00010000 ) >> 16)
#define GET_INT_TRASH_CAN                                          (((REG32(ADR_CLR_INT_STS1))                                 & 0x00020000 ) >> 17)
#define GET_INT_MB_LOWTHOLD                                        (((REG32(ADR_CLR_INT_STS1))                                 & 0x00040000 ) >> 18)
#define GET_INT_EDCA0_LOWTHOLD                                     (((REG32(ADR_CLR_INT_STS1))                                 & 0x00100000 ) >> 20)
#define GET_INT_EDCA1_LOWTHOLD                                     (((REG32(ADR_CLR_INT_STS1))                                 & 0x00200000 ) >> 21)
#define GET_INT_EDCA2_LOWTHOLD                                     (((REG32(ADR_CLR_INT_STS1))                                 & 0x00400000 ) >> 22)
#define GET_INT_EDCA3_LOWTHOLD                                     (((REG32(ADR_CLR_INT_STS1))                                 & 0x00800000 ) >> 23)
#define GET_PHY_LP_INTRUP                                          (((REG32(ADR_CLR_INT_STS1))                                 & 0x80000000 ) >> 31)
#define GET_INT_SDIO_WAKE                                          (((REG32(ADR_CLR_INT_STS0))                                 & 0x00000004 ) >> 2)
#define GET_INT_SPIMST0                                            (((REG32(ADR_CLR_INT_STS0))                                 & 0x00000008 ) >> 3)
#define GET_INT_FLASH_DMA_DONE                                     (((REG32(ADR_CLR_INT_STS0))                                 & 0x00000040 ) >> 6)
#define GET_INT_DMAC0_INT_COMBINED                                 (((REG32(ADR_CLR_INT_STS0))                                 & 0x00000200 ) >> 9)
#define GET_INT_DMAC1_INT_COMBINED                                 (((REG32(ADR_CLR_INT_STS0))                                 & 0x00000400 ) >> 10)
#define GET_INT_I2S                                                (((REG32(ADR_CLR_INT_STS0))                                 & 0x00010000 ) >> 16)
#define GET_INT_CPU_ALT                                            (((REG32(ADR_CLR_INT_STS0))                                 & 0x00040000 ) >> 18)
#define GET_INT_CPU                                                (((REG32(ADR_CLR_INT_STS0))                                 & 0x00080000 ) >> 19)
#define GET_INT_US_TIMER_0                                         (((REG32(ADR_CLR_INT_STS0))                                 & 0x00100000 ) >> 20)
#define GET_INT_US_TIMER_1                                         (((REG32(ADR_CLR_INT_STS0))                                 & 0x00200000 ) >> 21)
#define GET_INT_US_TIMER_2                                         (((REG32(ADR_CLR_INT_STS0))                                 & 0x00400000 ) >> 22)
#define GET_INT_US_TIMER_3                                         (((REG32(ADR_CLR_INT_STS0))                                 & 0x00800000 ) >> 23)
#define GET_INT_MS_TIMER_0                                         (((REG32(ADR_CLR_INT_STS0))                                 & 0x01000000 ) >> 24)
#define GET_INT_MS_TIMER_1                                         (((REG32(ADR_CLR_INT_STS0))                                 & 0x02000000 ) >> 25)
#define GET_INT_MS_TIMER_2                                         (((REG32(ADR_CLR_INT_STS0))                                 & 0x04000000 ) >> 26)
#define GET_INT_MS_TIMER_3                                         (((REG32(ADR_CLR_INT_STS0))                                 & 0x08000000 ) >> 27)
#define GET_INT_I2C0                                               (((REG32(ADR_CLR_INT_STS0))                                 & 0x10000000 ) >> 28)
#define GET_INT_HCI                                                (((REG32(ADR_CLR_INT_STS0))                                 & 0x20000000 ) >> 29)
#define GET_INT_CO_DMA                                             (((REG32(ADR_CLR_INT_STS0))                                 & 0x40000000 ) >> 30)
#define GET_MASK_TYPHOST_INT_MAP1                                  (((REG32(ADR_MASK_TYPHOST_INT_MAP1))                        & 0xffffffff ) >> 0)
#define GET_POSTMASK_TYPHOST_INT_MAP1                              (((REG32(ADR_POSTMASK_TYPHOST_INT_MAP1))                    & 0xffffffff ) >> 0)
#define GET_SUMMARY_TYPHOST_INT_MAP1                               (((REG32(ADR_SUMMARY_TYPHOST_INT_MAP1))                     & 0x00000001 ) >> 0)
#define GET_INT_I2C1                                               (((REG32(ADR_CLR_INT_STS3))                                 & 0x00000004 ) >> 2)
#define GET_INT_SPIMST1                                            (((REG32(ADR_CLR_INT_STS3))                                 & 0x00000008 ) >> 3)
#define GET_INT_SPIMST2                                            (((REG32(ADR_CLR_INT_STS3))                                 & 0x00000010 ) >> 4)
#define GET_INT_SPISLV0                                            (((REG32(ADR_CLR_INT_STS3))                                 & 0x00000020 ) >> 5)
#define GET_INT_SPISLV1                                            (((REG32(ADR_CLR_INT_STS3))                                 & 0x00000040 ) >> 6)
#define GET_INT_I2S1                                               (((REG32(ADR_CLR_INT_STS3))                                 & 0x00000080 ) >> 7)
#define GET_INT_UART1_DATA_RX_TOUT                                 (((REG32(ADR_CLR_INT_STS3))                                 & 0x40000000 ) >> 30)
#define GET_KEEP_SPISLV1_INT                                       (((REG32(ADR_KEEP_PERI_INTR_MODE))                          & 0x00000001 ) >> 0)
#define GET_KEEP_SPISLV0_INT                                       (((REG32(ADR_KEEP_PERI_INTR_MODE))                          & 0x00000002 ) >> 1)
#define GET_KEEP_SPIMAS2_INT                                       (((REG32(ADR_KEEP_PERI_INTR_MODE))                          & 0x00000004 ) >> 2)
#define GET_KEEP_SPIMAS1_INT                                       (((REG32(ADR_KEEP_PERI_INTR_MODE))                          & 0x00000008 ) >> 3)
#define GET_KEEP_SPIMAS0_INT                                       (((REG32(ADR_KEEP_PERI_INTR_MODE))                          & 0x00000010 ) >> 4)
#define GET_KEEP_I2C1_INT                                          (((REG32(ADR_KEEP_PERI_INTR_MODE))                          & 0x00000020 ) >> 5)
#define GET_KEEP_I2C0_INT                                          (((REG32(ADR_KEEP_PERI_INTR_MODE))                          & 0x00000040 ) >> 6)
#define GET_KEEP_I2STRX_INT                                        (((REG32(ADR_KEEP_PERI_INTR_MODE))                          & 0x00000080 ) >> 7)
#define GET_KEEP_I2STRX1_INT                                       (((REG32(ADR_KEEP_PERI_INTR_MODE))                          & 0x00000100 ) >> 8)
#define GET_KEEP_DMAC_INT                                          (((REG32(ADR_KEEP_PERI_INTR_MODE))                          & 0x40000000 ) >> 30)
#define GET_KEEP_DMAC1_INT                                         (((REG32(ADR_KEEP_PERI_INTR_MODE))                          & 0x80000000 ) >> 31)
#define GET_INT_BLE_LL_TOP0                                        (((REG32(ADR_CLR_INT_STS4))                                 & 0x00000001 ) >> 0)
#define GET_INT_BLE_LL_TOP1                                        (((REG32(ADR_CLR_INT_STS4))                                 & 0x00000002 ) >> 1)
#define GET_INT_BLE_LL_TOP2                                        (((REG32(ADR_CLR_INT_STS4))                                 & 0x00000004 ) >> 2)
#define GET_INT_BLE_LL_TOP3                                        (((REG32(ADR_CLR_INT_STS4))                                 & 0x00000008 ) >> 3)
#define GET_INT_BLE_LL_TOP4                                        (((REG32(ADR_CLR_INT_STS4))                                 & 0x00000010 ) >> 4)
#define GET_MASK_TYPMCU_INT_MAP_04                                 (((REG32(ADR_MASK_TYPMCU_INT_MAP_04))                       & 0xffffffff ) >> 0)
#define GET_RAW_TYPMCU_INT_MAP_04                                  (((REG32(ADR_RAW_TYPMCU_INT_MAP_04))                        & 0xffffffff ) >> 0)
#define GET_POSTMASK_TYPMCU_INT_MAP_04                             (((REG32(ADR_POSTMASK_TYPMCU_INT_MAP_04))                   & 0xffffffff ) >> 0)
#define GET_MASK_TYPMCU_INT_MAP_05                                 (((REG32(ADR_MASK_TYPMCU_INT_MAP_05))                       & 0xffffffff ) >> 0)
#define GET_RAW_TYPMCU_INT_MAP_05                                  (((REG32(ADR_RAW_TYPMCU_INT_MAP_05))                        & 0xffffffff ) >> 0)
#define GET_POSTMASK_TYPMCU_INT_MAP_05                             (((REG32(ADR_POSTMASK_TYPMCU_INT_MAP_05))                   & 0xffffffff ) >> 0)
#define GET_MASK_TYPMCU_INT_MAP_11                                 (((REG32(ADR_MASK_TYPMCU_INT_MAP_11))                       & 0xffffffff ) >> 0)
#define GET_RAW_TYPMCU_INT_MAP_11                                  (((REG32(ADR_RAW_TYPMCU_INT_MAP_11))                        & 0xffffffff ) >> 0)
#define GET_POSTMASK_TYPMCU_INT_MAP_11                             (((REG32(ADR_POSTMASK_TYPMCU_INT_MAP_11))                   & 0xffffffff ) >> 0)
#define GET_BLE_SW_MSG_INT                                         (((REG32(ADR_BLE_SW0))                                      & 0x00000001 ) >> 0)
#define GET_BLE_SW_EVT_INT                                         (((REG32(ADR_BLE_SW1))                                      & 0x00000001 ) >> 0)
#define GET_BLE_SW_SV_INT                                          (((REG32(ADR_BLE_SW2))                                      & 0x00000001 ) >> 0)
#define GET_MASK_TYPMCU_INT_MAP_30                                 (((REG32(ADR_MASK_TYPMCU_INT_MAP_30))                       & 0xffffffff ) >> 0)
#define GET_RAW_TYPMCU_INT_MAP_30                                  (((REG32(ADR_RAW_TYPMCU_INT_MAP_30))                        & 0xffffffff ) >> 0)
#define GET_POSTMASK_TYPMCU_INT_MAP_30                             (((REG32(ADR_POSTMASK_TYPMCU_INT_MAP_30))                   & 0xffffffff ) >> 0)
#define GET_MASK_TYPMCU_INT_MAP_30_1                               (((REG32(ADR_MASK_TYPMCU_INT_MAP_30_1))                     & 0xffffffff ) >> 0)
#define GET_RAW_TYPMCU_INT_MAP_30_1                                (((REG32(ADR_RAW_TYPMCU_INT_MAP_30_1))                      & 0xffffffff ) >> 0)
#define GET_POSTMASK_TYPMCU_INT_MAP_30_1                           (((REG32(ADR_POSTMASK_TYPMCU_INT_MAP_30_1))                 & 0xffffffff ) >> 0)
#define GET_INT_GPI_SUB_00                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_00_TO_07))                 & 0x0000000f ) >> 0)
#define GET_INT_GPI_SUB_01                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_00_TO_07))                 & 0x000000f0 ) >> 4)
#define GET_INT_GPI_SUB_02                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_00_TO_07))                 & 0x00000f00 ) >> 8)
#define GET_INT_GPI_SUB_03                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_00_TO_07))                 & 0x0000f000 ) >> 12)
#define GET_INT_GPI_SUB_04                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_00_TO_07))                 & 0x000f0000 ) >> 16)
#define GET_INT_GPI_SUB_05                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_00_TO_07))                 & 0x00f00000 ) >> 20)
#define GET_INT_GPI_SUB_06                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_00_TO_07))                 & 0x0f000000 ) >> 24)
#define GET_INT_GPI_SUB_07                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_00_TO_07))                 & 0xf0000000 ) >> 28)
#define GET_INT_GPI_SUB_08                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_08_TO_15))                 & 0x0000000f ) >> 0)
#define GET_INT_GPI_SUB_09                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_08_TO_15))                 & 0x000000f0 ) >> 4)
#define GET_INT_GPI_SUB_10                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_08_TO_15))                 & 0x00000f00 ) >> 8)
#define GET_INT_GPI_SUB_11                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_08_TO_15))                 & 0x0000f000 ) >> 12)
#define GET_INT_GPI_SUB_12                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_08_TO_15))                 & 0x000f0000 ) >> 16)
#define GET_INT_GPI_SUB_13                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_08_TO_15))                 & 0x00f00000 ) >> 20)
#define GET_INT_GPI_SUB_14                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_08_TO_15))                 & 0x0f000000 ) >> 24)
#define GET_INT_GPI_SUB_15                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_08_TO_15))                 & 0xf0000000 ) >> 28)
#define GET_INT_GPI_SUB_16                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_16_TO_23))                 & 0x0000000f ) >> 0)
#define GET_INT_GPI_SUB_17                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_16_TO_23))                 & 0x000000f0 ) >> 4)
#define GET_INT_GPI_SUB_18                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_16_TO_23))                 & 0x00000f00 ) >> 8)
#define GET_INT_GPI_SUB_19                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_16_TO_23))                 & 0x0000f000 ) >> 12)
#define GET_INT_GPI_SUB_20                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_16_TO_23))                 & 0x000f0000 ) >> 16)
#define GET_INT_GPI_SUB_21                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_16_TO_23))                 & 0x00f00000 ) >> 20)
#define GET_INT_GPI_SUB_22                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_16_TO_23))                 & 0x0f000000 ) >> 24)
#define GET_INT_GPI_SUB_23                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_16_TO_23))                 & 0xf0000000 ) >> 28)
#define GET_INT_GPI_SUB_24                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_24_TO_31))                 & 0x0000000f ) >> 0)
#define GET_INT_GPI_SUB_25                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_24_TO_31))                 & 0x000000f0 ) >> 4)
#define GET_INT_GPI_SUB_26                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_24_TO_31))                 & 0x00000f00 ) >> 8)
#define GET_INT_GPI_SUB_27                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_24_TO_31))                 & 0x0000f000 ) >> 12)
#define GET_INT_GPI_SUB_28                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_24_TO_31))                 & 0x000f0000 ) >> 16)
#define GET_INT_GPI_SUB_29                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_24_TO_31))                 & 0x00f00000 ) >> 20)
#define GET_INT_GPI_SUB_30                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_24_TO_31))                 & 0x0f000000 ) >> 24)
#define GET_INT_GPI_SUB_31                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_24_TO_31))                 & 0xf0000000 ) >> 28)
#define GET_INT_GPI_SUB_32                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_32_TO_37))                 & 0x0000000f ) >> 0)
#define GET_INT_GPI_SUB_33                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_32_TO_37))                 & 0x000000f0 ) >> 4)
#define GET_INT_GPI_SUB_34                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_32_TO_37))                 & 0x00000f00 ) >> 8)
#define GET_INT_GPI_SUB_35                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_32_TO_37))                 & 0x0000f000 ) >> 12)
#define GET_INT_GPI_SUB_36                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_32_TO_37))                 & 0x000f0000 ) >> 16)
#define GET_INT_GPI_SUB_37                                         (((REG32(ADR_GPIO_INTERRUPT_BANK_32_TO_37))                 & 0x00f00000 ) >> 20)
#define GET_INT_GPI_MODE_00                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_00_TO_07))                 & 0x00000007 ) >> 0)
#define GET_INT_GPI_MODE_01                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_00_TO_07))                 & 0x00000070 ) >> 4)
#define GET_INT_GPI_MODE_02                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_00_TO_07))                 & 0x00000700 ) >> 8)
#define GET_INT_GPI_MODE_03                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_00_TO_07))                 & 0x00007000 ) >> 12)
#define GET_INT_GPI_MODE_04                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_00_TO_07))                 & 0x00070000 ) >> 16)
#define GET_INT_GPI_MODE_05                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_00_TO_07))                 & 0x00700000 ) >> 20)
#define GET_INT_GPI_MODE_06                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_00_TO_07))                 & 0x07000000 ) >> 24)
#define GET_INT_GPI_MODE_07                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_00_TO_07))                 & 0x70000000 ) >> 28)
#define GET_INT_GPI_MODE_08                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_08_TO_15))                 & 0x00000007 ) >> 0)
#define GET_INT_GPI_MODE_09                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_08_TO_15))                 & 0x00000070 ) >> 4)
#define GET_INT_GPI_MODE_10                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_08_TO_15))                 & 0x00000700 ) >> 8)
#define GET_INT_GPI_MODE_11                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_08_TO_15))                 & 0x00007000 ) >> 12)
#define GET_INT_GPI_MODE_12                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_08_TO_15))                 & 0x00070000 ) >> 16)
#define GET_INT_GPI_MODE_13                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_08_TO_15))                 & 0x00700000 ) >> 20)
#define GET_INT_GPI_MODE_14                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_08_TO_15))                 & 0x07000000 ) >> 24)
#define GET_INT_GPI_MODE_15                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_08_TO_15))                 & 0x70000000 ) >> 28)
#define GET_INT_GPI_MODE_16                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_16_TO_23))                 & 0x00000007 ) >> 0)
#define GET_INT_GPI_MODE_17                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_16_TO_23))                 & 0x00000070 ) >> 4)
#define GET_INT_GPI_MODE_18                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_16_TO_23))                 & 0x00000700 ) >> 8)
#define GET_INT_GPI_MODE_19                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_16_TO_23))                 & 0x00007000 ) >> 12)
#define GET_INT_GPI_MODE_20                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_16_TO_23))                 & 0x00070000 ) >> 16)
#define GET_INT_GPI_MODE_21                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_16_TO_23))                 & 0x00700000 ) >> 20)
#define GET_INT_GPI_MODE_22                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_16_TO_23))                 & 0x07000000 ) >> 24)
#define GET_INT_GPI_MODE_23                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_16_TO_23))                 & 0x70000000 ) >> 28)
#define GET_INT_GPI_MODE_24                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_24_TO_31))                 & 0x00000007 ) >> 0)
#define GET_INT_GPI_MODE_25                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_24_TO_31))                 & 0x00000070 ) >> 4)
#define GET_INT_GPI_MODE_26                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_24_TO_31))                 & 0x00000700 ) >> 8)
#define GET_INT_GPI_MODE_27                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_24_TO_31))                 & 0x00007000 ) >> 12)
#define GET_INT_GPI_MODE_28                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_24_TO_31))                 & 0x00070000 ) >> 16)
#define GET_INT_GPI_MODE_29                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_24_TO_31))                 & 0x00700000 ) >> 20)
#define GET_INT_GPI_MODE_30                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_24_TO_31))                 & 0x07000000 ) >> 24)
#define GET_INT_GPI_MODE_31                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_24_TO_31))                 & 0x70000000 ) >> 28)
#define GET_INT_GPI_MODE_32                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_32_TO_37))                 & 0x00000007 ) >> 0)
#define GET_INT_GPI_MODE_33                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_32_TO_37))                 & 0x00000070 ) >> 4)
#define GET_INT_GPI_MODE_34                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_32_TO_37))                 & 0x00000700 ) >> 8)
#define GET_INT_GPI_MODE_35                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_32_TO_37))                 & 0x00007000 ) >> 12)
#define GET_INT_GPI_MODE_36                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_32_TO_37))                 & 0x00070000 ) >> 16)
#define GET_INT_GPI_MODE_37                                        (((REG32(ADR_GPIO_INTERRUPT_MODE_32_TO_37))                 & 0x00700000 ) >> 20)
#define GET_GPO_INT_POL                                            (((REG32(ADR_GPIO_INTERRUPT_POL))                           & 0x80000000 ) >> 31)
#define GET_PATCH02_EN                                             (((REG32(ADR_ROM_PATCH02_0))                                & 0x00000001 ) >> 0)
#define GET_PATCH02_ADDR                                           (((REG32(ADR_ROM_PATCH02_0))                                & 0x0003fffc ) >> 2)
#define GET_PATCH02_DATA                                           (((REG32(ADR_ROM_PATCH02_1))                                & 0xffffffff ) >> 0)
#define GET_PATCH03_EN                                             (((REG32(ADR_ROM_PATCH03_0))                                & 0x00000001 ) >> 0)
#define GET_PATCH03_ADDR                                           (((REG32(ADR_ROM_PATCH03_0))                                & 0x0003fffc ) >> 2)
#define GET_PATCH03_DATA                                           (((REG32(ADR_ROM_PATCH03_1))                                & 0xffffffff ) >> 0)
#define GET_PATCH04_EN                                             (((REG32(ADR_ROM_PATCH04_0))                                & 0x00000001 ) >> 0)
#define GET_PATCH04_ADDR                                           (((REG32(ADR_ROM_PATCH04_0))                                & 0x0003fffc ) >> 2)
#define GET_PATCH04_DATA                                           (((REG32(ADR_ROM_PATCH04_1))                                & 0xffffffff ) >> 0)
#define GET_PATCH05_EN                                             (((REG32(ADR_ROM_PATCH05_0))                                & 0x00000001 ) >> 0)
#define GET_PATCH05_ADDR                                           (((REG32(ADR_ROM_PATCH05_0))                                & 0x0003fffc ) >> 2)
#define GET_PATCH05_DATA                                           (((REG32(ADR_ROM_PATCH05_1))                                & 0xffffffff ) >> 0)
#define GET_PATCH06_EN                                             (((REG32(ADR_ROM_PATCH06_0))                                & 0x00000001 ) >> 0)
#define GET_PATCH06_ADDR                                           (((REG32(ADR_ROM_PATCH06_0))                                & 0x0003fffc ) >> 2)
#define GET_PATCH06_DATA                                           (((REG32(ADR_ROM_PATCH06_1))                                & 0xffffffff ) >> 0)
#define GET_PATCH07_EN                                             (((REG32(ADR_ROM_PATCH07_0))                                & 0x00000001 ) >> 0)
#define GET_PATCH07_ADDR                                           (((REG32(ADR_ROM_PATCH07_0))                                & 0x0003fffc ) >> 2)
#define GET_PATCH07_DATA                                           (((REG32(ADR_ROM_PATCH07_1))                                & 0xffffffff ) >> 0)
#define GET_PATCH08_EN                                             (((REG32(ADR_ROM_PATCH08_0))                                & 0x00000001 ) >> 0)
#define GET_PATCH08_ADDR                                           (((REG32(ADR_ROM_PATCH08_0))                                & 0x0003fffc ) >> 2)
#define GET_PATCH08_DATA                                           (((REG32(ADR_ROM_PATCH08_1))                                & 0xffffffff ) >> 0)
#define GET_PATCH09_EN                                             (((REG32(ADR_ROM_PATCH09_0))                                & 0x00000001 ) >> 0)
#define GET_PATCH09_ADDR                                           (((REG32(ADR_ROM_PATCH09_0))                                & 0x0003fffc ) >> 2)
#define GET_PATCH09_DATA                                           (((REG32(ADR_ROM_PATCH09_1))                                & 0xffffffff ) >> 0)
#define GET_PATCH10_EN                                             (((REG32(ADR_ROM_PATCH10_0))                                & 0x00000001 ) >> 0)
#define GET_PATCH10_ADDR                                           (((REG32(ADR_ROM_PATCH10_0))                                & 0x0003fffc ) >> 2)
#define GET_PATCH10_DATA                                           (((REG32(ADR_ROM_PATCH10_1))                                & 0xffffffff ) >> 0)
#define GET_PATCH11_EN                                             (((REG32(ADR_ROM_PATCH11_0))                                & 0x00000001 ) >> 0)
#define GET_PATCH11_ADDR                                           (((REG32(ADR_ROM_PATCH11_0))                                & 0x0003fffc ) >> 2)
#define GET_PATCH11_DATA                                           (((REG32(ADR_ROM_PATCH11_1))                                & 0xffffffff ) >> 0)
#define GET_PATCH12_EN                                             (((REG32(ADR_ROM_PATCH12_0))                                & 0x00000001 ) >> 0)
#define GET_PATCH12_ADDR                                           (((REG32(ADR_ROM_PATCH12_0))                                & 0x0003fffc ) >> 2)
#define GET_PATCH12_DATA                                           (((REG32(ADR_ROM_PATCH12_1))                                & 0xffffffff ) >> 0)
#define GET_PATCH13_EN                                             (((REG32(ADR_ROM_PATCH13_0))                                & 0x00000001 ) >> 0)
#define GET_PATCH13_ADDR                                           (((REG32(ADR_ROM_PATCH13_0))                                & 0x0003fffc ) >> 2)
#define GET_PATCH13_DATA                                           (((REG32(ADR_ROM_PATCH13_1))                                & 0xffffffff ) >> 0)
#define GET_PATCH14_EN                                             (((REG32(ADR_ROM_PATCH14_0))                                & 0x00000001 ) >> 0)
#define GET_PATCH14_ADDR                                           (((REG32(ADR_ROM_PATCH14_0))                                & 0x0003fffc ) >> 2)
#define GET_PATCH14_DATA                                           (((REG32(ADR_ROM_PATCH14_1))                                & 0xffffffff ) >> 0)
#define GET_PATCH15_EN                                             (((REG32(ADR_ROM_PATCH15_0))                                & 0x00000001 ) >> 0)
#define GET_PATCH15_ADDR                                           (((REG32(ADR_ROM_PATCH15_0))                                & 0x0003fffc ) >> 2)
#define GET_PATCH15_DATA                                           (((REG32(ADR_ROM_PATCH15_1))                                & 0xffffffff ) >> 0)
#define GET_SEL_SRAM_BIST_RESULT                                   (((REG32(ADR_MEM_BIST_CTRL))                                & 0x0000003f ) >> 0)
#define GET_MEM_BIST_RESET                                         (((REG32(ADR_MEM_BIST_CTRL))                                & 0xc0000000 ) >> 30)
#define GET_MEM_BIST_ERR_FINISH                                    (((REG32(ADR_MEM_BIST_MUX_RESULT_0))                        & 0x0000007f ) >> 0)
#define GET_SRAM_BIST_ERR_ADDR_1                                   (((REG32(ADR_MEM_BIST_MUX_RESULT_0))                        & 0xffff0000 ) >> 16)
#define GET_SRAM_BIST_ERR_ADDR_3_2                                 (((REG32(ADR_MEM_BIST_MUX_RESULT_1))                        & 0xffffffff ) >> 0)
#define GET_SRAM_BIST_FINISH_RESULT                                (((REG32(ADR_SRAM_BIST_FINISH_RESULT))                      & 0x0fffffff ) >> 0)
#define GET_SRAM_BIST_ERROR_RESULT                                 (((REG32(ADR_SRAM_BIST_ERROR_RESULT))                       & 0x0fffffff ) >> 0)
#define GET_INT_BROWNOUT_LOWBATTERY                                (((REG32(ADR_BROWNOUT_INT))                                 & 0x00000001 ) >> 0)
#define GET_LOWBATTERY_SAMPLE_MIN_COUNT                            (((REG32(ADR_BROWNOUT_SETUP))                               & 0x0000000f ) >> 0)
#define GET_I2S0_PDM_TX                                            (((REG32(ADR_I2S0_PDM_TX_CFG))                              & 0x00000001 ) >> 0)
#define GET_I2S0_RG_PDM_TX_EN                                      (((REG32(ADR_I2S0_PDM_TX_CFG))                              & 0x00000002 ) >> 1)
#define GET_I2S0_RG_PDM_TX_DAT_MSB_INV                             (((REG32(ADR_I2S0_PDM_TX_CFG))                              & 0x00000004 ) >> 2)
#define GET_I2S0_RG_PDM_TX_STEREO_EN                               (((REG32(ADR_I2S0_PDM_TX_CFG))                              & 0x00000008 ) >> 3)
#define GET_I2S0_PDM_TX_BIT_RESO                                   (((REG32(ADR_I2S0_PDM_TX_CFG))                              & 0x00000030 ) >> 4)
#define GET_I2S0_RG_PDM_TX_RESAMP_EN                               (((REG32(ADR_I2S0_PDM_TX_CFG))                              & 0x00000040 ) >> 6)
#define GET_I2S0_RG_PDM_TX_SDM_EN                                  (((REG32(ADR_I2S0_PDM_TX_CFG))                              & 0x00000080 ) >> 7)
#define GET_I2S0_PDM_TX_MONO_CTRL                                  (((REG32(ADR_I2S0_PDM_TX_CFG))                              & 0x00000300 ) >> 8)
#define GET_I2S0_RG_PDM_TX_OUT_BW                                  (((REG32(ADR_I2S0_PDM_TX_OUT_BW))                           & 0x0000001f ) >> 0)
#define GET_I2S0_RG_TX_LR_SWAP                                     (((REG32(ADR_I2S0_PDM_TX_OUT_BW))                           & 0x00000100 ) >> 8)
#define GET_I2S0_RG_TX_RESAMP_K                                    (((REG32(ADR_I2S0_PDM_TX_RESAMP_K))                         & 0x0000003f ) >> 0)
#define GET_I2S0_RG_TX_RESAMP_N                                    (((REG32(ADR_I2S0_PDM_TX_RESAMP_N))                         & 0x000007ff ) >> 0)
#define GET_I2S0_RG_TX_RESAMP_M                                    (((REG32(ADR_I2S0_PDM_TX_RESAMP_M))                         & 0x00000fff ) >> 0)
#define GET_I2S0_RG_TX_RESAMP_INV_M_MANT                           (((REG32(ADR_I2S0_PDM_TX_RESAMP_INV_M_MANT))                & 0x000007ff ) >> 0)
#define GET_I2S0_RG_TX_RESAMP_INV_M_EXP                            (((REG32(ADR_I2S0_PDM_TX_RESAMP_INV_M_EXP))                 & 0x0000000f ) >> 0)
#define GET_I2S0_RG_TX_AMP_OUT_SCALING                             (((REG32(ADR_I2S0_PDM_TX_AMP_OUT_SCALING))                  & 0x000000ff ) >> 0)
#define GET_I2S0_RG_PDM_TX_SCALING_LEAKY_FACTOR                    (((REG32(ADR_I2S0_PDM_TX_SCALING_LEAKY_FACTOR))             & 0x00000007 ) >> 0)
#define GET_I2S0_RO_PDM_TX_CNTRO                                   (((REG32(ADR_I2S0_PDM_TX_DEBUG))                            & 0xffff0000 ) >> 16)
#define GET_I2S0_PDM_RX                                            (((REG32(ADR_I2S0_PDM_RX_CFG))                              & 0x00000001 ) >> 0)
#define GET_I2S0_RG_PDM_EN                                         (((REG32(ADR_I2S0_PDM_RX_CFG))                              & 0x00000002 ) >> 1)
#define GET_I2S0_RG_PDM_LOW_POWER_MODE                             (((REG32(ADR_I2S0_PDM_RX_CFG))                              & 0x00000004 ) >> 2)
#define GET_I2S0_RG_PDM_STEREO_EN                                  (((REG32(ADR_I2S0_PDM_RX_CFG))                              & 0x00000008 ) >> 3)
#define GET_I2S0_PDM_LOOP_BACK                                     (((REG32(ADR_I2S0_PDM_RX_CFG))                              & 0x00000010 ) >> 4)
#define GET_I2S0_RG_PDM_RESAMP_EN                                  (((REG32(ADR_I2S0_PDM_RX_CFG))                              & 0x00000040 ) >> 6)
#define GET_I2S0_RG_PDM_SDM_EN                                     (((REG32(ADR_I2S0_PDM_RX_CFG))                              & 0x00000080 ) >> 7)
#define GET_I2S0_RG_RX_DATA_BIT_ALIGN                              (((REG32(ADR_I2S0_PDM_RX_CFG))                              & 0x00000100 ) >> 8)
#define GET_I2S0_PDM_RX_PHASE_CYCLE                                (((REG32(ADR_I2S0_PDM_RX_PHASE_CYCLE))                      & 0x000000ff ) >> 0)
#define GET_I2S0_RO_PDM_RX_CNTRO                                   (((REG32(ADR_I2S0_PDM_RX_DEBUG))                            & 0xffff0000 ) >> 16)
#define GET_I2S0_RG_RX_RESAMP_K                                    (((REG32(ADR_I2S0_PDM_RX_RESAMP_K))                         & 0x0000003f ) >> 0)
#define GET_I2S0_RG_RX_RESAMP_N                                    (((REG32(ADR_I2S0_PDM_RX_RESAMP_N))                         & 0x000007ff ) >> 0)
#define GET_I2S0_RG_RX_RESAMP_M                                    (((REG32(ADR_I2S0_PDM_RX_RESAMP_M))                         & 0x00000fff ) >> 0)
#define GET_I2S0_RG_RX_RESAMP_INV_M_MANT                           (((REG32(ADR_I2S0_PDM_RX_RESAMP_INV_M_MANT))                & 0x000007ff ) >> 0)
#define GET_I2S0_RG_RX_RESAMP_INV_M_EXP                            (((REG32(ADR_I2S0_PDM_RX_RESAMP_INV_M_EXP))                 & 0x0000000f ) >> 0)
#define GET_I2S0_RG_PDM_RX_FIR_LPF_DS4X_SCALE                      (((REG32(ADR_I2S0_PDM_RX_FIR_LPF_DS4X_SCALE))               & 0x000000ff ) >> 0)
#define GET_I2S1_PDM_RX                                            (((REG32(ADR_I2S1_PDM_RX_CFG))                              & 0x00000001 ) >> 0)
#define GET_I2S1_RG_PDM_EN                                         (((REG32(ADR_I2S1_PDM_RX_CFG))                              & 0x00000002 ) >> 1)
#define GET_I2S1_RG_PDM_LOW_POWER_MODE                             (((REG32(ADR_I2S1_PDM_RX_CFG))                              & 0x00000004 ) >> 2)
#define GET_I2S1_RG_PDM_STEREO_EN                                  (((REG32(ADR_I2S1_PDM_RX_CFG))                              & 0x00000008 ) >> 3)
#define GET_I2S1_RG_PDM_RESAMP_EN                                  (((REG32(ADR_I2S1_PDM_RX_CFG))                              & 0x00000040 ) >> 6)
#define GET_I2S1_RG_PDM_SDM_EN                                     (((REG32(ADR_I2S1_PDM_RX_CFG))                              & 0x00000080 ) >> 7)
#define GET_I2S1_RG_RX_DATA_BIT_ALIGN                              (((REG32(ADR_I2S1_PDM_RX_CFG))                              & 0x00000100 ) >> 8)
#define GET_I2S1_PDM_RX_PHASE_CYCLE                                (((REG32(ADR_I2S1_PDM_RX_PHASE_CYCLE))                      & 0x000000ff ) >> 0)
#define GET_I2S1_RO_PDM_RX_CNTRO                                   (((REG32(ADR_I2S1_PDM_RX_DEBUG))                            & 0xffff0000 ) >> 16)
#define GET_I2S1_RG_RX_RESAMP_K                                    (((REG32(ADR_I2S1_PDM_RX_RESAMP_K))                         & 0x0000003f ) >> 0)
#define GET_I2S1_RG_RX_RESAMP_N                                    (((REG32(ADR_I2S1_PDM_RX_RESAMP_N))                         & 0x000007ff ) >> 0)
#define GET_I2S1_RG_RX_RESAMP_M                                    (((REG32(ADR_I2S1_PDM_RX_RESAMP_M))                         & 0x00000fff ) >> 0)
#define GET_I2S1_RG_RX_RESAMP_INV_M_MANT                           (((REG32(ADR_I2S1_PDM_RX_RESAMP_INV_M_MANT))                & 0x000007ff ) >> 0)
#define GET_I2S1_RG_RX_RESAMP_INV_M_EXP                            (((REG32(ADR_I2S1_PDM_RX_RESAMP_INV_M_EXP))                 & 0x0000000f ) >> 0)
#define GET_I2S1_RG_PDM_RX_FIR_LPF_DS4X_SCALE                      (((REG32(ADR_I2S1_PDM_RX_FIR_LPF_DS4X_SCALE))               & 0x000000ff ) >> 0)
#define GET_I2S0_RG_PDM_TONE_RATE                                  (((REG32(ADR_I2S0_PDM_RX_PATH_CONTROL))                     & 0x0000ffff ) >> 0)
#define GET_I2S0_RG_PDM_TONE_GEN_EN                                (((REG32(ADR_I2S0_PDM_RX_PATH_CONTROL))                     & 0x00010000 ) >> 16)
#define GET_I2S0_RG_PDM_TONE_FS                                    (((REG32(ADR_I2S0_PDM_RX_PATH_CONTROL))                     & 0x00060000 ) >> 17)
#define GET_I2S0_RG_PDM_SAMP_PHASE_OFFSET                          (((REG32(ADR_I2S0_PDM_RX_PATH_CONTROL))                     & 0x00300000 ) >> 20)
#define GET_I2S0_RG_PDM_MONO_CONTROL                               (((REG32(ADR_I2S0_PDM_RX_PATH_CONTROL))                     & 0x03000000 ) >> 24)
#define GET_I2S0_RG_RX_RESAMPLER_PATH_SEL                          (((REG32(ADR_I2S0_PDM_RX_PATH_CONTROL))                     & 0x10000000 ) >> 28)
#define GET_I2S1_RG_PDM_TONE_RATE                                  (((REG32(ADR_I2S1_PDM_RX_PATH_CONTROL))                     & 0x0000ffff ) >> 0)
#define GET_I2S1_RG_PDM_TONE_GEN_EN                                (((REG32(ADR_I2S1_PDM_RX_PATH_CONTROL))                     & 0x00010000 ) >> 16)
#define GET_I2S1_RG_PDM_TONE_FS                                    (((REG32(ADR_I2S1_PDM_RX_PATH_CONTROL))                     & 0x00060000 ) >> 17)
#define GET_I2S1_RG_PDM_SAMP_PHASE_OFFSET                          (((REG32(ADR_I2S1_PDM_RX_PATH_CONTROL))                     & 0x00300000 ) >> 20)
#define GET_I2S1_RG_PDM_MONO_CONTROL                               (((REG32(ADR_I2S1_PDM_RX_PATH_CONTROL))                     & 0x03000000 ) >> 24)
#define GET_I2S1_RG_RX_RESAMPLER_PATH_SEL                          (((REG32(ADR_I2S1_PDM_RX_PATH_CONTROL))                     & 0x10000000 ) >> 28)
#define GET_I2S0_MASTER                                            (((REG32(ADR_I2S0MAS_CFG))                                  & 0x00000001 ) >> 0)
#define GET_I2S0_WS_DLY_1T                                         (((REG32(ADR_I2S0MAS_CFG))                                  & 0x00000002 ) >> 1)
#define GET_I2S0_MCLK_FRAC                                         (((REG32(ADR_I2S0DIV_MCLK_CFG))                             & 0x0000ffff ) >> 0)
#define GET_I2S0_MCLK_INTG                                         (((REG32(ADR_I2S0DIV_MCLK_CFG))                             & 0x03ff0000 ) >> 16)
#define GET_I2S0_BCLK_FRAC                                         (((REG32(ADR_I2S0DIV_BCLK_CFG))                             & 0x0000ffff ) >> 0)
#define GET_I2S0_BCLK_INTG                                         (((REG32(ADR_I2S0DIV_BCLK_CFG))                             & 0x003f0000 ) >> 16)
#define GET_I2S1_MASTER                                            (((REG32(ADR_I2S1MAS_CFG))                                  & 0x00000001 ) >> 0)
#define GET_I2S1_WS_DLY_1T                                         (((REG32(ADR_I2S1MAS_CFG))                                  & 0x00000002 ) >> 1)
#define GET_I2S1_MCLK_FRAC                                         (((REG32(ADR_I2S1DIV_MCLK_CFG))                             & 0x0000ffff ) >> 0)
#define GET_I2S1_MCLK_INTG                                         (((REG32(ADR_I2S1DIV_MCLK_CFG))                             & 0x03ff0000 ) >> 16)
#define GET_I2S1_BCLK_FRAC                                         (((REG32(ADR_I2S1DIV_BCLK_CFG))                             & 0x0000ffff ) >> 0)
#define GET_I2S1_BCLK_INTG                                         (((REG32(ADR_I2S1DIV_BCLK_CFG))                             & 0x003f0000 ) >> 16)
#define GET_I2S0_RG_PDM_TX_SDM_NEW_OVLD_RST_EN                     (((REG32(ADR_I2S0_PDM_TX_SDM_NEW_REG))                      & 0x40000000 ) >> 30)
#define GET_I2S0_RG_PDM_TX_SDM_NEW_SEL                             (((REG32(ADR_I2S0_PDM_TX_SDM_NEW_REG))                      & 0x80000000 ) >> 31)
#define GET_CTMR_EN                                                (((REG32(ADR_CTMR_CON))                                     & 0x000000ff ) >> 0)
#define GET_TMR_PRESCALAR                                          (((REG32(ADR_CTMR_CON))                                     & 0x00ff0000 ) >> 16)
#define GET_CTMR_SRC_0_GPI_SEL                                     (((REG32(ADR_CTMR_SRC_0))                                   & 0x0000003f ) >> 0)
#define GET_CTMR_SRC_1_GPI_SEL                                     (((REG32(ADR_CTMR_SRC_0))                                   & 0x00003f00 ) >> 8)
#define GET_CTMR_SRC_2_GPI_SEL                                     (((REG32(ADR_CTMR_SRC_0))                                   & 0x003f0000 ) >> 16)
#define GET_CTMR_SRC_3_GPI_SEL                                     (((REG32(ADR_CTMR_SRC_0))                                   & 0x3f000000 ) >> 24)
#define GET_CTMR_SRC_4_GPI_SEL                                     (((REG32(ADR_CTMR_SRC_1))                                   & 0x0000003f ) >> 0)
#define GET_CTMR_SRC_5_GPI_SEL                                     (((REG32(ADR_CTMR_SRC_1))                                   & 0x00003f00 ) >> 8)
#define GET_CTMR_SRC_6_GPI_SEL                                     (((REG32(ADR_CTMR_SRC_1))                                   & 0x003f0000 ) >> 16)
#define GET_CTMR_SRC_7_GPI_SEL                                     (((REG32(ADR_CTMR_SRC_1))                                   & 0x3f000000 ) >> 24)
#define GET_CTMR_SRC_8_GPO_SEL                                     (((REG32(ADR_CTMR_SRC_2))                                   & 0x0000003f ) >> 0)
#define GET_CTMR_SRC_9_GPO_SEL                                     (((REG32(ADR_CTMR_SRC_2))                                   & 0x00003f00 ) >> 8)
#define GET_CTMR_SRC_12_SW                                         (((REG32(ADR_CTMR_SRC_3))                                   & 0x00000001 ) >> 0)
#define GET_CTMR_SRC_13_SW                                         (((REG32(ADR_CTMR_SRC_4))                                   & 0x00000001 ) >> 0)
#define GET_CTMR_0_AS_TMR                                          (((REG32(ADR_CTMR_0_MOD))                                   & 0x00000001 ) >> 0)
#define GET_CTMR_0_SRC_EDGE_SEL                                    (((REG32(ADR_CTMR_0_MOD))                                   & 0x00000002 ) >> 1)
#define GET_CTMR_0_SRC_SEL                                         (((REG32(ADR_CTMR_0_MOD))                                   & 0x00000f00 ) >> 8)
#define GET_CTMR_0_GATE_POLICY_SRC_0_SEL                           (((REG32(ADR_CTMR_0_GATE_POLICY_SRC))                       & 0x0000000f ) >> 0)
#define GET_CTMR_0_GATE_POLICY_SRC_1_SEL                           (((REG32(ADR_CTMR_0_GATE_POLICY_SRC))                       & 0x000000f0 ) >> 4)
#define GET_CTMR_0_GATE_POLICY_SRC_2_SEL                           (((REG32(ADR_CTMR_0_GATE_POLICY_SRC))                       & 0x00000f00 ) >> 8)
#define GET_CTMR_0_GATE_POLICY_SRC_3_SEL                           (((REG32(ADR_CTMR_0_GATE_POLICY_SRC))                       & 0x0000f000 ) >> 12)
#define GET_CTMR_0_GATE_POLICY                                     (((REG32(ADR_CTMR_0_GATE_POLICY))                           & 0xffffffff ) >> 0)
#define GET_CTMR_0_GATE_SET                                        (((REG32(ADR_CTMR_0_GATE_SET))                              & 0x00000001 ) >> 0)
#define GET_CTMR_0                                                 (((REG32(ADR_CTMR_0))                                       & 0x0000ffff ) >> 0)
#define GET_CTMR_1_AS_TMR                                          (((REG32(ADR_CTMR_1_MOD))                                   & 0x00000001 ) >> 0)
#define GET_CTMR_1_SRC_EDGE_SEL                                    (((REG32(ADR_CTMR_1_MOD))                                   & 0x00000002 ) >> 1)
#define GET_CTMR_1_SRC_SEL                                         (((REG32(ADR_CTMR_1_MOD))                                   & 0x00000f00 ) >> 8)
#define GET_CTMR_1_GATE_POLICY_SRC_0_SEL                           (((REG32(ADR_CTMR_1_GATE_POLICY_SRC))                       & 0x0000000f ) >> 0)
#define GET_CTMR_1_GATE_POLICY_SRC_1_SEL                           (((REG32(ADR_CTMR_1_GATE_POLICY_SRC))                       & 0x000000f0 ) >> 4)
#define GET_CTMR_1_GATE_POLICY_SRC_2_SEL                           (((REG32(ADR_CTMR_1_GATE_POLICY_SRC))                       & 0x00000f00 ) >> 8)
#define GET_CTMR_1_GATE_POLICY_SRC_3_SEL                           (((REG32(ADR_CTMR_1_GATE_POLICY_SRC))                       & 0x0000f000 ) >> 12)
#define GET_CTMR_1_GATE_POLICY                                     (((REG32(ADR_CTMR_1_GATE_POLICY))                           & 0xffffffff ) >> 0)
#define GET_CTMR_1_GATE_SET                                        (((REG32(ADR_CTMR_1_GATE_SET))                              & 0x00000001 ) >> 0)
#define GET_CTMR_1                                                 (((REG32(ADR_CTMR_1))                                       & 0x0000ffff ) >> 0)
#define GET_CTMR_2_AS_TMR                                          (((REG32(ADR_CTMR_2_MOD))                                   & 0x00000001 ) >> 0)
#define GET_CTMR_2_SRC_EDGE_SEL                                    (((REG32(ADR_CTMR_2_MOD))                                   & 0x00000002 ) >> 1)
#define GET_CTMR_2_SRC_SEL                                         (((REG32(ADR_CTMR_2_MOD))                                   & 0x00000f00 ) >> 8)
#define GET_CTMR_2_GATE_POLICY_SRC_0_SEL                           (((REG32(ADR_CTMR_2_GATE_POLICY_SRC))                       & 0x0000000f ) >> 0)
#define GET_CTMR_2_GATE_POLICY_SRC_1_SEL                           (((REG32(ADR_CTMR_2_GATE_POLICY_SRC))                       & 0x000000f0 ) >> 4)
#define GET_CTMR_2_GATE_POLICY_SRC_2_SEL                           (((REG32(ADR_CTMR_2_GATE_POLICY_SRC))                       & 0x00000f00 ) >> 8)
#define GET_CTMR_2_GATE_POLICY_SRC_3_SEL                           (((REG32(ADR_CTMR_2_GATE_POLICY_SRC))                       & 0x0000f000 ) >> 12)
#define GET_CTMR_2_GATE_POLICY                                     (((REG32(ADR_CTMR_2_GATE_POLICY))                           & 0xffffffff ) >> 0)
#define GET_CTMR_2_GATE_SET                                        (((REG32(ADR_CTMR_2_GATE_SET))                              & 0x00000001 ) >> 0)
#define GET_CTMR_2                                                 (((REG32(ADR_CTMR_2))                                       & 0x0000ffff ) >> 0)
#define GET_CTMR_3_AS_TMR                                          (((REG32(ADR_CTMR_3_MOD))                                   & 0x00000001 ) >> 0)
#define GET_CTMR_3_SRC_EDGE_SEL                                    (((REG32(ADR_CTMR_3_MOD))                                   & 0x00000002 ) >> 1)
#define GET_CTMR_3_SRC_SEL                                         (((REG32(ADR_CTMR_3_MOD))                                   & 0x00000f00 ) >> 8)
#define GET_CTMR_3_GATE_POLICY_SRC_0_SEL                           (((REG32(ADR_CTMR_3_GATE_POLICY_SRC))                       & 0x0000000f ) >> 0)
#define GET_CTMR_3_GATE_POLICY_SRC_1_SEL                           (((REG32(ADR_CTMR_3_GATE_POLICY_SRC))                       & 0x000000f0 ) >> 4)
#define GET_CTMR_3_GATE_POLICY_SRC_2_SEL                           (((REG32(ADR_CTMR_3_GATE_POLICY_SRC))                       & 0x00000f00 ) >> 8)
#define GET_CTMR_3_GATE_POLICY_SRC_3_SEL                           (((REG32(ADR_CTMR_3_GATE_POLICY_SRC))                       & 0x0000f000 ) >> 12)
#define GET_CTMR_3_GATE_POLICY                                     (((REG32(ADR_CTMR_3_GATE_POLICY))                           & 0xffffffff ) >> 0)
#define GET_CTMR_3_GATE_SET                                        (((REG32(ADR_CTMR_3_GATE_SET))                              & 0x00000001 ) >> 0)
#define GET_CTMR_3                                                 (((REG32(ADR_CTMR_3))                                       & 0x0000ffff ) >> 0)
#define GET_CTMR_4_AS_TMR                                          (((REG32(ADR_CTMR_4_MOD))                                   & 0x00000001 ) >> 0)
#define GET_CTMR_4_SRC_EDGE_SEL                                    (((REG32(ADR_CTMR_4_MOD))                                   & 0x00000002 ) >> 1)
#define GET_CTMR_4_SRC_SEL                                         (((REG32(ADR_CTMR_4_MOD))                                   & 0x00000f00 ) >> 8)
#define GET_CTMR_4_GATE_POLICY_SRC_0_SEL                           (((REG32(ADR_CTMR_4_GATE_POLICY_SRC))                       & 0x0000000f ) >> 0)
#define GET_CTMR_4_GATE_POLICY_SRC_1_SEL                           (((REG32(ADR_CTMR_4_GATE_POLICY_SRC))                       & 0x000000f0 ) >> 4)
#define GET_CTMR_4_GATE_POLICY_SRC_2_SEL                           (((REG32(ADR_CTMR_4_GATE_POLICY_SRC))                       & 0x00000f00 ) >> 8)
#define GET_CTMR_4_GATE_POLICY_SRC_3_SEL                           (((REG32(ADR_CTMR_4_GATE_POLICY_SRC))                       & 0x0000f000 ) >> 12)
#define GET_CTMR_4_GATE_POLICY                                     (((REG32(ADR_CTMR_4_GATE_POLICY))                           & 0xffffffff ) >> 0)
#define GET_CTMR_4_GATE_SET                                        (((REG32(ADR_CTMR_4_GATE_SET))                              & 0x00000001 ) >> 0)
#define GET_CTMR_4                                                 (((REG32(ADR_CTMR_4))                                       & 0x0000ffff ) >> 0)
#define GET_CTMR_5_AS_TMR                                          (((REG32(ADR_CTMR_5_MOD))                                   & 0x00000001 ) >> 0)
#define GET_CTMR_5_SRC_EDGE_SEL                                    (((REG32(ADR_CTMR_5_MOD))                                   & 0x00000002 ) >> 1)
#define GET_CTMR_5_SRC_SEL                                         (((REG32(ADR_CTMR_5_MOD))                                   & 0x00000f00 ) >> 8)
#define GET_CTMR_5_GATE_POLICY_SRC_0_SEL                           (((REG32(ADR_CTMR_5_GATE_POLICY_SRC))                       & 0x0000000f ) >> 0)
#define GET_CTMR_5_GATE_POLICY_SRC_1_SEL                           (((REG32(ADR_CTMR_5_GATE_POLICY_SRC))                       & 0x000000f0 ) >> 4)
#define GET_CTMR_5_GATE_POLICY_SRC_2_SEL                           (((REG32(ADR_CTMR_5_GATE_POLICY_SRC))                       & 0x00000f00 ) >> 8)
#define GET_CTMR_5_GATE_POLICY_SRC_3_SEL                           (((REG32(ADR_CTMR_5_GATE_POLICY_SRC))                       & 0x0000f000 ) >> 12)
#define GET_CTMR_5_GATE_POLICY                                     (((REG32(ADR_CTMR_5_GATE_POLICY))                           & 0xffffffff ) >> 0)
#define GET_CTMR_5_GATE_SET                                        (((REG32(ADR_CTMR_5_GATE_SET))                              & 0x00000001 ) >> 0)
#define GET_CTMR_5                                                 (((REG32(ADR_CTMR_5))                                       & 0x0000ffff ) >> 0)
#define GET_CTMR_6_AS_TMR                                          (((REG32(ADR_CTMR_6_MOD))                                   & 0x00000001 ) >> 0)
#define GET_CTMR_6_SRC_EDGE_SEL                                    (((REG32(ADR_CTMR_6_MOD))                                   & 0x00000002 ) >> 1)
#define GET_CTMR_6_SRC_SEL                                         (((REG32(ADR_CTMR_6_MOD))                                   & 0x00000f00 ) >> 8)
#define GET_CTMR_6_GATE_POLICY_SRC_0_SEL                           (((REG32(ADR_CTMR_6_GATE_POLICY_SRC))                       & 0x0000000f ) >> 0)
#define GET_CTMR_6_GATE_POLICY_SRC_1_SEL                           (((REG32(ADR_CTMR_6_GATE_POLICY_SRC))                       & 0x000000f0 ) >> 4)
#define GET_CTMR_6_GATE_POLICY_SRC_2_SEL                           (((REG32(ADR_CTMR_6_GATE_POLICY_SRC))                       & 0x00000f00 ) >> 8)
#define GET_CTMR_6_GATE_POLICY_SRC_3_SEL                           (((REG32(ADR_CTMR_6_GATE_POLICY_SRC))                       & 0x0000f000 ) >> 12)
#define GET_CTMR_6_GATE_POLICY                                     (((REG32(ADR_CTMR_6_GATE_POLICY))                           & 0xffffffff ) >> 0)
#define GET_CTMR_6_GATE_SET                                        (((REG32(ADR_CTMR_6_GATE_SET))                              & 0x00000001 ) >> 0)
#define GET_CTMR_6                                                 (((REG32(ADR_CTMR_6))                                       & 0x0000ffff ) >> 0)
#define GET_CTMR_7_AS_TMR                                          (((REG32(ADR_CTMR_7_MOD))                                   & 0x00000001 ) >> 0)
#define GET_CTMR_7_SRC_EDGE_SEL                                    (((REG32(ADR_CTMR_7_MOD))                                   & 0x00000002 ) >> 1)
#define GET_CTMR_7_SRC_SEL                                         (((REG32(ADR_CTMR_7_MOD))                                   & 0x00000f00 ) >> 8)
#define GET_CTMR_7_GATE_POLICY_SRC_0_SEL                           (((REG32(ADR_CTMR_7_GATE_POLICY_SRC))                       & 0x0000000f ) >> 0)
#define GET_CTMR_7_GATE_POLICY_SRC_1_SEL                           (((REG32(ADR_CTMR_7_GATE_POLICY_SRC))                       & 0x000000f0 ) >> 4)
#define GET_CTMR_7_GATE_POLICY_SRC_2_SEL                           (((REG32(ADR_CTMR_7_GATE_POLICY_SRC))                       & 0x00000f00 ) >> 8)
#define GET_CTMR_7_GATE_POLICY_SRC_3_SEL                           (((REG32(ADR_CTMR_7_GATE_POLICY_SRC))                       & 0x0000f000 ) >> 12)
#define GET_CTMR_7_GATE_POLICY                                     (((REG32(ADR_CTMR_7_GATE_POLICY))                           & 0xffffffff ) >> 0)
#define GET_CTMR_7_GATE_SET                                        (((REG32(ADR_CTMR_7_GATE_SET))                              & 0x00000001 ) >> 0)
#define GET_CTMR_7                                                 (((REG32(ADR_CTMR_7))                                       & 0x0000ffff ) >> 0)
#define GET_CTMR_IRQ                                               (((REG32(ADR_CTMR_IRQ))                                     & 0x000000ff ) >> 0)
#define GET_TX_ON_DEMAND_ENA                                       (((REG32(ADR_CONTROL))                                      & 0x00000002 ) >> 1)
#define GET_RX_2_HOST                                              (((REG32(ADR_CONTROL))                                      & 0x00000004 ) >> 2)
#define GET_AUTO_SEQNO                                             (((REG32(ADR_CONTROL))                                      & 0x00000008 ) >> 3)
#define GET_BYPASS_TX_PARSER_ENCAP                                 (((REG32(ADR_CONTROL))                                      & 0x00000010 ) >> 4)
#define GET_HDR_STRIP                                              (((REG32(ADR_CONTROL))                                      & 0x00000020 ) >> 5)
#define GET_ERP_PROTECT                                            (((REG32(ADR_CONTROL))                                      & 0x000000c0 ) >> 6)
#define GET_PRO_VER                                                (((REG32(ADR_CONTROL))                                      & 0x00000300 ) >> 8)
#define GET_TXQ_ID0                                                (((REG32(ADR_CONTROL))                                      & 0x00007000 ) >> 12)
#define GET_TXQ_ID1                                                (((REG32(ADR_CONTROL))                                      & 0x00070000 ) >> 16)
#define GET_TX_ETHER_TRAP_EN                                       (((REG32(ADR_CONTROL))                                      & 0x00100000 ) >> 20)
#define GET_RX_ETHER_TRAP_EN                                       (((REG32(ADR_CONTROL))                                      & 0x00200000 ) >> 21)
#define GET_RX_NULL_TRAP_EN                                        (((REG32(ADR_CONTROL))                                      & 0x00400000 ) >> 22)
#define GET_TRX_DEBUG_CNT_ENA                                      (((REG32(ADR_CONTROL))                                      & 0x10000000 ) >> 28)
#define GET_HCI_TX_AGG_EN                                          (((REG32(ADR_HCI_TRX_MODE))                                 & 0x00000001 ) >> 0)
#define GET_HCI_RX_EN                                              (((REG32(ADR_HCI_TRX_MODE))                                 & 0x00000002 ) >> 1)
#define GET_HCI_RX_FORM_1                                          (((REG32(ADR_HCI_TRX_MODE))                                 & 0x40000000 ) >> 30)
#define GET_HCI_RX_FORM_0                                          (((REG32(ADR_HCI_TRX_MODE))                                 & 0x80000000 ) >> 31)
#define GET_TX_FLOW_CTRL                                           (((REG32(ADR_TX_FLOW_0))                                    & 0x0000ffff ) >> 0)
#define GET_TX_FLOW_MGMT                                           (((REG32(ADR_TX_FLOW_0))                                    & 0xffff0000 ) >> 16)
#define GET_TX_FLOW_DATA                                           (((REG32(ADR_TX_FLOW_1))                                    & 0xffffffff ) >> 0)
#define GET_SD_RX_LEN                                              (((REG32(ADR_REMAINING_RX_PACKET_LENGTH))                   & 0x0000ffff ) >> 0)
#define GET_RX_ACCU_LEN                                            (((REG32(ADR_RX_PACKET_LENGTH_STATUS))                      & 0x0000ffff ) >> 0)
#define GET_HCI_RX_LEN                                             (((REG32(ADR_RX_PACKET_LENGTH_STATUS))                      & 0xffff0000 ) >> 16)
#define GET_DOT11RTSTHRESHOLD                                      (((REG32(ADR_THRESHOLD))                                    & 0xffff0000 ) >> 16)
#define GET_TX_ERR_RECOVER                                         (((REG32(ADR_TX_ERROR_RECEOVERY))                           & 0x00000001 ) >> 0)
#define GET_TX_ERR_FIRST_4B_EN                                     (((REG32(ADR_TX_ERROR_RECEOVERY))                           & 0x00000002 ) >> 1)
#define GET_RX_INT_TIMEOUT                                         (((REG32(ADR_TX_ERROR_RECEOVERY))                           & 0xffff0000 ) >> 16)
#define GET_TXF_ID                                                 (((REG32(ADR_TXFID_INCREASE))                               & 0x0000003f ) >> 0)
#define GET_SEQ_CTRL                                               (((REG32(ADR_GLOBAL_SEQUENCE))                              & 0x0000ffff ) >> 0)
#define GET_DBG_ADDR_EN                                            (((REG32(ADR_HCI_REG_0X2C))                                 & 0x00000001 ) >> 0)
#define GET_DBG_ADDR_FENCE                                         (((REG32(ADR_HCI_REG_0X2C))                                 & 0x0000ff00 ) >> 8)
#define GET_TX_PBOFFSET                                            (((REG32(ADR_HCI_TX_RX_INFO_SIZE))                          & 0x000000ff ) >> 0)
#define GET_TX_INFO_SIZE                                           (((REG32(ADR_HCI_TX_RX_INFO_SIZE))                          & 0x0000ff00 ) >> 8)
#define GET_RX_INFO_SIZE                                           (((REG32(ADR_HCI_TX_RX_INFO_SIZE))                          & 0x00ff0000 ) >> 16)
#define GET_RX_LAST_PHY_SIZE                                       (((REG32(ADR_HCI_TX_RX_INFO_SIZE))                          & 0xff000000 ) >> 24)
#define GET_TX_INFO_CLEAR_SIZE                                     (((REG32(ADR_HCI_TX_INFO_CLEAR))                            & 0x0000003f ) >> 0)
#define GET_TX_INFO_CLEAR_ENABLE                                   (((REG32(ADR_HCI_TX_INFO_CLEAR))                            & 0x00000100 ) >> 8)
#define GET_RX_PER_RD_LEN                                          (((REG32(ADR_HCI_TO_PKTBUF_SETTING))                        & 0x0000003f ) >> 0)
#define GET_MANUAL_HCI_ALLOC_EN                                    (((REG32(ADR_HCI_MANUAL_ALLOC))                             & 0x00000001 ) >> 0)
#define GET_MANUAL_HCI_ALLOC_SIZE                                  (((REG32(ADR_HCI_MANUAL_ALLOC_ACTION))                      & 0x0000ffff ) >> 0)
#define GET_MANUAL_ALLOC_ID                                        (((REG32(ADR_HCI_MANUAL_ALLOC_STATUS))                      & 0x0000007f ) >> 0)
#define GET_HAS_MANUAL_BUF                                         (((REG32(ADR_HCI_MANUAL_ALLOC_STATUS))                      & 0x00000080 ) >> 7)
#define GET_DOUBLE_ALLOC_ERR                                       (((REG32(ADR_HCI_MANUAL_ALLOC_STATUS))                      & 0x00000100 ) >> 8)
#define GET_NO_ALLOC_ERR                                           (((REG32(ADR_HCI_MANUAL_ALLOC_STATUS))                      & 0x00000200 ) >> 9)
#define GET_TXTRAP_ETHTYPE1                                        (((REG32(ADR_TX_ETHER_TYPE_1))                              & 0x0000ffff ) >> 0)
#define GET_TXTRAP_ETHTYPE0                                        (((REG32(ADR_TX_ETHER_TYPE_1))                              & 0xffff0000 ) >> 16)
#define GET_RXTRAP_ETHTYPE1                                        (((REG32(ADR_RX_ETHER_TYPE_1))                              & 0x0000ffff ) >> 0)
#define GET_RXTRAP_ETHTYPE0                                        (((REG32(ADR_RX_ETHER_TYPE_1))                              & 0xffff0000 ) >> 16)
#define GET_TX_PKT_SEND_LEN                                        (((REG32(ADR_TX_PACKET_LENGTH))                             & 0x0000ffff ) >> 0)
#define GET_TX_SDIO_PKT_LEN                                        (((REG32(ADR_TX_PACKET_LENGTH))                             & 0xffff0000 ) >> 16)
#define GET_TX_PKT_SEND_ID                                         (((REG32(ADR_TX_PACKET_ID))                                 & 0x0000007f ) >> 0)
#define GET_HCI_PENDING_RX_MPDU_CNT                                (((REG32(ADR_RX_RESCUE_HELPER))                             & 0x0000001f ) >> 0)
#define GET_HCI_RX_HALT                                            (((REG32(ADR_RX_RESCUE_HELPER))                             & 0x00000100 ) >> 8)
#define GET_HIF_LOOP_BACK                                          (((REG32(ADR_RX_RESCUE_HELPER))                             & 0x00000200 ) >> 9)
#define GET_HCI_RX_MPDU_DEQUE                                      (((REG32(ADR_RX_RESCUE_HELPER))                             & 0x80000000 ) >> 31)
#define GET_HCI_BULK_IN_HOST_SIZE                                  (((REG32(ADR_HCI_FORCE_PRE_BULK_IN))                        & 0x0001ffff ) >> 0)
#define GET_HCI_BULK_IN_TIME_OUT                                   (((REG32(ADR_HCI_BULK_IN_TIME_OUT_VALUE))                   & 0xffffffff ) >> 0)
#define GET_HCI_MONITOR_REG0                                       (((REG32(ADR_HCI_STATE_DEBUG_MODE_0))                       & 0xffffffff ) >> 0)
#define GET_HCI_MONITOR_REG2                                       (((REG32(ADR_HCI_STATE_DEBUG_MODE_2))                       & 0xffffffff ) >> 0)
#define GET_HCI_MONITOR_REG3                                       (((REG32(ADR_HCI_STATE_DEBUG_MODE_3))                       & 0xffffffff ) >> 0)
#define GET_HCI_MONITOR_REG4                                       (((REG32(ADR_HCI_STATE_DEBUG_MODE_4))                       & 0xffffffff ) >> 0)
#define GET_HCI_MONITOR_REG5                                       (((REG32(ADR_HCI_STATE_DEBUG_MODE_5))                       & 0xffffffff ) >> 0)
#define GET_SDIO_TX_INVALID_CNT                                    (((REG32(ADR_HCI_STATE_DEBUG_MODE_6))                       & 0xffffffff ) >> 0)
#define GET_HCI_MB_MAX_CNT                                         (((REG32(ADR_HCI_STATE_DEBUG_MODE_7))                       & 0x000000ff ) >> 0)
#define GET_HCI_PROC_CNT                                           (((REG32(ADR_HCI_STATE_DEBUG_MODE_7))                       & 0x0000ff00 ) >> 8)
#define GET_SDIO_TRANS_CNT                                         (((REG32(ADR_HCI_STATE_DEBUG_MODE_7))                       & 0x00ff0000 ) >> 16)
#define GET_TX_ON_DEMAND_LENGTH                                    (((REG32(ADR_HCI_TX_ON_DEMAND_LENGTH))                      & 0xffffffff ) >> 0)
#define GET_HCI_TX_ALLOC_CNT                                       (((REG32(ADR_HCI_TX_ALLOC_SUCCESS_COUNT))                   & 0xffffffff ) >> 0)
#define GET_HCI_TX_ALLOC_TIME                                      (((REG32(ADR_HCI_TX_ALLOC_SPENDING_TIME))                   & 0xffffffff ) >> 0)
#define GET_RX_PKT_TRAP_COUNTER                                    (((REG32(ADR_RX_TRAP_COUNT))                                & 0xffffffff ) >> 0)
#define GET_TX_PKT_TRAP_COUNTER                                    (((REG32(ADR_TX_TRAP_COUNT))                                & 0xffffffff ) >> 0)
#define GET_RX_PKT_DROP_COUNTER                                    (((REG32(ADR_RX_DROP_COUNT))                                & 0xffffffff ) >> 0)
#define GET_TX_PKT_DROP_COUNTER                                    (((REG32(ADR_TX_DROP_COUNT))                                & 0xffffffff ) >> 0)
#define GET_HOST_EVENT_COUNTER                                     (((REG32(ADR_RX_HOST_EVENT_COUNT))                          & 0xffffffff ) >> 0)
#define GET_HOST_CMD_COUNTER                                       (((REG32(ADR_TX_HOST_COMMAND_COUNT))                        & 0xffffffff ) >> 0)
#define GET_RX_PKT_COUNTER                                         (((REG32(ADR_RX_PACKET_COUNTER))                            & 0xffffffff ) >> 0)
#define GET_TX_PKT_COUNTER                                         (((REG32(ADR_TX_PACKET_COUNTER))                            & 0xffffffff ) >> 0)
#define GET_HOST_RX_FAIL_COUNTER                                   (((REG32(ADR_SDIO_RX_FAIL_COUNT))                           & 0xffffffff ) >> 0)
#define GET_HOST_TX_FAIL_COUNTER                                   (((REG32(ADR_SDIO_TX_FAIL_COUNT))                           & 0xffffffff ) >> 0)
#define GET_CORRECT_RATE_REP_LEN                                   (((REG32(ADR_CORRECT_RATE_REPORT_LENGTH))                   & 0x00000001 ) >> 0)
#define GET_TX_PKT_SEND_TO_RX                                      (((REG32(ADR_TX_PACKET_SEND_TO_RX_DIRECTLY))                & 0x00000001 ) >> 0)
#define GET_PEERPS_REJECT_ENABLE                                   (((REG32(ADR_POWER_SAVING_PEER_REJECT_FUNCTION))            & 0x00000001 ) >> 0)
#define GET_TRANS_FULL_PKT_AMPDU1P2                                (((REG32(ADR_POWER_SAVING_PEER_REJECT_FUNCTION))            & 0x00000010 ) >> 4)
#define GET_TX_RX_TRAP_HW_ID_SELECT_ENABLE                         (((REG32(ADR_TX_RX_TRAP_HW_ID_SELECTION_FUNCTION))          & 0x00000001 ) >> 0)
#define GET_TX_TRAP_HW_ID                                          (((REG32(ADR_TX_RX_TRAP_HW_ID_SELECTION_FUNCTION))          & 0x000000f0 ) >> 4)
#define GET_RX_TRAP_HW_ID                                          (((REG32(ADR_TX_RX_TRAP_HW_ID_SELECTION_FUNCTION))          & 0x00000f00 ) >> 8)
#define GET_RX_DEBUG_HCI_EXP_0                                     (((REG32(ADR_RX_HCI_EXP_0_CTRL))                            & 0x00000001 ) >> 0)
#define GET_RX_DEBUG_HCI_EXP_0_RND_MODE                            (((REG32(ADR_RX_HCI_EXP_0_CTRL))                            & 0x00000030 ) >> 4)
#define GET_RX_DEBUG_HCI_EXP_0_LENGHT_LIMIT_MIN                    (((REG32(ADR_RX_HCI_EXP_0_LEN))                             & 0x0000ffff ) >> 0)
#define GET_RX_DEBUG_HCI_EXP_0_LENGHT_LIMIT_MAX                    (((REG32(ADR_RX_HCI_EXP_0_LEN))                             & 0xffff0000 ) >> 16)
#define GET_RX_AGG_CNT                                             (((REG32(ADR_FORCE_RX_AGGREGATION_MODE))                    & 0x0000000f ) >> 0)
#define GET_RX_AGG_METHOD_3                                        (((REG32(ADR_FORCE_RX_AGGREGATION_MODE))                    & 0x00000080 ) >> 7)
#define GET_RX_AGG_TIMER_RELOAD_VALUE                              (((REG32(ADR_FORCE_RX_AGGREGATION_MODE))                    & 0xffff0000 ) >> 16)
#define GET_BYPASS_REASONCODE_EN                                   (((REG32(ADR_BYPASS_REASONCODE_EN))                         & 0x00000001 ) >> 0)
#define GET_CO_REG_LAGACY                                          (((REG32(ADR_CO_REG_LAGACY))                                & 0x00000001 ) >> 0)
#define GET_EFS_TSUP_PD_PS                                         (((REG32(ADR_EFUSE_TIME_SET1))                              & 0x000000ff ) >> 0)
#define GET_EFS_TSUP_PS                                            (((REG32(ADR_EFUSE_TIME_SET1))                              & 0x00000f00 ) >> 8)
#define GET_EFS_TSUP_PS_CS                                         (((REG32(ADR_EFUSE_TIME_SET1))                              & 0x0000f000 ) >> 12)
#define GET_EFS_TSUP_CS                                            (((REG32(ADR_EFUSE_TIME_SET1))                              & 0x00070000 ) >> 16)
#define GET_EFS_TSUP_PG                                            (((REG32(ADR_EFUSE_TIME_SET1))                              & 0x00700000 ) >> 20)
#define GET_EFS_TSUP_A                                             (((REG32(ADR_EFUSE_TIME_SET1))                              & 0x07000000 ) >> 24)
#define GET_EFS_THP_A                                              (((REG32(ADR_EFUSE_TIME_SET1))                              & 0x70000000 ) >> 28)
#define GET_EFS_TPGM                                               (((REG32(ADR_EFUSE_TIME_SET2))                              & 0x000007ff ) >> 0)
#define GET_EFS_THP_PG                                             (((REG32(ADR_EFUSE_TIME_SET2))                              & 0x00007000 ) >> 12)
#define GET_EFS_THP_CS                                             (((REG32(ADR_EFUSE_TIME_SET2))                              & 0x00070000 ) >> 16)
#define GET_EFS_THP_PS_CS                                          (((REG32(ADR_EFUSE_TIME_SET2))                              & 0x00f00000 ) >> 20)
#define GET_EFS_TRD                                                (((REG32(ADR_EFS_TIME_SET3))                                & 0x0000003f ) >> 0)
#define GET_EFS_TSUR_A                                             (((REG32(ADR_EFS_TIME_SET3))                                & 0x00000700 ) >> 8)
#define GET_EFS_THR_A                                              (((REG32(ADR_EFS_TIME_SET3))                                & 0x00007000 ) >> 12)
#define GET_EFS_TSUR_LD                                            (((REG32(ADR_EFS_TIME_SET3))                                & 0x00070000 ) >> 16)
#define GET_EFS_THR_LD                                             (((REG32(ADR_EFS_TIME_SET3))                                & 0x00700000 ) >> 20)
#define GET_EFS_PD_MODE                                            (((REG32(ADR_EFUSE_MODE_KICK))                              & 0x00000001 ) >> 0)
#define GET_EFS_EXIT_PD_MODE                                       (((REG32(ADR_EFUSE_MODE_KICK))                              & 0x00000010 ) >> 4)
#define GET_EFS_STANDBY_MODE                                       (((REG32(ADR_EFUSE_MODE_KICK))                              & 0x00000100 ) >> 8)
#define GET_EFS_COLDBOOT_MODE                                      (((REG32(ADR_EFUSE_MODE_KICK))                              & 0x00000400 ) >> 10)
#define GET_EFS_APGM_MODE                                          (((REG32(ADR_EFUSE_MODE_KICK))                              & 0x00001000 ) >> 12)
#define GET_EFS_ARD_MODE                                           (((REG32(ADR_EFUSE_MODE_KICK))                              & 0x00010000 ) >> 16)
#define GET_EFS_RPGM_MODE                                          (((REG32(ADR_EFUSE_MODE_KICK))                              & 0x00100000 ) >> 20)
#define GET_EFS_RRD_MODE                                           (((REG32(ADR_EFUSE_MODE_KICK))                              & 0x01000000 ) >> 24)
#define GET_EFS_MR_RD_EN                                           (((REG32(ADR_EFUSE_MODE_SET))                               & 0x00000001 ) >> 0)
#define GET_EFS_ACCESS_SEL                                         (((REG32(ADR_EFUSE_MODE_SET))                               & 0x00000010 ) >> 4)
#define GET_EFS_ARD_FLAG                                           (((REG32(ADR_EFUSE_STATUS))                                 & 0x00000001 ) >> 0)
#define GET_EFS_PGM_STATE                                          (((REG32(ADR_EFUSE_STATUS))                                 & 0x00003f00 ) >> 8)
#define GET_EFS_RD_STATE                                           (((REG32(ADR_EFUSE_STATUS))                                 & 0x003f0000 ) >> 16)
#define GET_EFS_CTRL_STATE                                         (((REG32(ADR_EFUSE_STATUS))                                 & 0x3f000000 ) >> 24)
#define GET_EFS_PROG_DONE                                          (((REG32(ADR_EFUSE_STATUS2))                                & 0x00000001 ) >> 0)
#define GET_EFS_RD_BUF_DAT_RDY                                     (((REG32(ADR_EFUSE_STATUS3))                                & 0x00000001 ) >> 0)
#define GET_EFS_RIR_RD_BUF_0                                       (((REG32(ADR_EFS_RF_BUF0))                                  & 0xffffffff ) >> 0)
#define GET_EFS_RIR_RD_BUF_1                                       (((REG32(ADR_EFS_RF_BUF1))                                  & 0xffffffff ) >> 0)
#define GET_EFS_RF_RIR                                             (((REG32(ADR_EFS_RF_REG))                                   & 0x0000000f ) >> 0)
#define GET_EFS_RIR_RD_FLAG                                        (((REG32(ADR_EFS_RF_REG))                                   & 0x00000010 ) >> 4)
#define GET_EFS_WORD_0                                             (((REG32(ADR_EFUSE_WDATA_0_0))                              & 0xffffffff ) >> 0)
#define GET_EFS_WORD_1                                             (((REG32(ADR_EFUSE_WDATA_0_1))                              & 0xffffffff ) >> 0)
#define GET_EFS_RD_BUF_0                                           (((REG32(ADR_EFUSE_RDATA_BUF))                              & 0xffffffff ) >> 0)
#define GET_MRX_MCAST_TB0_31_0                                     (((REG32(ADR_MRX_MCAST_TB0_0))                              & 0xffffffff ) >> 0)
#define GET_MRX_MCAST_TB0_47_32                                    (((REG32(ADR_MRX_MCAST_TB0_1))                              & 0x0000ffff ) >> 0)
#define GET_MRX_MCAST_MASK0_31_0                                   (((REG32(ADR_MRX_MCAST_MK0_0))                              & 0xffffffff ) >> 0)
#define GET_MRX_MCAST_MASK0_47_32                                  (((REG32(ADR_MRX_MCAST_MK0_1))                              & 0x0000ffff ) >> 0)
#define GET_MRX_MCAST_CTRL_0                                       (((REG32(ADR_MRX_MCAST_CTRL0))                              & 0x00000003 ) >> 0)
#define GET_MRX_MCAST_TB1_31_0                                     (((REG32(ADR_MRX_MCAST_TB1_0))                              & 0xffffffff ) >> 0)
#define GET_MRX_MCAST_TB1_47_32                                    (((REG32(ADR_MRX_MCAST_TB1_1))                              & 0x0000ffff ) >> 0)
#define GET_MRX_MCAST_MASK1_31_0                                   (((REG32(ADR_MRX_MCAST_MK1_0))                              & 0xffffffff ) >> 0)
#define GET_MRX_MCAST_MASK1_47_32                                  (((REG32(ADR_MRX_MCAST_MK1_1))                              & 0x0000ffff ) >> 0)
#define GET_MRX_MCAST_CTRL_1                                       (((REG32(ADR_MRX_MCAST_CTRL1))                              & 0x00000003 ) >> 0)
#define GET_MRX_MCAST_TB2_31_0                                     (((REG32(ADR_MRX_MCAST_TB2_0))                              & 0xffffffff ) >> 0)
#define GET_MRX_MCAST_TB2_47_32                                    (((REG32(ADR_MRX_MCAST_TB2_1))                              & 0x0000ffff ) >> 0)
#define GET_MRX_MCAST_MASK2_31_0                                   (((REG32(ADR_MRX_MCAST_MK2_0))                              & 0xffffffff ) >> 0)
#define GET_MRX_MCAST_MASK2_47_32                                  (((REG32(ADR_MRX_MCAST_MK2_1))                              & 0x0000ffff ) >> 0)
#define GET_MRX_MCAST_CTRL_2                                       (((REG32(ADR_MRX_MCAST_CTRL2))                              & 0x00000003 ) >> 0)
#define GET_MRX_MCAST_TB3_31_0                                     (((REG32(ADR_MRX_MCAST_TB3_0))                              & 0xffffffff ) >> 0)
#define GET_MRX_MCAST_TB3_47_32                                    (((REG32(ADR_MRX_MCAST_TB3_1))                              & 0x0000ffff ) >> 0)
#define GET_MRX_MCAST_MASK3_31_0                                   (((REG32(ADR_MRX_MCAST_MK3_0))                              & 0xffffffff ) >> 0)
#define GET_MRX_MCAST_MASK3_47_32                                  (((REG32(ADR_MRX_MCAST_MK3_1))                              & 0x0000ffff ) >> 0)
#define GET_MRX_MCAST_CTRL_3                                       (((REG32(ADR_MRX_MCAST_CTRL3))                              & 0x00000003 ) >> 0)
#define GET_MRX_PHY_INFO                                           (((REG32(ADR_MRX_PHY_INFO))                                 & 0xffffffff ) >> 0)
#define GET_DBG_BA_TYPE                                            (((REG32(ADR_MRX_BA_DBG))                                   & 0x0000003f ) >> 0)
#define GET_DBG_BA_SEQ                                             (((REG32(ADR_MRX_BA_DBG))                                   & 0x000fff00 ) >> 8)
#define GET_MRX_FLT_TB0                                            (((REG32(ADR_MRX_FLT_TB0))                                  & 0x00007fff ) >> 0)
#define GET_MRX_FLT_TB1                                            (((REG32(ADR_MRX_FLT_TB1))                                  & 0x00007fff ) >> 0)
#define GET_MRX_FLT_TB2                                            (((REG32(ADR_MRX_FLT_TB2))                                  & 0x00007fff ) >> 0)
#define GET_MRX_FLT_TB3                                            (((REG32(ADR_MRX_FLT_TB3))                                  & 0x00007fff ) >> 0)
#define GET_MRX_FLT_TB4                                            (((REG32(ADR_MRX_FLT_TB4))                                  & 0x00007fff ) >> 0)
#define GET_MRX_FLT_TB5                                            (((REG32(ADR_MRX_FLT_TB5))                                  & 0x00007fff ) >> 0)
#define GET_MRX_FLT_TB6                                            (((REG32(ADR_MRX_FLT_TB6))                                  & 0x00007fff ) >> 0)
#define GET_MRX_FLT_TB7                                            (((REG32(ADR_MRX_FLT_TB7))                                  & 0x00007fff ) >> 0)
#define GET_MRX_FLT_TB8                                            (((REG32(ADR_MRX_FLT_TB8))                                  & 0x00007fff ) >> 0)
#define GET_MRX_FLT_TB9                                            (((REG32(ADR_MRX_FLT_TB9))                                  & 0x00007fff ) >> 0)
#define GET_MRX_FLT_TB10                                           (((REG32(ADR_MRX_FLT_TB10))                                 & 0x00007fff ) >> 0)
#define GET_MRX_FLT_TB11                                           (((REG32(ADR_MRX_FLT_TB11))                                 & 0x00007fff ) >> 0)
#define GET_MRX_FLT_TB12                                           (((REG32(ADR_MRX_FLT_TB12))                                 & 0x00007fff ) >> 0)
#define GET_MRX_FLT_TB13                                           (((REG32(ADR_MRX_FLT_TB13))                                 & 0x00007fff ) >> 0)
#define GET_MRX_FLT_TB14                                           (((REG32(ADR_MRX_FLT_TB14))                                 & 0x00007fff ) >> 0)
#define GET_MRX_FLT_TB15                                           (((REG32(ADR_MRX_FLT_TB15))                                 & 0x00007fff ) >> 0)
#define GET_MRX_FLT_EN0                                            (((REG32(ADR_MRX_FLT_EN0))                                  & 0x0000ffff ) >> 0)
#define GET_MRX_FLT_EN1                                            (((REG32(ADR_MRX_FLT_EN1))                                  & 0x0000ffff ) >> 0)
#define GET_MRX_FLT_EN2                                            (((REG32(ADR_MRX_FLT_EN2))                                  & 0x0000ffff ) >> 0)
#define GET_MRX_FLT_EN3                                            (((REG32(ADR_MRX_FLT_EN3))                                  & 0x0000ffff ) >> 0)
#define GET_MRX_FLT_EN4                                            (((REG32(ADR_MRX_FLT_EN4))                                  & 0x0000ffff ) >> 0)
#define GET_MRX_FLT_EN5                                            (((REG32(ADR_MRX_FLT_EN5))                                  & 0x0000ffff ) >> 0)
#define GET_MRX_FLT_EN6                                            (((REG32(ADR_MRX_FLT_EN6))                                  & 0x0000ffff ) >> 0)
#define GET_MRX_FLT_EN7                                            (((REG32(ADR_MRX_FLT_EN7))                                  & 0x0000ffff ) >> 0)
#define GET_MRX_FLT_EN8                                            (((REG32(ADR_MRX_FLT_EN8))                                  & 0x0000ffff ) >> 0)
#define GET_MRX_LEN_FLT                                            (((REG32(ADR_MRX_LEN_FLT))                                  & 0x0000ffff ) >> 0)
#define GET_RX_FLOW_DATA                                           (((REG32(ADR_RX_FLOW_DATA))                                 & 0xffffffff ) >> 0)
#define GET_RX_FLOW_MNG                                            (((REG32(ADR_RX_FLOW_MNG))                                  & 0x0000ffff ) >> 0)
#define GET_RX_FLOW_CTRL                                           (((REG32(ADR_RX_FLOW_CTRL))                                 & 0x0000ffff ) >> 0)
#define GET_MRX_STP_EN                                             (((REG32(ADR_RX_TIME_STAMP_CFG))                            & 0x00000001 ) >> 0)
#define GET_MRX_STP_OFST                                           (((REG32(ADR_RX_TIME_STAMP_CFG))                            & 0x0000ff00 ) >> 8)
#define GET_DBG_FF_FULL                                            (((REG32(ADR_DBG_FF_FULL))                                  & 0x0000ffff ) >> 0)
#define GET_DBG_FF_FULL_CLR                                        (((REG32(ADR_DBG_FF_FULL))                                  & 0x80000000 ) >> 31)
#define GET_DBG_WFF_FULL                                           (((REG32(ADR_DBG_WFF_FULL))                                 & 0x0000ffff ) >> 0)
#define GET_DBG_WFF_FULL_CLR                                       (((REG32(ADR_DBG_WFF_FULL))                                 & 0x80000000 ) >> 31)
#define GET_DBG_MB_FULL                                            (((REG32(ADR_DBG_MB_FULL))                                  & 0x0000ffff ) >> 0)
#define GET_DBG_MB_FULL_CLR                                        (((REG32(ADR_DBG_MB_FULL))                                  & 0x80000000 ) >> 31)
#define GET_BA_CTRL                                                (((REG32(ADR_BA_CTRL))                                      & 0x00000003 ) >> 0)
#define GET_BA_DBG_EN                                              (((REG32(ADR_BA_CTRL))                                      & 0x00000004 ) >> 2)
#define GET_BA_AGRE_EN                                             (((REG32(ADR_BA_CTRL))                                      & 0x00000008 ) >> 3)
#define GET_RXDESC_TIMESTAMP_EN                                    (((REG32(ADR_BA_CTRL))                                      & 0x00000010 ) >> 4)
#define GET_BA_TA_31_0                                             (((REG32(ADR_BA_TA_0))                                      & 0xffffffff ) >> 0)
#define GET_BA_TA_47_32                                            (((REG32(ADR_BA_TA_1))                                      & 0x0000ffff ) >> 0)
#define GET_BA_TID                                                 (((REG32(ADR_BA_TID))                                       & 0x0000000f ) >> 0)
#define GET_BA_ST_SEQ                                              (((REG32(ADR_BA_ST_SEQ))                                    & 0x00000fff ) >> 0)
#define GET_BA_SB0                                                 (((REG32(ADR_BA_SB0))                                       & 0xffffffff ) >> 0)
#define GET_BA_SB1                                                 (((REG32(ADR_BA_SB1))                                       & 0xffffffff ) >> 0)
#define GET_MRX_WD                                                 (((REG32(ADR_MRX_WATCH_DOG))                                & 0x0001ffff ) >> 0)
#define GET_ACK_GEN_EN                                             (((REG32(ADR_ACK_GEN_EN))                                   & 0x00000001 ) >> 0)
#define GET_BA_GEN_EN                                              (((REG32(ADR_ACK_GEN_EN))                                   & 0x00000002 ) >> 1)
#define GET_ACK_GEN_DUR                                            (((REG32(ADR_ACK_GEN_PARA))                                 & 0x0000ffff ) >> 0)
#define GET_ACK_GEN_INFO                                           (((REG32(ADR_ACK_GEN_PARA))                                 & 0x00ff0000 ) >> 16)
#define GET_ACK_GEN_RA_31_0                                        (((REG32(ADR_ACK_GEN_RA_0))                                 & 0xffffffff ) >> 0)
#define GET_ACK_GEN_RA_47_32                                       (((REG32(ADR_ACK_GEN_RA_1))                                 & 0x0000ffff ) >> 0)
#define GET_MIB_LEN_FAIL                                           (((REG32(ADR_MIB_LEN_FAIL))                                 & 0x0000ffff ) >> 0)
#define GET_TRAP_HW_ID                                             (((REG32(ADR_TRAP_HW_ID))                                   & 0x0000000f ) >> 0)
#define GET_ID_IN_USE                                              (((REG32(ADR_ID_IN_USE))                                    & 0x000000ff ) >> 0)
#define GET_MRX_ERR                                                (((REG32(ADR_MRX_ERR))                                      & 0xffffffff ) >> 0)
#define GET_DESC_PACKET_LENGTH                                     (((REG32(ADR_DESC_PACKET_LENGTH))                           & 0x0000ffff ) >> 0)
#define GET_DESC_RATE                                              (((REG32(ADR_DESC_RATE))                                    & 0x000000ff ) >> 0)
#define GET_DESC_L_RATE                                            (((REG32(ADR_DESC_RATE))                                    & 0x00000700 ) >> 8)
#define GET_DESC_L_LENGTH                                          (((REG32(ADR_DESC_L_LENGTH))                                & 0x00000fff ) >> 0)
#define GET_RATE_MASK_SAMPLE                                       (((REG32(ADR_DESC_DBG))                                     & 0x000000ff ) >> 0)
#define GET_RATE_VALE_SAMPLE                                       (((REG32(ADR_DESC_DBG))                                     & 0x0000ff00 ) >> 8)
#define GET_DESC_SAMPLED                                           (((REG32(ADR_DESC_DBG))                                     & 0x00010000 ) >> 16)
#define GET_DESC_SAMPLE_CLEAR                                      (((REG32(ADR_DESC_DBG))                                     & 0x00020000 ) >> 17)
#define GET_RO_PKT_REAL_TIME                                       (((REG32(ADR_RO_PKT_REAL_TIME))                             & 0x007fffff ) >> 0)
#define GET_RO_PKT_HDR_SUBTYPE                                     (((REG32(ADR_RO_WIFI_HDR))                                  & 0x0000000f ) >> 0)
#define GET_RO_PKT_HDR_TYPE                                        (((REG32(ADR_RO_WIFI_HDR))                                  & 0x00000030 ) >> 4)
#define GET_RO_RXEND_TO_TX_GAP_CNT                                 (((REG32(ADR_RO_RXEND_TO_TX_GAP))                           & 0x0000ffff ) >> 0)
#define GET_RO_SAMPLED_RX_IFS_DELTA_US                             (((REG32(ADR_RO_SAMPLED_RX_IFS_DELTA_US))                   & 0x0000001f ) >> 0)
#define GET_GRP_WSID                                               (((REG32(ADR_GROUP_WSID))                                   & 0x0000000f ) >> 0)
#define GET_ADDR1A_SEL                                             (((REG32(ADR_HDR_ADDR_SEL))                                 & 0x00000003 ) >> 0)
#define GET_ADDR2A_SEL                                             (((REG32(ADR_HDR_ADDR_SEL))                                 & 0x0000000c ) >> 2)
#define GET_ADDR3A_SEL                                             (((REG32(ADR_HDR_ADDR_SEL))                                 & 0x00000030 ) >> 4)
#define GET_ADDR1B_SEL                                             (((REG32(ADR_HDR_ADDR_SEL))                                 & 0x000000c0 ) >> 6)
#define GET_ADDR2B_SEL                                             (((REG32(ADR_HDR_ADDR_SEL))                                 & 0x00000300 ) >> 8)
#define GET_ADDR3B_SEL                                             (((REG32(ADR_HDR_ADDR_SEL))                                 & 0x00000c00 ) >> 10)
#define GET_ADDR3C_SEL                                             (((REG32(ADR_HDR_ADDR_SEL))                                 & 0x00003000 ) >> 12)
#define GET_FRM_CTRL                                               (((REG32(ADR_FRAME_TYPE_CNTR_SET))                          & 0x0000003f ) >> 0)
#define GET_SCOREBOAD_SIZE                                         (((REG32(ADR_AMPDU_SCOREBOAD_SIZE))                         & 0x0000007f ) >> 0)
#define GET_MASK_ABNORMAL_CRC                                      (((REG32(ADR_CHANNEL))                                      & 0x00000001 ) >> 0)
#define GET_PS_EN                                                  (((REG32(ADR_CHANNEL))                                      & 0x00000002 ) >> 1)
#define GET_MULTI_AMPDU_W_EN                                       (((REG32(ADR_CHANNEL))                                      & 0x00000004 ) >> 2)
#define GET_BEACON_EARLY_TERMINATE_DROP_EN                         (((REG32(ADR_CHANNEL))                                      & 0x00000008 ) >> 3)
#define GET_BA_H_QUEUE_EN                                          (((REG32(ADR_HIGH_PRIORITY_FRM_HW_ID))                      & 0x00000001 ) >> 0)
#define GET_EOSP_H_QUEUE_EN                                        (((REG32(ADR_HIGH_PRIORITY_FRM_HW_ID))                      & 0x00000002 ) >> 1)
#define GET_EOSP_HW_ID                                             (((REG32(ADR_HIGH_PRIORITY_FRM_HW_ID))                      & 0x0000003c ) >> 2)
#define GET_BA_HW_ID                                               (((REG32(ADR_HIGH_PRIORITY_FRM_HW_ID))                      & 0x000003c0 ) >> 6)
#define GET_IDX_EXTEND                                             (((REG32(ADR_DUAL_IDX_EXTEND))                              & 0x00000001 ) >> 0)
#define GET_MRX_FLT_EN9                                            (((REG32(ADR_MRX_FLT_EN9))                                  & 0x0000ffff ) >> 0)
#define GET_MRX_FLT_EN10                                           (((REG32(ADR_MRX_FLT_EN10))                                 & 0x0000ffff ) >> 0)
#define GET_MAC_ROLE0_VALID                                        (((REG32(ADR_MAC_ROLE_VLD_FLG))                             & 0x00000001 ) >> 0)
#define GET_MAC_ROLE1_VALID                                        (((REG32(ADR_MAC_ROLE_VLD_FLG))                             & 0x00000002 ) >> 1)
#define GET_RO_PPDU_RX_DESC_WORD0                                  (((REG32(ADR_PPDU_RX_PHY_INFO_W0))                          & 0xffffffff ) >> 0)
#define GET_RO_PPDU_RX_DESC_WORD1                                  (((REG32(ADR_PPDU_RX_PHY_INFO_W1))                          & 0xffffffff ) >> 0)
#define GET_RO_PPDU_RX_DESC_WORD2                                  (((REG32(ADR_PPDU_RX_PHY_INFO_W2))                          & 0xffffffff ) >> 0)
#define GET_RO_APU2MRX_FRAME_LENGTH                                (((REG32(ADR_APU2MRX_FRAME_LEN))                            & 0x0000ffff ) >> 0)
#define GET_PPDU_RX_LEN_FLT                                        (((REG32(ADR_PPDU_RX_LEN_FLT))                              & 0x0000ffff ) >> 0)
#define GET_PPDU_RX_AMPDU_SIG                                      (((REG32(ADR_PPDU_RX_AMPDU_SIG))                            & 0x000000ff ) >> 0)
#define GET_APU_ALWAYS_RINC_IGNORE_LOCAL_WFF_FULL                  (((REG32(ADR_MRX_DEAGG_CFG))                                & 0x00000001 ) >> 0)
#define GET_MRX_WR_PHY_DES_EN                                      (((REG32(ADR_MRX_WR_PHY_DES))                               & 0x00000001 ) >> 0)
#define GET_CSR_PHY_INFO                                           (((REG32(ADR_PHY_INFO))                                     & 0x00007fff ) >> 0)
#define GET_AMPDU_SIG                                              (((REG32(ADR_AMPDU_SIG))                                    & 0x000000ff ) >> 0)
#define GET_MIB_AMPDU                                              (((REG32(ADR_MIB_AMPDU))                                    & 0xffffffff ) >> 0)
#define GET_LEN_FLT                                                (((REG32(ADR_LEN_FLT))                                      & 0x0000ffff ) >> 0)
#define GET_MIB_DELIMITER                                          (((REG32(ADR_MIB_DELIMITER))                                & 0x0000ffff ) >> 0)
#define GET_MTX_INT_Q0_Q_EMPTY                                     (((REG32(ADR_MTX_INT_STS))                                  & 0x00010000 ) >> 16)
#define GET_MTX_INT_Q0_TXOP_RUNOUT                                 (((REG32(ADR_MTX_INT_STS))                                  & 0x00020000 ) >> 17)
#define GET_MTX_INT_Q1_Q_EMPTY                                     (((REG32(ADR_MTX_INT_STS))                                  & 0x00040000 ) >> 18)
#define GET_MTX_INT_Q1_TXOP_RUNOUT                                 (((REG32(ADR_MTX_INT_STS))                                  & 0x00080000 ) >> 19)
#define GET_MTX_INT_Q2_Q_EMPTY                                     (((REG32(ADR_MTX_INT_STS))                                  & 0x00100000 ) >> 20)
#define GET_MTX_INT_Q2_TXOP_RUNOUT                                 (((REG32(ADR_MTX_INT_STS))                                  & 0x00200000 ) >> 21)
#define GET_MTX_INT_Q3_Q_EMPTY                                     (((REG32(ADR_MTX_INT_STS))                                  & 0x00400000 ) >> 22)
#define GET_MTX_INT_Q3_TXOP_RUNOUT                                 (((REG32(ADR_MTX_INT_STS))                                  & 0x00800000 ) >> 23)
#define GET_MTX_INT_Q4_Q_EMPTY                                     (((REG32(ADR_MTX_INT_STS))                                  & 0x01000000 ) >> 24)
#define GET_MTX_INT_Q4_TXOP_RUNOUT                                 (((REG32(ADR_MTX_INT_STS))                                  & 0x02000000 ) >> 25)
#define GET_MTX_INT_Q5_Q_EMPTY                                     (((REG32(ADR_MTX_INT_STS))                                  & 0x04000000 ) >> 26)
#define GET_MTX_INT_Q5_TXOP_RUNOUT                                 (((REG32(ADR_MTX_INT_STS))                                  & 0x08000000 ) >> 27)
#define GET_MTX_EN_INT_Q0_Q_EMPTY                                  (((REG32(ADR_MTX_INT_EN))                                   & 0x00010000 ) >> 16)
#define GET_MTX_EN_INT_Q0_TXOP_RUNOUT                              (((REG32(ADR_MTX_INT_EN))                                   & 0x00020000 ) >> 17)
#define GET_MTX_EN_INT_Q1_Q_EMPTY                                  (((REG32(ADR_MTX_INT_EN))                                   & 0x00040000 ) >> 18)
#define GET_MTX_EN_INT_Q1_TXOP_RUNOUT                              (((REG32(ADR_MTX_INT_EN))                                   & 0x00080000 ) >> 19)
#define GET_MTX_EN_INT_Q2_Q_EMPTY                                  (((REG32(ADR_MTX_INT_EN))                                   & 0x00100000 ) >> 20)
#define GET_MTX_EN_INT_Q2_TXOP_RUNOUT                              (((REG32(ADR_MTX_INT_EN))                                   & 0x00200000 ) >> 21)
#define GET_MTX_EN_INT_Q3_Q_EMPTY                                  (((REG32(ADR_MTX_INT_EN))                                   & 0x00400000 ) >> 22)
#define GET_MTX_EN_INT_Q3_TXOP_RUNOUT                              (((REG32(ADR_MTX_INT_EN))                                   & 0x00800000 ) >> 23)
#define GET_MTX_EN_INT_Q4_Q_EMPTY                                  (((REG32(ADR_MTX_INT_EN))                                   & 0x01000000 ) >> 24)
#define GET_MTX_EN_INT_Q4_TXOP_RUNOUT                              (((REG32(ADR_MTX_INT_EN))                                   & 0x02000000 ) >> 25)
#define GET_MTX_EN_INT_Q5_Q_EMPTY                                  (((REG32(ADR_MTX_INT_EN))                                   & 0x04000000 ) >> 26)
#define GET_MTX_EN_INT_Q5_TXOP_RUNOUT                              (((REG32(ADR_MTX_INT_EN))                                   & 0x08000000 ) >> 27)
#define GET_MTX_MTX2PHY_SLOW                                       (((REG32(ADR_MTX_MISC_EN))                                  & 0x00000001 ) >> 0)
#define GET_MTX_M2M_SLOW_PRD                                       (((REG32(ADR_MTX_MISC_EN))                                  & 0x0000000e ) >> 1)
#define GET_MACTX_OPT_DONTFILL_RETRY_FOR_AMPDU                     (((REG32(ADR_MTX_MISC_EN))                                  & 0x00000010 ) >> 4)
#define GET_MTX_AMPDU_CRC8_AUTO                                    (((REG32(ADR_MTX_MISC_EN))                                  & 0x00000020 ) >> 5)
#define GET_MTX_BLOCKTX_IGNORE_BT_BUSY                             (((REG32(ADR_MTX_MISC_EN))                                  & 0x00000040 ) >> 6)
#define GET_MTX_RAW_DATA_MODE                                      (((REG32(ADR_MTX_MISC_EN))                                  & 0x00000080 ) >> 7)
#define GET_FIX_BA_RA_ERROR                                        (((REG32(ADR_MTX_MISC_EN))                                  & 0x00000100 ) >> 8)
#define GET_MTX_BLOCKTX_IGNORE_TOMAC_TX_IP                         (((REG32(ADR_MTX_MISC_EN))                                  & 0x00000800 ) >> 11)
#define GET_MTX_BLOCKTX_IGNORE_TOMAC_RX_EN                         (((REG32(ADR_MTX_MISC_EN))                                  & 0x00001000 ) >> 12)
#define GET_MTX_BLOCKTX_IGNORE_TOMAC_CCA_CS                        (((REG32(ADR_MTX_MISC_EN))                                  & 0x00002000 ) >> 13)
#define GET_MTX_BLOCKTX_IGNORE_TOMAC_CCA_ED_SECONDARY              (((REG32(ADR_MTX_MISC_EN))                                  & 0x00004000 ) >> 14)
#define GET_MTX_BLOCKTX_IGNORE_TOMAC_CCA_ED_PRIMARY                (((REG32(ADR_MTX_MISC_EN))                                  & 0x00008000 ) >> 15)
#define GET_MTX_HALT_Q_MB                                          (((REG32(ADR_MTX_MISC_EN))                                  & 0x007f0000 ) >> 16)
#define GET_MTX_IGNORE_PHYRX_IFS_DELTATIME                         (((REG32(ADR_MTX_MISC_EN))                                  & 0x01000000 ) >> 24)
#define GET_MTX_SELFSTA_PS                                         (((REG32(ADR_MTX_MISC_EN))                                  & 0x02000000 ) >> 25)
#define GET_MTX_BTCX_PS_ON_TX                                      (((REG32(ADR_MTX_MISC_EN))                                  & 0x0c000000 ) >> 26)
#define GET_NO_PKT_BUF_REDUCTION                                   (((REG32(ADR_MTX_TX_REPORT_OPTION))                         & 0x00000001 ) >> 0)
#define GET_NO_REDUCE_TXALLFAIL_PKT                                (((REG32(ADR_MTX_TX_REPORT_OPTION))                         & 0x00000004 ) >> 2)
#define GET_NO_REDUCE_PKT_PEERPS_MPDU                              (((REG32(ADR_MTX_TX_REPORT_OPTION))                         & 0x00000010 ) >> 4)
#define GET_NO_REDUCE_PKT_PEERPS_AMPDUV1P2                         (((REG32(ADR_MTX_TX_REPORT_OPTION))                         & 0x00000040 ) >> 6)
#define GET_NO_REDUCE_PKT_PEERPS_AMPDUV1P3                         (((REG32(ADR_MTX_TX_REPORT_OPTION))                         & 0x00000080 ) >> 7)
#define GET_RO_PTC_SCHEDULE                                        (((REG32(ADR_MTX_STATUS0))                                  & 0x0000000f ) >> 0)
#define GET_RO_FSM_MTXPTC                                          (((REG32(ADR_MTX_STATUS0))                                  & 0x00000070 ) >> 4)
#define GET_RO_ACT_MASK_6_0                                        (((REG32(ADR_MTX_STATUS0))                                  & 0x00007f00 ) >> 8)
#define GET_RO_CAND_MASK_6_0                                       (((REG32(ADR_MTX_STATUS0))                                  & 0x007f0000 ) >> 16)
#define GET_RO_WAIT_RESPONSE_PHASE                                 (((REG32(ADR_MTX_STATUS0))                                  & 0x03000000 ) >> 24)
#define GET_RO_FSM_MTXHALT                                         (((REG32(ADR_MTX_STATUS0))                                  & 0x30000000 ) >> 28)
#define GET_RO_FSM_MTXDMA                                          (((REG32(ADR_MTX_STATUS4))                                  & 0x00000007 ) >> 0)
#define GET_RO_FSM_MTXPHYTX                                        (((REG32(ADR_MTX_STATUS4))                                  & 0x00000070 ) >> 4)
#define GET_RO_MTXDMA_CMD                                          (((REG32(ADR_MTX_STATUS4))                                  & 0x00007f00 ) >> 8)
#define GET_RO_TXOP_INTERVAL                                       (((REG32(ADR_MTX_STATUS4))                                  & 0xffff0000 ) >> 16)
#define GET_MTX_HALT_MODE0                                         (((REG32(ADR_MTX_HALT_OPTION))                              & 0x00000001 ) >> 0)
#define GET_BLOCK_BCN0_TXQ                                         (((REG32(ADR_MTX_HALT_OPTION))                              & 0x00000100 ) >> 8)
#define GET_BLOCK_BCN1_TXQ                                         (((REG32(ADR_MTX_HALT_OPTION))                              & 0x00000200 ) >> 9)
#define GET_BLOCK_BTCTS_TXQ                                        (((REG32(ADR_MTX_HALT_OPTION))                              & 0x00000400 ) >> 10)
#define GET_BLOCK_TXQ                                              (((REG32(ADR_MTX_HALT_OPTION))                              & 0x007f0000 ) >> 16)
#define GET_MTX_HALT_IGNORE_TXREQ_EN                               (((REG32(ADR_MTX_HALT_OPTION))                              & 0x01000000 ) >> 24)
#define GET_MTX_HALT_IGNORE_RXREQ_EN                               (((REG32(ADR_MTX_HALT_OPTION))                              & 0x02000000 ) >> 25)
#define GET_BLOCK_EXT_TXQ                                          (((REG32(ADR_MTX_HALT_OPTION))                              & 0x1c000000 ) >> 26)
#define GET_DBG_PHYTX_PROCEED                                      (((REG32(ADR_MTX_PHYTX_DBG1))                               & 0x00000001 ) >> 0)
#define GET_MTX_MIB_CNT0_FRAME                                     (((REG32(ADR_MTX_MIB_WSID0))                                & 0x000003ff ) >> 0)
#define GET_MTX_MIB_CNT0_ATTEMPT                                   (((REG32(ADR_MTX_MIB_WSID0))                                & 0x000ffc00 ) >> 10)
#define GET_MTX_MIB_CNT0_SUCC                                      (((REG32(ADR_MTX_MIB_WSID0))                                & 0x3ff00000 ) >> 20)
#define GET_MTX_MIB_EN0                                            (((REG32(ADR_MTX_MIB_WSID0))                                & 0x40000000 ) >> 30)
#define GET_MTX_MIB_CNT1_FRAME                                     (((REG32(ADR_MTX_MIB_WSID1))                                & 0x000003ff ) >> 0)
#define GET_MTX_MIB_CNT1_ATTEMPT                                   (((REG32(ADR_MTX_MIB_WSID1))                                & 0x000ffc00 ) >> 10)
#define GET_MTX_MIB_CNT1_SUCC                                      (((REG32(ADR_MTX_MIB_WSID1))                                & 0x3ff00000 ) >> 20)
#define GET_MTX_MIB_EN1                                            (((REG32(ADR_MTX_MIB_WSID1))                                & 0x40000000 ) >> 30)
#define GET_MTX_MIB_CNT2_FRAME                                     (((REG32(ADR_MTX_MIB_WSID2))                                & 0x000003ff ) >> 0)
#define GET_MTX_MIB_CNT2_ATTEMPT                                   (((REG32(ADR_MTX_MIB_WSID2))                                & 0x000ffc00 ) >> 10)
#define GET_MTX_MIB_CNT2_SUCC                                      (((REG32(ADR_MTX_MIB_WSID2))                                & 0x3ff00000 ) >> 20)
#define GET_MTX_MIB_EN2                                            (((REG32(ADR_MTX_MIB_WSID2))                                & 0x40000000 ) >> 30)
#define GET_MTX_MIB_CNT3_FRAME                                     (((REG32(ADR_MTX_MIB_WSID3))                                & 0x000003ff ) >> 0)
#define GET_MTX_MIB_CNT3_ATTEMPT                                   (((REG32(ADR_MTX_MIB_WSID3))                                & 0x000ffc00 ) >> 10)
#define GET_MTX_MIB_CNT3_SUCC                                      (((REG32(ADR_MTX_MIB_WSID3))                                & 0x3ff00000 ) >> 20)
#define GET_MTX_MIB_EN3                                            (((REG32(ADR_MTX_MIB_WSID3))                                & 0x40000000 ) >> 30)
#define GET_MTX_MIB_CNT4_FRAME                                     (((REG32(ADR_MTX_MIB_WSID4))                                & 0x000003ff ) >> 0)
#define GET_MTX_MIB_CNT4_ATTEMPT                                   (((REG32(ADR_MTX_MIB_WSID4))                                & 0x000ffc00 ) >> 10)
#define GET_MTX_MIB_CNT4_SUCC                                      (((REG32(ADR_MTX_MIB_WSID4))                                & 0x3ff00000 ) >> 20)
#define GET_MTX_MIB_EN4                                            (((REG32(ADR_MTX_MIB_WSID4))                                & 0x40000000 ) >> 30)
#define GET_MTX_MIB_CNT5_FRAME                                     (((REG32(ADR_MTX_MIB_WSID5))                                & 0x000003ff ) >> 0)
#define GET_MTX_MIB_CNT5_ATTEMPT                                   (((REG32(ADR_MTX_MIB_WSID5))                                & 0x000ffc00 ) >> 10)
#define GET_MTX_MIB_CNT5_SUCC                                      (((REG32(ADR_MTX_MIB_WSID5))                                & 0x3ff00000 ) >> 20)
#define GET_MTX_MIB_EN5                                            (((REG32(ADR_MTX_MIB_WSID5))                                & 0x40000000 ) >> 30)
#define GET_MTX_MIB_CNT6_FRAME                                     (((REG32(ADR_MTX_MIB_WSID6))                                & 0x000003ff ) >> 0)
#define GET_MTX_MIB_CNT6_ATTEMPT                                   (((REG32(ADR_MTX_MIB_WSID6))                                & 0x000ffc00 ) >> 10)
#define GET_MTX_MIB_CNT6_SUCC                                      (((REG32(ADR_MTX_MIB_WSID6))                                & 0x3ff00000 ) >> 20)
#define GET_MTX_MIB_EN6                                            (((REG32(ADR_MTX_MIB_WSID6))                                & 0x40000000 ) >> 30)
#define GET_MTX_MIB_CNT7_FRAME                                     (((REG32(ADR_MTX_MIB_WSID7))                                & 0x000003ff ) >> 0)
#define GET_MTX_MIB_CNT7_ATTEMPT                                   (((REG32(ADR_MTX_MIB_WSID7))                                & 0x000ffc00 ) >> 10)
#define GET_MTX_MIB_CNT7_SUCC                                      (((REG32(ADR_MTX_MIB_WSID7))                                & 0x3ff00000 ) >> 20)
#define GET_MTX_MIB_EN7                                            (((REG32(ADR_MTX_MIB_WSID7))                                & 0x40000000 ) >> 30)
#define GET_MTX_MIB_CNT8_FRAME                                     (((REG32(ADR_MTX_MIB_WSID8))                                & 0x000003ff ) >> 0)
#define GET_MTX_MIB_CNT8_ATTEMPT                                   (((REG32(ADR_MTX_MIB_WSID8))                                & 0x000ffc00 ) >> 10)
#define GET_MTX_MIB_CNT8_SUCC                                      (((REG32(ADR_MTX_MIB_WSID8))                                & 0x3ff00000 ) >> 20)
#define GET_MTX_MIB_EN8                                            (((REG32(ADR_MTX_MIB_WSID8))                                & 0x40000000 ) >> 30)
#define GET_ROLE0_BEACON_HW_TX                                     (((REG32(ADR_HWBEACONTX_ENABLE))                            & 0x00000001 ) >> 0)
#define GET_ROLE1_BEACON_HW_TX                                     (((REG32(ADR_HWBEACONTX_ENABLE))                            & 0x00000002 ) >> 1)
#define GET_RO_HWBEACONTX_ROLE0_ONGOING_PKTIDX                     (((REG32(ADR_HWBEACONTX_ENABLE))                            & 0x00000300 ) >> 8)
#define GET_RO_HWBEACONTX_ROLE1_ONGOING_PKTIDX                     (((REG32(ADR_HWBEACONTX_ENABLE))                            & 0x00000c00 ) >> 10)
#define GET_RO_HWBEACONTX_ROLE0_INUSE_PKTIDX                       (((REG32(ADR_HWBEACONTX_ENABLE))                            & 0x00003000 ) >> 12)
#define GET_RO_HWBEACONTX_ROLE1_INUSE_PKTIDX                       (((REG32(ADR_HWBEACONTX_ENABLE))                            & 0x0000c000 ) >> 14)
#define GET_BEACON_TX_ROLE0_DTIM_OFFSET                            (((REG32(ADR_HWBEACONTX_CFG_DTIMFILL_OFFSET))               & 0x000000ff ) >> 0)
#define GET_BEACON_TX_ROLE0_DTIM_PERIOD                            (((REG32(ADR_HWBEACONTX_CFG_DTIMFILL_OFFSET))               & 0x0000ff00 ) >> 8)
#define GET_BEACON_TX_ROLE1_DTIM_OFFSET                            (((REG32(ADR_HWBEACONTX_CFG_DTIMFILL_OFFSET))               & 0x00ff0000 ) >> 16)
#define GET_BEACON_TX_ROLE1_DTIM_PERIOD                            (((REG32(ADR_HWBEACONTX_CFG_DTIMFILL_OFFSET))               & 0xff000000 ) >> 24)
#define GET_BEACON_TX_ROLE0_PKTID0                                 (((REG32(ADR_HWBEACONTX_CFG_PKTID_R0PKT0))                  & 0x0000007f ) >> 0)
#define GET_BEACON_TX_ROLE0_PKTID1                                 (((REG32(ADR_HWBEACONTX_CFG_PKTID_R0PKT1))                  & 0x0000007f ) >> 0)
#define GET_BEACON_TX_ROLE1_PKTID0                                 (((REG32(ADR_HWBEACONTX_CFG_PKTID_R1PKT0))                  & 0x0000007f ) >> 0)
#define GET_BEACON_TX_ROLE1_PKTID1                                 (((REG32(ADR_HWBEACONTX_CFG_PKTID_R1PKT1))                  & 0x0000007f ) >> 0)
#define GET_MAC_TX_PS_UNLOCK                                       (((REG32(ADR_MTX_PEER_PS_LOCK))                             & 0x000001ff ) >> 0)
#define GET_MAC_TX_PEER_PS_LOCK_EN                                 (((REG32(ADR_MTX_PEER_PS_LOCK))                             & 0x00004000 ) >> 14)
#define GET_MAC_TX_PEER_PS_LOCK_AUTOLOCK_EN                        (((REG32(ADR_MTX_PEER_PS_LOCK))                             & 0x00008000 ) >> 15)
#define GET_MAC_TX_PS_LOCK                                         (((REG32(ADR_MTX_PEER_PS_LOCK))                             & 0x01ff0000 ) >> 16)
#define GET_MAC_TX_PS_LOCK_STATUS                                  (((REG32(ADR_MTX_PEER_LOCK_STATUS))                         & 0x000001ff ) >> 0)
#define GET_MTX_RATERPT_HWID                                       (((REG32(ADR_MTX_RATERPT))                                  & 0x0000000f ) >> 0)
#define GET_CTYPE_RATE_RPT                                         (((REG32(ADR_MTX_RATERPT))                                  & 0x00000070 ) >> 4)
#define GET_MTX_DBGOPT_FORCE_TXMAJOR_RATE                          (((REG32(ADR_MTX_DBGOPT_FORCE_RATE))                        & 0x000000ff ) >> 0)
#define GET_MTX_DBGOPT_FORCE_TXCTRL_RATE                           (((REG32(ADR_MTX_DBGOPT_FORCE_RATE))                        & 0x0000ff00 ) >> 8)
#define GET_MTX_DBGOPT_FORCE_DO_RTS_CTS_MODE                       (((REG32(ADR_MTX_DBGOPT_FORCE_RATE))                        & 0x00030000 ) >> 16)
#define GET_MTX_DBGOPT_FORCE_TXMAJOR_RATE_EN                       (((REG32(ADR_MTX_DBGOPT_FORCE_RATE_ENABLE))                 & 0x00000001 ) >> 0)
#define GET_MTX_DBGOPT_FORCE_TXCTRL_RATE_EN                        (((REG32(ADR_MTX_DBGOPT_FORCE_RATE_ENABLE))                 & 0x00000004 ) >> 2)
#define GET_MTX_DBGOPT_FORCE_DO_RTS_CTS_MODE_EN                    (((REG32(ADR_MTX_DBGOPT_FORCE_RATE_ENABLE))                 & 0x00000010 ) >> 4)
#define GET_HWBEACON_ROLE0_DTIM_COUNT                              (((REG32(ADR_HWBEACON_ROLE0_DTIM_OVERWRITE))                & 0x000000ff ) >> 0)
#define GET_HWBEACON_ROLE1_DTIM_COUNT                              (((REG32(ADR_HWBEACON_ROLE1_DTIM_OVERWRITE))                & 0x000000ff ) >> 0)
#define GET_RO_PHYTXIP_TIMEOUT_CNT                                 (((REG32(ADR_MTX_DBG_PHYTXIPTIMEOUT))                       & 0x0000000f ) >> 0)
#define GET_DBG_PHYTXIP_TIMEOUT_RECOVERY                           (((REG32(ADR_MTX_DBG_PHYTXIPTIMEOUT))                       & 0x00000100 ) >> 8)
#define GET_DBG_MTX_IGNORE_NAV                                     (((REG32(ADR_MTX_DBG_MORE))                                 & 0x00000001 ) >> 0)
#define GET_MTX_AIFSN_IGNORE_PHY_CCA                               (((REG32(ADR_MTX_DBG_MORE))                                 & 0x00000002 ) >> 1)
#define GET_MTX_CCA_CHECK_ON_TXDMA_FSM                             (((REG32(ADR_MTX_DBG_MORE))                                 & 0x00000004 ) >> 2)
#define GET_MTX_CCA_CHECK_IGNORE_ON_MTXPTC_FSM                     (((REG32(ADR_MTX_DBG_MORE))                                 & 0x00000008 ) >> 3)
#define GET_MTX_IGNORE_RX_DONE_IN_TX_PROCESSING                    (((REG32(ADR_MTX_DBG_MORE))                                 & 0x00000010 ) >> 4)
#define GET_RO_IFSAIR1                                             (((REG32(ADR_MTX_DBG_ROIFSAIR1))                            & 0xffffffff ) >> 0)
#define GET_RO_IFSAIR2                                             (((REG32(ADR_MTX_DBG_ROIFSAIR2))                            & 0xffffffff ) >> 0)
#define GET_MTX_BCN_PKT_ID0                                        (((REG32(ADR_MTX_BCN_PKT_SET0))                             & 0x0000007f ) >> 0)
#define GET_MTX_BCN_PKT_ID1                                        (((REG32(ADR_MTX_BCN_PKT_SET1))                             & 0x0000007f ) >> 0)
#define GET_MTX_DTIM_OFST0                                         (((REG32(ADR_MTX_BCN_DTIM_SET0))                            & 0x000003ff ) >> 0)
#define GET_MTX_DTIM_OFST1                                         (((REG32(ADR_MTX_BCN_DTIM_SET1))                            & 0x000003ff ) >> 0)
#define GET_MTX_DTIM_NUM                                           (((REG32(ADR_MTX_BCN_DTIM_CONFG))                           & 0x000000ff ) >> 0)
#define GET_MTX_INT_DTIM_NUM                                       (((REG32(ADR_MTX_BCN_DTIM_CONFG))                           & 0x0000ff00 ) >> 8)
#define GET_MTX_INT_DTIM                                           (((REG32(ADR_MTX_BCN_DTIM_INT_W1CLR))                       & 0x00000001 ) >> 0)
#define GET_MTX_INT_BCN                                            (((REG32(ADR_MTX_BCN_INT_STS))                              & 0x00000001 ) >> 0)
#define GET_MTX_EN_INT_BCN                                         (((REG32(ADR_MTX_BCN_EN_INT))                               & 0x00000002 ) >> 1)
#define GET_MTX_EN_INT_DTIM                                        (((REG32(ADR_MTX_BCN_EN_INT))                               & 0x00000008 ) >> 3)
#define GET_MTX_BCN_TIMER_EN                                       (((REG32(ADR_MTX_BCN_EN_MISC))                              & 0x00000001 ) >> 0)
#define GET_MTX_TIME_STAMP_AUTO_FILL                               (((REG32(ADR_MTX_BCN_EN_MISC))                              & 0x00000002 ) >> 1)
#define GET_MTX_DTIM_CNT_AUTO_FILL                                 (((REG32(ADR_MTX_BCN_EN_MISC))                              & 0x00000008 ) >> 3)
#define GET_MTX_TSF_TIMER_EN                                       (((REG32(ADR_MTX_BCN_EN_MISC))                              & 0x00000020 ) >> 5)
#define GET_TXQ5_DTIM_BEACON_BURST_MNG                             (((REG32(ADR_MTX_BCN_EN_MISC))                              & 0x00010000 ) >> 16)
#define GET_MTX_BCN_AUTO_SEQ_NO                                    (((REG32(ADR_MTX_BCN_EN_MISC))                              & 0x00020000 ) >> 17)
#define GET_HWBEACON_SEQNUM_UPDATE_RULE                            (((REG32(ADR_MTX_BCN_EN_MISC))                              & 0x00040000 ) >> 18)
#define GET_HWBEACON_DTIMCNT_UPDATE_RULE                           (((REG32(ADR_MTX_BCN_EN_MISC))                              & 0x00080000 ) >> 19)
#define GET_MTX_BCN_PKTID_CH_LOCK                                  (((REG32(ADR_MTX_BCN_MISC))                                 & 0x00000001 ) >> 0)
#define GET_MTX_BCN_CFG_VLD                                        (((REG32(ADR_MTX_BCN_MISC))                                 & 0x00000006 ) >> 1)
#define GET_MTX_AUTO_BCN_ONGOING                                   (((REG32(ADR_MTX_BCN_MISC))                                 & 0x00000008 ) >> 3)
#define GET_MTX_BCN_TIMER                                          (((REG32(ADR_MTX_BCN_MISC))                                 & 0xffff0000 ) >> 16)
#define GET_MTX_BCN_PERIOD                                         (((REG32(ADR_MTX_BCN_PRD))                                  & 0x0000ffff ) >> 0)
#define GET_MTX_BCN_TSF_L                                          (((REG32(ADR_MTX_BCN_TSF_L))                                & 0xffffffff ) >> 0)
#define GET_MTX_BCN_TSF_U                                          (((REG32(ADR_MTX_BCN_TSF_U))                                & 0xffffffff ) >> 0)
#define GET_HWBEACON_ROLE0_SEQ_NUM                                 (((REG32(ADR_HWBEACON_ROLE0_SEQNUM_OVERWRITE))              & 0x00000fff ) >> 0)
#define GET_TOUT_B                                                 (((REG32(ADR_MTX_TIME_TOUT))                                & 0x000000ff ) >> 0)
#define GET_TOUT_AGN                                               (((REG32(ADR_MTX_TIME_TOUT))                                & 0x0000ff00 ) >> 8)
#define GET_EIFS_IN_SLOT                                           (((REG32(ADR_MTX_TIME_TOUT))                                & 0x003f0000 ) >> 16)
#define GET_TXSIFS_SUB_MIN                                         (((REG32(ADR_MTX_TIME_IFS))                                 & 0x0000000f ) >> 0)
#define GET_TXSIFS_SUB_MAX                                         (((REG32(ADR_MTX_TIME_IFS))                                 & 0x000000f0 ) >> 4)
#define GET_SLOTTIME                                               (((REG32(ADR_MTX_TIME_IFS))                                 & 0x00001f00 ) >> 8)
#define GET_SIFS                                                   (((REG32(ADR_MTX_TIME_IFS))                                 & 0x001f0000 ) >> 16)
#define GET_NAVCS_PHYCS_FALL_OFFSET_STEP                           (((REG32(ADR_MTX_TIME_FINETUNE))                            & 0x0000007f ) >> 0)
#define GET_TX_IP_FALL_OFFSET_STEP                                 (((REG32(ADR_MTX_TIME_FINETUNE))                            & 0x00007f00 ) >> 8)
#define GET_PHYTXSTART_NCYCLE                                      (((REG32(ADR_MTX_TIME_FINETUNE))                            & 0x007f0000 ) >> 16)
#define GET_SIGEXT                                                 (((REG32(ADR_MTX_TIME_FINETUNE))                            & 0x0f000000 ) >> 24)
#define GET_MAC_CLK_FREQ                                           (((REG32(ADR_MTX_TIME_FINETUNE))                            & 0x30000000 ) >> 28)
#define GET_RO_MTX_TX_EN                                           (((REG32(ADR_MTX_STATUS))                                   & 0x00100000 ) >> 20)
#define GET_RO_MAC_TX_FIFO_WINC                                    (((REG32(ADR_MTX_STATUS))                                   & 0x00200000 ) >> 21)
#define GET_RO_MAC_TX_FIFO_WFULL_MX                                (((REG32(ADR_MTX_STATUS))                                   & 0x00400000 ) >> 22)
#define GET_RO_MAC_TX_FIFO_WEMPTY                                  (((REG32(ADR_MTX_STATUS))                                   & 0x00800000 ) >> 23)
#define GET_TOMAC_TX_IP                                            (((REG32(ADR_MTX_STATUS))                                   & 0x01000000 ) >> 24)
#define GET_TOMAC_ED_CCA_PRIMARY_MX                                (((REG32(ADR_MTX_STATUS))                                   & 0x10000000 ) >> 28)
#define GET_TOMAC_ED_CCA_SECONDARY_MX                              (((REG32(ADR_MTX_STATUS))                                   & 0x20000000 ) >> 29)
#define GET_TOMAC_CS_CCA_MX                                        (((REG32(ADR_MTX_STATUS))                                   & 0x40000000 ) >> 30)
#define GET_BT_BUSY                                                (((REG32(ADR_MTX_STATUS))                                   & 0x80000000 ) >> 31)
#define GET_MTX_DBG_PHYRX_IFS_DELTATIME                            (((REG32(ADR_MTX_PHYRXIFS_DBG))                             & 0x000007ff ) >> 0)
#define GET_BTCTS2S_VQ_AIFSN                                       (((REG32(ADR_MTX_BTCTS2S_VQ_EDCAPARA))                      & 0x0000000f ) >> 0)
#define GET_BTCTS2S_VQ_ECWMIN                                      (((REG32(ADR_MTX_BTCTS2S_VQ_EDCAPARA))                      & 0x00000f00 ) >> 8)
#define GET_BTCTS2S_VQ_ECWMAX                                      (((REG32(ADR_MTX_BTCTS2S_VQ_EDCAPARA))                      & 0x0000f000 ) >> 12)
#define GET_BTCTS2S_RATE                                           (((REG32(ADR_MTX_BTCTS2S_VQ_EDCAPARA))                      & 0x00ff0000 ) >> 16)
#define GET_HWBEACON_ROLE1_SEQ_NUM                                 (((REG32(ADR_HWBEACON_ROLE1_SEQNUM_OVERWRITE))              & 0x00000fff ) >> 0)
#define GET_RO_ACT_MASK                                            (((REG32(ADR_MTX_STATUS_Q_MASK))                            & 0x000003ff ) >> 0)
#define GET_RO_CAND_MASK                                           (((REG32(ADR_MTX_STATUS_Q_MASK))                            & 0x03ff0000 ) >> 16)
#define GET_RO_IFSST0                                              (((REG32(ADR_MTX_DBG_IFSAIRRO0))                            & 0xffffffff ) >> 0)
#define GET_RO_IFSST1                                              (((REG32(ADR_MTX_DBG_IFSAIRRO1))                            & 0xffffffff ) >> 0)
#define GET_RO_IFSST2                                              (((REG32(ADR_MTX_DBG_IFSAIRRO2))                            & 0xffffffff ) >> 0)
#define GET_RO_IFSST3                                              (((REG32(ADR_MTX_DBG_IFSAIRRO3))                            & 0xffffffff ) >> 0)
#define GET_MTX_NAV                                                (((REG32(ADR_MTX_NAV))                                      & 0x0000ffff ) >> 0)
#define GET_RO_MTX_BASE1                                           (((REG32(ADR_MTX_DBG_RO_BASE1))                             & 0xffffffff ) >> 0)
#define GET_RO_MTX_BASE2                                           (((REG32(ADR_MTX_DBG_RO_BASE2))                             & 0xffffffff ) >> 0)
#define GET_RO_MTX_BASE3                                           (((REG32(ADR_MTX_DBG_RO_BASE3))                             & 0xffffffff ) >> 0)
#define GET_TXQ0_MTX_Q_RND_MODE                                    (((REG32(ADR_TXQ0_MTX_Q_MISC_EN))                           & 0x00000007 ) >> 0)
#define GET_TXQ0_MTX_Q_MB_NO_RLS                                   (((REG32(ADR_TXQ0_MTX_Q_MISC_EN))                           & 0x00000010 ) >> 4)
#define GET_TXQ0_Q_RETRYBOOST_EN                                   (((REG32(ADR_TXQ0_MTX_Q_MISC_EN))                           & 0x40000000 ) >> 30)
#define GET_TXQ0_Q_NULLDATAFRAME_GEN_EN                            (((REG32(ADR_TXQ0_MTX_Q_MISC_EN))                           & 0x80000000 ) >> 31)
#define GET_TXQ0_MTX_Q_AIFSN                                       (((REG32(ADR_TXQ0_MTX_Q_AIFSN))                             & 0x0000000f ) >> 0)
#define GET_TXQ0_MTX_Q_ECWMIN                                      (((REG32(ADR_TXQ0_MTX_Q_AIFSN))                             & 0x00000f00 ) >> 8)
#define GET_TXQ0_MTX_Q_ECWMAX                                      (((REG32(ADR_TXQ0_MTX_Q_AIFSN))                             & 0x0000f000 ) >> 12)
#define GET_TXQ0_MTX_Q_TXOP_LIMIT                                  (((REG32(ADR_TXQ0_MTX_Q_AIFSN))                             & 0xffff0000 ) >> 16)
#define GET_TXQ0_MTX_Q_BKF_CNT_FIX                                 (((REG32(ADR_TXQ0_MTX_Q_BKF_CNT_DBG))                       & 0x0000ffff ) >> 0)
#define GET_TXQ0_RO_FSM_TXQ                                        (((REG32(ADR_TXQ0_MTX_Q_HWDBG))                             & 0x00000003 ) >> 0)
#define GET_TXQ0_RO_TRY_CNT                                        (((REG32(ADR_TXQ0_MTX_Q_HWDBG))                             & 0x000000f0 ) >> 4)
#define GET_TXQ0_RO_RATESET_IDX                                    (((REG32(ADR_TXQ0_MTX_Q_HWDBG))                             & 0x00000300 ) >> 8)
#define GET_TXQ0_RO_AIFS_CNT                                       (((REG32(ADR_TXQ0_MTX_Q_HWDBG))                             & 0x0000f000 ) >> 12)
#define GET_TXQ0_RO_BKF_CNT                                        (((REG32(ADR_TXQ0_MTX_Q_HWDBG))                             & 0xffff0000 ) >> 16)
#define GET_TXQ0_RO_PKTID                                          (((REG32(ADR_TXQ0_MTX_Q_HWDBG2))                            & 0x0000007f ) >> 0)
#define GET_TXQ0_RND_BKF_SEED                                      (((REG32(ADR_TXQ0_MTX_BKF_SEED))                            & 0x0000ffff ) >> 0)
#define GET_TXQ1_MTX_Q_RND_MODE                                    (((REG32(ADR_TXQ1_MTX_Q_MISC_EN))                           & 0x00000007 ) >> 0)
#define GET_TXQ1_MTX_Q_MB_NO_RLS                                   (((REG32(ADR_TXQ1_MTX_Q_MISC_EN))                           & 0x00000010 ) >> 4)
#define GET_TXQ1_Q_RETRYBOOST_EN                                   (((REG32(ADR_TXQ1_MTX_Q_MISC_EN))                           & 0x40000000 ) >> 30)
#define GET_TXQ1_Q_NULLDATAFRAME_GEN_EN                            (((REG32(ADR_TXQ1_MTX_Q_MISC_EN))                           & 0x80000000 ) >> 31)
#define GET_TXQ1_MTX_Q_AIFSN                                       (((REG32(ADR_TXQ1_MTX_Q_AIFSN))                             & 0x0000000f ) >> 0)
#define GET_TXQ1_MTX_Q_ECWMIN                                      (((REG32(ADR_TXQ1_MTX_Q_AIFSN))                             & 0x00000f00 ) >> 8)
#define GET_TXQ1_MTX_Q_ECWMAX                                      (((REG32(ADR_TXQ1_MTX_Q_AIFSN))                             & 0x0000f000 ) >> 12)
#define GET_TXQ1_MTX_Q_TXOP_LIMIT                                  (((REG32(ADR_TXQ1_MTX_Q_AIFSN))                             & 0xffff0000 ) >> 16)
#define GET_TXQ1_MTX_Q_BKF_CNT_FIX                                 (((REG32(ADR_TXQ1_MTX_Q_BKF_CNT_DBG))                       & 0x0000ffff ) >> 0)
#define GET_TXQ1_RO_FSM_TXQ                                        (((REG32(ADR_TXQ1_MTX_Q_HWDBG))                             & 0x00000003 ) >> 0)
#define GET_TXQ1_RO_TRY_CNT                                        (((REG32(ADR_TXQ1_MTX_Q_HWDBG))                             & 0x000000f0 ) >> 4)
#define GET_TXQ1_RO_RATESET_IDX                                    (((REG32(ADR_TXQ1_MTX_Q_HWDBG))                             & 0x00000300 ) >> 8)
#define GET_TXQ1_RO_AIFS_CNT                                       (((REG32(ADR_TXQ1_MTX_Q_HWDBG))                             & 0x0000f000 ) >> 12)
#define GET_TXQ1_RO_BKF_CNT                                        (((REG32(ADR_TXQ1_MTX_Q_HWDBG))                             & 0xffff0000 ) >> 16)
#define GET_TXQ1_RO_PKTID                                          (((REG32(ADR_TXQ1_MTX_Q_HWDBG2))                            & 0x0000007f ) >> 0)
#define GET_TXQ1_RND_BKF_SEED                                      (((REG32(ADR_TXQ1_MTX_BKF_SEED))                            & 0x0000ffff ) >> 0)
#define GET_TXQ2_MTX_Q_RND_MODE                                    (((REG32(ADR_TXQ2_MTX_Q_MISC_EN))                           & 0x00000007 ) >> 0)
#define GET_TXQ2_MTX_Q_MB_NO_RLS                                   (((REG32(ADR_TXQ2_MTX_Q_MISC_EN))                           & 0x00000010 ) >> 4)
#define GET_TXQ2_Q_RETRYBOOST_EN                                   (((REG32(ADR_TXQ2_MTX_Q_MISC_EN))                           & 0x40000000 ) >> 30)
#define GET_TXQ2_Q_NULLDATAFRAME_GEN_EN                            (((REG32(ADR_TXQ2_MTX_Q_MISC_EN))                           & 0x80000000 ) >> 31)
#define GET_TXQ2_MTX_Q_AIFSN                                       (((REG32(ADR_TXQ2_MTX_Q_AIFSN))                             & 0x0000000f ) >> 0)
#define GET_TXQ2_MTX_Q_ECWMIN                                      (((REG32(ADR_TXQ2_MTX_Q_AIFSN))                             & 0x00000f00 ) >> 8)
#define GET_TXQ2_MTX_Q_ECWMAX                                      (((REG32(ADR_TXQ2_MTX_Q_AIFSN))                             & 0x0000f000 ) >> 12)
#define GET_TXQ2_MTX_Q_TXOP_LIMIT                                  (((REG32(ADR_TXQ2_MTX_Q_AIFSN))                             & 0xffff0000 ) >> 16)
#define GET_TXQ2_MTX_Q_BKF_CNT_FIX                                 (((REG32(ADR_TXQ2_MTX_Q_BKF_CNT_DBG))                       & 0x0000ffff ) >> 0)
#define GET_TXQ2_RO_FSM_TXQ                                        (((REG32(ADR_TXQ2_MTX_Q_HWDBG))                             & 0x00000003 ) >> 0)
#define GET_TXQ2_RO_TRY_CNT                                        (((REG32(ADR_TXQ2_MTX_Q_HWDBG))                             & 0x000000f0 ) >> 4)
#define GET_TXQ2_RO_RATESET_IDX                                    (((REG32(ADR_TXQ2_MTX_Q_HWDBG))                             & 0x00000300 ) >> 8)
#define GET_TXQ2_RO_AIFS_CNT                                       (((REG32(ADR_TXQ2_MTX_Q_HWDBG))                             & 0x0000f000 ) >> 12)
#define GET_TXQ2_RO_BKF_CNT                                        (((REG32(ADR_TXQ2_MTX_Q_HWDBG))                             & 0xffff0000 ) >> 16)
#define GET_TXQ2_RO_PKTID                                          (((REG32(ADR_TXQ2_MTX_Q_HWDBG2))                            & 0x0000007f ) >> 0)
#define GET_TXQ2_RND_BKF_SEED                                      (((REG32(ADR_TXQ2_MTX_BKF_SEED))                            & 0x0000ffff ) >> 0)
#define GET_TXQ3_MTX_Q_RND_MODE                                    (((REG32(ADR_TXQ3_MTX_Q_MISC_EN))                           & 0x00000007 ) >> 0)
#define GET_TXQ3_MTX_Q_MB_NO_RLS                                   (((REG32(ADR_TXQ3_MTX_Q_MISC_EN))                           & 0x00000010 ) >> 4)
#define GET_TXQ3_Q_RETRYBOOST_EN                                   (((REG32(ADR_TXQ3_MTX_Q_MISC_EN))                           & 0x40000000 ) >> 30)
#define GET_TXQ3_Q_NULLDATAFRAME_GEN_EN                            (((REG32(ADR_TXQ3_MTX_Q_MISC_EN))                           & 0x80000000 ) >> 31)
#define GET_TXQ3_MTX_Q_AIFSN                                       (((REG32(ADR_TXQ3_MTX_Q_AIFSN))                             & 0x0000000f ) >> 0)
#define GET_TXQ3_MTX_Q_ECWMIN                                      (((REG32(ADR_TXQ3_MTX_Q_AIFSN))                             & 0x00000f00 ) >> 8)
#define GET_TXQ3_MTX_Q_ECWMAX                                      (((REG32(ADR_TXQ3_MTX_Q_AIFSN))                             & 0x0000f000 ) >> 12)
#define GET_TXQ3_MTX_Q_TXOP_LIMIT                                  (((REG32(ADR_TXQ3_MTX_Q_AIFSN))                             & 0xffff0000 ) >> 16)
#define GET_TXQ3_MTX_Q_BKF_CNT_FIX                                 (((REG32(ADR_TXQ3_MTX_Q_BKF_CNT_DBG))                       & 0x0000ffff ) >> 0)
#define GET_TXQ3_RO_FSM_TXQ                                        (((REG32(ADR_TXQ3_MTX_Q_HWDBG))                             & 0x00000003 ) >> 0)
#define GET_TXQ3_RO_TRY_CNT                                        (((REG32(ADR_TXQ3_MTX_Q_HWDBG))                             & 0x000000f0 ) >> 4)
#define GET_TXQ3_RO_RATESET_IDX                                    (((REG32(ADR_TXQ3_MTX_Q_HWDBG))                             & 0x00000300 ) >> 8)
#define GET_TXQ3_RO_AIFS_CNT                                       (((REG32(ADR_TXQ3_MTX_Q_HWDBG))                             & 0x0000f000 ) >> 12)
#define GET_TXQ3_RO_BKF_CNT                                        (((REG32(ADR_TXQ3_MTX_Q_HWDBG))                             & 0xffff0000 ) >> 16)
#define GET_TXQ3_RO_PKTID                                          (((REG32(ADR_TXQ3_MTX_Q_HWDBG2))                            & 0x0000007f ) >> 0)
#define GET_TXQ3_RND_BKF_SEED                                      (((REG32(ADR_TXQ3_MTX_BKF_SEED))                            & 0x0000ffff ) >> 0)
#define GET_TXQ4_MTX_Q_RND_MODE                                    (((REG32(ADR_TXQ4_MTX_Q_MISC_EN))                           & 0x00000007 ) >> 0)
#define GET_TXQ4_MTX_Q_MB_NO_RLS                                   (((REG32(ADR_TXQ4_MTX_Q_MISC_EN))                           & 0x00000010 ) >> 4)
#define GET_TXQ4_Q_RETRYBOOST_EN                                   (((REG32(ADR_TXQ4_MTX_Q_MISC_EN))                           & 0x40000000 ) >> 30)
#define GET_TXQ4_Q_NULLDATAFRAME_GEN_EN                            (((REG32(ADR_TXQ4_MTX_Q_MISC_EN))                           & 0x80000000 ) >> 31)
#define GET_TXQ4_MTX_Q_AIFSN                                       (((REG32(ADR_TXQ4_MTX_Q_AIFSN))                             & 0x0000000f ) >> 0)
#define GET_TXQ4_MTX_Q_ECWMIN                                      (((REG32(ADR_TXQ4_MTX_Q_AIFSN))                             & 0x00000f00 ) >> 8)
#define GET_TXQ4_MTX_Q_ECWMAX                                      (((REG32(ADR_TXQ4_MTX_Q_AIFSN))                             & 0x0000f000 ) >> 12)
#define GET_TXQ4_MTX_Q_TXOP_LIMIT                                  (((REG32(ADR_TXQ4_MTX_Q_AIFSN))                             & 0xffff0000 ) >> 16)
#define GET_TXQ4_MTX_Q_BKF_CNT_FIX                                 (((REG32(ADR_TXQ4_MTX_Q_BKF_CNT_DBG))                       & 0x0000ffff ) >> 0)
#define GET_TXQ4_RO_FSM_TXQ                                        (((REG32(ADR_TXQ4_MTX_Q_HWDBG))                             & 0x00000003 ) >> 0)
#define GET_TXQ4_RO_TRY_CNT                                        (((REG32(ADR_TXQ4_MTX_Q_HWDBG))                             & 0x000000f0 ) >> 4)
#define GET_TXQ4_RO_RATESET_IDX                                    (((REG32(ADR_TXQ4_MTX_Q_HWDBG))                             & 0x00000300 ) >> 8)
#define GET_TXQ4_RO_AIFS_CNT                                       (((REG32(ADR_TXQ4_MTX_Q_HWDBG))                             & 0x0000f000 ) >> 12)
#define GET_TXQ4_RO_BKF_CNT                                        (((REG32(ADR_TXQ4_MTX_Q_HWDBG))                             & 0xffff0000 ) >> 16)
#define GET_TXQ4_RO_PKTID                                          (((REG32(ADR_TXQ4_MTX_Q_HWDBG2))                            & 0x0000007f ) >> 0)
#define GET_TXQ4_RND_BKF_SEED                                      (((REG32(ADR_TXQ4_MTX_BKF_SEED))                            & 0x0000ffff ) >> 0)
#define GET_TXQ5_MTX_Q_RND_MODE                                    (((REG32(ADR_TXQ5_MTX_Q_MISC_EN))                           & 0x00000007 ) >> 0)
#define GET_TXQ5_MTX_Q_MB_NO_RLS                                   (((REG32(ADR_TXQ5_MTX_Q_MISC_EN))                           & 0x00000010 ) >> 4)
#define GET_TXQ5_Q_RETRYBOOST_EN                                   (((REG32(ADR_TXQ5_MTX_Q_MISC_EN))                           & 0x40000000 ) >> 30)
#define GET_TXQ5_Q_NULLDATAFRAME_GEN_EN                            (((REG32(ADR_TXQ5_MTX_Q_MISC_EN))                           & 0x80000000 ) >> 31)
#define GET_TXQ5_MTX_Q_AIFSN                                       (((REG32(ADR_TXQ5_MTX_Q_AIFSN))                             & 0x0000000f ) >> 0)
#define GET_TXQ5_MTX_Q_ECWMIN                                      (((REG32(ADR_TXQ5_MTX_Q_AIFSN))                             & 0x00000f00 ) >> 8)
#define GET_TXQ5_MTX_Q_ECWMAX                                      (((REG32(ADR_TXQ5_MTX_Q_AIFSN))                             & 0x0000f000 ) >> 12)
#define GET_TXQ5_MTX_Q_TXOP_LIMIT                                  (((REG32(ADR_TXQ5_MTX_Q_AIFSN))                             & 0xffff0000 ) >> 16)
#define GET_TXQ5_MTX_Q_BKF_CNT_FIX                                 (((REG32(ADR_TXQ5_MTX_Q_BKF_CNT_DBG))                       & 0x0000ffff ) >> 0)
#define GET_TXQ5_RO_FSM_TXQ                                        (((REG32(ADR_TXQ5_MTX_Q_HWDBG))                             & 0x00000003 ) >> 0)
#define GET_TXQ5_RO_TRY_CNT                                        (((REG32(ADR_TXQ5_MTX_Q_HWDBG))                             & 0x000000f0 ) >> 4)
#define GET_TXQ5_RO_RATESET_IDX                                    (((REG32(ADR_TXQ5_MTX_Q_HWDBG))                             & 0x00000300 ) >> 8)
#define GET_TXQ5_RO_AIFS_CNT                                       (((REG32(ADR_TXQ5_MTX_Q_HWDBG))                             & 0x0000f000 ) >> 12)
#define GET_TXQ5_RO_BKF_CNT                                        (((REG32(ADR_TXQ5_MTX_Q_HWDBG))                             & 0xffff0000 ) >> 16)
#define GET_TXQ5_RO_PKTID                                          (((REG32(ADR_TXQ5_MTX_Q_HWDBG2))                            & 0x0000007f ) >> 0)
#define GET_TXQ5_RND_BKF_SEED                                      (((REG32(ADR_TXQ5_MTX_BKF_SEED))                            & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_EXCEPTION                             (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_EXCEPTION))             & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_00                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_00))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_01                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_01))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_02                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_02))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_03                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_03))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_11                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_11))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_12                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_12))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_13                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_13))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_80                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_80))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_81                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_81))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_82                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_82))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_83                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_83))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_84                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_84))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_85                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_85))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_86                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_86))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_87                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_87))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_C0                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_C0))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_C1                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_C1))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_C2                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_C2))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_C3                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_C3))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_C4                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_C4))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_C5                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_C5))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_C6                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_C6))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_C7                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_C7))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_D0                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_D0))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_D1                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_D1))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_D2                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_D2))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_D3                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_D3))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_D4                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_D4))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_D5                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_D5))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_D6                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_D6))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_D7                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_D7))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_F0                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_F0))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_F1                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_F1))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_F2                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_F2))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_F3                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_F3))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_F4                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_F4))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_F5                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_F5))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_F6                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_F6))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_F7                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_F7))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_EXCEPTION                             (((REG32(ADR_MTX_RESPFRM_INFO_TABLE_EXCEPTION))             & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_00                                    (((REG32(ADR_MTX_RESPFRM_INFO_00))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_01                                    (((REG32(ADR_MTX_RESPFRM_INFO_01))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_02                                    (((REG32(ADR_MTX_RESPFRM_INFO_02))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_03                                    (((REG32(ADR_MTX_RESPFRM_INFO_03))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_11                                    (((REG32(ADR_MTX_RESPFRM_INFO_11))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_12                                    (((REG32(ADR_MTX_RESPFRM_INFO_12))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_13                                    (((REG32(ADR_MTX_RESPFRM_INFO_13))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_90_B0                                 (((REG32(ADR_MTX_RESPFRM_INFO_90_B0))                       & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_91_B1                                 (((REG32(ADR_MTX_RESPFRM_INFO_91_B1))                       & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_92_B2                                 (((REG32(ADR_MTX_RESPFRM_INFO_92_B2))                       & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_93_B3                                 (((REG32(ADR_MTX_RESPFRM_INFO_93_B3))                       & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_94_B4                                 (((REG32(ADR_MTX_RESPFRM_INFO_94_B4))                       & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_95_B5                                 (((REG32(ADR_MTX_RESPFRM_INFO_95_B5))                       & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_96_B6                                 (((REG32(ADR_MTX_RESPFRM_INFO_96_B6))                       & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_97_B7                                 (((REG32(ADR_MTX_RESPFRM_INFO_97_B7))                       & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_C0                                    (((REG32(ADR_MTX_RESPFRM_INFO_C0))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_C1                                    (((REG32(ADR_MTX_RESPFRM_INFO_C1))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_C2                                    (((REG32(ADR_MTX_RESPFRM_INFO_C2))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_C3                                    (((REG32(ADR_MTX_RESPFRM_INFO_C3))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_C4                                    (((REG32(ADR_MTX_RESPFRM_INFO_C4))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_C5                                    (((REG32(ADR_MTX_RESPFRM_INFO_C5))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_C6                                    (((REG32(ADR_MTX_RESPFRM_INFO_C6))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_C7                                    (((REG32(ADR_MTX_RESPFRM_INFO_C7))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_D0                                    (((REG32(ADR_MTX_RESPFRM_INFO_D0))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_D1                                    (((REG32(ADR_MTX_RESPFRM_INFO_D1))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_D2                                    (((REG32(ADR_MTX_RESPFRM_INFO_D2))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_D3                                    (((REG32(ADR_MTX_RESPFRM_INFO_D3))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_D4                                    (((REG32(ADR_MTX_RESPFRM_INFO_D4))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_D5                                    (((REG32(ADR_MTX_RESPFRM_INFO_D5))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_D6                                    (((REG32(ADR_MTX_RESPFRM_INFO_D6))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_D7                                    (((REG32(ADR_MTX_RESPFRM_INFO_D7))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_F0                                    (((REG32(ADR_MTX_RESPFRM_INFO_F0))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_F1                                    (((REG32(ADR_MTX_RESPFRM_INFO_F1))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_F2                                    (((REG32(ADR_MTX_RESPFRM_INFO_F2))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_F3                                    (((REG32(ADR_MTX_RESPFRM_INFO_F3))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_F4                                    (((REG32(ADR_MTX_RESPFRM_INFO_F4))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_F5                                    (((REG32(ADR_MTX_RESPFRM_INFO_F5))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_F6                                    (((REG32(ADR_MTX_RESPFRM_INFO_F6))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_F7                                    (((REG32(ADR_MTX_RESPFRM_INFO_F7))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_C8                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_C8))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_C9                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_C9))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_CA                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_CA))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_CB                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_CB))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_CC                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_CC))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_CD                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_CD))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_CE                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_CE))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_CF                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_CF))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_E0                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_E0))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_E1                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_E1))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_E2                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_E2))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_E3                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_E3))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_E4                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_E4))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_E5                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_E5))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_E6                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_E6))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_E7                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_E7))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_E8                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_E8))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_E9                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_E9))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_EA                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_EA))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_EB                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_EB))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_EC                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_EC))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_ED                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_ED))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_EE                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_EE))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_RATE_EF                                    (((REG32(ADR_MTX_RESPFRM_RATE_TABLE_EF))                    & 0x0000ffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_10                                    (((REG32(ADR_MTX_RESPFRM_INFO_10))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_20                                    (((REG32(ADR_MTX_RESPFRM_INFO_20))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_21                                    (((REG32(ADR_MTX_RESPFRM_INFO_21))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_22                                    (((REG32(ADR_MTX_RESPFRM_INFO_22))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_23                                    (((REG32(ADR_MTX_RESPFRM_INFO_23))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_30                                    (((REG32(ADR_MTX_RESPFRM_INFO_30))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_31                                    (((REG32(ADR_MTX_RESPFRM_INFO_31))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_32                                    (((REG32(ADR_MTX_RESPFRM_INFO_32))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_33                                    (((REG32(ADR_MTX_RESPFRM_INFO_33))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_80_A0                                 (((REG32(ADR_MTX_RESPFRM_INFO_80_A0))                       & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_81_A1                                 (((REG32(ADR_MTX_RESPFRM_INFO_81_A1))                       & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_82_A2                                 (((REG32(ADR_MTX_RESPFRM_INFO_82_A2))                       & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_83_A3                                 (((REG32(ADR_MTX_RESPFRM_INFO_83_A3))                       & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_84_A4                                 (((REG32(ADR_MTX_RESPFRM_INFO_84_A4))                       & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_85_A5                                 (((REG32(ADR_MTX_RESPFRM_INFO_85_A5))                       & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_86_A6                                 (((REG32(ADR_MTX_RESPFRM_INFO_86_A6))                       & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_87_A7                                 (((REG32(ADR_MTX_RESPFRM_INFO_87_A7))                       & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_C8                                    (((REG32(ADR_MTX_RESPFRM_INFO_C8))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_C9                                    (((REG32(ADR_MTX_RESPFRM_INFO_C9))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_CA                                    (((REG32(ADR_MTX_RESPFRM_INFO_CA))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_CB                                    (((REG32(ADR_MTX_RESPFRM_INFO_CB))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_CC                                    (((REG32(ADR_MTX_RESPFRM_INFO_CC))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_CD                                    (((REG32(ADR_MTX_RESPFRM_INFO_CD))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_CE                                    (((REG32(ADR_MTX_RESPFRM_INFO_CE))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_CF                                    (((REG32(ADR_MTX_RESPFRM_INFO_CF))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_E0                                    (((REG32(ADR_MTX_RESPFRM_INFO_E0))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_E1                                    (((REG32(ADR_MTX_RESPFRM_INFO_E1))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_E2                                    (((REG32(ADR_MTX_RESPFRM_INFO_E2))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_E3                                    (((REG32(ADR_MTX_RESPFRM_INFO_E3))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_E4                                    (((REG32(ADR_MTX_RESPFRM_INFO_E4))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_E5                                    (((REG32(ADR_MTX_RESPFRM_INFO_E5))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_E6                                    (((REG32(ADR_MTX_RESPFRM_INFO_E6))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_E7                                    (((REG32(ADR_MTX_RESPFRM_INFO_E7))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_E8                                    (((REG32(ADR_MTX_RESPFRM_INFO_E8))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_E9                                    (((REG32(ADR_MTX_RESPFRM_INFO_E9))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_EA                                    (((REG32(ADR_MTX_RESPFRM_INFO_EA))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_EB                                    (((REG32(ADR_MTX_RESPFRM_INFO_EB))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_EC                                    (((REG32(ADR_MTX_RESPFRM_INFO_EC))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_ED                                    (((REG32(ADR_MTX_RESPFRM_INFO_ED))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_EE                                    (((REG32(ADR_MTX_RESPFRM_INFO_EE))                          & 0x001fffff ) >> 0)
#define GET_MTX_RESPFRM_INFO_EF                                    (((REG32(ADR_MTX_RESPFRM_INFO_EF))                          & 0x001fffff ) >> 0)
#define GET_VALID0                                                 (((REG32(ADR_WSID0))                                        & 0x00000001 ) >> 0)
#define GET_PEER_QOS_EN0                                           (((REG32(ADR_WSID0))                                        & 0x00000002 ) >> 1)
#define GET_PEER_OP_MODE0                                          (((REG32(ADR_WSID0))                                        & 0x0000000c ) >> 2)
#define GET_PEER_HT_MODE0                                          (((REG32(ADR_WSID0))                                        & 0x00000030 ) >> 4)
#define GET_PEER_MAC0_31_0                                         (((REG32(ADR_PEER_MAC0_0))                                  & 0xffffffff ) >> 0)
#define GET_PEER_MAC0_47_32                                        (((REG32(ADR_PEER_MAC0_1))                                  & 0x0000ffff ) >> 0)
#define GET_TX_ACK_POLICY_0_0                                      (((REG32(ADR_TX_ACK_POLICY_0_0))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_0_0                                        (((REG32(ADR_TX_SEQ_CTRL_0_0))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_0_1                                      (((REG32(ADR_TX_ACK_POLICY_0_1))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_0_1                                        (((REG32(ADR_TX_SEQ_CTRL_0_1))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_0_2                                      (((REG32(ADR_TX_ACK_POLICY_0_2))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_0_2                                        (((REG32(ADR_TX_SEQ_CTRL_0_2))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_0_3                                      (((REG32(ADR_TX_ACK_POLICY_0_3))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_0_3                                        (((REG32(ADR_TX_SEQ_CTRL_0_3))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_0_4                                      (((REG32(ADR_TX_ACK_POLICY_0_4))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_0_4                                        (((REG32(ADR_TX_SEQ_CTRL_0_4))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_0_5                                      (((REG32(ADR_TX_ACK_POLICY_0_5))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_0_5                                        (((REG32(ADR_TX_SEQ_CTRL_0_5))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_0_6                                      (((REG32(ADR_TX_ACK_POLICY_0_6))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_0_6                                        (((REG32(ADR_TX_SEQ_CTRL_0_6))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_0_7                                      (((REG32(ADR_TX_ACK_POLICY_0_7))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_0_7                                        (((REG32(ADR_TX_SEQ_CTRL_0_7))                              & 0x00000fff ) >> 0)
#define GET_VALID1                                                 (((REG32(ADR_WSID1))                                        & 0x00000001 ) >> 0)
#define GET_PEER_QOS_EN1                                           (((REG32(ADR_WSID1))                                        & 0x00000002 ) >> 1)
#define GET_PEER_OP_MODE1                                          (((REG32(ADR_WSID1))                                        & 0x0000000c ) >> 2)
#define GET_PEER_HT_MODE1                                          (((REG32(ADR_WSID1))                                        & 0x00000030 ) >> 4)
#define GET_PEER_MAC1_31_0                                         (((REG32(ADR_PEER_MAC1_0))                                  & 0xffffffff ) >> 0)
#define GET_PEER_MAC1_47_32                                        (((REG32(ADR_PEER_MAC1_1))                                  & 0x0000ffff ) >> 0)
#define GET_TX_ACK_POLICY_1_0                                      (((REG32(ADR_TX_ACK_POLICY_1_0))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_1_0                                        (((REG32(ADR_TX_SEQ_CTRL_1_0))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_1_1                                      (((REG32(ADR_TX_ACK_POLICY_1_1))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_1_1                                        (((REG32(ADR_TX_SEQ_CTRL_1_1))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_1_2                                      (((REG32(ADR_TX_ACK_POLICY_1_2))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_1_2                                        (((REG32(ADR_TX_SEQ_CTRL_1_2))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_1_3                                      (((REG32(ADR_TX_ACK_POLICY_1_3))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_1_3                                        (((REG32(ADR_TX_SEQ_CTRL_1_3))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_1_4                                      (((REG32(ADR_TX_ACK_POLICY_1_4))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_1_4                                        (((REG32(ADR_TX_SEQ_CTRL_1_4))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_1_5                                      (((REG32(ADR_TX_ACK_POLICY_1_5))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_1_5                                        (((REG32(ADR_TX_SEQ_CTRL_1_5))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_1_6                                      (((REG32(ADR_TX_ACK_POLICY_1_6))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_1_6                                        (((REG32(ADR_TX_SEQ_CTRL_1_6))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_1_7                                      (((REG32(ADR_TX_ACK_POLICY_1_7))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_1_7                                        (((REG32(ADR_TX_SEQ_CTRL_1_7))                              & 0x00000fff ) >> 0)
#define GET_CH1_PRI                                                (((REG32(ADR_PACKET_ID_ALLOCATION_PRIORITY))                & 0x00000003 ) >> 0)
#define GET_CH2_PRI                                                (((REG32(ADR_PACKET_ID_ALLOCATION_PRIORITY))                & 0x00000300 ) >> 8)
#define GET_CH3_PRI                                                (((REG32(ADR_PACKET_ID_ALLOCATION_PRIORITY))                & 0x00030000 ) >> 16)
#define GET_RG_MAC_LPBK                                            (((REG32(ADR_MAC_MODE))                                     & 0x00000001 ) >> 0)
#define GET_RG_MAC_M2M                                             (((REG32(ADR_MAC_MODE))                                     & 0x00000002 ) >> 1)
#define GET_RG_PHY_LPBK                                            (((REG32(ADR_MAC_MODE))                                     & 0x00000004 ) >> 2)
#define GET_RG_LPBK_RX_EN                                          (((REG32(ADR_MAC_MODE))                                     & 0x00000008 ) >> 3)
#define GET_EXT_MAC_MODE                                           (((REG32(ADR_MAC_MODE))                                     & 0x00000010 ) >> 4)
#define GET_EXT_PHY_MODE                                           (((REG32(ADR_MAC_MODE))                                     & 0x00000020 ) >> 5)
#define GET_HCI_SW_RST                                             (((REG32(ADR_ALL_SOFTWARE_RESET))                           & 0x00000001 ) >> 0)
#define GET_CO_PROC_SW_RST                                         (((REG32(ADR_ALL_SOFTWARE_RESET))                           & 0x00000002 ) >> 1)
#define GET_MTX_SW_RST                                             (((REG32(ADR_ALL_SOFTWARE_RESET))                           & 0x00000004 ) >> 2)
#define GET_MTX_MISC_SW_RST                                        (((REG32(ADR_ALL_SOFTWARE_RESET))                           & 0x00000008 ) >> 3)
#define GET_MTX_QUE_SW_RST                                         (((REG32(ADR_ALL_SOFTWARE_RESET))                           & 0x00000010 ) >> 4)
#define GET_MTX_CHST_SW_RST                                        (((REG32(ADR_ALL_SOFTWARE_RESET))                           & 0x00000020 ) >> 5)
#define GET_MTX_BCN_SW_RST                                         (((REG32(ADR_ALL_SOFTWARE_RESET))                           & 0x00000040 ) >> 6)
#define GET_MRX_SW_RST                                             (((REG32(ADR_ALL_SOFTWARE_RESET))                           & 0x00000080 ) >> 7)
#define GET_AMPDU_SW_RST                                           (((REG32(ADR_ALL_SOFTWARE_RESET))                           & 0x00000100 ) >> 8)
#define GET_MMU_SW_RST                                             (((REG32(ADR_ALL_SOFTWARE_RESET))                           & 0x00000200 ) >> 9)
#define GET_ID_MNG_SW_RST                                          (((REG32(ADR_ALL_SOFTWARE_RESET))                           & 0x00000800 ) >> 11)
#define GET_MBOX_SW_RST                                            (((REG32(ADR_ALL_SOFTWARE_RESET))                           & 0x00001000 ) >> 12)
#define GET_SCRT_SW_RST                                            (((REG32(ADR_ALL_SOFTWARE_RESET))                           & 0x00002000 ) >> 13)
#define GET_MIC_SW_RST                                             (((REG32(ADR_ALL_SOFTWARE_RESET))                           & 0x00004000 ) >> 14)
#define GET_CO_PROC_ENG_RST                                        (((REG32(ADR_ENG_SOFTWARE_RESET))                           & 0x00000002 ) >> 1)
#define GET_MTX_MISC_ENG_RST                                       (((REG32(ADR_ENG_SOFTWARE_RESET))                           & 0x00000008 ) >> 3)
#define GET_MTX_QUE_ENG_RST                                        (((REG32(ADR_ENG_SOFTWARE_RESET))                           & 0x00000010 ) >> 4)
#define GET_MTX_CHST_ENG_RST                                       (((REG32(ADR_ENG_SOFTWARE_RESET))                           & 0x00000020 ) >> 5)
#define GET_MTX_BCN_ENG_RST                                        (((REG32(ADR_ENG_SOFTWARE_RESET))                           & 0x00000040 ) >> 6)
#define GET_MRX_ENG_RST                                            (((REG32(ADR_ENG_SOFTWARE_RESET))                           & 0x00000080 ) >> 7)
#define GET_AMPDU_ENG_RST                                          (((REG32(ADR_ENG_SOFTWARE_RESET))                           & 0x00000100 ) >> 8)
#define GET_ID_MNG_ENG_RST                                         (((REG32(ADR_ENG_SOFTWARE_RESET))                           & 0x00004000 ) >> 14)
#define GET_MBOX_ENG_RST                                           (((REG32(ADR_ENG_SOFTWARE_RESET))                           & 0x00008000 ) >> 15)
#define GET_SCRT_ENG_RST                                           (((REG32(ADR_ENG_SOFTWARE_RESET))                           & 0x00010000 ) >> 16)
#define GET_MIC_ENG_RST                                            (((REG32(ADR_ENG_SOFTWARE_RESET))                           & 0x00020000 ) >> 17)
#define GET_CO_PROC_CSR_RST                                        (((REG32(ADR_CSR_SOFTWARE_RESET))                           & 0x00000002 ) >> 1)
#define GET_MTX_MISC_CSR_RST                                       (((REG32(ADR_CSR_SOFTWARE_RESET))                           & 0x00000008 ) >> 3)
#define GET_MTX_QUE0_CSR_RST                                       (((REG32(ADR_CSR_SOFTWARE_RESET))                           & 0x00000010 ) >> 4)
#define GET_MTX_QUE1_CSR_RST                                       (((REG32(ADR_CSR_SOFTWARE_RESET))                           & 0x00000020 ) >> 5)
#define GET_MTX_QUE2_CSR_RST                                       (((REG32(ADR_CSR_SOFTWARE_RESET))                           & 0x00000040 ) >> 6)
#define GET_MTX_QUE3_CSR_RST                                       (((REG32(ADR_CSR_SOFTWARE_RESET))                           & 0x00000080 ) >> 7)
#define GET_MTX_QUE4_CSR_RST                                       (((REG32(ADR_CSR_SOFTWARE_RESET))                           & 0x00000100 ) >> 8)
#define GET_MTX_QUE5_CSR_RST                                       (((REG32(ADR_CSR_SOFTWARE_RESET))                           & 0x00000200 ) >> 9)
#define GET_MRX_CSR_RST                                            (((REG32(ADR_CSR_SOFTWARE_RESET))                           & 0x00000400 ) >> 10)
#define GET_AMPDU_CSR_RST                                          (((REG32(ADR_CSR_SOFTWARE_RESET))                           & 0x00000800 ) >> 11)
#define GET_SCRT_CSR_RST                                           (((REG32(ADR_CSR_SOFTWARE_RESET))                           & 0x00002000 ) >> 13)
#define GET_ID_MNG_CSR_RST                                         (((REG32(ADR_CSR_SOFTWARE_RESET))                           & 0x00004000 ) >> 14)
#define GET_MBOX_CSR_RST                                           (((REG32(ADR_CSR_SOFTWARE_RESET))                           & 0x00008000 ) >> 15)
#define GET_HCI_CLK_EN                                             (((REG32(ADR_MAC_CLOCK_ENABLE))                             & 0x00000001 ) >> 0)
#define GET_CO_PROC_CLK_EN                                         (((REG32(ADR_MAC_CLOCK_ENABLE))                             & 0x00000002 ) >> 1)
#define GET_MTX_MISC_CLK_EN                                        (((REG32(ADR_MAC_CLOCK_ENABLE))                             & 0x00000008 ) >> 3)
#define GET_MTX_QUE_CLK_EN                                         (((REG32(ADR_MAC_CLOCK_ENABLE))                             & 0x00000010 ) >> 4)
#define GET_MRX_CLK_EN                                             (((REG32(ADR_MAC_CLOCK_ENABLE))                             & 0x00000020 ) >> 5)
#define GET_AMPDU_CLK_EN                                           (((REG32(ADR_MAC_CLOCK_ENABLE))                             & 0x00000040 ) >> 6)
#define GET_MMU_CLK_EN                                             (((REG32(ADR_MAC_CLOCK_ENABLE))                             & 0x00000080 ) >> 7)
#define GET_ID_MNG_CLK_EN                                          (((REG32(ADR_MAC_CLOCK_ENABLE))                             & 0x00000200 ) >> 9)
#define GET_MBOX_CLK_EN                                            (((REG32(ADR_MAC_CLOCK_ENABLE))                             & 0x00000400 ) >> 10)
#define GET_SCRT_CLK_EN                                            (((REG32(ADR_MAC_CLOCK_ENABLE))                             & 0x00000800 ) >> 11)
#define GET_MIC_CLK_EN                                             (((REG32(ADR_MAC_CLOCK_ENABLE))                             & 0x00001000 ) >> 12)
#define GET_MIB_CLK_EN                                             (((REG32(ADR_MAC_CLOCK_ENABLE))                             & 0x00002000 ) >> 13)
#define GET_HCI_ENG_CLK_EN                                         (((REG32(ADR_MAC_ENGINE_CLOCK_ENABLE))                      & 0x00000001 ) >> 0)
#define GET_CO_PROC_ENG_CLK_EN                                     (((REG32(ADR_MAC_ENGINE_CLOCK_ENABLE))                      & 0x00000002 ) >> 1)
#define GET_MTX_MISC_ENG_CLK_EN                                    (((REG32(ADR_MAC_ENGINE_CLOCK_ENABLE))                      & 0x00000008 ) >> 3)
#define GET_MTX_QUE_ENG_CLK_EN                                     (((REG32(ADR_MAC_ENGINE_CLOCK_ENABLE))                      & 0x00000010 ) >> 4)
#define GET_MRX_ENG_CLK_EN                                         (((REG32(ADR_MAC_ENGINE_CLOCK_ENABLE))                      & 0x00000020 ) >> 5)
#define GET_AMPDU_ENG_CLK_EN                                       (((REG32(ADR_MAC_ENGINE_CLOCK_ENABLE))                      & 0x00000040 ) >> 6)
#define GET_ID_MNG_ENG_CLK_EN                                      (((REG32(ADR_MAC_ENGINE_CLOCK_ENABLE))                      & 0x00001000 ) >> 12)
#define GET_MBOX_ENG_CLK_EN                                        (((REG32(ADR_MAC_ENGINE_CLOCK_ENABLE))                      & 0x00002000 ) >> 13)
#define GET_SCRT_ENG_CLK_EN                                        (((REG32(ADR_MAC_ENGINE_CLOCK_ENABLE))                      & 0x00004000 ) >> 14)
#define GET_MIC_ENG_CLK_EN                                         (((REG32(ADR_MAC_ENGINE_CLOCK_ENABLE))                      & 0x00008000 ) >> 15)
#define GET_CO_PROC_CSR_CLK_EN                                     (((REG32(ADR_MAC_CSR_CLOCK_ENABLE))                         & 0x00000002 ) >> 1)
#define GET_MRX_CSR_CLK_EN                                         (((REG32(ADR_MAC_CSR_CLOCK_ENABLE))                         & 0x00000400 ) >> 10)
#define GET_AMPDU_CSR_CLK_EN                                       (((REG32(ADR_MAC_CSR_CLOCK_ENABLE))                         & 0x00000800 ) >> 11)
#define GET_SCRT_CSR_CLK_EN                                        (((REG32(ADR_MAC_CSR_CLOCK_ENABLE))                         & 0x00002000 ) >> 13)
#define GET_ID_MNG_CSR_CLK_EN                                      (((REG32(ADR_MAC_CSR_CLOCK_ENABLE))                         & 0x00004000 ) >> 14)
#define GET_MBOX_CSR_CLK_EN                                        (((REG32(ADR_MAC_CSR_CLOCK_ENABLE))                         & 0x00008000 ) >> 15)
#define GET_OP_MODE                                                (((REG32(ADR_GLBLE_SET))                                    & 0x00000003 ) >> 0)
#define GET_HT_MODE                                                (((REG32(ADR_GLBLE_SET))                                    & 0x0000000c ) >> 2)
#define GET_QOS_EN                                                 (((REG32(ADR_GLBLE_SET))                                    & 0x00000010 ) >> 4)
#define GET_PB_OFFSET                                              (((REG32(ADR_GLBLE_SET))                                    & 0x0000ff00 ) >> 8)
#define GET_SNIFFER_MODE                                           (((REG32(ADR_GLBLE_SET))                                    & 0x00010000 ) >> 16)
#define GET_DUP_FLT                                                (((REG32(ADR_GLBLE_SET))                                    & 0x00020000 ) >> 17)
#define GET_TX_PKT_RSVD                                            (((REG32(ADR_GLBLE_SET))                                    & 0x001c0000 ) >> 18)
#define GET_AMPDU_SNIFFER                                          (((REG32(ADR_GLBLE_SET))                                    & 0x00200000 ) >> 21)
#define GET_CCMP_H_SEL                                             (((REG32(ADR_GLBLE_SET))                                    & 0x00400000 ) >> 22)
#define GET_LUT_SEL_V2                                             (((REG32(ADR_GLBLE_SET))                                    & 0x00800000 ) >> 23)
#define GET_HDR_KEY_ID_APPEND                                      (((REG32(ADR_GLBLE_SET))                                    & 0x01000000 ) >> 24)
#define GET_DECRYPT_BIT_APPEND                                     (((REG32(ADR_GLBLE_SET))                                    & 0x02000000 ) >> 25)
#define GET_REASON_TRAP0                                           (((REG32(ADR_REASON_TRAP0))                                 & 0xffffffff ) >> 0)
#define GET_REASON_TRAP1                                           (((REG32(ADR_REASON_TRAP1))                                 & 0xffffffff ) >> 0)
#define GET_BSSID_31_0                                             (((REG32(ADR_BSSID_0))                                      & 0xffffffff ) >> 0)
#define GET_BSSID_47_32                                            (((REG32(ADR_BSSID_1))                                      & 0x0000ffff ) >> 0)
#define GET_STA_MAC_31_0                                           (((REG32(ADR_STA_MAC_0))                                    & 0xffffffff ) >> 0)
#define GET_STA_MAC_47_32                                          (((REG32(ADR_STA_MAC_1))                                    & 0x0000ffff ) >> 0)
#define GET_PAIR_SCRT                                              (((REG32(ADR_SCRT_SET))                                     & 0x00000007 ) >> 0)
#define GET_GRP_SCRT                                               (((REG32(ADR_SCRT_SET))                                     & 0x00000038 ) >> 3)
#define GET_SCRT_PKT_ID                                            (((REG32(ADR_SCRT_SET))                                     & 0x00001fc0 ) >> 6)
#define GET_SCRT_RPLY_IGNORE                                       (((REG32(ADR_SCRT_SET))                                     & 0x00010000 ) >> 16)
#define GET_SCRT_STATE                                             (((REG32(ADR_SCRT_STATE))                                   & 0x0000000f ) >> 0)
#define GET_BSSID1_31_0                                            (((REG32(ADR_BSSID1_0))                                     & 0xffffffff ) >> 0)
#define GET_BSSID1_47_32                                           (((REG32(ADR_BSSID1_1))                                     & 0x0000ffff ) >> 0)
#define GET_STA_MAC1_31_0                                          (((REG32(ADR_STA_MAC1_0))                                   & 0xffffffff ) >> 0)
#define GET_STA_MAC1_47_32                                         (((REG32(ADR_STA_MAC1_1))                                   & 0x0000ffff ) >> 0)
#define GET_OP_MODE1                                               (((REG32(ADR_OP_MODE1))                                     & 0x00000003 ) >> 0)
#define GET_MAC_TIMESTAMP_ENABLE                                   (((REG32(ADR_MAC_TIMESTAMP_CFG))                            & 0x00000001 ) >> 0)
#define GET_MAC_TIMESTAMP_L                                        (((REG32(ADR_MAC_TIMESTAMP_L_RO_OVERWRITE))                 & 0xffffffff ) >> 0)
#define GET_MAC_TIMESTAMP_U                                        (((REG32(ADR_MAC_TIMESTAMP_U_RO_OVERWRITE))                 & 0xffffffff ) >> 0)
#define GET_ROLE0_BEACON_TBTT_TIMER_ENABLE                         (((REG32(ADR_BEACON_TIMER_ROLE0_CFG))                       & 0x00000001 ) >> 0)
#define GET_ROLE0_BEACON_SENDER                                    (((REG32(ADR_BEACON_TIMER_ROLE0_CFG))                       & 0x00000002 ) >> 1)
#define GET_ROLE0_BEACON_TBTT_IN_TU                                (((REG32(ADR_BEACON_TIMER_ROLE0_TBTT))                      & 0x0000ffff ) >> 0)
#define GET_RO_ROLE0_BEACON_TBTT_TIMER_COUNT                       (((REG32(ADR_BEACON_TIMER_ROLE0_TBTT))                      & 0xffff0000 ) >> 16)
#define GET_ROLE0_BEACON_TBTT_TIMER_ALIGN                          (((REG32(ADR_BEACON_TIMER_ROLE0_TIME_ALIGN))                & 0x00000001 ) >> 0)
#define GET_ROLE1_BEACON_TBTT_TIMER_ENABLE                         (((REG32(ADR_BEACON_TIMER_ROLE1_CFG))                       & 0x00000001 ) >> 0)
#define GET_ROLE1_BEACON_SENDER                                    (((REG32(ADR_BEACON_TIMER_ROLE1_CFG))                       & 0x00000002 ) >> 1)
#define GET_ROLE1_BEACON_TBTT_IN_TU                                (((REG32(ADR_BEACON_TIMER_ROLE1_TBTT))                      & 0x0000ffff ) >> 0)
#define GET_RO_ROLE1_BEACON_TBTT_TIMER_COUNT                       (((REG32(ADR_BEACON_TIMER_ROLE1_TBTT))                      & 0xffff0000 ) >> 16)
#define GET_ROLE1_BEACON_TBTT_TIMER_ALIGN                          (((REG32(ADR_BEACON_TIMER_ROLE1_TIME_ALIGN))                & 0x00000001 ) >> 0)
#define GET_WMTPVAL_WIFI_RX_IDLE                                   (((REG32(ADR_WMTP_VALCONF_0))                               & 0x000000ff ) >> 0)
#define GET_WMTPVAL_OVERWRITE_ASRXIDLE_ENABLE                      (((REG32(ADR_WMTP_VALCONF_0))                               & 0x80000000 ) >> 31)
#define GET_WMTPVAL_WIFI_RX_CHECKING                               (((REG32(ADR_WMTP_VALCONF_1))                               & 0x0000ff00 ) >> 8)
#define GET_WMTPVAL_WIFI_RX_IDLE_WAIT_RESPONSE                     (((REG32(ADR_WMTP_VALCONF_1))                               & 0x00ff0000 ) >> 16)
#define GET_WMTPVAL_WIFI_RX_IDLE_WAIT_VITAL                        (((REG32(ADR_WMTP_VALCONF_1))                               & 0xff000000 ) >> 24)
#define GET_WMTPVAL_WIFI_RX_ELSE                                   (((REG32(ADR_WMTP_VALCONF_2))                               & 0x000000ff ) >> 0)
#define GET_WMTPVAL_WIFI_RX_WANTED                                 (((REG32(ADR_WMTP_VALCONF_2))                               & 0x0000ff00 ) >> 8)
#define GET_WMTPVAL_WIFI_RX_RESPONSE                               (((REG32(ADR_WMTP_VALCONF_2))                               & 0x00ff0000 ) >> 16)
#define GET_WMTPVAL_WIFI_RX_VITAL                                  (((REG32(ADR_WMTP_VALCONF_2))                               & 0xff000000 ) >> 24)
#define GET_WMTPVAL_WIFI_TX_NORMAL                                 (((REG32(ADR_WMTP_VALCONF_3))                               & 0x000000ff ) >> 0)
#define GET_WMTPVAL_WIFI_TX_RESPONSE                               (((REG32(ADR_WMTP_VALCONF_3))                               & 0x0000ff00 ) >> 8)
#define GET_WMTPVAL_WIFI_TX_VITAL                                  (((REG32(ADR_WMTP_VALCONF_3))                               & 0x00ff0000 ) >> 16)
#define GET_BTCX_MAC_RX_EXTEND_VAL                                 (((REG32(ADR_BTCX_WIFI_RX_EXTEND))                          & 0x0000ffff ) >> 0)
#define GET_BTCX_MAC_RX_EXTEND_EN                                  (((REG32(ADR_BTCX_WIFI_RX_EXTEND))                          & 0x00010000 ) >> 16)
#define GET_BTCX_MAC_EDCCA_EXTEND_EN                               (((REG32(ADR_BTCX_WIFI_RX_EXTEND))                          & 0x00020000 ) >> 17)
#define GET_WMTP_AUTOPROMOTE_TX_BEACON                             (((REG32(ADR_WMTP_OPTION_0))                                & 0x00000001 ) >> 0)
#define GET_WMTP_FORPTA_TXCTS2SELF                                 (((REG32(ADR_WMTP_OPTION_0))                                & 0x00000002 ) >> 1)
#define GET_WMTP_ROLE0_BEACON_RX_LOSS_TOLERANCE_ENABLE             (((REG32(ADR_WMTP_OPTION_0))                                & 0x00000010 ) >> 4)
#define GET_WMTP_ROLE0_BEACON_RX_LOSS_TOLERANCE_NUM                (((REG32(ADR_WMTP_OPTION_0))                                & 0x00003f00 ) >> 8)
#define GET_WMTP_ROLE1_BEACON_RX_LOSS_TOLERANCE_ENABLE             (((REG32(ADR_WMTP_OPTION_0))                                & 0x00100000 ) >> 20)
#define GET_WMTP_ROLE1_BEACON_RX_LOSS_TOLERANCE_NUM                (((REG32(ADR_WMTP_OPTION_0))                                & 0x3f000000 ) >> 24)
#define GET_WMTP_BIST_MANUAL_ENABLE                                (((REG32(ADR_WMTP_DBG_0))                                   & 0x00000001 ) >> 0)
#define GET_WMTP_BIST_MANUAL_WIFI_MODE                             (((REG32(ADR_WMTP_DBG_0))                                   & 0x000001f0 ) >> 4)
#define GET_WMTP_FORCE_WIFI_EN                                     (((REG32(ADR_WMTP_MISC))                                    & 0x00000001 ) >> 0)
#define GET_BLE_HALT_WIFI_MODE                                     (((REG32(ADR_WMTP_MISC))                                    & 0x00000002 ) >> 1)
#define GET_MACTRXTOWMTP_WIFI_RX_IDLE                              (((REG32(ADR_WMTP_WIFI_STATE_RO))                           & 0x00000001 ) >> 0)
#define GET_MACTRXTOWMTP_WIFI_RX_IDLE_WAIT_VITAL                   (((REG32(ADR_WMTP_WIFI_STATE_RO))                           & 0x00000002 ) >> 1)
#define GET_MACTRXTOWMTP_WIFI_RX_IDLE_WAIT_RESPONSE                (((REG32(ADR_WMTP_WIFI_STATE_RO))                           & 0x00000004 ) >> 2)
#define GET_MACTRXTOWMTP_WIFI_RX_CHECKING                          (((REG32(ADR_WMTP_WIFI_STATE_RO))                           & 0x00000008 ) >> 3)
#define GET_MACTRXTOWMTP_WIFI_RX_VITAL                             (((REG32(ADR_WMTP_WIFI_STATE_RO))                           & 0x00000010 ) >> 4)
#define GET_MACTRXTOWMTP_WIFI_RX_RESPONSE                          (((REG32(ADR_WMTP_WIFI_STATE_RO))                           & 0x00000020 ) >> 5)
#define GET_MACTRXTOWMTP_WIFI_RX_WANTED                            (((REG32(ADR_WMTP_WIFI_STATE_RO))                           & 0x00000040 ) >> 6)
#define GET_MACTRXTOWMTP_WIFI_RX_ELSE                              (((REG32(ADR_WMTP_WIFI_STATE_RO))                           & 0x00000080 ) >> 7)
#define GET_MACTRXTOWMTP_WIFI_TX_VITAL                             (((REG32(ADR_WMTP_WIFI_STATE_RO))                           & 0x00000100 ) >> 8)
#define GET_MACTRXTOWMTP_WIFI_TX_RESPONSE                          (((REG32(ADR_WMTP_WIFI_STATE_RO))                           & 0x00000200 ) >> 9)
#define GET_MACTRXTOWMTP_WIFI_TX_NORMAL                            (((REG32(ADR_WMTP_WIFI_STATE_RO))                           & 0x00000400 ) >> 10)
#define GET_WMTPTOPTA_WIFI_PRIORITY                                (((REG32(ADR_WMTP_PTAIF_RO))                                & 0x000000ff ) >> 0)
#define GET_PTATOWMTP_BT_BUSY                                      (((REG32(ADR_WMTP_PTAIF_RO))                                & 0x00000100 ) >> 8)
#define GET_PTATOWMTP_WIFI_GRANT                                   (((REG32(ADR_WMTP_PTAIF_RO))                                & 0x00000200 ) >> 9)
#define GET_PTATOWMTP_WIFI_RF_READY                                (((REG32(ADR_WMTP_PTAIF_RO))                                & 0x00000400 ) >> 10)
#define GET_PTATOWMTP_WIFI_RX_ABORT_INT                            (((REG32(ADR_WMTP_PTAIF_RO))                                & 0x00000800 ) >> 11)
#define GET_PTATOWMTP_WIFI_TX_ABORT_INT                            (((REG32(ADR_WMTP_PTAIF_RO))                                & 0x00001000 ) >> 12)
#define GET_WMTPTOPTA_WIFI_RX                                      (((REG32(ADR_WMTP_PTAIF_RO))                                & 0x00002000 ) >> 13)
#define GET_WMTPTOPTA_WIFI_TX                                      (((REG32(ADR_WMTP_PTAIF_RO))                                & 0x00004000 ) >> 14)
#define GET_PTATOWMTP_CURRENT_BT_END_TIME                          (((REG32(ADR_WMTP_PTAIF_RO))                                & 0x0fff0000 ) >> 16)
#define GET_SCRT_BIP_EXCEPTION                                     (((REG32(ADR_PMF_SETTING))                                  & 0x00000001 ) >> 0)
#define GET_PMF_MODE                                               (((REG32(ADR_PMF_SETTING))                                  & 0x00000002 ) >> 1)
#define GET_BT_COEXIST_EN                                          (((REG32(ADR_BTCX_MODE_SEL))                                & 0x00000001 ) >> 0)
#define GET_BT_ONLY_MODE                                           (((REG32(ADR_BTCX_MODE_SEL))                                & 0x00000002 ) >> 1)
#define GET_BTCX_MODE                                              (((REG32(ADR_BTCX_MODE_SEL))                                & 0x00000070 ) >> 4)
#define GET_BT_PTI_BIT_NUM                                         (((REG32(ADR_BTCX_MODE_SEL))                                & 0x00000100 ) >> 8)
#define GET_BTCX_WIFI_PAD_BIT_SEL                                  (((REG32(ADR_BTCX_MODE_SEL))                                & 0x00001000 ) >> 12)
#define GET_ANT_SW_MANUAL_EN                                       (((REG32(ADR_ANT_SW_CTRL))                                  & 0x00000001 ) >> 0)
#define GET_MANUL_SW_WL_TX                                         (((REG32(ADR_ANT_SW_CTRL))                                  & 0x00000002 ) >> 1)
#define GET_MANUL_SW_WL_RX                                         (((REG32(ADR_ANT_SW_CTRL))                                  & 0x00000004 ) >> 2)
#define GET_MANUL_SW_BT                                            (((REG32(ADR_ANT_SW_CTRL))                                  & 0x00000008 ) >> 3)
#define GET_WIFI_TX_SW_POL                                         (((REG32(ADR_ANT_SW_CTRL))                                  & 0x00000010 ) >> 4)
#define GET_WIFI_RX_SW_POL                                         (((REG32(ADR_ANT_SW_CTRL))                                  & 0x00000020 ) >> 5)
#define GET_BT_SW_POL                                              (((REG32(ADR_ANT_SW_CTRL))                                  & 0x00000040 ) >> 6)
#define GET_SWITCH_1P2T_EN                                         (((REG32(ADR_ANT_SW_CTRL))                                  & 0x00000080 ) >> 7)
#define GET_BT_IN_PROCESS_POL                                      (((REG32(ADR_ANT_SW_CTRL))                                  & 0x00000100 ) >> 8)
#define GET_BT_TX_POL                                              (((REG32(ADR_ANT_SW_CTRL))                                  & 0x00000200 ) >> 9)
#define GET_BT_RX_POL                                              (((REG32(ADR_ANT_SW_CTRL))                                  & 0x00000400 ) >> 10)
#define GET_WIFI_TX_POL                                            (((REG32(ADR_ANT_SW_CTRL))                                  & 0x00000800 ) >> 11)
#define GET_WIFI_RX_POL                                            (((REG32(ADR_ANT_SW_CTRL))                                  & 0x00001000 ) >> 12)
#define GET_BT_PTI0_POL                                            (((REG32(ADR_ANT_SW_CTRL))                                  & 0x00002000 ) >> 13)
#define GET_BT_PTI1_POL                                            (((REG32(ADR_ANT_SW_CTRL))                                  & 0x00004000 ) >> 14)
#define GET_BT_PTI2_POL                                            (((REG32(ADR_ANT_SW_CTRL))                                  & 0x00008000 ) >> 15)
#define GET_BT_PTI3_POL                                            (((REG32(ADR_ANT_SW_CTRL))                                  & 0x00010000 ) >> 16)
#define GET_DUAL_ANTENNA_EN                                        (((REG32(ADR_DUAL_ANT_SET))                                 & 0x00000001 ) >> 0)
#define GET_DUAL_ANT_ABORT_SEL                                     (((REG32(ADR_DUAL_ANT_SET))                                 & 0x000000f0 ) >> 4)
#define GET_ANT_WLAN_TX_SWITCH                                     (((REG32(ADR_ANT_SW_STATUS))                                & 0x00000001 ) >> 0)
#define GET_ANT_WLAN_RX_SWITCH                                     (((REG32(ADR_ANT_SW_STATUS))                                & 0x00000002 ) >> 1)
#define GET_ANT_BT_SWITCH                                          (((REG32(ADR_ANT_SW_STATUS))                                & 0x00000004 ) >> 2)
#define GET_WIFI_GRANT                                             (((REG32(ADR_ANT_SW_STATUS))                                & 0x00000010 ) >> 4)
#define GET_BT_GRANT                                               (((REG32(ADR_ANT_SW_STATUS))                                & 0x00000020 ) >> 5)
#define GET_WIFI_REQ_MSK                                           (((REG32(ADR_BCTX_INTERFACE_SET0))                          & 0x00000003 ) >> 0)
#define GET_BT_REQ_MSK                                             (((REG32(ADR_BCTX_INTERFACE_SET0))                          & 0x00000030 ) >> 4)
#define GET_FORCE_USE_BT                                           (((REG32(ADR_BCTX_INTERFACE_SET0))                          & 0x00000300 ) >> 8)
#define GET_FORCE_USE_WIFI                                         (((REG32(ADR_BCTX_INTERFACE_SET0))                          & 0x00003000 ) >> 12)
#define GET_BT_WIFI_PRI_EQUAL_SEL                                  (((REG32(ADR_BCTX_INTERFACE_SET0))                          & 0x00010000 ) >> 16)
#define GET_PRI_CHANGE_IMM_EN                                      (((REG32(ADR_BCTX_INTERFACE_SET0))                          & 0x00100000 ) >> 20)
#define GET_BT_PRI_WEIGHT_BASE                                     (((REG32(ADR_PTA_PRI_WEIGHT_SET0))                          & 0x0000003f ) >> 0)
#define GET_WIFI_PRI_WEIGHT_BASE                                   (((REG32(ADR_PTA_PRI_WEIGHT_SET0))                          & 0x00003f00 ) >> 8)
#define GET_EXT_BT_PRI_WEIGHT                                      (((REG32(ADR_PTA_PRI_WEIGHT_SET0))                          & 0x003f0000 ) >> 16)
#define GET_FW_BT_HIGH_PRI_WEIGHT                                  (((REG32(ADR_PTA_PRI_WEIGHT_SET1))                          & 0x0000003f ) >> 0)
#define GET_FW_WIFI_HIGH_PRI_WEIGHT                                (((REG32(ADR_PTA_PRI_WEIGHT_SET1))                          & 0x00003f00 ) >> 8)
#define GET_WIFI_PRI_WEIGHT                                        (((REG32(ADR_PTA_PRI_WEIGHT_STATUS))                        & 0x000000ff ) >> 0)
#define GET_BT_PRI_WEIGHT                                          (((REG32(ADR_PTA_PRI_WEIGHT_STATUS))                        & 0x0000ff00 ) >> 8)
#define GET_BT_3WIRE_PRI_SMP_TIME                                  (((REG32(ADR_BTCX_3WIRE_SET))                               & 0x000000ff ) >> 0)
#define GET_BT_3WIRE_STA_SMP_TIME                                  (((REG32(ADR_BTCX_3WIRE_SET))                               & 0x0000ff00 ) >> 8)
#define GET_BT_HIGH_PRI_PERIOD_SEL                                 (((REG32(ADR_BT_HIGH_PRI_PERIOD))                           & 0x00000003 ) >> 0)
#define GET_BTCX_AUTO_HIGH_DUTY_EN                                 (((REG32(ADR_BT_HIGH_PRI_PERIOD))                           & 0x00000010 ) >> 4)
#define GET_BT_AUTO_HIGH_PRI_PERIOD                                (((REG32(ADR_BTCX_AUTO_HIGH_DUTY_SET0))                     & 0xffffffff ) >> 0)
#define GET_WIFI_AUTO_HIGH_PRI_PERIOD                              (((REG32(ADR_BTCX_AUTO_HIGH_DUTY_SET1))                     & 0xffffffff ) >> 0)
#define GET_BTCX_SCHEDULE_SEED1                                    (((REG32(ADR_BTCX_SCHEDULE_SEED))                           & 0x000000ff ) >> 0)
#define GET_BTCX_SCHEDULE_SEED2                                    (((REG32(ADR_BTCX_SCHEDULE_SEED))                           & 0x00ff0000 ) >> 16)
#define GET_BT_3WIRE_REQ                                           (((REG32(ADR_BTCX_3WIRE_INFO))                              & 0x00000001 ) >> 0)
#define GET_BT_3WIRE_PRI                                           (((REG32(ADR_BTCX_3WIRE_INFO))                              & 0x00000002 ) >> 1)
#define GET_BT_3WIRE_WLAN_ACT                                      (((REG32(ADR_BTCX_3WIRE_INFO))                              & 0x00000004 ) >> 2)
#define GET_BT_3WIRE_TX                                            (((REG32(ADR_BTCX_3WIRE_INFO))                              & 0x00000008 ) >> 3)
#define GET_BT_3WIRE_RX                                            (((REG32(ADR_BTCX_3WIRE_INFO))                              & 0x00000010 ) >> 4)
#define GET_BT_REQ_CNT_NOT_EQ                                      (((REG32(ADR_BTCX_3WIRE_INFO))                              & 0x00000020 ) >> 5)
#define GET_WIFI_CNT                                               (((REG32(ADR_BTCX_TRANS_COUNT1))                            & 0x0000ffff ) >> 0)
#define GET_BT_CNT                                                 (((REG32(ADR_BTCX_TRANS_COUNT1))                            & 0xffff0000 ) >> 16)
#define GET_BT_TX_CNT                                              (((REG32(ADR_BTCX_TRANS_COUNT2))                            & 0x0000ffff ) >> 0)
#define GET_BT_RX_CNT                                              (((REG32(ADR_BTCX_TRANS_COUNT2))                            & 0xffff0000 ) >> 16)
#define GET_WIFI_TX_CNT                                            (((REG32(ADR_BTCX_TRANS_COUNT3))                            & 0x0000ffff ) >> 0)
#define GET_WIFI_RX_CNT                                            (((REG32(ADR_BTCX_TRANS_COUNT3))                            & 0xffff0000 ) >> 16)
#define GET_BT_BREAK_WIFI_CNT                                      (((REG32(ADR_BTCX_TRANS_COUNT4))                            & 0x0000ffff ) >> 0)
#define GET_WIFI_BREAK_BT_CNT                                      (((REG32(ADR_BTCX_TRANS_COUNT4))                            & 0xffff0000 ) >> 16)
#define GET_BTCX_TRANS_CNT_EN                                      (((REG32(ADR_BTCX_TRANS_COUNT_CLR))                         & 0x00000001 ) >> 0)
#define GET_WIFI_CNT_CLR                                           (((REG32(ADR_BTCX_TRANS_COUNT_CLR))                         & 0x00000010 ) >> 4)
#define GET_BT_CNT_CLR                                             (((REG32(ADR_BTCX_TRANS_COUNT_CLR))                         & 0x00000020 ) >> 5)
#define GET_BT_TX_CNT_CLR                                          (((REG32(ADR_BTCX_TRANS_COUNT_CLR))                         & 0x00000040 ) >> 6)
#define GET_BT_RX_CNT_CLR                                          (((REG32(ADR_BTCX_TRANS_COUNT_CLR))                         & 0x00000080 ) >> 7)
#define GET_WIFI_TX_CNT_CLR                                        (((REG32(ADR_BTCX_TRANS_COUNT_CLR))                         & 0x00000100 ) >> 8)
#define GET_WIFI_RX_CNT_CLR                                        (((REG32(ADR_BTCX_TRANS_COUNT_CLR))                         & 0x00000200 ) >> 9)
#define GET_BT_BREAK_WIFI_CNT_CLR                                  (((REG32(ADR_BTCX_TRANS_COUNT_CLR))                         & 0x00000400 ) >> 10)
#define GET_WIFI_BREAK_BT_CNT_CLR                                  (((REG32(ADR_BTCX_TRANS_COUNT_CLR))                         & 0x00000800 ) >> 11)
#define GET_BT_REQ_CNT_CLR                                         (((REG32(ADR_BTCX_TRANS_COUNT_CLR))                         & 0x00001000 ) >> 12)
#define GET_BT_REQ_NOT_GRANT_CNT_CLR                               (((REG32(ADR_BTCX_TRANS_COUNT_CLR))                         & 0x00002000 ) >> 13)
#define GET_BT_3WIRE_EXT_REQ_CNT_CLR                               (((REG32(ADR_BTCX_TRANS_COUNT_CLR))                         & 0x00004000 ) >> 14)
#define GET_BT_REQ_CNT_NOT_EQ_CLR                                  (((REG32(ADR_BTCX_TRANS_COUNT_CLR))                         & 0x00008000 ) >> 15)
#define GET_BTCX_BAND_SMP_CNT_EN                                   (((REG32(ADR_BTCX_BAND_CNT0))                               & 0x00000001 ) >> 0)
#define GET_BTCX_BAND_SMP_CNT_CLR                                  (((REG32(ADR_BTCX_BAND_CNT0))                               & 0x00000010 ) >> 4)
#define GET_BTCX_BAND_SMP_TIME_RANGE                               (((REG32(ADR_BTCX_BAND_CNT1))                               & 0xffffffff ) >> 0)
#define GET_BTCX_BAND_SMP_TICK_TIME                                (((REG32(ADR_BTCX_BAND_CNT2))                               & 0x0000ffff ) >> 0)
#define GET_CURR_BTCX_BAND_SMP_TIME                                (((REG32(ADR_BTCX_BAND_CNT3))                               & 0xffffffff ) >> 0)
#define GET_BTCX_BAND_SMP_BT_CNT                                   (((REG32(ADR_BTCX_BAND_CNT4))                               & 0xffffffff ) >> 0)
#define GET_BTCX_BAND_SMP_WIFI_CNT                                 (((REG32(ADR_BTCX_BAND_CNT5))                               & 0xffffffff ) >> 0)
#define GET_BTCX_BAND_SMP_NO_CONN_CNT                              (((REG32(ADR_BTCX_BAND_CNT6))                               & 0xffffffff ) >> 0)
#define GET_BT_REQ_CNT                                             (((REG32(ADR_BTCX_TRANS_COUNT5))                            & 0x0000ffff ) >> 0)
#define GET_BT_REQ_NOT_GRANT_CNT                                   (((REG32(ADR_BTCX_TRANS_COUNT5))                            & 0xffff0000 ) >> 16)
#define GET_BT_LONG_REQ_DET_EN                                     (((REG32(ADR_BTCX_LONG_REQ_DET))                            & 0x00000001 ) >> 0)
#define GET_BT_LONG_REQ_MASK                                       (((REG32(ADR_BTCX_LONG_REQ_DET))                            & 0x00000002 ) >> 1)
#define GET_BT_LONG_REQ_MASK_CLR                                   (((REG32(ADR_BTCX_LONG_REQ_DET))                            & 0x00000004 ) >> 2)
#define GET_BT_LONG_REQ_TIMER                                      (((REG32(ADR_BTCX_LONG_REQ_DET))                            & 0x00000ff0 ) >> 4)
#define GET_CURR_BT_LONG_REQ_TIME                                  (((REG32(ADR_BTCX_LONG_REQ_DET))                            & 0x00ff0000 ) >> 16)
#define GET_BTCX_PAD_DEBOUNCE_EN                                   (((REG32(ADR_BTCX_PAD_DEB))                                 & 0x00000001 ) >> 0)
#define GET_BTCX_PAD_DEB_LOW_THD                                   (((REG32(ADR_BTCX_PAD_DEB))                                 & 0x0000ff00 ) >> 8)
#define GET_BTCX_PAD_DEB_HIGH_THD                                  (((REG32(ADR_BTCX_PAD_DEB))                                 & 0x00ff0000 ) >> 16)
#define GET_BT_REQ_BREAK_DET_EN                                    (((REG32(ADR_BTCX_BT_REQ_BREAK_DET))                        & 0x00000001 ) >> 0)
#define GET_BT_3WIRE_EXT_REQ_CNT                                   (((REG32(ADR_BT_3WIRE_REQ_CNT))                             & 0x0000ffff ) >> 0)
#define GET_G0_PKT_CLS_MIB_EN                                      (((REG32(ADR_MIB_EN))                                       & 0x00000004 ) >> 2)
#define GET_G0_PKT_CLS_ONGOING                                     (((REG32(ADR_MIB_EN))                                       & 0x00000008 ) >> 3)
#define GET_G1_PKT_CLS_MIB_EN                                      (((REG32(ADR_MIB_EN))                                       & 0x00000010 ) >> 4)
#define GET_G1_PKT_CLS_ONGOING                                     (((REG32(ADR_MIB_EN))                                       & 0x00000020 ) >> 5)
#define GET_Q0_PKT_CLS_MIB_EN                                      (((REG32(ADR_MIB_EN))                                       & 0x00000040 ) >> 6)
#define GET_Q0_PKT_CLS_ONGOING                                     (((REG32(ADR_MIB_EN))                                       & 0x00000080 ) >> 7)
#define GET_Q1_PKT_CLS_MIB_EN                                      (((REG32(ADR_MIB_EN))                                       & 0x00000100 ) >> 8)
#define GET_Q1_PKT_CLS_ONGOING                                     (((REG32(ADR_MIB_EN))                                       & 0x00000200 ) >> 9)
#define GET_Q2_PKT_CLS_MIB_EN                                      (((REG32(ADR_MIB_EN))                                       & 0x00000400 ) >> 10)
#define GET_Q2_PKT_CLS_ONGOING                                     (((REG32(ADR_MIB_EN))                                       & 0x00000800 ) >> 11)
#define GET_Q3_PKT_CLS_MIB_EN                                      (((REG32(ADR_MIB_EN))                                       & 0x00001000 ) >> 12)
#define GET_Q3_PKT_CLS_ONGOING                                     (((REG32(ADR_MIB_EN))                                       & 0x00002000 ) >> 13)
#define GET_SCRT_PKT_CLS_MIB_EN                                    (((REG32(ADR_MIB_EN))                                       & 0x00004000 ) >> 14)
#define GET_SCRT_PKT_CLS_ONGOING                                   (((REG32(ADR_MIB_EN))                                       & 0x00008000 ) >> 15)
#define GET_MISC_PKT_CLS_MIB_EN                                    (((REG32(ADR_MIB_EN))                                       & 0x00010000 ) >> 16)
#define GET_MISC_PKT_CLS_ONGOING                                   (((REG32(ADR_MIB_EN))                                       & 0x00020000 ) >> 17)
#define GET_MTX_WSID0_SUCC                                         (((REG32(ADR_MTX_WSID0_SUCC))                               & 0x0000ffff ) >> 0)
#define GET_MTX_WSID0_FRM                                          (((REG32(ADR_MTX_WSID0_FRM))                                & 0x0000ffff ) >> 0)
#define GET_MTX_WSID0_RETRY                                        (((REG32(ADR_MTX_WSID0_RETRY))                              & 0x0000ffff ) >> 0)
#define GET_MTX_WSID0_TOTAL                                        (((REG32(ADR_MTX_WSID0_TOTAL))                              & 0x0000ffff ) >> 0)
#define GET_MTX_GRP                                                (((REG32(ADR_MTX_GROUP))                                    & 0x000fffff ) >> 0)
#define GET_MTX_FAIL                                               (((REG32(ADR_MTX_FAIL))                                     & 0x0000ffff ) >> 0)
#define GET_MTX_RETRY                                              (((REG32(ADR_MTX_RETRY))                                    & 0x000fffff ) >> 0)
#define GET_MTX_MULTI_RETRY                                        (((REG32(ADR_MTX_MULTI_RETRY))                              & 0x000fffff ) >> 0)
#define GET_MTX_RTS_SUCC                                           (((REG32(ADR_MTX_RTS_SUCCESS))                              & 0x0000ffff ) >> 0)
#define GET_MTX_RTS_FAIL                                           (((REG32(ADR_MTX_RTS_FAIL))                                 & 0x0000ffff ) >> 0)
#define GET_MTX_ACK_FAIL                                           (((REG32(ADR_MTX_ACK_FAIL))                                 & 0x0000ffff ) >> 0)
#define GET_MTX_FRM                                                (((REG32(ADR_MTX_FRM))                                      & 0x000fffff ) >> 0)
#define GET_MTX_ACK_TX                                             (((REG32(ADR_MTX_ACK_TX))                                   & 0x0000ffff ) >> 0)
#define GET_MTX_CTS_TX                                             (((REG32(ADR_MTX_CTS_TX))                                   & 0x0000ffff ) >> 0)
#define GET_MRX_DUP                                                (((REG32(ADR_MRX_DUP_FRM))                                  & 0x0000ffff ) >> 0)
#define GET_MRX_FRG                                                (((REG32(ADR_MRX_FRG_FRM))                                  & 0x000fffff ) >> 0)
#define GET_MRX_GRP                                                (((REG32(ADR_MRX_GROUP_FRM))                                & 0x000fffff ) >> 0)
#define GET_MRX_FCS_ERR                                            (((REG32(ADR_MRX_FCS_ERR))                                  & 0x0000ffff ) >> 0)
#define GET_MRX_FCS_SUC                                            (((REG32(ADR_MRX_FCS_SUCC))                                 & 0x0000ffff ) >> 0)
#define GET_MRX_MISS                                               (((REG32(ADR_MRX_MISS))                                     & 0x0000ffff ) >> 0)
#define GET_MRX_ALC_FAIL                                           (((REG32(ADR_MRX_ALC_FAIL))                                 & 0x0000ffff ) >> 0)
#define GET_MRX_DAT_NTF                                            (((REG32(ADR_MRX_DAT_NTF))                                  & 0x0000ffff ) >> 0)
#define GET_MRX_RTS_NTF                                            (((REG32(ADR_MRX_RTS_NTF))                                  & 0x0000ffff ) >> 0)
#define GET_MRX_CTS_NTF                                            (((REG32(ADR_MRX_CTS_NTF))                                  & 0x0000ffff ) >> 0)
#define GET_MRX_ACK_NTF                                            (((REG32(ADR_MRX_ACK_NTF))                                  & 0x0000ffff ) >> 0)
#define GET_MRX_BA_NTF                                             (((REG32(ADR_MRX_BA_NTF))                                   & 0x0000ffff ) >> 0)
#define GET_MRX_DATA_NTF                                           (((REG32(ADR_MRX_DATA_NTF))                                 & 0x0000ffff ) >> 0)
#define GET_MRX_MNG_NTF                                            (((REG32(ADR_MRX_MNG_NTF))                                  & 0x0000ffff ) >> 0)
#define GET_MRX_DAT_CRC_NTF                                        (((REG32(ADR_MRX_DAT_CRC_NTF))                              & 0x0000ffff ) >> 0)
#define GET_MRX_BAR_NTF                                            (((REG32(ADR_MRX_BAR_NTF))                                  & 0x0000ffff ) >> 0)
#define GET_MRX_MB_MISS                                            (((REG32(ADR_MRX_MB_MISS))                                  & 0x0000ffff ) >> 0)
#define GET_MRX_NIDLE_MISS                                         (((REG32(ADR_MRX_NIDLE_MISS))                               & 0x0000ffff ) >> 0)
#define GET_MRX_CSR_NTF                                            (((REG32(ADR_MRX_CSR_NTF))                                  & 0x0000ffff ) >> 0)
#define GET_DBG_Q0_SUCC                                            (((REG32(ADR_DBG_Q0_FRM_SUCCESS))                           & 0x0000ffff ) >> 0)
#define GET_DBG_Q0_FAIL                                            (((REG32(ADR_DBG_Q0_FRM_FAIL))                              & 0x0000ffff ) >> 0)
#define GET_DBG_Q0_ACK_SUCC                                        (((REG32(ADR_DBG_Q0_ACK_SUCCESS))                           & 0x0000ffff ) >> 0)
#define GET_DBG_Q0_ACK_FAIL                                        (((REG32(ADR_DBG_Q0_ACK_FAIL))                              & 0x0000ffff ) >> 0)
#define GET_DBG_Q1_SUCC                                            (((REG32(ADR_DBG_Q1_FRM_SUCCESS))                           & 0x0000ffff ) >> 0)
#define GET_DBG_Q1_FAIL                                            (((REG32(ADR_DBG_Q1_FRM_FAIL))                              & 0x0000ffff ) >> 0)
#define GET_DBG_Q1_ACK_SUCC                                        (((REG32(ADR_DBG_Q1_ACK_SUCCESS))                           & 0x0000ffff ) >> 0)
#define GET_DBG_Q1_ACK_FAIL                                        (((REG32(ADR_DBG_Q1_ACK_FAIL))                              & 0x0000ffff ) >> 0)
#define GET_DBG_Q2_SUCC                                            (((REG32(ADR_DBG_Q2_FRM_SUCCESS))                           & 0x0000ffff ) >> 0)
#define GET_DBG_Q2_FAIL                                            (((REG32(ADR_DBG_Q2_FRM_FAIL))                              & 0x0000ffff ) >> 0)
#define GET_DBG_Q2_ACK_SUCC                                        (((REG32(ADR_DBG_Q2_ACK_SUCCESS))                           & 0x0000ffff ) >> 0)
#define GET_DBG_Q2_ACK_FAIL                                        (((REG32(ADR_DBG_Q2_ACK_FAIL))                              & 0x0000ffff ) >> 0)
#define GET_DBG_Q3_SUCC                                            (((REG32(ADR_DBG_Q3_FRM_SUCCESS))                           & 0x0000ffff ) >> 0)
#define GET_DBG_Q3_FAIL                                            (((REG32(ADR_DBG_Q3_FRM_FAIL))                              & 0x0000ffff ) >> 0)
#define GET_DBG_Q3_ACK_SUCC                                        (((REG32(ADR_DBG_Q3_ACK_SUCCESS))                           & 0x0000ffff ) >> 0)
#define GET_DBG_Q3_ACK_FAIL                                        (((REG32(ADR_DBG_Q3_ACK_FAIL))                              & 0x0000ffff ) >> 0)
#define GET_SCRT_TKIP_CERR                                         (((REG32(ADR_MIB_SCRT_TKIP0))                               & 0x000fffff ) >> 0)
#define GET_SCRT_TKIP_MIC_ERR                                      (((REG32(ADR_MIB_SCRT_TKIP1))                               & 0x000fffff ) >> 0)
#define GET_SCRT_TKIP_RPLY                                         (((REG32(ADR_MIB_SCRT_TKIP2))                               & 0x000fffff ) >> 0)
#define GET_SCRT_CCMP_RPLY                                         (((REG32(ADR_MIB_SCRT_CCMP0))                               & 0x000fffff ) >> 0)
#define GET_SCRT_CCMP_CERR                                         (((REG32(ADR_MIB_SCRT_CCMP1))                               & 0x000fffff ) >> 0)
#define GET_DBG_LEN_CRC_FAIL                                       (((REG32(ADR_DBG_LEN_CRC_FAIL))                             & 0x0000ffff ) >> 0)
#define GET_DBG_LEN_ALC_FAIL                                       (((REG32(ADR_DBG_LEN_ALC_FAIL))                             & 0x0000ffff ) >> 0)
#define GET_DBG_AMPDU_PASS                                         (((REG32(ADR_DBG_AMPDU_PASS))                               & 0x0000ffff ) >> 0)
#define GET_DBG_AMPDU_FAIL                                         (((REG32(ADR_DBG_AMPDU_FAIL))                               & 0x0000ffff ) >> 0)
#define GET_RXID_ALC_CNT_FAIL                                      (((REG32(ADR_ID_ALC_FAIL1))                                 & 0x0000ffff ) >> 0)
#define GET_RXID_ALC_LEN_FAIL                                      (((REG32(ADR_ID_ALC_FAIL2))                                 & 0x0000ffff ) >> 0)
#define GET_MIB_G1_DBG_INT_EN                                      (((REG32(ADR_MIB_G1_DBG_INT_EN))                            & 0x00000001 ) >> 0)
#define GET_MIB_G1_DBG_INT                                         (((REG32(ADR_MIB_G1_DBG_INT_STS))                           & 0x00000001 ) >> 0)
#define GET_MIB_G1_DBG_SEL                                         (((REG32(ADR_MIB_G1_DBG_SEL))                               & 0x1fffffff ) >> 0)
#define GET_MIB_G1_DBG_TGT_VALUE                                   (((REG32(ADR_MIB_G1_DBG_TGT_VAL))                           & 0x000fffff ) >> 0)
#define GET_BEACON_FILTER_EN                                       (((REG32(ADR_MAC_DTIM_CTRL))                                & 0x00000001 ) >> 0)
#define GET_MAC_DTIM_CTRL_RST                                      (((REG32(ADR_MAC_DTIM_CTRL))                                & 0x00000002 ) >> 1)
#define GET_CUR_TSF_TIMESTAMP_L                                    (((REG32(ADR_CUR_TSF_TIMESTAMP_L))                          & 0xffffffff ) >> 0)
#define GET_CUR_TSF_TIMESTAMP_H                                    (((REG32(ADR_CUR_TSF_TIMESTAMP_H))                          & 0xffffffff ) >> 0)
#define GET_TOLERANCE_MAX                                          (((REG32(ADR_TSF_OFFSET_TOLERANCE_MAX))                     & 0xffffffff ) >> 0)
#define GET_TOLERANCE_MIN                                          (((REG32(ADR_TSF_OFFSET_TOLERANCE_MIN))                     & 0xffffffff ) >> 0)
#define GET_SUCCESS_CNT                                            (((REG32(ADR_SUCCESS_CNT))                                  & 0x0000ffff ) >> 0)
#define GET_FAIL_CNT                                               (((REG32(ADR_FAIL_CNT))                                     & 0x0000ffff ) >> 0)
#define GET_FSM_STATE                                              (((REG32(ADR_FSM_STATUS))                                   & 0x00000007 ) >> 0)
#define GET_ANCHOR_EN                                              (((REG32(ADR_LL_ENGINE_EN))                                 & 0x00000001 ) >> 0)
#define GET_AIR_PROTOCOL_EN                                        (((REG32(ADR_LL_ENGINE_EN))                                 & 0x00000002 ) >> 1)
#define GET_AIR_EVENT_MANAGER_EN                                   (((REG32(ADR_LL_ENGINE_EN))                                 & 0x00000004 ) >> 2)
#define GET_ACK_MANAGER_EN                                         (((REG32(ADR_LL_ENGINE_EN))                                 & 0x00000008 ) >> 3)
#define GET_PDU_ASSEMBLE_EN                                        (((REG32(ADR_LL_ENGINE_EN))                                 & 0x00000010 ) >> 4)
#define GET_PDU_DISASSEMBLE_EN                                     (((REG32(ADR_LL_ENGINE_EN))                                 & 0x00000020 ) >> 5)
#define GET_TX_RING_RD_MANAGER_EN                                  (((REG32(ADR_LL_ENGINE_EN))                                 & 0x00000040 ) >> 6)
#define GET_RX_RING_WR_MANAGER_EN                                  (((REG32(ADR_LL_ENGINE_EN))                                 & 0x00000080 ) >> 7)
#define GET_LL_DEVFILTER_ENABLE                                    (((REG32(ADR_LL_ENGINE_EN))                                 & 0x00000100 ) >> 8)
#define GET_LL_ROLE                                                (((REG32(ADR_LL_STATE_ROLE))                                & 0x0000000f ) >> 0)
#define GET_LL_STATE                                               (((REG32(ADR_LL_STATE_ROLE))                                & 0x000000f0 ) >> 4)
#define GET_LL_CH_TYPE                                             (((REG32(ADR_LL_SET0))                                      & 0x00000001 ) >> 0)
#define GET_LL_CONN_ID                                             (((REG32(ADR_LL_SET0))                                      & 0x000000f0 ) >> 4)
#define GET_LL_CH                                                  (((REG32(ADR_LL_SET0))                                      & 0x00003f00 ) >> 8)
#define GET_LONG_PDU_EN                                            (((REG32(ADR_LL_LONG_PDU_EN))                               & 0x00000001 ) >> 0)
#define GET_TX_ADDR_VALUE_31_0                                     (((REG32(ADR_LL_TX_ADDR_VALUE_0))                           & 0xffffffff ) >> 0)
#define GET_TX_ADDR_VALUE_47_32                                    (((REG32(ADR_LL_TX_ADDR_VALUE_1))                           & 0x0000ffff ) >> 0)
#define GET_TX_ADDR_TYPE                                           (((REG32(ADR_LL_TX_ADDR_VALUE_1))                           & 0x00010000 ) >> 16)
#define GET_PHY_ACC_ADDR                                           (((REG32(ADR_LL_PHY_INFO0))                                 & 0xffffffff ) >> 0)
#define GET_PHY_CRC_INIT                                           (((REG32(ADR_LL_PHY_INFO1))                                 & 0x00ffffff ) >> 0)
#define GET_PHY_DWLFSR_SEED                                        (((REG32(ADR_LL_PHY_INFO1))                                 & 0x7f000000 ) >> 24)
#define GET_MANUAL_RF_CH_SW_EN                                     (((REG32(ADR_LL_PHY_INFO2))                                 & 0x00000001 ) >> 0)
#define GET_MANUAL_RF_CH_SW                                        (((REG32(ADR_LL_PHY_INFO2))                                 & 0x00000010 ) >> 4)
#define GET_PHY_TX_PWR                                             (((REG32(ADR_LL_TX_PHY_INFO))                               & 0x000000ff ) >> 0)
#define GET_RX_RSSI_1ST                                            (((REG32(ADR_LL_RX_RSSI_INFO))                              & 0x000000ff ) >> 0)
#define GET_RX_ACCESS_TIME_1ST                                     (((REG32(ADR_LL_RX_RSSI_INFO))                              & 0x0fffff00 ) >> 8)
#define GET_RX_RSSI_1ST_FLG                                        (((REG32(ADR_LL_RX_RSSI_INFO))                              & 0x40000000 ) >> 30)
#define GET_RX_ACC_TIME_1ST_FLG                                    (((REG32(ADR_LL_RX_RSSI_INFO))                              & 0x80000000 ) >> 31)
#define GET_PHY_RX_ENA                                             (((REG32(ADR_RF_PHY_EN))                                    & 0x00000001 ) >> 0)
#define GET_RF_RX_ENA                                              (((REG32(ADR_RF_PHY_EN))                                    & 0x00000010 ) >> 4)
#define GET_PHY_TX_ENA                                             (((REG32(ADR_TXQ_PHY_EN))                                   & 0x00000001 ) >> 0)
#define GET_RF_TX_ENA                                              (((REG32(ADR_TXQ_PHY_EN))                                   & 0x00000010 ) >> 4)
#define GET_RF_PHY_AUTO_DISA                                       (((REG32(ADR_RF_PHY_AUTO_DISA_EN))                          & 0x00000001 ) >> 0)
#define GET_MANUAL_TX_RING_ACKED_NOTIFY                            (((REG32(ADR_OTHER_MANUAL_SET))                             & 0x00000001 ) >> 0)
#define GET_PRESCALER_LLTIMER                                      (((REG32(ADR_LL_PRESCALER_USTIMER))                         & 0x000001ff ) >> 0)
#define GET_TX_PDU_LEN                                             (((REG32(ADR_LL_DBG_INFO))                                  & 0x000000ff ) >> 0)
#define GET_RX_PAYLOAD_LEN                                         (((REG32(ADR_LL_DBG_INFO))                                  & 0x0000ff00 ) >> 8)
#define GET_LL_AHB1_REQ_SEL                                        (((REG32(ADR_LL_AHB_SET))                                   & 0x00000003 ) >> 0)
#define GET_LL_AHB2_REQ_SEL                                        (((REG32(ADR_LL_AHB_SET))                                   & 0x00000030 ) >> 4)
#define GET_LL_AHB3_REQ_SEL                                        (((REG32(ADR_LL_AHB_SET))                                   & 0x00000300 ) >> 8)
#define GET_LL_AHB4_REQ_SEL                                        (((REG32(ADR_LL_AHB_SET))                                   & 0x00003000 ) >> 12)
#define GET_LL_CLK_ASYNC_EN                                        (((REG32(ADR_LL_CLK_CFG))                                   & 0x00000001 ) >> 0)
#define GET_DMA_INCR4                                              (((REG32(ADR_LL_DMA_INCR4_CFG))                             & 0x00000001 ) >> 0)
#define GET_PHY_RX_END_MANUAL_SET                                  (((REG32(ADR_LL_SPARE_REG))                                 & 0x00000010 ) >> 4)
#define GET_BLE_LL_CTRL_SW_RST                                     (((REG32(ADR_BLE_LL_SW_RST))                                & 0x00000001 ) >> 0)
#define GET_BLE_LL_REG_SW_RST                                      (((REG32(ADR_BLE_LL_SW_RST))                                & 0x00000002 ) >> 1)
#define GET_TX_RING_DUMY2_POLICY_SIG0_SEL                          (((REG32(ADR_TX_RING_DUMY2_POLICY_0))                       & 0x0000003f ) >> 0)
#define GET_TX_RING_DUMY2_POLICY_SIG1_SEL                          (((REG32(ADR_TX_RING_DUMY2_POLICY_0))                       & 0x00000fc0 ) >> 6)
#define GET_TX_RING_DUMY2_POLICY_SIG2_SEL                          (((REG32(ADR_TX_RING_DUMY2_POLICY_0))                       & 0x0003f000 ) >> 12)
#define GET_TX_RING_DUMY2_POLICY_SIG3_SEL                          (((REG32(ADR_TX_RING_DUMY2_POLICY_0))                       & 0x00fc0000 ) >> 18)
#define GET_TX_RING_DUMY2_POLICY_MANUAL_VALUE                      (((REG32(ADR_TX_RING_DUMY2_POLICY_0))                       & 0x40000000 ) >> 30)
#define GET_TX_RING_DUMY2_POLICY_MANUAL_EN                         (((REG32(ADR_TX_RING_DUMY2_POLICY_0))                       & 0x80000000 ) >> 31)
#define GET_TX_RING_DUMY2_POLICY_W1C                               (((REG32(ADR_TX_RING_DUMY2_POLICY_1))                       & 0x00000001 ) >> 0)
#define GET_TX_RING_DUMY2_POLICY_W1S                               (((REG32(ADR_TX_RING_DUMY2_POLICY_1))                       & 0x00000002 ) >> 1)
#define GET_TX_RING_DUMY2_POLICY                                   (((REG32(ADR_TX_RING_DUMY2_POLICY_2))                       & 0xffffffff ) >> 0)
#define GET_AEM_DUMY2_POLICY_SIG0_SEL                              (((REG32(ADR_AEM_DUMY2_POLICY_0))                           & 0x0000003f ) >> 0)
#define GET_AEM_DUMY2_POLICY_SIG1_SEL                              (((REG32(ADR_AEM_DUMY2_POLICY_0))                           & 0x00003f00 ) >> 8)
#define GET_AEM_DUMY2_POLICY_SIG2_SEL                              (((REG32(ADR_AEM_DUMY2_POLICY_0))                           & 0x003f0000 ) >> 16)
#define GET_AEM_DUMY2_POLICY_SIG3_SEL                              (((REG32(ADR_AEM_DUMY2_POLICY_0))                           & 0x3f000000 ) >> 24)
#define GET_AEM_DUMY2_POLICY_MANUAL_VALUE                          (((REG32(ADR_AEM_DUMY2_POLICY_0))                           & 0x40000000 ) >> 30)
#define GET_AEM_DUMY2_POLICY_MANUAL_EN                             (((REG32(ADR_AEM_DUMY2_POLICY_0))                           & 0x80000000 ) >> 31)
#define GET_AEM_DUMY2_POLICY_W1C                                   (((REG32(ADR_AEM_DUMY2_POLICY_1))                           & 0x00000001 ) >> 0)
#define GET_AEM_DUMY2_POLICY_W1S                                   (((REG32(ADR_AEM_DUMY2_POLICY_1))                           & 0x00000002 ) >> 1)
#define GET_AEM_DUMY2_POLICY                                       (((REG32(ADR_AEM_DUMY2_POLICY_2))                           & 0xffffffff ) >> 0)
#define GET_TX_EXT_BUF_DBG_ADDR                                    (((REG32(ADR_TX_EXT_BUF_DEBUG_0))                           & 0x000000ff ) >> 0)
#define GET_TX_EXT_BUF_DBG_EN                                      (((REG32(ADR_TX_EXT_BUF_DEBUG_0))                           & 0x00000100 ) >> 8)
#define GET_TX_EXT_BUF_DBG_RDATA                                   (((REG32(ADR_TX_EXT_BUF_DEBUG_1))                           & 0xffffffff ) >> 0)
#define GET_RX_EXT_BUF_DBG_ADDR                                    (((REG32(ADR_RX_EXT_BUF_DEBUG_0))                           & 0x000000ff ) >> 0)
#define GET_RX_EXT_BUF_DBG_EN                                      (((REG32(ADR_RX_EXT_BUF_DEBUG_0))                           & 0x00000100 ) >> 8)
#define GET_RX_EXT_BUF_DBG_RDATA                                   (((REG32(ADR_RX_EXT_BUF_DEBUG_1))                           & 0xffffffff ) >> 0)
#define GET_LL_RX_RAW_MODE                                         (((REG32(ADR_LL_RX_PDU_RAW_MODE))                           & 0x00000001 ) >> 0)
#define GET_LL_RX_RAW_MODE_PDU_LENG                                (((REG32(ADR_LL_RX_PDU_RAW_MODE))                           & 0x0000ff00 ) >> 8)
#define GET_LL_RX_CRC_BIT_CORRECT_EN                               (((REG32(ADR_LL_DISASSEMBLE_SET0))                          & 0x00000001 ) >> 0)
#define GET_LL_PDU_DISA_FILTER_POLICY_ADV                          (((REG32(ADR_LL_DISASSEMBLE_POLICY0))                       & 0x00003fff ) >> 0)
#define GET_LL_PDU_DISA_FILTER_POLICY_SCAN                         (((REG32(ADR_LL_DISASSEMBLE_POLICY0))                       & 0x3fff0000 ) >> 16)
#define GET_LL_PDU_DISA_FILTER_POLICY_INIT                         (((REG32(ADR_LL_DISASSEMBLE_POLICY1))                       & 0x00003fff ) >> 0)
#define GET_CFG_INTERPRET_HDR                                      (((REG32(ADR_LL_RX_INTERPRET_SET0))                         & 0x00000001 ) >> 0)
#define GET_CFG_INTERPRET_PAYLOAD                                  (((REG32(ADR_LL_RX_INTERPRET_SET0))                         & 0x00000002 ) >> 1)
#define GET_CFG_INTERPRET_LOG                                      (((REG32(ADR_LL_RX_INTERPRET_SET0))                         & 0x00000004 ) >> 2)
#define GET_CFG_INTERPRET_NOTIFY                                   (((REG32(ADR_LL_RX_INTERPRET_SET0))                         & 0x00000008 ) >> 3)
#define GET_LL_PDU_TYPE_COMPOSE_EN                                 (((REG32(ADR_LL_RX_PDU_COMPOSE))                            & 0x00000001 ) >> 0)
#define GET_LL_PDU_TYPE_CONSTANT_EN                                (((REG32(ADR_LL_RX_PDU_COMPOSE))                            & 0x00000010 ) >> 4)
#define GET_LL_PDU_TYPE_CONSTANT_VALUE                             (((REG32(ADR_LL_RX_PDU_COMPOSE))                            & 0x0fff0000 ) >> 16)
#define GET_LL_RX_PDU_LOG_EN                                       (((REG32(ADR_LL_LOG_SET0))                                  & 0x0000007f ) >> 0)
#define GET_LL_RX_HASH_VALID                                       (((REG32(ADR_LL_HASH_SET_0))                                & 0x000000ff ) >> 0)
#define GET_LL_RX_HASH_KEY_MASK_DAT_CH                             (((REG32(ADR_LL_HASH_KEY_MASK))                             & 0x000000ff ) >> 0)
#define GET_LL_RX_HASH_KEY_MASK_ADV_CH                             (((REG32(ADR_LL_HASH_KEY_MASK))                             & 0x00ff0000 ) >> 16)
#define GET_LL_RX_HASH_ENTRY0_KEY                                  (((REG32(ADR_LL_HASH_KEY0))                                 & 0x0000ffff ) >> 0)
#define GET_LL_RX_HASH_ENTRY0_ACTION                               (((REG32(ADR_LL_HASH_KEY0))                                 & 0x00ff0000 ) >> 16)
#define GET_LL_RX_HASH_ENTRY1_KEY                                  (((REG32(ADR_LL_HASH_KEY1))                                 & 0x0000ffff ) >> 0)
#define GET_LL_RX_HASH_ENTRY1_ACTION                               (((REG32(ADR_LL_HASH_KEY1))                                 & 0x00ff0000 ) >> 16)
#define GET_LL_RX_HASH_ENTRY2_KEY                                  (((REG32(ADR_LL_HASH_KEY2))                                 & 0x0000ffff ) >> 0)
#define GET_LL_RX_HASH_ENTRY2_ACTION                               (((REG32(ADR_LL_HASH_KEY2))                                 & 0x00ff0000 ) >> 16)
#define GET_LL_RX_HASH_ENTRY3_KEY                                  (((REG32(ADR_LL_HASH_KEY3))                                 & 0x0000ffff ) >> 0)
#define GET_LL_RX_HASH_ENTRY3_ACTION                               (((REG32(ADR_LL_HASH_KEY3))                                 & 0x00ff0000 ) >> 16)
#define GET_LL_RX_HASH_ENTRY4_KEY                                  (((REG32(ADR_LL_HASH_KEY4))                                 & 0x0000ffff ) >> 0)
#define GET_LL_RX_HASH_ENTRY4_ACTION                               (((REG32(ADR_LL_HASH_KEY4))                                 & 0x00ff0000 ) >> 16)
#define GET_LL_RX_HASH_ENTRY5_KEY                                  (((REG32(ADR_LL_HASH_KEY5))                                 & 0x0000ffff ) >> 0)
#define GET_LL_RX_HASH_ENTRY5_ACTION                               (((REG32(ADR_LL_HASH_KEY5))                                 & 0x00ff0000 ) >> 16)
#define GET_LL_RX_HASH_ENTRY6_KEY                                  (((REG32(ADR_LL_HASH_KEY6))                                 & 0x0000ffff ) >> 0)
#define GET_LL_RX_HASH_ENTRY6_ACTION                               (((REG32(ADR_LL_HASH_KEY6))                                 & 0x00ff0000 ) >> 16)
#define GET_LL_RX_HASH_ENTRY7_KEY                                  (((REG32(ADR_LL_HASH_KEY7))                                 & 0x0000ffff ) >> 0)
#define GET_LL_RX_HASH_ENTRY7_ACTION                               (((REG32(ADR_LL_HASH_KEY7))                                 & 0x00ff0000 ) >> 16)
#define GET_ACCUM_TX_NO_ACK_CNT_EN                                 (((REG32(ADR_ACCUM_TX_NO_ACK_CNT))                          & 0x00000001 ) >> 0)
#define GET_TX_NO_ACK_CNT_AUTO_CLR_EN                              (((REG32(ADR_ACCUM_TX_NO_ACK_CNT))                          & 0x00000010 ) >> 4)
#define GET_ACCUM_TX_NO_ACK_CNT_INIT_VALUE                         (((REG32(ADR_ACCUM_TX_NO_ACK_CNT))                          & 0x0000ff00 ) >> 8)
#define GET_AEM_TX_NO_ACK_CNT_MINUEND                              (((REG32(ADR_AEM_TX_NO_ACK_CON))                            & 0x000000ff ) >> 0)
#define GET_AEM_TX_NO_ACK_CNT_SUB_BIT_MASK                         (((REG32(ADR_AEM_TX_NO_ACK_CON))                            & 0x0000ff00 ) >> 8)
#define GET_AEM_TX_NO_ACK_CNT_LESS                                 (((REG32(ADR_AEM_TX_NO_ACK_CON))                            & 0x00010000 ) >> 16)
#define GET_AEM_TX_NO_ACK_CNT_EQUAL                                (((REG32(ADR_AEM_TX_NO_ACK_CON))                            & 0x00020000 ) >> 17)
#define GET_AEM_TX_NO_ACK_CNT_LARGE                                (((REG32(ADR_AEM_TX_NO_ACK_CON))                            & 0x00040000 ) >> 18)
#define GET_ACCUM_RX_CRC_ERROR_CNT_EN                              (((REG32(ADR_ACCUM_RX_CRC_ERROR_CNT))                       & 0x00000001 ) >> 0)
#define GET_RX_CRC_ERROR_CNT_AUTO_CLR_EN                           (((REG32(ADR_ACCUM_RX_CRC_ERROR_CNT))                       & 0x00000010 ) >> 4)
#define GET_ACCUM_RX_CRC_ERROR_CNT_INIT_VALUE                      (((REG32(ADR_ACCUM_RX_CRC_ERROR_CNT))                       & 0x0000ff00 ) >> 8)
#define GET_AEM_RX_CRC_ERROR_CNT_MINUEND                           (((REG32(ADR_AEM_RX_CRC_ERR_CON))                           & 0x000000ff ) >> 0)
#define GET_AEM_RX_CRC_ERROR_CNT_SUB_BIT_MASK                      (((REG32(ADR_AEM_RX_CRC_ERR_CON))                           & 0x0000ff00 ) >> 8)
#define GET_AEM_RX_CRC_ERROR_CNT_LESS                              (((REG32(ADR_AEM_RX_CRC_ERR_CON))                           & 0x00010000 ) >> 16)
#define GET_AEM_RX_CRC_ERROR_CNT_EQUAL                             (((REG32(ADR_AEM_RX_CRC_ERR_CON))                           & 0x00020000 ) >> 17)
#define GET_AEM_RX_CRC_ERROR_CNT_LARGE                             (((REG32(ADR_AEM_RX_CRC_ERR_CON))                           & 0x00040000 ) >> 18)
#define GET_RX_PDU_VALID_POLICY_SIG0_SEL                           (((REG32(ADR_RX_PDU_VALID_POLICY_0))                        & 0x0000003f ) >> 0)
#define GET_RX_PDU_VALID_POLICY_SIG1_SEL                           (((REG32(ADR_RX_PDU_VALID_POLICY_0))                        & 0x00003f00 ) >> 8)
#define GET_RX_PDU_VALID_POLICY_SIG2_SEL                           (((REG32(ADR_RX_PDU_VALID_POLICY_0))                        & 0x003f0000 ) >> 16)
#define GET_RX_PDU_VALID_POLICY_SIG3_SEL                           (((REG32(ADR_RX_PDU_VALID_POLICY_0))                        & 0x3f000000 ) >> 24)
#define GET_RX_PDU_VALID_POLICY_MANUAL_VALUE                       (((REG32(ADR_RX_PDU_VALID_POLICY_0))                        & 0x40000000 ) >> 30)
#define GET_RX_PDU_VALID_POLICY_MANUAL_EN                          (((REG32(ADR_RX_PDU_VALID_POLICY_0))                        & 0x80000000 ) >> 31)
#define GET_RX_PDU_VALID_POLICY_W1C                                (((REG32(ADR_RX_PDU_VALID_POLICY_1))                        & 0x00000001 ) >> 0)
#define GET_RX_PDU_VALID_POLICY_W1S                                (((REG32(ADR_RX_PDU_VALID_POLICY_1))                        & 0x00000002 ) >> 1)
#define GET_RX_PDU_VALID_POLICY                                    (((REG32(ADR_RX_PDU_VALID_POLICY_2))                        & 0xffffffff ) >> 0)
#define GET_XPDU_IRQ_POLICY_SIG0_SEL                               (((REG32(ADR_XPDU_IRQ_POLICY_0))                            & 0x0000003f ) >> 0)
#define GET_XPDU_IRQ_POLICY_SIG1_SEL                               (((REG32(ADR_XPDU_IRQ_POLICY_0))                            & 0x00003f00 ) >> 8)
#define GET_XPDU_IRQ_POLICY_SIG2_SEL                               (((REG32(ADR_XPDU_IRQ_POLICY_0))                            & 0x003f0000 ) >> 16)
#define GET_XPDU_IRQ_POLICY_SIG3_SEL                               (((REG32(ADR_XPDU_IRQ_POLICY_0))                            & 0x3f000000 ) >> 24)
#define GET_XPDU_IRQ_POLICY_MANUAL_VALUE                           (((REG32(ADR_XPDU_IRQ_POLICY_0))                            & 0x40000000 ) >> 30)
#define GET_XPDU_IRQ_POLICY_MANUAL_EN                              (((REG32(ADR_XPDU_IRQ_POLICY_0))                            & 0x80000000 ) >> 31)
#define GET_XPDU_IRQ_POLICY_W1C                                    (((REG32(ADR_XPDU_IRQ_POLICY_1))                            & 0x00000001 ) >> 0)
#define GET_XPDU_IRQ_POLICY_W1S                                    (((REG32(ADR_XPDU_IRQ_POLICY_1))                            & 0x00000002 ) >> 1)
#define GET_XPDU_IRQ_POLICY                                        (((REG32(ADR_XPDU_IRQ_POLICY_2))                            & 0xffffffff ) >> 0)
#define GET_DUMY_POLICY_SIG0_SEL                                   (((REG32(ADR_DUMY_POLICY_0))                                & 0x0000003f ) >> 0)
#define GET_DUMY_POLICY_SIG1_SEL                                   (((REG32(ADR_DUMY_POLICY_0))                                & 0x00003f00 ) >> 8)
#define GET_DUMY_POLICY_SIG2_SEL                                   (((REG32(ADR_DUMY_POLICY_0))                                & 0x003f0000 ) >> 16)
#define GET_DUMY_POLICY_SIG3_SEL                                   (((REG32(ADR_DUMY_POLICY_0))                                & 0x3f000000 ) >> 24)
#define GET_DUMY_POLICY_MANUAL_VALUE                               (((REG32(ADR_DUMY_POLICY_0))                                & 0x40000000 ) >> 30)
#define GET_DUMY_POLICY_MANUAL_EN                                  (((REG32(ADR_DUMY_POLICY_0))                                & 0x80000000 ) >> 31)
#define GET_DUMY_POLICY_W1C                                        (((REG32(ADR_DUMY_IRQ_POLICY_1))                            & 0x00000001 ) >> 0)
#define GET_DUMY_POLICY_W1S                                        (((REG32(ADR_DUMY_IRQ_POLICY_1))                            & 0x00000002 ) >> 1)
#define GET_DUMY_POLICY                                            (((REG32(ADR_DUMY_IRQ_POLICY_2))                            & 0xffffffff ) >> 0)
#define GET_NEW_DATA_MANUAL_INVALID                                (((REG32(ADR_NEW_DATA_INFO))                                & 0x00000001 ) >> 0)
#define GET_NEW_DATA_MANUAL_SET                                    (((REG32(ADR_NEW_DATA_INFO))                                & 0x00000002 ) >> 1)
#define GET_NEW_DATA_MANUAL_OVERWRITE                              (((REG32(ADR_NEW_DATA_INFO))                                & 0x00000004 ) >> 2)
#define GET_NEW_DATA_MANUAL_VALID                                  (((REG32(ADR_NEW_DATA_INFO))                                & 0x00000010 ) >> 4)
#define GET_NEW_DATA_MANUAL_VALUE                                  (((REG32(ADR_NEW_DATA_INFO))                                & 0x00000100 ) >> 8)
#define GET_NEW_DATA_INFO_VALID                                    (((REG32(ADR_NEW_DATA_INFO))                                & 0x00010000 ) >> 16)
#define GET_NEW_DATA_INFO_VALUE                                    (((REG32(ADR_NEW_DATA_INFO))                                & 0x01000000 ) >> 24)
#define GET_TX_ADDR_FILTER_DECISION_MANUAL_INVALID                 (((REG32(ADR_TX_ADDR_FILT_DECISION_INFO))                   & 0x00000001 ) >> 0)
#define GET_TX_ADDR_FILTER_DECISION_MANUAL_SET                     (((REG32(ADR_TX_ADDR_FILT_DECISION_INFO))                   & 0x00000002 ) >> 1)
#define GET_TX_ADDR_FILTER_DECISION_MANUAL_OVERWRITE               (((REG32(ADR_TX_ADDR_FILT_DECISION_INFO))                   & 0x00000004 ) >> 2)
#define GET_TX_ADDR_FILTER_DECISION_MANUAL_VALID                   (((REG32(ADR_TX_ADDR_FILT_DECISION_INFO))                   & 0x00000010 ) >> 4)
#define GET_TX_ADDR_FILTER_DECISION_MANUAL_VALUE                   (((REG32(ADR_TX_ADDR_FILT_DECISION_INFO))                   & 0x00000100 ) >> 8)
#define GET_TX_ADDR_FILTER_DECISION_INFO_VALID                     (((REG32(ADR_TX_ADDR_FILT_DECISION_INFO))                   & 0x00010000 ) >> 16)
#define GET_TX_ADDR_FILTER_DECISION_INFO_VALUE                     (((REG32(ADR_TX_ADDR_FILT_DECISION_INFO))                   & 0x01000000 ) >> 24)
#define GET_RX_ADDR_FILTER_DECISION_MANUAL_INVALID                 (((REG32(ADR_RX_ADDR_FILT_DECISION_INFO))                   & 0x00000001 ) >> 0)
#define GET_RX_ADDR_FILTER_DECISION_MANUAL_SET                     (((REG32(ADR_RX_ADDR_FILT_DECISION_INFO))                   & 0x00000002 ) >> 1)
#define GET_RX_ADDR_FILTER_DECISION_MANUAL_OVERWRITE               (((REG32(ADR_RX_ADDR_FILT_DECISION_INFO))                   & 0x00000004 ) >> 2)
#define GET_RX_ADDR_FILTER_DECISION_MANUAL_VALID                   (((REG32(ADR_RX_ADDR_FILT_DECISION_INFO))                   & 0x00000010 ) >> 4)
#define GET_RX_ADDR_FILTER_DECISION_MANUAL_VALUE                   (((REG32(ADR_RX_ADDR_FILT_DECISION_INFO))                   & 0x00000100 ) >> 8)
#define GET_RX_ADDR_FILTER_DECISION_INFO_VALID                     (((REG32(ADR_RX_ADDR_FILT_DECISION_INFO))                   & 0x00010000 ) >> 16)
#define GET_RX_ADDR_FILTER_DECISION_INFO_VALUE                     (((REG32(ADR_RX_ADDR_FILT_DECISION_INFO))                   & 0x01000000 ) >> 24)
#define GET_AS_ACK_ADV_MANUAL_INVALID                              (((REG32(ADR_AS_ACK_ADV_INFO))                              & 0x00000001 ) >> 0)
#define GET_AS_ACK_ADV_MANUAL_SET                                  (((REG32(ADR_AS_ACK_ADV_INFO))                              & 0x00000002 ) >> 1)
#define GET_AS_ACK_ADV_MANUAL_OVERWRITE                            (((REG32(ADR_AS_ACK_ADV_INFO))                              & 0x00000004 ) >> 2)
#define GET_AS_ACK_ADV_MANUAL_VALID                                (((REG32(ADR_AS_ACK_ADV_INFO))                              & 0x00000010 ) >> 4)
#define GET_AS_ACK_ADV_MANUAL_VALUE                                (((REG32(ADR_AS_ACK_ADV_INFO))                              & 0x00000100 ) >> 8)
#define GET_AS_ACK_ADV_INFO_VALID                                  (((REG32(ADR_AS_ACK_ADV_INFO))                              & 0x00010000 ) >> 16)
#define GET_AS_ACK_ADV_INFO_VALUE                                  (((REG32(ADR_AS_ACK_ADV_INFO))                              & 0x01000000 ) >> 24)
#define GET_AS_ACK_DATA_MANUAL_INVALID                             (((REG32(ADR_AS_ACK_DATA_INFO))                             & 0x00000001 ) >> 0)
#define GET_AS_ACK_DATA_MANUAL_SET                                 (((REG32(ADR_AS_ACK_DATA_INFO))                             & 0x00000002 ) >> 1)
#define GET_AS_ACK_DATA_MANUAL_OVERWRITE                           (((REG32(ADR_AS_ACK_DATA_INFO))                             & 0x00000004 ) >> 2)
#define GET_AS_ACK_DATA_MANUAL_VALID                               (((REG32(ADR_AS_ACK_DATA_INFO))                             & 0x00000010 ) >> 4)
#define GET_AS_ACK_DATA_MANUAL_VALUE                               (((REG32(ADR_AS_ACK_DATA_INFO))                             & 0x00000100 ) >> 8)
#define GET_AS_ACK_DATA_INFO_VALID                                 (((REG32(ADR_AS_ACK_DATA_INFO))                             & 0x00010000 ) >> 16)
#define GET_AS_ACK_DATA_INFO_VALUE                                 (((REG32(ADR_AS_ACK_DATA_INFO))                             & 0x01000000 ) >> 24)
#define GET_NON_NULL_MANUAL_INVALID                                (((REG32(ADR_NON_NULL_INFO))                                & 0x00000001 ) >> 0)
#define GET_NON_NULL_MANUAL_SET                                    (((REG32(ADR_NON_NULL_INFO))                                & 0x00000002 ) >> 1)
#define GET_NON_NULL_MANUAL_OVERWRITE                              (((REG32(ADR_NON_NULL_INFO))                                & 0x00000004 ) >> 2)
#define GET_NON_NULL_MANUAL_VALID                                  (((REG32(ADR_NON_NULL_INFO))                                & 0x00000010 ) >> 4)
#define GET_NON_NULL_MANUAL_VALUE                                  (((REG32(ADR_NON_NULL_INFO))                                & 0x00000100 ) >> 8)
#define GET_NON_NULL_INFO_VALID                                    (((REG32(ADR_NON_NULL_INFO))                                & 0x00010000 ) >> 16)
#define GET_NON_NULL_INFO_VALUE                                    (((REG32(ADR_NON_NULL_INFO))                                & 0x01000000 ) >> 24)
#define GET_TX_ADDR_FILTER_HIT_MANUAL_INVALID                      (((REG32(ADR_TX_ADDR_FILTER_HIT_INFO))                      & 0x00000001 ) >> 0)
#define GET_TX_ADDR_FILTER_HIT_MANUAL_SET                          (((REG32(ADR_TX_ADDR_FILTER_HIT_INFO))                      & 0x00000002 ) >> 1)
#define GET_TX_ADDR_FILTER_HIT_MANUAL_OVERWRITE                    (((REG32(ADR_TX_ADDR_FILTER_HIT_INFO))                      & 0x00000004 ) >> 2)
#define GET_TX_ADDR_FILTER_HIT_MANUAL_VALID                        (((REG32(ADR_TX_ADDR_FILTER_HIT_INFO))                      & 0x00000010 ) >> 4)
#define GET_TX_ADDR_FILTER_HIT_MANUAL_VALUE                        (((REG32(ADR_TX_ADDR_FILTER_HIT_INFO))                      & 0x00000100 ) >> 8)
#define GET_TX_ADDR_FILTER_HIT_INFO_VALID                          (((REG32(ADR_TX_ADDR_FILTER_HIT_INFO))                      & 0x00010000 ) >> 16)
#define GET_TX_ADDR_FILTER_HIT_INFO_VALUE                          (((REG32(ADR_TX_ADDR_FILTER_HIT_INFO))                      & 0x01000000 ) >> 24)
#define GET_RX_ADDR_FILTER_HIT_MANUAL_INVALID                      (((REG32(ADR_RX_ADDR_FILTER_HIT_INFO))                      & 0x00000001 ) >> 0)
#define GET_RX_ADDR_FILTER_HIT_MANUAL_SET                          (((REG32(ADR_RX_ADDR_FILTER_HIT_INFO))                      & 0x00000002 ) >> 1)
#define GET_RX_ADDR_FILTER_HIT_MANUAL_OVERWRITE                    (((REG32(ADR_RX_ADDR_FILTER_HIT_INFO))                      & 0x00000004 ) >> 2)
#define GET_RX_ADDR_FILTER_HIT_MANUAL_VALID                        (((REG32(ADR_RX_ADDR_FILTER_HIT_INFO))                      & 0x00000010 ) >> 4)
#define GET_RX_ADDR_FILTER_HIT_MANUAL_VALUE                        (((REG32(ADR_RX_ADDR_FILTER_HIT_INFO))                      & 0x00000100 ) >> 8)
#define GET_RX_ADDR_FILTER_HIT_INFO_VALID                          (((REG32(ADR_RX_ADDR_FILTER_HIT_INFO))                      & 0x00010000 ) >> 16)
#define GET_RX_ADDR_FILTER_HIT_INFO_VALUE                          (((REG32(ADR_RX_ADDR_FILTER_HIT_INFO))                      & 0x01000000 ) >> 24)
#define GET_TX_ADDR_FILTER_RESULT_MANUAL_INVALID                   (((REG32(ADR_TX_ADDR_FILTER_RESULT_INFO))                   & 0x00000001 ) >> 0)
#define GET_TX_ADDR_FILTER_RESULT_MANUAL_SET                       (((REG32(ADR_TX_ADDR_FILTER_RESULT_INFO))                   & 0x00000002 ) >> 1)
#define GET_TX_ADDR_FILTER_RESULT_MANUAL_OVERWRITE                 (((REG32(ADR_TX_ADDR_FILTER_RESULT_INFO))                   & 0x00000004 ) >> 2)
#define GET_TX_ADDR_FILTER_RESULT_MANUAL_VALID                     (((REG32(ADR_TX_ADDR_FILTER_RESULT_INFO))                   & 0x00000010 ) >> 4)
#define GET_TX_ADDR_FILTER_RESULT_MANUAL_VALUE                     (((REG32(ADR_TX_ADDR_FILTER_RESULT_INFO))                   & 0x0000ff00 ) >> 8)
#define GET_TX_ADDR_FILTER_RESULT_INFO_VALID                       (((REG32(ADR_TX_ADDR_FILTER_RESULT_INFO))                   & 0x00010000 ) >> 16)
#define GET_TX_ADDR_FILTER_RESULT_INFO_VALUE                       (((REG32(ADR_TX_ADDR_FILTER_RESULT_INFO))                   & 0xff000000 ) >> 24)
#define GET_ADDR_TYPE_PEER_MANUAL_INVALID                          (((REG32(ADR_ADDR_TYPE_PEER_INFO_1))                        & 0x00000001 ) >> 0)
#define GET_ADDR_TYPE_PEER_MANUAL_SET                              (((REG32(ADR_ADDR_TYPE_PEER_INFO_1))                        & 0x00000002 ) >> 1)
#define GET_ADDR_TYPE_PEER_MANUAL_OVERWRITE                        (((REG32(ADR_ADDR_TYPE_PEER_INFO_1))                        & 0x00000004 ) >> 2)
#define GET_ADDR_TYPE_PEER_MANUAL_VALID                            (((REG32(ADR_ADDR_TYPE_PEER_INFO_1))                        & 0x00000010 ) >> 4)
#define GET_ADDR_TYPE_PEER_INFO_VALID                              (((REG32(ADR_ADDR_TYPE_PEER_INFO_1))                        & 0x00010000 ) >> 16)
#define GET_ADDR_TYPE_PEER_MANUAL_VALUE_31_0                       (((REG32(ADR_ADDR_TYPE_PEER_INFO_2_0))                      & 0xffffffff ) >> 0)
#define GET_ADDR_TYPE_PEER_MANUAL_VALUE_48_32                      (((REG32(ADR_ADDR_TYPE_PEER_INFO_2_1))                      & 0x0001ffff ) >> 0)
#define GET_ADDR_TYPE_PEER_INFO_VALUE_31_0                         (((REG32(ADR_ADDR_TYPE_PEER_INFO_3_0))                      & 0xffffffff ) >> 0)
#define GET_ADDR_TYPE_PEER_INFO_VALUE_48_32                        (((REG32(ADR_ADDR_TYPE_PEER_INFO_3_1))                      & 0x0001ffff ) >> 0)
#define GET_DISASSEMBLER_POLICY_SRC_BUS_31_0                       (((REG32(ADR_DISASSEBLER_POLICY_SRC_SRC_0))                 & 0xffffffff ) >> 0)
#define GET_DISASSEMBLER_POLICY_SRC_BUS_63_32                      (((REG32(ADR_DISASSEBLER_POLICY_SRC_SRC_1))                 & 0xffffffff ) >> 0)
#define GET_RX_CRC_INFO                                            (((REG32(ADR_RX_CRC_STATUS_0))                              & 0x00ffffff ) >> 0)
#define GET_RX_CRC_OK                                              (((REG32(ADR_RX_CRC_STATUS_1))                              & 0x00000001 ) >> 0)
#define GET_RX_CRC_ERR_BF                                          (((REG32(ADR_RX_CRC_STATUS_1))                              & 0x00000010 ) >> 4)
#define GET_RX_CRC_ERR_BN                                          (((REG32(ADR_RX_CRC_STATUS_1))                              & 0x000fff00 ) >> 8)
#define GET_RX_PWR                                                 (((REG32(ADR_RX_PWR_STATUS))                                & 0x000000ff ) >> 0)
#define GET_RX_BUF_LOAD_MANUAL_EN                                  (((REG32(ADR_RX_BUF_MANUAL_MODE))                           & 0x00000001 ) >> 0)
#define GET_RX_HASH_NO_HIT                                         (((REG32(ADR_RX_INFO))                                      & 0x00000001 ) >> 0)
#define GET_RX_HASH_HIT_NUM                                        (((REG32(ADR_RX_INFO))                                      & 0x000000f0 ) >> 4)
#define GET_TX_NO_ACK_CNT                                          (((REG32(ADR_ACCUM_INFO))                                   & 0x000000ff ) >> 0)
#define GET_RX_CRC_ERROR_CNT                                       (((REG32(ADR_ACCUM_INFO))                                   & 0x0000ff00 ) >> 8)
#define GET_RX_LONG_PDU_LEN_EXCEED                                 (((REG32(ADR_RX_LONG_PDU_EXCEED))                           & 0x00000001 ) >> 0)
#define GET_RX_RING_DESC_BASE_ADDR                                 (((REG32(ADR_CSR_RX_RING_CTRL_0))                           & 0xffffffff ) >> 0)
#define GET_RX_RING_ENTRY_BASE_ADDR                                (((REG32(ADR_CSR_RX_RING_CTRL_1))                           & 0xffffffff ) >> 0)
#define GET_RX_RING_RD_VPTR                                        (((REG32(ADR_CSR_RX_RING_CTRL_2))                           & 0x000000ff ) >> 0)
#define GET_RX_RING_WR_VPTR                                        (((REG32(ADR_CSR_RX_RING_CTRL_2))                           & 0x0000ff00 ) >> 8)
#define GET_RX_RING_SIZE                                           (((REG32(ADR_CSR_RX_RING_CTRL_3))                           & 0x000000ff ) >> 0)
#define GET_RX_LONG_PDU_BUF_ADDR                                   (((REG32(ADR_RX_RING_LONG_PDU_BUF_ADDR))                    & 0xffffffff ) >> 0)
#define GET_RX_LONG_PDU_MAX_LEN                                    (((REG32(ADR_RX_RING_LONG_PDU_MAX_LEN))                     & 0x000000ff ) >> 0)
#define GET_RX_RING_RX_DMA_SRC                                     (((REG32(ADR_CSR_RX_RING_CTRL_4))                           & 0xffffffff ) >> 0)
#define GET_RXQ_DMA_BADR_EN                                        (((REG32(ADR_CSR_RX_RING_TXQ_DMA))                          & 0x00000001 ) >> 0)
#define GET_RXQ_DMA_DST_INC                                        (((REG32(ADR_CSR_RX_RING_TXQ_DMA))                          & 0x00000002 ) >> 1)
#define GET_RXQ_DMA_SRC_INC                                        (((REG32(ADR_CSR_RX_RING_TXQ_DMA))                          & 0x00000004 ) >> 2)
#define GET_RXQ_DMA_DST_SIZE                                       (((REG32(ADR_CSR_RX_RING_TXQ_DMA))                          & 0x00000038 ) >> 3)
#define GET_RXQ_DMA_SRC_SIZE                                       (((REG32(ADR_CSR_RX_RING_TXQ_DMA))                          & 0x000001c0 ) >> 6)
#define GET_RX_RING_FULL_MASKINT                                   (((REG32(ADR_CSR_RX_RING_INT))                              & 0x00000001 ) >> 0)
#define GET_RX_RING_FULL_CLRINT                                    (((REG32(ADR_CSR_RX_RING_INT))                              & 0x00000002 ) >> 1)
#define GET_RX_RING_STORE_END_MASKINT                              (((REG32(ADR_CSR_RX_RING_INT))                              & 0x00000004 ) >> 2)
#define GET_RX_RING_STORE_END_CLRINT                               (((REG32(ADR_CSR_RX_RING_INT))                              & 0x00000008 ) >> 3)
#define GET_LL_RX_RING_STORE_END_INT                               (((REG32(ADR_INT_RX_RING))                                  & 0x00000001 ) >> 0)
#define GET_LL_RX_RING_FULL_INT                                    (((REG32(ADR_INT_RX_RING))                                  & 0x00000100 ) >> 8)
#define GET_RO_LL_RX_RING_ENTRY_CNT                                (((REG32(ADR_DBG_RX_RING_CNT))                              & 0x000000ff ) >> 0)
#define GET_RO_LL_RX_RING_WR_ENTRY_ADDR                            (((REG32(ADR_DBG_RX_RING_WR_ADDR))                          & 0xffffffff ) >> 0)
#define GET_LL_DEVFILTER_WHITELIST_DEV0_ADDR_31_0                  (((REG32(ADR_CSR_TX_WHITELIST_ADDR0_0))                     & 0xffffffff ) >> 0)
#define GET_LL_DEVFILTER_WHITELIST_DEV0_ADDR_47_32                 (((REG32(ADR_CSR_TX_WHITELIST_ADDR0_1))                     & 0x0000ffff ) >> 0)
#define GET_LL_DEVFILTER_WHITELIST_DEV0_TYPE                       (((REG32(ADR_CSR_TX_WHITELIST_ADDR0_1))                     & 0x00010000 ) >> 16)
#define GET_LL_DEVFILTER_WHITELIST_DEV1_ADDR_31_0                  (((REG32(ADR_CSR_TX_WHITELIST_ADDR1_0))                     & 0xffffffff ) >> 0)
#define GET_LL_DEVFILTER_WHITELIST_DEV1_ADDR_47_32                 (((REG32(ADR_CSR_TX_WHITELIST_ADDR1_1))                     & 0x0000ffff ) >> 0)
#define GET_LL_DEVFILTER_WHITELIST_DEV1_TYPE                       (((REG32(ADR_CSR_TX_WHITELIST_ADDR1_1))                     & 0x00010000 ) >> 16)
#define GET_LL_DEVFILTER_WHITELIST_DEV2_ADDR_31_0                  (((REG32(ADR_CSR_TX_WHITELIST_ADDR2_0))                     & 0xffffffff ) >> 0)
#define GET_LL_DEVFILTER_WHITELIST_DEV2_ADDR_47_32                 (((REG32(ADR_CSR_TX_WHITELIST_ADDR2_1))                     & 0x0000ffff ) >> 0)
#define GET_LL_DEVFILTER_WHITELIST_DEV2_TYPE                       (((REG32(ADR_CSR_TX_WHITELIST_ADDR2_1))                     & 0x00010000 ) >> 16)
#define GET_LL_DEVFILTER_WHITELIST_DEV3_ADDR_31_0                  (((REG32(ADR_CSR_TX_WHITELIST_ADDR3_0))                     & 0xffffffff ) >> 0)
#define GET_LL_DEVFILTER_WHITELIST_DEV3_ADDR_47_32                 (((REG32(ADR_CSR_TX_WHITELIST_ADDR3_1))                     & 0x0000ffff ) >> 0)
#define GET_LL_DEVFILTER_WHITELIST_DEV3_TYPE                       (((REG32(ADR_CSR_TX_WHITELIST_ADDR3_1))                     & 0x00010000 ) >> 16)
#define GET_LL_DEVFILTER_WHITELIST_DEV4_ADDR_31_0                  (((REG32(ADR_CSR_TX_WHITELIST_ADDR4_0))                     & 0xffffffff ) >> 0)
#define GET_LL_DEVFILTER_WHITELIST_DEV4_ADDR_47_32                 (((REG32(ADR_CSR_TX_WHITELIST_ADDR4_1))                     & 0x0000ffff ) >> 0)
#define GET_LL_DEVFILTER_WHITELIST_DEV4_TYPE                       (((REG32(ADR_CSR_TX_WHITELIST_ADDR4_1))                     & 0x00010000 ) >> 16)
#define GET_LL_DEVFILTER_WHITELIST_DEV5_ADDR_31_0                  (((REG32(ADR_CSR_TX_WHITELIST_ADDR5_0))                     & 0xffffffff ) >> 0)
#define GET_LL_DEVFILTER_WHITELIST_DEV5_ADDR_47_32                 (((REG32(ADR_CSR_TX_WHITELIST_ADDR5_1))                     & 0x0000ffff ) >> 0)
#define GET_LL_DEVFILTER_WHITELIST_DEV5_TYPE                       (((REG32(ADR_CSR_TX_WHITELIST_ADDR5_1))                     & 0x00010000 ) >> 16)
#define GET_LL_DEVFILTER_WHITELIST_DEV6_ADDR_31_0                  (((REG32(ADR_CSR_TX_WHITELIST_ADDR6_0))                     & 0xffffffff ) >> 0)
#define GET_LL_DEVFILTER_WHITELIST_DEV6_ADDR_47_32                 (((REG32(ADR_CSR_TX_WHITELIST_ADDR6_1))                     & 0x0000ffff ) >> 0)
#define GET_LL_DEVFILTER_WHITELIST_DEV6_TYPE                       (((REG32(ADR_CSR_TX_WHITELIST_ADDR6_1))                     & 0x00010000 ) >> 16)
#define GET_LL_DEVFILTER_WHITELIST_DEV7_ADDR_31_0                  (((REG32(ADR_CSR_TX_WHITELIST_ADDR7_0))                     & 0xffffffff ) >> 0)
#define GET_LL_DEVFILTER_WHITELIST_DEV7_ADDR_47_32                 (((REG32(ADR_CSR_TX_WHITELIST_ADDR7_1))                     & 0x0000ffff ) >> 0)
#define GET_LL_DEVFILTER_WHITELIST_DEV7_TYPE                       (((REG32(ADR_CSR_TX_WHITELIST_ADDR7_1))                     & 0x00010000 ) >> 16)
#define GET_LL_DEVFILTER_WHITELIST_ENABLE                          (((REG32(ADR_CSR_TX_WHITELIST_BASE0))                       & 0x000000ff ) >> 0)
#define GET_LL_DEVFILTER_WHITELIST_MASK                            (((REG32(ADR_CSR_TX_WHITELIST_BASE1))                       & 0x000fffff ) >> 0)
#define GET_LL_TX_RAW_MODE                                         (((REG32(ADR_LL_TX_PDU_RAW_MODE))                           & 0x00000001 ) >> 0)
#define GET_LL_TX_RAW_MODE_PDU_LENG                                (((REG32(ADR_LL_TX_PDU_RAW_MODE))                           & 0x0000ff00 ) >> 8)
#define GET_LL_TX_ADV_HDR_TBL_VALID                                (((REG32(ADR_LL_TX_TBL_SET0))                               & 0x000000ff ) >> 0)
#define GET_LL_TX_ADV_HDR_TBL_VALUE0                               (((REG32(ADR_LL_TX_TBL_VALUE0))                             & 0x000000ff ) >> 0)
#define GET_LL_TX_ADV_HDR_TBL_VALUE1                               (((REG32(ADR_LL_TX_TBL_VALUE0))                             & 0x0000ff00 ) >> 8)
#define GET_LL_TX_ADV_HDR_TBL_VALUE2                               (((REG32(ADR_LL_TX_TBL_VALUE0))                             & 0x00ff0000 ) >> 16)
#define GET_LL_TX_ADV_HDR_TBL_VALUE3                               (((REG32(ADR_LL_TX_TBL_VALUE0))                             & 0xff000000 ) >> 24)
#define GET_LL_TX_ADV_HDR_TBL_VALUE4                               (((REG32(ADR_LL_TX_TBL_VALUE1))                             & 0x000000ff ) >> 0)
#define GET_LL_TX_ADV_HDR_TBL_VALUE5                               (((REG32(ADR_LL_TX_TBL_VALUE1))                             & 0x0000ff00 ) >> 8)
#define GET_LL_TX_ADV_HDR_TBL_VALUE6                               (((REG32(ADR_LL_TX_TBL_VALUE1))                             & 0x00ff0000 ) >> 16)
#define GET_LL_TX_ADV_HDR_TBL_VALUE7                               (((REG32(ADR_LL_TX_TBL_VALUE1))                             & 0xff000000 ) >> 24)
#define GET_CFG_ADV_HDR_BUILD_RX_ADDR                              (((REG32(ADR_LL_ADV_HDR_BUILD_SET0))                        & 0x00000001 ) >> 0)
#define GET_CFG_ADV_HDR_BUILD_TX_ADDR                              (((REG32(ADR_LL_ADV_HDR_BUILD_SET0))                        & 0x00000002 ) >> 1)
#define GET_CFG_ADV_HDR_BUILD_TYPE                                 (((REG32(ADR_LL_ADV_HDR_BUILD_SET0))                        & 0x00000004 ) >> 2)
#define GET_CFG_ADV_PAYLOAD_BUILD_RX_ADDR                          (((REG32(ADR_LL_PAYLOAD_BUILD_SET0))                        & 0x00000001 ) >> 0)
#define GET_CFG_ADV_PAYLOAD_BUILD_TX_ADDR                          (((REG32(ADR_LL_PAYLOAD_BUILD_SET0))                        & 0x00000002 ) >> 1)
#define GET_DATA_HDR_BUILD_MD_OV_VALUE                             (((REG32(ADR_LL_DAT_HDR_BUILD_SET))                         & 0x00000001 ) >> 0)
#define GET_DATA_HDR_BUILD_MD_OV                                   (((REG32(ADR_LL_DAT_HDR_BUILD_SET))                         & 0x00000002 ) >> 1)
#define GET_DATA_HDR_BUILD_MD                                      (((REG32(ADR_LL_DAT_HDR_BUILD_SET))                         & 0x00000004 ) >> 2)
#define GET_DATA_HDR_BUILD_SN_OV_VALUE                             (((REG32(ADR_LL_DAT_HDR_BUILD_SET))                         & 0x00000008 ) >> 3)
#define GET_DATA_HDR_BUILD_SN_OV                                   (((REG32(ADR_LL_DAT_HDR_BUILD_SET))                         & 0x00000010 ) >> 4)
#define GET_DATA_HDR_BUILD_SN                                      (((REG32(ADR_LL_DAT_HDR_BUILD_SET))                         & 0x00000020 ) >> 5)
#define GET_DATA_HDR_BUILD_NESN_OV_VALUE                           (((REG32(ADR_LL_DAT_HDR_BUILD_SET))                         & 0x00000040 ) >> 6)
#define GET_DATA_HDR_BUILD_NESN_OV                                 (((REG32(ADR_LL_DAT_HDR_BUILD_SET))                         & 0x00000080 ) >> 7)
#define GET_DATA_HDR_BUILD_NESN                                    (((REG32(ADR_LL_DAT_HDR_BUILD_SET))                         & 0x00000100 ) >> 8)
#define GET_DATA_HDR_BUILD_TYPE                                    (((REG32(ADR_LL_DAT_HDR_BUILD_SET))                         & 0x00000200 ) >> 9)
#define GET_RG_DATA_HDR_BUILD                                      (((REG32(ADR_LL_DAT_HDR_BUILD_SET))                         & 0x00010000 ) >> 16)
#define GET_TX_PDU_REQ_MANUAL                                      (((REG32(ADR_TX_PDU_REQ_SET))                               & 0x00000001 ) >> 0)
#define GET_DECISION_TX_ADV_HDR_BUILD_MANUAL_INVALID               (((REG32(ADR_TX_ADV_HDR_BUILD_INFO))                        & 0x00000001 ) >> 0)
#define GET_DECISION_TX_ADV_HDR_BUILD_MANUAL_SET                   (((REG32(ADR_TX_ADV_HDR_BUILD_INFO))                        & 0x00000002 ) >> 1)
#define GET_DECISION_TX_ADV_HDR_BUILD_MANUAL_OVERWRITE             (((REG32(ADR_TX_ADV_HDR_BUILD_INFO))                        & 0x00000004 ) >> 2)
#define GET_DECISION_TX_ADV_HDR_BUILD_MANUAL_VALID                 (((REG32(ADR_TX_ADV_HDR_BUILD_INFO))                        & 0x00000010 ) >> 4)
#define GET_DECISION_TX_ADV_HDR_BUILD_MANUAL_VALUE                 (((REG32(ADR_TX_ADV_HDR_BUILD_INFO))                        & 0x00000100 ) >> 8)
#define GET_DECISION_TX_ADV_HDR_BUILD_INFO_VALID                   (((REG32(ADR_TX_ADV_HDR_BUILD_INFO))                        & 0x00010000 ) >> 16)
#define GET_DECISION_TX_ADV_HDR_BUILD_INFO_VALUE                   (((REG32(ADR_TX_ADV_HDR_BUILD_INFO))                        & 0x01000000 ) >> 24)
#define GET_DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_INVALID   (((REG32(ADR_TX_ADV_PLOAD_TX_ADR_BUILD_INFO))               & 0x00000001 ) >> 0)
#define GET_DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_SET       (((REG32(ADR_TX_ADV_PLOAD_TX_ADR_BUILD_INFO))               & 0x00000002 ) >> 1)
#define GET_DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_OVERWRITE (((REG32(ADR_TX_ADV_PLOAD_TX_ADR_BUILD_INFO))               & 0x00000004 ) >> 2)
#define GET_DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_VALID     (((REG32(ADR_TX_ADV_PLOAD_TX_ADR_BUILD_INFO))               & 0x00000010 ) >> 4)
#define GET_DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_VALUE     (((REG32(ADR_TX_ADV_PLOAD_TX_ADR_BUILD_INFO))               & 0x00000100 ) >> 8)
#define GET_DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_INFO_VALID       (((REG32(ADR_TX_ADV_PLOAD_TX_ADR_BUILD_INFO))               & 0x00010000 ) >> 16)
#define GET_DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_INFO_VALUE       (((REG32(ADR_TX_ADV_PLOAD_TX_ADR_BUILD_INFO))               & 0x01000000 ) >> 24)
#define GET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_INVALID   (((REG32(ADR_TX_ADV_PLOAD_RX_ADR_BUILD_INFO))               & 0x00000001 ) >> 0)
#define GET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_SET       (((REG32(ADR_TX_ADV_PLOAD_RX_ADR_BUILD_INFO))               & 0x00000002 ) >> 1)
#define GET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_OVERWRITE (((REG32(ADR_TX_ADV_PLOAD_RX_ADR_BUILD_INFO))               & 0x00000004 ) >> 2)
#define GET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_VALID     (((REG32(ADR_TX_ADV_PLOAD_RX_ADR_BUILD_INFO))               & 0x00000010 ) >> 4)
#define GET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_VALUE     (((REG32(ADR_TX_ADV_PLOAD_RX_ADR_BUILD_INFO))               & 0x00000100 ) >> 8)
#define GET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_INFO_VALID       (((REG32(ADR_TX_ADV_PLOAD_RX_ADR_BUILD_INFO))               & 0x00010000 ) >> 16)
#define GET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_INFO_VALUE       (((REG32(ADR_TX_ADV_PLOAD_RX_ADR_BUILD_INFO))               & 0x01000000 ) >> 24)
#define GET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_INVALID     (((REG32(ADR_TX_ADV_PLOAD_RX_ADR_SRC_INFO))                 & 0x00000001 ) >> 0)
#define GET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_SET         (((REG32(ADR_TX_ADV_PLOAD_RX_ADR_SRC_INFO))                 & 0x00000002 ) >> 1)
#define GET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_OVERWRITE   (((REG32(ADR_TX_ADV_PLOAD_RX_ADR_SRC_INFO))                 & 0x00000004 ) >> 2)
#define GET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_VALID       (((REG32(ADR_TX_ADV_PLOAD_RX_ADR_SRC_INFO))                 & 0x00000010 ) >> 4)
#define GET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_VALUE       (((REG32(ADR_TX_ADV_PLOAD_RX_ADR_SRC_INFO))                 & 0x00000100 ) >> 8)
#define GET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_INFO_VALID         (((REG32(ADR_TX_ADV_PLOAD_RX_ADR_SRC_INFO))                 & 0x00010000 ) >> 16)
#define GET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_INFO_VALUE         (((REG32(ADR_TX_ADV_PLOAD_RX_ADR_SRC_INFO))                 & 0x01000000 ) >> 24)
#define GET_DATA_SN_OWN_MANUAL_INVALID                             (((REG32(ADR_DATA_SN_OWN_INFO))                             & 0x00000001 ) >> 0)
#define GET_DATA_SN_OWN_MANUAL_SET                                 (((REG32(ADR_DATA_SN_OWN_INFO))                             & 0x00000002 ) >> 1)
#define GET_DATA_SN_OWN_MANUAL_OVERWRITE                           (((REG32(ADR_DATA_SN_OWN_INFO))                             & 0x00000004 ) >> 2)
#define GET_DATA_SN_OWN_MANUAL_VALID                               (((REG32(ADR_DATA_SN_OWN_INFO))                             & 0x00000010 ) >> 4)
#define GET_DATA_SN_OWN_MANUAL_VALUE                               (((REG32(ADR_DATA_SN_OWN_INFO))                             & 0x00000100 ) >> 8)
#define GET_DATA_SN_OWN_INFO_VALID                                 (((REG32(ADR_DATA_SN_OWN_INFO))                             & 0x00010000 ) >> 16)
#define GET_DATA_SN_OWN_INFO_VALUE                                 (((REG32(ADR_DATA_SN_OWN_INFO))                             & 0x01000000 ) >> 24)
#define GET_DATA_MD_OWN_MANUAL_INVALID                             (((REG32(ADR_DATA_MD_INFO))                                 & 0x00000001 ) >> 0)
#define GET_DATA_MD_OWN_MANUAL_SET                                 (((REG32(ADR_DATA_MD_INFO))                                 & 0x00000002 ) >> 1)
#define GET_DATA_MD_OWN_MANUAL_OVERWRITE                           (((REG32(ADR_DATA_MD_INFO))                                 & 0x00000004 ) >> 2)
#define GET_DATA_MD_OWN_MANUAL_VALID                               (((REG32(ADR_DATA_MD_INFO))                                 & 0x00000010 ) >> 4)
#define GET_DATA_MD_OWN_MANUAL_VALUE                               (((REG32(ADR_DATA_MD_INFO))                                 & 0x00000100 ) >> 8)
#define GET_DATA_MD_OWN_INFO_VALID                                 (((REG32(ADR_DATA_MD_INFO))                                 & 0x00010000 ) >> 16)
#define GET_DATA_MD_OWN_INFO_VALUE                                 (((REG32(ADR_DATA_MD_INFO))                                 & 0x01000000 ) >> 24)
#define GET_TX_DUMY_POLICY_SIG0_SEL                                (((REG32(ADR_TX_DUMY_POLICY_0))                             & 0x0000003f ) >> 0)
#define GET_TX_DUMY_POLICY_SIG1_SEL                                (((REG32(ADR_TX_DUMY_POLICY_0))                             & 0x00003f00 ) >> 8)
#define GET_TX_DUMY_POLICY_SIG2_SEL                                (((REG32(ADR_TX_DUMY_POLICY_0))                             & 0x003f0000 ) >> 16)
#define GET_TX_DUMY_POLICY_SIG3_SEL                                (((REG32(ADR_TX_DUMY_POLICY_0))                             & 0x3f000000 ) >> 24)
#define GET_TX_DUMY_POLICY_MANUAL_VALUE                            (((REG32(ADR_TX_DUMY_POLICY_0))                             & 0x40000000 ) >> 30)
#define GET_TX_DUMY_POLICY_MANUAL_EN                               (((REG32(ADR_TX_DUMY_POLICY_0))                             & 0x80000000 ) >> 31)
#define GET_TX_DUMY_POLICY_W1C                                     (((REG32(ADR_TX_DUMY_POLICY_1))                             & 0x00000001 ) >> 0)
#define GET_TX_DUMY_POLICY_W1S                                     (((REG32(ADR_TX_DUMY_POLICY_1))                             & 0x00000002 ) >> 1)
#define GET_TX_DUMY_POLICY                                         (((REG32(ADR_TX_DUMY_POLICY_2))                             & 0xffffffff ) >> 0)
#define GET_PDU_ASSEMBLE_IRQ_POLICY_SIG0_SEL                       (((REG32(ADR_PDU_ASSEMBLE_IRQ_POLICY_0))                    & 0x0000003f ) >> 0)
#define GET_PDU_ASSEMBLE_IRQ_POLICY_SIG1_SEL                       (((REG32(ADR_PDU_ASSEMBLE_IRQ_POLICY_0))                    & 0x00003f00 ) >> 8)
#define GET_PDU_ASSEMBLE_IRQ_POLICY_SIG2_SEL                       (((REG32(ADR_PDU_ASSEMBLE_IRQ_POLICY_0))                    & 0x003f0000 ) >> 16)
#define GET_PDU_ASSEMBLE_IRQ_POLICY_SIG3_SEL                       (((REG32(ADR_PDU_ASSEMBLE_IRQ_POLICY_0))                    & 0x3f000000 ) >> 24)
#define GET_PDU_ASSEMBLE_IRQ_POLICY_MANUAL_VALUE                   (((REG32(ADR_PDU_ASSEMBLE_IRQ_POLICY_0))                    & 0x40000000 ) >> 30)
#define GET_PDU_ASSEMBLE_IRQ_POLICY_MANUAL_EN                      (((REG32(ADR_PDU_ASSEMBLE_IRQ_POLICY_0))                    & 0x80000000 ) >> 31)
#define GET_PDU_ASSEMBLE_IRQ_POLICY_W1C                            (((REG32(ADR_PDU_ASSEMBLE_IRQ_POLICY_1))                    & 0x00000001 ) >> 0)
#define GET_PDU_ASSEMBLE_IRQ_POLICY_W1S                            (((REG32(ADR_PDU_ASSEMBLE_IRQ_POLICY_1))                    & 0x00000002 ) >> 1)
#define GET_PDU_ASSEMBLE_IRQ_POLICY                                (((REG32(ADR_PDU_ASSEMBLE_IRQ_POLICY_2))                    & 0xffffffff ) >> 0)
#define GET_ASSEMBLER_POLICY_SRC_BUS_31_0                          (((REG32(ADR_ASSEBLER_POLICY_SRC_BUS_0))                    & 0xffffffff ) >> 0)
#define GET_ASSEMBLER_POLICY_SRC_BUS_63_32                         (((REG32(ADR_ASSEBLER_POLICY_SRC_BUS_1))                    & 0xffffffff ) >> 0)
#define GET_TBL_LOOKUP_NO_HIT                                      (((REG32(ADR_LL_TX_TBL_INFO))                               & 0x00000001 ) >> 0)
#define GET_TX_RING_DESC_BASE_ADDR                                 (((REG32(ADR_CSR_TX_RING_CTRL_0))                           & 0xffffffff ) >> 0)
#define GET_TX_RING_ENTRY_BASE_ADDR                                (((REG32(ADR_CSR_TX_RING_CTRL_1))                           & 0xffffffff ) >> 0)
#define GET_TX_RING_RD_VPTR                                        (((REG32(ADR_CSR_TX_RING_CTRL_2))                           & 0x000000ff ) >> 0)
#define GET_TX_RING_WR_VPTR                                        (((REG32(ADR_CSR_TX_RING_CTRL_2))                           & 0x0000ff00 ) >> 8)
#define GET_TX_RING_SIZE                                           (((REG32(ADR_CSR_TX_RING_CTRL_3))                           & 0x0000007f ) >> 0)
#define GET_TX_LONG_PDU_BUF_ADDR                                   (((REG32(ADR_TX_RING_LONG_PDU_BUF_ADDR))                    & 0xffffffff ) >> 0)
#define GET_RG_NULL_ADDR                                           (((REG32(ADR_CSR_TX_RING_CTRL_5))                           & 0xffffffff ) >> 0)
#define GET_TX_DATA_SN_OWN_POLICY_SIG0_SEL                         (((REG32(ADR_TX_DATA_SN_OWN_POLICY_0))                      & 0x0000003f ) >> 0)
#define GET_TX_DATA_SN_OWN_POLICY_SIG1_SEL                         (((REG32(ADR_TX_DATA_SN_OWN_POLICY_0))                      & 0x00003f00 ) >> 8)
#define GET_TX_DATA_SN_OWN_POLICY_SIG2_SEL                         (((REG32(ADR_TX_DATA_SN_OWN_POLICY_0))                      & 0x003f0000 ) >> 16)
#define GET_TX_DATA_SN_OWN_POLICY_SIG3_SEL                         (((REG32(ADR_TX_DATA_SN_OWN_POLICY_0))                      & 0x3f000000 ) >> 24)
#define GET_TX_DATA_SN_OWN_POLICY_MANUAL_VALUE                     (((REG32(ADR_TX_DATA_SN_OWN_POLICY_0))                      & 0x40000000 ) >> 30)
#define GET_TX_DATA_SN_OWN_POLICY_MANUAL_EN                        (((REG32(ADR_TX_DATA_SN_OWN_POLICY_0))                      & 0x80000000 ) >> 31)
#define GET_TX_DATA_SN_OWN_POLICY_W1C                              (((REG32(ADR_TX_DATA_SN_OWN_POLICY_1))                      & 0x00000001 ) >> 0)
#define GET_TX_DATA_SN_OWN_POLICY_W1S                              (((REG32(ADR_TX_DATA_SN_OWN_POLICY_1))                      & 0x00000002 ) >> 1)
#define GET_TX_DATA_SN_OWN_POLICY                                  (((REG32(ADR_TX_DATA_SN_OWN_POLICY_2))                      & 0xffffffff ) >> 0)
#define GET_TX_DATA_MD_OWN_POLICY_SIG0_SEL                         (((REG32(ADR_TX_DATA_MD_OWN_POLICY_0))                      & 0x0000003f ) >> 0)
#define GET_TX_DATA_MD_OWN_POLICY_SIG1_SEL                         (((REG32(ADR_TX_DATA_MD_OWN_POLICY_0))                      & 0x00003f00 ) >> 8)
#define GET_TX_DATA_MD_OWN_POLICY_SIG2_SEL                         (((REG32(ADR_TX_DATA_MD_OWN_POLICY_0))                      & 0x003f0000 ) >> 16)
#define GET_TX_DATA_MD_OWN_POLICY_SIG3_SEL                         (((REG32(ADR_TX_DATA_MD_OWN_POLICY_0))                      & 0x3f000000 ) >> 24)
#define GET_TX_DATA_MD_OWN_POLICY_MANUAL_VALUE                     (((REG32(ADR_TX_DATA_MD_OWN_POLICY_0))                      & 0x40000000 ) >> 30)
#define GET_TX_DATA_MD_OWN_POLICY_MANUAL_EN                        (((REG32(ADR_TX_DATA_MD_OWN_POLICY_0))                      & 0x80000000 ) >> 31)
#define GET_TX_DATA_MD_OWN_POLICY_W1C                              (((REG32(ADR_TX_DATA_MD_OWN_POLICY_1))                      & 0x00000001 ) >> 0)
#define GET_TX_DATA_MD_OWN_POLICY_W1S                              (((REG32(ADR_TX_DATA_MD_OWN_POLICY_1))                      & 0x00000002 ) >> 1)
#define GET_TX_DATA_MD_OWN_POLICY                                  (((REG32(ADR_TX_DATA_MD_OWN_POLICY_2))                      & 0xffffffff ) >> 0)
#define GET_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG0_SEL             (((REG32(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_0))          & 0x0000003f ) >> 0)
#define GET_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG1_SEL             (((REG32(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_0))          & 0x00003f00 ) >> 8)
#define GET_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG2_SEL             (((REG32(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_0))          & 0x003f0000 ) >> 16)
#define GET_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG3_SEL             (((REG32(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_0))          & 0x3f000000 ) >> 24)
#define GET_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_MANUAL_VALUE         (((REG32(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_0))          & 0x40000000 ) >> 30)
#define GET_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_MANUAL_EN            (((REG32(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_0))          & 0x80000000 ) >> 31)
#define GET_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_W1C                  (((REG32(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_1))          & 0x00000001 ) >> 0)
#define GET_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_W1S                  (((REG32(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_1))          & 0x00000002 ) >> 1)
#define GET_TX_RING_RD_VPTR_INC_NOTIFY_POLICY                      (((REG32(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_2))          & 0xffffffff ) >> 0)
#define GET_DMA_SRC_NULL_POLICY_SIG0_SEL                           (((REG32(ADR_DMA_SRC_NULL_POLICY_0))                        & 0x0000003f ) >> 0)
#define GET_DMA_SRC_NULL_POLICY_SIG1_SEL                           (((REG32(ADR_DMA_SRC_NULL_POLICY_0))                        & 0x00003f00 ) >> 8)
#define GET_DMA_SRC_NULL_POLICY_SIG2_SEL                           (((REG32(ADR_DMA_SRC_NULL_POLICY_0))                        & 0x003f0000 ) >> 16)
#define GET_DMA_SRC_NULL_POLICY_SIG3_SEL                           (((REG32(ADR_DMA_SRC_NULL_POLICY_0))                        & 0x3f000000 ) >> 24)
#define GET_DMA_SRC_NULL_POLICY_MANUAL_VALUE                       (((REG32(ADR_DMA_SRC_NULL_POLICY_0))                        & 0x40000000 ) >> 30)
#define GET_DMA_SRC_NULL_POLICY_MANUAL_EN                          (((REG32(ADR_DMA_SRC_NULL_POLICY_0))                        & 0x80000000 ) >> 31)
#define GET_DMA_SRC_NULL_POLICY_W1C                                (((REG32(ADR_DMA_SRC_NULL_POLICY_1))                        & 0x00000001 ) >> 0)
#define GET_DMA_SRC_NULL_POLICY_W1S                                (((REG32(ADR_DMA_SRC_NULL_POLICY_1))                        & 0x00000002 ) >> 1)
#define GET_DMA_SRC_NULL_POLICY                                    (((REG32(ADR_DMA_SRC_NULL_POLICY_2))                        & 0xffffffff ) >> 0)
#define GET_TX_RING_DUMY_POLICY_SIG0_SEL                           (((REG32(ADR_TX_RING_DUMY_POLICY_0))                        & 0x0000003f ) >> 0)
#define GET_TX_RING_DUMY_POLICY_SIG1_SEL                           (((REG32(ADR_TX_RING_DUMY_POLICY_0))                        & 0x00000fc0 ) >> 6)
#define GET_TX_RING_DUMY_POLICY_SIG2_SEL                           (((REG32(ADR_TX_RING_DUMY_POLICY_0))                        & 0x0003f000 ) >> 12)
#define GET_TX_RING_DUMY_POLICY_SIG3_SEL                           (((REG32(ADR_TX_RING_DUMY_POLICY_0))                        & 0x00fc0000 ) >> 18)
#define GET_TX_RING_DUMY_POLICY_MANUAL_VALUE                       (((REG32(ADR_TX_RING_DUMY_POLICY_0))                        & 0x40000000 ) >> 30)
#define GET_TX_RING_DUMY_POLICY_MANUAL_EN                          (((REG32(ADR_TX_RING_DUMY_POLICY_0))                        & 0x80000000 ) >> 31)
#define GET_TX_RING_DUMY_POLICY_W1C                                (((REG32(ADR_TX_RING_DUMY_POLICY_1))                        & 0x00000001 ) >> 0)
#define GET_TX_RING_DUMY_POLICY_W1S                                (((REG32(ADR_TX_RING_DUMY_POLICY_1))                        & 0x00000002 ) >> 1)
#define GET_TX_RING_DUMY_POLICY                                    (((REG32(ADR_TX_RING_DUMY_POLICY_2))                        & 0xffffffff ) >> 0)
#define GET_PDU_LOAD_NOTIFY_POLICY_SIG0_SEL                        (((REG32(ADR_PDU_LOAD_POLICY_0))                            & 0x0000003f ) >> 0)
#define GET_PDU_LOAD_NOTIFY_POLICY_SIG1_SEL                        (((REG32(ADR_PDU_LOAD_POLICY_0))                            & 0x00003f00 ) >> 8)
#define GET_PDU_LOAD_NOTIFY_POLICY_SIG2_SEL                        (((REG32(ADR_PDU_LOAD_POLICY_0))                            & 0x003f0000 ) >> 16)
#define GET_PDU_LOAD_NOTIFY_POLICY_SIG3_SEL                        (((REG32(ADR_PDU_LOAD_POLICY_0))                            & 0x3f000000 ) >> 24)
#define GET_PDU_LOAD_NOTIFY_POLICY_MANUAL_VALUE                    (((REG32(ADR_PDU_LOAD_POLICY_0))                            & 0x40000000 ) >> 30)
#define GET_PDU_LOAD_NOTIFY_POLICY_MANUAL_EN                       (((REG32(ADR_PDU_LOAD_POLICY_0))                            & 0x80000000 ) >> 31)
#define GET_PDU_LOAD_NOTIFY_POLICY_W1C                             (((REG32(ADR_PDU_LOAD_POLICY_1))                            & 0x00000001 ) >> 0)
#define GET_PDU_LOAD_NOTIFY_POLICY_W1S                             (((REG32(ADR_PDU_LOAD_POLICY_1))                            & 0x00000002 ) >> 1)
#define GET_PDU_LOAD_NOTIFY_POLICY                                 (((REG32(ADR_PDU_LOAD_POLICY_2))                            & 0xffffffff ) >> 0)
#define GET_NULL_LOAD_NOTIFY_POLICY_SIG0_SEL                       (((REG32(ADR_NULL_LOAD_POLICY_0))                           & 0x0000003f ) >> 0)
#define GET_NULL_LOAD_NOTIFY_POLICY_SIG1_SEL                       (((REG32(ADR_NULL_LOAD_POLICY_0))                           & 0x00003f00 ) >> 8)
#define GET_NULL_LOAD_NOTIFY_POLICY_SIG2_SEL                       (((REG32(ADR_NULL_LOAD_POLICY_0))                           & 0x003f0000 ) >> 16)
#define GET_NULL_LOAD_NOTIFY_POLICY_SIG3_SEL                       (((REG32(ADR_NULL_LOAD_POLICY_0))                           & 0x3f000000 ) >> 24)
#define GET_NULL_LOAD_NOTIFY_POLICY_MANUAL_VALUE                   (((REG32(ADR_NULL_LOAD_POLICY_0))                           & 0x40000000 ) >> 30)
#define GET_NULL_LOAD_NOTIFY_POLICY_MANUAL_EN                      (((REG32(ADR_NULL_LOAD_POLICY_0))                           & 0x80000000 ) >> 31)
#define GET_NULL_LOAD_NOTIFY_POLICY_W1C                            (((REG32(ADR_NULL_LOAD_POLICY_1))                           & 0x00000001 ) >> 0)
#define GET_NULL_LOAD_NOTIFY_POLICY_W1S                            (((REG32(ADR_NULL_LOAD_POLICY_1))                           & 0x00000002 ) >> 1)
#define GET_NULL_LOAD_NOTIFY_POLICY                                (((REG32(ADR_NULL_LOAD_POLICY_2))                           & 0xffffffff ) >> 0)
#define GET_TX_RING_POLICY_SRC_BUS_31_0                            (((REG32(ADR_TX_RING_POLICY_SRC_BUS_0))                     & 0xffffffff ) >> 0)
#define GET_TX_RING_POLICY_SRC_BUS_63_32                           (((REG32(ADR_TX_RING_POLICY_SRC_BUS_1))                     & 0xffffffff ) >> 0)
#define GET_RG_TX_RING_ENTRY_DMA_LENGTH                            (((REG32(ADR_CSR_TX_RING_TXQ_DMA_3))                        & 0x0000ffff ) >> 0)
#define GET_TX_RING_DMA_DST_BASE_ADDR                              (((REG32(ADR_CSR_TX_RING_CTRL_4))                           & 0xffffffff ) >> 0)
#define GET_TXQ_DMA_BADR_EN                                        (((REG32(ADR_CSR_TX_RING_TXQ_DMA))                          & 0x00000001 ) >> 0)
#define GET_TXQ_DMA_DST_INC                                        (((REG32(ADR_CSR_TX_RING_TXQ_DMA))                          & 0x00000002 ) >> 1)
#define GET_TXQ_DMA_SRC_INC                                        (((REG32(ADR_CSR_TX_RING_TXQ_DMA))                          & 0x00000004 ) >> 2)
#define GET_TXQ_DMA_DST_SIZE                                       (((REG32(ADR_CSR_TX_RING_TXQ_DMA))                          & 0x00000038 ) >> 3)
#define GET_TXQ_DMA_SRC_SIZE                                       (((REG32(ADR_CSR_TX_RING_TXQ_DMA))                          & 0x000001c0 ) >> 6)
#define GET_RING_LOADED_END_INT                                    (((REG32(ADR_INT_TX_RING))                                  & 0x00000001 ) >> 0)
#define GET_RING_FULL_INT                                          (((REG32(ADR_INT_TX_RING))                                  & 0x00000100 ) >> 8)
#define GET_ENTRY_CNT                                              (((REG32(ADR_DBG_TX_ENTRY_CNT))                             & 0x000000ff ) >> 0)
#define GET_ENTRY_ADDR                                             (((REG32(ADR_DBG_TX_RING_RD_ADDR))                          & 0xffffffff ) >> 0)
#define GET_ENTRY_TX_CNT                                           (((REG32(ADR_DBG_TX_CNT))                                   & 0x0000ffff ) >> 0)
#define GET_ENTRY_TX_NULL_CNT                                      (((REG32(ADR_DBG_TX_CNT))                                   & 0xffff0000 ) >> 16)
#define GET_TX_RING_ENTRY_OFFSET                                   (((REG32(ADR_TX_RING_ENTRY_OFFSET))                         & 0x0000ffff ) >> 0)
#define GET_RING_EMPTY_INT                                         (((REG32(ADR_CSR_TX_RING_INT))                              & 0x00000001 ) >> 0)
#define GET_ACM_TX_ADV_HDR_TBL_VALID                               (((REG32(ADR_ACM_TX_TBL_SET0))                              & 0x000000ff ) >> 0)
#define GET_ACM_TX_ADV_HDR_TBL_VALUE0                              (((REG32(ADR_ACM_TX_TBL_VALUE0))                            & 0x000003ff ) >> 0)
#define GET_ACM_TX_ADV_HDR_TBL_VALUE1                              (((REG32(ADR_ACM_TX_TBL_VALUE0))                            & 0x03ff0000 ) >> 16)
#define GET_ACM_TX_ADV_HDR_TBL_VALUE2                              (((REG32(ADR_ACM_TX_TBL_VALUE1))                            & 0x000003ff ) >> 0)
#define GET_ACM_TX_ADV_HDR_TBL_VALUE3                              (((REG32(ADR_ACM_TX_TBL_VALUE1))                            & 0x03ff0000 ) >> 16)
#define GET_ACM_TX_ADV_HDR_TBL_VALUE4                              (((REG32(ADR_ACM_TX_TBL_VALUE2))                            & 0x000003ff ) >> 0)
#define GET_ACM_TX_ADV_HDR_TBL_VALUE5                              (((REG32(ADR_ACM_TX_TBL_VALUE2))                            & 0x03ff0000 ) >> 16)
#define GET_ACM_TX_ADV_HDR_TBL_VALUE6                              (((REG32(ADR_ACM_TX_TBL_VALUE3))                            & 0x000003ff ) >> 0)
#define GET_ACM_TX_ADV_HDR_TBL_VALUE7                              (((REG32(ADR_ACM_TX_TBL_VALUE3))                            & 0x03ff0000 ) >> 16)
#define GET_AS_ACK_ADV_HDR_EXPAND_MANUAL_INVALID                   (((REG32(ADR_AS_ACK_ADV_HDR_EXP_AND_INFO))                  & 0x00000001 ) >> 0)
#define GET_AS_ACK_ADV_HDR_EXPAND_MANUAL_SET                       (((REG32(ADR_AS_ACK_ADV_HDR_EXP_AND_INFO))                  & 0x00000002 ) >> 1)
#define GET_AS_ACK_ADV_HDR_EXPAND_MANUAL_OVERWRITE                 (((REG32(ADR_AS_ACK_ADV_HDR_EXP_AND_INFO))                  & 0x00000004 ) >> 2)
#define GET_AS_ACK_ADV_HDR_EXPAND_MANUAL_VALID                     (((REG32(ADR_AS_ACK_ADV_HDR_EXP_AND_INFO))                  & 0x00000010 ) >> 4)
#define GET_AS_ACK_ADV_HDR_EXPAND_MANUAL_VALUE                     (((REG32(ADR_AS_ACK_ADV_HDR_EXP_AND_INFO))                  & 0x00007f00 ) >> 8)
#define GET_AS_ACK_ADV_HDR_EXPAND_INFO_VALID                       (((REG32(ADR_AS_ACK_ADV_HDR_EXP_AND_INFO))                  & 0x00010000 ) >> 16)
#define GET_AS_ACK_ADV_HDR_EXPAND_INFO_VALUE                       (((REG32(ADR_AS_ACK_ADV_HDR_EXP_AND_INFO))                  & 0x7f000000 ) >> 24)
#define GET_AS_ACK_DATA_NESN_PEER_MANUAL_INVALID                   (((REG32(ADR_AS_ACK_DATA_NESN_PEER_INFO))                   & 0x00000001 ) >> 0)
#define GET_AS_ACK_DATA_NESN_PEER_MANUAL_SET                       (((REG32(ADR_AS_ACK_DATA_NESN_PEER_INFO))                   & 0x00000002 ) >> 1)
#define GET_AS_ACK_DATA_NESN_PEER_MANUAL_OVERWRITE                 (((REG32(ADR_AS_ACK_DATA_NESN_PEER_INFO))                   & 0x00000004 ) >> 2)
#define GET_AS_ACK_DATA_NESN_PEER_MANUAL_VALID                     (((REG32(ADR_AS_ACK_DATA_NESN_PEER_INFO))                   & 0x00000010 ) >> 4)
#define GET_AS_ACK_DATA_NESN_PEER_MANUAL_VALUE                     (((REG32(ADR_AS_ACK_DATA_NESN_PEER_INFO))                   & 0x00000100 ) >> 8)
#define GET_AS_ACK_DATA_NESN_PEER_INFO_VALID                       (((REG32(ADR_AS_ACK_DATA_NESN_PEER_INFO))                   & 0x00010000 ) >> 16)
#define GET_AS_ACK_DATA_NESN_PEER_INFO_VALUE                       (((REG32(ADR_AS_ACK_DATA_NESN_PEER_INFO))                   & 0x01000000 ) >> 24)
#define GET_DATA_NESN_OWN_MANUAL_INVALID                           (((REG32(ADR_DATA_NESN_OWN_INFO))                           & 0x00000001 ) >> 0)
#define GET_DATA_NESN_OWN_MANUAL_SET                               (((REG32(ADR_DATA_NESN_OWN_INFO))                           & 0x00000002 ) >> 1)
#define GET_DATA_NESN_OWN_MANUAL_OVERWRITE                         (((REG32(ADR_DATA_NESN_OWN_INFO))                           & 0x00000004 ) >> 2)
#define GET_DATA_NESN_OWN_MANUAL_VALID                             (((REG32(ADR_DATA_NESN_OWN_INFO))                           & 0x00000010 ) >> 4)
#define GET_DATA_NESN_OWN_MANUAL_VALUE                             (((REG32(ADR_DATA_NESN_OWN_INFO))                           & 0x00000100 ) >> 8)
#define GET_DATA_NESN_OWN_INFO_VALID                               (((REG32(ADR_DATA_NESN_OWN_INFO))                           & 0x00010000 ) >> 16)
#define GET_DATA_NESN_OWN_INFO_VALUE                               (((REG32(ADR_DATA_NESN_OWN_INFO))                           & 0x01000000 ) >> 24)
#define GET_ACM_DATA_MD_POLICY_SIG0_SEL                            (((REG32(ADR_ACM_DATA_MD_POLICY_0))                         & 0x0000003f ) >> 0)
#define GET_ACM_DATA_MD_POLICY_SIG1_SEL                            (((REG32(ADR_ACM_DATA_MD_POLICY_0))                         & 0x00003f00 ) >> 8)
#define GET_ACM_DATA_MD_POLICY_SIG2_SEL                            (((REG32(ADR_ACM_DATA_MD_POLICY_0))                         & 0x003f0000 ) >> 16)
#define GET_ACM_DATA_MD_POLICY_SIG3_SEL                            (((REG32(ADR_ACM_DATA_MD_POLICY_0))                         & 0x3f000000 ) >> 24)
#define GET_ACM_DATA_MD_POLICY_MANUAL_VALUE                        (((REG32(ADR_ACM_DATA_MD_POLICY_0))                         & 0x40000000 ) >> 30)
#define GET_ACM_DATA_MD_POLICY_MANUAL_EN                           (((REG32(ADR_ACM_DATA_MD_POLICY_0))                         & 0x80000000 ) >> 31)
#define GET_ACM_DATA_MD_POLICY_W1C                                 (((REG32(ADR_ACM_DATA_MD_POLICY_1))                         & 0x00000001 ) >> 0)
#define GET_ACM_DATA_MD_POLICY_W1S                                 (((REG32(ADR_ACM_DATA_MD_POLICY_1))                         & 0x00000002 ) >> 1)
#define GET_ACM_DATA_MD_POLICY                                     (((REG32(ADR_ACM_DATA_MD_POLICY_2))                         & 0xffffffff ) >> 0)
#define GET_ACM_DUMY_POLICY_SIG0_SEL                               (((REG32(ADR_ACM_DUMY_POLICY_0))                            & 0x0000003f ) >> 0)
#define GET_ACM_DUMY_POLICY_SIG1_SEL                               (((REG32(ADR_ACM_DUMY_POLICY_0))                            & 0x00003f00 ) >> 8)
#define GET_ACM_DUMY_POLICY_SIG2_SEL                               (((REG32(ADR_ACM_DUMY_POLICY_0))                            & 0x003f0000 ) >> 16)
#define GET_ACM_DUMY_POLICY_SIG3_SEL                               (((REG32(ADR_ACM_DUMY_POLICY_0))                            & 0x3f000000 ) >> 24)
#define GET_ACM_DUMY_POLICY_MANUAL_VALUE                           (((REG32(ADR_ACM_DUMY_POLICY_0))                            & 0x40000000 ) >> 30)
#define GET_ACM_DUMY_POLICY_MANUAL_EN                              (((REG32(ADR_ACM_DUMY_POLICY_0))                            & 0x80000000 ) >> 31)
#define GET_ACM_DUMY_POLICY_W1C                                    (((REG32(ADR_ACM_DUMY_POLICY_1))                            & 0x00000001 ) >> 0)
#define GET_ACM_DUMY_POLICY_W1S                                    (((REG32(ADR_ACM_DUMY_POLICY_1))                            & 0x00000002 ) >> 1)
#define GET_ACM_DUMY_POLICY                                        (((REG32(ADR_ACM_DUMY_POLICY_2))                            & 0xffffffff ) >> 0)
#define GET_ACM_POLICY_SRC_BUS_31_0                                (((REG32(ADR_ACM_POLICY_SRC_BUS_0))                         & 0xffffffff ) >> 0)
#define GET_ACM_POLICY_SRC_BUS_63_32                               (((REG32(ADR_ACM_POLICY_SRC_BUS_1))                         & 0xffffffff ) >> 0)
#define GET_ACM_TBL_LOOKUP_NO_HIT                                  (((REG32(ADR_ACM_TX_TBL_INFO))                              & 0x00000001 ) >> 0)
#define GET_ACM_TBL_VALUE                                          (((REG32(ADR_ACM_TX_TBL_INFO))                              & 0x03ff0000 ) >> 16)
#define GET_AEM_ACCUM_0_ACCU_THOLD                                 (((REG32(ADR_AEM_ACCUMULATOR_0))                            & 0x000000ff ) >> 0)
#define GET_AEM_ACCUM_0_INIT_VALUE                                 (((REG32(ADR_AEM_ACCUMULATOR_0))                            & 0x0000ff00 ) >> 8)
#define GET_AEM_ACCUM_0_INC_SEL                                    (((REG32(ADR_AEM_ACCUMULATOR_0))                            & 0x003f0000 ) >> 16)
#define GET_AEM_ACCUM_0_EN                                         (((REG32(ADR_AEM_ACCUMULATOR_0))                            & 0x01000000 ) >> 24)
#define GET_AEM_SIGNAL_ANCHOR_AT_TX                                (((REG32(ADR_AEM_SIG_ANCHOR_TX))                            & 0x00000001 ) >> 0)
#define GET_AEM_ACCUM_1_ACCU_THOLD                                 (((REG32(ADR_AEM_ACCUMULATOR_1))                            & 0x000000ff ) >> 0)
#define GET_AEM_ACCUM_1_INIT_VALUE                                 (((REG32(ADR_AEM_ACCUMULATOR_1))                            & 0x0000ff00 ) >> 8)
#define GET_AEM_ACCUM_1_INC_SEL                                    (((REG32(ADR_AEM_ACCUMULATOR_1))                            & 0x003f0000 ) >> 16)
#define GET_AEM_ACCUM_1_EN                                         (((REG32(ADR_AEM_ACCUMULATOR_1))                            & 0x01000000 ) >> 24)
#define GET_AEM_SYNC_POLICY_SIG0_SEL                               (((REG32(ADR_AEM_SYNC_POLICY_0))                            & 0x0000003f ) >> 0)
#define GET_AEM_SYNC_POLICY_SIG1_SEL                               (((REG32(ADR_AEM_SYNC_POLICY_0))                            & 0x00003f00 ) >> 8)
#define GET_AEM_SYNC_POLICY_SIG2_SEL                               (((REG32(ADR_AEM_SYNC_POLICY_0))                            & 0x003f0000 ) >> 16)
#define GET_AEM_SYNC_POLICY_SIG3_SEL                               (((REG32(ADR_AEM_SYNC_POLICY_0))                            & 0x3f000000 ) >> 24)
#define GET_AEM_SYNC_POLICY_MANUAL_VALUE                           (((REG32(ADR_AEM_SYNC_POLICY_0))                            & 0x40000000 ) >> 30)
#define GET_AEM_SYNC_POLICY_MANUAL_EN                              (((REG32(ADR_AEM_SYNC_POLICY_0))                            & 0x80000000 ) >> 31)
#define GET_AEM_SYNC_POLICY_W1C                                    (((REG32(ADR_AEM_SYNC_POLICY_1))                            & 0x00000001 ) >> 0)
#define GET_AEM_SYNC_POLICY_W1S                                    (((REG32(ADR_AEM_SYNC_POLICY_1))                            & 0x00000002 ) >> 1)
#define GET_AEM_SYNC_POLICY                                        (((REG32(ADR_AEM_SYNC_POLICY_2))                            & 0xffffffff ) >> 0)
#define GET_RF_LONG_CALI_POLICY_SIG0_SEL                           (((REG32(ADR_RF_LONG_CALI_POLICY_0))                        & 0x0000003f ) >> 0)
#define GET_RF_LONG_CALI_POLICY_SIG1_SEL                           (((REG32(ADR_RF_LONG_CALI_POLICY_0))                        & 0x00003f00 ) >> 8)
#define GET_RF_LONG_CALI_POLICY_SIG2_SEL                           (((REG32(ADR_RF_LONG_CALI_POLICY_0))                        & 0x003f0000 ) >> 16)
#define GET_RF_LONG_CALI_POLICY_SIG3_SEL                           (((REG32(ADR_RF_LONG_CALI_POLICY_0))                        & 0x3f000000 ) >> 24)
#define GET_RF_LONG_CALI_POLICY_MANUAL_VALUE                       (((REG32(ADR_RF_LONG_CALI_POLICY_0))                        & 0x40000000 ) >> 30)
#define GET_RF_LONG_CALI_POLICY_MANUAL_EN                          (((REG32(ADR_RF_LONG_CALI_POLICY_0))                        & 0x80000000 ) >> 31)
#define GET_RF_LONG_CALI_POLICY_W1C                                (((REG32(ADR_RF_LONG_CALI_POLICY_1))                        & 0x00000001 ) >> 0)
#define GET_RF_LONG_CALI_POLICY_W1S                                (((REG32(ADR_RF_LONG_CALI_POLICY_1))                        & 0x00000002 ) >> 1)
#define GET_RF_LONG_CALI_POLICY                                    (((REG32(ADR_RF_LONG_CALI_POLICY_2))                        & 0xffffffff ) >> 0)
#define GET_RX_TIMEOUT_POLICY_SIG0_SEL                             (((REG32(ADR_RX_TIMEOUT_POLICY_0))                          & 0x0000003f ) >> 0)
#define GET_RX_TIMEOUT_POLICY_SIG1_SEL                             (((REG32(ADR_RX_TIMEOUT_POLICY_0))                          & 0x00003f00 ) >> 8)
#define GET_RX_TIMEOUT_POLICY_SIG2_SEL                             (((REG32(ADR_RX_TIMEOUT_POLICY_0))                          & 0x003f0000 ) >> 16)
#define GET_RX_TIMEOUT_POLICY_SIG3_SEL                             (((REG32(ADR_RX_TIMEOUT_POLICY_0))                          & 0x3f000000 ) >> 24)
#define GET_RX_TIMEOUT_POLICY_MANUAL_VALUE                         (((REG32(ADR_RX_TIMEOUT_POLICY_0))                          & 0x40000000 ) >> 30)
#define GET_RX_TIMEOUT_POLICY_MANUAL_EN                            (((REG32(ADR_RX_TIMEOUT_POLICY_0))                          & 0x80000000 ) >> 31)
#define GET_RX_TIMEOUT_POLICY_W1C                                  (((REG32(ADR_RX_TIMEOUT_POLICY_1))                          & 0x00000001 ) >> 0)
#define GET_RX_TIMEOUT_POLICY_W1S                                  (((REG32(ADR_RX_TIMEOUT_POLICY_1))                          & 0x00000002 ) >> 1)
#define GET_RX_TIMEOUT_POLICY                                      (((REG32(ADR_RX_TIMEOUT_POLICY_2))                          & 0xffffffff ) >> 0)
#define GET_AIR_EVENT_IP_POLICY_SIG0_SEL                           (((REG32(ADR_AIR_EVNT_IP_POLICY_0))                         & 0x0000003f ) >> 0)
#define GET_AIR_EVENT_IP_POLICY_SIG1_SEL                           (((REG32(ADR_AIR_EVNT_IP_POLICY_0))                         & 0x00003f00 ) >> 8)
#define GET_AIR_EVENT_IP_POLICY_SIG2_SEL                           (((REG32(ADR_AIR_EVNT_IP_POLICY_0))                         & 0x003f0000 ) >> 16)
#define GET_AIR_EVENT_IP_POLICY_SIG3_SEL                           (((REG32(ADR_AIR_EVNT_IP_POLICY_0))                         & 0x3f000000 ) >> 24)
#define GET_AIR_EVENT_IP_POLICY_MANUAL_VALUE                       (((REG32(ADR_AIR_EVNT_IP_POLICY_0))                         & 0x40000000 ) >> 30)
#define GET_AIR_EVENT_IP_POLICY_MANUAL_EN                          (((REG32(ADR_AIR_EVNT_IP_POLICY_0))                         & 0x80000000 ) >> 31)
#define GET_AIR_EVENT_IP_POLICY_W1C                                (((REG32(ADR_AIR_EVNT_IP_POLICY_1))                         & 0x00000001 ) >> 0)
#define GET_AIR_EVENT_IP_POLICY_W1S                                (((REG32(ADR_AIR_EVNT_IP_POLICY_1))                         & 0x00000002 ) >> 1)
#define GET_AIR_EVENT_IP_POLICY                                    (((REG32(ADR_AIR_EVNT_IP_POLICY_2))                         & 0xffffffff ) >> 0)
#define GET_HARD_END_POLICY_SIG0_SEL                               (((REG32(ADR_HARD_END_POLICY_0))                            & 0x0000003f ) >> 0)
#define GET_HARD_END_POLICY_SIG1_SEL                               (((REG32(ADR_HARD_END_POLICY_0))                            & 0x00003f00 ) >> 8)
#define GET_HARD_END_POLICY_SIG2_SEL                               (((REG32(ADR_HARD_END_POLICY_0))                            & 0x003f0000 ) >> 16)
#define GET_HARD_END_POLICY_SIG3_SEL                               (((REG32(ADR_HARD_END_POLICY_0))                            & 0x3f000000 ) >> 24)
#define GET_HARD_END_POLICY_MANUAL_VALUE                           (((REG32(ADR_HARD_END_POLICY_0))                            & 0x40000000 ) >> 30)
#define GET_HARD_END_POLICY_MANUAL_EN                              (((REG32(ADR_HARD_END_POLICY_0))                            & 0x80000000 ) >> 31)
#define GET_HARD_END_POLICY_W1C                                    (((REG32(ADR_HARD_END_POLICY_1))                            & 0x00000001 ) >> 0)
#define GET_HARD_END_POLICY_W1S                                    (((REG32(ADR_HARD_END_POLICY_1))                            & 0x00000002 ) >> 1)
#define GET_HARD_END_POLICY                                        (((REG32(ADR_HARD_END_POLICY_2))                            & 0xffffffff ) >> 0)
#define GET_DATA_SOFT_END_POLICY_SIG0_SEL                          (((REG32(ADR_DATA_SOFT_END_POLICY_0))                       & 0x0000003f ) >> 0)
#define GET_DATA_SOFT_END_POLICY_SIG1_SEL                          (((REG32(ADR_DATA_SOFT_END_POLICY_0))                       & 0x00003f00 ) >> 8)
#define GET_DATA_SOFT_END_POLICY_SIG2_SEL                          (((REG32(ADR_DATA_SOFT_END_POLICY_0))                       & 0x003f0000 ) >> 16)
#define GET_DATA_SOFT_END_POLICY_SIG3_SEL                          (((REG32(ADR_DATA_SOFT_END_POLICY_0))                       & 0x3f000000 ) >> 24)
#define GET_DATA_SOFT_END_POLICY_MANUAL_VALUE                      (((REG32(ADR_DATA_SOFT_END_POLICY_0))                       & 0x40000000 ) >> 30)
#define GET_DATA_SOFT_END_POLICY_MANUAL_EN                         (((REG32(ADR_DATA_SOFT_END_POLICY_0))                       & 0x80000000 ) >> 31)
#define GET_DATA_SOFT_END_POLICY_W1C                               (((REG32(ADR_DATA_SOFT_END_POLICY_1))                       & 0x00000001 ) >> 0)
#define GET_DATA_SOFT_END_POLICY_W1S                               (((REG32(ADR_DATA_SOFT_END_POLICY_1))                       & 0x00000002 ) >> 1)
#define GET_DATA_SOFT_END_POLICY                                   (((REG32(ADR_DATA_SOFT_END_POLICY_2))                       & 0xffffffff ) >> 0)
#define GET_TX_REQ_POLICY_SIG0_SEL                                 (((REG32(ADR_TX_REQ_POLICY_0))                              & 0x0000003f ) >> 0)
#define GET_TX_REQ_POLICY_SIG1_SEL                                 (((REG32(ADR_TX_REQ_POLICY_0))                              & 0x00003f00 ) >> 8)
#define GET_TX_REQ_POLICY_SIG2_SEL                                 (((REG32(ADR_TX_REQ_POLICY_0))                              & 0x003f0000 ) >> 16)
#define GET_TX_REQ_POLICY_SIG3_SEL                                 (((REG32(ADR_TX_REQ_POLICY_0))                              & 0x3f000000 ) >> 24)
#define GET_TX_REQ_POLICY_MANUAL_VALUE                             (((REG32(ADR_TX_REQ_POLICY_0))                              & 0x40000000 ) >> 30)
#define GET_TX_REQ_POLICY_MANUAL_EN                                (((REG32(ADR_TX_REQ_POLICY_0))                              & 0x80000000 ) >> 31)
#define GET_TX_REQ_POLICY_W1C                                      (((REG32(ADR_TX_REQ_POLICY_1))                              & 0x00000001 ) >> 0)
#define GET_TX_REQ_POLICY_W1S                                      (((REG32(ADR_TX_REQ_POLICY_1))                              & 0x00000002 ) >> 1)
#define GET_TX_REQ_POLICY                                          (((REG32(ADR_TX_REQ_POLICY_2))                              & 0xffffffff ) >> 0)
#define GET_RX_REQ_POLICY_SIG0_SEL                                 (((REG32(ADR_RX_REQ_POLICY_0))                              & 0x0000003f ) >> 0)
#define GET_RX_REQ_POLICY_SIG1_SEL                                 (((REG32(ADR_RX_REQ_POLICY_0))                              & 0x00003f00 ) >> 8)
#define GET_RX_REQ_POLICY_SIG2_SEL                                 (((REG32(ADR_RX_REQ_POLICY_0))                              & 0x003f0000 ) >> 16)
#define GET_RX_REQ_POLICY_SIG3_SEL                                 (((REG32(ADR_RX_REQ_POLICY_0))                              & 0x3f000000 ) >> 24)
#define GET_RX_REQ_POLICY_MANUAL_VALUE                             (((REG32(ADR_RX_REQ_POLICY_0))                              & 0x40000000 ) >> 30)
#define GET_RX_REQ_POLICY_MANUAL_EN                                (((REG32(ADR_RX_REQ_POLICY_0))                              & 0x80000000 ) >> 31)
#define GET_RX_REQ_POLICY_W1C                                      (((REG32(ADR_RX_REQ_POLICY_1))                              & 0x00000001 ) >> 0)
#define GET_RX_REQ_POLICY_W1S                                      (((REG32(ADR_RX_REQ_POLICY_1))                              & 0x00000002 ) >> 1)
#define GET_RX_REQ_POLICY                                          (((REG32(ADR_RX_REQ_POLICY_2))                              & 0xffffffff ) >> 0)
#define GET_AEM_IRQ0_POLICY_SIG0_SEL                               (((REG32(ADR_AEM_IRQ0_POLICY_0))                            & 0x0000003f ) >> 0)
#define GET_AEM_IRQ0_POLICY_SIG1_SEL                               (((REG32(ADR_AEM_IRQ0_POLICY_0))                            & 0x00003f00 ) >> 8)
#define GET_AEM_IRQ0_POLICY_SIG2_SEL                               (((REG32(ADR_AEM_IRQ0_POLICY_0))                            & 0x003f0000 ) >> 16)
#define GET_AEM_IRQ0_POLICY_SIG3_SEL                               (((REG32(ADR_AEM_IRQ0_POLICY_0))                            & 0x3f000000 ) >> 24)
#define GET_AEM_IRQ0_POLICY_MANUAL_VALUE                           (((REG32(ADR_AEM_IRQ0_POLICY_0))                            & 0x40000000 ) >> 30)
#define GET_AEM_IRQ0_POLICY_MANUAL_EN                              (((REG32(ADR_AEM_IRQ0_POLICY_0))                            & 0x80000000 ) >> 31)
#define GET_AEM_IRQ0_POLICY_W1C                                    (((REG32(ADR_AEM_IRQ0_POLICY_1))                            & 0x00000001 ) >> 0)
#define GET_AEM_IRQ0_POLICY_W1S                                    (((REG32(ADR_AEM_IRQ0_POLICY_1))                            & 0x00000002 ) >> 1)
#define GET_AEM_IRQ0_POLICY                                        (((REG32(ADR_AEM_IRQ0_POLICY_2))                            & 0xffffffff ) >> 0)
#define GET_AEM_IRQ1_POLICY_SIG0_SEL                               (((REG32(ADR_AEM_IRQ1_POLICY_0))                            & 0x0000003f ) >> 0)
#define GET_AEM_IRQ1_POLICY_SIG1_SEL                               (((REG32(ADR_AEM_IRQ1_POLICY_0))                            & 0x00003f00 ) >> 8)
#define GET_AEM_IRQ1_POLICY_SIG2_SEL                               (((REG32(ADR_AEM_IRQ1_POLICY_0))                            & 0x003f0000 ) >> 16)
#define GET_AEM_IRQ1_POLICY_SIG3_SEL                               (((REG32(ADR_AEM_IRQ1_POLICY_0))                            & 0x3f000000 ) >> 24)
#define GET_AEM_IRQ1_POLICY_MANUAL_VALUE                           (((REG32(ADR_AEM_IRQ1_POLICY_0))                            & 0x40000000 ) >> 30)
#define GET_AEM_IRQ1_POLICY_MANUAL_EN                              (((REG32(ADR_AEM_IRQ1_POLICY_0))                            & 0x80000000 ) >> 31)
#define GET_AEM_IRQ1_POLICY_W1C                                    (((REG32(ADR_AEM_IRQ1_POLICY_1))                            & 0x00000001 ) >> 0)
#define GET_AEM_IRQ1_POLICY_W1S                                    (((REG32(ADR_AEM_IRQ1_POLICY_1))                            & 0x00000002 ) >> 1)
#define GET_AEM_IRQ1_POLICY                                        (((REG32(ADR_AEM_IRQ1_POLICY_2))                            & 0xffffffff ) >> 0)
#define GET_AEM_DUMY0_POLICY_SIG0_SEL                              (((REG32(ADR_AEM_DUMY0_POLICY_0))                           & 0x0000003f ) >> 0)
#define GET_AEM_DUMY0_POLICY_SIG1_SEL                              (((REG32(ADR_AEM_DUMY0_POLICY_0))                           & 0x00003f00 ) >> 8)
#define GET_AEM_DUMY0_POLICY_SIG2_SEL                              (((REG32(ADR_AEM_DUMY0_POLICY_0))                           & 0x003f0000 ) >> 16)
#define GET_AEM_DUMY0_POLICY_SIG3_SEL                              (((REG32(ADR_AEM_DUMY0_POLICY_0))                           & 0x3f000000 ) >> 24)
#define GET_AEM_DUMY0_POLICY_MANUAL_VALUE                          (((REG32(ADR_AEM_DUMY0_POLICY_0))                           & 0x40000000 ) >> 30)
#define GET_AEM_DUMY0_POLICY_MANUAL_EN                             (((REG32(ADR_AEM_DUMY0_POLICY_0))                           & 0x80000000 ) >> 31)
#define GET_AEM_DUMY0_POLICY_W1C                                   (((REG32(ADR_AEM_DUMY0_POLICY_1))                           & 0x00000001 ) >> 0)
#define GET_AEM_DUMY0_POLICY_W1S                                   (((REG32(ADR_AEM_DUMY0_POLICY_1))                           & 0x00000002 ) >> 1)
#define GET_AEM_DUMY0_POLICY                                       (((REG32(ADR_AEM_DUMY0_POLICY_2))                           & 0xffffffff ) >> 0)
#define GET_AEM_DUMY1_POLICY_SIG0_SEL                              (((REG32(ADR_AEM_DUMY1_POLICY_0))                           & 0x0000003f ) >> 0)
#define GET_AEM_DUMY1_POLICY_SIG1_SEL                              (((REG32(ADR_AEM_DUMY1_POLICY_0))                           & 0x00003f00 ) >> 8)
#define GET_AEM_DUMY1_POLICY_SIG2_SEL                              (((REG32(ADR_AEM_DUMY1_POLICY_0))                           & 0x003f0000 ) >> 16)
#define GET_AEM_DUMY1_POLICY_SIG3_SEL                              (((REG32(ADR_AEM_DUMY1_POLICY_0))                           & 0x3f000000 ) >> 24)
#define GET_AEM_DUMY1_POLICY_MANUAL_VALUE                          (((REG32(ADR_AEM_DUMY1_POLICY_0))                           & 0x40000000 ) >> 30)
#define GET_AEM_DUMY1_POLICY_MANUAL_EN                             (((REG32(ADR_AEM_DUMY1_POLICY_0))                           & 0x80000000 ) >> 31)
#define GET_AEM_DUMY1_POLICY_W1C                                   (((REG32(ADR_AEM_DUMY1_POLICY_1))                           & 0x00000001 ) >> 0)
#define GET_AEM_DUMY1_POLICY_W1S                                   (((REG32(ADR_AEM_DUMY1_POLICY_1))                           & 0x00000002 ) >> 1)
#define GET_AEM_DUMY1_POLICY                                       (((REG32(ADR_AEM_DUMY1_POLICY_2))                           & 0xffffffff ) >> 0)
#define GET_AEM_POLICY_SRC_BUS_31_0                                (((REG32(ADR_AEM_POLICY_SRC_BUS_0))                         & 0xffffffff ) >> 0)
#define GET_AEM_POLICY_SRC_BUS_63_32                               (((REG32(ADR_AEM_POLICY_SRC_BUS_1))                         & 0xffffffff ) >> 0)
#define GET_AEM_ACCUM_0_ACC_CNT                                    (((REG32(ADR_AEM_ACCUM_INFO))                               & 0x000000ff ) >> 0)
#define GET_AEM_ACCUM_1_ACC_CNT                                    (((REG32(ADR_AEM_ACCUM_INFO))                               & 0x0000ff00 ) >> 8)
#define GET_AEM_HALF_DUPLEX_STATE                                  (((REG32(ADR_AEM_HALF_DUPLEX_INFO))                         & 0x00000007 ) >> 0)
#define GET_AIRPRO_RX_ACCESS_TIMEOUT_TICK_SEL                      (((REG32(ADR_AIRPRO_TICKMAP_0))                             & 0x00000007 ) >> 0)
#define GET_AIRPRO_PHY_RX_EN_TICK_SEL                              (((REG32(ADR_AIRPRO_TICKMAP_0))                             & 0x00000070 ) >> 4)
#define GET_AIRPRO_RF_RX_EN_TICK_SEL                               (((REG32(ADR_AIRPRO_TICKMAP_0))                             & 0x00000700 ) >> 8)
#define GET_AIRPRO_LONG_RF_RX_EN_TICK_SEL                          (((REG32(ADR_AIRPRO_TICKMAP_0))                             & 0x00007000 ) >> 12)
#define GET_AIRPRO_PHY_TX_EN_TICK_SEL                              (((REG32(ADR_AIRPRO_TICKMAP_0))                             & 0x00070000 ) >> 16)
#define GET_AIRPRO_RF_TX_EN_TICK_SEL                               (((REG32(ADR_AIRPRO_TICKMAP_0))                             & 0x00700000 ) >> 20)
#define GET_AIRPRO_LONG_RF_TX_EN_TICK_SEL                          (((REG32(ADR_AIRPRO_TICKMAP_0))                             & 0x07000000 ) >> 24)
#define GET_AIRPRO_PDU_REQ_TICK_SEL                                (((REG32(ADR_AIRPRO_TICKMAP_0))                             & 0x70000000 ) >> 28)
#define GET_AIRPRO_ALARM1_AS_RX                                    (((REG32(ADR_AIRPRO_TICKMAP_1))                             & 0x00000001 ) >> 0)
#define GET_AIRPRO_ALARM1_AS_TX                                    (((REG32(ADR_AIRPRO_TICKMAP_1))                             & 0x00000002 ) >> 1)
#define GET_AIRPRO_ALARM0_AS_RX                                    (((REG32(ADR_AIRPRO_TICKMAP_1))                             & 0x00000004 ) >> 2)
#define GET_AIRPRO_ALARM0_AS_TX                                    (((REG32(ADR_AIRPRO_TICKMAP_1))                             & 0x00000008 ) >> 3)
#define GET_RG_POLICY_GPI                                          (((REG32(ADR_AIRPRO_POLICY_GPI))                            & 0x0000000f ) >> 0)
#define GET_RG_FOLLOWER0_OFFSET                                    (((REG32(ADR_AIRPRO_FOLLOWER_0_CONTROL))                    & 0x00000fff ) >> 0)
#define GET_RG_FOLLOWER0_TRIGGER_SRC                               (((REG32(ADR_AIRPRO_FOLLOWER_0_CONTROL))                    & 0x003f0000 ) >> 16)
#define GET_RG_FOLLOWER1_OFFSET                                    (((REG32(ADR_AIRPRO_FOLLOWER_1_CONTROL))                    & 0x00000fff ) >> 0)
#define GET_RG_FOLLOWER1_TRIGGER_SRC                               (((REG32(ADR_AIRPRO_FOLLOWER_1_CONTROL))                    & 0x003f0000 ) >> 16)
#define GET_RG_AIRPROTOCOL_ALARM0_EN                               (((REG32(ADR_AIRPRO_ALARM0_EN))                             & 0x00000001 ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM0_TIME                             (((REG32(ADR_AIRPRO_ALARM0_TIME))                           & 0x00000fff ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM0_WINDOW_OFFSET_EARLY              (((REG32(ADR_AIRPRO_ALARM0_OFFSET_EARLY))                   & 0x00000fff ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM0_WINDOW_OFFSET_LATE               (((REG32(ADR_AIRPRO_ALARM0_OFFSET_LATE))                    & 0x00000fff ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM0_NOTIFY0_OFFSET                   (((REG32(ADR_AIRPRO_ALARM0_NOTIFY0_OFFSET))                 & 0x00000fff ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM0_NOTIFY1_OFFSET                   (((REG32(ADR_AIRPRO_ALARM0_NOTIFY1_OFFSET))                 & 0x00000fff ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM0_NOTIFY2_OFFSET                   (((REG32(ADR_AIRPRO_ALARM0_NOTIFY2_OFFSET))                 & 0x00000fff ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM0_NOTIFY3_OFFSET                   (((REG32(ADR_AIRPRO_ALARM0_NOTIFY3_OFFSET))                 & 0x00000fff ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM0_NOTIFY4_OFFSET                   (((REG32(ADR_AIRPRO_ALARM0_NOTIFY4_OFFSET))                 & 0x00000fff ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM0_IRQ_MASK                         (((REG32(ADR_AIRPRO_ALARM0_IRQ_MASK))                       & 0x000000ff ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_0                      (((REG32(ADR_AIRPRO_ALARM0_IRQ_CLEAR))                      & 0x00000001 ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_1                      (((REG32(ADR_AIRPRO_ALARM0_IRQ_CLEAR))                      & 0x00000002 ) >> 1)
#define GET_RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_2                      (((REG32(ADR_AIRPRO_ALARM0_IRQ_CLEAR))                      & 0x00000004 ) >> 2)
#define GET_RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_3                      (((REG32(ADR_AIRPRO_ALARM0_IRQ_CLEAR))                      & 0x00000008 ) >> 3)
#define GET_RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_4                      (((REG32(ADR_AIRPRO_ALARM0_IRQ_CLEAR))                      & 0x00000010 ) >> 4)
#define GET_RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_5                      (((REG32(ADR_AIRPRO_ALARM0_IRQ_CLEAR))                      & 0x00000020 ) >> 5)
#define GET_RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_6                      (((REG32(ADR_AIRPRO_ALARM0_IRQ_CLEAR))                      & 0x00000040 ) >> 6)
#define GET_RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_7                      (((REG32(ADR_AIRPRO_ALARM0_IRQ_CLEAR))                      & 0x00000080 ) >> 7)
#define GET_AIR_PROTOCOL_ALARM0_IRQ_REASON                         (((REG32(ADR_AIRPRO_ALARM_0_IRQ_REASON))                    & 0x000000ff ) >> 0)
#define GET_AIR_PROTOCOL_ALARM0_IRQ                                (((REG32(ADR_AIRPRO_ALARM_0_IRQ_REASON))                    & 0x00000100 ) >> 8)
#define GET_RG_AIRPROTOCOL_ALARM1_EN                               (((REG32(ADR_AIRPRO_ALARM1_EN))                             & 0x00000001 ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM1_TIME                             (((REG32(ADR_AIRPRO_ALARM1_TIME))                           & 0x00000fff ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM1_WINDOW_OFFSET_EARLY              (((REG32(ADR_AIRPRO_ALARM1_OFFSET_EARLY))                   & 0x00000fff ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM1_WINDOW_OFFSET_LATE               (((REG32(ADR_AIRPRO_ALARM1_OFFSET_LATE))                    & 0x00000fff ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM1_NOTIFY0_OFFSET                   (((REG32(ADR_AIRPRO_ALARM1_NOTIFY0_OFFSET))                 & 0x00000fff ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM1_NOTIFY1_OFFSET                   (((REG32(ADR_AIRPRO_ALARM1_NOTIFY1_OFFSET))                 & 0x00000fff ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM1_NOTIFY2_OFFSET                   (((REG32(ADR_AIRPRO_ALARM1_NOTIFY2_OFFSET))                 & 0x00000fff ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM1_NOTIFY3_OFFSET                   (((REG32(ADR_AIRPRO_ALARM1_NOTIFY3_OFFSET))                 & 0x00000fff ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM1_NOTIFY4_OFFSET                   (((REG32(ADR_AIRPRO_ALARM1_NOTIFY4_OFFSET))                 & 0x00000fff ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM1_IRQ_MASK                         (((REG32(ADR_AIRPRO_ALARM1_IRQ_MASK))                       & 0x000000ff ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_0                      (((REG32(ADR_AIRPRO_ALARM1_IRQ_CLEAR))                      & 0x00000001 ) >> 0)
#define GET_RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_1                      (((REG32(ADR_AIRPRO_ALARM1_IRQ_CLEAR))                      & 0x00000002 ) >> 1)
#define GET_RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_2                      (((REG32(ADR_AIRPRO_ALARM1_IRQ_CLEAR))                      & 0x00000004 ) >> 2)
#define GET_RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_3                      (((REG32(ADR_AIRPRO_ALARM1_IRQ_CLEAR))                      & 0x00000008 ) >> 3)
#define GET_RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_4                      (((REG32(ADR_AIRPRO_ALARM1_IRQ_CLEAR))                      & 0x00000010 ) >> 4)
#define GET_RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_5                      (((REG32(ADR_AIRPRO_ALARM1_IRQ_CLEAR))                      & 0x00000020 ) >> 5)
#define GET_RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_6                      (((REG32(ADR_AIRPRO_ALARM1_IRQ_CLEAR))                      & 0x00000040 ) >> 6)
#define GET_RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_7                      (((REG32(ADR_AIRPRO_ALARM1_IRQ_CLEAR))                      & 0x00000080 ) >> 7)
#define GET_AIR_PROTOCOL_ALARM1_IRQ_REASON                         (((REG32(ADR_AIRPRO_ALARM_1_IRQ_REASON))                    & 0x000000ff ) >> 0)
#define GET_AIR_PROTOCOL_ALARM1_IRQ                                (((REG32(ADR_AIRPRO_ALARM_1_IRQ_REASON))                    & 0x00000100 ) >> 8)
#define GET_ALARM0_BY_FOLLOWER0_POLICY_SEL0                        (((REG32(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_SIGNAL))     & 0x0000003f ) >> 0)
#define GET_ALARM0_BY_FOLLOWER0_POLICY_SEL1                        (((REG32(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_SIGNAL))     & 0x00003f00 ) >> 8)
#define GET_ALARM0_BY_FOLLOWER0_POLICY_SEL2                        (((REG32(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_SIGNAL))     & 0x003f0000 ) >> 16)
#define GET_ALARM0_BY_FOLLOWER0_POLICY_SEL3                        (((REG32(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_SIGNAL))     & 0x3f000000 ) >> 24)
#define GET_ALARM0_BY_FOLLOWER0_POLICY_MANUAL_VALUE                (((REG32(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_SIGNAL))     & 0x40000000 ) >> 30)
#define GET_ALARM0_BY_FOLLOWER0_POLICY_MANUAL_EN                   (((REG32(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_SIGNAL))     & 0x80000000 ) >> 31)
#define GET_ALARM0_BY_FOLLOWER0_POLICY_W1C                         (((REG32(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_W1C_W1S))    & 0x00000001 ) >> 0)
#define GET_ALARM0_BY_FOLLOWER0_POLICY_W1S                         (((REG32(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_W1C_W1S))    & 0x00000002 ) >> 1)
#define GET_ALARM0_BY_FOLLOWER0_POLICY                             (((REG32(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_POLICY))     & 0xffffffff ) >> 0)
#define GET_ALARM1_BY_FOLLOWER1_POLICY_SEL0                        (((REG32(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_SIGNAL))     & 0x0000003f ) >> 0)
#define GET_ALARM1_BY_FOLLOWER1_POLICY_SEL1                        (((REG32(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_SIGNAL))     & 0x00003f00 ) >> 8)
#define GET_ALARM1_BY_FOLLOWER1_POLICY_SEL2                        (((REG32(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_SIGNAL))     & 0x003f0000 ) >> 16)
#define GET_ALARM1_BY_FOLLOWER1_POLICY_SEL3                        (((REG32(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_SIGNAL))     & 0x3f000000 ) >> 24)
#define GET_ALARM1_BY_FOLLOWER1_POLICY_MANUAL_VALUE                (((REG32(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_SIGNAL))     & 0x40000000 ) >> 30)
#define GET_ALARM1_BY_FOLLOWER1_POLICY_MANUAL_EN                   (((REG32(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_SIGNAL))     & 0x80000000 ) >> 31)
#define GET_ALARM1_BY_FOLLOWER1_POLICY_W1C                         (((REG32(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_W1C_W1S))    & 0x00000001 ) >> 0)
#define GET_ALARM1_BY_FOLLOWER1_POLICY_W1S                         (((REG32(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_W1C_W1S))    & 0x00000002 ) >> 1)
#define GET_ALARM1_BY_FOLLOWER1_POLICY                             (((REG32(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_POLICY))     & 0xffffffff ) >> 0)
#define GET_FOLLOWER0_EN_POLICY_SEL0                               (((REG32(ADR_AIRPRO_POLICY_FOLLOWER0_EN_SIGNAL))            & 0x0000003f ) >> 0)
#define GET_FOLLOWER0_EN_POLICY_SEL1                               (((REG32(ADR_AIRPRO_POLICY_FOLLOWER0_EN_SIGNAL))            & 0x00003f00 ) >> 8)
#define GET_FOLLOWER0_EN_POLICY_SEL2                               (((REG32(ADR_AIRPRO_POLICY_FOLLOWER0_EN_SIGNAL))            & 0x003f0000 ) >> 16)
#define GET_FOLLOWER0_EN_POLICY_SEL3                               (((REG32(ADR_AIRPRO_POLICY_FOLLOWER0_EN_SIGNAL))            & 0x3f000000 ) >> 24)
#define GET_FOLLOWER0_EN_POLICY_MANUAL_VALUE                       (((REG32(ADR_AIRPRO_POLICY_FOLLOWER0_EN_SIGNAL))            & 0x40000000 ) >> 30)
#define GET_FOLLOWER0_EN_POLICY_MANUAL_EN                          (((REG32(ADR_AIRPRO_POLICY_FOLLOWER0_EN_SIGNAL))            & 0x80000000 ) >> 31)
#define GET_FOLLOWER0_EN_POLICY_W1C                                (((REG32(ADR_AIRPRO_POLICY_FOLLOWER0_EN_W1C_W1S))           & 0x00000001 ) >> 0)
#define GET_FOLLOWER0_EN_POLICY_W1S                                (((REG32(ADR_AIRPRO_POLICY_FOLLOWER0_EN_W1C_W1S))           & 0x00000002 ) >> 1)
#define GET_FOLLOWER0_EN_POLICY                                    (((REG32(ADR_AIRPRO_POLICY_FOLLOWER0_EN_POLICY))            & 0xffffffff ) >> 0)
#define GET_FOLLOWER1_EN_POLICY_SEL0                               (((REG32(ADR_AIRPRO_POLICY_FOLLOWER1_EN_SIGNAL))            & 0x0000003f ) >> 0)
#define GET_FOLLOWER1_EN_POLICY_SEL1                               (((REG32(ADR_AIRPRO_POLICY_FOLLOWER1_EN_SIGNAL))            & 0x00003f00 ) >> 8)
#define GET_FOLLOWER1_EN_POLICY_SEL2                               (((REG32(ADR_AIRPRO_POLICY_FOLLOWER1_EN_SIGNAL))            & 0x003f0000 ) >> 16)
#define GET_FOLLOWER1_EN_POLICY_SEL3                               (((REG32(ADR_AIRPRO_POLICY_FOLLOWER1_EN_SIGNAL))            & 0x3f000000 ) >> 24)
#define GET_FOLLOWER1_EN_POLICY_MANUAL_VALUE                       (((REG32(ADR_AIRPRO_POLICY_FOLLOWER1_EN_SIGNAL))            & 0x40000000 ) >> 30)
#define GET_FOLLOWER1_EN_POLICY_MANUAL_EN                          (((REG32(ADR_AIRPRO_POLICY_FOLLOWER1_EN_SIGNAL))            & 0x80000000 ) >> 31)
#define GET_FOLLOWER1_EN_POLICY_W1C                                (((REG32(ADR_AIRPRO_POLICY_FOLLOWER1_EN_W1C_W1S))           & 0x00000001 ) >> 0)
#define GET_FOLLOWER1_EN_POLICY_W1S                                (((REG32(ADR_AIRPRO_POLICY_FOLLOWER1_EN_W1C_W1S))           & 0x00000002 ) >> 1)
#define GET_FOLLOWER1_EN_POLICY                                    (((REG32(ADR_AIRPRO_POLICY_FOLLOWER1_EN_POLICY))            & 0xffffffff ) >> 0)
#define GET_RF_TX_EN_R_POLICY_SEL0                                 (((REG32(ADR_AIRPRO_POLICY_RF_TX_EN_R_SIGNAL))              & 0x0000003f ) >> 0)
#define GET_RF_TX_EN_R_POLICY_SEL1                                 (((REG32(ADR_AIRPRO_POLICY_RF_TX_EN_R_SIGNAL))              & 0x00003f00 ) >> 8)
#define GET_RF_TX_EN_R_POLICY_SEL2                                 (((REG32(ADR_AIRPRO_POLICY_RF_TX_EN_R_SIGNAL))              & 0x003f0000 ) >> 16)
#define GET_RF_TX_EN_R_POLICY_SEL3                                 (((REG32(ADR_AIRPRO_POLICY_RF_TX_EN_R_SIGNAL))              & 0x3f000000 ) >> 24)
#define GET_RF_TX_EN_R_POLICY_MANUAL_VALUE                         (((REG32(ADR_AIRPRO_POLICY_RF_TX_EN_R_SIGNAL))              & 0x40000000 ) >> 30)
#define GET_RF_TX_EN_R_POLICY_MANUAL_EN                            (((REG32(ADR_AIRPRO_POLICY_RF_TX_EN_R_SIGNAL))              & 0x80000000 ) >> 31)
#define GET_RF_TX_EN_R_POLICY_W1C                                  (((REG32(ADR_AIRPRO_POLICY_RF_TX_EN_R_W1C_W1S))             & 0x00000001 ) >> 0)
#define GET_RF_TX_EN_R_POLICY_W1S                                  (((REG32(ADR_AIRPRO_POLICY_RF_TX_EN_R_W1C_W1S))             & 0x00000002 ) >> 1)
#define GET_RF_TX_EN_R_POLICY                                      (((REG32(ADR_AIRPRO_POLICY_RF_TX_EN_R_POLICY))              & 0xffffffff ) >> 0)
#define GET_PHY_TX_EN_R_POLICY_SEL0                                (((REG32(ADR_AIRPRO_POLICY_PHY_TX_EN_R_SIGNAL))             & 0x0000003f ) >> 0)
#define GET_PHY_TX_EN_R_POLICY_SEL1                                (((REG32(ADR_AIRPRO_POLICY_PHY_TX_EN_R_SIGNAL))             & 0x00003f00 ) >> 8)
#define GET_PHY_TX_EN_R_POLICY_SEL2                                (((REG32(ADR_AIRPRO_POLICY_PHY_TX_EN_R_SIGNAL))             & 0x003f0000 ) >> 16)
#define GET_PHY_TX_EN_R_POLICY_SEL3                                (((REG32(ADR_AIRPRO_POLICY_PHY_TX_EN_R_SIGNAL))             & 0x3f000000 ) >> 24)
#define GET_PHY_TX_EN_R_POLICY_MANUAL_VALUE                        (((REG32(ADR_AIRPRO_POLICY_PHY_TX_EN_R_SIGNAL))             & 0x40000000 ) >> 30)
#define GET_PHY_TX_EN_R_POLICY_MANUAL_EN                           (((REG32(ADR_AIRPRO_POLICY_PHY_TX_EN_R_SIGNAL))             & 0x80000000 ) >> 31)
#define GET_PHY_TX_EN_R_POLICY_W1C                                 (((REG32(ADR_AIRPRO_POLICY_PHY_TX_EN_R_W1C_W1S))            & 0x00000001 ) >> 0)
#define GET_PHY_TX_EN_R_POLICY_W1S                                 (((REG32(ADR_AIRPRO_POLICY_PHY_TX_EN_R_W1C_W1S))            & 0x00000002 ) >> 1)
#define GET_PHY_TX_EN_R_POLICY                                     (((REG32(ADR_AIRPRO_POLICY_PHY_TX_EN_R_POLICY))             & 0xffffffff ) >> 0)
#define GET_RF_RX_EN_R_POLICY_SEL0                                 (((REG32(ADR_AIRPRO_POLICY_RF_RX_EN_R_SIGNAL))              & 0x0000003f ) >> 0)
#define GET_RF_RX_EN_R_POLICY_SEL1                                 (((REG32(ADR_AIRPRO_POLICY_RF_RX_EN_R_SIGNAL))              & 0x00003f00 ) >> 8)
#define GET_RF_RX_EN_R_POLICY_SEL2                                 (((REG32(ADR_AIRPRO_POLICY_RF_RX_EN_R_SIGNAL))              & 0x003f0000 ) >> 16)
#define GET_RF_RX_EN_R_POLICY_SEL3                                 (((REG32(ADR_AIRPRO_POLICY_RF_RX_EN_R_SIGNAL))              & 0x3f000000 ) >> 24)
#define GET_RF_RX_EN_R_POLICY_MANUAL_VALUE                         (((REG32(ADR_AIRPRO_POLICY_RF_RX_EN_R_SIGNAL))              & 0x40000000 ) >> 30)
#define GET_RF_RX_EN_R_POLICY_MANUAL_EN                            (((REG32(ADR_AIRPRO_POLICY_RF_RX_EN_R_SIGNAL))              & 0x80000000 ) >> 31)
#define GET_RF_RX_EN_R_POLICY_W1C                                  (((REG32(ADR_AIRPRO_POLICY_RF_RX_EN_R_W1C_W1S))             & 0x00000001 ) >> 0)
#define GET_RF_RX_EN_R_POLICY_W1S                                  (((REG32(ADR_AIRPRO_POLICY_RF_RX_EN_R_W1C_W1S))             & 0x00000002 ) >> 1)
#define GET_RF_RX_EN_R_POLICY                                      (((REG32(ADR_AIRPRO_POLICY_RF_RX_EN_R_POLICY))              & 0xffffffff ) >> 0)
#define GET_PHY_RX_EN_R_POLICY_SEL0                                (((REG32(ADR_AIRPRO_POLICY_PHY_RX_EN_R_SIGNAL))             & 0x0000003f ) >> 0)
#define GET_PHY_RX_EN_R_POLICY_SEL1                                (((REG32(ADR_AIRPRO_POLICY_PHY_RX_EN_R_SIGNAL))             & 0x00003f00 ) >> 8)
#define GET_PHY_RX_EN_R_POLICY_SEL2                                (((REG32(ADR_AIRPRO_POLICY_PHY_RX_EN_R_SIGNAL))             & 0x003f0000 ) >> 16)
#define GET_PHY_RX_EN_R_POLICY_SEL3                                (((REG32(ADR_AIRPRO_POLICY_PHY_RX_EN_R_SIGNAL))             & 0x3f000000 ) >> 24)
#define GET_PHY_RX_EN_R_POLICY_MANUAL_VALUE                        (((REG32(ADR_AIRPRO_POLICY_PHY_RX_EN_R_SIGNAL))             & 0x40000000 ) >> 30)
#define GET_PHY_RX_EN_R_POLICY_MANUAL_EN                           (((REG32(ADR_AIRPRO_POLICY_PHY_RX_EN_R_SIGNAL))             & 0x80000000 ) >> 31)
#define GET_PHY_RX_EN_R_POLICY_W1C                                 (((REG32(ADR_AIRPRO_POLICY_PHY_RX_EN_R_W1C_W1S))            & 0x00000001 ) >> 0)
#define GET_PHY_RX_EN_R_POLICY_W1S                                 (((REG32(ADR_AIRPRO_POLICY_PHY_RX_EN_R_W1C_W1S))            & 0x00000002 ) >> 1)
#define GET_PHY_RX_EN_R_POLICY                                     (((REG32(ADR_AIRPRO_POLICY_PHY_RX_EN_R_POLICY))             & 0xffffffff ) >> 0)
#define GET_RX_ACCESS_TIMEOUT_POLICY_SEL0                          (((REG32(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_SIGNAL))       & 0x0000003f ) >> 0)
#define GET_RX_ACCESS_TIMEOUT_POLICY_SEL1                          (((REG32(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_SIGNAL))       & 0x00003f00 ) >> 8)
#define GET_RX_ACCESS_TIMEOUT_POLICY_SEL2                          (((REG32(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_SIGNAL))       & 0x003f0000 ) >> 16)
#define GET_RX_ACCESS_TIMEOUT_POLICY_SEL3                          (((REG32(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_SIGNAL))       & 0x3f000000 ) >> 24)
#define GET_RX_ACCESS_TIMEOUT_POLICY_MANUAL_VALUE                  (((REG32(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_SIGNAL))       & 0x40000000 ) >> 30)
#define GET_RX_ACCESS_TIMEOUT_POLICY_MANUAL_EN                     (((REG32(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_SIGNAL))       & 0x80000000 ) >> 31)
#define GET_RX_ACCESS_TIMEOUT_POLICY_W1C                           (((REG32(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_W1C_W1S))      & 0x00000001 ) >> 0)
#define GET_RX_ACCESS_TIMEOUT_POLICY_W1S                           (((REG32(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_W1C_W1S))      & 0x00000002 ) >> 1)
#define GET_RX_ACCESS_TIMEOUT_POLICY                               (((REG32(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_POLICY))       & 0xffffffff ) >> 0)
#define GET_DUMY_POLICY0_POLICY_SEL0                               (((REG32(ADR_AIRPRO_POLICY_DUMY_POLICY0_SIGNAL))            & 0x0000003f ) >> 0)
#define GET_DUMY_POLICY0_POLICY_SEL1                               (((REG32(ADR_AIRPRO_POLICY_DUMY_POLICY0_SIGNAL))            & 0x00003f00 ) >> 8)
#define GET_DUMY_POLICY0_POLICY_SEL2                               (((REG32(ADR_AIRPRO_POLICY_DUMY_POLICY0_SIGNAL))            & 0x003f0000 ) >> 16)
#define GET_DUMY_POLICY0_POLICY_SEL3                               (((REG32(ADR_AIRPRO_POLICY_DUMY_POLICY0_SIGNAL))            & 0x3f000000 ) >> 24)
#define GET_DUMY_POLICY0_MANUAL_VALUE                              (((REG32(ADR_AIRPRO_POLICY_DUMY_POLICY0_SIGNAL))            & 0x40000000 ) >> 30)
#define GET_DUMY_POLICY0_MANUAL_EN                                 (((REG32(ADR_AIRPRO_POLICY_DUMY_POLICY0_SIGNAL))            & 0x80000000 ) >> 31)
#define GET_DUMY_POLICY0_POLICY_W1C                                (((REG32(ADR_AIRPRO_POLICY_DUMY_POLICY0_W1C_W1S))           & 0x00000001 ) >> 0)
#define GET_DUMY_POLICY0_POLICY_W1S                                (((REG32(ADR_AIRPRO_POLICY_DUMY_POLICY0_W1C_W1S))           & 0x00000002 ) >> 1)
#define GET_DUMY_POLICY0_POLICY                                    (((REG32(ADR_AIRPRO_POLICY_DUMY_POLICY0_POLICY))            & 0xffffffff ) >> 0)
#define GET_DUMY_POLICY1_POLICY_SEL0                               (((REG32(ADR_AIRPRO_POLICY_DUMY_POLICY1_SIGNAL))            & 0x0000003f ) >> 0)
#define GET_DUMY_POLICY1_POLICY_SEL1                               (((REG32(ADR_AIRPRO_POLICY_DUMY_POLICY1_SIGNAL))            & 0x00003f00 ) >> 8)
#define GET_DUMY_POLICY1_POLICY_SEL2                               (((REG32(ADR_AIRPRO_POLICY_DUMY_POLICY1_SIGNAL))            & 0x003f0000 ) >> 16)
#define GET_DUMY_POLICY1_POLICY_SEL3                               (((REG32(ADR_AIRPRO_POLICY_DUMY_POLICY1_SIGNAL))            & 0x3f000000 ) >> 24)
#define GET_DUMY_POLICY1_MANUAL_VALUE                              (((REG32(ADR_AIRPRO_POLICY_DUMY_POLICY1_SIGNAL))            & 0x40000000 ) >> 30)
#define GET_DUMY_POLICY1_MANUAL_EN                                 (((REG32(ADR_AIRPRO_POLICY_DUMY_POLICY1_SIGNAL))            & 0x80000000 ) >> 31)
#define GET_DUMY_POLICY1_POLICY_W1C                                (((REG32(ADR_AIRPRO_POLICY_DUMY_POLICY1_W1C_W1S))           & 0x00000001 ) >> 0)
#define GET_DUMY_POLICY1_POLICY_W1S                                (((REG32(ADR_AIRPRO_POLICY_DUMY_POLICY1_W1C_W1S))           & 0x00000002 ) >> 1)
#define GET_DUMY_POLICY1_POLICY                                    (((REG32(ADR_AIRPRO_POLICY_DUMY_POLICY1_POLICY))            & 0xffffffff ) >> 0)
#define GET_PDU_REQ_POLICY_SEL0                                    (((REG32(ADR_AIRPRO_POLICY_PDU_REQ_SIGNAL))                 & 0x0000003f ) >> 0)
#define GET_PDU_REQ_POLICY_SEL1                                    (((REG32(ADR_AIRPRO_POLICY_PDU_REQ_SIGNAL))                 & 0x00003f00 ) >> 8)
#define GET_PDU_REQ_POLICY_SEL2                                    (((REG32(ADR_AIRPRO_POLICY_PDU_REQ_SIGNAL))                 & 0x003f0000 ) >> 16)
#define GET_PDU_REQ_POLICY_SEL3                                    (((REG32(ADR_AIRPRO_POLICY_PDU_REQ_SIGNAL))                 & 0x3f000000 ) >> 24)
#define GET_PDU_REQ_POLICY_MANUAL_VALUE                            (((REG32(ADR_AIRPRO_POLICY_PDU_REQ_SIGNAL))                 & 0x40000000 ) >> 30)
#define GET_PDU_REQ_POLICY_MANUAL_EN                               (((REG32(ADR_AIRPRO_POLICY_PDU_REQ_SIGNAL))                 & 0x80000000 ) >> 31)
#define GET_PDU_REQ_POLICY_W1C                                     (((REG32(ADR_AIRPRO_POLICY_PDU_REQ_W1C_W1S))                & 0x00000001 ) >> 0)
#define GET_PDU_REQ_POLICY_W1S                                     (((REG32(ADR_AIRPRO_POLICY_PDU_REQ_W1C_W1S))                & 0x00000002 ) >> 1)
#define GET_PDU_REQ_POLICY                                         (((REG32(ADR_AIRPRO_POLICY_PDU_REQ_POLICY))                 & 0xffffffff ) >> 0)
#define GET_AIRPRO_POLICY_SRC_BUS_31_0                             (((REG32(ADR_AIRPRO_POLICY_SRC_BUS_0))                      & 0xffffffff ) >> 0)
#define GET_AIRPRO_POLICY_SRC_BUS_63_32                            (((REG32(ADR_AIRPRO_POLICY_SRC_BUS_1))                      & 0xffffffff ) >> 0)
#define GET_ALARM0_BY_FOLLOWER0_POLICY_OUT                         (((REG32(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_RDOUT))      & 0x00000001 ) >> 0)
#define GET_ALARM1_BY_FOLLOWER1_POLICY_OUT                         (((REG32(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_RDOUT))      & 0x00000001 ) >> 0)
#define GET_FOLLOWER0_EN_POLICY_OUT                                (((REG32(ADR_AIRPRO_POLICY_FOLLOWER0_EN_RDOUT))             & 0x00000001 ) >> 0)
#define GET_FOLLOWER1_EN_POLICY_OUT                                (((REG32(ADR_AIRPRO_POLICY_FOLLOWER1_EN_RDOUT))             & 0x00000001 ) >> 0)
#define GET_RF_TX_EN_R_POLICY_OUT                                  (((REG32(ADR_AIRPRO_POLICY_RF_TX_EN_R_RDOUT))               & 0x00000001 ) >> 0)
#define GET_PHY_TX_EN_R_POLICY_OUT                                 (((REG32(ADR_AIRPRO_POLICY_PHY_TX_EN_R_RDOUT))              & 0x00000001 ) >> 0)
#define GET_RF_RX_EN_R_POLICY_OUT                                  (((REG32(ADR_AIRPRO_POLICY_RF_RX_EN_R_RDOUT))               & 0x00000001 ) >> 0)
#define GET_PHY_RX_EN_R_POLICY_OUT                                 (((REG32(ADR_AIRPRO_POLICY_PHY_RX_EN_R_RDOUT))              & 0x00000001 ) >> 0)
#define GET_RX_ACCESS_TIMEOUT_POLICY_OUT                           (((REG32(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_RDOUT))        & 0x00000001 ) >> 0)
#define GET_DUMY_POLICY0_POLICY_OUT                                (((REG32(ADR_AIRPRO_POLICY_DUMY_POLICY0_RDOUT))             & 0x00000001 ) >> 0)
#define GET_DUMY_POLICY1_POLICY_OUT                                (((REG32(ADR_AIRPRO_POLICY_DUMY_POLICY1_RDOUT))             & 0x00000001 ) >> 0)
#define GET_PDU_REQ_POLICY_OUT                                     (((REG32(ADR_AIRPRO_POLICY_PDU_REQ_RDOUT))                  & 0x00000001 ) >> 0)
#define GET_AIR_PROTOCOL_FOLLOW1_ALARM_TIME                        (((REG32(ADR_AIRPRO_FOLLOWER_01_IRQ_DBG))                   & 0x00000fff ) >> 0)
#define GET_AIR_PROTOCOL_FOLLOW1_IRQ                               (((REG32(ADR_AIRPRO_FOLLOWER_01_IRQ_DBG))                   & 0x00008000 ) >> 15)
#define GET_AIR_PROTOCOL_FOLLOW0_ALARM_TIME                        (((REG32(ADR_AIRPRO_FOLLOWER_01_IRQ_DBG))                   & 0x0fff0000 ) >> 16)
#define GET_AIR_PROTOCOL_FOLLOW0_IRQ                               (((REG32(ADR_AIRPRO_FOLLOWER_01_IRQ_DBG))                   & 0x80000000 ) >> 31)
#define GET_RG_ANCHOR0_ENABLE                                      (((REG32(ADR_CSR_ANCHOR_ALARM_0_EN))                        & 0x00000001 ) >> 0)
#define GET_RG_ANCHOR0_TIME                                        (((REG32(ADR_CSR_ANCHOR_ALARM_0_TIME))                      & 0x0fffffff ) >> 0)
#define GET_RG_ANCHOR0_WINDOW_OFFSET_EARLY                         (((REG32(ADR_CSR_ANCHOR_ALARM_0_OFFSET_EARLY))              & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR0_WINDOW_OFFSET_LATE                          (((REG32(ADR_CSR_ANCHOR_ALARM_0_OFFSET_LATE))               & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR0_NOTIFY0_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY0))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR0_NOTIFY1_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY1))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR0_NOTIFY2_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY2))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR0_NOTIFY3_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY3))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR0_NOTIFY4_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY4))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR0_IRQ_MASK                                    (((REG32(ADR_CSR_ANCHOR_ALARM_0_IRQ_MASK))                  & 0x000000ff ) >> 0)
#define GET_RG_ANCHOR0_IRQ_CLEAR_0                                 (((REG32(ADR_CSR_ANCHOR_ALARM_0_IRQ_CLEAR))                 & 0x00000001 ) >> 0)
#define GET_RG_ANCHOR0_IRQ_CLEAR_1                                 (((REG32(ADR_CSR_ANCHOR_ALARM_0_IRQ_CLEAR))                 & 0x00000002 ) >> 1)
#define GET_RG_ANCHOR0_IRQ_CLEAR_2                                 (((REG32(ADR_CSR_ANCHOR_ALARM_0_IRQ_CLEAR))                 & 0x00000004 ) >> 2)
#define GET_RG_ANCHOR0_IRQ_CLEAR_3                                 (((REG32(ADR_CSR_ANCHOR_ALARM_0_IRQ_CLEAR))                 & 0x00000008 ) >> 3)
#define GET_RG_ANCHOR0_IRQ_CLEAR_4                                 (((REG32(ADR_CSR_ANCHOR_ALARM_0_IRQ_CLEAR))                 & 0x00000010 ) >> 4)
#define GET_RG_ANCHOR0_IRQ_CLEAR_5                                 (((REG32(ADR_CSR_ANCHOR_ALARM_0_IRQ_CLEAR))                 & 0x00000020 ) >> 5)
#define GET_RG_ANCHOR0_IRQ_CLEAR_6                                 (((REG32(ADR_CSR_ANCHOR_ALARM_0_IRQ_CLEAR))                 & 0x00000040 ) >> 6)
#define GET_RG_ANCHOR0_IRQ_CLEAR_7                                 (((REG32(ADR_CSR_ANCHOR_ALARM_0_IRQ_CLEAR))                 & 0x00000080 ) >> 7)
#define GET_ANCHOR0_IRQ_REASON                                     (((REG32(ADR_ANCHOR_IRQ_REASON_0))                          & 0x000000ff ) >> 0)
#define GET_ANCHOR0_IRQ                                            (((REG32(ADR_ANCHOR_IRQ_REASON_0))                          & 0x00000100 ) >> 8)
#define GET_RG_ANCHOR1_ENABLE                                      (((REG32(ADR_CSR_ANCHOR_ALARM_1_EN))                        & 0x00000001 ) >> 0)
#define GET_RG_ANCHOR1_TIME                                        (((REG32(ADR_CSR_ANCHOR_ALARM_1_TIME))                      & 0x0fffffff ) >> 0)
#define GET_RG_ANCHOR1_WINDOW_OFFSET_EARLY                         (((REG32(ADR_CSR_ANCHOR_ALARM_1_OFFSET_EARLY))              & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR1_WINDOW_OFFSET_LATE                          (((REG32(ADR_CSR_ANCHOR_ALARM_1_OFFSET_LATE))               & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR1_NOTIFY0_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY0))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR1_NOTIFY1_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY1))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR1_NOTIFY2_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY2))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR1_NOTIFY3_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY3))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR1_NOTIFY4_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY4))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR1_IRQ_MASK                                    (((REG32(ADR_CSR_ANCHOR_ALARM_1_IRQ_MASK))                  & 0x000000ff ) >> 0)
#define GET_RG_ANCHOR1_IRQ_CLEAR_0                                 (((REG32(ADR_CSR_ANCHOR_ALARM_1_IRQ_CLEAR))                 & 0x00000001 ) >> 0)
#define GET_RG_ANCHOR1_IRQ_CLEAR_1                                 (((REG32(ADR_CSR_ANCHOR_ALARM_1_IRQ_CLEAR))                 & 0x00000002 ) >> 1)
#define GET_RG_ANCHOR1_IRQ_CLEAR_2                                 (((REG32(ADR_CSR_ANCHOR_ALARM_1_IRQ_CLEAR))                 & 0x00000004 ) >> 2)
#define GET_RG_ANCHOR1_IRQ_CLEAR_3                                 (((REG32(ADR_CSR_ANCHOR_ALARM_1_IRQ_CLEAR))                 & 0x00000008 ) >> 3)
#define GET_RG_ANCHOR1_IRQ_CLEAR_4                                 (((REG32(ADR_CSR_ANCHOR_ALARM_1_IRQ_CLEAR))                 & 0x00000010 ) >> 4)
#define GET_RG_ANCHOR1_IRQ_CLEAR_5                                 (((REG32(ADR_CSR_ANCHOR_ALARM_1_IRQ_CLEAR))                 & 0x00000020 ) >> 5)
#define GET_RG_ANCHOR1_IRQ_CLEAR_6                                 (((REG32(ADR_CSR_ANCHOR_ALARM_1_IRQ_CLEAR))                 & 0x00000040 ) >> 6)
#define GET_RG_ANCHOR1_IRQ_CLEAR_7                                 (((REG32(ADR_CSR_ANCHOR_ALARM_1_IRQ_CLEAR))                 & 0x00000080 ) >> 7)
#define GET_ANCHOR1_IRQ_REASON                                     (((REG32(ADR_ANCHOR_IRQ_REASON_1))                          & 0x000000ff ) >> 0)
#define GET_ANCHOR1_IRQ                                            (((REG32(ADR_ANCHOR_IRQ_REASON_1))                          & 0x00000100 ) >> 8)
#define GET_RG_ANCHOR2_ENABLE                                      (((REG32(ADR_CSR_ANCHOR_ALARM_2_EN))                        & 0x00000001 ) >> 0)
#define GET_RG_ANCHOR2_TIME                                        (((REG32(ADR_CSR_ANCHOR_ALARM_2_TIME))                      & 0x0fffffff ) >> 0)
#define GET_RG_ANCHOR2_WINDOW_OFFSET_EARLY                         (((REG32(ADR_CSR_ANCHOR_ALARM_2_OFFSET_EARLY))              & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR2_WINDOW_OFFSET_LATE                          (((REG32(ADR_CSR_ANCHOR_ALARM_2_OFFSET_LATE))               & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR2_NOTIFY0_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY0))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR2_NOTIFY1_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY1))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR2_NOTIFY2_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY2))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR2_NOTIFY3_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY3))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR2_NOTIFY4_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY4))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR2_IRQ_MASK                                    (((REG32(ADR_CSR_ANCHOR_ALARM_2_IRQ_MASK))                  & 0x000000ff ) >> 0)
#define GET_RG_ANCHOR2_IRQ_CLEAR_0                                 (((REG32(ADR_CSR_ANCHOR_ALARM_2_IRQ_CLEAR))                 & 0x00000001 ) >> 0)
#define GET_RG_ANCHOR2_IRQ_CLEAR_1                                 (((REG32(ADR_CSR_ANCHOR_ALARM_2_IRQ_CLEAR))                 & 0x00000002 ) >> 1)
#define GET_RG_ANCHOR2_IRQ_CLEAR_2                                 (((REG32(ADR_CSR_ANCHOR_ALARM_2_IRQ_CLEAR))                 & 0x00000004 ) >> 2)
#define GET_RG_ANCHOR2_IRQ_CLEAR_3                                 (((REG32(ADR_CSR_ANCHOR_ALARM_2_IRQ_CLEAR))                 & 0x00000008 ) >> 3)
#define GET_RG_ANCHOR2_IRQ_CLEAR_4                                 (((REG32(ADR_CSR_ANCHOR_ALARM_2_IRQ_CLEAR))                 & 0x00000010 ) >> 4)
#define GET_RG_ANCHOR2_IRQ_CLEAR_5                                 (((REG32(ADR_CSR_ANCHOR_ALARM_2_IRQ_CLEAR))                 & 0x00000020 ) >> 5)
#define GET_RG_ANCHOR2_IRQ_CLEAR_6                                 (((REG32(ADR_CSR_ANCHOR_ALARM_2_IRQ_CLEAR))                 & 0x00000040 ) >> 6)
#define GET_RG_ANCHOR2_IRQ_CLEAR_7                                 (((REG32(ADR_CSR_ANCHOR_ALARM_2_IRQ_CLEAR))                 & 0x00000080 ) >> 7)
#define GET_ANCHOR2_IRQ_REASON                                     (((REG32(ADR_ANCHOR_IRQ_REASON_2))                          & 0x000000ff ) >> 0)
#define GET_ANCHOR2_IRQ                                            (((REG32(ADR_ANCHOR_IRQ_REASON_2))                          & 0x00000100 ) >> 8)
#define GET_RG_ANCHOR3_ENABLE                                      (((REG32(ADR_CSR_ANCHOR_ALARM_3_EN))                        & 0x00000001 ) >> 0)
#define GET_RG_ANCHOR3_TIME                                        (((REG32(ADR_CSR_ANCHOR_ALARM_3_TIME))                      & 0x0fffffff ) >> 0)
#define GET_RG_ANCHOR3_WINDOW_OFFSET_EARLY                         (((REG32(ADR_CSR_ANCHOR_ALARM_3_OFFSET_EARLY))              & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR3_WINDOW_OFFSET_LATE                          (((REG32(ADR_CSR_ANCHOR_ALARM_3_OFFSET_LATE))               & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR3_NOTIFY0_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY0))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR3_NOTIFY1_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY1))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR3_NOTIFY2_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY2))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR3_NOTIFY3_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY3))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR3_NOTIFY4_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY4))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR3_IRQ_MASK                                    (((REG32(ADR_CSR_ANCHOR_ALARM_3_IRQ_MASK))                  & 0x000000ff ) >> 0)
#define GET_RG_ANCHOR3_IRQ_CLEAR_0                                 (((REG32(ADR_CSR_ANCHOR_ALARM_3_IRQ_CLEAR))                 & 0x00000001 ) >> 0)
#define GET_RG_ANCHOR3_IRQ_CLEAR_1                                 (((REG32(ADR_CSR_ANCHOR_ALARM_3_IRQ_CLEAR))                 & 0x00000002 ) >> 1)
#define GET_RG_ANCHOR3_IRQ_CLEAR_2                                 (((REG32(ADR_CSR_ANCHOR_ALARM_3_IRQ_CLEAR))                 & 0x00000004 ) >> 2)
#define GET_RG_ANCHOR3_IRQ_CLEAR_3                                 (((REG32(ADR_CSR_ANCHOR_ALARM_3_IRQ_CLEAR))                 & 0x00000008 ) >> 3)
#define GET_RG_ANCHOR3_IRQ_CLEAR_4                                 (((REG32(ADR_CSR_ANCHOR_ALARM_3_IRQ_CLEAR))                 & 0x00000010 ) >> 4)
#define GET_RG_ANCHOR3_IRQ_CLEAR_5                                 (((REG32(ADR_CSR_ANCHOR_ALARM_3_IRQ_CLEAR))                 & 0x00000020 ) >> 5)
#define GET_RG_ANCHOR3_IRQ_CLEAR_6                                 (((REG32(ADR_CSR_ANCHOR_ALARM_3_IRQ_CLEAR))                 & 0x00000040 ) >> 6)
#define GET_RG_ANCHOR3_IRQ_CLEAR_7                                 (((REG32(ADR_CSR_ANCHOR_ALARM_3_IRQ_CLEAR))                 & 0x00000080 ) >> 7)
#define GET_ANCHOR3_IRQ_REASON                                     (((REG32(ADR_ANCHOR_IRQ_REASON_3))                          & 0x000000ff ) >> 0)
#define GET_ANCHOR3_IRQ                                            (((REG32(ADR_ANCHOR_IRQ_REASON_3))                          & 0x00000100 ) >> 8)
#define GET_RG_ANCHOR4_ENABLE                                      (((REG32(ADR_CSR_ANCHOR_ALARM_4_EN))                        & 0x00000001 ) >> 0)
#define GET_RG_ANCHOR4_TIME                                        (((REG32(ADR_CSR_ANCHOR_ALARM_4_TIME))                      & 0x0fffffff ) >> 0)
#define GET_RG_ANCHOR4_WINDOW_OFFSET_EARLY                         (((REG32(ADR_CSR_ANCHOR_ALARM_4_OFFSET_EARLY))              & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR4_WINDOW_OFFSET_LATE                          (((REG32(ADR_CSR_ANCHOR_ALARM_4_OFFSET_LATE))               & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR4_NOTIFY0_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY0))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR4_NOTIFY1_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY1))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR4_NOTIFY2_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY2))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR4_NOTIFY3_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY3))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR4_NOTIFY4_OFFSET                              (((REG32(ADR_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY4))            & 0x000fffff ) >> 0)
#define GET_RG_ANCHOR4_IRQ_MASK                                    (((REG32(ADR_CSR_ANCHOR_ALARM_4_IRQ_MASK))                  & 0x000000ff ) >> 0)
#define GET_RG_ANCHOR4_IRQ_CLEAR_0                                 (((REG32(ADR_CSR_ANCHOR_ALARM_4_IRQ_CLEAR))                 & 0x00000001 ) >> 0)
#define GET_RG_ANCHOR4_IRQ_CLEAR_1                                 (((REG32(ADR_CSR_ANCHOR_ALARM_4_IRQ_CLEAR))                 & 0x00000002 ) >> 1)
#define GET_RG_ANCHOR4_IRQ_CLEAR_2                                 (((REG32(ADR_CSR_ANCHOR_ALARM_4_IRQ_CLEAR))                 & 0x00000004 ) >> 2)
#define GET_RG_ANCHOR4_IRQ_CLEAR_3                                 (((REG32(ADR_CSR_ANCHOR_ALARM_4_IRQ_CLEAR))                 & 0x00000008 ) >> 3)
#define GET_RG_ANCHOR4_IRQ_CLEAR_4                                 (((REG32(ADR_CSR_ANCHOR_ALARM_4_IRQ_CLEAR))                 & 0x00000010 ) >> 4)
#define GET_RG_ANCHOR4_IRQ_CLEAR_5                                 (((REG32(ADR_CSR_ANCHOR_ALARM_4_IRQ_CLEAR))                 & 0x00000020 ) >> 5)
#define GET_RG_ANCHOR4_IRQ_CLEAR_6                                 (((REG32(ADR_CSR_ANCHOR_ALARM_4_IRQ_CLEAR))                 & 0x00000040 ) >> 6)
#define GET_RG_ANCHOR4_IRQ_CLEAR_7                                 (((REG32(ADR_CSR_ANCHOR_ALARM_4_IRQ_CLEAR))                 & 0x00000080 ) >> 7)
#define GET_ANCHOR4_IRQ_REASON                                     (((REG32(ADR_ANCHOR_IRQ_REASON_4))                          & 0x000000ff ) >> 0)
#define GET_ANCHOR4_IRQ                                            (((REG32(ADR_ANCHOR_IRQ_REASON_4))                          & 0x00000100 ) >> 8)
#define GET_RG_CLOCK_ENABLE                                        (((REG32(ADR_ANCHOR_CONTROL))                               & 0x00000001 ) >> 0)
#define GET_RG_CLOCK_TIME                                          (((REG32(ADR_ANCHOR_ACTIVE_TIME))                           & 0x0fffffff ) >> 0)
#define GET_RG_ARBIT_PRIORITY                                      (((REG32(ADR_ANCHOR_ALARM_PRIORITY))                        & 0x0000001f ) >> 0)
#define GET_ACTIVE_ANCHOR_TIME                                     (((REG32(ADR_ANCHOR_ACTIVE_ALARM_INFO))                     & 0x0fffffff ) >> 0)
#define GET_ACTIVE_ANCHOR_ID                                       (((REG32(ADR_ANCHOR_ACTIVE_ALARM_INFO))                     & 0x70000000 ) >> 28)
#define GET_ACTIVE_ANCHOR_VALID                                    (((REG32(ADR_ANCHOR_ACTIVE_ALARM_INFO))                     & 0x80000000 ) >> 31)
#define GET_DBG_TOUCHLATE                                          (((REG32(ADR_ANCHOR_DBG))                                   & 0x0000001f ) >> 0)
#define GET_DBG_TOUCHEARLY                                         (((REG32(ADR_ANCHOR_DBG))                                   & 0x000003e0 ) >> 5)
#define GET_RX_PDU_TYPE                                            (((REG32(ADR_RX_PDU_BUF_0))                                 & 0x00000fff ) >> 0)
#define GET_RX_CONN_ID                                             (((REG32(ADR_RX_PDU_BUF_0))                                 & 0x0000f000 ) >> 12)
#define GET_RX_PDU_BUF_RSV0                                        (((REG32(ADR_RX_PDU_BUF_0))                                 & 0x00ff0000 ) >> 16)
#define GET_RX_PDU_BUF_RSV1                                        (((REG32(ADR_RX_PDU_BUF_0))                                 & 0xff000000 ) >> 24)
#define GET_RX_RSSI                                                (((REG32(ADR_RX_PDU_BUF_1))                                 & 0x000000ff ) >> 0)
#define GET_RX_ACCESS_TIME                                         (((REG32(ADR_RX_PDU_BUF_1))                                 & 0x0fffff00 ) >> 8)
#define GET_RX_PDU_BUF_RSV2                                        (((REG32(ADR_RX_PDU_BUF_1))                                 & 0xf0000000 ) >> 28)
#define GET_RX_CH                                                  (((REG32(ADR_RX_PDU_BUF_2))                                 & 0x0000003f ) >> 0)
#define GET_RX_PDU_BUF_RSV3                                        (((REG32(ADR_RX_PDU_BUF_2))                                 & 0x000000c0 ) >> 6)
#define GET_RX_INFO                                                (((REG32(ADR_RX_PDU_BUF_2))                                 & 0x0000ff00 ) >> 8)
#define GET_CONN_EVENT                                             (((REG32(ADR_RX_PDU_BUF_2))                                 & 0xffff0000 ) >> 16)
#define GET_RX_PDU_HEADER                                          (((REG32(ADR_RX_PDU_PAYLOAD_0))                             & 0x0000ffff ) >> 0)
#define GET_RX_PDU_PAYLOAD_0                                       (((REG32(ADR_RX_PDU_PAYLOAD_0))                             & 0x00ff0000 ) >> 16)
#define GET_RX_PDU_PAYLOAD_1                                       (((REG32(ADR_RX_PDU_PAYLOAD_0))                             & 0xff000000 ) >> 24)
#define GET_RX_PDU_PAYLOAD_2                                       (((REG32(ADR_RX_PDU_PAYLOAD_1_0))                           & 0x000000ff ) >> 0)
#define GET_RX_PDU_PAYLOAD_3                                       (((REG32(ADR_RX_PDU_PAYLOAD_1_0))                           & 0x0000ff00 ) >> 8)
#define GET_RX_PDU_PAYLOAD_4                                       (((REG32(ADR_RX_PDU_PAYLOAD_1_0))                           & 0x00ff0000 ) >> 16)
#define GET_RX_PDU_PAYLOAD_5                                       (((REG32(ADR_RX_PDU_PAYLOAD_1_0))                           & 0xff000000 ) >> 24)
#define GET_RX_PDU_PAYLOAD_6                                       (((REG32(ADR_RX_PDU_PAYLOAD_1_1))                           & 0x000000ff ) >> 0)
#define GET_RX_PDU_PAYLOAD_7                                       (((REG32(ADR_RX_PDU_PAYLOAD_1_1))                           & 0x0000ff00 ) >> 8)
#define GET_RX_PDU_PAYLOAD_8                                       (((REG32(ADR_RX_PDU_PAYLOAD_1_1))                           & 0x00ff0000 ) >> 16)
#define GET_RX_PDU_PAYLOAD_9                                       (((REG32(ADR_RX_PDU_PAYLOAD_1_1))                           & 0xff000000 ) >> 24)
#define GET_RX_PDU_PAYLOAD_10                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_2))                           & 0x000000ff ) >> 0)
#define GET_RX_PDU_PAYLOAD_11                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_2))                           & 0x0000ff00 ) >> 8)
#define GET_RX_PDU_PAYLOAD_12                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_2))                           & 0x00ff0000 ) >> 16)
#define GET_RX_PDU_PAYLOAD_13                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_2))                           & 0xff000000 ) >> 24)
#define GET_RX_PDU_PAYLOAD_14                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_3))                           & 0x000000ff ) >> 0)
#define GET_RX_PDU_PAYLOAD_15                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_3))                           & 0x0000ff00 ) >> 8)
#define GET_RX_PDU_PAYLOAD_16                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_3))                           & 0x00ff0000 ) >> 16)
#define GET_RX_PDU_PAYLOAD_17                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_3))                           & 0xff000000 ) >> 24)
#define GET_RX_PDU_PAYLOAD_18                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_4))                           & 0x000000ff ) >> 0)
#define GET_RX_PDU_PAYLOAD_19                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_4))                           & 0x0000ff00 ) >> 8)
#define GET_RX_PDU_PAYLOAD_20                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_4))                           & 0x00ff0000 ) >> 16)
#define GET_RX_PDU_PAYLOAD_21                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_4))                           & 0xff000000 ) >> 24)
#define GET_RX_PDU_PAYLOAD_22                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_5))                           & 0x000000ff ) >> 0)
#define GET_RX_PDU_PAYLOAD_23                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_5))                           & 0x0000ff00 ) >> 8)
#define GET_RX_PDU_PAYLOAD_24                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_5))                           & 0x00ff0000 ) >> 16)
#define GET_RX_PDU_PAYLOAD_25                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_5))                           & 0xff000000 ) >> 24)
#define GET_RX_PDU_PAYLOAD_26                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_6))                           & 0x000000ff ) >> 0)
#define GET_RX_PDU_PAYLOAD_27                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_6))                           & 0x0000ff00 ) >> 8)
#define GET_RX_PDU_PAYLOAD_28                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_6))                           & 0x00ff0000 ) >> 16)
#define GET_RX_PDU_PAYLOAD_29                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_6))                           & 0xff000000 ) >> 24)
#define GET_RX_PDU_PAYLOAD_30                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_7))                           & 0x000000ff ) >> 0)
#define GET_RX_PDU_PAYLOAD_31                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_7))                           & 0x0000ff00 ) >> 8)
#define GET_RX_PDU_PAYLOAD_32                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_7))                           & 0x00ff0000 ) >> 16)
#define GET_RX_PDU_PAYLOAD_33                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_7))                           & 0xff000000 ) >> 24)
#define GET_RX_PDU_PAYLOAD_34                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_8))                           & 0x000000ff ) >> 0)
#define GET_RX_PDU_PAYLOAD_35                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_8))                           & 0x0000ff00 ) >> 8)
#define GET_RX_PDU_PAYLOAD_36                                      (((REG32(ADR_RX_PDU_PAYLOAD_1_8))                           & 0x00ff0000 ) >> 16)
#define GET_TX_PDU_TYPE                                            (((REG32(ADR_TX_PDU_BUF_0))                                 & 0x00000fff ) >> 0)
#define GET_TX_CONN_ID                                             (((REG32(ADR_TX_PDU_BUF_0))                                 & 0x0000f000 ) >> 12)
#define GET_TX_PDU_BUF_RSV0                                        (((REG32(ADR_TX_PDU_BUF_0))                                 & 0x00ff0000 ) >> 16)
#define GET_TX_PAYLOAD_OFFSET                                      (((REG32(ADR_TX_PDU_BUF_0))                                 & 0xff000000 ) >> 24)
#define GET_TX_PDU_BUF_RSV1                                        (((REG32(ADR_TX_PDU_BUF_1))                                 & 0xffffffff ) >> 0)
#define GET_TX_PDU_BUF_RSV2                                        (((REG32(ADR_TX_PDU_BUF_2))                                 & 0xffffffff ) >> 0)
#define GET_TX_PDU_HDR                                             (((REG32(ADR_TX_PDU_PAYLOAD_0))                             & 0x0000ffff ) >> 0)
#define GET_TX_PDU_PAYLOAD_0                                       (((REG32(ADR_TX_PDU_PAYLOAD_0))                             & 0x00ff0000 ) >> 16)
#define GET_TX_PDU_PAYLOAD_1                                       (((REG32(ADR_TX_PDU_PAYLOAD_0))                             & 0xff000000 ) >> 24)
#define GET_TX_PDU_PAYLOAD_2                                       (((REG32(ADR_TX_PDU_PAYLOAD_1_0))                           & 0x000000ff ) >> 0)
#define GET_TX_PDU_PAYLOAD_3                                       (((REG32(ADR_TX_PDU_PAYLOAD_1_0))                           & 0x0000ff00 ) >> 8)
#define GET_TX_PDU_PAYLOAD_4                                       (((REG32(ADR_TX_PDU_PAYLOAD_1_0))                           & 0x00ff0000 ) >> 16)
#define GET_TX_PDU_PAYLOAD_5                                       (((REG32(ADR_TX_PDU_PAYLOAD_1_0))                           & 0xff000000 ) >> 24)
#define GET_TX_PDU_PAYLOAD_6                                       (((REG32(ADR_TX_PDU_PAYLOAD_1_1))                           & 0x000000ff ) >> 0)
#define GET_TX_PDU_PAYLOAD_7                                       (((REG32(ADR_TX_PDU_PAYLOAD_1_1))                           & 0x0000ff00 ) >> 8)
#define GET_TX_PDU_PAYLOAD_8                                       (((REG32(ADR_TX_PDU_PAYLOAD_1_1))                           & 0x00ff0000 ) >> 16)
#define GET_TX_PDU_PAYLOAD_9                                       (((REG32(ADR_TX_PDU_PAYLOAD_1_1))                           & 0xff000000 ) >> 24)
#define GET_TX_PDU_PAYLOAD_10                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_2))                           & 0x000000ff ) >> 0)
#define GET_TX_PDU_PAYLOAD_11                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_2))                           & 0x0000ff00 ) >> 8)
#define GET_TX_PDU_PAYLOAD_12                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_2))                           & 0x00ff0000 ) >> 16)
#define GET_TX_PDU_PAYLOAD_13                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_2))                           & 0xff000000 ) >> 24)
#define GET_TX_PDU_PAYLOAD_14                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_3))                           & 0x000000ff ) >> 0)
#define GET_TX_PDU_PAYLOAD_15                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_3))                           & 0x0000ff00 ) >> 8)
#define GET_TX_PDU_PAYLOAD_16                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_3))                           & 0x00ff0000 ) >> 16)
#define GET_TX_PDU_PAYLOAD_17                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_3))                           & 0xff000000 ) >> 24)
#define GET_TX_PDU_PAYLOAD_18                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_4))                           & 0x000000ff ) >> 0)
#define GET_TX_PDU_PAYLOAD_19                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_4))                           & 0x0000ff00 ) >> 8)
#define GET_TX_PDU_PAYLOAD_20                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_4))                           & 0x00ff0000 ) >> 16)
#define GET_TX_PDU_PAYLOAD_21                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_4))                           & 0xff000000 ) >> 24)
#define GET_TX_PDU_PAYLOAD_22                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_5))                           & 0x000000ff ) >> 0)
#define GET_TX_PDU_PAYLOAD_23                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_5))                           & 0x0000ff00 ) >> 8)
#define GET_TX_PDU_PAYLOAD_24                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_5))                           & 0x00ff0000 ) >> 16)
#define GET_TX_PDU_PAYLOAD_25                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_5))                           & 0xff000000 ) >> 24)
#define GET_TX_PDU_PAYLOAD_26                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_6))                           & 0x000000ff ) >> 0)
#define GET_TX_PDU_PAYLOAD_27                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_6))                           & 0x0000ff00 ) >> 8)
#define GET_TX_PDU_PAYLOAD_28                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_6))                           & 0x00ff0000 ) >> 16)
#define GET_TX_PDU_PAYLOAD_29                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_6))                           & 0xff000000 ) >> 24)
#define GET_TX_PDU_PAYLOAD_30                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_7))                           & 0x000000ff ) >> 0)
#define GET_TX_PDU_PAYLOAD_31                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_7))                           & 0x0000ff00 ) >> 8)
#define GET_TX_PDU_PAYLOAD_32                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_7))                           & 0x00ff0000 ) >> 16)
#define GET_TX_PDU_PAYLOAD_33                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_7))                           & 0xff000000 ) >> 24)
#define GET_TX_PDU_PAYLOAD_34                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_8))                           & 0x000000ff ) >> 0)
#define GET_TX_PDU_PAYLOAD_35                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_8))                           & 0x0000ff00 ) >> 8)
#define GET_TX_PDU_PAYLOAD_36                                      (((REG32(ADR_TX_PDU_PAYLOAD_1_8))                           & 0x00ff0000 ) >> 16)
#define GET_VALID2                                                 (((REG32(ADR_WSID2))                                        & 0x00000001 ) >> 0)
#define GET_PEER_QOS_EN2                                           (((REG32(ADR_WSID2))                                        & 0x00000002 ) >> 1)
#define GET_PEER_OP_MODE2                                          (((REG32(ADR_WSID2))                                        & 0x0000000c ) >> 2)
#define GET_PEER_HT_MODE2                                          (((REG32(ADR_WSID2))                                        & 0x00000030 ) >> 4)
#define GET_PEER_MAC2_31_0                                         (((REG32(ADR_PEER_MAC2_0))                                  & 0xffffffff ) >> 0)
#define GET_PEER_MAC2_47_32                                        (((REG32(ADR_PEER_MAC2_1))                                  & 0x0000ffff ) >> 0)
#define GET_TX_ACK_POLICY_2_0                                      (((REG32(ADR_TX_ACK_POLICY_2_0))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_2_0                                        (((REG32(ADR_TX_SEQ_CTRL_2_0))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_2_1                                      (((REG32(ADR_TX_ACK_POLICY_2_1))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_2_1                                        (((REG32(ADR_TX_SEQ_CTRL_2_1))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_2_2                                      (((REG32(ADR_TX_ACK_POLICY_2_2))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_2_2                                        (((REG32(ADR_TX_SEQ_CTRL_2_2))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_2_3                                      (((REG32(ADR_TX_ACK_POLICY_2_3))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_2_3                                        (((REG32(ADR_TX_SEQ_CTRL_2_3))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_2_4                                      (((REG32(ADR_TX_ACK_POLICY_2_4))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_2_4                                        (((REG32(ADR_TX_SEQ_CTRL_2_4))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_2_5                                      (((REG32(ADR_TX_ACK_POLICY_2_5))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_2_5                                        (((REG32(ADR_TX_SEQ_CTRL_2_5))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_2_6                                      (((REG32(ADR_TX_ACK_POLICY_2_6))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_2_6                                        (((REG32(ADR_TX_SEQ_CTRL_2_6))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_2_7                                      (((REG32(ADR_TX_ACK_POLICY_2_7))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_2_7                                        (((REG32(ADR_TX_SEQ_CTRL_2_7))                              & 0x00000fff ) >> 0)
#define GET_VALID3                                                 (((REG32(ADR_WSID3))                                        & 0x00000001 ) >> 0)
#define GET_PEER_QOS_EN3                                           (((REG32(ADR_WSID3))                                        & 0x00000002 ) >> 1)
#define GET_PEER_OP_MODE3                                          (((REG32(ADR_WSID3))                                        & 0x0000000c ) >> 2)
#define GET_PEER_HT_MODE3                                          (((REG32(ADR_WSID3))                                        & 0x00000030 ) >> 4)
#define GET_PEER_MAC3_31_0                                         (((REG32(ADR_PEER_MAC3_0))                                  & 0xffffffff ) >> 0)
#define GET_PEER_MAC3_47_32                                        (((REG32(ADR_PEER_MAC3_1))                                  & 0x0000ffff ) >> 0)
#define GET_TX_ACK_POLICY_3_0                                      (((REG32(ADR_TX_ACK_POLICY_3_0))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_3_0                                        (((REG32(ADR_TX_SEQ_CTRL_3_0))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_3_1                                      (((REG32(ADR_TX_ACK_POLICY_3_1))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_3_1                                        (((REG32(ADR_TX_SEQ_CTRL_3_1))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_3_2                                      (((REG32(ADR_TX_ACK_POLICY_3_2))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_3_2                                        (((REG32(ADR_TX_SEQ_CTRL_3_2))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_3_3                                      (((REG32(ADR_TX_ACK_POLICY_3_3))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_3_3                                        (((REG32(ADR_TX_SEQ_CTRL_3_3))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_3_4                                      (((REG32(ADR_TX_ACK_POLICY_3_4))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_3_4                                        (((REG32(ADR_TX_SEQ_CTRL_3_4))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_3_5                                      (((REG32(ADR_TX_ACK_POLICY_3_5))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_3_5                                        (((REG32(ADR_TX_SEQ_CTRL_3_5))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_3_6                                      (((REG32(ADR_TX_ACK_POLICY_3_6))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_3_6                                        (((REG32(ADR_TX_SEQ_CTRL_3_6))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_3_7                                      (((REG32(ADR_TX_ACK_POLICY_3_7))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_3_7                                        (((REG32(ADR_TX_SEQ_CTRL_3_7))                              & 0x00000fff ) >> 0)
#define GET_VALID4                                                 (((REG32(ADR_WSID4))                                        & 0x00000001 ) >> 0)
#define GET_PEER_QOS_EN4                                           (((REG32(ADR_WSID4))                                        & 0x00000002 ) >> 1)
#define GET_PEER_OP_MODE4                                          (((REG32(ADR_WSID4))                                        & 0x0000000c ) >> 2)
#define GET_PEER_HT_MODE4                                          (((REG32(ADR_WSID4))                                        & 0x00000030 ) >> 4)
#define GET_PEER_MAC4_31_0                                         (((REG32(ADR_PEER_MAC4_0))                                  & 0xffffffff ) >> 0)
#define GET_PEER_MAC4_47_32                                        (((REG32(ADR_PEER_MAC4_1))                                  & 0x0000ffff ) >> 0)
#define GET_TX_ACK_POLICY_4_0                                      (((REG32(ADR_TX_ACK_POLICY_4_0))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_4_0                                        (((REG32(ADR_TX_SEQ_CTRL_4_0))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_4_1                                      (((REG32(ADR_TX_ACK_POLICY_4_1))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_4_1                                        (((REG32(ADR_TX_SEQ_CTRL_4_1))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_4_2                                      (((REG32(ADR_TX_ACK_POLICY_4_2))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_4_2                                        (((REG32(ADR_TX_SEQ_CTRL_4_2))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_4_3                                      (((REG32(ADR_TX_ACK_POLICY_4_3))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_4_3                                        (((REG32(ADR_TX_SEQ_CTRL_4_3))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_4_4                                      (((REG32(ADR_TX_ACK_POLICY_4_4))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_4_4                                        (((REG32(ADR_TX_SEQ_CTRL_4_4))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_4_5                                      (((REG32(ADR_TX_ACK_POLICY_4_5))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_4_5                                        (((REG32(ADR_TX_SEQ_CTRL_4_5))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_4_6                                      (((REG32(ADR_TX_ACK_POLICY_4_6))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_4_6                                        (((REG32(ADR_TX_SEQ_CTRL_4_6))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_4_7                                      (((REG32(ADR_TX_ACK_POLICY_4_7))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_4_7                                        (((REG32(ADR_TX_SEQ_CTRL_4_7))                              & 0x00000fff ) >> 0)
#define GET_VALID5                                                 (((REG32(ADR_WSID5))                                        & 0x00000001 ) >> 0)
#define GET_PEER_QOS_EN5                                           (((REG32(ADR_WSID5))                                        & 0x00000002 ) >> 1)
#define GET_PEER_OP_MODE5                                          (((REG32(ADR_WSID5))                                        & 0x0000000c ) >> 2)
#define GET_PEER_HT_MODE5                                          (((REG32(ADR_WSID5))                                        & 0x00000030 ) >> 4)
#define GET_PEER_MAC5_31_0                                         (((REG32(ADR_PEER_MAC5_0))                                  & 0xffffffff ) >> 0)
#define GET_PEER_MAC5_47_32                                        (((REG32(ADR_PEER_MAC5_1))                                  & 0x0000ffff ) >> 0)
#define GET_TX_ACK_POLICY_5_0                                      (((REG32(ADR_TX_ACK_POLICY_5_0))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_5_0                                        (((REG32(ADR_TX_SEQ_CTRL_5_0))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_5_1                                      (((REG32(ADR_TX_ACK_POLICY_5_1))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_5_1                                        (((REG32(ADR_TX_SEQ_CTRL_5_1))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_5_2                                      (((REG32(ADR_TX_ACK_POLICY_5_2))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_5_2                                        (((REG32(ADR_TX_SEQ_CTRL_5_2))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_5_3                                      (((REG32(ADR_TX_ACK_POLICY_5_3))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_5_3                                        (((REG32(ADR_TX_SEQ_CTRL_5_3))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_5_4                                      (((REG32(ADR_TX_ACK_POLICY_5_4))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_5_4                                        (((REG32(ADR_TX_SEQ_CTRL_5_4))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_5_5                                      (((REG32(ADR_TX_ACK_POLICY_5_5))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_5_5                                        (((REG32(ADR_TX_SEQ_CTRL_5_5))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_5_6                                      (((REG32(ADR_TX_ACK_POLICY_5_6))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_5_6                                        (((REG32(ADR_TX_SEQ_CTRL_5_6))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_5_7                                      (((REG32(ADR_TX_ACK_POLICY_5_7))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_5_7                                        (((REG32(ADR_TX_SEQ_CTRL_5_7))                              & 0x00000fff ) >> 0)
#define GET_VALID6                                                 (((REG32(ADR_WSID6))                                        & 0x00000001 ) >> 0)
#define GET_PEER_QOS_EN6                                           (((REG32(ADR_WSID6))                                        & 0x00000002 ) >> 1)
#define GET_PEER_OP_MODE6                                          (((REG32(ADR_WSID6))                                        & 0x0000000c ) >> 2)
#define GET_PEER_HT_MODE6                                          (((REG32(ADR_WSID6))                                        & 0x00000030 ) >> 4)
#define GET_PEER_MAC6_31_0                                         (((REG32(ADR_PEER_MAC6_0))                                  & 0xffffffff ) >> 0)
#define GET_PEER_MAC6_47_32                                        (((REG32(ADR_PEER_MAC6_1))                                  & 0x0000ffff ) >> 0)
#define GET_TX_ACK_POLICY_6_0                                      (((REG32(ADR_TX_ACK_POLICY_6_0))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_6_0                                        (((REG32(ADR_TX_SEQ_CTRL_6_0))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_6_1                                      (((REG32(ADR_TX_ACK_POLICY_6_1))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_6_1                                        (((REG32(ADR_TX_SEQ_CTRL_6_1))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_6_2                                      (((REG32(ADR_TX_ACK_POLICY_6_2))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_6_2                                        (((REG32(ADR_TX_SEQ_CTRL_6_2))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_6_3                                      (((REG32(ADR_TX_ACK_POLICY_6_3))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_6_3                                        (((REG32(ADR_TX_SEQ_CTRL_6_3))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_6_4                                      (((REG32(ADR_TX_ACK_POLICY_6_4))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_6_4                                        (((REG32(ADR_TX_SEQ_CTRL_6_4))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_6_5                                      (((REG32(ADR_TX_ACK_POLICY_6_5))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_6_5                                        (((REG32(ADR_TX_SEQ_CTRL_6_5))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_6_6                                      (((REG32(ADR_TX_ACK_POLICY_6_6))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_6_6                                        (((REG32(ADR_TX_SEQ_CTRL_6_6))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_6_7                                      (((REG32(ADR_TX_ACK_POLICY_6_7))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_6_7                                        (((REG32(ADR_TX_SEQ_CTRL_6_7))                              & 0x00000fff ) >> 0)
#define GET_VALID7                                                 (((REG32(ADR_WSID7))                                        & 0x00000001 ) >> 0)
#define GET_PEER_QOS_EN7                                           (((REG32(ADR_WSID7))                                        & 0x00000002 ) >> 1)
#define GET_PEER_OP_MODE7                                          (((REG32(ADR_WSID7))                                        & 0x0000000c ) >> 2)
#define GET_PEER_HT_MODE7                                          (((REG32(ADR_WSID7))                                        & 0x00000030 ) >> 4)
#define GET_PEER_MAC7_31_0                                         (((REG32(ADR_PEER_MAC7_0))                                  & 0xffffffff ) >> 0)
#define GET_PEER_MAC7_47_32                                        (((REG32(ADR_PEER_MAC7_1))                                  & 0x0000ffff ) >> 0)
#define GET_TX_ACK_POLICY_7_0                                      (((REG32(ADR_TX_ACK_POLICY_7_0))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_7_0                                        (((REG32(ADR_TX_SEQ_CTRL_7_0))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_7_1                                      (((REG32(ADR_TX_ACK_POLICY_7_1))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_7_1                                        (((REG32(ADR_TX_SEQ_CTRL_7_1))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_7_2                                      (((REG32(ADR_TX_ACK_POLICY_7_2))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_7_2                                        (((REG32(ADR_TX_SEQ_CTRL_7_2))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_7_3                                      (((REG32(ADR_TX_ACK_POLICY_7_3))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_7_3                                        (((REG32(ADR_TX_SEQ_CTRL_7_3))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_7_4                                      (((REG32(ADR_TX_ACK_POLICY_7_4))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_7_4                                        (((REG32(ADR_TX_SEQ_CTRL_7_4))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_7_5                                      (((REG32(ADR_TX_ACK_POLICY_7_5))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_7_5                                        (((REG32(ADR_TX_SEQ_CTRL_7_5))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_7_6                                      (((REG32(ADR_TX_ACK_POLICY_7_6))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_7_6                                        (((REG32(ADR_TX_SEQ_CTRL_7_6))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_7_7                                      (((REG32(ADR_TX_ACK_POLICY_7_7))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_7_7                                        (((REG32(ADR_TX_SEQ_CTRL_7_7))                              & 0x00000fff ) >> 0)
#define GET_VALID8                                                 (((REG32(ADR_WSID8))                                        & 0x00000001 ) >> 0)
#define GET_PEER_QOS_EN8                                           (((REG32(ADR_WSID8))                                        & 0x00000002 ) >> 1)
#define GET_PEER_OP_MODE8                                          (((REG32(ADR_WSID8))                                        & 0x0000000c ) >> 2)
#define GET_PEER_HT_MODE8                                          (((REG32(ADR_WSID8))                                        & 0x00000030 ) >> 4)
#define GET_PEER_MAC8_31_0                                         (((REG32(ADR_PEER_MAC8_0))                                  & 0xffffffff ) >> 0)
#define GET_PEER_MAC8_47_32                                        (((REG32(ADR_PEER_MAC8_1))                                  & 0x0000ffff ) >> 0)
#define GET_TX_ACK_POLICY_8_0                                      (((REG32(ADR_TX_ACK_POLICY_8_0))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_8_0                                        (((REG32(ADR_TX_SEQ_CTRL_8_0))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_8_1                                      (((REG32(ADR_TX_ACK_POLICY_8_1))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_8_1                                        (((REG32(ADR_TX_SEQ_CTRL_8_1))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_8_2                                      (((REG32(ADR_TX_ACK_POLICY_8_2))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_8_2                                        (((REG32(ADR_TX_SEQ_CTRL_8_2))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_8_3                                      (((REG32(ADR_TX_ACK_POLICY_8_3))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_8_3                                        (((REG32(ADR_TX_SEQ_CTRL_8_3))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_8_4                                      (((REG32(ADR_TX_ACK_POLICY_8_4))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_8_4                                        (((REG32(ADR_TX_SEQ_CTRL_8_4))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_8_5                                      (((REG32(ADR_TX_ACK_POLICY_8_5))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_8_5                                        (((REG32(ADR_TX_SEQ_CTRL_8_5))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_8_6                                      (((REG32(ADR_TX_ACK_POLICY_8_6))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_8_6                                        (((REG32(ADR_TX_SEQ_CTRL_8_6))                              & 0x00000fff ) >> 0)
#define GET_TX_ACK_POLICY_8_7                                      (((REG32(ADR_TX_ACK_POLICY_8_7))                            & 0x00000003 ) >> 0)
#define GET_TX_SEQ_CTRL_8_7                                        (((REG32(ADR_TX_SEQ_CTRL_8_7))                              & 0x00000fff ) >> 0)
#define GET_SHA_MSG0                                               (((REG32(ADR_SHA_MSG0))                                     & 0xffffffff ) >> 0)
#define GET_SHA_MSG1                                               (((REG32(ADR_SHA_MSG1))                                     & 0xffffffff ) >> 0)
#define GET_SHA_MSG2                                               (((REG32(ADR_SHA_MSG2))                                     & 0xffffffff ) >> 0)
#define GET_SHA_MSG3                                               (((REG32(ADR_SHA_MSG3))                                     & 0xffffffff ) >> 0)
#define GET_SHA_MSG4                                               (((REG32(ADR_SHA_MSG4))                                     & 0xffffffff ) >> 0)
#define GET_SHA_MSG5                                               (((REG32(ADR_SHA_MSG5))                                     & 0xffffffff ) >> 0)
#define GET_SHA_MSG6                                               (((REG32(ADR_SHA_MSG6))                                     & 0xffffffff ) >> 0)
#define GET_SHA_MSG7                                               (((REG32(ADR_SHA_MSG7))                                     & 0xffffffff ) >> 0)
#define GET_SHA_MSG8                                               (((REG32(ADR_SHA_MSG8))                                     & 0xffffffff ) >> 0)
#define GET_SHA_MSG9                                               (((REG32(ADR_SHA_MSG9))                                     & 0xffffffff ) >> 0)
#define GET_SHA_MSG10                                              (((REG32(ADR_SHA_MSG10))                                    & 0xffffffff ) >> 0)
#define GET_SHA_MSG11                                              (((REG32(ADR_SHA_MSG11))                                    & 0xffffffff ) >> 0)
#define GET_SHA_MSG12                                              (((REG32(ADR_SHA_MSG12))                                    & 0xffffffff ) >> 0)
#define GET_SHA_MSG13                                              (((REG32(ADR_SHA_MSG13))                                    & 0xffffffff ) >> 0)
#define GET_SHA_MSG14                                              (((REG32(ADR_SHA_MSG14))                                    & 0xffffffff ) >> 0)
#define GET_SHA_MSG15                                              (((REG32(ADR_SHA_MSG15))                                    & 0xffffffff ) >> 0)
#define GET_SHA_MSG0H                                              (((REG32(ADR_SHA_MSG0H))                                    & 0xffffffff ) >> 0)
#define GET_SHA_MSG1H                                              (((REG32(ADR_SHA_MSG1H))                                    & 0xffffffff ) >> 0)
#define GET_SHA_MSG2H                                              (((REG32(ADR_SHA_MSG2H))                                    & 0xffffffff ) >> 0)
#define GET_SHA_MSG3H                                              (((REG32(ADR_SHA_MSG3H))                                    & 0xffffffff ) >> 0)
#define GET_SHA_MSG4H                                              (((REG32(ADR_SHA_MSG4H))                                    & 0xffffffff ) >> 0)
#define GET_SHA_MSG5H                                              (((REG32(ADR_SHA_MSG5H))                                    & 0xffffffff ) >> 0)
#define GET_SHA_MSG6H                                              (((REG32(ADR_SHA_MSG6H))                                    & 0xffffffff ) >> 0)
#define GET_SHA_MSG7H                                              (((REG32(ADR_SHA_MSG7H))                                    & 0xffffffff ) >> 0)
#define GET_SHA_MSG8H                                              (((REG32(ADR_SHA_MSG8H))                                    & 0xffffffff ) >> 0)
#define GET_SHA_MSG9H                                              (((REG32(ADR_SHA_MSG9H))                                    & 0xffffffff ) >> 0)
#define GET_SHA_MSG10H                                             (((REG32(ADR_SHA_MSG10H))                                   & 0xffffffff ) >> 0)
#define GET_SHA_MSG11H                                             (((REG32(ADR_SHA_MSG11H))                                   & 0xffffffff ) >> 0)
#define GET_SHA_MSG12H                                             (((REG32(ADR_SHA_MSG12H))                                   & 0xffffffff ) >> 0)
#define GET_SHA_MSG13H                                             (((REG32(ADR_SHA_MSG13H))                                   & 0xffffffff ) >> 0)
#define GET_SHA_MSG14H                                             (((REG32(ADR_SHA_MSG14H))                                   & 0xffffffff ) >> 0)
#define GET_SHA_MSG15H                                             (((REG32(ADR_SHA_MSG15H))                                   & 0xffffffff ) >> 0)
#define GET_SHA_COEF_A                                             (((REG32(ADR_SHA_COEF_A))                                   & 0xffffffff ) >> 0)
#define GET_SHA_COEF_B                                             (((REG32(ADR_SHA_COEF_B))                                   & 0xffffffff ) >> 0)
#define GET_SHA_COEF_C                                             (((REG32(ADR_SHA_COEF_C))                                   & 0xffffffff ) >> 0)
#define GET_SHA_COEF_D                                             (((REG32(ADR_SHA_COEF_D))                                   & 0xffffffff ) >> 0)
#define GET_SHA_COEF_E                                             (((REG32(ADR_SHA_COEF_E))                                   & 0xffffffff ) >> 0)
#define GET_SHA_COEF_F                                             (((REG32(ADR_SHA_COEF_F))                                   & 0xffffffff ) >> 0)
#define GET_SHA_COEF_G                                             (((REG32(ADR_SHA_COEF_G))                                   & 0xffffffff ) >> 0)
#define GET_SHA_COEF_H                                             (((REG32(ADR_SHA_COEF_H))                                   & 0xffffffff ) >> 0)
#define GET_SHA_COEF_AH                                            (((REG32(ADR_SHA_COEF_AH))                                  & 0xffffffff ) >> 0)
#define GET_SHA_COEF_BH                                            (((REG32(ADR_SHA_COEF_BH))                                  & 0xffffffff ) >> 0)
#define GET_SHA_COEF_CH                                            (((REG32(ADR_SHA_COEF_CH))                                  & 0xffffffff ) >> 0)
#define GET_SHA_COEF_DH                                            (((REG32(ADR_SHA_COEF_DH))                                  & 0xffffffff ) >> 0)
#define GET_SHA_COEF_EH                                            (((REG32(ADR_SHA_COEF_EH))                                  & 0xffffffff ) >> 0)
#define GET_SHA_COEF_FH                                            (((REG32(ADR_SHA_COEF_FH))                                  & 0xffffffff ) >> 0)
#define GET_SHA_COEF_GH                                            (((REG32(ADR_SHA_COEF_GH))                                  & 0xffffffff ) >> 0)
#define GET_SHA_COEF_HH                                            (((REG32(ADR_SHA_COEF_HH))                                  & 0xffffffff ) >> 0)
#define GET_SHA_MODE                                               (((REG32(ADR_SHA_CTL))                                      & 0x00000007 ) >> 0)
#define GET_FIRST_BLK                                              (((REG32(ADR_SHA_CTL))                                      & 0x00000008 ) >> 3)
#define GET_SHA_BUSY                                               (((REG32(ADR_SHA_CTL))                                      & 0x00000010 ) >> 4)
#define GET_SHA_LITTLE                                             (((REG32(ADR_SHA_CTL))                                      & 0x00000020 ) >> 5)
#define GET_SHA_START                                              (((REG32(ADR_SHA_CMD))                                      & 0x00000001 ) >> 0)
#define GET_SHA_RST                                                (((REG32(ADR_SHA_CMD))                                      & 0x00000002 ) >> 1)
#define GET_SHA_LOAD                                               (((REG32(ADR_SHA_CMD))                                      & 0x00000004 ) >> 2)
#define GET_AES_CIPHER_EN                                          (((REG32(ADR_AES_CTRL))                                     & 0x00000001 ) >> 0)
#define GET_KEY_MODE                                               (((REG32(ADR_AES_CTRL))                                     & 0x00000006 ) >> 1)
#define GET_INVERSE_CIPHER                                         (((REG32(ADR_AES_CTRL))                                     & 0x00000008 ) >> 3)
#define GET_IVCTR_AUTO_CNT_EN                                      (((REG32(ADR_AES_CTRL))                                     & 0x00000010 ) >> 4)
#define GET_PREMUX_A_SEL                                           (((REG32(ADR_AES_MUX_SEL))                                  & 0x00000003 ) >> 0)
#define GET_PREMUX_B_SEL                                           (((REG32(ADR_AES_MUX_SEL))                                  & 0x0000000c ) >> 2)
#define GET_POSTMUX_A_SEL                                          (((REG32(ADR_AES_MUX_SEL))                                  & 0x00000030 ) >> 4)
#define GET_PREMUX_BYPASS_SEL                                      (((REG32(ADR_AES_MUX_SEL))                                  & 0x00000040 ) >> 6)
#define GET_POSTMUX_BYPASS_SEL                                     (((REG32(ADR_AES_MUX_SEL))                                  & 0x00000080 ) >> 7)
#define GET_MUL_MUX_SEL                                            (((REG32(ADR_AES_MUX_SEL))                                  & 0x00000100 ) >> 8)
#define GET_MUL_BYPASS_SEL                                         (((REG32(ADR_AES_MUX_SEL))                                  & 0x00000200 ) >> 9)
#define GET_AES_KICK                                               (((REG32(ADR_AES_CMD))                                      & 0x00000001 ) >> 0)
#define GET_AES_RESET                                              (((REG32(ADR_AES_CMD))                                      & 0x00000002 ) >> 1)
#define GET_GEN_KEY                                                (((REG32(ADR_AES_CMD))                                      & 0x00000004 ) >> 2)
#define GET_AES_KEY_0                                              (((REG32(ADR_AES_KEY_0))                                    & 0xffffffff ) >> 0)
#define GET_AES_KEY_1                                              (((REG32(ADR_AES_KEY_1))                                    & 0xffffffff ) >> 0)
#define GET_AES_KEY_2                                              (((REG32(ADR_AES_KEY_2))                                    & 0xffffffff ) >> 0)
#define GET_AES_KEY_3                                              (((REG32(ADR_AES_KEY_3))                                    & 0xffffffff ) >> 0)
#define GET_AES_KEY_4                                              (((REG32(ADR_AES_KEY_4))                                    & 0xffffffff ) >> 0)
#define GET_AES_KEY_5                                              (((REG32(ADR_AES_KEY_5))                                    & 0xffffffff ) >> 0)
#define GET_AES_KEY_6                                              (((REG32(ADR_AES_KEY_6))                                    & 0xffffffff ) >> 0)
#define GET_AES_KEY_7                                              (((REG32(ADR_AES_KEY_7))                                    & 0xffffffff ) >> 0)
#define GET_AES_IVCTR_0                                            (((REG32(ADR_AES_IVCTR_0))                                  & 0xffffffff ) >> 0)
#define GET_AES_IVCTR_1                                            (((REG32(ADR_AES_IVCTR_1))                                  & 0xffffffff ) >> 0)
#define GET_AES_IVCTR_2                                            (((REG32(ADR_AES_IVCTR_2))                                  & 0xffffffff ) >> 0)
#define GET_AES_IVCTR_3                                            (((REG32(ADR_AES_IVCTR_3))                                  & 0xffffffff ) >> 0)
#define GET_AES_DIN_0                                              (((REG32(ADR_AES_DIN_0))                                    & 0xffffffff ) >> 0)
#define GET_AES_DIN_1                                              (((REG32(ADR_AES_DIN_1))                                    & 0xffffffff ) >> 0)
#define GET_AES_DIN_2                                              (((REG32(ADR_AES_DIN_2))                                    & 0xffffffff ) >> 0)
#define GET_AES_DIN_3                                              (((REG32(ADR_AES_DIN_3))                                    & 0xffffffff ) >> 0)
#define GET_AES_DOUT_0                                             (((REG32(ADR_AES_DOUT_0))                                   & 0xffffffff ) >> 0)
#define GET_AES_DOUT_1                                             (((REG32(ADR_AES_DOUT_1))                                   & 0xffffffff ) >> 0)
#define GET_AES_DOUT_2                                             (((REG32(ADR_AES_DOUT_2))                                   & 0xffffffff ) >> 0)
#define GET_AES_DOUT_3                                             (((REG32(ADR_AES_DOUT_3))                                   & 0xffffffff ) >> 0)
#define GET_MUL_DIN0_0                                             (((REG32(ADR_MUL_DIN0_0))                                   & 0xffffffff ) >> 0)
#define GET_MUL_DIN0_1                                             (((REG32(ADR_MUL_DIN0_1))                                   & 0xffffffff ) >> 0)
#define GET_MUL_DIN0_2                                             (((REG32(ADR_MUL_DIN0_2))                                   & 0xffffffff ) >> 0)
#define GET_MUL_DIN0_3                                             (((REG32(ADR_MUL_DIN0_3))                                   & 0xffffffff ) >> 0)
#define GET_MUL_DIN1_0                                             (((REG32(ADR_MUL_DIN1_0))                                   & 0xffffffff ) >> 0)
#define GET_MUL_DIN1_1                                             (((REG32(ADR_MUL_DIN1_1))                                   & 0xffffffff ) >> 0)
#define GET_MUL_DIN1_2                                             (((REG32(ADR_MUL_DIN1_2))                                   & 0xffffffff ) >> 0)
#define GET_MUL_DIN1_3                                             (((REG32(ADR_MUL_DIN1_3))                                   & 0xffffffff ) >> 0)
#define GET_MUL_DOUT_0                                             (((REG32(ADR_MUL_DOUT_0))                                   & 0xffffffff ) >> 0)
#define GET_MUL_DOUT_1                                             (((REG32(ADR_MUL_DOUT_1))                                   & 0xffffffff ) >> 0)
#define GET_MUL_DOUT_2                                             (((REG32(ADR_MUL_DOUT_2))                                   & 0xffffffff ) >> 0)
#define GET_MUL_DOUT_3                                             (((REG32(ADR_MUL_DOUT_3))                                   & 0xffffffff ) >> 0)
#define GET_MUL_KICK                                               (((REG32(ADR_MUL_CMD))                                      & 0x00000001 ) >> 0)
#define GET_MUL_RESET                                              (((REG32(ADR_MUL_CMD))                                      & 0x00000002 ) >> 1)
#define GET_CUR_COP_INST                                           (((REG32(ADR_CUR_COP_INST))                                 & 0xffffffff ) >> 0)
#define GET_LAST_COP_INST                                          (((REG32(ADR_LAST_COP_INST))                                & 0xffffffff ) >> 0)
#define GET_AES_SETKEY_CNT                                         (((REG32(ADR_SETKEY_CNT))                                   & 0xffffffff ) >> 0)
#define GET_COPIF_VER_CODE                                         (((REG32(ADR_COPIF_VER))                                    & 0x000000ff ) >> 0)
#define GET_MUL_R_0                                                (((REG32(ADR_MUL_R_0))                                      & 0xffffffff ) >> 0)
#define GET_MUL_R_1                                                (((REG32(ADR_MUL_R_1))                                      & 0xffffffff ) >> 0)
#define GET_MUL_R_2                                                (((REG32(ADR_MUL_R_2))                                      & 0xffffffff ) >> 0)
#define GET_MUL_R_3                                                (((REG32(ADR_MUL_R_3))                                      & 0xffffffff ) >> 0)
#define GET_SEED_SAMPLE_BIT_CNT                                    (((REG32(ADR_TRNG_CTRL))                                    & 0x0000003f ) >> 0)
#define GET_SEED_SAMPLE                                            (((REG32(ADR_TRNG_KICK))                                    & 0x00000001 ) >> 0)
#define GET_TRNG_EN                                                (((REG32(ADR_TRNG_KICK))                                    & 0x00000002 ) >> 1)
#define GET_SAMPLED_SEED                                           (((REG32(ADR_SAMPLED_SEED))                                 & 0xffffffff ) >> 0)
#define GET_SAMPLE_BUSY                                            (((REG32(ADR_SEED_STATUS))                                  & 0x00000001 ) >> 0)
#define GET_LFSR_MODE                                              (((REG32(ADR_LFSR_CTRL))                                    & 0x00000003 ) >> 0)
#define GET_LFSR_EN                                                (((REG32(ADR_LFSR_EN))                                      & 0x00000001 ) >> 0)
#define GET_LFSR_NEXT_CNT                                          (((REG32(ADR_LFSR_NEXT))                                    & 0x0000ffff ) >> 0)
#define GET_LFSR_NEXT                                              (((REG32(ADR_LFSR_NEXT))                                    & 0x00010000 ) >> 16)
#define GET_RANDOM_VALUE                                           (((REG32(ADR_RANDOM_VALUE))                                 & 0xffffffff ) >> 0)
#define GET_WAIT_BUSY_CYCLE_CNT                                    (((REG32(ADR_WAIT_BUSY_CYCLE_CNT))                          & 0x000003ff ) >> 0)
#define GET_COPIF_TIMEOUT_VALUE                                    (((REG32(ADR_COPIF_TIMEOUT_VALUE))                          & 0xffffffff ) >> 0)
#define GET_COPIF_BASE_ADDR                                        (((REG32(ADR_COPIF_BASE_ADDR))                              & 0x000003ff ) >> 0)
#define GET_COPIF_BUSY_TIMEOUT_FLAG                                (((REG32(ADR_COPIF_ERROR_STATUS))                           & 0x00000001 ) >> 0)
#define GET_COPIF_UNSUPPORTED_COPIF_INST_FLAG                      (((REG32(ADR_COPIF_ERROR_STATUS))                           & 0x00000002 ) >> 1)
#define GET_COPIF_ACCESS_INVALID_ADDRESS_FLAG                      (((REG32(ADR_COPIF_ERROR_STATUS))                           & 0x00000004 ) >> 2)
#define GET_COPIF_TIMEOUT_NMI_INT                                  (((REG32(ADR_COPIF_ERROR_STATUS))                           & 0x00000008 ) >> 3)
#define GET_CUR_ABORT_INST                                         (((REG32(ADR_COPIF_ERROR_STATUS))                           & 0x00000010 ) >> 4)
#define GET_COPIF_TIMEOUT_TRAP_EN                                  (((REG32(ADR_COPIF_TRAP))                                   & 0x00000001 ) >> 0)
#define GET_COPIF_UNSUPPORTED_INST_TRAP_EN                         (((REG32(ADR_COPIF_TRAP))                                   & 0x00000002 ) >> 1)
#define GET_COPIF_ACCESS_INVALID_ADDRESS_TRAP_EN                   (((REG32(ADR_COPIF_TRAP))                                   & 0x00000004 ) >> 2)
#define GET_COPIF_TIMEOUT_NMI_INT_EN                               (((REG32(ADR_COPIF_TRAP))                                   & 0x00000008 ) >> 3)
#define GET_ECCP_EN                                                (((REG32(ADR_ECCP_CTRL))                                    & 0x00000001 ) >> 0)
#define GET_ECCP_RESET                                             (((REG32(ADR_ECCP_CTRL))                                    & 0x00000002 ) >> 1)
#define GET_ECCP_RESTART                                           (((REG32(ADR_ECCP_CTRL))                                    & 0x00000004 ) >> 2)
#define GET_ECCP_START                                             (((REG32(ADR_ECCP_CTRL))                                    & 0x00000008 ) >> 3)
#define GET_ECCP_FETCH_START_ADDR                                  (((REG32(ADR_ECCP_CTRL))                                    & 0x00003ff0 ) >> 4)
#define GET_ECCP_MEM_KICK                                          (((REG32(ADR_ECCP_MEM_OP))                                  & 0x00000001 ) >> 0)
#define GET_ECCP_WR                                                (((REG32(ADR_ECCP_MEM_OP))                                  & 0x00000002 ) >> 1)
#define GET_ECCP_ADDR                                              (((REG32(ADR_ECCP_MEM_OP))                                  & 0x00000ffc ) >> 2)
#define GET_ECCP_WDATA                                             (((REG32(ADR_ECCP_WDATA))                                   & 0xffffffff ) >> 0)
#define GET_ECCP_RDATA                                             (((REG32(ADR_ECCP_RDATA))                                   & 0xffffffff ) >> 0)
#define GET_FETCH_FSM                                              (((REG32(ADR_ECCP_FSM))                                     & 0x00000007 ) >> 0)
#define GET_ALU_FSM                                                (((REG32(ADR_ECCP_FSM))                                     & 0x000000f8 ) >> 3)
#define GET_ECCP_BUSY                                              (((REG32(ADR_ECCP_FSM))                                     & 0x00000100 ) >> 8)
#define GET_ECC_ROUND                                              (((REG32(ADR_ECC_ROUND))                                    & 0x000003ff ) >> 0)
#define GET_ECCP_PN_0                                              (((REG32(ADR_ECCP_PN_0))                                    & 0xffffffff ) >> 0)
#define GET_ECCP_PN_1                                              (((REG32(ADR_ECCP_PN_1))                                    & 0xffffffff ) >> 0)
#define GET_ECCP_PN_2                                              (((REG32(ADR_ECCP_PN_2))                                    & 0xffffffff ) >> 0)
#define GET_ECCP_PN_3                                              (((REG32(ADR_ECCP_PN_3))                                    & 0xffffffff ) >> 0)
#define GET_ECCP_PN_4                                              (((REG32(ADR_ECCP_PN_4))                                    & 0xffffffff ) >> 0)
#define GET_ECCP_PN_5                                              (((REG32(ADR_ECCP_PN_5))                                    & 0xffffffff ) >> 0)
#define GET_ECCP_PN_6                                              (((REG32(ADR_ECCP_PN_6))                                    & 0xffffffff ) >> 0)
#define GET_ECCP_PN_7                                              (((REG32(ADR_ECCP_PN_7))                                    & 0xffffffff ) >> 0)
#define GET_ECCP_INT                                               (((REG32(ADR_ECCP_INT))                                     & 0x00000001 ) >> 0)
#define GET_ECCP_INT_EN                                            (((REG32(ADR_ECCP_INT))                                     & 0x00000002 ) >> 1)
#define GET_ECCP_INT_CLR                                           (((REG32(ADR_ECCP_INT))                                     & 0x00000004 ) >> 2)
#define GET_REG_RD_RDY_CNT                                         (((REG32(ADR_APP_SEC_REG_RDY))                              & 0x000000ff ) >> 0)
#define GET_REG_WR_RDY_CNT                                         (((REG32(ADR_APP_SEC_REG_RDY))                              & 0x0000ff00 ) >> 8)
#define GET_RG_ORIONA_HW_PINSEL                                    (((REG32(ADR_ORIONA_MODE_REGISTER))                         & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_HS_3WIRE_MANUAL                              (((REG32(ADR_ORIONA_MODE_REGISTER))                         & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_MODE_MANUAL                                  (((REG32(ADR_ORIONA_MODE_REGISTER))                         & 0x00000008 ) >> 3)
#define GET_RG_ORIONA_MODE                                         (((REG32(ADR_ORIONA_MODE_REGISTER))                         & 0x00000070 ) >> 4)
#define GET_RG_ORIONA_MODUL_SCHEME_MAN                             (((REG32(ADR_ORIONA_MODE_REGISTER))                         & 0x00000100 ) >> 8)
#define GET_RG_ORIONA_MODUL_SCHEME                                 (((REG32(ADR_ORIONA_MODE_REGISTER))                         & 0x00000e00 ) >> 9)
#define GET_RG_ORIONA_CAL_INDEX                                    (((REG32(ADR_ORIONA_MODE_REGISTER))                         & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_RX_GAIN_MANUAL                               (((REG32(ADR_ORIONA_2G_5G_RX_GAIN_CONTROL_AND_TRXPAD_SW))   & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_2GRX_RFGC                                    (((REG32(ADR_ORIONA_2G_5G_RX_GAIN_CONTROL_AND_TRXPAD_SW))   & 0x00000006 ) >> 1)
#define GET_RG_ORIONA_5GRX_RFGC                                    (((REG32(ADR_ORIONA_2G_5G_RX_GAIN_CONTROL_AND_TRXPAD_SW))   & 0x00000018 ) >> 3)
#define GET_RG_ORIONA_RX_PGAG                                      (((REG32(ADR_ORIONA_2G_5G_RX_GAIN_CONTROL_AND_TRXPAD_SW))   & 0x000001e0 ) >> 5)
#define GET_RG_ORIONA_EN_RX_PADSW                                  (((REG32(ADR_ORIONA_2G_5G_RX_GAIN_CONTROL_AND_TRXPAD_SW))   & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_EN_RX_TESTNODE                               (((REG32(ADR_ORIONA_2G_5G_RX_GAIN_CONTROL_AND_TRXPAD_SW))   & 0x10000000 ) >> 28)
#define GET_RG_ORIONA_EN_TXLPF_IN_PADSW                            (((REG32(ADR_ORIONA_2G_5G_RX_GAIN_CONTROL_AND_TRXPAD_SW))   & 0x20000000 ) >> 29)
#define GET_RG_ORIONA_EN_TXLPF_OUT_PADSW                           (((REG32(ADR_ORIONA_2G_5G_RX_GAIN_CONTROL_AND_TRXPAD_SW))   & 0x40000000 ) >> 30)
#define GET_RG_ORIONA_TXGAIN_PHYCTRL                               (((REG32(ADR_ORIONA_2G_5G_TX_GAIN_CONTROL))                 & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_2GTX_GAIN_MANUAL                             (((REG32(ADR_ORIONA_2G_5G_TX_GAIN_CONTROL))                 & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_5GTX_GAIN_MANUAL                             (((REG32(ADR_ORIONA_2G_5G_TX_GAIN_CONTROL))                 & 0x00000004 ) >> 2)
#define GET_RG_ORIONA_2GTX_GAIN                                    (((REG32(ADR_ORIONA_2G_5G_TX_GAIN_CONTROL))                 & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_5GTX_GAIN                                    (((REG32(ADR_ORIONA_2G_5G_TX_GAIN_CONTROL))                 & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_5GTX_GAIN_F0                                 (((REG32(ADR_ORIONA_2G_5G_TX_GAIN_CONTROL))                 & 0x0000f000 ) >> 12)
#define GET_RG_ORIONA_5GTX_GAIN_F1                                 (((REG32(ADR_ORIONA_2G_5G_TX_GAIN_CONTROL))                 & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_5GTX_GAIN_F2                                 (((REG32(ADR_ORIONA_2G_5G_TX_GAIN_CONTROL))                 & 0x00f00000 ) >> 20)
#define GET_RG_ORIONA_5GTX_GAIN_F3                                 (((REG32(ADR_ORIONA_2G_5G_TX_GAIN_CONTROL))                 & 0x0f000000 ) >> 24)
#define GET_RG_ORIONA_2GRX_RSW_MAN                                 (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_EN_2GRX_RSW                                  (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_2GRX_LNA_MAN                                 (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x00000004 ) >> 2)
#define GET_RG_ORIONA_EN_2GRX_LNA                                  (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x00000008 ) >> 3)
#define GET_RG_ORIONA_2GRX_MIXER_MAN                               (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x00000010 ) >> 4)
#define GET_RG_ORIONA_EN_2GRX_MIXER                                (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x00000020 ) >> 5)
#define GET_RG_ORIONA_2GRX_TZ_MAN                                  (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x00000040 ) >> 6)
#define GET_RG_ORIONA_EN_2GRX_TZ                                   (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x00000080 ) >> 7)
#define GET_RG_ORIONA_RX_FILTER_MAN                                (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x00000400 ) >> 10)
#define GET_RG_ORIONA_EN_RX_FILTER                                 (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x00000800 ) >> 11)
#define GET_RG_ORIONA_RX_ADC_MAN                                   (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_EN_RX_ADC                                    (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x00002000 ) >> 13)
#define GET_RG_ORIONA_2GTX_TSW_MAN                                 (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x00010000 ) >> 16)
#define GET_RG_ORIONA_EN_2GTX_TSW                                  (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x00020000 ) >> 17)
#define GET_RG_ORIONA_2GTX_PA_MAN                                  (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x00040000 ) >> 18)
#define GET_RG_ORIONA_EN_2GTX_PA                                   (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x00080000 ) >> 19)
#define GET_RG_ORIONA_2GTX_BTPA_MAN                                (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x00100000 ) >> 20)
#define GET_RG_ORIONA_EN_2GTX_BTPA                                 (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x00200000 ) >> 21)
#define GET_RG_ORIONA_2GTX_MOD_MAN                                 (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x00400000 ) >> 22)
#define GET_RG_ORIONA_EN_2GTX_MOD                                  (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x00800000 ) >> 23)
#define GET_RG_ORIONA_TX_FILTER_MAN                                (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_EN_TX_FILTER                                 (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_TX_DAC_MAN                                   (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x10000000 ) >> 28)
#define GET_RG_ORIONA_EN_TX_DAC                                    (((REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            & 0x20000000 ) >> 29)
#define GET_RG_ORIONA_5GRX_RSW_MAN                                 (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_EN_5GRX_RSW                                  (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_5GRX_LNA_MAN                                 (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x00000004 ) >> 2)
#define GET_RG_ORIONA_EN_5GRX_LNA                                  (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x00000008 ) >> 3)
#define GET_RG_ORIONA_5GRX_MIXER_MAN                               (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x00000010 ) >> 4)
#define GET_RG_ORIONA_EN_5GRX_MIXER                                (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x00000020 ) >> 5)
#define GET_RG_ORIONA_5GRX_TZ_MAN                                  (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x00000040 ) >> 6)
#define GET_RG_ORIONA_EN_5GRX_TZ                                   (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x00000080 ) >> 7)
#define GET_RG_ORIONA_TXDAC_CAL_MAN                                (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x00000100 ) >> 8)
#define GET_RG_ORIONA_EN_TXDAC_CAL                                 (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x00000200 ) >> 9)
#define GET_RG_ORIONA_2GTX_SELF_MIXER_MAN                          (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x00000400 ) >> 10)
#define GET_RG_ORIONA_EN_2GTX_SELF_MIXER                           (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x00000800 ) >> 11)
#define GET_RG_ORIONA_5GTX_SELF_MIXER_MAN                          (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_EN_5GTX_SELF_MIXER                           (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x00002000 ) >> 13)
#define GET_RG_ORIONA_5GTX_TSW_MAN                                 (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x00010000 ) >> 16)
#define GET_RG_ORIONA_EN_5GTX_TSW                                  (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x00020000 ) >> 17)
#define GET_RG_ORIONA_5GTX_PA_MAN                                  (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x00040000 ) >> 18)
#define GET_RG_ORIONA_EN_5GTX_PA                                   (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x00080000 ) >> 19)
#define GET_RG_ORIONA_5GTX_MOD_MAN                                 (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x00100000 ) >> 20)
#define GET_RG_ORIONA_EN_5GTX_MOD                                  (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x00200000 ) >> 21)
#define GET_RG_ORIONA_2GRX_IQCAL_MAN                               (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x01000000 ) >> 24)
#define GET_RG_ORIONA_EN_2GRX_IQCAL                                (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x02000000 ) >> 25)
#define GET_RG_ORIONA_5GRX_IQCAL_MAN                               (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_EN_5GRX_IQCAL                                (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_2GTX_DPD_MAN                                 (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x10000000 ) >> 28)
#define GET_RG_ORIONA_EN_2GTX_DPD                                  (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x20000000 ) >> 29)
#define GET_RG_ORIONA_5GTX_DPD_MAN                                 (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x40000000 ) >> 30)
#define GET_RG_ORIONA_EN_5GTX_DPD                                  (((REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            & 0x80000000 ) >> 31)
#define GET_RG_ORIONA_2GRX_LDOFE_MAN                               (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_EN_2GRX_LDOFE                                (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_2GTRX_LDOIQDIV_MAN                           (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00000004 ) >> 2)
#define GET_RG_ORIONA_EN_2GTRX_LDOIQDIV                            (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00000008 ) >> 3)
#define GET_RG_ORIONA_2GTX_LDOBT_MAN                               (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00000010 ) >> 4)
#define GET_RG_ORIONA_EN_2GTX_LDOBT                                (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00000020 ) >> 5)
#define GET_RG_ORIONA_5GRX_LDOFEABB_MAN                            (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00000040 ) >> 6)
#define GET_RG_ORIONA_EN_5GRX_LDOFEABB                             (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00000080 ) >> 7)
#define GET_RG_ORIONA_5GTRX_LDOIQDIV_MAN                           (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00000100 ) >> 8)
#define GET_RG_ORIONA_EN_5GTRX_LDOIQDIV                            (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00000200 ) >> 9)
#define GET_RG_ORIONA_TRX_LDOABB_MAN                               (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00000400 ) >> 10)
#define GET_RG_ORIONA_EN_TRX_LDOABB                                (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00000800 ) >> 11)
#define GET_RG_ORIONA_TX_LDOTXLPF_MAN                              (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_EN_TX_LDOTXLPF                               (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00002000 ) >> 13)
#define GET_RG_ORIONA_2GRX_LDOFE_IQUP_MAN                          (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00004000 ) >> 14)
#define GET_RG_ORIONA_EN_2GRX_LDOFE_IQUP                           (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00008000 ) >> 15)
#define GET_RG_ORIONA_EN_2GRX_LDOFE_BYP                            (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00010000 ) >> 16)
#define GET_RG_ORIONA_EN_2GRX_LDOFE_FC                             (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00020000 ) >> 17)
#define GET_RG_ORIONA_EN_2GTRX_LDOIQDIV_BYP                        (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00040000 ) >> 18)
#define GET_RG_ORIONA_EN_2GTRX_LDOIQDIV_FC                         (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00080000 ) >> 19)
#define GET_RG_ORIONA_EN_2GTRX_LDOIQDIV_IQUP                       (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00100000 ) >> 20)
#define GET_RG_ORIONA_EN_2GTX_LDOBT_BYP                            (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00200000 ) >> 21)
#define GET_RG_ORIONA_EN_2GTX_LDOBT_FC                             (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00400000 ) >> 22)
#define GET_RG_ORIONA_EN_2GTX_LDOBT_IQUP                           (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x00800000 ) >> 23)
#define GET_RG_ORIONA_EN_TRX_LDOABB_BYP                            (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x01000000 ) >> 24)
#define GET_RG_ORIONA_EN_TRX_LDOABB_FC                             (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x02000000 ) >> 25)
#define GET_RG_ORIONA_EN_TRX_LDOABB_IQUP                           (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_EN_TX_LDOTXLPF_BYP                           (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_EN_TX_LDOTXLPF_FC                            (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x10000000 ) >> 28)
#define GET_RG_ORIONA_EN_TX_LDOTXLPF_IQUP                          (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x20000000 ) >> 29)
#define GET_RG_ORIONA_5GRX_LDOFEABB_IQUP_MAN                       (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x40000000 ) >> 30)
#define GET_RG_ORIONA_EN_5GRX_LDOFEABB_IQUP                        (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  & 0x80000000 ) >> 31)
#define GET_RG_ORIONA_EN_5GRX_LDOFEABB_BYP                         (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL2))                  & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_EN_5GRX_LDOFEABB_FC                          (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL2))                  & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_EN_5GTRX_LDOIQDIV_BYP                        (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL2))                  & 0x00000004 ) >> 2)
#define GET_RG_ORIONA_EN_5GTRX_LDOIQDIV_FC                         (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL2))                  & 0x00000008 ) >> 3)
#define GET_RG_ORIONA_EN_5GTRX_LDOIQDIV_IQUP                       (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL2))                  & 0x00000010 ) >> 4)
#define GET_RG_ORIONA_2GRX_LDOFE_LEVEL                             (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL2))                  & 0x000001c0 ) >> 6)
#define GET_RG_ORIONA_2GTRX_LDOIQDIV_LEVEL                         (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL2))                  & 0x00000e00 ) >> 9)
#define GET_RG_ORIONA_2GTX_LDOBT_LEVEL                             (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL2))                  & 0x0000e000 ) >> 13)
#define GET_RG_ORIONA_TX_LDOTXLPF_LEVEL                            (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL2))                  & 0x000e0000 ) >> 17)
#define GET_RG_ORIONA_TRX_LDOABB_LEVEL                             (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL2))                  & 0x00e00000 ) >> 21)
#define GET_RG_ORIONA_5GRX_LDOFEABB_LEVEL                          (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL2))                  & 0x0e000000 ) >> 25)
#define GET_RG_ORIONA_5GTRX_LDOIQDIV_LEVEL                         (((REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL2))                  & 0xe0000000 ) >> 29)
#define GET_RG_ORIONA_2GRX_LO_SEL_MAN                              (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_2GRX_LO_SEL                                  (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_2GTX_LO_SEL_MAN                              (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00000004 ) >> 2)
#define GET_RG_ORIONA_2GTX_LO_SEL                                  (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00000008 ) >> 3)
#define GET_RG_ORIONA_2GRX_IQDIV_INBU_MAN                          (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00000010 ) >> 4)
#define GET_RG_ORIONA_EN_2GRX_IQDIV_INBU                           (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00000020 ) >> 5)
#define GET_RG_ORIONA_2GRX_IQDIV_CORE_MAN                          (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00000040 ) >> 6)
#define GET_RG_ORIONA_EN_2GRX_IQDIV_CORE                           (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00000080 ) >> 7)
#define GET_RG_ORIONA_2GRX_IQDIV_OUTBU_MAN                         (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00000100 ) >> 8)
#define GET_RG_ORIONA_EN_2GRX_IQDIV_OUTBU                          (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00000200 ) >> 9)
#define GET_RG_ORIONA_WF_2GRX_IQDIV_CORE_VSEL                      (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00000400 ) >> 10)
#define GET_RG_ORIONA_WF_2GRX_IQDIV_INBU_VSEL                      (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00000800 ) >> 11)
#define GET_RG_ORIONA_WF_2GRX_IQDIV_OUTBU_VSEL                     (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_WF_2GTRX_DIV2_CORE_VSEL                      (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00006000 ) >> 13)
#define GET_RG_ORIONA_WF_2GTRX_DIV2_INBU_VSEL                      (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00008000 ) >> 15)
#define GET_RG_ORIONA_WF_2GTRX_DIV2_OUTBU_VSEL                     (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00010000 ) >> 16)
#define GET_RG_ORIONA_WF_2GTX_IQDIV_CORE_VSEL                      (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00020000 ) >> 17)
#define GET_RG_ORIONA_WF_2GTX_IQDIV_INBU_VSEL                      (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00040000 ) >> 18)
#define GET_RG_ORIONA_WF_2GTX_IQDIV_OUTBU_VSEL                     (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00080000 ) >> 19)
#define GET_RG_ORIONA_2GTX_IQDIV_INBU_MAN                          (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00100000 ) >> 20)
#define GET_RG_ORIONA_EN_2GTX_IQDIV_INBU                           (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00200000 ) >> 21)
#define GET_RG_ORIONA_2GTX_IQDIV_CORE_MAN                          (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00400000 ) >> 22)
#define GET_RG_ORIONA_EN_2GTX_IQDIV_CORE                           (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x00800000 ) >> 23)
#define GET_RG_ORIONA_2GTX_IQDIV_OUTBU_MAN                         (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x01000000 ) >> 24)
#define GET_RG_ORIONA_EN_2GTX_IQDIV_OUTBU                          (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x02000000 ) >> 25)
#define GET_RG_ORIONA_BT_2GRX_IQDIV_CORE_VSEL                      (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_BT_2GRX_IQDIV_INBU_VSEL                      (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_BT_2GRX_IQDIV_OUTBU_VSEL                     (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x10000000 ) >> 28)
#define GET_RG_ORIONA_BT_2GTX_IQDIV_CORE_VSEL                      (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x20000000 ) >> 29)
#define GET_RG_ORIONA_BT_2GTX_IQDIV_INBU_VSEL                      (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x40000000 ) >> 30)
#define GET_RG_ORIONA_BT_2GTX_IQDIV_OUTBU_VSEL                     (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  & 0x80000000 ) >> 31)
#define GET_RG_ORIONA_EN_2GTRX_DIV2_CORE_MAN                       (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_EN_2GTRX_DIV2_CORE                           (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_EN_2GTRX_DIV2_INBU_MAN                       (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00000004 ) >> 2)
#define GET_RG_ORIONA_EN_2GTRX_DIV2_INBU                           (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00000008 ) >> 3)
#define GET_RG_ORIONA_EN_2GTRX_DIV2_OUTBU_MAN                      (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00000010 ) >> 4)
#define GET_RG_ORIONA_EN_2GTRX_DIV2_OUTBU                          (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00000020 ) >> 5)
#define GET_RG_ORIONA_BT_2GTRX_DIV2_CORE_VSEL                      (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x000000c0 ) >> 6)
#define GET_RG_ORIONA_BT_2GTRX_DIV2_INBU_VSEL                      (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00000100 ) >> 8)
#define GET_RG_ORIONA_BT_2GTRX_DIV2_OUTBU_VSEL                     (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00000200 ) >> 9)
#define GET_RG_ORIONA_EN_5GRX_IQDIV_INBU_MAN                       (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00000400 ) >> 10)
#define GET_RG_ORIONA_EN_5GRX_IQDIV_INBU                           (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00000800 ) >> 11)
#define GET_RG_ORIONA_5GRX_IQDIV_CORE_MAN                          (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_EN_5GRX_IQDIV_CORE                           (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00002000 ) >> 13)
#define GET_RG_ORIONA_5GRX_IQDIV_OUTBU_MAN                         (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00004000 ) >> 14)
#define GET_RG_ORIONA_EN_5GRX_IQDIV_OUTBU                          (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00008000 ) >> 15)
#define GET_RG_ORIONA_5GRX_IQDIV_INBU_VSEL                         (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00010000 ) >> 16)
#define GET_RG_ORIONA_5GRX_IQDIV_CORE_VSEL                         (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00060000 ) >> 17)
#define GET_RG_ORIONA_5GRX_IQDIV_OUTBU_VSEL                        (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00080000 ) >> 19)
#define GET_RG_ORIONA_EN_5GTX_IQDIV_INBU_MAN                       (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00100000 ) >> 20)
#define GET_RG_ORIONA_EN_5GTX_IQDIV_INBU                           (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00200000 ) >> 21)
#define GET_RG_ORIONA_5GTX_IQDIV_CORE_MAN                          (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00400000 ) >> 22)
#define GET_RG_ORIONA_EN_5GTX_IQDIV_CORE                           (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x00800000 ) >> 23)
#define GET_RG_ORIONA_5GTX_IQDIV_OUTBU_MAN                         (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x01000000 ) >> 24)
#define GET_RG_ORIONA_EN_5GTX_IQDIV_OUTBU                          (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x02000000 ) >> 25)
#define GET_RG_ORIONA_5GTX_IQDIV_INBU_VSEL                         (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_5GTX_IQDIV_CORE_VSEL                         (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x18000000 ) >> 27)
#define GET_RG_ORIONA_5GTX_IQDIV_OUTBU_VSEL                        (((REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  & 0x20000000 ) >> 29)
#define GET_RG_ORIONA_2GRX_RSWDC                                   (((REG32(ADR_ORIONA_2G_RX_REGISTER))                        & 0x00000007 ) >> 0)
#define GET_RG_ORIONA_2GRX_LNA_SFDC                                (((REG32(ADR_ORIONA_2G_RX_REGISTER))                        & 0x00000038 ) >> 3)
#define GET_RG_ORIONA_2GRX_LNA_MGRATIO                             (((REG32(ADR_ORIONA_2G_RX_REGISTER))                        & 0x000000c0 ) >> 6)
#define GET_RG_ORIONA_2GRX_SCA_LOAD                                (((REG32(ADR_ORIONA_2G_RX_REGISTER))                        & 0x00000300 ) >> 8)
#define GET_RG_ORIONA_2GRX_SQDC                                    (((REG32(ADR_ORIONA_2G_RX_REGISTER))                        & 0x00001c00 ) >> 10)
#define GET_RG_ORIONA_2GRX_TZ_CMZ_C                                (((REG32(ADR_ORIONA_2G_RX_REGISTER))                        & 0x00006000 ) >> 13)
#define GET_RG_ORIONA_2GRX_TZ_CMZ_R                                (((REG32(ADR_ORIONA_2G_RX_REGISTER))                        & 0x00018000 ) >> 15)
#define GET_RG_ORIONA_2GRX_TZ_VCM                                  (((REG32(ADR_ORIONA_2G_RX_REGISTER))                        & 0x000e0000 ) >> 17)
#define GET_RG_ORIONA_2GRX_TZ_OUT_TRISTATE                         (((REG32(ADR_ORIONA_2G_RX_REGISTER))                        & 0x00100000 ) >> 20)
#define GET_RG_ORIONA_2GTX_DPD_DIV                                 (((REG32(ADR_ORIONA_2G_RX_REGISTER))                        & 0x01e00000 ) >> 21)
#define GET_RG_ORIONA_2GTX_DPDGM_BIAS                              (((REG32(ADR_ORIONA_2G_RX_REGISTER))                        & 0x1e000000 ) >> 25)
#define GET_RG_ORIONA_EN_2GRX_IREF                                 (((REG32(ADR_ORIONA_2G_RX_REGISTER))                        & 0x20000000 ) >> 29)
#define GET_RG_ORIONA_EN_2GTX_TSSI                                 (((REG32(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI))                 & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_2GTX_TSSI_DIV                                (((REG32(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI))                 & 0x0000000e ) >> 1)
#define GET_RG_ORIONA_2GTX_TSSI_BIAS                               (((REG32(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI))                 & 0x00000070 ) >> 4)
#define GET_RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GRX                    (((REG32(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI))                 & 0x00000080 ) >> 7)
#define GET_RG_ORIONA_EN_2GTX_TSSI_TESTNODE                        (((REG32(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI))                 & 0x00000100 ) >> 8)
#define GET_RG_ORIONA_2GTX_TSSI_TEST                               (((REG32(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI))                 & 0x00000600 ) >> 9)
#define GET_RG_ORIONA_EN_5GTX_TSSI                                 (((REG32(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI))                 & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_5GTX_TSSI_DIV                                (((REG32(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI))                 & 0x0000e000 ) >> 13)
#define GET_RG_ORIONA_5GTX_TSSI_BIAS                               (((REG32(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI))                 & 0x00070000 ) >> 16)
#define GET_RG_ORIONA_RX_REC_LPFCORNER                             (((REG32(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI))                 & 0x00180000 ) >> 19)
#define GET_RG_ORIONA_EN_RX_REC_TEMP_COMP                          (((REG32(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI))                 & 0x00200000 ) >> 21)
#define GET_RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GRX                    (((REG32(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI))                 & 0x00400000 ) >> 22)
#define GET_RG_ORIONA_EN_5GTX_TSSI_TESTNODE                        (((REG32(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI))                 & 0x00800000 ) >> 23)
#define GET_RG_ORIONA_5GTX_TSSI_TEST                               (((REG32(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI))                 & 0x03000000 ) >> 24)
#define GET_RG_ORIONA_EN_RX_RSSI_TESTNODE                          (((REG32(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI))                 & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_RX_RSSI_TEST                                 (((REG32(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI))                 & 0x18000000 ) >> 27)
#define GET_RG_ORIONA_RX_REC_MAN                                   (((REG32(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI))                 & 0x20000000 ) >> 29)
#define GET_RG_ORIONA_EN_RX_REC                                    (((REG32(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI))                 & 0x40000000 ) >> 30)
#define GET_RG_ORIONA_2GWF_RX_HG_LNA_GC                            (((REG32(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER))                & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_2GWF_RX_HG_LNAHGN_BIAS                       (((REG32(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER))                & 0x0000003c ) >> 2)
#define GET_RG_ORIONA_2GWF_RX_HG_LNAHGP_BIAS                       (((REG32(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER))                & 0x000003c0 ) >> 6)
#define GET_RG_ORIONA_2GWF_RX_HG_LNALG_BIAS                        (((REG32(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER))                & 0x00003c00 ) >> 10)
#define GET_RG_ORIONA_2GWF_RX_HG_GM_BIAS                           (((REG32(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER))                & 0x0003c000 ) >> 14)
#define GET_RG_ORIONA_2GWF_RX_HG_TZ_GC                             (((REG32(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER))                & 0x000c0000 ) >> 18)
#define GET_RG_ORIONA_2GWF_RX_HG_TZ_GC_BOOST                       (((REG32(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER))                & 0x00300000 ) >> 20)
#define GET_RG_ORIONA_2GWF_RX_HG_TZ_CAP                            (((REG32(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER))                & 0x01c00000 ) >> 22)
#define GET_RG_ORIONA_2GWF_RX_HG_TZI                               (((REG32(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER))                & 0x0e000000 ) >> 25)
#define GET_RG_ORIONA_2GWF_RX_HG_TZ_IOS                            (((REG32(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER))                & 0x30000000 ) >> 28)
#define GET_RG_ORIONA_2GWF_RX_MG_LNA_GC                            (((REG32(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER))                & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_2GWF_RX_MG_LNAHGN_BIAS                       (((REG32(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER))                & 0x0000003c ) >> 2)
#define GET_RG_ORIONA_2GWF_RX_MG_LNAHGP_BIAS                       (((REG32(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER))                & 0x000003c0 ) >> 6)
#define GET_RG_ORIONA_2GWF_RX_MG_LNALG_BIAS                        (((REG32(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER))                & 0x00003c00 ) >> 10)
#define GET_RG_ORIONA_2GWF_RX_MG_GM_BIAS                           (((REG32(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER))                & 0x0003c000 ) >> 14)
#define GET_RG_ORIONA_2GWF_RX_MG_TZ_GC                             (((REG32(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER))                & 0x000c0000 ) >> 18)
#define GET_RG_ORIONA_2GWF_RX_MG_TZ_GC_BOOST                       (((REG32(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER))                & 0x00300000 ) >> 20)
#define GET_RG_ORIONA_2GWF_RX_MG_TZ_CAP                            (((REG32(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER))                & 0x01c00000 ) >> 22)
#define GET_RG_ORIONA_2GWF_RX_MG_TZI                               (((REG32(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER))                & 0x0e000000 ) >> 25)
#define GET_RG_ORIONA_2GWF_RX_MG_TZ_IOS                            (((REG32(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER))                & 0x30000000 ) >> 28)
#define GET_RG_ORIONA_2GWF_RX_LG_LNA_GC                            (((REG32(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER))                & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_2GWF_RX_LG_LNAHGN_BIAS                       (((REG32(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER))                & 0x0000003c ) >> 2)
#define GET_RG_ORIONA_2GWF_RX_LG_LNAHGP_BIAS                       (((REG32(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER))                & 0x000003c0 ) >> 6)
#define GET_RG_ORIONA_2GWF_RX_LG_LNALG_BIAS                        (((REG32(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER))                & 0x00003c00 ) >> 10)
#define GET_RG_ORIONA_2GWF_RX_LG_GM_BIAS                           (((REG32(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER))                & 0x0003c000 ) >> 14)
#define GET_RG_ORIONA_2GWF_RX_LG_TZ_GC                             (((REG32(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER))                & 0x000c0000 ) >> 18)
#define GET_RG_ORIONA_2GWF_RX_LG_TZ_GC_BOOST                       (((REG32(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER))                & 0x00300000 ) >> 20)
#define GET_RG_ORIONA_2GWF_RX_LG_TZ_CAP                            (((REG32(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER))                & 0x01c00000 ) >> 22)
#define GET_RG_ORIONA_2GWF_RX_LG_TZI                               (((REG32(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER))                & 0x0e000000 ) >> 25)
#define GET_RG_ORIONA_2GWF_RX_LG_TZ_IOS                            (((REG32(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER))                & 0x30000000 ) >> 28)
#define GET_RG_ORIONA_2GWF_RX_ULG_LNA_GC                           (((REG32(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER))               & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_2GWF_RX_ULG_LNAHGN_BIAS                      (((REG32(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER))               & 0x0000003c ) >> 2)
#define GET_RG_ORIONA_2GWF_RX_ULG_LNAHGP_BIAS                      (((REG32(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER))               & 0x000003c0 ) >> 6)
#define GET_RG_ORIONA_2GWF_RX_ULG_LNALG_BIAS                       (((REG32(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER))               & 0x00003c00 ) >> 10)
#define GET_RG_ORIONA_2GWF_RX_ULG_GM_BIAS                          (((REG32(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER))               & 0x0003c000 ) >> 14)
#define GET_RG_ORIONA_2GWF_RX_ULG_TZ_GC                            (((REG32(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER))               & 0x000c0000 ) >> 18)
#define GET_RG_ORIONA_2GWF_RX_ULG_TZ_GC_BOOST                      (((REG32(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER))               & 0x00300000 ) >> 20)
#define GET_RG_ORIONA_2GWF_RX_ULG_TZ_CAP                           (((REG32(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER))               & 0x01c00000 ) >> 22)
#define GET_RG_ORIONA_2GWF_RX_ULG_TZI                              (((REG32(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER))               & 0x0e000000 ) >> 25)
#define GET_RG_ORIONA_2GWF_RX_ULG_TZ_IOS                           (((REG32(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER))               & 0x30000000 ) >> 28)
#define GET_RG_ORIONA_2GBT_RX_HG_LNA_GC                            (((REG32(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER))                & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_2GBT_RX_HG_LNAHGN_BIAS                       (((REG32(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER))                & 0x0000003c ) >> 2)
#define GET_RG_ORIONA_2GBT_RX_HG_LNAHGP_BIAS                       (((REG32(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER))                & 0x000003c0 ) >> 6)
#define GET_RG_ORIONA_2GBT_RX_HG_LNALG_BIAS                        (((REG32(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER))                & 0x00003c00 ) >> 10)
#define GET_RG_ORIONA_2GBT_RX_HG_GM_BIAS                           (((REG32(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER))                & 0x0003c000 ) >> 14)
#define GET_RG_ORIONA_2GBT_RX_HG_TZ_GC                             (((REG32(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER))                & 0x000c0000 ) >> 18)
#define GET_RG_ORIONA_2GBT_RX_HG_TZ_GC_BOOST                       (((REG32(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER))                & 0x00300000 ) >> 20)
#define GET_RG_ORIONA_2GBT_RX_HG_TZ_CAP                            (((REG32(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER))                & 0x01c00000 ) >> 22)
#define GET_RG_ORIONA_2GBT_RX_HG_TZI                               (((REG32(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER))                & 0x0e000000 ) >> 25)
#define GET_RG_ORIONA_2GBT_RX_HG_TZ_IOS                            (((REG32(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER))                & 0x30000000 ) >> 28)
#define GET_RG_ORIONA_2GBT_RX_MG_LNA_GC                            (((REG32(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER))                & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_2GBT_RX_MG_LNAHGN_BIAS                       (((REG32(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER))                & 0x0000003c ) >> 2)
#define GET_RG_ORIONA_2GBT_RX_MG_LNAHGP_BIAS                       (((REG32(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER))                & 0x000003c0 ) >> 6)
#define GET_RG_ORIONA_2GBT_RX_MG_LNALG_BIAS                        (((REG32(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER))                & 0x00003c00 ) >> 10)
#define GET_RG_ORIONA_2GBT_RX_MG_GM_BIAS                           (((REG32(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER))                & 0x0003c000 ) >> 14)
#define GET_RG_ORIONA_2GBT_RX_MG_TZ_GC                             (((REG32(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER))                & 0x000c0000 ) >> 18)
#define GET_RG_ORIONA_2GBT_RX_MG_TZ_GC_BOOST                       (((REG32(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER))                & 0x00300000 ) >> 20)
#define GET_RG_ORIONA_2GBT_RX_MG_TZ_CAP                            (((REG32(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER))                & 0x01c00000 ) >> 22)
#define GET_RG_ORIONA_2GBT_RX_MG_TZI                               (((REG32(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER))                & 0x0e000000 ) >> 25)
#define GET_RG_ORIONA_2GBT_RX_MG_TZ_IOS                            (((REG32(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER))                & 0x30000000 ) >> 28)
#define GET_RG_ORIONA_2GBT_RX_LG_LNA_GC                            (((REG32(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER))                & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_2GBT_RX_LG_LNAHGN_BIAS                       (((REG32(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER))                & 0x0000003c ) >> 2)
#define GET_RG_ORIONA_2GBT_RX_LG_LNAHGP_BIAS                       (((REG32(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER))                & 0x000003c0 ) >> 6)
#define GET_RG_ORIONA_2GBT_RX_LG_LNALG_BIAS                        (((REG32(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER))                & 0x00003c00 ) >> 10)
#define GET_RG_ORIONA_2GBT_RX_LG_GM_BIAS                           (((REG32(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER))                & 0x0003c000 ) >> 14)
#define GET_RG_ORIONA_2GBT_RX_LG_TZ_GC                             (((REG32(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER))                & 0x000c0000 ) >> 18)
#define GET_RG_ORIONA_2GBT_RX_LG_TZ_GC_BOOST                       (((REG32(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER))                & 0x00300000 ) >> 20)
#define GET_RG_ORIONA_2GBT_RX_LG_TZ_CAP                            (((REG32(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER))                & 0x01c00000 ) >> 22)
#define GET_RG_ORIONA_2GBT_RX_LG_TZI                               (((REG32(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER))                & 0x0e000000 ) >> 25)
#define GET_RG_ORIONA_2GBT_RX_LG_TZ_IOS                            (((REG32(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER))                & 0x30000000 ) >> 28)
#define GET_RG_ORIONA_2GBT_RX_ULG_LNA_GC                           (((REG32(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER))               & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_2GBT_RX_ULG_LNAHGN_BIAS                      (((REG32(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER))               & 0x0000003c ) >> 2)
#define GET_RG_ORIONA_2GBT_RX_ULG_LNAHGP_BIAS                      (((REG32(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER))               & 0x000003c0 ) >> 6)
#define GET_RG_ORIONA_2GBT_RX_ULG_LNALG_BIAS                       (((REG32(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER))               & 0x00003c00 ) >> 10)
#define GET_RG_ORIONA_2GBT_RX_ULG_GM_BIAS                          (((REG32(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER))               & 0x0003c000 ) >> 14)
#define GET_RG_ORIONA_2GBT_RX_ULG_TZ_GC                            (((REG32(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER))               & 0x000c0000 ) >> 18)
#define GET_RG_ORIONA_2GBT_RX_ULG_TZ_GC_BOOST                      (((REG32(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER))               & 0x00300000 ) >> 20)
#define GET_RG_ORIONA_2GBT_RX_ULG_TZ_CAP                           (((REG32(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER))               & 0x01c00000 ) >> 22)
#define GET_RG_ORIONA_2GBT_RX_ULG_TZI                              (((REG32(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER))               & 0x0e000000 ) >> 25)
#define GET_RG_ORIONA_2GBT_RX_ULG_TZ_IOS                           (((REG32(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER))               & 0x30000000 ) >> 28)
#define GET_RG_ORIONA_WF_2GTX_PGA_CAPSW                            (((REG32(ADR_ORIONA_2GTX_FE_REGISTER))                      & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_BT_2GTX_PGA_CAPSW                            (((REG32(ADR_ORIONA_2GTX_FE_REGISTER))                      & 0x0000000c ) >> 2)
#define GET_RG_ORIONA_2GTX_MOD_GMBIAS                              (((REG32(ADR_ORIONA_2GTX_FE_REGISTER))                      & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_2GTX_LOBIAS                                  (((REG32(ADR_ORIONA_2GTX_FE_REGISTER))                      & 0x00000700 ) >> 8)
#define GET_RG_ORIONA_2GTX_PGABIAS                                 (((REG32(ADR_ORIONA_2GTX_FE_REGISTER))                      & 0x00003800 ) >> 11)
#define GET_RG_ORIONA_2GTX_BTPA_BIAS                               (((REG32(ADR_ORIONA_2GTX_FE_REGISTER))                      & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_2GTX_BTPA_VCAS                               (((REG32(ADR_ORIONA_2GTX_FE_REGISTER))                      & 0x00700000 ) >> 20)
#define GET_RG_ORIONA_2GTX_BTPA_BIAS_2X                            (((REG32(ADR_ORIONA_2GTX_FE_REGISTER))                      & 0x00800000 ) >> 23)
#define GET_RG_ORIONA_2GTX_PACELL                                  (((REG32(ADR_ORIONA_2GTX_PA_REGISTER))                      & 0x00000007 ) >> 0)
#define GET_RG_ORIONA_2GTX_PABIAS                                  (((REG32(ADR_ORIONA_2GTX_PA_REGISTER))                      & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_2GTX_PA1_VCAS                                (((REG32(ADR_ORIONA_2GTX_PA_REGISTER))                      & 0x00000700 ) >> 8)
#define GET_RG_ORIONA_2GTX_PA2_VCAS                                (((REG32(ADR_ORIONA_2GTX_PA_REGISTER))                      & 0x00007000 ) >> 12)
#define GET_RG_ORIONA_2GTX_PA3_VCAS                                (((REG32(ADR_ORIONA_2GTX_PA_REGISTER))                      & 0x00070000 ) >> 16)
#define GET_RG_ORIONA_WF_2GTX_BTPASW                               (((REG32(ADR_ORIONA_2GTX_PA_REGISTER))                      & 0x00100000 ) >> 20)
#define GET_RG_ORIONA_BT_2GTX_BTPASW                               (((REG32(ADR_ORIONA_2GTX_PA_REGISTER))                      & 0x00200000 ) >> 21)
#define GET_RG_ORIONA_2GTX_WFBT_PA_SEL                             (((REG32(ADR_ORIONA_2GTX_PA_REGISTER))                      & 0x01800000 ) >> 23)
#define GET_RG_ORIONA_2GTX_BTPACELL                                (((REG32(ADR_ORIONA_2GTX_PA_REGISTER))                      & 0x1c000000 ) >> 26)
#define GET_RG_ORIONA_2GTX_MOD_GMCELL                              (((REG32(ADR_ORIONA_2GTX_REGISTER))                         & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_2GTX_MOD_PGANUM                              (((REG32(ADR_ORIONA_2GTX_REGISTER))                         & 0x000001f0 ) >> 4)
#define GET_RG_ORIONA_5GRX_RSWDC                                   (((REG32(ADR_ORIONA_5GRX_REGISTER))                         & 0x00000007 ) >> 0)
#define GET_RG_ORIONA_5GRX_LNA_MGRATIO                             (((REG32(ADR_ORIONA_5GRX_REGISTER))                         & 0x00000018 ) >> 3)
#define GET_RG_ORIONA_5GRX_SQDC                                    (((REG32(ADR_ORIONA_5GRX_REGISTER))                         & 0x000000e0 ) >> 5)
#define GET_RG_ORIONA_5GRX_TZ_CMZ_C                                (((REG32(ADR_ORIONA_5GRX_REGISTER))                         & 0x00000300 ) >> 8)
#define GET_RG_ORIONA_5GRX_TZ_CMZ_R                                (((REG32(ADR_ORIONA_5GRX_REGISTER))                         & 0x00000c00 ) >> 10)
#define GET_RG_ORIONA_5GRX_TZ_VCM                                  (((REG32(ADR_ORIONA_5GRX_REGISTER))                         & 0x00007000 ) >> 12)
#define GET_RG_ORIONA_5GRX_TZI                                     (((REG32(ADR_ORIONA_5GRX_REGISTER))                         & 0x00038000 ) >> 15)
#define GET_RG_ORIONA_5GRX_TZ_OUT_TRISTATE                         (((REG32(ADR_ORIONA_5GRX_REGISTER))                         & 0x00040000 ) >> 18)
#define GET_RG_ORIONA_5GTX_DPD_DIV                                 (((REG32(ADR_ORIONA_5GRX_REGISTER))                         & 0x00780000 ) >> 19)
#define GET_RG_ORIONA_5GTX_DPDGM_BIAS                              (((REG32(ADR_ORIONA_5GRX_REGISTER))                         & 0x07800000 ) >> 23)
#define GET_RG_ORIONA_EN_5GRX_IREF                                 (((REG32(ADR_ORIONA_5GRX_REGISTER))                         & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_5GWF_RX_HG_LNA_GC                            (((REG32(ADR_ORIONA_5GWF_RX_FE_HG_REGISTER))                & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_5GWF_RX_HG_LNAHGN_BIAS                       (((REG32(ADR_ORIONA_5GWF_RX_FE_HG_REGISTER))                & 0x0000003c ) >> 2)
#define GET_RG_ORIONA_5GWF_RX_HG_LNAHGP_BIAS                       (((REG32(ADR_ORIONA_5GWF_RX_FE_HG_REGISTER))                & 0x000003c0 ) >> 6)
#define GET_RG_ORIONA_5GWF_RX_HG_LNALG_BIAS                        (((REG32(ADR_ORIONA_5GWF_RX_FE_HG_REGISTER))                & 0x00003c00 ) >> 10)
#define GET_RG_ORIONA_5GWF_RX_HG_GM_BIAS                           (((REG32(ADR_ORIONA_5GWF_RX_FE_HG_REGISTER))                & 0x0003c000 ) >> 14)
#define GET_RG_ORIONA_5GWF_RX_HG_TZ_GC                             (((REG32(ADR_ORIONA_5GWF_RX_FE_HG_REGISTER))                & 0x000c0000 ) >> 18)
#define GET_RG_ORIONA_5GWF_RX_HG_TZ_GC_BOOST                       (((REG32(ADR_ORIONA_5GWF_RX_FE_HG_REGISTER))                & 0x00300000 ) >> 20)
#define GET_RG_ORIONA_5GWF_RX_HG_TZ_CAP                            (((REG32(ADR_ORIONA_5GWF_RX_FE_HG_REGISTER))                & 0x01c00000 ) >> 22)
#define GET_RG_ORIONA_5GWF_RX_HG_TZ_IOS                            (((REG32(ADR_ORIONA_5GWF_RX_FE_HG_REGISTER))                & 0x06000000 ) >> 25)
#define GET_RG_ORIONA_5GWF_RX_MG_LNA_GC                            (((REG32(ADR_ORIONA_5GWF_RX_FE_MG_REGISTER))                & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_5GWF_RX_MG_LNAHGN_BIAS                       (((REG32(ADR_ORIONA_5GWF_RX_FE_MG_REGISTER))                & 0x0000003c ) >> 2)
#define GET_RG_ORIONA_5GWF_RX_MG_LNAHGP_BIAS                       (((REG32(ADR_ORIONA_5GWF_RX_FE_MG_REGISTER))                & 0x000003c0 ) >> 6)
#define GET_RG_ORIONA_5GWF_RX_MG_LNALG_BIAS                        (((REG32(ADR_ORIONA_5GWF_RX_FE_MG_REGISTER))                & 0x00003c00 ) >> 10)
#define GET_RG_ORIONA_5GWF_RX_MG_GM_BIAS                           (((REG32(ADR_ORIONA_5GWF_RX_FE_MG_REGISTER))                & 0x0003c000 ) >> 14)
#define GET_RG_ORIONA_5GWF_RX_MG_TZ_GC                             (((REG32(ADR_ORIONA_5GWF_RX_FE_MG_REGISTER))                & 0x000c0000 ) >> 18)
#define GET_RG_ORIONA_5GWF_RX_MG_TZ_GC_BOOST                       (((REG32(ADR_ORIONA_5GWF_RX_FE_MG_REGISTER))                & 0x00300000 ) >> 20)
#define GET_RG_ORIONA_5GWF_RX_MG_TZ_CAP                            (((REG32(ADR_ORIONA_5GWF_RX_FE_MG_REGISTER))                & 0x01c00000 ) >> 22)
#define GET_RG_ORIONA_5GWF_RX_MG_TZ_IOS                            (((REG32(ADR_ORIONA_5GWF_RX_FE_MG_REGISTER))                & 0x06000000 ) >> 25)
#define GET_RG_ORIONA_5GWF_RX_LG_LNA_GC                            (((REG32(ADR_ORIONA_5GWF_RX_FE_LG_REGISTER))                & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_5GWF_RX_LG_LNAHGN_BIAS                       (((REG32(ADR_ORIONA_5GWF_RX_FE_LG_REGISTER))                & 0x0000003c ) >> 2)
#define GET_RG_ORIONA_5GWF_RX_LG_LNAHGP_BIAS                       (((REG32(ADR_ORIONA_5GWF_RX_FE_LG_REGISTER))                & 0x000003c0 ) >> 6)
#define GET_RG_ORIONA_5GWF_RX_LG_LNALG_BIAS                        (((REG32(ADR_ORIONA_5GWF_RX_FE_LG_REGISTER))                & 0x00003c00 ) >> 10)
#define GET_RG_ORIONA_5GWF_RX_LG_GM_BIAS                           (((REG32(ADR_ORIONA_5GWF_RX_FE_LG_REGISTER))                & 0x0003c000 ) >> 14)
#define GET_RG_ORIONA_5GWF_RX_LG_TZ_GC                             (((REG32(ADR_ORIONA_5GWF_RX_FE_LG_REGISTER))                & 0x000c0000 ) >> 18)
#define GET_RG_ORIONA_5GWF_RX_LG_TZ_GC_BOOST                       (((REG32(ADR_ORIONA_5GWF_RX_FE_LG_REGISTER))                & 0x00300000 ) >> 20)
#define GET_RG_ORIONA_5GWF_RX_LG_TZ_CAP                            (((REG32(ADR_ORIONA_5GWF_RX_FE_LG_REGISTER))                & 0x01c00000 ) >> 22)
#define GET_RG_ORIONA_5GWF_RX_LG_TZ_IOS                            (((REG32(ADR_ORIONA_5GWF_RX_FE_LG_REGISTER))                & 0x06000000 ) >> 25)
#define GET_RG_ORIONA_5GWF_RX_ULG_LNA_GC                           (((REG32(ADR_ORIONA_5GWF_RX_FE_ULG_REGISTER))               & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_5GWF_RX_ULG_LNAHGN_BIAS                      (((REG32(ADR_ORIONA_5GWF_RX_FE_ULG_REGISTER))               & 0x0000003c ) >> 2)
#define GET_RG_ORIONA_5GWF_RX_ULG_LNAHGP_BIAS                      (((REG32(ADR_ORIONA_5GWF_RX_FE_ULG_REGISTER))               & 0x000003c0 ) >> 6)
#define GET_RG_ORIONA_5GWF_RX_ULG_LNALG_BIAS                       (((REG32(ADR_ORIONA_5GWF_RX_FE_ULG_REGISTER))               & 0x00003c00 ) >> 10)
#define GET_RG_ORIONA_5GWF_RX_ULG_GM_BIAS                          (((REG32(ADR_ORIONA_5GWF_RX_FE_ULG_REGISTER))               & 0x0003c000 ) >> 14)
#define GET_RG_ORIONA_5GWF_RX_ULG_TZ_GC                            (((REG32(ADR_ORIONA_5GWF_RX_FE_ULG_REGISTER))               & 0x000c0000 ) >> 18)
#define GET_RG_ORIONA_5GWF_RX_ULG_TZ_GC_BOOST                      (((REG32(ADR_ORIONA_5GWF_RX_FE_ULG_REGISTER))               & 0x00300000 ) >> 20)
#define GET_RG_ORIONA_5GWF_RX_ULG_TZ_CAP                           (((REG32(ADR_ORIONA_5GWF_RX_FE_ULG_REGISTER))               & 0x01c00000 ) >> 22)
#define GET_RG_ORIONA_5GWF_RX_ULG_TZ_IOS                           (((REG32(ADR_ORIONA_5GWF_RX_FE_ULG_REGISTER))               & 0x06000000 ) >> 25)
#define GET_RG_ORIONA_5GRX_SCA_MANUAL                              (((REG32(ADR_ORIONA_5GRX_LNA_SCA_MANUAL_CONTROL))           & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_5GRX_SCA_MA                                  (((REG32(ADR_ORIONA_5GRX_LNA_SCA_MANUAL_CONTROL))           & 0x0000000e ) >> 1)
#define GET_RG_ORIONA_5GRX_SCA_LOAD                                (((REG32(ADR_ORIONA_5GRX_LNA_SCA_MANUAL_CONTROL))           & 0x00000070 ) >> 4)
#define GET_RG_ORIONA_5GRX_SCAMA_STEP0                             (((REG32(ADR_ORIONA_5GRX_LNA_INPUT_SCA_CONTROL))            & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_5GRX_SCAMA_STEP1                             (((REG32(ADR_ORIONA_5GRX_LNA_INPUT_SCA_CONTROL))            & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_5GRX_SCAMA_STEP2                             (((REG32(ADR_ORIONA_5GRX_LNA_INPUT_SCA_CONTROL))            & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_5GRX_SCAMA_STEP3                             (((REG32(ADR_ORIONA_5GRX_LNA_INPUT_SCA_CONTROL))            & 0x0000f000 ) >> 12)
#define GET_RG_ORIONA_5GRX_SCAMA_STEP4                             (((REG32(ADR_ORIONA_5GRX_LNA_INPUT_SCA_CONTROL))            & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_5GRX_SCAMA_STEP5                             (((REG32(ADR_ORIONA_5GRX_LNA_INPUT_SCA_CONTROL))            & 0x00f00000 ) >> 20)
#define GET_RG_ORIONA_5GRX_SCAMA_STEP6                             (((REG32(ADR_ORIONA_5GRX_LNA_INPUT_SCA_CONTROL))            & 0x0f000000 ) >> 24)
#define GET_RG_ORIONA_5GRX_SCALOAD_STEP0                           (((REG32(ADR_ORIONA_5GRX_LNA_LOAD_SCA_CONTROL))             & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_5GRX_SCALOAD_STEP1                           (((REG32(ADR_ORIONA_5GRX_LNA_LOAD_SCA_CONTROL))             & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_5GRX_SCALOAD_STEP2                           (((REG32(ADR_ORIONA_5GRX_LNA_LOAD_SCA_CONTROL))             & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_5GRX_SCALOAD_STEP3                           (((REG32(ADR_ORIONA_5GRX_LNA_LOAD_SCA_CONTROL))             & 0x0000f000 ) >> 12)
#define GET_RG_ORIONA_5GRX_SCALOAD_STEP4                           (((REG32(ADR_ORIONA_5GRX_LNA_LOAD_SCA_CONTROL))             & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_5GRX_SCALOAD_STEP5                           (((REG32(ADR_ORIONA_5GRX_LNA_LOAD_SCA_CONTROL))             & 0x00f00000 ) >> 20)
#define GET_RG_ORIONA_5GRX_SCALOAD_STEP6                           (((REG32(ADR_ORIONA_5GRX_LNA_LOAD_SCA_CONTROL))             & 0x0f000000 ) >> 24)
#define GET_RG_ORIONA_2GRX_LNA_TRI_SEL                             (((REG32(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG))               & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_2GRX_LNA_SETTLE                              (((REG32(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG))               & 0x0000000c ) >> 2)
#define GET_RG_ORIONA_5GRX_LNA_TRI_SEL                             (((REG32(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG))               & 0x00000030 ) >> 4)
#define GET_RG_ORIONA_5GRX_LNA_SETTLE                              (((REG32(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG))               & 0x000000c0 ) >> 6)
#define GET_RG_ORIONA_2GRX_LNA_FS_MAN                              (((REG32(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG))               & 0x00000100 ) >> 8)
#define GET_RG_ORIONA_EN_2GRX_LNA_FS                               (((REG32(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG))               & 0x00000200 ) >> 9)
#define GET_RG_ORIONA_5GRX_LNA_FS_MAN                              (((REG32(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG))               & 0x00000400 ) >> 10)
#define GET_RG_ORIONA_EN_5GRX_LNA_FS                               (((REG32(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG))               & 0x00000800 ) >> 11)
#define GET_RG_ORIONA_RSSI_AVG_CONTD_MODE_MAN                      (((REG32(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG))               & 0x00200000 ) >> 21)
#define GET_RG_ORIONA_RSSI_AVG_CONTD_TRIGGER                       (((REG32(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG))               & 0x00400000 ) >> 22)
#define GET_RG_ORIONA_WF_RXRSSI_AVGDELAY                           (((REG32(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG))               & 0x01800000 ) >> 23)
#define GET_RG_ORIONA_WF_RX_RSSI_AVGPOINT                          (((REG32(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG))               & 0x06000000 ) >> 25)
#define GET_RG_ORIONA_BT_RX_RSSI_AVGDELAY                          (((REG32(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG))               & 0x18000000 ) >> 27)
#define GET_RG_ORIONA_BT_RX_RSSI_AVGPOINT                          (((REG32(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG))               & 0x60000000 ) >> 29)
#define GET_RG_ORIONA_5GTX_PAPGA_MANUAL                            (((REG32(ADR_ORIONA_5GTX_FE_REGISTER))                      & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_5GTX_PGA_CAPSW                               (((REG32(ADR_ORIONA_5GTX_FE_REGISTER))                      & 0x0000000e ) >> 1)
#define GET_RG_ORIONA_5GTX_PACELL                                  (((REG32(ADR_ORIONA_5GTX_FE_REGISTER))                      & 0x000000e0 ) >> 5)
#define GET_RG_ORIONA_5GTX_PABIAS_CTRL                             (((REG32(ADR_ORIONA_5GTX_FE_REGISTER))                      & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_5GTX_PAFB                                    (((REG32(ADR_ORIONA_5GTX_FE_REGISTER))                      & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_5GTX_PA1_VCAS                                (((REG32(ADR_ORIONA_5GTX_FE_REGISTER))                      & 0x0000e000 ) >> 13)
#define GET_RG_ORIONA_5GTX_PA2_VCAS                                (((REG32(ADR_ORIONA_5GTX_FE_REGISTER))                      & 0x00070000 ) >> 16)
#define GET_RG_ORIONA_5GTX_PA3_VCAS                                (((REG32(ADR_ORIONA_5GTX_FE_REGISTER))                      & 0x00700000 ) >> 20)
#define GET_RG_ORIONA_5GTX_MOD_GMCELL                              (((REG32(ADR_ORIONA_5GTX_REGISTER))                         & 0x0000001f ) >> 0)
#define GET_RG_ORIONA_5GTX_MOD_PGANUM                              (((REG32(ADR_ORIONA_5GTX_REGISTER))                         & 0x000001e0 ) >> 5)
#define GET_RG_ORIONA_5GTX_MOD_GMBIAS                              (((REG32(ADR_ORIONA_5GTX_REGISTER))                         & 0x00001e00 ) >> 9)
#define GET_RG_ORIONA_5GTX_PGABIAS                                 (((REG32(ADR_ORIONA_5GTX_REGISTER))                         & 0x0e000000 ) >> 25)
#define GET_RG_ORIONA_5GTX_LOBIAS                                  (((REG32(ADR_ORIONA_5GTX_REGISTER))                         & 0x30000000 ) >> 28)
#define GET_RG_ORIONA_5GTX_IBIAS_PTAT                              (((REG32(ADR_ORIONA_5GTX_REGISTER))                         & 0xc0000000 ) >> 30)
#define GET_RG_ORIONA_5GTX_PGA_CAPSW_F0                            (((REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1))               & 0x00000007 ) >> 0)
#define GET_RG_ORIONA_5GTX_PABIAS_CTRL_F0                          (((REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1))               & 0x00000078 ) >> 3)
#define GET_RG_ORIONA_5GTX_PA1_VCAS_F0                             (((REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1))               & 0x00000380 ) >> 7)
#define GET_RG_ORIONA_5GTX_PA2_VCAS_F0                             (((REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1))               & 0x00001c00 ) >> 10)
#define GET_RG_ORIONA_5GTX_PA3_VCAS_F0                             (((REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1))               & 0x0000e000 ) >> 13)
#define GET_RG_ORIONA_5GTX_PGA_CAPSW_F1                            (((REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1))               & 0x00070000 ) >> 16)
#define GET_RG_ORIONA_5GTX_PABIAS_CTRL_F1                          (((REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1))               & 0x00780000 ) >> 19)
#define GET_RG_ORIONA_5GTX_PA1_VCAS_F1                             (((REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1))               & 0x03800000 ) >> 23)
#define GET_RG_ORIONA_5GTX_PA2_VCAS_F1                             (((REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1))               & 0x1c000000 ) >> 26)
#define GET_RG_ORIONA_5GTX_PA3_VCAS_F1                             (((REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1))               & 0xe0000000 ) >> 29)
#define GET_RG_ORIONA_5GTX_PGA_CAPSW_F2                            (((REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2))               & 0x00000007 ) >> 0)
#define GET_RG_ORIONA_5GTX_PABIAS_CTRL_F2                          (((REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2))               & 0x00000078 ) >> 3)
#define GET_RG_ORIONA_5GTX_PA1_VCAS_F2                             (((REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2))               & 0x00000380 ) >> 7)
#define GET_RG_ORIONA_5GTX_PA2_VCAS_F2                             (((REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2))               & 0x00001c00 ) >> 10)
#define GET_RG_ORIONA_5GTX_PA3_VCAS_F2                             (((REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2))               & 0x0000e000 ) >> 13)
#define GET_RG_ORIONA_5GTX_PGA_CAPSW_F3                            (((REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2))               & 0x00070000 ) >> 16)
#define GET_RG_ORIONA_5GTX_PABIAS_CTRL_F3                          (((REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2))               & 0x00780000 ) >> 19)
#define GET_RG_ORIONA_5GTX_PA1_VCAS_F3                             (((REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2))               & 0x03800000 ) >> 23)
#define GET_RG_ORIONA_5GTX_PA2_VCAS_F3                             (((REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2))               & 0x1c000000 ) >> 26)
#define GET_RG_ORIONA_5GTX_PA3_VCAS_F3                             (((REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2))               & 0xe0000000 ) >> 29)
#define GET_RG_ORIONA_5GTX_PAFB_F0                                 (((REG32(ADR_ORIONA_5GTX_PAFB_CONTROL))                     & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_5GTX_PAFB_F1                                 (((REG32(ADR_ORIONA_5GTX_PAFB_CONTROL))                     & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_5GTX_PAFB_F2                                 (((REG32(ADR_ORIONA_5GTX_PAFB_CONTROL))                     & 0x00000004 ) >> 2)
#define GET_RG_ORIONA_5GTX_PAFB_F3                                 (((REG32(ADR_ORIONA_5GTX_PAFB_CONTROL))                     & 0x00000008 ) >> 3)
#define GET_RG_ORIONA_SX_LDO_CP_LEVEL                              (((REG32(ADR_ORIONA_SX_LDO_LEVEL_REGISTER))                 & 0x00000007 ) >> 0)
#define GET_RG_ORIONA_EN_SX_LDO_CP_BYP                             (((REG32(ADR_ORIONA_SX_LDO_LEVEL_REGISTER))                 & 0x00000008 ) >> 3)
#define GET_RG_ORIONA_SX_LDO_DIV_LEVEL                             (((REG32(ADR_ORIONA_SX_LDO_LEVEL_REGISTER))                 & 0x00000070 ) >> 4)
#define GET_RG_ORIONA_EN_SX_LDO_DIV_BYP                            (((REG32(ADR_ORIONA_SX_LDO_LEVEL_REGISTER))                 & 0x00000080 ) >> 7)
#define GET_RG_ORIONA_SX_LDO_LO_LEVEL                              (((REG32(ADR_ORIONA_SX_LDO_LEVEL_REGISTER))                 & 0x00000e00 ) >> 9)
#define GET_RG_ORIONA_EN_SX_LDO_LO_BYP                             (((REG32(ADR_ORIONA_SX_LDO_LEVEL_REGISTER))                 & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_SX_LDO_VO8G_LEVEL                            (((REG32(ADR_ORIONA_SX_LDO_LEVEL_REGISTER))                 & 0x0001c000 ) >> 14)
#define GET_RG_ORIONA_SX_LDO_BF8G_LEVEL                            (((REG32(ADR_ORIONA_SX_LDO_LEVEL_REGISTER))                 & 0x001c0000 ) >> 18)
#define GET_RG_ORIONA_EN_SX_LDO_BF8G_BYP                           (((REG32(ADR_ORIONA_SX_LDO_LEVEL_REGISTER))                 & 0x00200000 ) >> 21)
#define GET_RG_ORIONA_SX_LDO_VO5G_LEVEL                            (((REG32(ADR_ORIONA_SX_LDO_LEVEL_REGISTER))                 & 0x03800000 ) >> 23)
#define GET_RG_ORIONA_SX_LDO_BF5G_LEVEL                            (((REG32(ADR_ORIONA_SX_LDO_LEVEL_REGISTER))                 & 0x38000000 ) >> 27)
#define GET_RG_ORIONA_EN_SX_LDO_BF5G_BYP                           (((REG32(ADR_ORIONA_SX_LDO_LEVEL_REGISTER))                 & 0x40000000 ) >> 30)
#define GET_RG_ORIONA_EN_SX_MAN                                    (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_EN_SX                                        (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_SX_WF_LOOP_SEL                               (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x00000008 ) >> 3)
#define GET_RG_ORIONA_SX_BT_LOOP_SEL                               (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x00000010 ) >> 4)
#define GET_RG_ORIONA_SX_LOOP_SEL_MAN                              (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x00000020 ) >> 5)
#define GET_RG_ORIONA_SX_LOOP_SEL                                  (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x00000040 ) >> 6)
#define GET_RG_ORIONA_SXLPA_SBCAL_DIS                              (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x00000080 ) >> 7)
#define GET_RG_ORIONA_SXLPA_SBCAL_2ND_DIS                          (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x00000100 ) >> 8)
#define GET_RG_ORIONA_SXLPA_SBCAL_AW                               (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x00000200 ) >> 9)
#define GET_RG_ORIONA_SXLPA_VOAAC_DIS                              (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x00000400 ) >> 10)
#define GET_RG_ORIONA_SXLPA_MIXAAC_DIS                             (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x00000800 ) >> 11)
#define GET_RG_ORIONA_SXLPA_REPAAC_DIS                             (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_SX_TTL_DIS                                   (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x00002000 ) >> 13)
#define GET_RG_ORIONA_SXLPB_SBCAL_DIS                              (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x00008000 ) >> 15)
#define GET_RG_ORIONA_SXLPB_SBCAL_2ND_DIS                          (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x00010000 ) >> 16)
#define GET_RG_ORIONA_SXLPB_SBCAL_AW                               (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x00020000 ) >> 17)
#define GET_RG_ORIONA_SXLPB_VOAAC_DIS                              (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x00040000 ) >> 18)
#define GET_RG_ORIONA_SX_CAL_INIT                                  (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x00700000 ) >> 20)
#define GET_RG_ORIONA_EN_SX_LDO_MAN                                (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x01000000 ) >> 24)
#define GET_RG_ORIONA_EN_SX_LDO_CP                                 (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x02000000 ) >> 25)
#define GET_RG_ORIONA_EN_SX_LDO_DIV                                (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_EN_SX_LDO_VO8G                               (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_EN_SX_LDO_BF8G                               (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x10000000 ) >> 28)
#define GET_RG_ORIONA_EN_SX_LDO_LO                                 (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x20000000 ) >> 29)
#define GET_RG_ORIONA_EN_SX_LDO_VO5G                               (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x40000000 ) >> 30)
#define GET_RG_ORIONA_EN_SX_LDO_BF5G                               (((REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   & 0x80000000 ) >> 31)
#define GET_RG_ORIONA_SX_PFD_RST_MAN                               (((REG32(ADR_ORIONA_SX_EN2))                                & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_SX_PFD_RST                                   (((REG32(ADR_ORIONA_SX_EN2))                                & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_EN_SX_CP_MAN                                 (((REG32(ADR_ORIONA_SX_EN2))                                & 0x00000004 ) >> 2)
#define GET_RG_ORIONA_EN_SX_CP                                     (((REG32(ADR_ORIONA_SX_EN2))                                & 0x00000008 ) >> 3)
#define GET_RG_ORIONA_EN_SX_LPF_UOP_MAN                            (((REG32(ADR_ORIONA_SX_EN2))                                & 0x00000010 ) >> 4)
#define GET_RG_ORIONA_EN_SX_LPF_UOP                                (((REG32(ADR_ORIONA_SX_EN2))                                & 0x00000020 ) >> 5)
#define GET_RG_ORIONA_EN_SX_TTL_ANA_MAN                            (((REG32(ADR_ORIONA_SX_EN2))                                & 0x00000040 ) >> 6)
#define GET_RG_ORIONA_EN_SX_TTL_ANA                                (((REG32(ADR_ORIONA_SX_EN2))                                & 0x00000080 ) >> 7)
#define GET_RG_ORIONA_EN_SXLPA_VCO_MAN                             (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_EN_SXLPA_VCO                                 (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_EN_SXLPA_DIV_MAN                             (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00000004 ) >> 2)
#define GET_RG_ORIONA_EN_SXLPA_DIV                                 (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00000008 ) >> 3)
#define GET_RG_ORIONA_EN_SX_HSDIV_MAN                              (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00000010 ) >> 4)
#define GET_RG_ORIONA_EN_SX_HSDIV                                  (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00000020 ) >> 5)
#define GET_RG_ORIONA_EN_SX_HSDIV_OBF_SX_MAN                       (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00000040 ) >> 6)
#define GET_RG_ORIONA_EN_SX_HSDIV_OBF_SX                           (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00000080 ) >> 7)
#define GET_RG_ORIONA_EN_SX_HSDIV_OBF_MX_MAN                       (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00000100 ) >> 8)
#define GET_RG_ORIONA_EN_SX_HSDIV_OBF_MX                           (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00000200 ) >> 9)
#define GET_RG_ORIONA_EN_SXMIX_INBF_MAN                            (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00000400 ) >> 10)
#define GET_RG_ORIONA_EN_SXMIX_INBF                                (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00000800 ) >> 11)
#define GET_RG_ORIONA_EN_SX_MIX_MAN                                (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_EN_SX_MIX                                    (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00002000 ) >> 13)
#define GET_RG_ORIONA_EN_SX_REP_MAN                                (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00004000 ) >> 14)
#define GET_RG_ORIONA_EN_SX_REP                                    (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00008000 ) >> 15)
#define GET_RG_ORIONA_EN_SXLPB_VCO_MAN                             (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00020000 ) >> 17)
#define GET_RG_ORIONA_EN_SXLPB_VCO                                 (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00040000 ) >> 18)
#define GET_RG_ORIONA_EN_SXLPB_DIV_MAN                             (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00080000 ) >> 19)
#define GET_RG_ORIONA_EN_SXLPB_DIV                                 (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00100000 ) >> 20)
#define GET_RG_ORIONA_EN_SXLPB_SXBF_MAN                            (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00200000 ) >> 21)
#define GET_RG_ORIONA_EN_SXLPB_SXBF                                (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00400000 ) >> 22)
#define GET_RG_ORIONA_EN_SXLPB_TXBF_MAN                            (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x00800000 ) >> 23)
#define GET_RG_ORIONA_EN_SXLPB_TXBF                                (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x01000000 ) >> 24)
#define GET_RG_ORIONA_EN_SXLPB_RXBF_MAN                            (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x02000000 ) >> 25)
#define GET_RG_ORIONA_EN_SXLPB_RXBF                                (((REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_EN_SX_LDO_VO8G_PSW                           (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_EN_SX_LDO_VO8G_VDD33                         (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_SX_LDO_VO8G_RCF                              (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x0000000c ) >> 2)
#define GET_RG_ORIONA_EN_SX_LDO_VO5G_PSW                           (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x00000010 ) >> 4)
#define GET_RG_ORIONA_EN_SX_LDO_VO5G_VDD33                         (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x00000020 ) >> 5)
#define GET_RG_ORIONA_SX_LDO_VO5G_RCF                              (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x000000c0 ) >> 6)
#define GET_RG_ORIONA_SX_LDO_CP_FC_MAN                             (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x00000100 ) >> 8)
#define GET_RG_ORIONA_SX_LDO_CP_FC                                 (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x00000200 ) >> 9)
#define GET_RG_ORIONA_SX_LDO_DIV_FC_MAN                            (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x00000400 ) >> 10)
#define GET_RG_ORIONA_SX_LDO_DIV_FC                                (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x00000800 ) >> 11)
#define GET_RG_ORIONA_SX_LDO_VO8G_FC_MAN                           (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_SX_LDO_VO8G_FC                               (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x00002000 ) >> 13)
#define GET_RG_ORIONA_SX_LDO_BF8G_FC_MAN                           (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x00004000 ) >> 14)
#define GET_RG_ORIONA_SX_LDO_BF8G_FC                               (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x00008000 ) >> 15)
#define GET_RG_ORIONA_SX_LDO_LO_FC_MAN                             (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x00010000 ) >> 16)
#define GET_RG_ORIONA_SX_LDO_LO_FC                                 (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x00020000 ) >> 17)
#define GET_RG_ORIONA_SX_LDO_VO5G_FC_MAN                           (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x00040000 ) >> 18)
#define GET_RG_ORIONA_SX_LDO_VO5G_FC                               (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x00080000 ) >> 19)
#define GET_RG_ORIONA_SX_LDO_BF5G_FC_MAN                           (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x00100000 ) >> 20)
#define GET_RG_ORIONA_SX_LDO_BF5G_FC                               (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x00200000 ) >> 21)
#define GET_RG_ORIONA_SX_LDO_FCOFFT                                (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x01c00000 ) >> 22)
#define GET_RG_ORIONA_EN_SX_LDO_CP_IQUP                            (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x02000000 ) >> 25)
#define GET_RG_ORIONA_EN_SX_LDO_DIV_IQUP                           (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_EN_SX_LDO_LO_IQUP                            (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_EN_SX_LDO_VO8G_IQUP                          (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x10000000 ) >> 28)
#define GET_RG_ORIONA_EN_SX_LDO_BF8G_IQUP                          (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x20000000 ) >> 29)
#define GET_RG_ORIONA_EN_SX_LDO_VO5G_IQUP                          (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x40000000 ) >> 30)
#define GET_RG_ORIONA_EN_SX_LDO_BF5G_IQUP                          (((REG32(ADR_ORIONA_SX_LDO_CONTROL))                        & 0x80000000 ) >> 31)
#define GET_RG_ORIONA_SXLPA_RFCTRL_F                               (((REG32(ADR_ORIONA_SX_LOOPA_FRACTIONAL_AND_INTEGER_8BITS)) & 0x00ffffff ) >> 0)
#define GET_RG_ORIONA_SXLPA_RFCTRL_CH_7_0                          (((REG32(ADR_ORIONA_SX_LOOPA_FRACTIONAL_AND_INTEGER_8BITS)) & 0xff000000 ) >> 24)
#define GET_RG_ORIONA_SXLPB_RFCTRL_F                               (((REG32(ADR_ORIONA_SX_LOOPB_FRACTIONAL_AND_INTEGER_8BITS)) & 0x00ffffff ) >> 0)
#define GET_RG_ORIONA_SXLPB_RFCTRL_CH_7_0                          (((REG32(ADR_ORIONA_SX_LOOPB_FRACTIONAL_AND_INTEGER_8BITS)) & 0xff000000 ) >> 24)
#define GET_RG_ORIONA_SX_RFCH_MAP_EN                               (((REG32(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP))         & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_SX_XTAL_FREQ                                 (((REG32(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP))         & 0x0000003c ) >> 2)
#define GET_RG_ORIONA_SX_FREF_DOUB_MAN                             (((REG32(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP))         & 0x00000080 ) >> 7)
#define GET_RG_ORIONA_SX_FREF_DOUB                                 (((REG32(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP))         & 0x00000100 ) >> 8)
#define GET_RG_ORIONA_SX_FREF_4TIMES_MAN                           (((REG32(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP))         & 0x00000200 ) >> 9)
#define GET_RG_ORIONA_SX_FREF_4TIMES                               (((REG32(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP))         & 0x00000400 ) >> 10)
#define GET_RG_ORIONA_SX_BTRX_SIDE                                 (((REG32(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP))         & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_SX_BT_FIF_OST                                (((REG32(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP))         & 0x0007c000 ) >> 14)
#define GET_RG_ORIONA_SX_BT_FIF_OST_POL                            (((REG32(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP))         & 0x00080000 ) >> 19)
#define GET_RG_ORIONA_SX_LE2M_FIF_OST                              (((REG32(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP))         & 0x07c00000 ) >> 22)
#define GET_RG_ORIONA_SX_LE2M_FIF_OST_POL                          (((REG32(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP))         & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_BT_SX_CHANNEL                                (((REG32(ADR_ORIONA_SX_BT_LE_CHANNEL_MAPPING))              & 0x000000ff ) >> 0)
#define GET_RG_ORIONA_LE_SX_CHANNEL                                (((REG32(ADR_ORIONA_SX_BT_LE_CHANNEL_MAPPING))              & 0x00ff0000 ) >> 16)
#define GET_RG_ORIONA_SXLPA_RFCTRL_CH_10_8                         (((REG32(ADR_ORIONA_SX_BT_LE_CHANNEL_MAPPING))              & 0x0e000000 ) >> 25)
#define GET_RG_ORIONA_SXLPB_RFCTRL_CH_10_8                         (((REG32(ADR_ORIONA_SX_BT_LE_CHANNEL_MAPPING))              & 0xe0000000 ) >> 29)
#define GET_RG_ORIONA_2GWF_SX_CHANNEL                              (((REG32(ADR_ORIONA_SX_2GWF_5GWF_CHANNEL_MAPPING))          & 0x000000ff ) >> 0)
#define GET_RG_ORIONA_5GWF_SX_CHANNEL                              (((REG32(ADR_ORIONA_SX_2GWF_5GWF_CHANNEL_MAPPING))          & 0x00ff0000 ) >> 16)
#define GET_RG_ORIONA_2GWF_SX_CP_ISEL                              (((REG32(ADR_ORIONA_SX_CHP_KP))                             & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_2GWF_SX_CP_KPDOUB                            (((REG32(ADR_ORIONA_SX_CHP_KP))                             & 0x00000020 ) >> 5)
#define GET_RG_ORIONA_2GWF_SX_CP_MIRROR_RATIO                      (((REG32(ADR_ORIONA_SX_CHP_KP))                             & 0x00000040 ) >> 6)
#define GET_RG_ORIONA_2GWF_SX_CP_OPA_ISEL                          (((REG32(ADR_ORIONA_SX_CHP_KP))                             & 0x00000180 ) >> 7)
#define GET_RG_ORIONA_2GBT_SX_CP_ISEL                              (((REG32(ADR_ORIONA_SX_CHP_KP))                             & 0x00003c00 ) >> 10)
#define GET_RG_ORIONA_2GBT_SX_CP_KPDOUB                            (((REG32(ADR_ORIONA_SX_CHP_KP))                             & 0x00008000 ) >> 15)
#define GET_RG_ORIONA_2GBT_SX_CP_MIRROR_RATIO                      (((REG32(ADR_ORIONA_SX_CHP_KP))                             & 0x00010000 ) >> 16)
#define GET_RG_ORIONA_2GBT_SX_CP_OPA_ISEL                          (((REG32(ADR_ORIONA_SX_CHP_KP))                             & 0x00060000 ) >> 17)
#define GET_RG_ORIONA_5GWF_SX_CP_ISEL                              (((REG32(ADR_ORIONA_SX_CHP_KP))                             & 0x00f00000 ) >> 20)
#define GET_RG_ORIONA_5GWF_SX_CP_KPDOUB                            (((REG32(ADR_ORIONA_SX_CHP_KP))                             & 0x02000000 ) >> 25)
#define GET_RG_ORIONA_5GWF_SX_CP_MIRROR_RATIO                      (((REG32(ADR_ORIONA_SX_CHP_KP))                             & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_5GWF_SX_CP_OPA_ISEL                          (((REG32(ADR_ORIONA_SX_CHP_KP))                             & 0x18000000 ) >> 27)
#define GET_RG_ORIONA_SX_CP_ISEL50U                                (((REG32(ADR_ORIONA_SX_CHP_KP))                             & 0x40000000 ) >> 30)
#define GET_RG_ORIONA_SX_CP_IOST_POL                               (((REG32(ADR_ORIONA_SX_PFD_CHP))                            & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_2GWF_SX_CP_IOST                              (((REG32(ADR_ORIONA_SX_PFD_CHP))                            & 0x0000000e ) >> 1)
#define GET_RG_ORIONA_2GBT_SX_CP_IOST                              (((REG32(ADR_ORIONA_SX_PFD_CHP))                            & 0x000000e0 ) >> 5)
#define GET_RG_ORIONA_5GWF_SX_CP_IOST                              (((REG32(ADR_ORIONA_SX_PFD_CHP))                            & 0x00000e00 ) >> 9)
#define GET_RG_ORIONA_SX_CP_IBF_VDD                                (((REG32(ADR_ORIONA_SX_PFD_CHP))                            & 0x00006000 ) >> 13)
#define GET_RG_ORIONA_SX_PFD_VDD                                   (((REG32(ADR_ORIONA_SX_PFD_CHP))                            & 0x000c0000 ) >> 18)
#define GET_RG_ORIONA_SX_PFD_DIV_EDGE                              (((REG32(ADR_ORIONA_SX_PFD_CHP))                            & 0x00100000 ) >> 20)
#define GET_RG_ORIONA_SX_PFD_REF_EDGE                              (((REG32(ADR_ORIONA_SX_PFD_CHP))                            & 0x00200000 ) >> 21)
#define GET_RG_ORIONA_SX_PFD_SEL                                   (((REG32(ADR_ORIONA_SX_PFD_CHP))                            & 0x00800000 ) >> 23)
#define GET_RG_ORIONA_SX_PFD_SET                                   (((REG32(ADR_ORIONA_SX_PFD_CHP))                            & 0x01000000 ) >> 24)
#define GET_RG_ORIONA_SX_PFD_SET1                                  (((REG32(ADR_ORIONA_SX_PFD_CHP))                            & 0x02000000 ) >> 25)
#define GET_RG_ORIONA_SX_PFD_SET2                                  (((REG32(ADR_ORIONA_SX_PFD_CHP))                            & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_SX_PFD_TRUP                                  (((REG32(ADR_ORIONA_SX_PFD_CHP))                            & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_SX_PFD_TRDN                                  (((REG32(ADR_ORIONA_SX_PFD_CHP))                            & 0x10000000 ) >> 28)
#define GET_RG_ORIONA_SX_PFD_TLSEL                                 (((REG32(ADR_ORIONA_SX_PFD_CHP))                            & 0x20000000 ) >> 29)
#define GET_RG_ORIONA_2GWF_SX_LPF_C1                               (((REG32(ADR_ORIONA_SX_LPF_BT_2GWF))                        & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_2GWF_SX_LPF_C2                               (((REG32(ADR_ORIONA_SX_LPF_BT_2GWF))                        & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_2GWF_SX_LPF_C3                               (((REG32(ADR_ORIONA_SX_LPF_BT_2GWF))                        & 0x00000100 ) >> 8)
#define GET_RG_ORIONA_2GWF_SX_LPF_R2                               (((REG32(ADR_ORIONA_SX_LPF_BT_2GWF))                        & 0x00001e00 ) >> 9)
#define GET_RG_ORIONA_2GWF_SX_LPF_R3                               (((REG32(ADR_ORIONA_SX_LPF_BT_2GWF))                        & 0x0000e000 ) >> 13)
#define GET_RG_ORIONA_2GBT_SX_LPF_C1                               (((REG32(ADR_ORIONA_SX_LPF_BT_2GWF))                        & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_2GBT_SX_LPF_C2                               (((REG32(ADR_ORIONA_SX_LPF_BT_2GWF))                        & 0x00f00000 ) >> 20)
#define GET_RG_ORIONA_2GBT_SX_LPF_C3                               (((REG32(ADR_ORIONA_SX_LPF_BT_2GWF))                        & 0x01000000 ) >> 24)
#define GET_RG_ORIONA_2GBT_SX_LPF_R2                               (((REG32(ADR_ORIONA_SX_LPF_BT_2GWF))                        & 0x1e000000 ) >> 25)
#define GET_RG_ORIONA_2GBT_SX_LPF_R3                               (((REG32(ADR_ORIONA_SX_LPF_BT_2GWF))                        & 0xe0000000 ) >> 29)
#define GET_RG_ORIONA_5GWF_SX_LPF_C1                               (((REG32(ADR_ORIONA_SX_LPF_5GWF))                           & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_5GWF_SX_LPF_C2                               (((REG32(ADR_ORIONA_SX_LPF_5GWF))                           & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_5GWF_SX_LPF_C3                               (((REG32(ADR_ORIONA_SX_LPF_5GWF))                           & 0x00000100 ) >> 8)
#define GET_RG_ORIONA_5GWF_SX_LPF_R2                               (((REG32(ADR_ORIONA_SX_LPF_5GWF))                           & 0x00001e00 ) >> 9)
#define GET_RG_ORIONA_5GWF_SX_LPF_R3                               (((REG32(ADR_ORIONA_SX_LPF_5GWF))                           & 0x0000e000 ) >> 13)
#define GET_RG_ORIONA_SX_LPF_VTUNE_TEST                            (((REG32(ADR_ORIONA_SX_LPF_5GWF))                           & 0x80000000 ) >> 31)
#define GET_RG_ORIONA_SX_TTL_INIT                                  (((REG32(ADR_ORIONA_SX_TTL))                                & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_SX_TTL_FPT                                   (((REG32(ADR_ORIONA_SX_TTL))                                & 0x0000000c ) >> 2)
#define GET_RG_ORIONA_SX_TTL_CPT                                   (((REG32(ADR_ORIONA_SX_TTL))                                & 0x00000030 ) >> 4)
#define GET_RG_ORIONA_SX_TTL_ACCUM                                 (((REG32(ADR_ORIONA_SX_TTL))                                & 0x000000c0 ) >> 6)
#define GET_RG_ORIONA_SXLPA_TTL_SUB                                (((REG32(ADR_ORIONA_SX_TTL))                                & 0x00000300 ) >> 8)
#define GET_RG_ORIONA_SXLPB_TTL_SUB                                (((REG32(ADR_ORIONA_SX_TTL))                                & 0x00000c00 ) >> 10)
#define GET_RG_ORIONA_SX_TTL_SUB_INV                               (((REG32(ADR_ORIONA_SX_TTL))                                & 0x01000000 ) >> 24)
#define GET_RG_ORIONA_SX_TTL_VH                                    (((REG32(ADR_ORIONA_SX_TTL))                                & 0x06000000 ) >> 25)
#define GET_RG_ORIONA_SX_TTL_VL                                    (((REG32(ADR_ORIONA_SX_TTL))                                & 0x18000000 ) >> 27)
#define GET_RG_ORIONA_SXLPA_VCO_ISEL_MAN                           (((REG32(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL))               & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_2GWF_SXLPA_VCO_ISEL                          (((REG32(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL))               & 0x0000001e ) >> 1)
#define GET_RG_ORIONA_2GBT_SXLPA_VCO_ISEL                          (((REG32(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL))               & 0x000003c0 ) >> 6)
#define GET_RG_ORIONA_5GWF_SXLPA_VCO_ISEL                          (((REG32(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL))               & 0x00007800 ) >> 11)
#define GET_RG_ORIONA_SXLPA_VCO_VCCBSEL                            (((REG32(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL))               & 0x00380000 ) >> 19)
#define GET_RG_ORIONA_SXLPA_VCO_KVDOUB                             (((REG32(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL))               & 0x00400000 ) >> 22)
#define GET_RG_ORIONA_SXLPA_VCO_VARBSEL                            (((REG32(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL))               & 0x03000000 ) >> 24)
#define GET_RG_ORIONA_SXLPA_VCO_RTAIL_SHIFT                        (((REG32(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL))               & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_SXLPA_VCO_CS_AWH                             (((REG32(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL))               & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_EN_SXLPA_VCOMON                              (((REG32(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL))               & 0x80000000 ) >> 31)
#define GET_RG_ORIONA_SXLPB_VCO_ISEL_MAN                           (((REG32(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL))           & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_2GWF_SXLPB_VCO_ISEL                          (((REG32(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL))           & 0x0000001e ) >> 1)
#define GET_RG_ORIONA_2GBT_SXLPB_VCO_ISEL                          (((REG32(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL))           & 0x000003c0 ) >> 6)
#define GET_RG_ORIONA_SXLPB_SXBF_VSEL                              (((REG32(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL))           & 0x00001800 ) >> 11)
#define GET_RG_ORIONA_SXLPB_TXBF_VSEL                              (((REG32(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL))           & 0x00006000 ) >> 13)
#define GET_RG_ORIONA_SXLPB_RXBF_VSEL                              (((REG32(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL))           & 0x00018000 ) >> 15)
#define GET_RG_ORIONA_SXLPB_VCO_VCCBSEL                            (((REG32(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL))           & 0x00380000 ) >> 19)
#define GET_RG_ORIONA_SXLPB_VCO_KVDOUB                             (((REG32(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL))           & 0x00400000 ) >> 22)
#define GET_RG_ORIONA_SXLPB_VCO_VARBSEL                            (((REG32(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL))           & 0x03000000 ) >> 24)
#define GET_RG_ORIONA_SXLPB_VCO_RTAIL_SHIFT                        (((REG32(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL))           & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_SXLPB_VCO_CS_AWH                             (((REG32(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL))           & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_EN_SXLPB_VCOMON                              (((REG32(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL))           & 0x80000000 ) >> 31)
#define GET_RG_ORIONA_HSDIV_INBFSEL                                (((REG32(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP))                  & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_HSDIV_OBFMX_SEL                              (((REG32(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP))                  & 0x00000004 ) >> 2)
#define GET_RG_ORIONA_HSDIV_OBFSX_SEL                              (((REG32(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP))                  & 0x00000008 ) >> 3)
#define GET_RG_ORIONA_HSDIV_VRSEL                                  (((REG32(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP))                  & 0x00000030 ) >> 4)
#define GET_RG_ORIONA_SX_HSDIV_BIAS_ISEL                           (((REG32(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP))                  & 0x000000c0 ) >> 6)
#define GET_RG_ORIONA_SXMIX_INBF_SEL                               (((REG32(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP))                  & 0x00000600 ) >> 9)
#define GET_RG_ORIONA_SXMIX_GMBIAS_OP1                             (((REG32(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP))                  & 0x00000800 ) >> 11)
#define GET_RG_ORIONA_SXMIX_SWBIAS_OP1                             (((REG32(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP))                  & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_SXMIX_IBIAS_SEL                              (((REG32(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP))                  & 0x00006000 ) >> 13)
#define GET_RG_ORIONA_SXMIX_SWB_SEL                                (((REG32(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP))                  & 0x00018000 ) >> 15)
#define GET_RG_ORIONA_SXMIX_GMSEL                                  (((REG32(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP))                  & 0x00060000 ) >> 17)
#define GET_RG_ORIONA_SXREP_SWB_SEL                                (((REG32(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP))                  & 0x06000000 ) >> 25)
#define GET_RG_ORIONA_SXREP_CSSEL                                  (((REG32(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP))                  & 0x18000000 ) >> 27)
#define GET_RG_ORIONA_SXLPA_DIV_VDD1                               (((REG32(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM))         & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_SXLPA_DIV_VDD2                               (((REG32(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM))         & 0x0000000c ) >> 2)
#define GET_RG_ORIONA_SXLPA_DIV_VDD3                               (((REG32(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM))         & 0x00000030 ) >> 4)
#define GET_RG_ORIONA_SXLPA_DIV_SDM_EDGE                           (((REG32(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM))         & 0x00000080 ) >> 7)
#define GET_RG_ORIONA_EN_SXLPA_MOD                                 (((REG32(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM))         & 0x00000200 ) >> 9)
#define GET_RG_ORIONA_EN_SXLPA_DITHER                              (((REG32(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM))         & 0x00000400 ) >> 10)
#define GET_RG_ORIONA_SXLPA_MOD_ORDER                              (((REG32(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM))         & 0x00001800 ) >> 11)
#define GET_RG_ORIONA_SXLPA_DITHER_WEIGHT                          (((REG32(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM))         & 0x00006000 ) >> 13)
#define GET_RG_ORIONA_SXLPB_DIV_VDD1                               (((REG32(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM))         & 0x00030000 ) >> 16)
#define GET_RG_ORIONA_SXLPB_DIV_VDD2                               (((REG32(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM))         & 0x000c0000 ) >> 18)
#define GET_RG_ORIONA_SXLPB_DIV_VDD3                               (((REG32(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM))         & 0x00300000 ) >> 20)
#define GET_RG_ORIONA_SXLPB_DIV_SDM_EDGE                           (((REG32(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM))         & 0x00800000 ) >> 23)
#define GET_RG_ORIONA_EN_SXLPB_MOD                                 (((REG32(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM))         & 0x02000000 ) >> 25)
#define GET_RG_ORIONA_EN_SXLPB_DITHER                              (((REG32(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM))         & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_SXLPB_MOD_ORDER                              (((REG32(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM))         & 0x18000000 ) >> 27)
#define GET_RG_ORIONA_SXLPB_DITHER_WEIGHT                          (((REG32(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM))         & 0x60000000 ) >> 29)
#define GET_RG_ORIONA_SXLPA_SUB_SEL_MAN                            (((REG32(ADR_ORIONA_SXLPA_SBCAL))                           & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_SXLPA_SUB_SEL                                (((REG32(ADR_ORIONA_SXLPA_SBCAL))                           & 0x000001fe ) >> 1)
#define GET_RG_ORIONA_SXLPA_SUB_C0P5_DIS                           (((REG32(ADR_ORIONA_SXLPA_SBCAL))                           & 0x00000200 ) >> 9)
#define GET_RG_ORIONA_SXLPA_SBCAL_CT                               (((REG32(ADR_ORIONA_SXLPA_SBCAL))                           & 0x00000c00 ) >> 10)
#define GET_RG_ORIONA_SXLPA_SBCAL_WT                               (((REG32(ADR_ORIONA_SXLPA_SBCAL))                           & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_SXLPA_SBCAL_DIFFMIN                          (((REG32(ADR_ORIONA_SXLPA_SBCAL))                           & 0x00002000 ) >> 13)
#define GET_RG_ORIONA_SXLPA_SBCAL_NTARG_MAN                        (((REG32(ADR_ORIONA_SXLPA_SBCAL))                           & 0x00008000 ) >> 15)
#define GET_RG_ORIONA_SXLPA_SBCAL_NTARG                            (((REG32(ADR_ORIONA_SXLPA_SBCAL))                           & 0xffff0000 ) >> 16)
#define GET_RG_ORIONA_SXLPB_SUB_SEL_MAN                            (((REG32(ADR_ORIONA_SXLPB_SBCAL))                           & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_SXLPB_SUB_SEL                                (((REG32(ADR_ORIONA_SXLPB_SBCAL))                           & 0x000001fe ) >> 1)
#define GET_RG_ORIONA_SXLPB_SUB_C0P5_DIS                           (((REG32(ADR_ORIONA_SXLPB_SBCAL))                           & 0x00000200 ) >> 9)
#define GET_RG_ORIONA_SXLPB_SBCAL_CT                               (((REG32(ADR_ORIONA_SXLPB_SBCAL))                           & 0x00000c00 ) >> 10)
#define GET_RG_ORIONA_SXLPB_SBCAL_WT                               (((REG32(ADR_ORIONA_SXLPB_SBCAL))                           & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_SXLPB_SBCAL_DIFFMIN                          (((REG32(ADR_ORIONA_SXLPB_SBCAL))                           & 0x00002000 ) >> 13)
#define GET_RG_ORIONA_SXLPB_SBCAL_NTARG_MAN                        (((REG32(ADR_ORIONA_SXLPB_SBCAL))                           & 0x00008000 ) >> 15)
#define GET_RG_ORIONA_SXLPB_SBCAL_NTARG                            (((REG32(ADR_ORIONA_SXLPB_SBCAL))                           & 0xffff0000 ) >> 16)
#define GET_RG_ORIONA_SXLPB_VOAAC_TAR_WF                           (((REG32(ADR_ORIONA_SXLPB_VOAAC_AACTOP))                    & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_SXLPB_VOAAC_TAR_BT                           (((REG32(ADR_ORIONA_SXLPB_VOAAC_AACTOP))                    & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_VO5G_AAC_IOST_WF                             (((REG32(ADR_ORIONA_SXLPB_VOAAC_AACTOP))                    & 0x00000300 ) >> 8)
#define GET_RG_ORIONA_VO5G_AAC_IOST_BT                             (((REG32(ADR_ORIONA_SXLPB_VOAAC_AACTOP))                    & 0x00000c00 ) >> 10)
#define GET_RG_ORIONA_VO5G_AAC_IMAX                                (((REG32(ADR_ORIONA_SXLPB_VOAAC_AACTOP))                    & 0x0000f000 ) >> 12)
#define GET_RG_ORIONA_SX_AAC_INIT                                  (((REG32(ADR_ORIONA_SXLPB_VOAAC_AACTOP))                    & 0x03000000 ) >> 24)
#define GET_RG_ORIONA_SX_AAC_EVA_TS                                (((REG32(ADR_ORIONA_SXLPB_VOAAC_AACTOP))                    & 0x0c000000 ) >> 26)
#define GET_RG_ORIONA_SXLPA_VOAAC_TAR                              (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_VO8G_AAC_IOST                                (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x00000030 ) >> 4)
#define GET_RG_ORIONA_VO8G_AAC_IMAX                                (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x000003c0 ) >> 6)
#define GET_RG_ORIONA_SX_AAC_ACCUMH                                (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x00000c00 ) >> 10)
#define GET_RG_ORIONA_SX_AAC_ACCUML                                (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x00003000 ) >> 12)
#define GET_RG_ORIONA_SX_AAC_EN_MAN                                (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x00008000 ) >> 15)
#define GET_RG_ORIONA_SX_AAC_EN                                    (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x00010000 ) >> 16)
#define GET_RG_ORIONA_SX_AAC_EVA_MAN                               (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x00020000 ) >> 17)
#define GET_RG_ORIONA_SX_AAC_EVA                                   (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x00040000 ) >> 18)
#define GET_RG_ORIONA_AAC_TAR_MAN                                  (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x00080000 ) >> 19)
#define GET_RG_ORIONA_AAC_TAR_OST_MAN                              (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x00100000 ) >> 20)
#define GET_RG_ORIONA_SX_AAC_TAR_OST                               (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x00200000 ) >> 21)
#define GET_RG_ORIONA_EN_VOBT_AAC_MAN                              (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x00400000 ) >> 22)
#define GET_RG_ORIONA_EN_VOBT_AAC                                  (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x00800000 ) >> 23)
#define GET_RG_ORIONA_AAC_PDSW_EN_MAN                              (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x01000000 ) >> 24)
#define GET_RG_ORIONA_EN_AAC_VOPDSW                                (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x02000000 ) >> 25)
#define GET_RG_ORIONA_EN_AAC_MXPDSW                                (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_EN_AAC_RPPDSW                                (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_EN_AAC_VOBTPDSW                              (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x10000000 ) >> 28)
#define GET_RG_ORIONA_SX_AAC_TEST_EN                               (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x40000000 ) >> 30)
#define GET_RG_ORIONA_SX_AAC_TEST_SEL                              (((REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         & 0x80000000 ) >> 31)
#define GET_RG_ORIONA_SXLPA_MIXAAC_TAR                             (((REG32(ADR_ORIONA_SX_LOOPA_LOGEN_CALIBRATION))            & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_SXMIX_SCA_SEL_MAN                            (((REG32(ADR_ORIONA_SX_LOOPA_LOGEN_CALIBRATION))            & 0x00000020 ) >> 5)
#define GET_RG_ORIONA_SXMIX_SCA_SEL                                (((REG32(ADR_ORIONA_SX_LOOPA_LOGEN_CALIBRATION))            & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_SXLPA_REPAAC_TAR                             (((REG32(ADR_ORIONA_SX_LOOPA_LOGEN_CALIBRATION))            & 0x0001e000 ) >> 13)
#define GET_RG_ORIONA_SXREP_SCA_SEL_MAN                            (((REG32(ADR_ORIONA_SX_LOOPA_LOGEN_CALIBRATION))            & 0x00040000 ) >> 18)
#define GET_RG_ORIONA_SXREP_SCA_SEL                                (((REG32(ADR_ORIONA_SX_LOOPA_LOGEN_CALIBRATION))            & 0x01f80000 ) >> 19)
#define GET_RG_ORIONA_WF_RX_ABBCTUNE                               (((REG32(ADR_ORIONA_WIFI_HT20_RX_FILTER_REGISTER))          & 0x0000007f ) >> 0)
#define GET_RG_ORIONA_WF_RX_ABBCFIX                                (((REG32(ADR_ORIONA_WIFI_HT20_RX_FILTER_REGISTER))          & 0x00000180 ) >> 7)
#define GET_RG_ORIONA_WF_RX_ABB_AC_MODE                            (((REG32(ADR_ORIONA_WIFI_HT20_RX_FILTER_REGISTER))          & 0x00000200 ) >> 9)
#define GET_RG_ORIONA_WF_RX_ABB_N_MODE                             (((REG32(ADR_ORIONA_WIFI_HT20_RX_FILTER_REGISTER))          & 0x00000400 ) >> 10)
#define GET_RG_ORIONA_WF_RX_ABB_BT_MODE                            (((REG32(ADR_ORIONA_WIFI_HT20_RX_FILTER_REGISTER))          & 0x00001800 ) >> 11)
#define GET_RG_ORIONA_WF_RX_ABB_ADDI                               (((REG32(ADR_ORIONA_WIFI_HT20_RX_FILTER_REGISTER))          & 0x00006000 ) >> 13)
#define GET_RG_ORIONA_WF_RX_ABB_IDIV2                              (((REG32(ADR_ORIONA_WIFI_HT20_RX_FILTER_REGISTER))          & 0x00008000 ) >> 15)
#define GET_RG_ORIONA_WF_RXADC_VREFDRB2                            (((REG32(ADR_ORIONA_WIFI_HT20_RX_FILTER_REGISTER))          & 0x00010000 ) >> 16)
#define GET_RG_ORIONA_WF_N_RX_ABBCTUNE                             (((REG32(ADR_ORIONA_WIFI_HT40_RX_FILTER_REGISTER))          & 0x0000007f ) >> 0)
#define GET_RG_ORIONA_WF_N_RX_ABBCFIX                              (((REG32(ADR_ORIONA_WIFI_HT40_RX_FILTER_REGISTER))          & 0x00000180 ) >> 7)
#define GET_RG_ORIONA_WF_N_RX_ABB_AC_MODE                          (((REG32(ADR_ORIONA_WIFI_HT40_RX_FILTER_REGISTER))          & 0x00000200 ) >> 9)
#define GET_RG_ORIONA_WF_N_RX_ABB_N_MODE                           (((REG32(ADR_ORIONA_WIFI_HT40_RX_FILTER_REGISTER))          & 0x00000400 ) >> 10)
#define GET_RG_ORIONA_WF_N_RX_ABB_BT_MODE                          (((REG32(ADR_ORIONA_WIFI_HT40_RX_FILTER_REGISTER))          & 0x00001800 ) >> 11)
#define GET_RG_ORIONA_WF_N_RX_ABB_ADDI                             (((REG32(ADR_ORIONA_WIFI_HT40_RX_FILTER_REGISTER))          & 0x00006000 ) >> 13)
#define GET_RG_ORIONA_WF_N_RX_ABB_IDIV2                            (((REG32(ADR_ORIONA_WIFI_HT40_RX_FILTER_REGISTER))          & 0x00008000 ) >> 15)
#define GET_RG_ORIONA_WF_N_RXADC_VREFDRB2                          (((REG32(ADR_ORIONA_WIFI_HT40_RX_FILTER_REGISTER))          & 0x00010000 ) >> 16)
#define GET_RG_ORIONA_WF_AC_RX_ABBCTUNE                            (((REG32(ADR_ORIONA_WIFI_VHT80_RX_FILTER_REGISTER))         & 0x0000007f ) >> 0)
#define GET_RG_ORIONA_WF_AC_RX_ABBCFIX                             (((REG32(ADR_ORIONA_WIFI_VHT80_RX_FILTER_REGISTER))         & 0x00000180 ) >> 7)
#define GET_RG_ORIONA_WF_AC_RX_ABB_AC_MODE                         (((REG32(ADR_ORIONA_WIFI_VHT80_RX_FILTER_REGISTER))         & 0x00000200 ) >> 9)
#define GET_RG_ORIONA_WF_AC_RX_ABB_N_MODE                          (((REG32(ADR_ORIONA_WIFI_VHT80_RX_FILTER_REGISTER))         & 0x00000400 ) >> 10)
#define GET_RG_ORIONA_WF_AC_RX_ABB_BT_MODE                         (((REG32(ADR_ORIONA_WIFI_VHT80_RX_FILTER_REGISTER))         & 0x00001800 ) >> 11)
#define GET_RG_ORIONA_WF_AC_RX_ABB_ADDI                            (((REG32(ADR_ORIONA_WIFI_VHT80_RX_FILTER_REGISTER))         & 0x00006000 ) >> 13)
#define GET_RG_ORIONA_WF_AC_RX_ABB_IDIV2                           (((REG32(ADR_ORIONA_WIFI_VHT80_RX_FILTER_REGISTER))         & 0x00008000 ) >> 15)
#define GET_RG_ORIONA_WF_AC_RXADC_VREFDRB2                         (((REG32(ADR_ORIONA_WIFI_VHT80_RX_FILTER_REGISTER))         & 0x00010000 ) >> 16)
#define GET_RG_ORIONA_BT1M_RX_ABBCTUNE                             (((REG32(ADR_ORIONA_BT_1M_RX_FILTER_REGISTER))              & 0x0000007f ) >> 0)
#define GET_RG_ORIONA_BT1M_RX_ABBCFIX                              (((REG32(ADR_ORIONA_BT_1M_RX_FILTER_REGISTER))              & 0x00000180 ) >> 7)
#define GET_RG_ORIONA_BT1M_RX_ABB_AC_MODE                          (((REG32(ADR_ORIONA_BT_1M_RX_FILTER_REGISTER))              & 0x00000200 ) >> 9)
#define GET_RG_ORIONA_BT1M_RX_ABB_N_MODE                           (((REG32(ADR_ORIONA_BT_1M_RX_FILTER_REGISTER))              & 0x00000400 ) >> 10)
#define GET_RG_ORIONA_BT1M_RX_ABB_BT_MODE                          (((REG32(ADR_ORIONA_BT_1M_RX_FILTER_REGISTER))              & 0x00001800 ) >> 11)
#define GET_RG_ORIONA_BT1M_RX_ABB_ADDI                             (((REG32(ADR_ORIONA_BT_1M_RX_FILTER_REGISTER))              & 0x00006000 ) >> 13)
#define GET_RG_ORIONA_BT1M_RX_ABB_IDIV2                            (((REG32(ADR_ORIONA_BT_1M_RX_FILTER_REGISTER))              & 0x00008000 ) >> 15)
#define GET_RG_ORIONA_BT1M_RXADC_VREFDRB2                          (((REG32(ADR_ORIONA_BT_1M_RX_FILTER_REGISTER))              & 0x00010000 ) >> 16)
#define GET_RG_ORIONA_BT2M_RX_ABBCTUNE                             (((REG32(ADR_ORIONA_BT_2M_RX_FILTER_REGISTER))              & 0x0000007f ) >> 0)
#define GET_RG_ORIONA_BT2M_RX_ABBCFIX                              (((REG32(ADR_ORIONA_BT_2M_RX_FILTER_REGISTER))              & 0x00000180 ) >> 7)
#define GET_RG_ORIONA_BT2M_RX_ABB_AC_MODE                          (((REG32(ADR_ORIONA_BT_2M_RX_FILTER_REGISTER))              & 0x00000200 ) >> 9)
#define GET_RG_ORIONA_BT2M_RX_ABB_N_MODE                           (((REG32(ADR_ORIONA_BT_2M_RX_FILTER_REGISTER))              & 0x00000400 ) >> 10)
#define GET_RG_ORIONA_BT2M_RX_ABB_BT_MODE                          (((REG32(ADR_ORIONA_BT_2M_RX_FILTER_REGISTER))              & 0x00001800 ) >> 11)
#define GET_RG_ORIONA_BT2M_RX_ABB_ADDI                             (((REG32(ADR_ORIONA_BT_2M_RX_FILTER_REGISTER))              & 0x00006000 ) >> 13)
#define GET_RG_ORIONA_BT2M_RX_ABB_IDIV2                            (((REG32(ADR_ORIONA_BT_2M_RX_FILTER_REGISTER))              & 0x00008000 ) >> 15)
#define GET_RG_ORIONA_BT2M_RXADC_VREFDRB2                          (((REG32(ADR_ORIONA_BT_2M_RX_FILTER_REGISTER))              & 0x00010000 ) >> 16)
#define GET_RG_ORIONA_WF_TXLPF_CTUNE                               (((REG32(ADR_ORIONA_WIFI_BT_TX_FILTER_REGISTER))            & 0x0000007f ) >> 0)
#define GET_RG_ORIONA_WF_TXLPF_BT_MODE                             (((REG32(ADR_ORIONA_WIFI_BT_TX_FILTER_REGISTER))            & 0x00000080 ) >> 7)
#define GET_RG_ORIONA_WF_TXLPF_R1B                                 (((REG32(ADR_ORIONA_WIFI_BT_TX_FILTER_REGISTER))            & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_BT_TXLPF_CTUNE                               (((REG32(ADR_ORIONA_WIFI_BT_TX_FILTER_REGISTER))            & 0x007f0000 ) >> 16)
#define GET_RG_ORIONA_BT_TXLPF_BT_MODE                             (((REG32(ADR_ORIONA_WIFI_BT_TX_FILTER_REGISTER))            & 0x00800000 ) >> 23)
#define GET_RG_ORIONA_BT_TXLPF_R1B                                 (((REG32(ADR_ORIONA_WIFI_BT_TX_FILTER_REGISTER))            & 0x0f000000 ) >> 24)
#define GET_RG_ORIONA_TRX_IDAC1DB                                  (((REG32(ADR_ORIONA_ABB_AFE_CONTROL_REGISTER))              & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_TRX_PDBIAS                                   (((REG32(ADR_ORIONA_ABB_AFE_CONTROL_REGISTER))              & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_RX_ABBOUT_TRI_STATE                          (((REG32(ADR_ORIONA_ABB_CONTROL_REGISTER))                  & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_RX_EN_IDACA_COURSE                           (((REG32(ADR_ORIONA_ABB_CONTROL_REGISTER))                  & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_RX_EN_LOOPA                                  (((REG32(ADR_ORIONA_ABB_CONTROL_REGISTER))                  & 0x00000004 ) >> 2)
#define GET_RG_ORIONA_RX_FILTER1ST                                 (((REG32(ADR_ORIONA_ABB_CONTROL_REGISTER))                  & 0x00000018 ) >> 3)
#define GET_RG_ORIONA_RX_FILTER2ND                                 (((REG32(ADR_ORIONA_ABB_CONTROL_REGISTER))                  & 0x00000060 ) >> 5)
#define GET_RG_ORIONA_RX_FILTER3RD                                 (((REG32(ADR_ORIONA_ABB_CONTROL_REGISTER))                  & 0x00000180 ) >> 7)
#define GET_RG_ORIONA_RX_FILTERI_COURSE                            (((REG32(ADR_ORIONA_ABB_CONTROL_REGISTER))                  & 0x00000600 ) >> 9)
#define GET_RG_ORIONA_RX_FILTERVCM                                 (((REG32(ADR_ORIONA_ABB_CONTROL_REGISTER))                  & 0x00003800 ) >> 11)
#define GET_RG_ORIONA_RX_FILTER_IDAC                               (((REG32(ADR_ORIONA_ABB_CONTROL_REGISTER))                  & 0x0000c000 ) >> 14)
#define GET_RG_ORIONA_RX_OUTVCM                                    (((REG32(ADR_ORIONA_ABB_CONTROL_REGISTER))                  & 0x00070000 ) >> 16)
#define GET_RG_ORIONA_TXLPF_ADDI                                   (((REG32(ADR_ORIONA_ABB_CONTROL_REGISTER))                  & 0x00180000 ) >> 19)
#define GET_RG_ORIONA_TXLPF_FILTER1ST                              (((REG32(ADR_ORIONA_ABB_CONTROL_REGISTER))                  & 0x00600000 ) >> 21)
#define GET_RG_ORIONA_TXLPF_FILTER2ND                              (((REG32(ADR_ORIONA_ABB_CONTROL_REGISTER))                  & 0x01800000 ) >> 23)
#define GET_RG_ORIONA_TXLPF_ICOURSE                                (((REG32(ADR_ORIONA_ABB_CONTROL_REGISTER))                  & 0x06000000 ) >> 25)
#define GET_RG_ORIONA_TXLPF_MODVCM_EN                              (((REG32(ADR_ORIONA_ABB_CONTROL_REGISTER))                  & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_TXLPF_OSDAC_EN                               (((REG32(ADR_ORIONA_ABB_CONTROL_REGISTER))                  & 0x10000000 ) >> 28)
#define GET_RG_ORIONA_TXLPF_TRI_STATE                              (((REG32(ADR_ORIONA_ABB_CONTROL_REGISTER))                  & 0x20000000 ) >> 29)
#define GET_RG_ORIONA_TXLPF_VCM                                    (((REG32(ADR_ORIONA_ABB_CONTROL_REGISTER))                  & 0xc0000000 ) >> 30)
#define GET_RG_ORIONA_RXADC_CKSEL                                  (((REG32(ADR_ORIONA_AFE_CONTROL_REGISTER))                  & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_RXADC_PDICH                                  (((REG32(ADR_ORIONA_AFE_CONTROL_REGISTER))                  & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_RXADC_PDQCH                                  (((REG32(ADR_ORIONA_AFE_CONTROL_REGISTER))                  & 0x00000004 ) >> 2)
#define GET_RG_ORIONA_RXADC_TSEL                                   (((REG32(ADR_ORIONA_AFE_CONTROL_REGISTER))                  & 0x00000018 ) >> 3)
#define GET_RG_ORIONA_RXADC_VREFSEL                                (((REG32(ADR_ORIONA_AFE_CONTROL_REGISTER))                  & 0x00000060 ) >> 5)
#define GET_RG_ORIONA_TXDAC_CKEDGE                                 (((REG32(ADR_ORIONA_AFE_CONTROL_REGISTER))                  & 0x00000080 ) >> 7)
#define GET_RG_ORIONA_TXDAC_ENICH                                  (((REG32(ADR_ORIONA_AFE_CONTROL_REGISTER))                  & 0x00000100 ) >> 8)
#define GET_RG_ORIONA_TXDAC_ENQCH                                  (((REG32(ADR_ORIONA_AFE_CONTROL_REGISTER))                  & 0x00000200 ) >> 9)
#define GET_RG_ORIONA_TXDAC_IBIAS                                  (((REG32(ADR_ORIONA_AFE_CONTROL_REGISTER))                  & 0x00000c00 ) >> 10)
#define GET_RG_ORIONA_TXDAC_FASTBIAS_EN                            (((REG32(ADR_ORIONA_AFE_CONTROL_REGISTER))                  & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_TXDAC_RLON                                   (((REG32(ADR_ORIONA_AFE_CONTROL_REGISTER))                  & 0x00002000 ) >> 13)
#define GET_RG_ORIONA_TXDAC_TSEL                                   (((REG32(ADR_ORIONA_AFE_CONTROL_REGISTER))                  & 0x0001c000 ) >> 14)
#define GET_RG_ORIONA_TXDAC_VCMO                                   (((REG32(ADR_ORIONA_AFE_CONTROL_REGISTER))                  & 0x00060000 ) >> 17)
#define GET_RG_ORIONA_TXDAC_OUT_HIZ                                (((REG32(ADR_ORIONA_AFE_CONTROL_REGISTER))                  & 0x00080000 ) >> 19)
#define GET_RG_ORIONA_EN_SARADC_MANUAL                             (((REG32(ADR_ORIONA_SARADC_CONTROL_REGISTER))               & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_EN_SARADC                                    (((REG32(ADR_ORIONA_SARADC_CONTROL_REGISTER))               & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_SARADC_VRSEL                                 (((REG32(ADR_ORIONA_SARADC_CONTROL_REGISTER))               & 0x00000018 ) >> 3)
#define GET_RG_ORIONA_SARADC_TSEL                                  (((REG32(ADR_ORIONA_SARADC_CONTROL_REGISTER))               & 0x00000300 ) >> 8)
#define GET_RG_ORIONA_SARADC_2G_TSSI                               (((REG32(ADR_ORIONA_SARADC_CONTROL_REGISTER))               & 0x00100000 ) >> 20)
#define GET_RG_ORIONA_SARADC_5G_TSSI                               (((REG32(ADR_ORIONA_SARADC_CONTROL_REGISTER))               & 0x00200000 ) >> 21)
#define GET_RG_ORIONA_SARADC_2G_THERMAL                            (((REG32(ADR_ORIONA_SARADC_CONTROL_REGISTER))               & 0x00400000 ) >> 22)
#define GET_RG_ORIONA_SARADC_5G_THERMAL                            (((REG32(ADR_ORIONA_SARADC_CONTROL_REGISTER))               & 0x00800000 ) >> 23)
#define GET_RG_ORIONA_SARADC_RSSI_MANUAL                           (((REG32(ADR_ORIONA_SARADC_CONTROL_REGISTER))               & 0x01000000 ) >> 24)
#define GET_RG_ORIONA_SARADC_RSSI                                  (((REG32(ADR_ORIONA_SARADC_CONTROL_REGISTER))               & 0x02000000 ) >> 25)
#define GET_RG_ORIONA_SARADC_CLKL                                  (((REG32(ADR_ORIONA_SARADC_CONTROL_REGISTER))               & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_SARADC_CLKL_MANUAL                           (((REG32(ADR_ORIONA_SARADC_CONTROL_REGISTER))               & 0x10000000 ) >> 28)
#define GET_RG_ORIONA_SARADC_CLKH                                  (((REG32(ADR_ORIONA_SARADC_CONTROL_REGISTER))               & 0x20000000 ) >> 29)
#define GET_RG_ORIONA_SARADC_CLKH_MANUAL                           (((REG32(ADR_ORIONA_SARADC_CONTROL_REGISTER))               & 0x40000000 ) >> 30)
#define GET_RG_ORIONA_WF_TXLPF_IOFFSET                             (((REG32(ADR_ORIONA_WF_TX_FILTER_DCOC_REGISTER))            & 0x0000007f ) >> 0)
#define GET_RG_ORIONA_WF_TXLPF_QOFFSET                             (((REG32(ADR_ORIONA_WF_TX_FILTER_DCOC_REGISTER))            & 0x00007f00 ) >> 8)
#define GET_RG_ORIONA_BT_TXLPF_IOFFSET                             (((REG32(ADR_ORIONA_BT_TX_FILTER_DCOC_REGISTER))            & 0x0000007f ) >> 0)
#define GET_RG_ORIONA_BT_TXLPF_QOFFSET                             (((REG32(ADR_ORIONA_BT_TX_FILTER_DCOC_REGISTER))            & 0x00007f00 ) >> 8)
#define GET_RG_ORIONA_WF_IDACI_TZ0_PGAG0                           (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER1))                & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_WF_IDACI_TZ0_PGAG1                           (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER1))                & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_WF_IDACI_TZ0_PGAG2                           (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER1))                & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_WF_IDACI_TZ0_PGAG3                           (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER1))                & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_WF_IDACI_TZ0_PGAG4                           (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER1))                & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_WF_IDACQ_TZ0_PGAG0                           (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER2))                & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_WF_IDACQ_TZ0_PGAG1                           (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER2))                & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_WF_IDACQ_TZ0_PGAG2                           (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER2))                & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_WF_IDACQ_TZ0_PGAG3                           (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER2))                & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_WF_IDACQ_TZ0_PGAG4                           (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER2))                & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_WF_IDACI_TZ0_COARSE0                         (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER3))                & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_WF_IDACI_TZ0_COARSE1                         (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER3))                & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_WF_IDACI_TZ0_COARSE2                         (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER3))                & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_WF_IDACI_TZ0_COARSE3                         (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER3))                & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_WF_IDACI_TZ0_COARSE4                         (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER3))                & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_WF_IDACQ_TZ0_COARSE0                         (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER4))                & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_WF_IDACQ_TZ0_COARSE1                         (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER4))                & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_WF_IDACQ_TZ0_COARSE2                         (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER4))                & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_WF_IDACQ_TZ0_COARSE3                         (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER4))                & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_WF_IDACQ_TZ0_COARSE4                         (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER4))                & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_WF_IDACI_TZ1_PGAG0                           (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER5))                & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_WF_IDACI_TZ1_PGAG1                           (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER5))                & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_WF_IDACI_TZ1_PGAG2                           (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER5))                & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_WF_IDACI_TZ1_PGAG3                           (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER5))                & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_WF_IDACI_TZ1_PGAG4                           (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER5))                & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_WF_IDACQ_TZ1_PGAG0                           (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER6))                & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_WF_IDACQ_TZ1_PGAG1                           (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER6))                & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_WF_IDACQ_TZ1_PGAG2                           (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER6))                & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_WF_IDACQ_TZ1_PGAG3                           (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER6))                & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_WF_IDACQ_TZ1_PGAG4                           (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER6))                & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_WF_IDACI_TZ1_COARSE0                         (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER7))                & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_WF_IDACI_TZ1_COARSE1                         (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER7))                & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_WF_IDACI_TZ1_COARSE2                         (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER7))                & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_WF_IDACI_TZ1_COARSE3                         (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER7))                & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_WF_IDACI_TZ1_COARSE4                         (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER7))                & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_WF_IDACQ_TZ1_COARSE0                         (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER8))                & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_WF_IDACQ_TZ1_COARSE1                         (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER8))                & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_WF_IDACQ_TZ1_COARSE2                         (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER8))                & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_WF_IDACQ_TZ1_COARSE3                         (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER8))                & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_WF_IDACQ_TZ1_COARSE4                         (((REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER8))                & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_BT1M_IDACI_TZ0_PGAG0                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER1))              & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_BT1M_IDACI_TZ0_PGAG1                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER1))              & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_BT1M_IDACI_TZ0_PGAG2                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER1))              & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_BT1M_IDACI_TZ0_PGAG3                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER1))              & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_BT1M_IDACI_TZ0_PGAG4                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER1))              & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ0_PGAG0                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER2))              & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ0_PGAG1                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER2))              & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ0_PGAG2                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER2))              & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ0_PGAG3                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER2))              & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ0_PGAG4                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER2))              & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_BT1M_IDACI_TZ0_COARSE0                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER3))              & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_BT1M_IDACI_TZ0_COARSE1                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER3))              & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_BT1M_IDACI_TZ0_COARSE2                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER3))              & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_BT1M_IDACI_TZ0_COARSE3                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER3))              & 0x0000f000 ) >> 12)
#define GET_RG_ORIONA_BT1M_IDACI_TZ0_COARSE4                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER3))              & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ0_COARSE0                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER4))              & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ0_COARSE1                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER4))              & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ0_COARSE2                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER4))              & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ0_COARSE3                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER4))              & 0x0000f000 ) >> 12)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ0_COARSE4                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER4))              & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_BT1M_IDACI_TZ1_PGAG0                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER5))              & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_BT1M_IDACI_TZ1_PGAG1                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER5))              & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_BT1M_IDACI_TZ1_PGAG2                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER5))              & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_BT1M_IDACI_TZ1_PGAG3                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER5))              & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_BT1M_IDACI_TZ1_PGAG4                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER5))              & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ1_PGAG0                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER6))              & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ1_PGAG1                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER6))              & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ1_PGAG2                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER6))              & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ1_PGAG3                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER6))              & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ1_PGAG4                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER6))              & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_BT1M_IDACI_TZ1_COARSE0                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER7))              & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_BT1M_IDACI_TZ1_COARSE1                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER7))              & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_BT1M_IDACI_TZ1_COARSE2                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER7))              & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_BT1M_IDACI_TZ1_COARSE3                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER7))              & 0x0000f000 ) >> 12)
#define GET_RG_ORIONA_BT1M_IDACI_TZ1_COARSE4                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER7))              & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ1_COARSE0                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER8))              & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ1_COARSE1                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER8))              & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ1_COARSE2                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER8))              & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ1_COARSE3                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER8))              & 0x0000f000 ) >> 12)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ1_COARSE4                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER8))              & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_BT1M_IDACI_TZ2_PGAG0                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER9))              & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_BT1M_IDACI_TZ2_PGAG1                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER9))              & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_BT1M_IDACI_TZ2_PGAG2                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER9))              & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_BT1M_IDACI_TZ2_PGAG3                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER9))              & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_BT1M_IDACI_TZ2_PGAG4                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER9))              & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ2_PGAG0                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER10))             & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ2_PGAG1                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER10))             & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ2_PGAG2                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER10))             & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ2_PGAG3                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER10))             & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ2_PGAG4                         (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER10))             & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_BT1M_IDACI_TZ2_COARSE0                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER11))             & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_BT1M_IDACI_TZ2_COARSE1                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER11))             & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_BT1M_IDACI_TZ2_COARSE2                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER11))             & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_BT1M_IDACI_TZ2_COARSE3                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER11))             & 0x0000f000 ) >> 12)
#define GET_RG_ORIONA_BT1M_IDACI_TZ2_COARSE4                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER11))             & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ2_COARSE0                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER12))             & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ2_COARSE1                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER12))             & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ2_COARSE2                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER12))             & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ2_COARSE3                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER12))             & 0x0000f000 ) >> 12)
#define GET_RG_ORIONA_BT1M_IDACQ_TZ2_COARSE4                       (((REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER12))             & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_BT2M_IDACI_TZ0_PGAG0                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER1))              & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_BT2M_IDACI_TZ0_PGAG1                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER1))              & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_BT2M_IDACI_TZ0_PGAG2                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER1))              & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_BT2M_IDACI_TZ0_PGAG3                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER1))              & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_BT2M_IDACI_TZ0_PGAG4                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER1))              & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ0_PGAG0                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER2))              & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ0_PGAG1                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER2))              & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ0_PGAG2                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER2))              & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ0_PGAG3                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER2))              & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ0_PGAG4                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER2))              & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_BT2M_IDACI_TZ0_COARSE0                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER3))              & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_BT2M_IDACI_TZ0_COARSE1                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER3))              & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_BT2M_IDACI_TZ0_COARSE2                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER3))              & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_BT2M_IDACI_TZ0_COARSE3                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER3))              & 0x0000f000 ) >> 12)
#define GET_RG_ORIONA_BT2M_IDACI_TZ0_COARSE4                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER3))              & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ0_COARSE0                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER4))              & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ0_COARSE1                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER4))              & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ0_COARSE2                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER4))              & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ0_COARSE3                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER4))              & 0x0000f000 ) >> 12)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ0_COARSE4                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER4))              & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_BT2M_IDACI_TZ1_PGAG0                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER5))              & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_BT2M_IDACI_TZ1_PGAG1                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER5))              & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_BT2M_IDACI_TZ1_PGAG2                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER5))              & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_BT2M_IDACI_TZ1_PGAG3                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER5))              & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_BT2M_IDACI_TZ1_PGAG4                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER5))              & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ1_PGAG0                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER6))              & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ1_PGAG1                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER6))              & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ1_PGAG2                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER6))              & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ1_PGAG3                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER6))              & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ1_PGAG4                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER6))              & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_BT2M_IDACI_TZ1_COARSE0                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER7))              & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_BT2M_IDACI_TZ1_COARSE1                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER7))              & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_BT2M_IDACI_TZ1_COARSE2                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER7))              & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_BT2M_IDACI_TZ1_COARSE3                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER7))              & 0x0000f000 ) >> 12)
#define GET_RG_ORIONA_BT2M_IDACI_TZ1_COARSE4                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER7))              & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ1_COARSE0                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER8))              & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ1_COARSE1                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER8))              & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ1_COARSE2                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER8))              & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ1_COARSE3                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER8))              & 0x0000f000 ) >> 12)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ1_COARSE4                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER8))              & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_BT2M_IDACI_TZ2_PGAG0                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER9))              & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_BT2M_IDACI_TZ2_PGAG1                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER9))              & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_BT2M_IDACI_TZ2_PGAG2                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER9))              & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_BT2M_IDACI_TZ2_PGAG3                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER9))              & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_BT2M_IDACI_TZ2_PGAG4                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER9))              & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ2_PGAG0                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER10))             & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ2_PGAG1                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER10))             & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ2_PGAG2                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER10))             & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ2_PGAG3                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER10))             & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ2_PGAG4                         (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER10))             & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_BT2M_IDACI_TZ2_COARSE0                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER11))             & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_BT2M_IDACI_TZ2_COARSE1                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER11))             & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_BT2M_IDACI_TZ2_COARSE2                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER11))             & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_BT2M_IDACI_TZ2_COARSE3                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER11))             & 0x0000f000 ) >> 12)
#define GET_RG_ORIONA_BT2M_IDACI_TZ2_COARSE4                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER11))             & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ2_COARSE0                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER12))             & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ2_COARSE1                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER12))             & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ2_COARSE2                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER12))             & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ2_COARSE3                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER12))             & 0x0000f000 ) >> 12)
#define GET_RG_ORIONA_BT2M_IDACQ_TZ2_COARSE4                       (((REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER12))             & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_SX_DELAY                                     (((REG32(ADR_ORIONA_2GWF_2GBT_STB2TRX_TIMER))               & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_TXDAC_DELAY                                  (((REG32(ADR_ORIONA_2GWF_2GBT_STB2TRX_TIMER))               & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_TXRF_DELAY                                   (((REG32(ADR_ORIONA_2GWF_2GBT_STB2TRX_TIMER))               & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_TXPA_DELAY                                   (((REG32(ADR_ORIONA_2GWF_2GBT_STB2TRX_TIMER))               & 0x0000f000 ) >> 12)
#define GET_RG_ORIONA_RXRF_DELAY                                   (((REG32(ADR_ORIONA_2GWF_2GBT_STB2TRX_TIMER))               & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_TXBTPA_DELAY                                 (((REG32(ADR_ORIONA_2GWF_2GBT_STB2TRX_TIMER))               & 0x00f00000 ) >> 20)
#define GET_RG_ORIONA_BT_SX_DELAY                                  (((REG32(ADR_ORIONA_2GWF_2GBT_STB2TRX_TIMER))               & 0x1e000000 ) >> 25)
#define GET_RG_ORIONA_TXDAC_T2R_DELAY                              (((REG32(ADR_ORIONA_2GWIFI_T2R_TIMER_REGISTER))             & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_TXRF_T2R_DELAY                               (((REG32(ADR_ORIONA_2GWIFI_T2R_TIMER_REGISTER))             & 0x00003f00 ) >> 8)
#define GET_RG_ORIONA_TXPA_T2R_DELAY                               (((REG32(ADR_ORIONA_2GWIFI_T2R_TIMER_REGISTER))             & 0x003f0000 ) >> 16)
#define GET_RG_ORIONA_RXRF_T2R_DELAY                               (((REG32(ADR_ORIONA_2GWIFI_T2R_TIMER_REGISTER))             & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_TXDAC_R2T_DELAY                              (((REG32(ADR_ORIONA_2GWIFI_R2T_TIMER_REGISTER))             & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_TXRF_R2T_DELAY                               (((REG32(ADR_ORIONA_2GWIFI_R2T_TIMER_REGISTER))             & 0x00003f00 ) >> 8)
#define GET_RG_ORIONA_TXPA_R2T_DELAY                               (((REG32(ADR_ORIONA_2GWIFI_R2T_TIMER_REGISTER))             & 0x003f0000 ) >> 16)
#define GET_RG_ORIONA_RXRF_R2T_DELAY                               (((REG32(ADR_ORIONA_2GWIFI_R2T_TIMER_REGISTER))             & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_BTTXDAC_T2R_DELAY                            (((REG32(ADR_ORIONA_2GBT_T2R_TIMER))                        & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_BTTXRF_T2R_DELAY                             (((REG32(ADR_ORIONA_2GBT_T2R_TIMER))                        & 0x00003f00 ) >> 8)
#define GET_RG_ORIONA_BTTXPA_T2R_DELAY                             (((REG32(ADR_ORIONA_2GBT_T2R_TIMER))                        & 0x003f0000 ) >> 16)
#define GET_RG_ORIONA_BTRXRF_T2R_DELAY                             (((REG32(ADR_ORIONA_2GBT_T2R_TIMER))                        & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_BTTXDAC_R2T_DELAY                            (((REG32(ADR_ORIONA_2GBT_R2T_TIMER))                        & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_BTTXRF_R2T_DELAY                             (((REG32(ADR_ORIONA_2GBT_R2T_TIMER))                        & 0x00003f00 ) >> 8)
#define GET_RG_ORIONA_BTTXPA_R2T_DELAY                             (((REG32(ADR_ORIONA_2GBT_R2T_TIMER))                        & 0x003f0000 ) >> 16)
#define GET_RG_ORIONA_BTRXRF_R2T_DELAY                             (((REG32(ADR_ORIONA_2GBT_R2T_TIMER))                        & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_BT_SX_T2R_DELAY                              (((REG32(ADR_ORIONA_2GBT_R2T_T2R_SX_TIMER))                 & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_BT_SX_R2T_DELAY                              (((REG32(ADR_ORIONA_2GBT_R2T_T2R_SX_TIMER))                 & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_5G_SX_DELAY                                  (((REG32(ADR_ORIONA_5GWF_STB2TRX_TIMER))                    & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_5G_TXDAC_DELAY                               (((REG32(ADR_ORIONA_5GWF_STB2TRX_TIMER))                    & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_5G_TXRF_DELAY                                (((REG32(ADR_ORIONA_5GWF_STB2TRX_TIMER))                    & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_5G_TXPA_DELAY                                (((REG32(ADR_ORIONA_5GWF_STB2TRX_TIMER))                    & 0x0000f000 ) >> 12)
#define GET_RG_ORIONA_5G_RXRF_DELAY                                (((REG32(ADR_ORIONA_5GWF_STB2TRX_TIMER))                    & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_5G_TXDAC_T2R_DELAY                           (((REG32(ADR_ORIONA_5GWIFI_T2R_TIMER_REGISTER))             & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_5G_TXRF_T2R_DELAY                            (((REG32(ADR_ORIONA_5GWIFI_T2R_TIMER_REGISTER))             & 0x00003f00 ) >> 8)
#define GET_RG_ORIONA_5G_TXPA_T2R_DELAY                            (((REG32(ADR_ORIONA_5GWIFI_T2R_TIMER_REGISTER))             & 0x003f0000 ) >> 16)
#define GET_RG_ORIONA_5G_RXRF_T2R_DELAY                            (((REG32(ADR_ORIONA_5GWIFI_T2R_TIMER_REGISTER))             & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_5G_TXDAC_R2T_DELAY                           (((REG32(ADR_ORIONA_5GWIFI_R2T_TIMER_REGISTER))             & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_5G_TXRF_R2T_DELAY                            (((REG32(ADR_ORIONA_5GWIFI_R2T_TIMER_REGISTER))             & 0x00003f00 ) >> 8)
#define GET_RG_ORIONA_5G_TXPA_R2T_DELAY                            (((REG32(ADR_ORIONA_5GWIFI_R2T_TIMER_REGISTER))             & 0x003f0000 ) >> 16)
#define GET_RG_ORIONA_5G_RXRF_R2T_DELAY                            (((REG32(ADR_ORIONA_5GWIFI_R2T_TIMER_REGISTER))             & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_WF_2GRX_DCCAL_DELAY                          (((REG32(ADR_ORIONA_2G_CALIBRATION_TIMER_REGISTER))         & 0x00000007 ) >> 0)
#define GET_RG_ORIONA_RX_RCCAL_DELAY                               (((REG32(ADR_ORIONA_2G_CALIBRATION_TIMER_REGISTER))         & 0x00000070 ) >> 4)
#define GET_RG_ORIONA_WF_2GTX_DCCAL_DELAY                          (((REG32(ADR_ORIONA_2G_CALIBRATION_TIMER_REGISTER))         & 0x00000700 ) >> 8)
#define GET_RG_ORIONA_WF_2GTX_IQCAL_DELAY                          (((REG32(ADR_ORIONA_2G_CALIBRATION_TIMER_REGISTER))         & 0x00007000 ) >> 12)
#define GET_RG_ORIONA_WF_2GRX_IQCAL_DELAY                          (((REG32(ADR_ORIONA_2G_CALIBRATION_TIMER_REGISTER))         & 0x00070000 ) >> 16)
#define GET_RG_ORIONA_2G_PGAG_RCCAL                                (((REG32(ADR_ORIONA_2G_CALIBRATION_TIMER_REGISTER))         & 0x00780000 ) >> 19)
#define GET_RG_ORIONA_2G_PGAG_TXCAL                                (((REG32(ADR_ORIONA_2G_CALIBRATION_TIMER_REGISTER))         & 0x0f000000 ) >> 24)
#define GET_RG_ORIONA_2G_TX_GAIN_TXCAL                             (((REG32(ADR_ORIONA_2G_CALIBRATION_TIMER_REGISTER))         & 0xf0000000 ) >> 28)
#define GET_RG_ORIONA_2G_RFG_RXIQCAL                               (((REG32(ADR_ORIONA_2G_CALIBRATION_GAIN_REGISTER0))         & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_2G_PGAG_RXIQCAL                              (((REG32(ADR_ORIONA_2G_CALIBRATION_GAIN_REGISTER0))         & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_2G_TX_GAIN_RXIQCAL                           (((REG32(ADR_ORIONA_2G_CALIBRATION_GAIN_REGISTER0))         & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_2G_RFG_DPDCAL                                (((REG32(ADR_ORIONA_2G_CALIBRATION_GAIN_REGISTER0))         & 0x00003000 ) >> 12)
#define GET_RG_ORIONA_2G_PGAG_DPDCAL                               (((REG32(ADR_ORIONA_2G_CALIBRATION_GAIN_REGISTER0))         & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_2G_TX_GAIN_DPDCAL                            (((REG32(ADR_ORIONA_2G_CALIBRATION_GAIN_REGISTER0))         & 0x00f00000 ) >> 20)
#define GET_RG_ORIONA_BT_RX_DCCAL_DELAY                            (((REG32(ADR_ORIONA_BT_CALIBRATION_TIMER_GAIN_REGISTER))    & 0x00000007 ) >> 0)
#define GET_RG_ORIONA_BT_TX_DCCAL_DELAY                            (((REG32(ADR_ORIONA_BT_CALIBRATION_TIMER_GAIN_REGISTER))    & 0x00000700 ) >> 8)
#define GET_RG_ORIONA_BT_TX_IQCAL_DELAY                            (((REG32(ADR_ORIONA_BT_CALIBRATION_TIMER_GAIN_REGISTER))    & 0x00007000 ) >> 12)
#define GET_RG_ORIONA_BT_IQCAL_DELAY                               (((REG32(ADR_ORIONA_BT_CALIBRATION_TIMER_GAIN_REGISTER))    & 0x00070000 ) >> 16)
#define GET_RG_ORIONA_BT_PGAG_TXCAL                                (((REG32(ADR_ORIONA_BT_CALIBRATION_TIMER_GAIN_REGISTER))    & 0x0f000000 ) >> 24)
#define GET_RG_ORIONA_BT_TX_GAIN_TXCAL                             (((REG32(ADR_ORIONA_BT_CALIBRATION_TIMER_GAIN_REGISTER))    & 0xf0000000 ) >> 28)
#define GET_RG_ORIONA_BT_RFG_RXIQCAL                               (((REG32(ADR_ORIONA_BT_CALIBRATION_GAIN_REGISTER1))         & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_BT_PGAG_RXIQCAL                              (((REG32(ADR_ORIONA_BT_CALIBRATION_GAIN_REGISTER1))         & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_BT_TX_GAIN_RXIQCAL                           (((REG32(ADR_ORIONA_BT_CALIBRATION_GAIN_REGISTER1))         & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_WF_5GRX_DCCAL_DELAY                          (((REG32(ADR_ORIONA_5G_CALIBRATION_TIMER_GAIN_REGISTER))    & 0x00000007 ) >> 0)
#define GET_RG_ORIONA_WF_5GTX_DCCAL_DELAY                          (((REG32(ADR_ORIONA_5G_CALIBRATION_TIMER_GAIN_REGISTER))    & 0x00000700 ) >> 8)
#define GET_RG_ORIONA_WF_5GTX_IQCAL_DELAY                          (((REG32(ADR_ORIONA_5G_CALIBRATION_TIMER_GAIN_REGISTER))    & 0x00007000 ) >> 12)
#define GET_RG_ORIONA_WF_5GRX_IQCAL_DELAY                          (((REG32(ADR_ORIONA_5G_CALIBRATION_TIMER_GAIN_REGISTER))    & 0x00070000 ) >> 16)
#define GET_RG_ORIONA_5G_PGAG_TXCAL                                (((REG32(ADR_ORIONA_5G_CALIBRATION_TIMER_GAIN_REGISTER))    & 0x0f000000 ) >> 24)
#define GET_RG_ORIONA_5G_TX_GAIN_TXCAL                             (((REG32(ADR_ORIONA_5G_CALIBRATION_TIMER_GAIN_REGISTER))    & 0xf0000000 ) >> 28)
#define GET_RG_ORIONA_5G_RFG_RXIQCAL                               (((REG32(ADR_ORIONA_5G_CALIBRATION_GAIN_REGISTER1))         & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_5G_PGAG_RXIQCAL                              (((REG32(ADR_ORIONA_5G_CALIBRATION_GAIN_REGISTER1))         & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_5G_TX_GAIN_RXIQCAL                           (((REG32(ADR_ORIONA_5G_CALIBRATION_GAIN_REGISTER1))         & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_5G_RFG_DPDCAL                                (((REG32(ADR_ORIONA_5G_CALIBRATION_GAIN_REGISTER1))         & 0x00003000 ) >> 12)
#define GET_RG_ORIONA_5G_PGAG_DPDCAL                               (((REG32(ADR_ORIONA_5G_CALIBRATION_GAIN_REGISTER1))         & 0x000f0000 ) >> 16)
#define GET_RG_ORIONA_5G_TX_GAIN_DPDCAL                            (((REG32(ADR_ORIONA_5G_CALIBRATION_GAIN_REGISTER1))         & 0x00f00000 ) >> 20)
#define GET_RG_ORIONA_WF5G_TXLPF_IOFFSET                           (((REG32(ADR_ORIONA_WF5G_TX_FILTER_DCOC_REGISTER))          & 0x0000007f ) >> 0)
#define GET_RG_ORIONA_WF5G_TXLPF_QOFFSET                           (((REG32(ADR_ORIONA_WF5G_TX_FILTER_DCOC_REGISTER))          & 0x00007f00 ) >> 8)
#define GET_RG_ORIONA_WF5G_IDACI_TZ0_PGAG0                         (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER1))              & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_WF5G_IDACI_TZ0_PGAG1                         (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER1))              & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_WF5G_IDACI_TZ0_PGAG2                         (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER1))              & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_WF5G_IDACI_TZ0_PGAG3                         (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER1))              & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_WF5G_IDACI_TZ0_PGAG4                         (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER1))              & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_WF5G_IDACQ_TZ0_PGAG0                         (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER2))              & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_WF5G_IDACQ_TZ0_PGAG1                         (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER2))              & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_WF5G_IDACQ_TZ0_PGAG2                         (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER2))              & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_WF5G_IDACQ_TZ0_PGAG3                         (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER2))              & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_WF5G_IDACQ_TZ0_PGAG4                         (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER2))              & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_WF5G_IDACI_TZ0_COARSE0                       (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER3))              & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_WF5G_IDACI_TZ0_COARSE1                       (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER3))              & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_WF5G_IDACI_TZ0_COARSE2                       (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER3))              & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_WF5G_IDACI_TZ0_COARSE3                       (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER3))              & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_WF5G_IDACI_TZ0_COARSE4                       (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER3))              & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_WF5G_IDACQ_TZ0_COARSE0                       (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER4))              & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_WF5G_IDACQ_TZ0_COARSE1                       (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER4))              & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_WF5G_IDACQ_TZ0_COARSE2                       (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER4))              & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_WF5G_IDACQ_TZ0_COARSE3                       (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER4))              & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_WF5G_IDACQ_TZ0_COARSE4                       (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER4))              & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_WF5G_IDACI_TZ1_PGAG0                         (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER5))              & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_WF5G_IDACI_TZ1_PGAG1                         (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER5))              & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_WF5G_IDACI_TZ1_PGAG2                         (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER5))              & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_WF5G_IDACI_TZ1_PGAG3                         (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER5))              & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_WF5G_IDACI_TZ1_PGAG4                         (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER5))              & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_WF5G_IDACQ_TZ1_PGAG0                         (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER6))              & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_WF5G_IDACQ_TZ1_PGAG1                         (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER6))              & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_WF5G_IDACQ_TZ1_PGAG2                         (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER6))              & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_WF5G_IDACQ_TZ1_PGAG3                         (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER6))              & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_WF5G_IDACQ_TZ1_PGAG4                         (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER6))              & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_WF5G_IDACI_TZ1_COARSE0                       (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER7))              & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_WF5G_IDACI_TZ1_COARSE1                       (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER7))              & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_WF5G_IDACI_TZ1_COARSE2                       (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER7))              & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_WF5G_IDACI_TZ1_COARSE3                       (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER7))              & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_WF5G_IDACI_TZ1_COARSE4                       (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER7))              & 0x3f000000 ) >> 24)
#define GET_RG_ORIONA_WF5G_IDACQ_TZ1_COARSE0                       (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER8))              & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_WF5G_IDACQ_TZ1_COARSE1                       (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER8))              & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_WF5G_IDACQ_TZ1_COARSE2                       (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER8))              & 0x0003f000 ) >> 12)
#define GET_RG_ORIONA_WF5G_IDACQ_TZ1_COARSE3                       (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER8))              & 0x00fc0000 ) >> 18)
#define GET_RG_ORIONA_WF5G_IDACQ_TZ1_COARSE4                       (((REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER8))              & 0x3f000000 ) >> 24)
#define GET_DB_ORIONA_DA_SXLPA_SUB_SEL                             (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX1))                   & 0x000000ff ) >> 0)
#define GET_DB_ORIONA_DA_SXLPA_VCO_ISEL                            (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX1))                   & 0x00000f00 ) >> 8)
#define GET_DB_ORIONA_DA_SXMIX_SCA_SEL                             (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX1))                   & 0x0007e000 ) >> 13)
#define GET_DB_ORIONA_DA_SXMIX_GMSEL                               (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX1))                   & 0x00180000 ) >> 19)
#define GET_DB_ORIONA_DA_SXREP_SCA_SEL                             (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX1))                   & 0x07e00000 ) >> 21)
#define GET_DB_ORIONA_DA_SXREP_CSSEL                               (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX1))                   & 0x18000000 ) >> 27)
#define GET_DB_ORIONA_SX_AAC_COMPOUT                               (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX1))                   & 0x20000000 ) >> 29)
#define GET_DB_ORIONA_SX_TTL_VT_DET                                (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX1))                   & 0xc0000000 ) >> 30)
#define GET_DB_ORIONA_SXMIX_SCA_SEL_A1                             (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX2))                   & 0x0000003f ) >> 0)
#define GET_DB_ORIONA_SXMIX_SCA_SEL_A2                             (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX2))                   & 0x00001f80 ) >> 7)
#define GET_DB_ORIONA_SXREP_SCA_SEL_B1                             (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX2))                   & 0x000fc000 ) >> 14)
#define GET_DB_ORIONA_SXREP_SCA_SEL_B2                             (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX2))                   & 0x07e00000 ) >> 21)
#define GET_DB_ORIONA_SXLPA_SBCAL_NCOUNT                           (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX3))                   & 0x0000ffff ) >> 0)
#define GET_DB_ORIONA_SXLPA_SBCAL_NTARGET                          (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX3))                   & 0xffff0000 ) >> 16)
#define GET_DB_ORIONA_SXLPB_SBCAL_NCOUNT                           (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX4))                   & 0x0000ffff ) >> 0)
#define GET_DB_ORIONA_SXLPB_SBCAL_NTARGET                          (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX4))                   & 0xffff0000 ) >> 16)
#define GET_DB_ORIONA_DA_SXLPB_SUB_SEL                             (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX5))                   & 0x000000ff ) >> 0)
#define GET_DB_ORIONA_DA_SXLPB_VCO_ISEL                            (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX5))                   & 0x00000f00 ) >> 8)
#define GET_DB_ORIONA_AD_ADC_I_OUT                                 (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_RXADC_SARADC))          & 0x000003ff ) >> 0)
#define GET_DB_ORIONA_AD_ADC_Q_OUT                                 (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_RXADC_SARADC))          & 0x000ffc00 ) >> 10)
#define GET_DB_ORIONA_AD_SARADC_DOUT                               (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_RXADC_SARADC))          & 0x07e00000 ) >> 21)
#define GET_DB_ORIONA_AD_SARADC_DOUT_AVG                           (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_RXADC_SARADC))          & 0xf0000000 ) >> 28)
#define GET_RG_ORIONA_NFRAC_DELTA                                  (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_0))                      & 0x00ffffff ) >> 0)
#define GET_RG_ORIONA_RX_AGC                                       (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_0))                      & 0x01000000 ) >> 24)
#define GET_RG_ORIONA_RF_CLK_SEL                                   (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_0))                      & 0x80000000 ) >> 31)
#define GET_RG_ORIONA_RX_IQ_ALPHA                                  (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_1))                      & 0x0000001f ) >> 0)
#define GET_RG_ORIONA_RX_IQ_THETA                                  (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_1))                      & 0x00001f00 ) >> 8)
#define GET_RG_ORIONA_RX_IQ_MANUAL                                 (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_1))                      & 0x00010000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_NOSHRK                                  (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_1))                      & 0x00020000 ) >> 17)
#define GET_RG_ORIONA_DAC_CLK_SEL                                  (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_2))                      & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_DAC_PATH_SEL                                 (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_2))                      & 0x0000000c ) >> 2)
#define GET_RG_ORIONA_DAC_CLK_INV                                  (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_2))                      & 0x00000010 ) >> 4)
#define GET_RG_ORIONA_BB_SIG_EN                                    (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_2))                      & 0x00000020 ) >> 5)
#define GET_RG_ORIONA_TX_UP8X_MAN_EN                               (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_2))                      & 0x00000100 ) >> 8)
#define GET_RG_ORIONA_DIS_DAC_OFFSET                               (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_2))                      & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_WIFI_RX_ADC_ON                               (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_2))                      & 0x00040000 ) >> 18)
#define GET_RG_ORIONA_BT_RX_ADC_ON                                 (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_2))                      & 0x00080000 ) >> 19)
#define GET_RG_ORIONA_RX_RSSIADC_TH                                (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_2))                      & 0x00f00000 ) >> 20)
#define GET_RG_ORIONA_ADC_PATH                                     (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_2))                      & 0x01000000 ) >> 24)
#define GET_RG_ORIONA_RSSI_EDGE_SEL                                (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_2))                      & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_ADC_EDGE_SEL                                 (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_2))                      & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_Q_INV                                        (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_2))                      & 0x10000000 ) >> 28)
#define GET_RG_ORIONA_I_INV                                        (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_2))                      & 0x20000000 ) >> 29)
#define GET_RG_ORIONA_IQ_SWAP                                      (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_2))                      & 0x40000000 ) >> 30)
#define GET_RG_ORIONA_SIGN_SWAP                                    (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_2))                      & 0x80000000 ) >> 31)
#define GET_RG_ORIONA_TX_IQ_ALPHA                                  (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_3))                      & 0x0000001f ) >> 0)
#define GET_RG_ORIONA_TX_IQ_THETA                                  (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_3))                      & 0x00001f00 ) >> 8)
#define GET_RG_ORIONA_TX_IQ_MANUAL                                 (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_3))                      & 0x00010000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_NOSHRK                                  (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_3))                      & 0x00020000 ) >> 17)
#define GET_RG_ORIONA_TX_FREQ_OFFSET                               (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_4))                      & 0x0000ffff ) >> 0)
#define GET_RG_ORIONA_TONE_SCALE                                   (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_4))                      & 0x01ff0000 ) >> 16)
#define GET_RG_ORIONA_TONE_GEN_EN                                  (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_4))                      & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_DAC_DC_Q                                     (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_5))                      & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DAC_DC_I                                     (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_5))                      & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DAC_Q_SET                                    (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_6))                      & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DAC_MAN_Q_EN                                 (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_6))                      & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_DAC_I_SET                                    (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_6))                      & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DAC_MAN_I_EN                                 (((REG32(ADR_ORIONA_DIGITAL_ADD_ON_6))                      & 0x10000000 ) >> 28)
#define GET_RG_ORIONA_RX_DDC_RATE                                  (((REG32(ADR_ORIONA_RX_DC_CAL_DDC_RATE))                    & 0x0000003f ) >> 0)
#define GET_RG_ORIONA_RF_CAL_RX_DDC_RATE                           (((REG32(ADR_ORIONA_RX_DC_CAL_DDC_RATE))                    & 0x00003f00 ) >> 8)
#define GET_RG_ORIONA_RSSI_SAMP_PHASE                              (((REG32(ADR_ORIONA_RX_SARADC_CONTROL))                     & 0x00000007 ) >> 0)
#define GET_RG_ORIONA_PKT_IFS_TIME                                 (((REG32(ADR_ORIONA_PKT_GEN_LOG_0))                         & 0x00003fff ) >> 0)
#define GET_RG_ORIONA_PKT_RX_ADC_LOG_START                         (((REG32(ADR_ORIONA_PKT_GEN_LOG_0))                         & 0x00010000 ) >> 16)
#define GET_RG_ORIONA_PKT_BY_SPI                                   (((REG32(ADR_ORIONA_PKT_GEN_LOG_0))                         & 0x00040000 ) >> 18)
#define GET_RG_ORIONA_PKT_TYPE                                     (((REG32(ADR_ORIONA_PKT_GEN_LOG_0))                         & 0x00080000 ) >> 19)
#define GET_RG_ORIONA_PKT_FUNC_CTRL                                (((REG32(ADR_ORIONA_PKT_GEN_LOG_0))                         & 0x00700000 ) >> 20)
#define GET_RG_ORIONA_PKT_RX_ADC_LOG_RATE                          (((REG32(ADR_ORIONA_PKT_GEN_LOG_0))                         & 0x07000000 ) >> 24)
#define GET_RG_ORIONA_BB_PATTERN_SEL                               (((REG32(ADR_ORIONA_PKT_GEN_LOG_0))                         & 0x70000000 ) >> 28)
#define GET_RG_ORIONA_TX_DAC_PLAY_END_ADDR                         (((REG32(ADR_ORIONA_PKT_GEN_LOG_1))                         & 0x0000ffff ) >> 0)
#define GET_RG_ORIONA_TX_DAC_RAMP_DOWN                             (((REG32(ADR_ORIONA_PKT_GEN_LOG_1))                         & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_PKT_TX_DAC_PLAY_START                        (((REG32(ADR_ORIONA_PKT_GEN_LOG_1))                         & 0x10000000 ) >> 28)
#define GET_RO_ORIONA_PRE_DC_DONE                                  (((REG32(ADR_ORIONA_RF_D_CAL_TOP_1))                        & 0x00008000 ) >> 15)
#define GET_RO_ORIONA_BT_RXIQ_DONE                                 (((REG32(ADR_ORIONA_RF_D_CAL_TOP_1))                        & 0x00010000 ) >> 16)
#define GET_RO_ORIONA_WF5G_RXIQ_DONE                               (((REG32(ADR_ORIONA_RF_D_CAL_TOP_1))                        & 0x00020000 ) >> 17)
#define GET_RO_ORIONA_WF2G_RXIQ_DONE                               (((REG32(ADR_ORIONA_RF_D_CAL_TOP_1))                        & 0x00040000 ) >> 18)
#define GET_RO_ORIONA_WF5G_TXIQ_DONE                               (((REG32(ADR_ORIONA_RF_D_CAL_TOP_1))                        & 0x00080000 ) >> 19)
#define GET_RO_ORIONA_WF5G_TXDC_DONE                               (((REG32(ADR_ORIONA_RF_D_CAL_TOP_1))                        & 0x00100000 ) >> 20)
#define GET_RO_ORIONA_BT_TXIQ_DONE                                 (((REG32(ADR_ORIONA_RF_D_CAL_TOP_1))                        & 0x00200000 ) >> 21)
#define GET_RO_ORIONA_BT_TXDC_DONE                                 (((REG32(ADR_ORIONA_RF_D_CAL_TOP_1))                        & 0x00400000 ) >> 22)
#define GET_RO_ORIONA_WF2G_TXIQ_DONE                               (((REG32(ADR_ORIONA_RF_D_CAL_TOP_1))                        & 0x00800000 ) >> 23)
#define GET_RO_ORIONA_WF2G_TXDC_DONE                               (((REG32(ADR_ORIONA_RF_D_CAL_TOP_1))                        & 0x01000000 ) >> 24)
#define GET_RO_ORIONA_BW40_RCCAL_DONE                              (((REG32(ADR_ORIONA_RF_D_CAL_TOP_1))                        & 0x02000000 ) >> 25)
#define GET_RO_ORIONA_BW80_RCCAL_DONE                              (((REG32(ADR_ORIONA_RF_D_CAL_TOP_1))                        & 0x04000000 ) >> 26)
#define GET_RO_ORIONA_BW20_RCCAL_DONE                              (((REG32(ADR_ORIONA_RF_D_CAL_TOP_1))                        & 0x08000000 ) >> 27)
#define GET_RO_ORIONA_BT2M_DCCAL_DONE                              (((REG32(ADR_ORIONA_RF_D_CAL_TOP_1))                        & 0x10000000 ) >> 28)
#define GET_RO_ORIONA_BT1M_DCCAL_DONE                              (((REG32(ADR_ORIONA_RF_D_CAL_TOP_1))                        & 0x20000000 ) >> 29)
#define GET_RO_ORIONA_WF5G_DCCAL_DONE                              (((REG32(ADR_ORIONA_RF_D_CAL_TOP_1))                        & 0x40000000 ) >> 30)
#define GET_RO_ORIONA_WF2G_DCCAL_DONE                              (((REG32(ADR_ORIONA_RF_D_CAL_TOP_1))                        & 0x80000000 ) >> 31)
#define GET_RG_ORIONA_PHASE_17P5M                                  (((REG32(ADR_ORIONA_RF_D_CAL_TOP_2))                        & 0x0000ffff ) >> 0)
#define GET_RG_ORIONA_PHASE_2P5M                                   (((REG32(ADR_ORIONA_RF_D_CAL_TOP_2))                        & 0xffff0000 ) >> 16)
#define GET_RG_ORIONA_TX_IQ_RX_RATE                                (((REG32(ADR_ORIONA_RF_D_CAL_TOP_3))                        & 0x0000ffff ) >> 0)
#define GET_RG_ORIONA_TX_DC_RX_RATE                                (((REG32(ADR_ORIONA_RF_D_CAL_TOP_3))                        & 0xffff0000 ) >> 16)
#define GET_RG_ORIONA_RX_IQ_RX_RATE                                (((REG32(ADR_ORIONA_RF_D_CAL_TOP_4))                        & 0x0000ffff ) >> 0)
#define GET_RG_ORIONA_TRX_IQDC_TX_RATE                             (((REG32(ADR_ORIONA_RF_D_CAL_TOP_4))                        & 0xffff0000 ) >> 16)
#define GET_RO_ORIONA_RX_IQ_THETA                                  (((REG32(ADR_ORIONA_RF_D_CAL_TOP_5))                        & 0x0000001f ) >> 0)
#define GET_RO_ORIONA_RX_IQ_ALPHA                                  (((REG32(ADR_ORIONA_RF_D_CAL_TOP_5))                        & 0x00001f00 ) >> 8)
#define GET_RO_ORIONA_TX_IQ_THETA                                  (((REG32(ADR_ORIONA_RF_D_CAL_TOP_5))                        & 0x001f0000 ) >> 16)
#define GET_RO_ORIONA_TX_IQ_ALPHA                                  (((REG32(ADR_ORIONA_RF_D_CAL_TOP_5))                        & 0x1f000000 ) >> 24)
#define GET_RG_ORIONA_RX_RCCAL_TARG                                (((REG32(ADR_ORIONA_RF_D_CAL_TOP_6))                        & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_RX_DC_POLAR_INV                              (((REG32(ADR_ORIONA_RF_D_CAL_TOP_6))                        & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_RCCAL_POLAR_INV                              (((REG32(ADR_ORIONA_RF_D_CAL_TOP_6))                        & 0x00002000 ) >> 13)
#define GET_RG_ORIONA_RX_DC_RESOLUTION                             (((REG32(ADR_ORIONA_RF_D_CAL_TOP_6))                        & 0x00004000 ) >> 14)
#define GET_RG_ORIONA_TRX_IQCAL_TIME                               (((REG32(ADR_ORIONA_RF_D_CAL_TOP_6))                        & 0x00300000 ) >> 20)
#define GET_RO_ORIONA_SPECTRUM_PWR_39_32                           (((REG32(ADR_ORIONA_RF_D_CAL_TOP_7))                        & 0x000000ff ) >> 0)
#define GET_RO_ORIONA_SPECTRUM_PWR_31_0                            (((REG32(ADR_ORIONA_RF_D_CAL_TOP_8))                        & 0xffffffff ) >> 0)
#define GET_RG_ORIONA_PRE_DC_CAL_DELAY                             (((REG32(ADR_ORIONA_RF_D_CAL_TOP_9))                        & 0x00000007 ) >> 0)
#define GET_RG_ORIONA_PRE_DC_POLA_INV                              (((REG32(ADR_ORIONA_RF_D_CAL_TOP_9))                        & 0x00000010 ) >> 4)
#define GET_RG_ORIONA_RX_PRE_DC_RESOLUTION                         (((REG32(ADR_ORIONA_RF_D_CAL_TOP_9))                        & 0x00000020 ) >> 5)
#define GET_RG_ORIONA_PRE_DC_AUTO                                  (((REG32(ADR_ORIONA_RF_D_CAL_TOP_9))                        & 0x00000040 ) >> 6)
#define GET_RG_ORIONA_RCCAL_DATA_SEL                               (((REG32(ADR_ORIONA_RF_D_CAL_TOP_9))                        & 0x00000200 ) >> 9)
#define GET_RG_ORIONA_RCCAL_TONE_RATE_EN                           (((REG32(ADR_ORIONA_RF_D_CAL_TOP_9))                        & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_RCCAL_EST_T                                  (((REG32(ADR_ORIONA_RF_D_CAL_TOP_9))                        & 0x00070000 ) >> 16)
#define GET_RG_ORIONA_TRX_DCIQCAL_EST_T                            (((REG32(ADR_ORIONA_RF_D_CAL_TOP_9))                        & 0x00700000 ) >> 20)
#define GET_RG_ORIONA_HS3W_TX_RF_GAIN                              (((REG32(ADR_ORIONA_HS3W_CTRL1))                            & 0x0000007f ) >> 0)
#define GET_RG_ORIONA_HS3W_PGAGC                                   (((REG32(ADR_ORIONA_HS3W_CTRL1))                            & 0x00000f00 ) >> 8)
#define GET_RG_ORIONA_HS3W_RFGC                                    (((REG32(ADR_ORIONA_HS3W_CTRL1))                            & 0x00003000 ) >> 12)
#define GET_RG_ORIONA_HS3W_RXAGC                                   (((REG32(ADR_ORIONA_HS3W_CTRL1))                            & 0x00004000 ) >> 14)
#define GET_RG_ORIONA_HS3W_RF_PHY_MODE                             (((REG32(ADR_ORIONA_HS3W_CTRL1))                            & 0x00070000 ) >> 16)
#define GET_RG_ORIONA_HS3W_MANUAL                                  (((REG32(ADR_ORIONA_HS3W_CTRL1))                            & 0x00100000 ) >> 20)
#define GET_RG_ORIONA_HS3W_COMM_DATA                               (((REG32(ADR_ORIONA_HS3W_CTRL1))                            & 0x07000000 ) >> 24)
#define GET_RG_ORIONA_HS3W_START_SENT                              (((REG32(ADR_ORIONA_HS3W_CTRL1))                            & 0x10000000 ) >> 28)
#define GET_RG_ORIONA_HS3W_SX_RFCTRL_CH_INT_10_8                   (((REG32(ADR_ORIONA_HS3W_CTRL2))                            & 0x00000007 ) >> 0)
#define GET_RG_ORIONA_HS3W_SX_RFCH_MAP_EN_INT                      (((REG32(ADR_ORIONA_HS3W_CTRL2))                            & 0x00000010 ) >> 4)
#define GET_RG_ORIONA_HS3W_SX_CHANNEL_INT                          (((REG32(ADR_ORIONA_HS3W_CTRL2))                            & 0x0007f800 ) >> 11)
#define GET_RG_ORIONA_HS3W_SX_RFCTRL_F_INT                         (((REG32(ADR_ORIONA_HS3W_CTRL3))                            & 0x00ffffff ) >> 0)
#define GET_RG_ORIONA_HS3W_SX_RFCTRL_CH_INT_7_0                    (((REG32(ADR_ORIONA_HS3W_CTRL3))                            & 0xff000000 ) >> 24)
#define GET_RG_ORIONA_MODE_BY_HS3W                                 (((REG32(ADR_ORIONA_RF_D_MODE_CTRL))                        & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_MODE_BY_HS5W                                 (((REG32(ADR_ORIONA_RF_D_MODE_CTRL))                        & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_HS_5WIRE_MANUAL                              (((REG32(ADR_ORIONA_RF_D_MODE_CTRL))                        & 0x00000004 ) >> 2)
#define GET_RG_ORIONA_MODE_BY_PHY                                  (((REG32(ADR_ORIONA_RF_D_MODE_CTRL))                        & 0x00000010 ) >> 4)
#define GET_RG_ORIONA_MODE_BY_HWPIN                                (((REG32(ADR_ORIONA_RF_D_MODE_CTRL))                        & 0x00000020 ) >> 5)
#define GET_RG_ORIONA_TX_GAIN_BY_HS3W                              (((REG32(ADR_ORIONA_RF_D_MODE_CTRL))                        & 0x00000100 ) >> 8)
#define GET_RG_ORIONA_RX_GAIN_BY_HS3W                              (((REG32(ADR_ORIONA_RF_D_MODE_CTRL))                        & 0x00000200 ) >> 9)
#define GET_RG_ORIONA_MODUL_SCHEME_BY_HS3W                         (((REG32(ADR_ORIONA_RF_D_MODE_CTRL))                        & 0x00000400 ) >> 10)
#define GET_RG_ORIONA_TX_GAIN_BY_HS5W                              (((REG32(ADR_ORIONA_RF_D_MODE_CTRL))                        & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_RX_GAIN_BY_HS5W                              (((REG32(ADR_ORIONA_RF_D_MODE_CTRL))                        & 0x00002000 ) >> 13)
#define GET_RG_ORIONA_MODUL_SCHEME_BY_HS5W                         (((REG32(ADR_ORIONA_RF_D_MODE_CTRL))                        & 0x00004000 ) >> 14)
#define GET_RG_ORIONA_RX_AGC_MANUAL                                (((REG32(ADR_ORIONA_RF_D_MODE_CTRL))                        & 0x00008000 ) >> 15)
#define GET_RO_ORIONA_RF_PHY_MODE                                  (((REG32(ADR_ORIONA_RF_D_MODE_CTRL))                        & 0x00070000 ) >> 16)
#define GET_RO_ORIONA_MODUL_SCHEME                                 (((REG32(ADR_ORIONA_RF_D_MODE_CTRL))                        & 0x00700000 ) >> 20)
#define GET_RO_ORIONA_HS3W_SX_CHANNEL                              (((REG32(ADR_ORIONA_HS3W_READ_OUT_1))                       & 0x000000ff ) >> 0)
#define GET_RO_ORIONA_HS3W_SX_RFCH_MAP_EN                          (((REG32(ADR_ORIONA_HS3W_READ_OUT_1))                       & 0x00000100 ) >> 8)
#define GET_RO_ORIONA_GAIN_TX                                      (((REG32(ADR_ORIONA_HS3W_READ_OUT_1))                       & 0x000f0000 ) >> 16)
#define GET_RO_ORIONA_RSSIADC                                      (((REG32(ADR_ORIONA_HS3W_READ_OUT_1))                       & 0x00f00000 ) >> 20)
#define GET_RO_ORIONA_ABBPGA                                       (((REG32(ADR_ORIONA_HS3W_READ_OUT_1))                       & 0x0f000000 ) >> 24)
#define GET_RO_ORIONA_RFPGA                                        (((REG32(ADR_ORIONA_HS3W_READ_OUT_1))                       & 0x30000000 ) >> 28)
#define GET_RO_ORIONA_DA_RX_AGC                                    (((REG32(ADR_ORIONA_HS3W_READ_OUT_1))                       & 0x80000000 ) >> 31)
#define GET_RO_ORIONA_HS3W_SX_RFCTRL_CH                            (((REG32(ADR_ORIONA_HS3W_READ_OUT_2))                       & 0x000007ff ) >> 0)
#define GET_RO_ORIONA_HS3W_SX_RFCTRL_F                             (((REG32(ADR_ORIONA_HS3W_READ_OUT_3))                       & 0x00ffffff ) >> 0)
#define GET_RO_ORIONA_SX_FREQ_KHZ                                  (((REG32(ADR_ORIONA_SX_LOCK_FREQ_1))                        & 0x007fffff ) >> 0)
#define GET_RO_ORIONA_RF_FREQ_MHZ                                  (((REG32(ADR_ORIONA_SX_LOCK_FREQ_2))                        & 0x00001fff ) >> 0)
#define GET_RO_ORIONA_HS5W_SX_CHANNEL                              (((REG32(ADR_ORIONA_HS5W_READ_OUT_1))                       & 0x000000ff ) >> 0)
#define GET_RO_ORIONA_HS5W_SX_RFCH_MAP_EN                          (((REG32(ADR_ORIONA_HS5W_READ_OUT_1))                       & 0x00000100 ) >> 8)
#define GET_RO_ORIONA_HS5W_SX_RFCTRL_CH                            (((REG32(ADR_ORIONA_HS5W_READ_OUT_2))                       & 0x000007ff ) >> 0)
#define GET_RO_ORIONA_HS5W_SX_RFCTRL_F                             (((REG32(ADR_ORIONA_HS5W_READ_OUT_3))                       & 0x00ffffff ) >> 0)
#define GET_RG_ORIONA_5G_TX_BAND_F1                                (((REG32(ADR_ORIONA_RF_5G_TX_PARTITION_BAND1))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_5G_TX_BAND_F0                                (((REG32(ADR_ORIONA_RF_5G_TX_PARTITION_BAND1))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_5G_TX_BAND_F2                                (((REG32(ADR_ORIONA_RF_5G_TX_PARTITION_BAND2))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_020_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG0))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_040_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG0))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_060_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG1))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_080_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG1))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_0A0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG2))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_0C0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG2))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_0D0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG3))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_0E0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG3))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_0F0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG4))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_100_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG4))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_110_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG5))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_120_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG5))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_130_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG6))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_140_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG6))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_150_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG7))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_160_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG7))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_170_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG8))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_180_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG8))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_190_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG9))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_1A0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG9))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_1B0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REGA))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_1C0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REGA))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_1D0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REGB))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_1E0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REGB))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_1F0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REGC))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_200_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REGC))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_020_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG0))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_040_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG0))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_060_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG1))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_080_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG1))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_0A0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG2))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_0C0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG2))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_0D0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG3))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_0E0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG3))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_0F0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG4))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_100_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG4))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_110_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG5))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_120_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG5))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_130_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG6))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_140_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG6))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_150_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG7))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_160_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG7))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_170_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG8))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_180_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG8))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_190_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG9))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_1A0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG9))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_1B0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REGA))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_1C0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REGA))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_1D0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REGB))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_1E0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REGB))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F0_1F0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REGC))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F0_200_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REGC))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_020_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG0))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_040_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG0))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_060_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG1))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_080_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG1))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_0A0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG2))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_0C0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG2))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_0D0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG3))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_0E0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG3))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_0F0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG4))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_100_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG4))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_110_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG5))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_120_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG5))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_130_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG6))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_140_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG6))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_150_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG7))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_160_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG7))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_170_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG8))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_180_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG8))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_190_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG9))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_1A0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG9))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_1B0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REGA))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_1C0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REGA))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_1D0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REGB))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_1E0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REGB))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_1F0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REGC))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_200_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REGC))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_020_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG0))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_040_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG0))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_060_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG1))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_080_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG1))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_0A0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG2))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_0C0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG2))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_0D0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG3))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_0E0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG3))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_0F0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG4))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_100_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG4))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_110_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG5))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_120_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG5))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_130_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG6))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_140_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG6))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_150_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG7))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_160_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG7))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_170_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG8))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_180_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG8))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_190_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG9))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_1A0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG9))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_1B0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REGA))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_1C0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REGA))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_1D0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REGB))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_1E0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REGB))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F1_1F0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REGC))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F1_200_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REGC))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_020_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG0))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_040_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG0))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_060_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG1))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_080_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG1))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_0A0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG2))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_0C0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG2))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_0D0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG3))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_0E0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG3))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_0F0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG4))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_100_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG4))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_110_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG5))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_120_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG5))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_130_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG6))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_140_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG6))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_150_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG7))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_160_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG7))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_170_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG8))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_180_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG8))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_190_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG9))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_1A0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG9))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_1B0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REGA))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_1C0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REGA))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_1D0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REGB))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_1E0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REGB))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_1F0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REGC))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_200_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REGC))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_020_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG0))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_040_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG0))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_060_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG1))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_080_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG1))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_0A0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG2))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_0C0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG2))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_0D0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG3))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_0E0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG3))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_0F0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG4))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_100_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG4))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_110_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG5))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_120_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG5))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_130_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG6))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_140_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG6))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_150_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG7))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_160_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG7))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_170_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG8))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_180_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG8))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_190_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG9))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_1A0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG9))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_1B0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REGA))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_1C0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REGA))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_1D0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REGB))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_1E0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REGB))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F2_1F0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REGC))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F2_200_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REGC))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_020_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG0))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_040_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG0))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_060_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG1))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_080_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG1))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_0A0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG2))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_0C0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG2))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_0D0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG3))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_0E0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG3))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_0F0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG4))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_100_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG4))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_110_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG5))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_120_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG5))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_130_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG6))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_140_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG6))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_150_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG7))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_160_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG7))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_170_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG8))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_180_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG8))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_190_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG9))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_1A0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG9))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_1B0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REGA))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_1C0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REGA))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_1D0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REGB))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_1E0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REGB))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_1F0_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REGC))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_200_GAIN                              (((REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REGC))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_020_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG0))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_040_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG0))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_060_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG1))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_080_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG1))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_0A0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG2))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_0C0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG2))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_0D0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG3))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_0E0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG3))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_0F0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG4))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_100_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG4))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_110_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG5))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_120_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG5))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_130_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG6))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_140_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG6))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_150_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG7))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_160_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG7))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_170_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG8))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_180_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG8))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_190_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG9))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_1A0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG9))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_1B0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REGA))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_1C0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REGA))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_1D0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REGB))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_1E0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REGB))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_F3_1F0_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REGC))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_F3_200_PH                                (((REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REGC))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_TX_IQ_WF2G_ALPHA                             (((REG32(ADR_ORIONA_TX_IQ_COMP_2G))                         & 0x0000001f ) >> 0)
#define GET_RG_ORIONA_TX_IQ_WF2G_THETA                             (((REG32(ADR_ORIONA_TX_IQ_COMP_2G))                         & 0x00001f00 ) >> 8)
#define GET_RG_ORIONA_TX_IQ_BT_ALPHA                               (((REG32(ADR_ORIONA_TX_IQ_COMP_2G))                         & 0x001f0000 ) >> 16)
#define GET_RG_ORIONA_TX_IQ_BT_THETA                               (((REG32(ADR_ORIONA_TX_IQ_COMP_2G))                         & 0x1f000000 ) >> 24)
#define GET_RG_ORIONA_TX_IQ_WF5G_ALPHA                             (((REG32(ADR_ORIONA_TX_IQ_COMP_5G))                         & 0x001f0000 ) >> 16)
#define GET_RG_ORIONA_TX_IQ_WF5G_THETA                             (((REG32(ADR_ORIONA_TX_IQ_COMP_5G))                         & 0x1f000000 ) >> 24)
#define GET_RG_ORIONA_RX_IQ_WF2G_40_ALPHA                          (((REG32(ADR_ORIONA_RX_IQ_COMP_2G))                         & 0x0000001f ) >> 0)
#define GET_RG_ORIONA_RX_IQ_WF2G_40_THETA                          (((REG32(ADR_ORIONA_RX_IQ_COMP_2G))                         & 0x00001f00 ) >> 8)
#define GET_RG_ORIONA_RX_IQ_WF2G_20_ALPHA                          (((REG32(ADR_ORIONA_RX_IQ_COMP_2G))                         & 0x001f0000 ) >> 16)
#define GET_RG_ORIONA_RX_IQ_WF2G_20_THETA                          (((REG32(ADR_ORIONA_RX_IQ_COMP_2G))                         & 0x1f000000 ) >> 24)
#define GET_RG_ORIONA_RX_IQ_WF5G_F1_20_ALPHA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_20_0))                    & 0x0000001f ) >> 0)
#define GET_RG_ORIONA_RX_IQ_WF5G_F1_20_THETA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_20_0))                    & 0x00001f00 ) >> 8)
#define GET_RG_ORIONA_RX_IQ_WF5G_F0_20_ALPHA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_20_0))                    & 0x001f0000 ) >> 16)
#define GET_RG_ORIONA_RX_IQ_WF5G_F0_20_THETA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_20_0))                    & 0x1f000000 ) >> 24)
#define GET_RG_ORIONA_RX_IQ_WF5G_F3_20_ALPHA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_20_1))                    & 0x0000001f ) >> 0)
#define GET_RG_ORIONA_RX_IQ_WF5G_F3_20_THETA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_20_1))                    & 0x00001f00 ) >> 8)
#define GET_RG_ORIONA_RX_IQ_WF5G_F2_20_ALPHA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_20_1))                    & 0x001f0000 ) >> 16)
#define GET_RG_ORIONA_RX_IQ_WF5G_F2_20_THETA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_20_1))                    & 0x1f000000 ) >> 24)
#define GET_RG_ORIONA_RX_IQ_WF5G_F1_40_ALPHA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_40_0))                    & 0x0000001f ) >> 0)
#define GET_RG_ORIONA_RX_IQ_WF5G_F1_40_THETA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_40_0))                    & 0x00001f00 ) >> 8)
#define GET_RG_ORIONA_RX_IQ_WF5G_F0_40_ALPHA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_40_0))                    & 0x001f0000 ) >> 16)
#define GET_RG_ORIONA_RX_IQ_WF5G_F0_40_THETA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_40_0))                    & 0x1f000000 ) >> 24)
#define GET_RG_ORIONA_RX_IQ_WF5G_F3_40_ALPHA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_40_1))                    & 0x0000001f ) >> 0)
#define GET_RG_ORIONA_RX_IQ_WF5G_F3_40_THETA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_40_1))                    & 0x00001f00 ) >> 8)
#define GET_RG_ORIONA_RX_IQ_WF5G_F2_40_ALPHA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_40_1))                    & 0x001f0000 ) >> 16)
#define GET_RG_ORIONA_RX_IQ_WF5G_F2_40_THETA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_40_1))                    & 0x1f000000 ) >> 24)
#define GET_RG_ORIONA_RX_IQ_WF5G_F1_80_ALPHA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_80_0))                    & 0x0000001f ) >> 0)
#define GET_RG_ORIONA_RX_IQ_WF5G_F1_80_THETA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_80_0))                    & 0x00001f00 ) >> 8)
#define GET_RG_ORIONA_RX_IQ_WF5G_F0_80_ALPHA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_80_0))                    & 0x001f0000 ) >> 16)
#define GET_RG_ORIONA_RX_IQ_WF5G_F0_80_THETA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_80_0))                    & 0x1f000000 ) >> 24)
#define GET_RG_ORIONA_RX_IQ_WF5G_F3_80_ALPHA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_80_1))                    & 0x0000001f ) >> 0)
#define GET_RG_ORIONA_RX_IQ_WF5G_F3_80_THETA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_80_1))                    & 0x00001f00 ) >> 8)
#define GET_RG_ORIONA_RX_IQ_WF5G_F2_80_ALPHA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_80_1))                    & 0x001f0000 ) >> 16)
#define GET_RG_ORIONA_RX_IQ_WF5G_F2_80_THETA                       (((REG32(ADR_ORIONA_RX_IQ_COMP_5G_80_1))                    & 0x1f000000 ) >> 24)
#define GET_RG_ORIONA_RX_IQ_BT2M_ALPHA                             (((REG32(ADR_ORIONA_RX_IQ_COMP_BT))                         & 0x0000001f ) >> 0)
#define GET_RG_ORIONA_RX_IQ_BT2M_THETA                             (((REG32(ADR_ORIONA_RX_IQ_COMP_BT))                         & 0x00001f00 ) >> 8)
#define GET_RG_ORIONA_RX_IQ_BT1M_ALPHA                             (((REG32(ADR_ORIONA_RX_IQ_COMP_BT))                         & 0x001f0000 ) >> 16)
#define GET_RG_ORIONA_RX_IQ_BT1M_THETA                             (((REG32(ADR_ORIONA_RX_IQ_COMP_BT))                         & 0x1f000000 ) >> 24)
#define GET_RG_ORIONA_TXIQ_TAN_02                                  (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_00))                   & 0x000001ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_COS_INV_FRAC_02                         (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_00))                   & 0x00007c00 ) >> 10)
#define GET_RG_ORIONA_TXIQ_TAN_01                                  (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_00))                   & 0x01ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_COS_INV_FRAC_01                         (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_00))                   & 0x7c000000 ) >> 26)
#define GET_RG_ORIONA_TXIQ_TAN_04                                  (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_01))                   & 0x000001ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_COS_INV_FRAC_04                         (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_01))                   & 0x00007c00 ) >> 10)
#define GET_RG_ORIONA_TXIQ_TAN_03                                  (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_01))                   & 0x01ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_COS_INV_FRAC_03                         (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_01))                   & 0x7c000000 ) >> 26)
#define GET_RG_ORIONA_TXIQ_TAN_06                                  (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_02))                   & 0x000001ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_COS_INV_FRAC_06                         (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_02))                   & 0x00007c00 ) >> 10)
#define GET_RG_ORIONA_TXIQ_TAN_05                                  (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_02))                   & 0x01ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_COS_INV_FRAC_05                         (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_02))                   & 0x7c000000 ) >> 26)
#define GET_RG_ORIONA_TXIQ_TAN_08                                  (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_03))                   & 0x000001ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_COS_INV_FRAC_08                         (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_03))                   & 0x00007c00 ) >> 10)
#define GET_RG_ORIONA_TXIQ_TAN_07                                  (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_03))                   & 0x01ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_COS_INV_FRAC_07                         (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_03))                   & 0x7c000000 ) >> 26)
#define GET_RG_ORIONA_TXIQ_TAN_10                                  (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_04))                   & 0x000001ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_COS_INV_FRAC_10                         (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_04))                   & 0x00007c00 ) >> 10)
#define GET_RG_ORIONA_TXIQ_TAN_09                                  (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_04))                   & 0x01ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_COS_INV_FRAC_09                         (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_04))                   & 0x7c000000 ) >> 26)
#define GET_RG_ORIONA_TXIQ_TAN_12                                  (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_05))                   & 0x000001ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_COS_INV_FRAC_12                         (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_05))                   & 0x00007c00 ) >> 10)
#define GET_RG_ORIONA_TXIQ_TAN_11                                  (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_05))                   & 0x01ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_COS_INV_FRAC_11                         (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_05))                   & 0x7c000000 ) >> 26)
#define GET_RG_ORIONA_TXIQ_TAN_14                                  (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_06))                   & 0x000001ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_COS_INV_FRAC_14                         (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_06))                   & 0x00007c00 ) >> 10)
#define GET_RG_ORIONA_TXIQ_TAN_13                                  (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_06))                   & 0x01ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_COS_INV_FRAC_13                         (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_06))                   & 0x7c000000 ) >> 26)
#define GET_RG_ORIONA_TXIQ_TAN_16                                  (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_07))                   & 0x000001ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_COS_INV_FRAC_16                         (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_07))                   & 0x00007c00 ) >> 10)
#define GET_RG_ORIONA_TXIQ_TAN_15                                  (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_07))                   & 0x01ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_COS_INV_FRAC_15                         (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_07))                   & 0x7c000000 ) >> 26)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M15                      (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_08))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M16                      (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_08))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M13                      (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_09))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M14                      (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_09))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M11                      (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_0A))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M12                      (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_0A))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M09                      (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_0B))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M10                      (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_0B))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M07                      (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_0C))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M08                      (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_0C))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M05                      (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_0D))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M06                      (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_0D))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M03                      (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_0E))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M04                      (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_0E))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M01                      (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_0F))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M02                      (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_0F))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_02                       (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_10))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_01                       (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_10))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_04                       (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_11))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_03                       (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_11))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_06                       (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_12))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_05                       (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_12))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_08                       (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_13))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_07                       (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_13))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_10                       (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_14))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_09                       (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_14))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_12                       (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_15))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_11                       (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_15))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_14                       (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_16))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_13                       (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_16))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_15                       (((REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_17))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_TAN_02                                  (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_00))                   & 0x000001ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_COS_INV_FRAC_02                         (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_00))                   & 0x00007c00 ) >> 10)
#define GET_RG_ORIONA_RXIQ_TAN_01                                  (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_00))                   & 0x01ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_COS_INV_FRAC_01                         (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_00))                   & 0x7c000000 ) >> 26)
#define GET_RG_ORIONA_RXIQ_TAN_04                                  (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_01))                   & 0x000001ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_COS_INV_FRAC_04                         (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_01))                   & 0x00007c00 ) >> 10)
#define GET_RG_ORIONA_RXIQ_TAN_03                                  (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_01))                   & 0x01ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_COS_INV_FRAC_03                         (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_01))                   & 0x7c000000 ) >> 26)
#define GET_RG_ORIONA_RXIQ_TAN_06                                  (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_02))                   & 0x000001ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_COS_INV_FRAC_06                         (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_02))                   & 0x00007c00 ) >> 10)
#define GET_RG_ORIONA_RXIQ_TAN_05                                  (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_02))                   & 0x01ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_COS_INV_FRAC_05                         (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_02))                   & 0x7c000000 ) >> 26)
#define GET_RG_ORIONA_RXIQ_TAN_08                                  (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_03))                   & 0x000001ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_COS_INV_FRAC_08                         (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_03))                   & 0x00007c00 ) >> 10)
#define GET_RG_ORIONA_RXIQ_TAN_07                                  (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_03))                   & 0x01ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_COS_INV_FRAC_07                         (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_03))                   & 0x7c000000 ) >> 26)
#define GET_RG_ORIONA_RXIQ_TAN_10                                  (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_04))                   & 0x000001ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_COS_INV_FRAC_10                         (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_04))                   & 0x00007c00 ) >> 10)
#define GET_RG_ORIONA_RXIQ_TAN_09                                  (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_04))                   & 0x01ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_COS_INV_FRAC_09                         (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_04))                   & 0x7c000000 ) >> 26)
#define GET_RG_ORIONA_RXIQ_TAN_12                                  (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_05))                   & 0x000001ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_COS_INV_FRAC_12                         (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_05))                   & 0x00007c00 ) >> 10)
#define GET_RG_ORIONA_RXIQ_TAN_11                                  (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_05))                   & 0x01ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_COS_INV_FRAC_11                         (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_05))                   & 0x7c000000 ) >> 26)
#define GET_RG_ORIONA_RXIQ_TAN_14                                  (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_06))                   & 0x000001ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_COS_INV_FRAC_14                         (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_06))                   & 0x00007c00 ) >> 10)
#define GET_RG_ORIONA_RXIQ_TAN_13                                  (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_06))                   & 0x01ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_COS_INV_FRAC_13                         (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_06))                   & 0x7c000000 ) >> 26)
#define GET_RG_ORIONA_RXIQ_TAN_16                                  (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_07))                   & 0x000001ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_COS_INV_FRAC_16                         (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_07))                   & 0x00007c00 ) >> 10)
#define GET_RG_ORIONA_RXIQ_TAN_15                                  (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_07))                   & 0x01ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_COS_INV_FRAC_15                         (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_07))                   & 0x7c000000 ) >> 26)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M15                      (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_08))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M16                      (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_08))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M13                      (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_09))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M14                      (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_09))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M11                      (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_0A))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M12                      (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_0A))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M09                      (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_0B))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M10                      (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_0B))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M07                      (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_0C))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M08                      (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_0C))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M05                      (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_0D))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M06                      (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_0D))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M03                      (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_0E))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M04                      (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_0E))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M01                      (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_0F))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M02                      (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_0F))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_02                       (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_10))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_01                       (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_10))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_04                       (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_11))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_03                       (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_11))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_06                       (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_12))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_05                       (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_12))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_08                       (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_13))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_07                       (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_13))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_10                       (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_14))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_09                       (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_14))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_12                       (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_15))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_11                       (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_15))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_14                       (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_16))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_13                       (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_16))                   & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_15                       (((REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_17))                   & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_TONE_SEL                                     (((REG32(ADR_ORIONA_WIFI_PADPD_CAL_TONEGEN_REG))            & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_TONE_1_RATE                                  (((REG32(ADR_ORIONA_WIFI_PADPD_CAL_TONEGEN_REG))            & 0xffff0000 ) >> 16)
#define GET_RG_ORIONA_SPECTRUM_EN                                  (((REG32(ADR_ORIONA_WIFI_PADPD_CAL_RX_PADPD_REG))           & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_SPECTRUM_EN_MAN                              (((REG32(ADR_ORIONA_WIFI_PADPD_CAL_RX_PADPD_REG))           & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_SPECTRUM_LEAKY_FACTOR                        (((REG32(ADR_ORIONA_WIFI_PADPD_CAL_RX_PADPD_REG))           & 0x000000f0 ) >> 4)
#define GET_RG_ORIONA_SPECTRUM_LATCH                               (((REG32(ADR_ORIONA_WIFI_PADPD_CAL_RX_PADPD_REG))           & 0x00000100 ) >> 8)
#define GET_RG_ORIONA_SPECTRUM_DATA_SEL                            (((REG32(ADR_ORIONA_WIFI_PADPD_CAL_RX_PADPD_REG))           & 0x00003000 ) >> 12)
#define GET_RG_ORIONA_SPECTRUM_TONE_SEL                            (((REG32(ADR_ORIONA_WIFI_PADPD_CAL_RX_PADPD_REG))           & 0x00004000 ) >> 14)
#define GET_RG_ORIONA_SPECTRUM_LEAKY_DIN_SEL                       (((REG32(ADR_ORIONA_WIFI_PADPD_CAL_RX_PADPD_REG))           & 0x00008000 ) >> 15)
#define GET_RG_ORIONA_SPECTRUM_RATE                                (((REG32(ADR_ORIONA_WIFI_PADPD_CAL_RX_PADPD_REG))           & 0xffff0000 ) >> 16)
#define GET_RO_ORIONA_DPD_PHI                                      (((REG32(ADR_ORIONA_WIFI_PADPD_CAL_RX_RO))                  & 0x00001fff ) >> 0)
#define GET_RO_ORIONA_DPD_AMP                                      (((REG32(ADR_ORIONA_WIFI_PADPD_CAL_RX_RO))                  & 0x01ff0000 ) >> 16)
#define GET_RG_ORIONA_CFR_GAIN                                     (((REG32(ADR_ORIONA_WIFI_PADPD_CFR))                        & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_CFR_PEAK                                     (((REG32(ADR_ORIONA_WIFI_PADPD_CFR))                        & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_CFR_EN                                       (((REG32(ADR_ORIONA_WIFI_PADPD_CFR))                        & 0x80000000 ) >> 31)
#define GET_RG_ORIONA_RX_PADPD_DC_RM_LEAKY_FACTOR                  (((REG32(ADR_ORIONA_WIFI_PADPD_DC_RM))                      & 0x00000007 ) >> 0)
#define GET_RG_ORIONA_RX_PADPD_DC_RM_BYP                           (((REG32(ADR_ORIONA_WIFI_PADPD_DC_RM))                      & 0x00000010 ) >> 4)
#define GET_RG_ORIONA_TXIQ_CLP_THD_I                               (((REG32(ADR_ORIONA_WIFI_PADPD_TXIQ_CLIP_REG))              & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_TXIQ_CLP_THD_Q                               (((REG32(ADR_ORIONA_WIFI_PADPD_TXIQ_CLIP_REG))              & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_TX_SCALE                                     (((REG32(ADR_ORIONA_WIFI_PADPD_TXIQ_CONTROL_REG))           & 0x000000ff ) >> 0)
#define GET_RG_ORIONA_TX_IQ_SWP                                    (((REG32(ADR_ORIONA_WIFI_PADPD_TXIQ_CONTROL_REG))           & 0x00010000 ) >> 16)
#define GET_RG_ORIONA_TX_BB_SCALE_MANUAL                           (((REG32(ADR_ORIONA_WIFI_PADPD_TXIQ_CONTROL_REG))           & 0x00100000 ) >> 20)
#define GET_RG_ORIONA_TX_IQ_SRC                                    (((REG32(ADR_ORIONA_WIFI_PADPD_TXIQ_CONTROL_REG))           & 0x03000000 ) >> 24)
#define GET_RG_ORIONA_TX_I_DC                                      (((REG32(ADR_ORIONA_WIFI_PADPD_TXIQ_DPD_DC_REG))            & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_TX_Q_DC                                      (((REG32(ADR_ORIONA_WIFI_PADPD_TXIQ_DPD_DC_REG))            & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_TX_I_OFFSET                                  (((REG32(ADR_ORIONA_WIFI_PADPD_TXIQ_DC_OFFSET_REG))         & 0x00ff0000 ) >> 16)
#define GET_RG_ORIONA_TX_Q_OFFSET                                  (((REG32(ADR_ORIONA_WIFI_PADPD_TXIQ_DC_OFFSET_REG))         & 0xff000000 ) >> 24)
#define GET_RG_ORIONA_DPD_AM_EN                                    (((REG32(ADR_ORIONA_WIFI_PADPD_2G_CONTROL_REG))             & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_DPD_PM_EN                                    (((REG32(ADR_ORIONA_WIFI_PADPD_2G_CONTROL_REG))             & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_DPD_PM_AMSEL                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_CONTROL_REG))             & 0x00000004 ) >> 2)
#define GET_RG_ORIONA_DPD_020_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG0))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_040_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG0))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_060_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG1))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_080_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG1))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_0A0_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG2))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_0C0_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG2))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_0D0_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG3))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_0E0_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG3))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_0F0_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG4))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_100_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG4))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_110_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG5))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_120_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG5))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_130_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG6))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_140_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG6))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_150_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG7))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_160_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG7))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_170_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG8))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_180_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG8))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_190_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG9))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_1A0_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG9))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_1B0_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REGA))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_1C0_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REGA))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_1D0_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REGB))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_1E0_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REGB))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_1F0_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REGC))               & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_DPD_200_GAIN                                 (((REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REGC))               & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_020_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG0))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_040_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG0))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_060_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG1))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_080_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG1))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_0A0_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG2))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_0C0_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG2))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_0D0_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG3))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_0E0_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG3))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_0F0_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG4))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_100_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG4))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_110_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG5))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_120_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG5))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_130_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG6))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_140_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG6))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_150_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG7))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_160_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG7))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_170_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG8))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_180_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG8))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_190_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG9))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_1A0_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG9))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_1B0_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REGA))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_1C0_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REGA))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_1D0_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REGB))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_1E0_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REGB))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_1F0_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REGC))              & 0x00001fff ) >> 0)
#define GET_RG_ORIONA_DPD_200_PH                                   (((REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REGC))              & 0x1fff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_BB_SCALE_F3                              (((REG32(ADR_ORIONA_WIFI_PADPD_5G_BB_GAIN_REG))             & 0x000000ff ) >> 0)
#define GET_RG_ORIONA_DPD_BB_SCALE_F2                              (((REG32(ADR_ORIONA_WIFI_PADPD_5G_BB_GAIN_REG))             & 0x0000ff00 ) >> 8)
#define GET_RG_ORIONA_DPD_BB_SCALE_F1                              (((REG32(ADR_ORIONA_WIFI_PADPD_5G_BB_GAIN_REG))             & 0x00ff0000 ) >> 16)
#define GET_RG_ORIONA_DPD_BB_SCALE_F0                              (((REG32(ADR_ORIONA_WIFI_PADPD_5G_BB_GAIN_REG))             & 0xff000000 ) >> 24)
#define GET_RG_ORIONA_DPD_BB_SCALE_2G                              (((REG32(ADR_ORIONA_WIFI_PADPD_2G_BB_GAIN_REG))             & 0x000000ff ) >> 0)
#define GET_RG_ORIONA_TX_SCALE_11B                                 (((REG32(ADR_ORIONA_WIFI_PADPD_TX_GAIN_0P5DB_REG))          & 0x000000ff ) >> 0)
#define GET_RG_ORIONA_TX_SCALE_11G                                 (((REG32(ADR_ORIONA_WIFI_PADPD_TX_GAIN_0P5DB_REG))          & 0x00ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_RE_01                             (((REG32(ADR_ORIONA_IQIB_REG_00))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_RE_00                             (((REG32(ADR_ORIONA_IQIB_REG_00))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_RE_03                             (((REG32(ADR_ORIONA_IQIB_REG_01))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_RE_02                             (((REG32(ADR_ORIONA_IQIB_REG_01))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_RE_05                             (((REG32(ADR_ORIONA_IQIB_REG_02))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_RE_04                             (((REG32(ADR_ORIONA_IQIB_REG_02))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_RE_07                             (((REG32(ADR_ORIONA_IQIB_REG_03))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_RE_06                             (((REG32(ADR_ORIONA_IQIB_REG_03))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_RE_09                             (((REG32(ADR_ORIONA_IQIB_REG_04))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_RE_08                             (((REG32(ADR_ORIONA_IQIB_REG_04))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_RE_11                             (((REG32(ADR_ORIONA_IQIB_REG_05))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_RE_10                             (((REG32(ADR_ORIONA_IQIB_REG_05))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_RE_13                             (((REG32(ADR_ORIONA_IQIB_REG_06))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_RE_12                             (((REG32(ADR_ORIONA_IQIB_REG_06))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_RE_15                             (((REG32(ADR_ORIONA_IQIB_REG_07))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_RE_14                             (((REG32(ADR_ORIONA_IQIB_REG_07))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_RE_17                             (((REG32(ADR_ORIONA_IQIB_REG_08))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_RE_16                             (((REG32(ADR_ORIONA_IQIB_REG_08))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_RE_19                             (((REG32(ADR_ORIONA_IQIB_REG_09))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_RE_18                             (((REG32(ADR_ORIONA_IQIB_REG_09))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_RE_21                             (((REG32(ADR_ORIONA_IQIB_REG_0A))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_RE_20                             (((REG32(ADR_ORIONA_IQIB_REG_0A))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_RE_23                             (((REG32(ADR_ORIONA_IQIB_REG_0B))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_RE_22                             (((REG32(ADR_ORIONA_IQIB_REG_0B))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_RE_25                             (((REG32(ADR_ORIONA_IQIB_REG_0C))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_RE_24                             (((REG32(ADR_ORIONA_IQIB_REG_0C))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_RE_27                             (((REG32(ADR_ORIONA_IQIB_REG_0D))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_RE_26                             (((REG32(ADR_ORIONA_IQIB_REG_0D))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_RE_29                             (((REG32(ADR_ORIONA_IQIB_REG_0E))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_RE_28                             (((REG32(ADR_ORIONA_IQIB_REG_0E))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_RE_31                             (((REG32(ADR_ORIONA_IQIB_REG_0F))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_RE_30                             (((REG32(ADR_ORIONA_IQIB_REG_0F))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_RE_33                             (((REG32(ADR_ORIONA_IQIB_REG_10))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_RE_32                             (((REG32(ADR_ORIONA_IQIB_REG_10))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_RE_34                             (((REG32(ADR_ORIONA_IQIB_REG_11))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_IM_01                             (((REG32(ADR_ORIONA_IQIB_REG_12))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_IM_00                             (((REG32(ADR_ORIONA_IQIB_REG_12))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_IM_03                             (((REG32(ADR_ORIONA_IQIB_REG_13))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_IM_02                             (((REG32(ADR_ORIONA_IQIB_REG_13))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_IM_05                             (((REG32(ADR_ORIONA_IQIB_REG_14))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_IM_04                             (((REG32(ADR_ORIONA_IQIB_REG_14))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_IM_07                             (((REG32(ADR_ORIONA_IQIB_REG_15))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_IM_06                             (((REG32(ADR_ORIONA_IQIB_REG_15))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_IM_09                             (((REG32(ADR_ORIONA_IQIB_REG_16))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_IM_08                             (((REG32(ADR_ORIONA_IQIB_REG_16))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_IM_11                             (((REG32(ADR_ORIONA_IQIB_REG_17))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_IM_10                             (((REG32(ADR_ORIONA_IQIB_REG_17))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_IM_13                             (((REG32(ADR_ORIONA_IQIB_REG_18))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_IM_12                             (((REG32(ADR_ORIONA_IQIB_REG_18))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_IM_15                             (((REG32(ADR_ORIONA_IQIB_REG_19))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_IM_14                             (((REG32(ADR_ORIONA_IQIB_REG_19))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_IM_17                             (((REG32(ADR_ORIONA_IQIB_REG_1A))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_IM_16                             (((REG32(ADR_ORIONA_IQIB_REG_1A))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_IM_19                             (((REG32(ADR_ORIONA_IQIB_REG_1B))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_IM_18                             (((REG32(ADR_ORIONA_IQIB_REG_1B))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_IM_21                             (((REG32(ADR_ORIONA_IQIB_REG_1C))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_IM_20                             (((REG32(ADR_ORIONA_IQIB_REG_1C))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_IM_23                             (((REG32(ADR_ORIONA_IQIB_REG_1D))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_IM_22                             (((REG32(ADR_ORIONA_IQIB_REG_1D))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_IM_25                             (((REG32(ADR_ORIONA_IQIB_REG_1E))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_IM_24                             (((REG32(ADR_ORIONA_IQIB_REG_1E))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_IM_27                             (((REG32(ADR_ORIONA_IQIB_REG_1F))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_IM_26                             (((REG32(ADR_ORIONA_IQIB_REG_1F))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_IM_29                             (((REG32(ADR_ORIONA_IQIB_REG_20))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_IM_28                             (((REG32(ADR_ORIONA_IQIB_REG_20))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_IM_31                             (((REG32(ADR_ORIONA_IQIB_REG_21))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_IM_30                             (((REG32(ADR_ORIONA_IQIB_REG_21))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_IM_33                             (((REG32(ADR_ORIONA_IQIB_REG_22))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_FIR_COEF_D_IM_32                             (((REG32(ADR_ORIONA_IQIB_REG_22))                           & 0x03ff0000 ) >> 16)
#define GET_RG_ORIONA_FIR_COEF_D_IM_34                             (((REG32(ADR_ORIONA_IQIB_REG_23))                           & 0x000003ff ) >> 0)
#define GET_RG_ORIONA_IQIB_BY_PASS                                 (((REG32(ADR_ORIONA_IQIB_REG_24))                           & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_IQIB_SCALE                                   (((REG32(ADR_ORIONA_IQIB_REG_24))                           & 0x000000f0 ) >> 4)
#define GET_RO_ORIONA_FULL_Q_OUT_FIX_TERM                          (((REG32(ADR_ORIONA_IQIB_REG_25))                           & 0x07ffffff ) >> 0)
#define GET_RG_ORIONA_RESERVED_DPD                                 (((REG32(ADR_ORIONA_WIFI_PADPD_RESERVED_REG))               & 0xffffffff ) >> 0)
#define GET_RG_ORIONA_XO_LDO_LEVEL                                 (((REG32(ADR_ORIONA_XO_REGISTER))                           & 0x00000007 ) >> 0)
#define GET_RG_ORIONA_EN_LDO_XO_IQUP                               (((REG32(ADR_ORIONA_XO_REGISTER))                           & 0x00000010 ) >> 4)
#define GET_RG_ORIONA_EN_LDO_XO_BYP                                (((REG32(ADR_ORIONA_XO_REGISTER))                           & 0x00000020 ) >> 5)
#define GET_RG_ORIONA_XO_CBANKI_7_0                                (((REG32(ADR_ORIONA_XO_REGISTER))                           & 0x0000ff00 ) >> 8)
#define GET_RG_ORIONA_XO_CBANKO_7_0                                (((REG32(ADR_ORIONA_XO_REGISTER))                           & 0x00ff0000 ) >> 16)
#define GET_RG_ORIONA_XO_CBANKI_8                                  (((REG32(ADR_ORIONA_XO_REGISTER))                           & 0x01000000 ) >> 24)
#define GET_RG_ORIONA_XO_CBANKO_8                                  (((REG32(ADR_ORIONA_XO_REGISTER))                           & 0x02000000 ) >> 25)
#define GET_RG_ORIONA_EN_FDB                                       (((REG32(ADR_ORIONA_XO_REGISTER))                           & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_FDB_BYPASS                                   (((REG32(ADR_ORIONA_XO_REGISTER))                           & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_FDB_DUTY_LTH                                 (((REG32(ADR_ORIONA_XO_REGISTER))                           & 0x30000000 ) >> 28)
#define GET_RG_ORIONA_EN_CLK_EXT_ADC                               (((REG32(ADR_ORIONA_XO_REGISTER))                           & 0x80000000 ) >> 31)
#define GET_RG_ORIONA_EN_FDB_DCC_M2_MUAL                           (((REG32(ADR_ORIONA_FDB_REGISTER))                          & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_EN_FDB_DCC_M4_MUAL                           (((REG32(ADR_ORIONA_FDB_REGISTER))                          & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_EN_FDB_DELAYC_M2_MUAL                        (((REG32(ADR_ORIONA_FDB_REGISTER))                          & 0x00000004 ) >> 2)
#define GET_RG_ORIONA_EN_FDB_DELAYF_M2_MUAL                        (((REG32(ADR_ORIONA_FDB_REGISTER))                          & 0x00000008 ) >> 3)
#define GET_RG_ORIONA_EN_FDB_DELAYC_M4_MUAL                        (((REG32(ADR_ORIONA_FDB_REGISTER))                          & 0x00000010 ) >> 4)
#define GET_RG_ORIONA_EN_FDB_DELAYF_M4_MUAL                        (((REG32(ADR_ORIONA_FDB_REGISTER))                          & 0x00000020 ) >> 5)
#define GET_RG_ORIONA_EN_FDB_PHASESWAP_MUAL                        (((REG32(ADR_ORIONA_FDB_REGISTER))                          & 0x00000040 ) >> 6)
#define GET_RG_ORIONA_FDB_PHASESWAP_MUAL                           (((REG32(ADR_ORIONA_FDB_REGISTER))                          & 0x00000080 ) >> 7)
#define GET_RG_ORIONA_FDB_CDELAY_M2_MUAL                           (((REG32(ADR_ORIONA_FDB_REGISTER))                          & 0x00001e00 ) >> 9)
#define GET_RG_ORIONA_FDB_FDELAY_M2_MUAL                           (((REG32(ADR_ORIONA_FDB_REGISTER))                          & 0x0003e000 ) >> 13)
#define GET_RG_ORIONA_FDB_CDELAY_M4_MUAL                           (((REG32(ADR_ORIONA_FDB_REGISTER))                          & 0x003c0000 ) >> 18)
#define GET_RG_ORIONA_FDB_FDELAY_M4_MUAL                           (((REG32(ADR_ORIONA_FDB_REGISTER))                          & 0x07c00000 ) >> 22)
#define GET_RG_ORIONA_SEL_DPLL_CLK                                 (((REG32(ADR_ORIONA_FDB_REGISTER))                          & 0x20000000 ) >> 29)
#define GET_RG_ORIONA_EN_FDB_RECAL                                 (((REG32(ADR_ORIONA_FDB_REGISTER))                          & 0x40000000 ) >> 30)
#define GET_RG_ORIONA_LOAD_RFTABLE_RDY                             (((REG32(ADR_ORIONA_FDB_REGISTER))                          & 0x80000000 ) >> 31)
#define GET_RG_ORIONA_FDB_RDELAYF                                  (((REG32(ADR_ORIONA_FDB_XO_REGISTER2))                      & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_FDB_RDELAYS                                  (((REG32(ADR_ORIONA_FDB_XO_REGISTER2))                      & 0x0000000c ) >> 2)
#define GET_RG_ORIONA_FDB_RECAL_TIMMER                             (((REG32(ADR_ORIONA_FDB_XO_REGISTER2))                      & 0x00000030 ) >> 4)
#define GET_RG_ORIONA_XO_TIMMER                                    (((REG32(ADR_ORIONA_FDB_XO_REGISTER2))                      & 0x00000fc0 ) >> 6)
#define GET_RG_ORIONA_DPL_SETTLING_TIMMER                          (((REG32(ADR_ORIONA_FDB_XO_REGISTER2))                      & 0x0000c000 ) >> 14)
#define GET_RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GTX                    (((REG32(ADR_ORIONA_FDB_XO_REGISTER2))                      & 0x00010000 ) >> 16)
#define GET_RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GRX2                   (((REG32(ADR_ORIONA_FDB_XO_REGISTER2))                      & 0x00020000 ) >> 17)
#define GET_RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GTX                    (((REG32(ADR_ORIONA_FDB_XO_REGISTER2))                      & 0x00040000 ) >> 18)
#define GET_RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GRX2                   (((REG32(ADR_ORIONA_FDB_XO_REGISTER2))                      & 0x00080000 ) >> 19)
#define GET_RG_ORIONA_EN_ANA_DCPROBE_PADSW_SX                      (((REG32(ADR_ORIONA_FDB_XO_REGISTER2))                      & 0x00100000 ) >> 20)
#define GET_RG_ORIONA_EN_ANA_DCPROBE_PADSW_ABBAFE                  (((REG32(ADR_ORIONA_FDB_XO_REGISTER2))                      & 0x00200000 ) >> 21)
#define GET_RG_ORIONA_DCC_RC_ALWAYSON                              (((REG32(ADR_ORIONA_FDB_XO_REGISTER2))                      & 0x02000000 ) >> 25)
#define GET_RG_ORIONA_EN_FDB_M4BY2_EDGESEL                         (((REG32(ADR_ORIONA_FDB_XO_REGISTER2))                      & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_EN_FDB_M4BY2                                 (((REG32(ADR_ORIONA_FDB_XO_REGISTER2))                      & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_FDB_CMP_DELAY                                (((REG32(ADR_ORIONA_FDB_XO_REGISTER2))                      & 0x30000000 ) >> 28)
#define GET_RG_ORIONA_FDB_FINETUNE_TIME                            (((REG32(ADR_ORIONA_FDB_XO_REGISTER2))                      & 0xc0000000 ) >> 30)
#define GET_RG_ORIONA_EN_LIQBG_BK_MAN                              (((REG32(ADR_ORIONA_DCDC))                                  & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_PD_LIQDCDC                                   (((REG32(ADR_ORIONA_DCDC))                                  & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_DCDC_MODE                                    (((REG32(ADR_ORIONA_DCDC))                                  & 0x0000000c ) >> 2)
#define GET_RG_ORIONA_DCDC_HIR_LEVEL                               (((REG32(ADR_ORIONA_DCDC))                                  & 0x00000070 ) >> 4)
#define GET_RG_ORIONA_DCDC_LOR_LEVEL                               (((REG32(ADR_ORIONA_DCDC))                                  & 0x00000780 ) >> 7)
#define GET_RG_ORIONA_DCDC_PFM_SEL_VREF                            (((REG32(ADR_ORIONA_DCDC))                                  & 0x00000800 ) >> 11)
#define GET_RG_ORIONA_DCDC_PFM_PCL_LV                              (((REG32(ADR_ORIONA_DCDC))                                  & 0x00007000 ) >> 12)
#define GET_RG_ORIONA_DCDC_PFM_CRG_LV                              (((REG32(ADR_ORIONA_DCDC))                                  & 0x00018000 ) >> 15)
#define GET_RG_ORIONA_EN_DCDC_PFM_PCL_IBIAS                        (((REG32(ADR_ORIONA_DCDC))                                  & 0x00020000 ) >> 17)
#define GET_RG_ORIONA_EN_DCDC_PFM_CRG_IBIAS                        (((REG32(ADR_ORIONA_DCDC))                                  & 0x00040000 ) >> 18)
#define GET_RG_ORIONA_EN_DCDC_PFM_ZC_IBIAS                         (((REG32(ADR_ORIONA_DCDC))                                  & 0x00080000 ) >> 19)
#define GET_RG_ORIONA_DCDC_PWM_SEL_VREF                            (((REG32(ADR_ORIONA_DCDC))                                  & 0x00100000 ) >> 20)
#define GET_RG_ORIONA_DCDC_PWM_CLK_SEL                             (((REG32(ADR_ORIONA_DCDC))                                  & 0x00e00000 ) >> 21)
#define GET_RG_ORIONA_DCDC_PWM_OCTH_LV                             (((REG32(ADR_ORIONA_DCDC))                                  & 0x01000000 ) >> 24)
#define GET_RG_ORIONA_DCDC_PWM_SLOP_LV                             (((REG32(ADR_ORIONA_DCDC))                                  & 0x06000000 ) >> 25)
#define GET_RG_ORIONA_DCDC_HDRLDO_SEL_VREF                         (((REG32(ADR_ORIONA_DCDC))                                  & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_EN_DCDC_HDRLDO_CAP                           (((REG32(ADR_ORIONA_DCDC))                                  & 0x10000000 ) >> 28)
#define GET_RG_ORIONA_EN_DCDC_HDRLDO_VBIAS                         (((REG32(ADR_ORIONA_DCDC))                                  & 0x20000000 ) >> 29)
#define GET_RG_ORIONA_EN_DCDC_HDRLDO_BST_IQ                        (((REG32(ADR_ORIONA_DCDC))                                  & 0x40000000 ) >> 30)
#define GET_RG_ORIONA_EN_DLDO_BYP_MAN                              (((REG32(ADR_ORIONA_DLDO_AND_DCDC))                         & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_EN_DLDO_RES_MAN                              (((REG32(ADR_ORIONA_DLDO_AND_DCDC))                         & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_DLDO_LEVEL                                   (((REG32(ADR_ORIONA_DLDO_AND_DCDC))                         & 0x0000001c ) >> 2)
#define GET_RG_ORIONA_EN_DCDC_TEST_R                               (((REG32(ADR_ORIONA_DLDO_AND_DCDC))                         & 0x00000020 ) >> 5)
#define GET_RG_ORIONA_DCDC_TEST_RLV                                (((REG32(ADR_ORIONA_DLDO_AND_DCDC))                         & 0x000000c0 ) >> 6)
#define GET_RG_ORIONA_EN_BGBK_MAN                                  (((REG32(ADR_ORIONA_DLDO_AND_DCDC))                         & 0x00000100 ) >> 8)
#define GET_RG_ORIONA_DP_XTAL_FREQ                                 (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_DP_FREF_DOUB                                 (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x00000010 ) >> 4)
#define GET_RG_ORIONA_MODUL_SCHEME_PMU_MAN                         (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x00000020 ) >> 5)
#define GET_RG_ORIONA_MODUL_SCHEME_PMU                             (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x000001c0 ) >> 6)
#define GET_RG_ORIONA_DP_AUTOMAP_EN                                (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x00000400 ) >> 10)
#define GET_RG_ORIONA_LF_BW_MAN                                    (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x00000800 ) >> 11)
#define GET_RG_ORIONA_CP_ISEL_MAN                                  (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x00001000 ) >> 12)
#define GET_RG_ORIONA_EN_BBPLL_PHY_320M                            (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x00002000 ) >> 13)
#define GET_RG_ORIONA_EN_BBPLL_IOTADC_160M                         (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x00004000 ) >> 14)
#define GET_RG_ORIONA_EN_BBPLL_MAC_80M                             (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x00008000 ) >> 15)
#define GET_RG_ORIONA_EN_BBPLL_MAC_96M                             (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x00010000 ) >> 16)
#define GET_RG_ORIONA_EN_BBPLL_MAC_120M                            (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x00020000 ) >> 17)
#define GET_RG_ORIONA_EN_BBPLL_PHY_80M                             (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x00040000 ) >> 18)
#define GET_RG_ORIONA_EN_BBPLL_PHY_160M                            (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x00080000 ) >> 19)
#define GET_RG_ORIONA_EN_BBPLL_MAC_160M                            (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x00100000 ) >> 20)
#define GET_RG_ORIONA_EN_BBPLL_PHY_480M                            (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x00200000 ) >> 21)
#define GET_RG_ORIONA_BBPLL_PHY16M_CLK_MAN                         (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x00400000 ) >> 22)
#define GET_RG_ORIONA_BBPLL_ADC_CLK_MAN                            (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x00800000 ) >> 23)
#define GET_RG_ORIONA_BBPLL_DAC_CLK_MAN                            (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x01000000 ) >> 24)
#define GET_RG_ORIONA_EN_BBPLL_PHY_16M                             (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x02000000 ) >> 25)
#define GET_RG_ORIONA_EN_BBPLL_ADC_CLK_MAN                         (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_EN_BBPLL_DAC_CLK_MAN                         (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_DP_LDO_LEVEL                                 (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x70000000 ) >> 28)
#define GET_RG_ORIONA_EN_LDO_DP_BYP                                (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   & 0x80000000 ) >> 31)
#define GET_RG_ORIONA_DP_BBPLL_PD                                  (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_2))                   & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_DP_BBPLL_BP                                  (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_2))                   & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_EN_DP_MANUAL                                 (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_2))                   & 0x00000004 ) >> 2)
#define GET_RG_ORIONA_BBPLL_DAC_VHT80_CKSEL                        (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_2))                   & 0x00000008 ) >> 3)
#define GET_RG_ORIONA_BBPLL_ADC_CLKSEL                             (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_2))                   & 0x00000030 ) >> 4)
#define GET_RG_ORIONA_BBPLL_DAC_CLKSEL                             (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_2))                   & 0x000000c0 ) >> 6)
#define GET_RG_ORIONA_EN_DPL_MOD                                   (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_2))                   & 0x00000100 ) >> 8)
#define GET_RG_ORIONA_DPL_MOD_ORDER                                (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_2))                   & 0x00000600 ) >> 9)
#define GET_RG_ORIONA_BBPLL_PFD_VDD                                (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_2))                   & 0x00003000 ) >> 12)
#define GET_RG_ORIONA_BBPLL_FBDIV_VDD                              (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_2))                   & 0x0000c000 ) >> 14)
#define GET_RG_ORIONA_BBPLL_OUTDIV_VDD                             (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_2))                   & 0x00030000 ) >> 16)
#define GET_RG_ORIONA_EN_BBPLL_VT_MON                              (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_2))                   & 0x00080000 ) >> 19)
#define GET_RG_ORIONA_BBPLL_VT_TH_HI                               (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_2))                   & 0x00300000 ) >> 20)
#define GET_RG_ORIONA_BBPLL_VT_TH_LO                               (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_2))                   & 0x00c00000 ) >> 22)
#define GET_RG_ORIONA_EN_LDO_DP_IQUP                               (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_2))                   & 0x04000000 ) >> 26)
#define GET_RG_ORIONA_EN_BBPLL_MONITOR                             (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_2))                   & 0x08000000 ) >> 27)
#define GET_RG_ORIONA_BBPLL_MONITOR_SEL                            (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_2))                   & 0x10000000 ) >> 28)
#define GET_RG_ORIONA_EN_BBPLL_ADC_CLK                             (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_2))                   & 0x40000000 ) >> 30)
#define GET_RG_ORIONA_EN_BBPLL_DAC_CLK                             (((REG32(ADR_ORIONA_DPLL_TOP_REGISTER_2))                   & 0x80000000 ) >> 31)
#define GET_RG_ORIONA_BBPLL_CP_ICTRL                               (((REG32(ADR_ORIONA_DPLL_CKT_REGISTER))                     & 0x00000007 ) >> 0)
#define GET_RG_ORIONA_BBPLL_CP_IOSTPOL                             (((REG32(ADR_ORIONA_DPLL_CKT_REGISTER))                     & 0x00000010 ) >> 4)
#define GET_RG_ORIONA_BBPLL_CP_IOST                                (((REG32(ADR_ORIONA_DPLL_CKT_REGISTER))                     & 0x00000060 ) >> 5)
#define GET_RG_ORIONA_BBPLL_PFD_PFDSEL                             (((REG32(ADR_ORIONA_DPLL_CKT_REGISTER))                     & 0x00000080 ) >> 7)
#define GET_RG_ORIONA_BBPLL_PFD_DLY                                (((REG32(ADR_ORIONA_DPLL_CKT_REGISTER))                     & 0x00000300 ) >> 8)
#define GET_RG_ORIONA_BBPLL_LF_C1                                  (((REG32(ADR_ORIONA_DPLL_CKT_REGISTER))                     & 0x00000c00 ) >> 10)
#define GET_RG_ORIONA_BBPLL_LF_C2                                  (((REG32(ADR_ORIONA_DPLL_CKT_REGISTER))                     & 0x00007000 ) >> 12)
#define GET_RG_ORIONA_BBPLL_LF_R2                                  (((REG32(ADR_ORIONA_DPLL_CKT_REGISTER))                     & 0x00038000 ) >> 15)
#define GET_RG_ORIONA_BBPLL_LF_C3                                  (((REG32(ADR_ORIONA_DPLL_CKT_REGISTER))                     & 0x000c0000 ) >> 18)
#define GET_RG_ORIONA_BBPLL_LF_R3                                  (((REG32(ADR_ORIONA_DPLL_CKT_REGISTER))                     & 0x00300000 ) >> 20)
#define GET_RG_ORIONA_BBPLL_VCO_BANDSEL                            (((REG32(ADR_ORIONA_DPLL_CKT_REGISTER))                     & 0x1e000000 ) >> 25)
#define GET_RG_ORIONA_BBPLL_VCO_KVCO                               (((REG32(ADR_ORIONA_DPLL_CKT_REGISTER))                     & 0x60000000 ) >> 29)
#define GET_RG_ORIONA_BBPLL_FBDIV_SDM_EDGE                         (((REG32(ADR_ORIONA_DPLL_CKT_REGISTER))                     & 0x80000000 ) >> 31)
#define GET_RG_ORIONA_BBPLL_RFCTRL_F                               (((REG32(ADR_ORIONA_DPLL_FB_DIVISION__REGISTERS))           & 0x00ffffff ) >> 0)
#define GET_RG_ORIONA_BBPLL_RFCTRL_CH                              (((REG32(ADR_ORIONA_DPLL_FB_DIVISION__REGISTERS))           & 0xff000000 ) >> 24)
#define GET_RG_ORIONA_DCDC_MODE_SLP                                (((REG32(ADR_ORIONA_SLEEP_MODE__REGISTERS))                 & 0x00000003 ) >> 0)
#define GET_RG_ORIONA_XO_CBANKI_SLP_7_0                            (((REG32(ADR_ORIONA_SLEEP_MODE__REGISTERS))                 & 0x0000ff00 ) >> 8)
#define GET_RG_ORIONA_XO_CBANKO_SLP_7_0                            (((REG32(ADR_ORIONA_SLEEP_MODE__REGISTERS))                 & 0x00ff0000 ) >> 16)
#define GET_RG_ORIONA_XO_CBANKI_SLP_8                              (((REG32(ADR_ORIONA_SLEEP_MODE__REGISTERS))                 & 0x01000000 ) >> 24)
#define GET_RG_ORIONA_XO_CBANKO_SLP_8                              (((REG32(ADR_ORIONA_SLEEP_MODE__REGISTERS))                 & 0x02000000 ) >> 25)
#define GET_DB_ORIONA_FDB_CDELAY_M2                                (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_FDBXO))                 & 0x0000000f ) >> 0)
#define GET_DB_ORIONA_FDB_FDELAY_M2                                (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_FDBXO))                 & 0x000001f0 ) >> 4)
#define GET_DB_ORIONA_FDB_CDELAY_M4                                (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_FDBXO))                 & 0x00001e00 ) >> 9)
#define GET_DB_ORIONA_FDB_FDELAY_M4                                (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_FDBXO))                 & 0x0003e000 ) >> 13)
#define GET_DB_ORIONA_AD_DPL_VT_MON_Q                              (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_FDBXO))                 & 0x00180000 ) >> 19)
#define GET_DB_ORIONA_FDB_PHASESWAP                                (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_FDBXO))                 & 0x40000000 ) >> 30)
#define GET_RO_ORIONA_XO_RDY                                       (((REG32(ADR_ORIONA_READ_ONLY_FLAGS_FDBXO))                 & 0x80000000 ) >> 31)
#define GET_RO_ORIONA_RTC_OSC_CAL_RES_RDY                          (((REG32(ADR_ORIONA_PMU_REG_3))                             & 0x00000400 ) >> 10)
#define GET_RO_ORIONA_RTC_OSC_RES_SW                               (((REG32(ADR_ORIONA_PMU_REG_3))                             & 0x001ff800 ) >> 11)
#define GET_RG_ORIONA_RTC_OFFSET                                   (((REG32(ADR_ORIONA_PMU_REG_4))                             & 0x000000ff ) >> 0)
#define GET_RG_ORIONA_RTC_CAL_TARGET_COUNT                         (((REG32(ADR_ORIONA_PMU_REG_4))                             & 0x000fff00 ) >> 8)
#define GET_RG_ORIONA_RTC_OSC_RES_SW_MANUAL                        (((REG32(ADR_ORIONA_PMU_REG_4))                             & 0x3ff00000 ) >> 20)
#define GET_RG_ORIONA_RTC_CAL_MODE                                 (((REG32(ADR_ORIONA_PMU_REG_4))                             & 0x40000000 ) >> 30)
#define GET_RG_ORIONA_RTC_OSC_RES_SW_MANUAL_EN                     (((REG32(ADR_ORIONA_PMU_REG_5))                             & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_EN_RTC_CAL                                   (((REG32(ADR_ORIONA_PMU_REG_5))                             & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_PMU_ENTER_SLEEP_MODE                         (((REG32(ADR_ORIONA_PMU_SLEEP_REG_1))                       & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_SLEEP_METHOD                                 (((REG32(ADR_ORIONA_PMU_SLEEP_REG_1))                       & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_INT_PMU_MASK                                 (((REG32(ADR_ORIONA_PMU_SLEEP_REG_1))                       & 0x00000004 ) >> 2)
#define GET_RG_ORIONA_SLEEP_WAKE_CNT                               (((REG32(ADR_ORIONA_PMU_SLEEP_REG_2))                       & 0xffffffff ) >> 0)
#define GET_RG_ORIONA_SEC_CNT_VALUE                                (((REG32(ADR_ORIONA_PMU_RTC_REG_0))                         & 0x00007fff ) >> 0)
#define GET_RG_ORIONA_RTC_EN                                       (((REG32(ADR_ORIONA_PMU_RTC_REG_0))                         & 0x00008000 ) >> 15)
#define GET_RO_ORIONA_RTC_TICK_CNT                                 (((REG32(ADR_ORIONA_PMU_RTC_REG_0))                         & 0x7fff0000 ) >> 16)
#define GET_RG_ORIONA_RTC_INT_SEC_MASK                             (((REG32(ADR_ORIONA_PMU_RTC_REG_1))                         & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_RTC_INT_ALARM_MASK                           (((REG32(ADR_ORIONA_PMU_RTC_REG_1))                         & 0x00000002 ) >> 1)
#define GET_RO_ORIONA_PMU_WAKE_TRIG_EVENT                          (((REG32(ADR_ORIONA_PMU_RTC_REG_1))                         & 0x00007000 ) >> 12)
#define GET_RO_ORIONA_RTC_INT_SEC                                  (((REG32(ADR_ORIONA_PMU_RTC_REG_1))                         & 0x00010000 ) >> 16)
#define GET_RO_ORIONA_RTC_INT_ALARM                                (((REG32(ADR_ORIONA_PMU_RTC_REG_1))                         & 0x00020000 ) >> 17)
#define GET_RG_ORIONA_RTC_SEC_START_CNT                            (((REG32(ADR_ORIONA_PMU_RTC_REG_2))                         & 0xffffffff ) >> 0)
#define GET_RG_ORIONA_RTC_SEC_ALARM_VALUE                          (((REG32(ADR_ORIONA_PMU_RTC_REG_3))                         & 0xffffffff ) >> 0)
#define GET_RG_ORIONA_PAD_MUX_SEL                                  (((REG32(ADR_ORIONA_PAD_MUX))                               & 0x0000000f ) >> 0)
#define GET_RG_ORIONA_FPGA_CLK_REF_40M_EN                          (((REG32(ADR_ORIONA_PMU_CTRL_REG))                          & 0x00000001 ) >> 0)
#define GET_RG_ORIONA_CLK_RTC_SW                                   (((REG32(ADR_ORIONA_PMU_CTRL_REG))                          & 0x00000002 ) >> 1)
#define GET_RG_ORIONA_PHY_RST_N                                    (((REG32(ADR_ORIONA_PMU_CTRL_REG))                          & 0x00000010 ) >> 4)
#define GET_RO_ORIONA_PMU_STATE                                    (((REG32(ADR_ORIONA_PMU_STATE_REG))                         & 0x00000007 ) >> 0)
#define GET_RO_ORIONA_AD_VBAT_OK                                   (((REG32(ADR_ORIONA_PMU_STATE_REG))                         & 0x00000010 ) >> 4)
#define GET_RO_ORIONA_SLEEP_CNT                                    (((REG32(ADR_ORIONA_PMU_SLEEP_RO))                          & 0xffffffff ) >> 0)
#define GET_RG_HW_PINSEL                                           (((REG32(ADR_MODE_REGISTER))                                & 0x00000001 ) >> 0)
#define GET_RG_HS_3WIRE_MANUAL                                     (((REG32(ADR_MODE_REGISTER))                                & 0x00000002 ) >> 1)
#define GET_RG_MODE_MANUAL                                         (((REG32(ADR_MODE_REGISTER))                                & 0x00000008 ) >> 3)
#define GET_RG_MODE                                                (((REG32(ADR_MODE_REGISTER))                                & 0x00000070 ) >> 4)
#define GET_RG_MODUL_SCHEME_MAN                                    (((REG32(ADR_MODE_REGISTER))                                & 0x00000100 ) >> 8)
#define GET_RG_MODUL_SCHEME                                        (((REG32(ADR_MODE_REGISTER))                                & 0x00000e00 ) >> 9)
#define GET_RG_CAL_INDEX                                           (((REG32(ADR_MODE_REGISTER))                                & 0x000f0000 ) >> 16)
#define GET_RG_RX_GAIN_MANUAL                                      (((REG32(ADR_2G_RX_GAIN_CONTROL_AND_TRX_PAD_SW))            & 0x00000001 ) >> 0)
#define GET_RG_2GRX_RFGC                                           (((REG32(ADR_2G_RX_GAIN_CONTROL_AND_TRX_PAD_SW))            & 0x00000006 ) >> 1)
#define GET_RG_RX_PGAG                                             (((REG32(ADR_2G_RX_GAIN_CONTROL_AND_TRX_PAD_SW))            & 0x000001e0 ) >> 5)
#define GET_RG_EN_RX_PADSW                                         (((REG32(ADR_2G_RX_GAIN_CONTROL_AND_TRX_PAD_SW))            & 0x08000000 ) >> 27)
#define GET_RG_EN_RX_TESTNODE                                      (((REG32(ADR_2G_RX_GAIN_CONTROL_AND_TRX_PAD_SW))            & 0x10000000 ) >> 28)
#define GET_RG_EN_TXLPF_IN_PADSW                                   (((REG32(ADR_2G_RX_GAIN_CONTROL_AND_TRX_PAD_SW))            & 0x20000000 ) >> 29)
#define GET_RG_EN_TXLPF_OUT_PADSW                                  (((REG32(ADR_2G_RX_GAIN_CONTROL_AND_TRX_PAD_SW))            & 0x40000000 ) >> 30)
#define GET_RG_TXGAIN_PHYCTRL                                      (((REG32(ADR_2G_TX_GAIN_CONTROL))                           & 0x00000001 ) >> 0)
#define GET_RG_2GTX_GAIN_MANUAL                                    (((REG32(ADR_2G_TX_GAIN_CONTROL))                           & 0x00000002 ) >> 1)
#define GET_RG_2GTX_GAIN                                           (((REG32(ADR_2G_TX_GAIN_CONTROL))                           & 0x000000f0 ) >> 4)
#define GET_RG_LPTX_GAIN                                           (((REG32(ADR_2G_TX_GAIN_CONTROL))                           & 0x00001e00 ) >> 9)
#define GET_RG_BTTX_GAIN                                           (((REG32(ADR_2G_TX_GAIN_CONTROL))                           & 0x0003c000 ) >> 14)
#define GET_RG_2GTX_MODGM                                          (((REG32(ADR_2G_TX_GAIN_CONTROL))                           & 0x00f00000 ) >> 20)
#define GET_RG_LPTX_MODGM                                          (((REG32(ADR_2G_TX_GAIN_CONTROL))                           & 0x0f000000 ) >> 24)
#define GET_RG_BTTX_MODGM                                          (((REG32(ADR_2G_TX_GAIN_CONTROL))                           & 0xf0000000 ) >> 28)
#define GET_RG_2GRX_RSW_MAN                                        (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x00000001 ) >> 0)
#define GET_RG_EN_2GRX_RSW                                         (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x00000002 ) >> 1)
#define GET_RG_2GRX_LNA_MAN                                        (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x00000004 ) >> 2)
#define GET_RG_EN_2GRX_LNA                                         (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x00000008 ) >> 3)
#define GET_RG_2GRX_MIXER_MAN                                      (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x00000010 ) >> 4)
#define GET_RG_EN_2GRX_MIXER                                       (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x00000020 ) >> 5)
#define GET_RG_2GRX_TZ_MAN                                         (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x00000040 ) >> 6)
#define GET_RG_EN_2GRX_TZ                                          (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x00000080 ) >> 7)
#define GET_RG_RX_FILTER_MAN                                       (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x00000400 ) >> 10)
#define GET_RG_EN_RX_FILTER                                        (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x00000800 ) >> 11)
#define GET_RG_RX_ADC_MAN                                          (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x00001000 ) >> 12)
#define GET_RG_EN_RX_ADC                                           (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x00002000 ) >> 13)
#define GET_RG_2GTX_TSW_MAN                                        (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x00010000 ) >> 16)
#define GET_RG_EN_2GTX_TSW                                         (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x00020000 ) >> 17)
#define GET_RG_2GTX_PA_MAN                                         (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x00040000 ) >> 18)
#define GET_RG_EN_2GTX_PA                                          (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x00080000 ) >> 19)
#define GET_RG_2GTX_MOD_MAN                                        (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x00400000 ) >> 22)
#define GET_RG_EN_2GTX_MOD                                         (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x00800000 ) >> 23)
#define GET_RG_TX_FILTER_MAN                                       (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x04000000 ) >> 26)
#define GET_RG_EN_TX_FILTER                                        (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x08000000 ) >> 27)
#define GET_RG_TX_DAC_MAN                                          (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x10000000 ) >> 28)
#define GET_RG_EN_TX_DAC                                           (((REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   & 0x20000000 ) >> 29)
#define GET_RG_TXDAC_CAL_MAN                                       (((REG32(ADR_2G_TRX_CAL__SWITCH_MAN_ENABLE_REGISTER))       & 0x00000001 ) >> 0)
#define GET_RG_EN_TXDAC_CAL                                        (((REG32(ADR_2G_TRX_CAL__SWITCH_MAN_ENABLE_REGISTER))       & 0x00000002 ) >> 1)
#define GET_RG_2GTX_SELF_MIXER_MAN                                 (((REG32(ADR_2G_TRX_CAL__SWITCH_MAN_ENABLE_REGISTER))       & 0x00000004 ) >> 2)
#define GET_RG_EN_2GTX_SELF_MIXER                                  (((REG32(ADR_2G_TRX_CAL__SWITCH_MAN_ENABLE_REGISTER))       & 0x00000008 ) >> 3)
#define GET_RG_2GRX_IQCAL_MAN                                      (((REG32(ADR_2G_TRX_CAL__SWITCH_MAN_ENABLE_REGISTER))       & 0x00000010 ) >> 4)
#define GET_RG_EN_2GRX_IQCAL                                       (((REG32(ADR_2G_TRX_CAL__SWITCH_MAN_ENABLE_REGISTER))       & 0x00000020 ) >> 5)
#define GET_RG_2GTX_DPD_MAN                                        (((REG32(ADR_2G_TRX_CAL__SWITCH_MAN_ENABLE_REGISTER))       & 0x00000040 ) >> 6)
#define GET_RG_EN_2GTX_DPD                                         (((REG32(ADR_2G_TRX_CAL__SWITCH_MAN_ENABLE_REGISTER))       & 0x00000080 ) >> 7)
#define GET_RG_2GTRX_COPIN_CTANK_SW_RX                             (((REG32(ADR_TXRX_COPIN_CONTROL))                           & 0x0000000f ) >> 0)
#define GET_RG_2GTRX_COPIN_CTANK_SW_TX                             (((REG32(ADR_TXRX_COPIN_CONTROL))                           & 0x000000f0 ) >> 4)
#define GET_RG_2GTRX_COPIN_C2_SW_RX                                (((REG32(ADR_TXRX_COPIN_CONTROL))                           & 0x00000f00 ) >> 8)
#define GET_RG_2GTRX_COPIN_C2_SW_TX                                (((REG32(ADR_TXRX_COPIN_CONTROL))                           & 0x0000f000 ) >> 12)
#define GET_RG_2GTRX_COPIN_CRX_SW_RX                               (((REG32(ADR_TXRX_COPIN_CONTROL))                           & 0x000f0000 ) >> 16)
#define GET_RG_2GTRX_COPIN_CRX_SW_TX                               (((REG32(ADR_TXRX_COPIN_CONTROL))                           & 0x00f00000 ) >> 20)
#define GET_RG_2GRX_LDOFEABB_MAN                                   (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00000001 ) >> 0)
#define GET_RG_EN_2GRX_LDOFEABB                                    (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00000002 ) >> 1)
#define GET_RG_2GTRX_LDOIQDIV_MAN                                  (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00000004 ) >> 2)
#define GET_RG_EN_2GTRX_LDOIQDIV                                   (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00000008 ) >> 3)
#define GET_RG_TRX_LDOABB_MAN                                      (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00000010 ) >> 4)
#define GET_RG_EN_TRX_LDOABB                                       (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00000020 ) >> 5)
#define GET_RG_TX_LDOTXLPF_MAN                                     (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00000040 ) >> 6)
#define GET_RG_EN_TX_LDOTXLPF                                      (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00000080 ) >> 7)
#define GET_RG_2GRX_LDOFEABB_IQUP_MAN                              (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00000100 ) >> 8)
#define GET_RG_EN_2GRX_LDOFEABB_IQUP                               (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00000200 ) >> 9)
#define GET_RG_EN_2GRX_LDOFEABB_BYP                                (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00000400 ) >> 10)
#define GET_RG_EN_2GRX_LDOFEABB_FC                                 (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00000800 ) >> 11)
#define GET_RG_EN_2GTRX_LDOIQDIV_BYP                               (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00001000 ) >> 12)
#define GET_RG_EN_2GTRX_LDOIQDIV_FC                                (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00002000 ) >> 13)
#define GET_RG_EN_2GTRX_LDOIQDIV_IQUP                              (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00004000 ) >> 14)
#define GET_RG_EN_TRX_LDOABB_BYP                                   (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00008000 ) >> 15)
#define GET_RG_EN_TRX_LDOABB_FC                                    (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00010000 ) >> 16)
#define GET_RG_EN_TRX_LDOABB_IQUP                                  (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00020000 ) >> 17)
#define GET_RG_EN_TX_LDOTXLPF_BYP                                  (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00040000 ) >> 18)
#define GET_RG_EN_TX_LDOTXLPF_FC                                   (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00080000 ) >> 19)
#define GET_RG_EN_TX_LDOTXLPF_IQUP                                 (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00100000 ) >> 20)
#define GET_RG_2GRX_LDOFEABB_LEVEL                                 (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x00c00000 ) >> 22)
#define GET_RG_2GTRX_LDOIQDIV_LEVEL                                (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x03000000 ) >> 24)
#define GET_RG_TX_LDOTXLPF_LEVEL                                   (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x0c000000 ) >> 26)
#define GET_RG_TRX_LDOABB_LEVEL                                    (((REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                & 0x30000000 ) >> 28)
#define GET_RG_2GRX_IQDIV_INBU_MAN                                 (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x00000001 ) >> 0)
#define GET_RG_EN_2GRX_IQDIV_INBU                                  (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x00000002 ) >> 1)
#define GET_RG_2GRX_IQDIV_CORE_MAN                                 (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x00000004 ) >> 2)
#define GET_RG_EN_2GRX_IQDIV_CORE                                  (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x00000008 ) >> 3)
#define GET_RG_2GRX_IQDIV_OUTBU_MAN                                (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x00000010 ) >> 4)
#define GET_RG_EN_2GRX_IQDIV_OUTBU                                 (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x00000020 ) >> 5)
#define GET_RG_WF_2GRX_IQDIV_CORE_VSEL                             (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x00000040 ) >> 6)
#define GET_RG_WF_2GRX_IQDIV_INBU_VSEL                             (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x00000080 ) >> 7)
#define GET_RG_WF_2GRX_IQDIV_OUTBU_VSEL                            (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x00000100 ) >> 8)
#define GET_RG_WF_2GTX_IQDIV_CORE_VSEL                             (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x00000200 ) >> 9)
#define GET_RG_WF_2GTX_IQDIV_INBU_VSEL                             (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x00000400 ) >> 10)
#define GET_RG_WF_2GTX_IQDIV_OUTBU_VSEL                            (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x00000800 ) >> 11)
#define GET_RG_2GTX_IQDIV_INBU_MAN                                 (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x00100000 ) >> 20)
#define GET_RG_EN_2GTX_IQDIV_INBU                                  (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x00200000 ) >> 21)
#define GET_RG_2GTX_IQDIV_CORE_MAN                                 (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x00400000 ) >> 22)
#define GET_RG_EN_2GTX_IQDIV_CORE                                  (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x00800000 ) >> 23)
#define GET_RG_2GTX_IQDIV_OUTBU_MAN                                (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x01000000 ) >> 24)
#define GET_RG_EN_2GTX_IQDIV_OUTBU                                 (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x02000000 ) >> 25)
#define GET_RG_BT_2GRX_IQDIV_CORE_VSEL                             (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x04000000 ) >> 26)
#define GET_RG_BT_2GRX_IQDIV_INBU_VSEL                             (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x08000000 ) >> 27)
#define GET_RG_BT_2GRX_IQDIV_OUTBU_VSEL                            (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x10000000 ) >> 28)
#define GET_RG_BT_2GTX_IQDIV_CORE_VSEL                             (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x20000000 ) >> 29)
#define GET_RG_BT_2GTX_IQDIV_INBU_VSEL                             (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x40000000 ) >> 30)
#define GET_RG_BT_2GTX_IQDIV_OUTBU_VSEL                            (((REG32(ADR_2G_TRX_IQDIV_CONTROL))                         & 0x80000000 ) >> 31)
#define GET_RG_2GRX_RSWDC                                          (((REG32(ADR_2G_RX_REGISTER))                               & 0x00000007 ) >> 0)
#define GET_RG_2GRX_LNA_SFDC                                       (((REG32(ADR_2G_RX_REGISTER))                               & 0x00000038 ) >> 3)
#define GET_RG_2GRX_LNA_MGRATIO                                    (((REG32(ADR_2G_RX_REGISTER))                               & 0x000000c0 ) >> 6)
#define GET_RG_2GRX_SCA_LOAD                                       (((REG32(ADR_2G_RX_REGISTER))                               & 0x00000300 ) >> 8)
#define GET_RG_2GRX_SQDC                                           (((REG32(ADR_2G_RX_REGISTER))                               & 0x00001c00 ) >> 10)
#define GET_RG_2GRX_TZ_CMZ_C                                       (((REG32(ADR_2G_RX_REGISTER))                               & 0x00006000 ) >> 13)
#define GET_RG_2GRX_TZ_CMZ_R                                       (((REG32(ADR_2G_RX_REGISTER))                               & 0x00018000 ) >> 15)
#define GET_RG_2GRX_TZ_VCM                                         (((REG32(ADR_2G_RX_REGISTER))                               & 0x000e0000 ) >> 17)
#define GET_RG_2GRX_TZ_OUT_TRISTATE                                (((REG32(ADR_2G_RX_REGISTER))                               & 0x00100000 ) >> 20)
#define GET_RG_2GTX_DPD_DIV                                        (((REG32(ADR_2G_RX_REGISTER))                               & 0x01e00000 ) >> 21)
#define GET_RG_2GTX_DPDGM_BIAS                                     (((REG32(ADR_2G_RX_REGISTER))                               & 0x1e000000 ) >> 25)
#define GET_RG_EN_2GRX_IREF                                        (((REG32(ADR_2G_RX_REGISTER))                               & 0x20000000 ) >> 29)
#define GET_RG_EN_2GTX_TSSI                                        (((REG32(ADR_2G_TSSI__AMP__RSSI))                           & 0x00000001 ) >> 0)
#define GET_RG_2GTX_TSSI_DIV                                       (((REG32(ADR_2G_TSSI__AMP__RSSI))                           & 0x0000000e ) >> 1)
#define GET_RG_2GTX_TSSI_BIAS                                      (((REG32(ADR_2G_TSSI__AMP__RSSI))                           & 0x00000070 ) >> 4)
#define GET_RG_EN_2GTX_TSSI_TESTNODE                               (((REG32(ADR_2G_TSSI__AMP__RSSI))                           & 0x00000100 ) >> 8)
#define GET_RG_2GTX_TSSI_TEST                                      (((REG32(ADR_2G_TSSI__AMP__RSSI))                           & 0x00000600 ) >> 9)
#define GET_RG_RX_REC_LPFCORNER                                    (((REG32(ADR_2G_TSSI__AMP__RSSI))                           & 0x00180000 ) >> 19)
#define GET_RG_EN_RX_REC_TEMP_COMP                                 (((REG32(ADR_2G_TSSI__AMP__RSSI))                           & 0x00200000 ) >> 21)
#define GET_RG_EN_RX_RSSI_TESTNODE                                 (((REG32(ADR_2G_TSSI__AMP__RSSI))                           & 0x04000000 ) >> 26)
#define GET_RG_RX_RSSI_TEST                                        (((REG32(ADR_2G_TSSI__AMP__RSSI))                           & 0x18000000 ) >> 27)
#define GET_RG_RX_REC_MAN                                          (((REG32(ADR_2G_TSSI__AMP__RSSI))                           & 0x20000000 ) >> 29)
#define GET_RG_EN_RX_REC                                           (((REG32(ADR_2G_TSSI__AMP__RSSI))                           & 0x40000000 ) >> 30)
#define GET_RG_2GWF_RX_HG_LNA_GC                                   (((REG32(ADR_2GWF_RX_FE_HG_REGISTER))                       & 0x00000003 ) >> 0)
#define GET_RG_2GWF_RX_HG_LNAHGN_BIAS                              (((REG32(ADR_2GWF_RX_FE_HG_REGISTER))                       & 0x0000003c ) >> 2)
#define GET_RG_2GWF_RX_HG_LNAHGP_BIAS                              (((REG32(ADR_2GWF_RX_FE_HG_REGISTER))                       & 0x000003c0 ) >> 6)
#define GET_RG_2GWF_RX_HG_LNALG_BIAS                               (((REG32(ADR_2GWF_RX_FE_HG_REGISTER))                       & 0x00003c00 ) >> 10)
#define GET_RG_2GWF_RX_HG_GM_BIAS                                  (((REG32(ADR_2GWF_RX_FE_HG_REGISTER))                       & 0x0003c000 ) >> 14)
#define GET_RG_2GWF_RX_HG_TZ_GC                                    (((REG32(ADR_2GWF_RX_FE_HG_REGISTER))                       & 0x000c0000 ) >> 18)
#define GET_RG_2GWF_RX_HG_TZ_GC_BOOST                              (((REG32(ADR_2GWF_RX_FE_HG_REGISTER))                       & 0x00300000 ) >> 20)
#define GET_RG_2GWF_RX_HG_TZ_CAP                                   (((REG32(ADR_2GWF_RX_FE_HG_REGISTER))                       & 0x01c00000 ) >> 22)
#define GET_RG_2GWF_RX_HG_TZI                                      (((REG32(ADR_2GWF_RX_FE_HG_REGISTER))                       & 0x0e000000 ) >> 25)
#define GET_RG_2GWF_RX_HG_TZ_IOS                                   (((REG32(ADR_2GWF_RX_FE_HG_REGISTER))                       & 0x30000000 ) >> 28)
#define GET_RG_2GWF_RX_HG_GMOPT                                    (((REG32(ADR_2GWF_RX_FE_HG_REGISTER))                       & 0xc0000000 ) >> 30)
#define GET_RG_2GWF_RX_MG_LNA_GC                                   (((REG32(ADR_2GWF_RX_FE_MG_REGISTER))                       & 0x00000003 ) >> 0)
#define GET_RG_2GWF_RX_MG_LNAHGN_BIAS                              (((REG32(ADR_2GWF_RX_FE_MG_REGISTER))                       & 0x0000003c ) >> 2)
#define GET_RG_2GWF_RX_MG_LNAHGP_BIAS                              (((REG32(ADR_2GWF_RX_FE_MG_REGISTER))                       & 0x000003c0 ) >> 6)
#define GET_RG_2GWF_RX_MG_LNALG_BIAS                               (((REG32(ADR_2GWF_RX_FE_MG_REGISTER))                       & 0x00003c00 ) >> 10)
#define GET_RG_2GWF_RX_MG_GM_BIAS                                  (((REG32(ADR_2GWF_RX_FE_MG_REGISTER))                       & 0x0003c000 ) >> 14)
#define GET_RG_2GWF_RX_MG_TZ_GC                                    (((REG32(ADR_2GWF_RX_FE_MG_REGISTER))                       & 0x000c0000 ) >> 18)
#define GET_RG_2GWF_RX_MG_TZ_GC_BOOST                              (((REG32(ADR_2GWF_RX_FE_MG_REGISTER))                       & 0x00300000 ) >> 20)
#define GET_RG_2GWF_RX_MG_TZ_CAP                                   (((REG32(ADR_2GWF_RX_FE_MG_REGISTER))                       & 0x01c00000 ) >> 22)
#define GET_RG_2GWF_RX_MG_TZI                                      (((REG32(ADR_2GWF_RX_FE_MG_REGISTER))                       & 0x0e000000 ) >> 25)
#define GET_RG_2GWF_RX_MG_TZ_IOS                                   (((REG32(ADR_2GWF_RX_FE_MG_REGISTER))                       & 0x30000000 ) >> 28)
#define GET_RG_2GWF_RX_MG_GMOPT                                    (((REG32(ADR_2GWF_RX_FE_MG_REGISTER))                       & 0xc0000000 ) >> 30)
#define GET_RG_2GWF_RX_LG_LNA_GC                                   (((REG32(ADR_2GWF_RX_FE_LG_REGISTER))                       & 0x00000003 ) >> 0)
#define GET_RG_2GWF_RX_LG_LNAHGN_BIAS                              (((REG32(ADR_2GWF_RX_FE_LG_REGISTER))                       & 0x0000003c ) >> 2)
#define GET_RG_2GWF_RX_LG_LNAHGP_BIAS                              (((REG32(ADR_2GWF_RX_FE_LG_REGISTER))                       & 0x000003c0 ) >> 6)
#define GET_RG_2GWF_RX_LG_LNALG_BIAS                               (((REG32(ADR_2GWF_RX_FE_LG_REGISTER))                       & 0x00003c00 ) >> 10)
#define GET_RG_2GWF_RX_LG_GM_BIAS                                  (((REG32(ADR_2GWF_RX_FE_LG_REGISTER))                       & 0x0003c000 ) >> 14)
#define GET_RG_2GWF_RX_LG_TZ_GC                                    (((REG32(ADR_2GWF_RX_FE_LG_REGISTER))                       & 0x000c0000 ) >> 18)
#define GET_RG_2GWF_RX_LG_TZ_GC_BOOST                              (((REG32(ADR_2GWF_RX_FE_LG_REGISTER))                       & 0x00300000 ) >> 20)
#define GET_RG_2GWF_RX_LG_TZ_CAP                                   (((REG32(ADR_2GWF_RX_FE_LG_REGISTER))                       & 0x01c00000 ) >> 22)
#define GET_RG_2GWF_RX_LG_TZI                                      (((REG32(ADR_2GWF_RX_FE_LG_REGISTER))                       & 0x0e000000 ) >> 25)
#define GET_RG_2GWF_RX_LG_TZ_IOS                                   (((REG32(ADR_2GWF_RX_FE_LG_REGISTER))                       & 0x30000000 ) >> 28)
#define GET_RG_2GWF_RX_LG_GMOPT                                    (((REG32(ADR_2GWF_RX_FE_LG_REGISTER))                       & 0xc0000000 ) >> 30)
#define GET_RG_2GWF_RX_ULG_LNA_GC                                  (((REG32(ADR_2GWF_RX_FE_ULG_REGISTER))                      & 0x00000003 ) >> 0)
#define GET_RG_2GWF_RX_ULG_LNAHGN_BIAS                             (((REG32(ADR_2GWF_RX_FE_ULG_REGISTER))                      & 0x0000003c ) >> 2)
#define GET_RG_2GWF_RX_ULG_LNAHGP_BIAS                             (((REG32(ADR_2GWF_RX_FE_ULG_REGISTER))                      & 0x000003c0 ) >> 6)
#define GET_RG_2GWF_RX_ULG_LNALG_BIAS                              (((REG32(ADR_2GWF_RX_FE_ULG_REGISTER))                      & 0x00003c00 ) >> 10)
#define GET_RG_2GWF_RX_ULG_GM_BIAS                                 (((REG32(ADR_2GWF_RX_FE_ULG_REGISTER))                      & 0x0003c000 ) >> 14)
#define GET_RG_2GWF_RX_ULG_TZ_GC                                   (((REG32(ADR_2GWF_RX_FE_ULG_REGISTER))                      & 0x000c0000 ) >> 18)
#define GET_RG_2GWF_RX_ULG_TZ_GC_BOOST                             (((REG32(ADR_2GWF_RX_FE_ULG_REGISTER))                      & 0x00300000 ) >> 20)
#define GET_RG_2GWF_RX_ULG_TZ_CAP                                  (((REG32(ADR_2GWF_RX_FE_ULG_REGISTER))                      & 0x01c00000 ) >> 22)
#define GET_RG_2GWF_RX_ULG_TZI                                     (((REG32(ADR_2GWF_RX_FE_ULG_REGISTER))                      & 0x0e000000 ) >> 25)
#define GET_RG_2GWF_RX_ULG_TZ_IOS                                  (((REG32(ADR_2GWF_RX_FE_ULG_REGISTER))                      & 0x30000000 ) >> 28)
#define GET_RG_2GWF_RX_ULG_GMOPT                                   (((REG32(ADR_2GWF_RX_FE_ULG_REGISTER))                      & 0xc0000000 ) >> 30)
#define GET_RG_2GBT_RX_HG_LNA_GC                                   (((REG32(ADR_2GBT_RX_FE_HG_REGISTER))                       & 0x00000003 ) >> 0)
#define GET_RG_2GBT_RX_HG_LNAHGN_BIAS                              (((REG32(ADR_2GBT_RX_FE_HG_REGISTER))                       & 0x0000003c ) >> 2)
#define GET_RG_2GBT_RX_HG_LNAHGP_BIAS                              (((REG32(ADR_2GBT_RX_FE_HG_REGISTER))                       & 0x000003c0 ) >> 6)
#define GET_RG_2GBT_RX_HG_LNALG_BIAS                               (((REG32(ADR_2GBT_RX_FE_HG_REGISTER))                       & 0x00003c00 ) >> 10)
#define GET_RG_2GBT_RX_HG_GM_BIAS                                  (((REG32(ADR_2GBT_RX_FE_HG_REGISTER))                       & 0x0003c000 ) >> 14)
#define GET_RG_2GBT_RX_HG_TZ_GC                                    (((REG32(ADR_2GBT_RX_FE_HG_REGISTER))                       & 0x000c0000 ) >> 18)
#define GET_RG_2GBT_RX_HG_TZ_GC_BOOST                              (((REG32(ADR_2GBT_RX_FE_HG_REGISTER))                       & 0x00300000 ) >> 20)
#define GET_RG_2GBT_RX_HG_TZ_CAP                                   (((REG32(ADR_2GBT_RX_FE_HG_REGISTER))                       & 0x01c00000 ) >> 22)
#define GET_RG_2GBT_RX_HG_TZI                                      (((REG32(ADR_2GBT_RX_FE_HG_REGISTER))                       & 0x0e000000 ) >> 25)
#define GET_RG_2GBT_RX_HG_TZ_IOS                                   (((REG32(ADR_2GBT_RX_FE_HG_REGISTER))                       & 0x30000000 ) >> 28)
#define GET_RG_2GBT_RX_HG_GMOPT                                    (((REG32(ADR_2GBT_RX_FE_HG_REGISTER))                       & 0xc0000000 ) >> 30)
#define GET_RG_2GBT_RX_MG_LNA_GC                                   (((REG32(ADR_2GBT_RX_FE_MG_REGISTER))                       & 0x00000003 ) >> 0)
#define GET_RG_2GBT_RX_MG_LNAHGN_BIAS                              (((REG32(ADR_2GBT_RX_FE_MG_REGISTER))                       & 0x0000003c ) >> 2)
#define GET_RG_2GBT_RX_MG_LNAHGP_BIAS                              (((REG32(ADR_2GBT_RX_FE_MG_REGISTER))                       & 0x000003c0 ) >> 6)
#define GET_RG_2GBT_RX_MG_LNALG_BIAS                               (((REG32(ADR_2GBT_RX_FE_MG_REGISTER))                       & 0x00003c00 ) >> 10)
#define GET_RG_2GBT_RX_MG_GM_BIAS                                  (((REG32(ADR_2GBT_RX_FE_MG_REGISTER))                       & 0x0003c000 ) >> 14)
#define GET_RG_2GBT_RX_MG_TZ_GC                                    (((REG32(ADR_2GBT_RX_FE_MG_REGISTER))                       & 0x000c0000 ) >> 18)
#define GET_RG_2GBT_RX_MG_TZ_GC_BOOST                              (((REG32(ADR_2GBT_RX_FE_MG_REGISTER))                       & 0x00300000 ) >> 20)
#define GET_RG_2GBT_RX_MG_TZ_CAP                                   (((REG32(ADR_2GBT_RX_FE_MG_REGISTER))                       & 0x01c00000 ) >> 22)
#define GET_RG_2GBT_RX_MG_TZI                                      (((REG32(ADR_2GBT_RX_FE_MG_REGISTER))                       & 0x0e000000 ) >> 25)
#define GET_RG_2GBT_RX_MG_TZ_IOS                                   (((REG32(ADR_2GBT_RX_FE_MG_REGISTER))                       & 0x30000000 ) >> 28)
#define GET_RG_2GBT_RX_MG_GMOPT                                    (((REG32(ADR_2GBT_RX_FE_MG_REGISTER))                       & 0xc0000000 ) >> 30)
#define GET_RG_2GBT_RX_LG_LNA_GC                                   (((REG32(ADR_2GBT_RX_FE_LG_REGISTER))                       & 0x00000003 ) >> 0)
#define GET_RG_2GBT_RX_LG_LNAHGN_BIAS                              (((REG32(ADR_2GBT_RX_FE_LG_REGISTER))                       & 0x0000003c ) >> 2)
#define GET_RG_2GBT_RX_LG_LNAHGP_BIAS                              (((REG32(ADR_2GBT_RX_FE_LG_REGISTER))                       & 0x000003c0 ) >> 6)
#define GET_RG_2GBT_RX_LG_LNALG_BIAS                               (((REG32(ADR_2GBT_RX_FE_LG_REGISTER))                       & 0x00003c00 ) >> 10)
#define GET_RG_2GBT_RX_LG_GM_BIAS                                  (((REG32(ADR_2GBT_RX_FE_LG_REGISTER))                       & 0x0003c000 ) >> 14)
#define GET_RG_2GBT_RX_LG_TZ_GC                                    (((REG32(ADR_2GBT_RX_FE_LG_REGISTER))                       & 0x000c0000 ) >> 18)
#define GET_RG_2GBT_RX_LG_TZ_GC_BOOST                              (((REG32(ADR_2GBT_RX_FE_LG_REGISTER))                       & 0x00300000 ) >> 20)
#define GET_RG_2GBT_RX_LG_TZ_CAP                                   (((REG32(ADR_2GBT_RX_FE_LG_REGISTER))                       & 0x01c00000 ) >> 22)
#define GET_RG_2GBT_RX_LG_TZI                                      (((REG32(ADR_2GBT_RX_FE_LG_REGISTER))                       & 0x0e000000 ) >> 25)
#define GET_RG_2GBT_RX_LG_TZ_IOS                                   (((REG32(ADR_2GBT_RX_FE_LG_REGISTER))                       & 0x30000000 ) >> 28)
#define GET_RG_2GBT_RX_LG_GMOPT                                    (((REG32(ADR_2GBT_RX_FE_LG_REGISTER))                       & 0xc0000000 ) >> 30)
#define GET_RG_2GBT_RX_ULG_LNA_GC                                  (((REG32(ADR_2GBT_RX_FE_ULG_REGISTER))                      & 0x00000003 ) >> 0)
#define GET_RG_2GBT_RX_ULG_LNAHGN_BIAS                             (((REG32(ADR_2GBT_RX_FE_ULG_REGISTER))                      & 0x0000003c ) >> 2)
#define GET_RG_2GBT_RX_ULG_LNAHGP_BIAS                             (((REG32(ADR_2GBT_RX_FE_ULG_REGISTER))                      & 0x000003c0 ) >> 6)
#define GET_RG_2GBT_RX_ULG_LNALG_BIAS                              (((REG32(ADR_2GBT_RX_FE_ULG_REGISTER))                      & 0x00003c00 ) >> 10)
#define GET_RG_2GBT_RX_ULG_GM_BIAS                                 (((REG32(ADR_2GBT_RX_FE_ULG_REGISTER))                      & 0x0003c000 ) >> 14)
#define GET_RG_2GBT_RX_ULG_TZ_GC                                   (((REG32(ADR_2GBT_RX_FE_ULG_REGISTER))                      & 0x000c0000 ) >> 18)
#define GET_RG_2GBT_RX_ULG_TZ_GC_BOOST                             (((REG32(ADR_2GBT_RX_FE_ULG_REGISTER))                      & 0x00300000 ) >> 20)
#define GET_RG_2GBT_RX_ULG_TZ_CAP                                  (((REG32(ADR_2GBT_RX_FE_ULG_REGISTER))                      & 0x01c00000 ) >> 22)
#define GET_RG_2GBT_RX_ULG_TZI                                     (((REG32(ADR_2GBT_RX_FE_ULG_REGISTER))                      & 0x0e000000 ) >> 25)
#define GET_RG_2GBT_RX_ULG_TZ_IOS                                  (((REG32(ADR_2GBT_RX_FE_ULG_REGISTER))                      & 0x30000000 ) >> 28)
#define GET_RG_2GBT_RX_ULG_GMOPT                                   (((REG32(ADR_2GBT_RX_FE_ULG_REGISTER))                      & 0xc0000000 ) >> 30)
#define GET_RG_2GTX_PGA_CAPSW                                      (((REG32(ADR_2GTX_FE_REGISTER))                             & 0x00000007 ) >> 0)
#define GET_RG_2GTX_PABIAS                                         (((REG32(ADR_2GTX_FE_REGISTER))                             & 0x000000f0 ) >> 4)
#define GET_RG_2GTX_PA1_VCAS                                       (((REG32(ADR_2GTX_FE_REGISTER))                             & 0x00000700 ) >> 8)
#define GET_RG_2GTX_PA2_VCAS                                       (((REG32(ADR_2GTX_FE_REGISTER))                             & 0x00003800 ) >> 11)
#define GET_RG_2GTX_PA3_VCAS                                       (((REG32(ADR_2GTX_FE_REGISTER))                             & 0x0001c000 ) >> 14)
#define GET_RG_2GTX_PACELL                                         (((REG32(ADR_2GTX_FE_REGISTER))                             & 0x000e0000 ) >> 17)
#define GET_RG_2GTX_MOD_GMBIAS                                     (((REG32(ADR_2GTX_FE_REGISTER))                             & 0x01e00000 ) >> 21)
#define GET_RG_2GTX_LOBIAS                                         (((REG32(ADR_2GTX_FE_REGISTER))                             & 0x0e000000 ) >> 25)
#define GET_RG_2GTX_PGABIAS                                        (((REG32(ADR_2GTX_FE_REGISTER))                             & 0x70000000 ) >> 28)
#define GET_RG_LPTX_PGA_CAPSW                                      (((REG32(ADR_LPTX_FE_REGISTER))                             & 0x00000007 ) >> 0)
#define GET_RG_LPTX_PABIAS                                         (((REG32(ADR_LPTX_FE_REGISTER))                             & 0x000000f0 ) >> 4)
#define GET_RG_LPTX_PA1_VCAS                                       (((REG32(ADR_LPTX_FE_REGISTER))                             & 0x00000700 ) >> 8)
#define GET_RG_LPTX_PA2_VCAS                                       (((REG32(ADR_LPTX_FE_REGISTER))                             & 0x00003800 ) >> 11)
#define GET_RG_LPTX_PA3_VCAS                                       (((REG32(ADR_LPTX_FE_REGISTER))                             & 0x0001c000 ) >> 14)
#define GET_RG_LPTX_PACELL                                         (((REG32(ADR_LPTX_FE_REGISTER))                             & 0x000e0000 ) >> 17)
#define GET_RG_LPTX_MOD_GMBIAS                                     (((REG32(ADR_LPTX_FE_REGISTER))                             & 0x01e00000 ) >> 21)
#define GET_RG_LPTX_LOBIAS                                         (((REG32(ADR_LPTX_FE_REGISTER))                             & 0x0e000000 ) >> 25)
#define GET_RG_LPTX_PGABIAS                                        (((REG32(ADR_LPTX_FE_REGISTER))                             & 0x70000000 ) >> 28)
#define GET_RG_BTTX_PGA_CAPSW                                      (((REG32(ADR_BTTX_FE_REGISTER))                             & 0x00000007 ) >> 0)
#define GET_RG_BTTX_PABIAS                                         (((REG32(ADR_BTTX_FE_REGISTER))                             & 0x000000f0 ) >> 4)
#define GET_RG_BTTX_PA1_VCAS                                       (((REG32(ADR_BTTX_FE_REGISTER))                             & 0x00000700 ) >> 8)
#define GET_RG_BTTX_PA2_VCAS                                       (((REG32(ADR_BTTX_FE_REGISTER))                             & 0x00003800 ) >> 11)
#define GET_RG_BTTX_PA3_VCAS                                       (((REG32(ADR_BTTX_FE_REGISTER))                             & 0x0001c000 ) >> 14)
#define GET_RG_BTTX_PACELL                                         (((REG32(ADR_BTTX_FE_REGISTER))                             & 0x000e0000 ) >> 17)
#define GET_RG_BTTX_MOD_GMBIAS                                     (((REG32(ADR_BTTX_FE_REGISTER))                             & 0x01e00000 ) >> 21)
#define GET_RG_BTTX_LOBIAS                                         (((REG32(ADR_BTTX_FE_REGISTER))                             & 0x0e000000 ) >> 25)
#define GET_RG_BTTX_PGABIAS                                        (((REG32(ADR_BTTX_FE_REGISTER))                             & 0x70000000 ) >> 28)
#define GET_RG_2GTX_MOD_GMCELL                                     (((REG32(ADR_TX_PGA_REGISTER))                              & 0x0000000f ) >> 0)
#define GET_RG_2GTX_MOD_PGANUM                                     (((REG32(ADR_TX_PGA_REGISTER))                              & 0x000001f0 ) >> 4)
#define GET_RG_LPTX_MOD_GMCELL                                     (((REG32(ADR_TX_PGA_REGISTER))                              & 0x00003c00 ) >> 10)
#define GET_RG_LPTX_MOD_PGANUM                                     (((REG32(ADR_TX_PGA_REGISTER))                              & 0x0007c000 ) >> 14)
#define GET_RG_BTTX_MOD_GMCELL                                     (((REG32(ADR_TX_PGA_REGISTER))                              & 0x00f00000 ) >> 20)
#define GET_RG_BTTX_MOD_PGANUM                                     (((REG32(ADR_TX_PGA_REGISTER))                              & 0x1f000000 ) >> 24)
#define GET_RG_2GRX_LNA_TRI_SEL                                    (((REG32(ADR_2G_5G_RX_LNA_FS_RSSIAVG))                      & 0x00000003 ) >> 0)
#define GET_RG_2GRX_LNA_SETTLE                                     (((REG32(ADR_2G_5G_RX_LNA_FS_RSSIAVG))                      & 0x0000000c ) >> 2)
#define GET_RG_2GRX_LNA_FS_MAN                                     (((REG32(ADR_2G_5G_RX_LNA_FS_RSSIAVG))                      & 0x00000100 ) >> 8)
#define GET_RG_EN_2GRX_LNA_FS                                      (((REG32(ADR_2G_5G_RX_LNA_FS_RSSIAVG))                      & 0x00000200 ) >> 9)
#define GET_RG_RSSI_AVG_CONTD_MODE_MAN                             (((REG32(ADR_2G_5G_RX_LNA_FS_RSSIAVG))                      & 0x00200000 ) >> 21)
#define GET_RG_RSSI_AVG_CONTD_TRIGGER                              (((REG32(ADR_2G_5G_RX_LNA_FS_RSSIAVG))                      & 0x00400000 ) >> 22)
#define GET_RG_WF_RXRSSI_AVGDELAY                                  (((REG32(ADR_2G_5G_RX_LNA_FS_RSSIAVG))                      & 0x01800000 ) >> 23)
#define GET_RG_WF_RX_RSSI_AVGPOINT                                 (((REG32(ADR_2G_5G_RX_LNA_FS_RSSIAVG))                      & 0x06000000 ) >> 25)
#define GET_RG_BT_RX_RSSI_AVGDELAY                                 (((REG32(ADR_2G_5G_RX_LNA_FS_RSSIAVG))                      & 0x18000000 ) >> 27)
#define GET_RG_BT_RX_RSSI_AVGPOINT                                 (((REG32(ADR_2G_5G_RX_LNA_FS_RSSIAVG))                      & 0x60000000 ) >> 29)
#define GET_RG_SX_LDO_CP_LEVEL                                     (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x00000003 ) >> 0)
#define GET_RG_SX_LDO_DIV_LEVEL                                    (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x0000000c ) >> 2)
#define GET_RG_SX_LDO_LO_LEVEL                                     (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x00000030 ) >> 4)
#define GET_RG_SX_LDO_VO8G_LEVEL                                   (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x000000c0 ) >> 6)
#define GET_RG_SX_LDO_BF8G_LEVEL                                   (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x00000300 ) >> 8)
#define GET_RG_SX_LDO_CP_FC_MAN                                    (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x00000400 ) >> 10)
#define GET_RG_SX_LDO_CP_FC                                        (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x00000800 ) >> 11)
#define GET_RG_SX_LDO_DIV_FC_MAN                                   (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x00001000 ) >> 12)
#define GET_RG_SX_LDO_DIV_FC                                       (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x00002000 ) >> 13)
#define GET_RG_SX_LDO_VO8G_FC_MAN                                  (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x00004000 ) >> 14)
#define GET_RG_SX_LDO_VO8G_FC                                      (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x00008000 ) >> 15)
#define GET_RG_SX_LDO_BF8G_FC_MAN                                  (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x00010000 ) >> 16)
#define GET_RG_SX_LDO_BF8G_FC                                      (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x00020000 ) >> 17)
#define GET_RG_SX_LDO_LO_FC_MAN                                    (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x00040000 ) >> 18)
#define GET_RG_SX_LDO_LO_FC                                        (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x00080000 ) >> 19)
#define GET_RG_EN_SX_LDO_CP_BYP                                    (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x00100000 ) >> 20)
#define GET_RG_EN_SX_LDO_DIV_BYP                                   (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x00200000 ) >> 21)
#define GET_RG_EN_SX_LDO_LO_BYP                                    (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x00400000 ) >> 22)
#define GET_RG_EN_SX_LDO_VO8G_BYP                                  (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x00800000 ) >> 23)
#define GET_RG_EN_SX_LDO_BF8G_BYP                                  (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x01000000 ) >> 24)
#define GET_RG_EN_SX_LDO_CP_IQUP                                   (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x02000000 ) >> 25)
#define GET_RG_EN_SX_LDO_DIV_IQUP                                  (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x04000000 ) >> 26)
#define GET_RG_EN_SX_LDO_LO_IQUP                                   (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x08000000 ) >> 27)
#define GET_RG_EN_SX_LDO_VO8G_IQUP                                 (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x10000000 ) >> 28)
#define GET_RG_EN_SX_LDO_BF8G_IQUP                                 (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x20000000 ) >> 29)
#define GET_RG_SX_LDO_VO8G_RCF                                     (((REG32(ADR_SX_LDO_CONTROL_REGISTER))                      & 0x80000000 ) >> 31)
#define GET_RG_EN_SX_MAN                                           (((REG32(ADR_SX_EN1))                                       & 0x00000001 ) >> 0)
#define GET_RG_EN_SX                                               (((REG32(ADR_SX_EN1))                                       & 0x00000002 ) >> 1)
#define GET_RG_SX_SBCAL_DIS                                        (((REG32(ADR_SX_EN1))                                       & 0x00000008 ) >> 3)
#define GET_RG_SX_SBCAL_2ND_DIS                                    (((REG32(ADR_SX_EN1))                                       & 0x00000010 ) >> 4)
#define GET_RG_SX_SBCAL_AW                                         (((REG32(ADR_SX_EN1))                                       & 0x00000020 ) >> 5)
#define GET_RG_SX_VOAAC_DIS                                        (((REG32(ADR_SX_EN1))                                       & 0x00000040 ) >> 6)
#define GET_RG_SX_MIXAAC_DIS                                       (((REG32(ADR_SX_EN1))                                       & 0x00000080 ) >> 7)
#define GET_RG_SX_REPAAC_DIS                                       (((REG32(ADR_SX_EN1))                                       & 0x00000100 ) >> 8)
#define GET_RG_SX_TTL_DIS                                          (((REG32(ADR_SX_EN1))                                       & 0x00000200 ) >> 9)
#define GET_RG_SX_CAL_INIT                                         (((REG32(ADR_SX_EN1))                                       & 0x00001c00 ) >> 10)
#define GET_RG_EN_SX_PFD_PRM_MAN                                   (((REG32(ADR_SX_EN1))                                       & 0x00004000 ) >> 14)
#define GET_RG_EN_SX_PFD_PRM                                       (((REG32(ADR_SX_EN1))                                       & 0x00008000 ) >> 15)
#define GET_RG_EN_SX_CP_IOST_HFREF_MAN                             (((REG32(ADR_SX_EN1))                                       & 0x00010000 ) >> 16)
#define GET_RG_EN_SX_CP_IOST_HFREF                                 (((REG32(ADR_SX_EN1))                                       & 0x00020000 ) >> 17)
#define GET_RG_EN_SX_LPF_SWC1_MAN                                  (((REG32(ADR_SX_EN1))                                       & 0x00040000 ) >> 18)
#define GET_RG_EN_SX_LPF_SWC1                                      (((REG32(ADR_SX_EN1))                                       & 0x00080000 ) >> 19)
#define GET_RG_SX_LDO_FCOFFT                                       (((REG32(ADR_SX_EN1))                                       & 0x03800000 ) >> 23)
#define GET_RG_EN_SX_LDO_MAN                                       (((REG32(ADR_SX_EN1))                                       & 0x04000000 ) >> 26)
#define GET_RG_EN_SX_LDO_CP                                        (((REG32(ADR_SX_EN1))                                       & 0x08000000 ) >> 27)
#define GET_RG_EN_SX_LDO_DIV                                       (((REG32(ADR_SX_EN1))                                       & 0x10000000 ) >> 28)
#define GET_RG_EN_SX_LDO_VO8G                                      (((REG32(ADR_SX_EN1))                                       & 0x20000000 ) >> 29)
#define GET_RG_EN_SX_LDO_BF8G                                      (((REG32(ADR_SX_EN1))                                       & 0x40000000 ) >> 30)
#define GET_RG_EN_SX_LDO_LO                                        (((REG32(ADR_SX_EN1))                                       & 0x80000000 ) >> 31)
#define GET_RG_SX_PFD_RST_MAN                                      (((REG32(ADR_SX_EN2))                                       & 0x00000001 ) >> 0)
#define GET_RG_SX_PFD_RST                                          (((REG32(ADR_SX_EN2))                                       & 0x00000002 ) >> 1)
#define GET_RG_EN_SX_CP_MAN                                        (((REG32(ADR_SX_EN2))                                       & 0x00000004 ) >> 2)
#define GET_RG_EN_SX_CP                                            (((REG32(ADR_SX_EN2))                                       & 0x00000008 ) >> 3)
#define GET_RG_EN_SX_LPF_UOP_MAN                                   (((REG32(ADR_SX_EN2))                                       & 0x00000010 ) >> 4)
#define GET_RG_EN_SX_LPF_UOP                                       (((REG32(ADR_SX_EN2))                                       & 0x00000020 ) >> 5)
#define GET_RG_EN_SX_TTL_ANA_MAN                                   (((REG32(ADR_SX_EN2))                                       & 0x00000040 ) >> 6)
#define GET_RG_EN_SX_TTL_ANA                                       (((REG32(ADR_SX_EN2))                                       & 0x00000080 ) >> 7)
#define GET_RG_SX_PRESETTLE_TIME                                   (((REG32(ADR_SX_EN2))                                       & 0x00070000 ) >> 16)
#define GET_RG_SX_SHLPF_TIME                                       (((REG32(ADR_SX_EN2))                                       & 0x00700000 ) >> 20)
#define GET_RG_EN_SX_VCO_MAN                                       (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x00000001 ) >> 0)
#define GET_RG_EN_SX_VCO                                           (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x00000002 ) >> 1)
#define GET_RG_EN_SX_DIV_MAN                                       (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x00000004 ) >> 2)
#define GET_RG_EN_SX_DIV                                           (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x00000008 ) >> 3)
#define GET_RG_EN_VOHSDIVBF_MAN                                    (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x00000010 ) >> 4)
#define GET_RG_EN_VOHSDIVBF                                        (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x00000020 ) >> 5)
#define GET_RG_EN_SXBF_MAN                                         (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x00000040 ) >> 6)
#define GET_RG_EN_SXBF                                             (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x00000080 ) >> 7)
#define GET_RG_EN_HSDIV_FDIVBF1_MAN                                (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x00000100 ) >> 8)
#define GET_RG_EN_HSDIV_FDIVBF1                                    (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x00000200 ) >> 9)
#define GET_RG_EN_HSDIV_FDIVBF2_MAN                                (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x00000400 ) >> 10)
#define GET_RG_EN_HSDIV_FDIVBF2                                    (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x00000800 ) >> 11)
#define GET_RG_EN_HSDIV_FDIV_MAN                                   (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x00001000 ) >> 12)
#define GET_RG_EN_HSDIV_FDIV                                       (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x00002000 ) >> 13)
#define GET_RG_EN_HSDIV_SDIVBF1_MAN                                (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x00004000 ) >> 14)
#define GET_RG_EN_HSDIV_SDIVBF1                                    (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x00008000 ) >> 15)
#define GET_RG_EN_HSDIV_SDIVBF2_MAN                                (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x00010000 ) >> 16)
#define GET_RG_EN_HSDIV_SDIVBF2                                    (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x00020000 ) >> 17)
#define GET_RG_EN_HSDIV_SDIV_MAN                                   (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x00040000 ) >> 18)
#define GET_RG_EN_HSDIV_SDIV                                       (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x00080000 ) >> 19)
#define GET_RG_EN_SX_MIX_MAN                                       (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x01000000 ) >> 24)
#define GET_RG_EN_SX_MIX                                           (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x02000000 ) >> 25)
#define GET_RG_EN_SX_REP_MAN                                       (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x04000000 ) >> 26)
#define GET_RG_EN_SX_REP                                           (((REG32(ADR_SX_EN_CONTROL_VO_LO))                          & 0x08000000 ) >> 27)
#define GET_RG_SX_RFCTRL_F                                         (((REG32(ADR_SX_FRACTIONAL_AND_INTEGER_8BITS))              & 0x00ffffff ) >> 0)
#define GET_RG_SX_RFCTRL_CH_7_0                                    (((REG32(ADR_SX_FRACTIONAL_AND_INTEGER_8BITS))              & 0xff000000 ) >> 24)
#define GET_RG_SX_RFCH_MAP_EN                                      (((REG32(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP))                & 0x00000001 ) >> 0)
#define GET_RG_SX_XTAL_FREQ                                        (((REG32(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP))                & 0x0000003c ) >> 2)
#define GET_RG_SX_FREF_DOUB_MAN                                    (((REG32(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP))                & 0x00000080 ) >> 7)
#define GET_RG_SX_FREF_DOUB                                        (((REG32(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP))                & 0x00000100 ) >> 8)
#define GET_RG_SX_FREF_4TIMES_MAN                                  (((REG32(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP))                & 0x00000200 ) >> 9)
#define GET_RG_SX_FREF_4TIMES                                      (((REG32(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP))                & 0x00000400 ) >> 10)
#define GET_RG_SX_BTRX_SIDE                                        (((REG32(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP))                & 0x00001000 ) >> 12)
#define GET_RG_SX_BT_FIF_OST                                       (((REG32(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP))                & 0x0007c000 ) >> 14)
#define GET_RG_SX_BT_FIF_OST_POL                                   (((REG32(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP))                & 0x00080000 ) >> 19)
#define GET_RG_SX_LE2M_FIF_OST                                     (((REG32(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP))                & 0x07c00000 ) >> 22)
#define GET_RG_SX_LE2M_FIF_OST_POL                                 (((REG32(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP))                & 0x08000000 ) >> 27)
#define GET_RG_BT_SX_CHANNEL                                       (((REG32(ADR_SX_BT_LE_CHANNEL_MAPPING))                     & 0x000000ff ) >> 0)
#define GET_RG_LE_SX_CHANNEL                                       (((REG32(ADR_SX_BT_LE_CHANNEL_MAPPING))                     & 0x00ff0000 ) >> 16)
#define GET_RG_SX_RFCTRL_CH_10_8                                   (((REG32(ADR_SX_BT_LE_CHANNEL_MAPPING))                     & 0x0e000000 ) >> 25)
#define GET_RG_2GWF_SX_CHANNEL                                     (((REG32(ADR_SX_2GWF_5GWF_CHANNEL_MAPPING))                 & 0x000000ff ) >> 0)
#define GET_RG_5GWF_SX_CHANNEL                                     (((REG32(ADR_SX_2GWF_5GWF_CHANNEL_MAPPING))                 & 0x00ff0000 ) >> 16)
#define GET_RG_2GWF_SX_CP_ISEL                                     (((REG32(ADR_SX_CHP_KP))                                    & 0x0000000f ) >> 0)
#define GET_RG_2GWF_SX_CP_KPDOUB                                   (((REG32(ADR_SX_CHP_KP))                                    & 0x00000010 ) >> 4)
#define GET_RG_2GBT_SX_CP_ISEL                                     (((REG32(ADR_SX_CHP_KP))                                    & 0x000003c0 ) >> 6)
#define GET_RG_2GBT_SX_CP_KPDOUB                                   (((REG32(ADR_SX_CHP_KP))                                    & 0x00000400 ) >> 10)
#define GET_RG_5GWF_SX_CP_ISEL                                     (((REG32(ADR_SX_CHP_KP))                                    & 0x0000f000 ) >> 12)
#define GET_RG_5GWF_SX_CP_KPDOUB                                   (((REG32(ADR_SX_CHP_KP))                                    & 0x00010000 ) >> 16)
#define GET_RG_SX_CP_IOST_POL                                      (((REG32(ADR_SX_PFD_CHP))                                   & 0x00000001 ) >> 0)
#define GET_RG_2GWF_SX_CP_IOST                                     (((REG32(ADR_SX_PFD_CHP))                                   & 0x0000000e ) >> 1)
#define GET_RG_2GBT_SX_CP_IOST                                     (((REG32(ADR_SX_PFD_CHP))                                   & 0x000000e0 ) >> 5)
#define GET_RG_5GWF_SX_CP_IOST                                     (((REG32(ADR_SX_PFD_CHP))                                   & 0x00000e00 ) >> 9)
#define GET_RG_SX_CP_VDD                                           (((REG32(ADR_SX_PFD_CHP))                                   & 0x00002000 ) >> 13)
#define GET_RG_SX_CP_IOST_DMYCOMP                                  (((REG32(ADR_SX_PFD_CHP))                                   & 0x00004000 ) >> 14)
#define GET_RG_EN_SX_LFSW_HFREF                                    (((REG32(ADR_SX_PFD_CHP))                                   & 0x00008000 ) >> 15)
#define GET_RG_SX_CP_CAPSEL                                        (((REG32(ADR_SX_PFD_CHP))                                   & 0x00010000 ) >> 16)
#define GET_RG_SX_PFD_VDD                                          (((REG32(ADR_SX_PFD_CHP))                                   & 0x000c0000 ) >> 18)
#define GET_RG_SX_PFD_DIV_EDGE                                     (((REG32(ADR_SX_PFD_CHP))                                   & 0x00100000 ) >> 20)
#define GET_RG_SX_PFD_REF_EDGE                                     (((REG32(ADR_SX_PFD_CHP))                                   & 0x00200000 ) >> 21)
#define GET_RG_SX_PFD_NPFDSEL                                      (((REG32(ADR_SX_PFD_CHP))                                   & 0x00800000 ) >> 23)
#define GET_RG_SX_PFD_OLD_DLYSET                                   (((REG32(ADR_SX_PFD_CHP))                                   & 0x01000000 ) >> 24)
#define GET_RG_SX_PFD_NEW_DLYSET                                   (((REG32(ADR_SX_PFD_CHP))                                   & 0x06000000 ) >> 25)
#define GET_RG_SX_PFD_TRUP                                         (((REG32(ADR_SX_PFD_CHP))                                   & 0x08000000 ) >> 27)
#define GET_RG_SX_PFD_TRDN                                         (((REG32(ADR_SX_PFD_CHP))                                   & 0x10000000 ) >> 28)
#define GET_RG_SX_PFD_TLSEL                                        (((REG32(ADR_SX_PFD_CHP))                                   & 0x20000000 ) >> 29)
#define GET_RG_SX_PFD_PRM_SEL                                      (((REG32(ADR_SX_PFD_CHP))                                   & 0x40000000 ) >> 30)
#define GET_RG_2GWF_SX_LPF_C1                                      (((REG32(ADR_SX_LPF_2GWF_2GBT))                             & 0x0000000f ) >> 0)
#define GET_RG_2GWF_SX_LPF_C2                                      (((REG32(ADR_SX_LPF_2GWF_2GBT))                             & 0x000000f0 ) >> 4)
#define GET_RG_2GWF_SX_LPF_C3                                      (((REG32(ADR_SX_LPF_2GWF_2GBT))                             & 0x00000100 ) >> 8)
#define GET_RG_2GWF_SX_LPF_R2                                      (((REG32(ADR_SX_LPF_2GWF_2GBT))                             & 0x00001e00 ) >> 9)
#define GET_RG_2GWF_SX_LPF_R3                                      (((REG32(ADR_SX_LPF_2GWF_2GBT))                             & 0x0000e000 ) >> 13)
#define GET_RG_2GBT_SX_LPF_C1                                      (((REG32(ADR_SX_LPF_2GWF_2GBT))                             & 0x000f0000 ) >> 16)
#define GET_RG_2GBT_SX_LPF_C2                                      (((REG32(ADR_SX_LPF_2GWF_2GBT))                             & 0x00f00000 ) >> 20)
#define GET_RG_2GBT_SX_LPF_C3                                      (((REG32(ADR_SX_LPF_2GWF_2GBT))                             & 0x01000000 ) >> 24)
#define GET_RG_2GBT_SX_LPF_R2                                      (((REG32(ADR_SX_LPF_2GWF_2GBT))                             & 0x1e000000 ) >> 25)
#define GET_RG_2GBT_SX_LPF_R3                                      (((REG32(ADR_SX_LPF_2GWF_2GBT))                             & 0xe0000000 ) >> 29)
#define GET_RG_5GWF_SX_LPF_C1                                      (((REG32(ADR_SX_LPF_5GWF))                                  & 0x0000000f ) >> 0)
#define GET_RG_5GWF_SX_LPF_C2                                      (((REG32(ADR_SX_LPF_5GWF))                                  & 0x000000f0 ) >> 4)
#define GET_RG_5GWF_SX_LPF_C3                                      (((REG32(ADR_SX_LPF_5GWF))                                  & 0x00000100 ) >> 8)
#define GET_RG_5GWF_SX_LPF_R2                                      (((REG32(ADR_SX_LPF_5GWF))                                  & 0x00001e00 ) >> 9)
#define GET_RG_5GWF_SX_LPF_R3                                      (((REG32(ADR_SX_LPF_5GWF))                                  & 0x0000e000 ) >> 13)
#define GET_RG_SX_LPF_VTUNE_TEST                                   (((REG32(ADR_SX_LPF_5GWF))                                  & 0x80000000 ) >> 31)
#define GET_RG_SX_TTL_INIT                                         (((REG32(ADR_SX_TTL))                                       & 0x00000003 ) >> 0)
#define GET_RG_SX_TTL_FPT                                          (((REG32(ADR_SX_TTL))                                       & 0x0000000c ) >> 2)
#define GET_RG_SX_TTL_CPT                                          (((REG32(ADR_SX_TTL))                                       & 0x00000030 ) >> 4)
#define GET_RG_SX_TTL_ACCUM                                        (((REG32(ADR_SX_TTL))                                       & 0x000000c0 ) >> 6)
#define GET_RG_SX_TTL_SUB                                          (((REG32(ADR_SX_TTL))                                       & 0x00000300 ) >> 8)
#define GET_RG_SX_TTL_SUB_INV                                      (((REG32(ADR_SX_TTL))                                       & 0x01000000 ) >> 24)
#define GET_RG_SX_TTL_VH                                           (((REG32(ADR_SX_TTL))                                       & 0x06000000 ) >> 25)
#define GET_RG_SX_TTL_VL                                           (((REG32(ADR_SX_TTL))                                       & 0x18000000 ) >> 27)
#define GET_RG_SX_VCO_ISEL_MAN                                     (((REG32(ADR_SX_VCO_ISEL))                                  & 0x00000001 ) >> 0)
#define GET_RG_SX_VCO_ISEL                                         (((REG32(ADR_SX_VCO_ISEL))                                  & 0x0000001e ) >> 1)
#define GET_RG_SX_VCO_RTAIL_SHIFT                                  (((REG32(ADR_SX_VCO_ISEL))                                  & 0x00000020 ) >> 5)
#define GET_RG_SX_VCO_VCCBSEL                                      (((REG32(ADR_SX_VCO_ISEL))                                  & 0x00e00000 ) >> 21)
#define GET_RG_SX_VCO_KVDOUB                                       (((REG32(ADR_SX_VCO_ISEL))                                  & 0x01000000 ) >> 24)
#define GET_RG_SX_VCO_VARBSEL                                      (((REG32(ADR_SX_VCO_ISEL))                                  & 0x0c000000 ) >> 26)
#define GET_RG_SX_VCO_CS_AWH                                       (((REG32(ADR_SX_VCO_ISEL))                                  & 0x20000000 ) >> 29)
#define GET_RG_EN_SX_VOMON_BF                                      (((REG32(ADR_SX_VCO_ISEL))                                  & 0x80000000 ) >> 31)
#define GET_RG_VOHSDIVBF_VSEL                                      (((REG32(ADR_SX_VOBF_HSDIV_MX_RP))                          & 0x00000003 ) >> 0)
#define GET_RG_SXBF_VSEL                                           (((REG32(ADR_SX_VOBF_HSDIV_MX_RP))                          & 0x00000018 ) >> 3)
#define GET_RG_HSDIV_FDIVBF1_VSEL                                  (((REG32(ADR_SX_VOBF_HSDIV_MX_RP))                          & 0x00000040 ) >> 6)
#define GET_RG_HSDIV_FDIVBF2_VSEL                                  (((REG32(ADR_SX_VOBF_HSDIV_MX_RP))                          & 0x00000080 ) >> 7)
#define GET_RG_HSDIV_SDIVBF1_VSEL                                  (((REG32(ADR_SX_VOBF_HSDIV_MX_RP))                          & 0x00000200 ) >> 9)
#define GET_RG_HSDIV_SDIVBF2_VSEL                                  (((REG32(ADR_SX_VOBF_HSDIV_MX_RP))                          & 0x00000400 ) >> 10)
#define GET_RG_SXMIX_IBIAS_SEL                                     (((REG32(ADR_SX_VOBF_HSDIV_MX_RP))                          & 0x00006000 ) >> 13)
#define GET_RG_SXMIX_SWB_SEL                                       (((REG32(ADR_SX_VOBF_HSDIV_MX_RP))                          & 0x00018000 ) >> 15)
#define GET_RG_SXMIX_GMSEL                                         (((REG32(ADR_SX_VOBF_HSDIV_MX_RP))                          & 0x00060000 ) >> 17)
#define GET_RG_SXREP_SWB_SEL                                       (((REG32(ADR_SX_VOBF_HSDIV_MX_RP))                          & 0x06000000 ) >> 25)
#define GET_RG_SXREP_CSSEL                                         (((REG32(ADR_SX_VOBF_HSDIV_MX_RP))                          & 0x18000000 ) >> 27)
#define GET_RG_SX_DIV_VDD1                                         (((REG32(ADR_SX_DIVIDER___SDM))                             & 0x00000003 ) >> 0)
#define GET_RG_SX_DIV_VDD2                                         (((REG32(ADR_SX_DIVIDER___SDM))                             & 0x0000000c ) >> 2)
#define GET_RG_SX_DIV_VDD3                                         (((REG32(ADR_SX_DIVIDER___SDM))                             & 0x00000030 ) >> 4)
#define GET_RG_SX_DIV_SDM_EDGE                                     (((REG32(ADR_SX_DIVIDER___SDM))                             & 0x00000080 ) >> 7)
#define GET_RG_EN_SX_MOD                                           (((REG32(ADR_SX_DIVIDER___SDM))                             & 0x00000200 ) >> 9)
#define GET_RG_EN_SX_DITHER                                        (((REG32(ADR_SX_DIVIDER___SDM))                             & 0x00000400 ) >> 10)
#define GET_RG_SX_MOD_ORDER                                        (((REG32(ADR_SX_DIVIDER___SDM))                             & 0x00001800 ) >> 11)
#define GET_RG_SX_DITHER_WEIGHT                                    (((REG32(ADR_SX_DIVIDER___SDM))                             & 0x00006000 ) >> 13)
#define GET_RG_SX_SUB_SEL_MAN                                      (((REG32(ADR_SX_SBCAL))                                     & 0x00000001 ) >> 0)
#define GET_RG_SX_SUB_SEL                                          (((REG32(ADR_SX_SBCAL))                                     & 0x000001fe ) >> 1)
#define GET_RG_SX_SUB_C0P5_DIS                                     (((REG32(ADR_SX_SBCAL))                                     & 0x00000200 ) >> 9)
#define GET_RG_SX_SBCAL_CT                                         (((REG32(ADR_SX_SBCAL))                                     & 0x00000c00 ) >> 10)
#define GET_RG_SX_SBCAL_WT                                         (((REG32(ADR_SX_SBCAL))                                     & 0x00001000 ) >> 12)
#define GET_RG_SX_SBCAL_DIFFMIN                                    (((REG32(ADR_SX_SBCAL))                                     & 0x00002000 ) >> 13)
#define GET_RG_SX_SBCAL_NTARG_MAN                                  (((REG32(ADR_SX_SBCAL))                                     & 0x00004000 ) >> 14)
#define GET_RG_SX_SBCAL_NTARG                                      (((REG32(ADR_SX_SBCAL))                                     & 0xffff8000 ) >> 15)
#define GET_RG_SX_VOAAC_TAR                                        (((REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   & 0x0000000f ) >> 0)
#define GET_RG_SX_VOAAC_TAR_OST                                    (((REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   & 0x00000010 ) >> 4)
#define GET_RG_VO8G_AAC_IOST                                       (((REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   & 0x00000060 ) >> 5)
#define GET_RG_VO8G_AAC_IMAX                                       (((REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   & 0x00000780 ) >> 7)
#define GET_RG_SX_AAC_ACCUMH                                       (((REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   & 0x00001800 ) >> 11)
#define GET_RG_SX_AAC_ACCUML                                       (((REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   & 0x00006000 ) >> 13)
#define GET_RG_SX_AAC_EN_MAN                                       (((REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   & 0x00008000 ) >> 15)
#define GET_RG_SX_AAC_EN                                           (((REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   & 0x00010000 ) >> 16)
#define GET_RG_SX_AAC_EVA_MAN                                      (((REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   & 0x00020000 ) >> 17)
#define GET_RG_SX_AAC_EVA                                          (((REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   & 0x00040000 ) >> 18)
#define GET_RG_AAC_TAR_MAN                                         (((REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   & 0x00080000 ) >> 19)
#define GET_RG_VO8G_AAC_RTAIL_SHIFT_INI                            (((REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   & 0x00100000 ) >> 20)
#define GET_RG_SX_AAC_INIT                                         (((REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   & 0x00600000 ) >> 21)
#define GET_RG_SX_AAC_EVA_TS                                       (((REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   & 0x01800000 ) >> 23)
#define GET_RG_AAC_PDSW_EN_MAN                                     (((REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   & 0x02000000 ) >> 25)
#define GET_RG_EN_AAC_VOPDSW                                       (((REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   & 0x04000000 ) >> 26)
#define GET_RG_EN_AAC_MXPDSW                                       (((REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   & 0x08000000 ) >> 27)
#define GET_RG_EN_AAC_RPPDSW                                       (((REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   & 0x10000000 ) >> 28)
#define GET_RG_SX_AAC_TEST_EN                                      (((REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   & 0x40000000 ) >> 30)
#define GET_RG_SX_AAC_TEST_SEL                                     (((REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   & 0x80000000 ) >> 31)
#define GET_RG_SX_MIXAAC_TAR                                       (((REG32(ADR_SX_LOGEN_CALIBRATION))                         & 0x0000000f ) >> 0)
#define GET_RG_SX_MIXAAC_TAR_OST                                   (((REG32(ADR_SX_LOGEN_CALIBRATION))                         & 0x00000010 ) >> 4)
#define GET_RG_SXMIX_SCA_SEL_MAN                                   (((REG32(ADR_SX_LOGEN_CALIBRATION))                         & 0x00000020 ) >> 5)
#define GET_RG_SXMIX_SCA_SEL                                       (((REG32(ADR_SX_LOGEN_CALIBRATION))                         & 0x000007c0 ) >> 6)
#define GET_RG_SX_REPAAC_TAR                                       (((REG32(ADR_SX_LOGEN_CALIBRATION))                         & 0x0001e000 ) >> 13)
#define GET_RG_SX_REPAAC_TAR_OST                                   (((REG32(ADR_SX_LOGEN_CALIBRATION))                         & 0x00020000 ) >> 17)
#define GET_RG_SXREP_SCA_SEL_MAN                                   (((REG32(ADR_SX_LOGEN_CALIBRATION))                         & 0x00040000 ) >> 18)
#define GET_RG_SXREP_SCA_SEL                                       (((REG32(ADR_SX_LOGEN_CALIBRATION))                         & 0x00f80000 ) >> 19)
#define GET_RG_WF_RX_ABBCTUNE                                      (((REG32(ADR_WIFI_HT20_RX_FILTER_REGISTER))                 & 0x0000007f ) >> 0)
#define GET_RG_WF_RX_ABBCFIX                                       (((REG32(ADR_WIFI_HT20_RX_FILTER_REGISTER))                 & 0x00000180 ) >> 7)
#define GET_RG_WF_RX_ABB_AC_MODE                                   (((REG32(ADR_WIFI_HT20_RX_FILTER_REGISTER))                 & 0x00000200 ) >> 9)
#define GET_RG_WF_RX_ABB_N_MODE                                    (((REG32(ADR_WIFI_HT20_RX_FILTER_REGISTER))                 & 0x00000400 ) >> 10)
#define GET_RG_WF_RX_ABB_BT_MODE                                   (((REG32(ADR_WIFI_HT20_RX_FILTER_REGISTER))                 & 0x00001800 ) >> 11)
#define GET_RG_WF_RX_ABB_ADDI                                      (((REG32(ADR_WIFI_HT20_RX_FILTER_REGISTER))                 & 0x00006000 ) >> 13)
#define GET_RG_WF_RX_ABB_IDIV2                                     (((REG32(ADR_WIFI_HT20_RX_FILTER_REGISTER))                 & 0x00008000 ) >> 15)
#define GET_RG_WF_RXADC_VREFDRB2                                   (((REG32(ADR_WIFI_HT20_RX_FILTER_REGISTER))                 & 0x00010000 ) >> 16)
#define GET_RG_WF_N_RX_ABBCTUNE                                    (((REG32(ADR_WIFI_HT40_RX_FILTER_REGISTER))                 & 0x0000007f ) >> 0)
#define GET_RG_WF_N_RX_ABBCFIX                                     (((REG32(ADR_WIFI_HT40_RX_FILTER_REGISTER))                 & 0x00000180 ) >> 7)
#define GET_RG_WF_N_RX_ABB_AC_MODE                                 (((REG32(ADR_WIFI_HT40_RX_FILTER_REGISTER))                 & 0x00000200 ) >> 9)
#define GET_RG_WF_N_RX_ABB_N_MODE                                  (((REG32(ADR_WIFI_HT40_RX_FILTER_REGISTER))                 & 0x00000400 ) >> 10)
#define GET_RG_WF_N_RX_ABB_BT_MODE                                 (((REG32(ADR_WIFI_HT40_RX_FILTER_REGISTER))                 & 0x00001800 ) >> 11)
#define GET_RG_WF_N_RX_ABB_ADDI                                    (((REG32(ADR_WIFI_HT40_RX_FILTER_REGISTER))                 & 0x00006000 ) >> 13)
#define GET_RG_WF_N_RX_ABB_IDIV2                                   (((REG32(ADR_WIFI_HT40_RX_FILTER_REGISTER))                 & 0x00008000 ) >> 15)
#define GET_RG_WF_N_RXADC_VREFDRB2                                 (((REG32(ADR_WIFI_HT40_RX_FILTER_REGISTER))                 & 0x00010000 ) >> 16)
#define GET_RG_WF_AC_RX_ABBCTUNE                                   (((REG32(ADR_WIFI_VHT80_RX_FILTER_REGISTER))                & 0x0000007f ) >> 0)
#define GET_RG_WF_AC_RX_ABBCFIX                                    (((REG32(ADR_WIFI_VHT80_RX_FILTER_REGISTER))                & 0x00000180 ) >> 7)
#define GET_RG_WF_AC_RX_ABB_AC_MODE                                (((REG32(ADR_WIFI_VHT80_RX_FILTER_REGISTER))                & 0x00000200 ) >> 9)
#define GET_RG_WF_AC_RX_ABB_N_MODE                                 (((REG32(ADR_WIFI_VHT80_RX_FILTER_REGISTER))                & 0x00000400 ) >> 10)
#define GET_RG_WF_AC_RX_ABB_BT_MODE                                (((REG32(ADR_WIFI_VHT80_RX_FILTER_REGISTER))                & 0x00001800 ) >> 11)
#define GET_RG_WF_AC_RX_ABB_ADDI                                   (((REG32(ADR_WIFI_VHT80_RX_FILTER_REGISTER))                & 0x00006000 ) >> 13)
#define GET_RG_WF_AC_RX_ABB_IDIV2                                  (((REG32(ADR_WIFI_VHT80_RX_FILTER_REGISTER))                & 0x00008000 ) >> 15)
#define GET_RG_WF_AC_RXADC_VREFDRB2                                (((REG32(ADR_WIFI_VHT80_RX_FILTER_REGISTER))                & 0x00010000 ) >> 16)
#define GET_RG_BT1M_RX_ABBCTUNE                                    (((REG32(ADR_BT_1M_RX_FILTER_REGISTER))                     & 0x0000007f ) >> 0)
#define GET_RG_BT1M_RX_ABBCFIX                                     (((REG32(ADR_BT_1M_RX_FILTER_REGISTER))                     & 0x00000180 ) >> 7)
#define GET_RG_BT1M_RX_ABB_AC_MODE                                 (((REG32(ADR_BT_1M_RX_FILTER_REGISTER))                     & 0x00000200 ) >> 9)
#define GET_RG_BT1M_RX_ABB_N_MODE                                  (((REG32(ADR_BT_1M_RX_FILTER_REGISTER))                     & 0x00000400 ) >> 10)
#define GET_RG_BT1M_RX_ABB_BT_MODE                                 (((REG32(ADR_BT_1M_RX_FILTER_REGISTER))                     & 0x00001800 ) >> 11)
#define GET_RG_BT1M_RX_ABB_ADDI                                    (((REG32(ADR_BT_1M_RX_FILTER_REGISTER))                     & 0x00006000 ) >> 13)
#define GET_RG_BT1M_RX_ABB_IDIV2                                   (((REG32(ADR_BT_1M_RX_FILTER_REGISTER))                     & 0x00008000 ) >> 15)
#define GET_RG_BT1M_RXADC_VREFDRB2                                 (((REG32(ADR_BT_1M_RX_FILTER_REGISTER))                     & 0x00010000 ) >> 16)
#define GET_RG_BT2M_RX_ABBCTUNE                                    (((REG32(ADR_BT_2M_RX_FILTER_REGISTER))                     & 0x0000007f ) >> 0)
#define GET_RG_BT2M_RX_ABBCFIX                                     (((REG32(ADR_BT_2M_RX_FILTER_REGISTER))                     & 0x00000180 ) >> 7)
#define GET_RG_BT2M_RX_ABB_AC_MODE                                 (((REG32(ADR_BT_2M_RX_FILTER_REGISTER))                     & 0x00000200 ) >> 9)
#define GET_RG_BT2M_RX_ABB_N_MODE                                  (((REG32(ADR_BT_2M_RX_FILTER_REGISTER))                     & 0x00000400 ) >> 10)
#define GET_RG_BT2M_RX_ABB_BT_MODE                                 (((REG32(ADR_BT_2M_RX_FILTER_REGISTER))                     & 0x00001800 ) >> 11)
#define GET_RG_BT2M_RX_ABB_ADDI                                    (((REG32(ADR_BT_2M_RX_FILTER_REGISTER))                     & 0x00006000 ) >> 13)
#define GET_RG_BT2M_RX_ABB_IDIV2                                   (((REG32(ADR_BT_2M_RX_FILTER_REGISTER))                     & 0x00008000 ) >> 15)
#define GET_RG_BT2M_RXADC_VREFDRB2                                 (((REG32(ADR_BT_2M_RX_FILTER_REGISTER))                     & 0x00010000 ) >> 16)
#define GET_RG_WF_TXLPF_CTUNE                                      (((REG32(ADR_WIFI_BT_TX_FILTER_REGISTER))                   & 0x0000007f ) >> 0)
#define GET_RG_WF_TXLPF_BT_MODE                                    (((REG32(ADR_WIFI_BT_TX_FILTER_REGISTER))                   & 0x00000080 ) >> 7)
#define GET_RG_WF_TXLPF_R1B                                        (((REG32(ADR_WIFI_BT_TX_FILTER_REGISTER))                   & 0x00000f00 ) >> 8)
#define GET_RG_BT_TXLPF_CTUNE                                      (((REG32(ADR_WIFI_BT_TX_FILTER_REGISTER))                   & 0x007f0000 ) >> 16)
#define GET_RG_BT_TXLPF_BT_MODE                                    (((REG32(ADR_WIFI_BT_TX_FILTER_REGISTER))                   & 0x00800000 ) >> 23)
#define GET_RG_BT_TXLPF_R1B                                        (((REG32(ADR_WIFI_BT_TX_FILTER_REGISTER))                   & 0x0f000000 ) >> 24)
#define GET_RG_TRX_IDAC1DB                                         (((REG32(ADR_ABB_AFE_CONTROL_REGISTER))                     & 0x00000001 ) >> 0)
#define GET_RG_TRX_PDBIAS                                          (((REG32(ADR_ABB_AFE_CONTROL_REGISTER))                     & 0x00000002 ) >> 1)
#define GET_RG_RX_ABBOUT_TRI_STATE                                 (((REG32(ADR_ABB_CONTROL_REGISTER))                         & 0x00000001 ) >> 0)
#define GET_RG_RX_EN_IDACA_COURSE                                  (((REG32(ADR_ABB_CONTROL_REGISTER))                         & 0x00000002 ) >> 1)
#define GET_RG_RX_EN_LOOPA                                         (((REG32(ADR_ABB_CONTROL_REGISTER))                         & 0x00000004 ) >> 2)
#define GET_RG_RX_FILTER1ST                                        (((REG32(ADR_ABB_CONTROL_REGISTER))                         & 0x00000018 ) >> 3)
#define GET_RG_RX_FILTER2ND                                        (((REG32(ADR_ABB_CONTROL_REGISTER))                         & 0x00000060 ) >> 5)
#define GET_RG_RX_FILTER3RD                                        (((REG32(ADR_ABB_CONTROL_REGISTER))                         & 0x00000180 ) >> 7)
#define GET_RG_RX_FILTERI_COURSE                                   (((REG32(ADR_ABB_CONTROL_REGISTER))                         & 0x00000600 ) >> 9)
#define GET_RG_RX_FILTERVCM                                        (((REG32(ADR_ABB_CONTROL_REGISTER))                         & 0x00003800 ) >> 11)
#define GET_RG_RX_FILTER_IDAC                                      (((REG32(ADR_ABB_CONTROL_REGISTER))                         & 0x0000c000 ) >> 14)
#define GET_RG_RX_OUTVCM                                           (((REG32(ADR_ABB_CONTROL_REGISTER))                         & 0x00070000 ) >> 16)
#define GET_RG_TXLPF_ADDI                                          (((REG32(ADR_ABB_CONTROL_REGISTER))                         & 0x00180000 ) >> 19)
#define GET_RG_TXLPF_FILTER1ST                                     (((REG32(ADR_ABB_CONTROL_REGISTER))                         & 0x00600000 ) >> 21)
#define GET_RG_TXLPF_FILTER2ND                                     (((REG32(ADR_ABB_CONTROL_REGISTER))                         & 0x01800000 ) >> 23)
#define GET_RG_TXLPF_ICOURSE                                       (((REG32(ADR_ABB_CONTROL_REGISTER))                         & 0x06000000 ) >> 25)
#define GET_RG_TXLPF_MODVCM_EN                                     (((REG32(ADR_ABB_CONTROL_REGISTER))                         & 0x08000000 ) >> 27)
#define GET_RG_TXLPF_OSDAC_EN                                      (((REG32(ADR_ABB_CONTROL_REGISTER))                         & 0x10000000 ) >> 28)
#define GET_RG_TXLPF_TRI_STATE                                     (((REG32(ADR_ABB_CONTROL_REGISTER))                         & 0x20000000 ) >> 29)
#define GET_RG_TXLPF_VCM                                           (((REG32(ADR_ABB_CONTROL_REGISTER))                         & 0xc0000000 ) >> 30)
#define GET_RG_RXADC_CLKSEL                                        (((REG32(ADR_AFE_CONTROL_REGISTER))                         & 0x00000001 ) >> 0)
#define GET_RG_RXADC_PDICH                                         (((REG32(ADR_AFE_CONTROL_REGISTER))                         & 0x00000002 ) >> 1)
#define GET_RG_RXADC_PDQCH                                         (((REG32(ADR_AFE_CONTROL_REGISTER))                         & 0x00000004 ) >> 2)
#define GET_RG_RXADC_TSEL                                          (((REG32(ADR_AFE_CONTROL_REGISTER))                         & 0x00000018 ) >> 3)
#define GET_RG_RXADC_VREFSEL                                       (((REG32(ADR_AFE_CONTROL_REGISTER))                         & 0x00000060 ) >> 5)
#define GET_RG_TXDAC_CKEDGE                                        (((REG32(ADR_AFE_CONTROL_REGISTER))                         & 0x00000080 ) >> 7)
#define GET_RG_TXDAC_ENICH                                         (((REG32(ADR_AFE_CONTROL_REGISTER))                         & 0x00000100 ) >> 8)
#define GET_RG_TXDAC_ENQCH                                         (((REG32(ADR_AFE_CONTROL_REGISTER))                         & 0x00000200 ) >> 9)
#define GET_RG_TXDAC_IBIAS                                         (((REG32(ADR_AFE_CONTROL_REGISTER))                         & 0x00000c00 ) >> 10)
#define GET_RG_TXDAC_FASTBIAS_EN                                   (((REG32(ADR_AFE_CONTROL_REGISTER))                         & 0x00001000 ) >> 12)
#define GET_RG_TXDAC_RLON                                          (((REG32(ADR_AFE_CONTROL_REGISTER))                         & 0x00002000 ) >> 13)
#define GET_RG_TXDAC_TSEL                                          (((REG32(ADR_AFE_CONTROL_REGISTER))                         & 0x0001c000 ) >> 14)
#define GET_RG_TXDAC_VCMO                                          (((REG32(ADR_AFE_CONTROL_REGISTER))                         & 0x00060000 ) >> 17)
#define GET_RG_TXDAC_OUT_HIZ                                       (((REG32(ADR_AFE_CONTROL_REGISTER))                         & 0x00080000 ) >> 19)
#define GET_RG_EN_SARADC_MANUAL                                    (((REG32(ADR_SARADC_CONTROL_REGISTER))                      & 0x00000001 ) >> 0)
#define GET_RG_EN_SARADC                                           (((REG32(ADR_SARADC_CONTROL_REGISTER))                      & 0x00000002 ) >> 1)
#define GET_RG_SARADC_VRSEL                                        (((REG32(ADR_SARADC_CONTROL_REGISTER))                      & 0x00000018 ) >> 3)
#define GET_RG_SARADC_TSEL                                         (((REG32(ADR_SARADC_CONTROL_REGISTER))                      & 0x00000300 ) >> 8)
#define GET_RG_SARADC_2G_TSSI                                      (((REG32(ADR_SARADC_CONTROL_REGISTER))                      & 0x00100000 ) >> 20)
#define GET_RG_SARADC_2G_THERMAL                                   (((REG32(ADR_SARADC_CONTROL_REGISTER))                      & 0x00400000 ) >> 22)
#define GET_RG_SARADC_RSSI_MANUAL                                  (((REG32(ADR_SARADC_CONTROL_REGISTER))                      & 0x01000000 ) >> 24)
#define GET_RG_SARADC_RSSI                                         (((REG32(ADR_SARADC_CONTROL_REGISTER))                      & 0x02000000 ) >> 25)
#define GET_RG_SARADC_CLKL                                         (((REG32(ADR_SARADC_CONTROL_REGISTER))                      & 0x08000000 ) >> 27)
#define GET_RG_SARADC_CLKL_MANUAL                                  (((REG32(ADR_SARADC_CONTROL_REGISTER))                      & 0x10000000 ) >> 28)
#define GET_RG_SARADC_CLKH                                         (((REG32(ADR_SARADC_CONTROL_REGISTER))                      & 0x20000000 ) >> 29)
#define GET_RG_SARADC_CLKH_MANUAL                                  (((REG32(ADR_SARADC_CONTROL_REGISTER))                      & 0x40000000 ) >> 30)
#define GET_RG_WF_TXLPF_IOFFSET                                    (((REG32(ADR_WF_TX_FILTER_DCOC_REGISTER))                   & 0x0000007f ) >> 0)
#define GET_RG_WF_TXLPF_QOFFSET                                    (((REG32(ADR_WF_TX_FILTER_DCOC_REGISTER))                   & 0x00007f00 ) >> 8)
#define GET_RG_BT_TXLPF_IOFFSET                                    (((REG32(ADR_BT_TX_FILTER_DCOC_REGISTER))                   & 0x0000007f ) >> 0)
#define GET_RG_BT_TXLPF_QOFFSET                                    (((REG32(ADR_BT_TX_FILTER_DCOC_REGISTER))                   & 0x00007f00 ) >> 8)
#define GET_RG_WF_IDACI_TZ0_PGAG0                                  (((REG32(ADR_WF_DCOC_IDAC_REGISTER1))                       & 0x0000003f ) >> 0)
#define GET_RG_WF_IDACI_TZ0_PGAG1                                  (((REG32(ADR_WF_DCOC_IDAC_REGISTER1))                       & 0x00000fc0 ) >> 6)
#define GET_RG_WF_IDACI_TZ0_PGAG2                                  (((REG32(ADR_WF_DCOC_IDAC_REGISTER1))                       & 0x0003f000 ) >> 12)
#define GET_RG_WF_IDACI_TZ0_PGAG3                                  (((REG32(ADR_WF_DCOC_IDAC_REGISTER1))                       & 0x00fc0000 ) >> 18)
#define GET_RG_WF_IDACI_TZ0_PGAG4                                  (((REG32(ADR_WF_DCOC_IDAC_REGISTER1))                       & 0x3f000000 ) >> 24)
#define GET_RG_WF_IDACQ_TZ0_PGAG0                                  (((REG32(ADR_WF_DCOC_IDAC_REGISTER2))                       & 0x0000003f ) >> 0)
#define GET_RG_WF_IDACQ_TZ0_PGAG1                                  (((REG32(ADR_WF_DCOC_IDAC_REGISTER2))                       & 0x00000fc0 ) >> 6)
#define GET_RG_WF_IDACQ_TZ0_PGAG2                                  (((REG32(ADR_WF_DCOC_IDAC_REGISTER2))                       & 0x0003f000 ) >> 12)
#define GET_RG_WF_IDACQ_TZ0_PGAG3                                  (((REG32(ADR_WF_DCOC_IDAC_REGISTER2))                       & 0x00fc0000 ) >> 18)
#define GET_RG_WF_IDACQ_TZ0_PGAG4                                  (((REG32(ADR_WF_DCOC_IDAC_REGISTER2))                       & 0x3f000000 ) >> 24)
#define GET_RG_WF_IDACI_TZ0_COARSE0                                (((REG32(ADR_WF_DCOC_IDAC_REGISTER3))                       & 0x0000003f ) >> 0)
#define GET_RG_WF_IDACI_TZ0_COARSE1                                (((REG32(ADR_WF_DCOC_IDAC_REGISTER3))                       & 0x00000fc0 ) >> 6)
#define GET_RG_WF_IDACI_TZ0_COARSE2                                (((REG32(ADR_WF_DCOC_IDAC_REGISTER3))                       & 0x0003f000 ) >> 12)
#define GET_RG_WF_IDACI_TZ0_COARSE3                                (((REG32(ADR_WF_DCOC_IDAC_REGISTER3))                       & 0x00fc0000 ) >> 18)
#define GET_RG_WF_IDACI_TZ0_COARSE4                                (((REG32(ADR_WF_DCOC_IDAC_REGISTER3))                       & 0x3f000000 ) >> 24)
#define GET_RG_WF_IDACQ_TZ0_COARSE0                                (((REG32(ADR_WF_DCOC_IDAC_REGISTER4))                       & 0x0000003f ) >> 0)
#define GET_RG_WF_IDACQ_TZ0_COARSE1                                (((REG32(ADR_WF_DCOC_IDAC_REGISTER4))                       & 0x00000fc0 ) >> 6)
#define GET_RG_WF_IDACQ_TZ0_COARSE2                                (((REG32(ADR_WF_DCOC_IDAC_REGISTER4))                       & 0x0003f000 ) >> 12)
#define GET_RG_WF_IDACQ_TZ0_COARSE3                                (((REG32(ADR_WF_DCOC_IDAC_REGISTER4))                       & 0x00fc0000 ) >> 18)
#define GET_RG_WF_IDACQ_TZ0_COARSE4                                (((REG32(ADR_WF_DCOC_IDAC_REGISTER4))                       & 0x3f000000 ) >> 24)
#define GET_RG_WF_IDACI_TZ1_PGAG0                                  (((REG32(ADR_WF_DCOC_IDAC_REGISTER5))                       & 0x0000003f ) >> 0)
#define GET_RG_WF_IDACI_TZ1_PGAG1                                  (((REG32(ADR_WF_DCOC_IDAC_REGISTER5))                       & 0x00000fc0 ) >> 6)
#define GET_RG_WF_IDACI_TZ1_PGAG2                                  (((REG32(ADR_WF_DCOC_IDAC_REGISTER5))                       & 0x0003f000 ) >> 12)
#define GET_RG_WF_IDACI_TZ1_PGAG3                                  (((REG32(ADR_WF_DCOC_IDAC_REGISTER5))                       & 0x00fc0000 ) >> 18)
#define GET_RG_WF_IDACI_TZ1_PGAG4                                  (((REG32(ADR_WF_DCOC_IDAC_REGISTER5))                       & 0x3f000000 ) >> 24)
#define GET_RG_WF_IDACQ_TZ1_PGAG0                                  (((REG32(ADR_WF_DCOC_IDAC_REGISTER6))                       & 0x0000003f ) >> 0)
#define GET_RG_WF_IDACQ_TZ1_PGAG1                                  (((REG32(ADR_WF_DCOC_IDAC_REGISTER6))                       & 0x00000fc0 ) >> 6)
#define GET_RG_WF_IDACQ_TZ1_PGAG2                                  (((REG32(ADR_WF_DCOC_IDAC_REGISTER6))                       & 0x0003f000 ) >> 12)
#define GET_RG_WF_IDACQ_TZ1_PGAG3                                  (((REG32(ADR_WF_DCOC_IDAC_REGISTER6))                       & 0x00fc0000 ) >> 18)
#define GET_RG_WF_IDACQ_TZ1_PGAG4                                  (((REG32(ADR_WF_DCOC_IDAC_REGISTER6))                       & 0x3f000000 ) >> 24)
#define GET_RG_WF_IDACI_TZ1_COARSE0                                (((REG32(ADR_WF_DCOC_IDAC_REGISTER7))                       & 0x0000003f ) >> 0)
#define GET_RG_WF_IDACI_TZ1_COARSE1                                (((REG32(ADR_WF_DCOC_IDAC_REGISTER7))                       & 0x00000fc0 ) >> 6)
#define GET_RG_WF_IDACI_TZ1_COARSE2                                (((REG32(ADR_WF_DCOC_IDAC_REGISTER7))                       & 0x0003f000 ) >> 12)
#define GET_RG_WF_IDACI_TZ1_COARSE3                                (((REG32(ADR_WF_DCOC_IDAC_REGISTER7))                       & 0x00fc0000 ) >> 18)
#define GET_RG_WF_IDACI_TZ1_COARSE4                                (((REG32(ADR_WF_DCOC_IDAC_REGISTER7))                       & 0x3f000000 ) >> 24)
#define GET_RG_WF_IDACQ_TZ1_COARSE0                                (((REG32(ADR_WF_DCOC_IDAC_REGISTER8))                       & 0x0000003f ) >> 0)
#define GET_RG_WF_IDACQ_TZ1_COARSE1                                (((REG32(ADR_WF_DCOC_IDAC_REGISTER8))                       & 0x00000fc0 ) >> 6)
#define GET_RG_WF_IDACQ_TZ1_COARSE2                                (((REG32(ADR_WF_DCOC_IDAC_REGISTER8))                       & 0x0003f000 ) >> 12)
#define GET_RG_WF_IDACQ_TZ1_COARSE3                                (((REG32(ADR_WF_DCOC_IDAC_REGISTER8))                       & 0x00fc0000 ) >> 18)
#define GET_RG_WF_IDACQ_TZ1_COARSE4                                (((REG32(ADR_WF_DCOC_IDAC_REGISTER8))                       & 0x3f000000 ) >> 24)
#define GET_RG_BT1M_IDACI_TZ0_PGAG0                                (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER1))                     & 0x0000003f ) >> 0)
#define GET_RG_BT1M_IDACI_TZ0_PGAG1                                (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER1))                     & 0x00000fc0 ) >> 6)
#define GET_RG_BT1M_IDACI_TZ0_PGAG2                                (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER1))                     & 0x0003f000 ) >> 12)
#define GET_RG_BT1M_IDACI_TZ0_PGAG3                                (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER1))                     & 0x00fc0000 ) >> 18)
#define GET_RG_BT1M_IDACI_TZ0_PGAG4                                (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER1))                     & 0x3f000000 ) >> 24)
#define GET_RG_BT1M_IDACQ_TZ0_PGAG0                                (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER2))                     & 0x0000003f ) >> 0)
#define GET_RG_BT1M_IDACQ_TZ0_PGAG1                                (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER2))                     & 0x00000fc0 ) >> 6)
#define GET_RG_BT1M_IDACQ_TZ0_PGAG2                                (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER2))                     & 0x0003f000 ) >> 12)
#define GET_RG_BT1M_IDACQ_TZ0_PGAG3                                (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER2))                     & 0x00fc0000 ) >> 18)
#define GET_RG_BT1M_IDACQ_TZ0_PGAG4                                (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER2))                     & 0x3f000000 ) >> 24)
#define GET_RG_BT1M_IDACI_TZ0_COARSE0                              (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER3))                     & 0x0000000f ) >> 0)
#define GET_RG_BT1M_IDACI_TZ0_COARSE1                              (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER3))                     & 0x000000f0 ) >> 4)
#define GET_RG_BT1M_IDACI_TZ0_COARSE2                              (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER3))                     & 0x00000f00 ) >> 8)
#define GET_RG_BT1M_IDACI_TZ0_COARSE3                              (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER3))                     & 0x0000f000 ) >> 12)
#define GET_RG_BT1M_IDACI_TZ0_COARSE4                              (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER3))                     & 0x000f0000 ) >> 16)
#define GET_RG_BT1M_IDACQ_TZ0_COARSE0                              (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER4))                     & 0x0000000f ) >> 0)
#define GET_RG_BT1M_IDACQ_TZ0_COARSE1                              (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER4))                     & 0x000000f0 ) >> 4)
#define GET_RG_BT1M_IDACQ_TZ0_COARSE2                              (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER4))                     & 0x00000f00 ) >> 8)
#define GET_RG_BT1M_IDACQ_TZ0_COARSE3                              (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER4))                     & 0x0000f000 ) >> 12)
#define GET_RG_BT1M_IDACQ_TZ0_COARSE4                              (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER4))                     & 0x000f0000 ) >> 16)
#define GET_RG_BT1M_IDACI_TZ1_PGAG0                                (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER5))                     & 0x0000003f ) >> 0)
#define GET_RG_BT1M_IDACI_TZ1_PGAG1                                (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER5))                     & 0x00000fc0 ) >> 6)
#define GET_RG_BT1M_IDACI_TZ1_PGAG2                                (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER5))                     & 0x0003f000 ) >> 12)
#define GET_RG_BT1M_IDACI_TZ1_PGAG3                                (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER5))                     & 0x00fc0000 ) >> 18)
#define GET_RG_BT1M_IDACI_TZ1_PGAG4                                (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER5))                     & 0x3f000000 ) >> 24)
#define GET_RG_BT1M_IDACQ_TZ1_PGAG0                                (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER6))                     & 0x0000003f ) >> 0)
#define GET_RG_BT1M_IDACQ_TZ1_PGAG1                                (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER6))                     & 0x00000fc0 ) >> 6)
#define GET_RG_BT1M_IDACQ_TZ1_PGAG2                                (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER6))                     & 0x0003f000 ) >> 12)
#define GET_RG_BT1M_IDACQ_TZ1_PGAG3                                (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER6))                     & 0x00fc0000 ) >> 18)
#define GET_RG_BT1M_IDACQ_TZ1_PGAG4                                (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER6))                     & 0x3f000000 ) >> 24)
#define GET_RG_BT1M_IDACI_TZ1_COARSE0                              (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER7))                     & 0x0000000f ) >> 0)
#define GET_RG_BT1M_IDACI_TZ1_COARSE1                              (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER7))                     & 0x000000f0 ) >> 4)
#define GET_RG_BT1M_IDACI_TZ1_COARSE2                              (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER7))                     & 0x00000f00 ) >> 8)
#define GET_RG_BT1M_IDACI_TZ1_COARSE3                              (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER7))                     & 0x0000f000 ) >> 12)
#define GET_RG_BT1M_IDACI_TZ1_COARSE4                              (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER7))                     & 0x000f0000 ) >> 16)
#define GET_RG_BT1M_IDACQ_TZ1_COARSE0                              (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER8))                     & 0x0000000f ) >> 0)
#define GET_RG_BT1M_IDACQ_TZ1_COARSE1                              (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER8))                     & 0x000000f0 ) >> 4)
#define GET_RG_BT1M_IDACQ_TZ1_COARSE2                              (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER8))                     & 0x00000f00 ) >> 8)
#define GET_RG_BT1M_IDACQ_TZ1_COARSE3                              (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER8))                     & 0x0000f000 ) >> 12)
#define GET_RG_BT1M_IDACQ_TZ1_COARSE4                              (((REG32(ADR_BT1M_DCOC_IDAC_REGISTER8))                     & 0x000f0000 ) >> 16)
#define GET_RG_BT2M_IDACI_TZ0_PGAG0                                (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER1))                     & 0x0000003f ) >> 0)
#define GET_RG_BT2M_IDACI_TZ0_PGAG1                                (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER1))                     & 0x00000fc0 ) >> 6)
#define GET_RG_BT2M_IDACI_TZ0_PGAG2                                (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER1))                     & 0x0003f000 ) >> 12)
#define GET_RG_BT2M_IDACI_TZ0_PGAG3                                (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER1))                     & 0x00fc0000 ) >> 18)
#define GET_RG_BT2M_IDACI_TZ0_PGAG4                                (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER1))                     & 0x3f000000 ) >> 24)
#define GET_RG_BT2M_IDACQ_TZ0_PGAG0                                (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER2))                     & 0x0000003f ) >> 0)
#define GET_RG_BT2M_IDACQ_TZ0_PGAG1                                (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER2))                     & 0x00000fc0 ) >> 6)
#define GET_RG_BT2M_IDACQ_TZ0_PGAG2                                (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER2))                     & 0x0003f000 ) >> 12)
#define GET_RG_BT2M_IDACQ_TZ0_PGAG3                                (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER2))                     & 0x00fc0000 ) >> 18)
#define GET_RG_BT2M_IDACQ_TZ0_PGAG4                                (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER2))                     & 0x3f000000 ) >> 24)
#define GET_RG_BT2M_IDACI_TZ0_COARSE0                              (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER3))                     & 0x0000000f ) >> 0)
#define GET_RG_BT2M_IDACI_TZ0_COARSE1                              (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER3))                     & 0x000000f0 ) >> 4)
#define GET_RG_BT2M_IDACI_TZ0_COARSE2                              (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER3))                     & 0x00000f00 ) >> 8)
#define GET_RG_BT2M_IDACI_TZ0_COARSE3                              (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER3))                     & 0x0000f000 ) >> 12)
#define GET_RG_BT2M_IDACI_TZ0_COARSE4                              (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER3))                     & 0x000f0000 ) >> 16)
#define GET_RG_BT2M_IDACQ_TZ0_COARSE0                              (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER4))                     & 0x0000000f ) >> 0)
#define GET_RG_BT2M_IDACQ_TZ0_COARSE1                              (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER4))                     & 0x000000f0 ) >> 4)
#define GET_RG_BT2M_IDACQ_TZ0_COARSE2                              (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER4))                     & 0x00000f00 ) >> 8)
#define GET_RG_BT2M_IDACQ_TZ0_COARSE3                              (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER4))                     & 0x0000f000 ) >> 12)
#define GET_RG_BT2M_IDACQ_TZ0_COARSE4                              (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER4))                     & 0x000f0000 ) >> 16)
#define GET_RG_BT2M_IDACI_TZ1_PGAG0                                (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER5))                     & 0x0000003f ) >> 0)
#define GET_RG_BT2M_IDACI_TZ1_PGAG1                                (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER5))                     & 0x00000fc0 ) >> 6)
#define GET_RG_BT2M_IDACI_TZ1_PGAG2                                (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER5))                     & 0x0003f000 ) >> 12)
#define GET_RG_BT2M_IDACI_TZ1_PGAG3                                (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER5))                     & 0x00fc0000 ) >> 18)
#define GET_RG_BT2M_IDACI_TZ1_PGAG4                                (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER5))                     & 0x3f000000 ) >> 24)
#define GET_RG_BT2M_IDACQ_TZ1_PGAG0                                (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER6))                     & 0x0000003f ) >> 0)
#define GET_RG_BT2M_IDACQ_TZ1_PGAG1                                (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER6))                     & 0x00000fc0 ) >> 6)
#define GET_RG_BT2M_IDACQ_TZ1_PGAG2                                (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER6))                     & 0x0003f000 ) >> 12)
#define GET_RG_BT2M_IDACQ_TZ1_PGAG3                                (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER6))                     & 0x00fc0000 ) >> 18)
#define GET_RG_BT2M_IDACQ_TZ1_PGAG4                                (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER6))                     & 0x3f000000 ) >> 24)
#define GET_RG_BT2M_IDACI_TZ1_COARSE0                              (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER7))                     & 0x0000000f ) >> 0)
#define GET_RG_BT2M_IDACI_TZ1_COARSE1                              (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER7))                     & 0x000000f0 ) >> 4)
#define GET_RG_BT2M_IDACI_TZ1_COARSE2                              (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER7))                     & 0x00000f00 ) >> 8)
#define GET_RG_BT2M_IDACI_TZ1_COARSE3                              (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER7))                     & 0x0000f000 ) >> 12)
#define GET_RG_BT2M_IDACI_TZ1_COARSE4                              (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER7))                     & 0x000f0000 ) >> 16)
#define GET_RG_BT2M_IDACQ_TZ1_COARSE0                              (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER8))                     & 0x0000000f ) >> 0)
#define GET_RG_BT2M_IDACQ_TZ1_COARSE1                              (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER8))                     & 0x000000f0 ) >> 4)
#define GET_RG_BT2M_IDACQ_TZ1_COARSE2                              (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER8))                     & 0x00000f00 ) >> 8)
#define GET_RG_BT2M_IDACQ_TZ1_COARSE3                              (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER8))                     & 0x0000f000 ) >> 12)
#define GET_RG_BT2M_IDACQ_TZ1_COARSE4                              (((REG32(ADR_BT2M_DCOC_IDAC_REGISTER8))                     & 0x000f0000 ) >> 16)
#define GET_RG_SX_DELAY                                            (((REG32(ADR_2GWF_2GBT_STB2TRX_TIMER))                      & 0x0000000f ) >> 0)
#define GET_RG_TXDAC_DELAY                                         (((REG32(ADR_2GWF_2GBT_STB2TRX_TIMER))                      & 0x000000f0 ) >> 4)
#define GET_RG_TXRF_DELAY                                          (((REG32(ADR_2GWF_2GBT_STB2TRX_TIMER))                      & 0x00000f00 ) >> 8)
#define GET_RG_TXPA_DELAY                                          (((REG32(ADR_2GWF_2GBT_STB2TRX_TIMER))                      & 0x0000f000 ) >> 12)
#define GET_RG_RXRF_DELAY                                          (((REG32(ADR_2GWF_2GBT_STB2TRX_TIMER))                      & 0x000f0000 ) >> 16)
#define GET_RG_TXBTPA_DELAY                                        (((REG32(ADR_2GWF_2GBT_STB2TRX_TIMER))                      & 0x00f00000 ) >> 20)
#define GET_RG_BT_SX_DELAY                                         (((REG32(ADR_2GWF_2GBT_STB2TRX_TIMER))                      & 0x1e000000 ) >> 25)
#define GET_RG_TXDAC_T2R_DELAY                                     (((REG32(ADR_2GWIFI_T2R_TIMER_REGISTER))                    & 0x0000003f ) >> 0)
#define GET_RG_TXRF_T2R_DELAY                                      (((REG32(ADR_2GWIFI_T2R_TIMER_REGISTER))                    & 0x00003f00 ) >> 8)
#define GET_RG_TXPA_T2R_DELAY                                      (((REG32(ADR_2GWIFI_T2R_TIMER_REGISTER))                    & 0x003f0000 ) >> 16)
#define GET_RG_RXRF_T2R_DELAY                                      (((REG32(ADR_2GWIFI_T2R_TIMER_REGISTER))                    & 0x3f000000 ) >> 24)
#define GET_RG_TXDAC_R2T_DELAY                                     (((REG32(ADR_2GWIFI_R2T_TIMER_REGISTER))                    & 0x0000003f ) >> 0)
#define GET_RG_TXRF_R2T_DELAY                                      (((REG32(ADR_2GWIFI_R2T_TIMER_REGISTER))                    & 0x00003f00 ) >> 8)
#define GET_RG_TXPA_R2T_DELAY                                      (((REG32(ADR_2GWIFI_R2T_TIMER_REGISTER))                    & 0x003f0000 ) >> 16)
#define GET_RG_RXRF_R2T_DELAY                                      (((REG32(ADR_2GWIFI_R2T_TIMER_REGISTER))                    & 0x3f000000 ) >> 24)
#define GET_RG_BTTXDAC_T2R_DELAY                                   (((REG32(ADR_2GBT_T2R_TIMER))                               & 0x0000003f ) >> 0)
#define GET_RG_BTTXRF_T2R_DELAY                                    (((REG32(ADR_2GBT_T2R_TIMER))                               & 0x00003f00 ) >> 8)
#define GET_RG_BTTXPA_T2R_DELAY                                    (((REG32(ADR_2GBT_T2R_TIMER))                               & 0x003f0000 ) >> 16)
#define GET_RG_BTRXRF_T2R_DELAY                                    (((REG32(ADR_2GBT_T2R_TIMER))                               & 0x3f000000 ) >> 24)
#define GET_RG_BTTXDAC_R2T_DELAY                                   (((REG32(ADR_2GBT_R2T_TIMER))                               & 0x0000003f ) >> 0)
#define GET_RG_BTTXRF_R2T_DELAY                                    (((REG32(ADR_2GBT_R2T_TIMER))                               & 0x00003f00 ) >> 8)
#define GET_RG_BTTXPA_R2T_DELAY                                    (((REG32(ADR_2GBT_R2T_TIMER))                               & 0x003f0000 ) >> 16)
#define GET_RG_BTRXRF_R2T_DELAY                                    (((REG32(ADR_2GBT_R2T_TIMER))                               & 0x3f000000 ) >> 24)
#define GET_RG_BT_SX_T2R_DELAY                                     (((REG32(ADR_2GBT_R2T_T2R_SX_TIMER))                        & 0x0000000f ) >> 0)
#define GET_RG_BT_SX_R2T_DELAY                                     (((REG32(ADR_2GBT_R2T_T2R_SX_TIMER))                        & 0x00000f00 ) >> 8)
#define GET_RG_WFTX_R2T_HT40_OST                                   (((REG32(ADR_2GBT_R2T_T2R_SX_TIMER))                        & 0x003f0000 ) >> 16)
#define GET_RG_WF_2GRX_DCCAL_DELAY                                 (((REG32(ADR_2G_CALIBRATION_TIMER_REGISTER))                & 0x00000007 ) >> 0)
#define GET_RG_RX_RCCAL_DELAY                                      (((REG32(ADR_2G_CALIBRATION_TIMER_REGISTER))                & 0x00000070 ) >> 4)
#define GET_RG_WF_2GTX_DCCAL_DELAY                                 (((REG32(ADR_2G_CALIBRATION_TIMER_REGISTER))                & 0x00000700 ) >> 8)
#define GET_RG_WF_2GTX_IQCAL_DELAY                                 (((REG32(ADR_2G_CALIBRATION_TIMER_REGISTER))                & 0x00007000 ) >> 12)
#define GET_RG_WF_2GRX_IQCAL_DELAY                                 (((REG32(ADR_2G_CALIBRATION_TIMER_REGISTER))                & 0x00070000 ) >> 16)
#define GET_RG_2G_PGAG_RCCAL                                       (((REG32(ADR_2G_CALIBRATION_TIMER_REGISTER))                & 0x00780000 ) >> 19)
#define GET_RG_2G_PGAG_TXCAL                                       (((REG32(ADR_2G_CALIBRATION_TIMER_REGISTER))                & 0x0f000000 ) >> 24)
#define GET_RG_2G_TX_GAIN_TXCAL                                    (((REG32(ADR_2G_CALIBRATION_TIMER_REGISTER))                & 0xf0000000 ) >> 28)
#define GET_RG_2G_RFG_RXIQCAL                                      (((REG32(ADR_2G_CALIBRATION_GAIN_REGISTER0))                & 0x00000003 ) >> 0)
#define GET_RG_2G_PGAG_RXIQCAL                                     (((REG32(ADR_2G_CALIBRATION_GAIN_REGISTER0))                & 0x000000f0 ) >> 4)
#define GET_RG_2G_TX_GAIN_RXIQCAL                                  (((REG32(ADR_2G_CALIBRATION_GAIN_REGISTER0))                & 0x00000f00 ) >> 8)
#define GET_RG_2G_RFG_DPDCAL                                       (((REG32(ADR_2G_CALIBRATION_GAIN_REGISTER0))                & 0x00003000 ) >> 12)
#define GET_RG_2G_PGAG_DPDCAL                                      (((REG32(ADR_2G_CALIBRATION_GAIN_REGISTER0))                & 0x000f0000 ) >> 16)
#define GET_RG_2G_TX_GAIN_DPDCAL                                   (((REG32(ADR_2G_CALIBRATION_GAIN_REGISTER0))                & 0x00f00000 ) >> 20)
#define GET_RG_BT_RX_DCCAL_DELAY                                   (((REG32(ADR_BT_CALIBRATION_TIMER_GAIN_REGISTER))           & 0x00000007 ) >> 0)
#define GET_RG_BT_TX_DCCAL_DELAY                                   (((REG32(ADR_BT_CALIBRATION_TIMER_GAIN_REGISTER))           & 0x00000700 ) >> 8)
#define GET_RG_BT_TX_IQCAL_DELAY                                   (((REG32(ADR_BT_CALIBRATION_TIMER_GAIN_REGISTER))           & 0x00007000 ) >> 12)
#define GET_RG_BT_IQCAL_DELAY                                      (((REG32(ADR_BT_CALIBRATION_TIMER_GAIN_REGISTER))           & 0x00070000 ) >> 16)
#define GET_RG_BT_PGAG_TXCAL                                       (((REG32(ADR_BT_CALIBRATION_TIMER_GAIN_REGISTER))           & 0x0f000000 ) >> 24)
#define GET_RG_BT_TX_GAIN_TXCAL                                    (((REG32(ADR_BT_CALIBRATION_TIMER_GAIN_REGISTER))           & 0xf0000000 ) >> 28)
#define GET_RG_BT_RFG_RXIQCAL                                      (((REG32(ADR_BT_CALIBRATION_GAIN_REGISTER1))                & 0x00000003 ) >> 0)
#define GET_RG_BT_PGAG_RXIQCAL                                     (((REG32(ADR_BT_CALIBRATION_GAIN_REGISTER1))                & 0x000000f0 ) >> 4)
#define GET_RG_BT_TX_GAIN_RXIQCAL                                  (((REG32(ADR_BT_CALIBRATION_GAIN_REGISTER1))                & 0x00000f00 ) >> 8)
#define GET_DB_DA_SX_SUB_SEL                                       (((REG32(ADR_READ_ONLY_FLAGS_SX1))                          & 0x000000ff ) >> 0)
#define GET_DB_DA_SX_VCO_ISEL                                      (((REG32(ADR_READ_ONLY_FLAGS_SX1))                          & 0x00000f00 ) >> 8)
#define GET_DB_DA_SX_VCO_RTAIL_SHIFT                               (((REG32(ADR_READ_ONLY_FLAGS_SX1))                          & 0x00001000 ) >> 12)
#define GET_DB_DA_SXMIX_SCA_SEL                                    (((REG32(ADR_READ_ONLY_FLAGS_SX1))                          & 0x0003e000 ) >> 13)
#define GET_DB_DA_SXMIX_GMSEL                                      (((REG32(ADR_READ_ONLY_FLAGS_SX1))                          & 0x00180000 ) >> 19)
#define GET_DB_DA_SXREP_SCA_SEL                                    (((REG32(ADR_READ_ONLY_FLAGS_SX1))                          & 0x03e00000 ) >> 21)
#define GET_DB_DA_SXREP_CSSEL                                      (((REG32(ADR_READ_ONLY_FLAGS_SX1))                          & 0x18000000 ) >> 27)
#define GET_DB_SX_AAC_COMPOUT                                      (((REG32(ADR_READ_ONLY_FLAGS_SX1))                          & 0x20000000 ) >> 29)
#define GET_DB_SX_TTL_VT_DET                                       (((REG32(ADR_READ_ONLY_FLAGS_SX1))                          & 0xc0000000 ) >> 30)
#define GET_DB_SXMIX_SCA_SEL_A1                                    (((REG32(ADR_READ_ONLY_FLAGS_SX2))                          & 0x0000001f ) >> 0)
#define GET_DB_SXMIX_SCA_SEL_A2                                    (((REG32(ADR_READ_ONLY_FLAGS_SX2))                          & 0x00000f80 ) >> 7)
#define GET_DB_SXREP_SCA_SEL_B1                                    (((REG32(ADR_READ_ONLY_FLAGS_SX2))                          & 0x0007c000 ) >> 14)
#define GET_DB_SXREP_SCA_SEL_B2                                    (((REG32(ADR_READ_ONLY_FLAGS_SX2))                          & 0x03e00000 ) >> 21)
#define GET_DB_SX_SBCAL_NCOUNT                                     (((REG32(ADR_READ_ONLY_FLAGS_SX3))                          & 0x0001ffff ) >> 0)
#define GET_DB_SX_SBCAL_NTARGET                                    (((REG32(ADR_READ_ONLY_FLAGS_SX4))                          & 0x0001ffff ) >> 0)
#define GET_DB_AD_ADC_I_OUT                                        (((REG32(ADR_READ_ONLY_FLAGS_RXADC_SARADC))                 & 0x000003ff ) >> 0)
#define GET_DB_AD_ADC_Q_OUT                                        (((REG32(ADR_READ_ONLY_FLAGS_RXADC_SARADC))                 & 0x000ffc00 ) >> 10)
#define GET_DB_AD_SARADC_DOUT                                      (((REG32(ADR_READ_ONLY_FLAGS_RXADC_SARADC))                 & 0x07e00000 ) >> 21)
#define GET_DB_AD_SARADC_DOUT_AVG                                  (((REG32(ADR_READ_ONLY_FLAGS_RXADC_SARADC))                 & 0xf0000000 ) >> 28)
#define GET_RG_NFRAC_DELTA                                         (((REG32(ADR_DIGITAL_ADD_ON_0))                             & 0x00ffffff ) >> 0)
#define GET_RG_RX_IQ_ALPHA                                         (((REG32(ADR_DIGITAL_ADD_ON_1))                             & 0x0000001f ) >> 0)
#define GET_RG_RX_IQ_THETA                                         (((REG32(ADR_DIGITAL_ADD_ON_1))                             & 0x00001f00 ) >> 8)
#define GET_RG_RX_IQ_MANUAL                                        (((REG32(ADR_DIGITAL_ADD_ON_1))                             & 0x00010000 ) >> 16)
#define GET_RG_RXIQ_NOSHRK                                         (((REG32(ADR_DIGITAL_ADD_ON_1))                             & 0x00020000 ) >> 17)
#define GET_RG_DAC_CLK_SEL                                         (((REG32(ADR_DIGITAL_ADD_ON_2))                             & 0x00000001 ) >> 0)
#define GET_RG_DAC_PATH_SEL                                        (((REG32(ADR_DIGITAL_ADD_ON_2))                             & 0x0000000c ) >> 2)
#define GET_RG_DAC_CLK_INV                                         (((REG32(ADR_DIGITAL_ADD_ON_2))                             & 0x00000010 ) >> 4)
#define GET_RG_BB_SIG_EN                                           (((REG32(ADR_DIGITAL_ADD_ON_2))                             & 0x00000020 ) >> 5)
#define GET_RG_TRX_ADDA_DATA_EN                                    (((REG32(ADR_DIGITAL_ADD_ON_2))                             & 0x00000080 ) >> 7)
#define GET_RG_TX_UP8X_MAN_EN                                      (((REG32(ADR_DIGITAL_ADD_ON_2))                             & 0x00000100 ) >> 8)
#define GET_RG_ADC_CLK_INV                                         (((REG32(ADR_DIGITAL_ADD_ON_2))                             & 0x00000800 ) >> 11)
#define GET_RG_DIS_DAC_OFFSET                                      (((REG32(ADR_DIGITAL_ADD_ON_2))                             & 0x00001000 ) >> 12)
#define GET_RG_RX_AGC                                              (((REG32(ADR_DIGITAL_ADD_ON_2))                             & 0x00004000 ) >> 14)
#define GET_RG_RX_AGC_MANUAL                                       (((REG32(ADR_DIGITAL_ADD_ON_2))                             & 0x00008000 ) >> 15)
#define GET_RG_ADC_SAMP_PHASE_40M                                  (((REG32(ADR_DIGITAL_ADD_ON_2))                             & 0x00030000 ) >> 16)
#define GET_RG_ADC_SAMP_PHASE_80M                                  (((REG32(ADR_DIGITAL_ADD_ON_2))                             & 0x00040000 ) >> 18)
#define GET_RG_RX_RSSIADC_TH                                       (((REG32(ADR_DIGITAL_ADD_ON_2))                             & 0x00f00000 ) >> 20)
#define GET_RG_ADC_80M_EDGE_SEL                                    (((REG32(ADR_DIGITAL_ADD_ON_2))                             & 0x02000000 ) >> 25)
#define GET_RG_RSSI_EDGE_SEL                                       (((REG32(ADR_DIGITAL_ADD_ON_2))                             & 0x04000000 ) >> 26)
#define GET_RG_ADC_EDGE_SEL                                        (((REG32(ADR_DIGITAL_ADD_ON_2))                             & 0x08000000 ) >> 27)
#define GET_RG_Q_INV                                               (((REG32(ADR_DIGITAL_ADD_ON_2))                             & 0x10000000 ) >> 28)
#define GET_RG_I_INV                                               (((REG32(ADR_DIGITAL_ADD_ON_2))                             & 0x20000000 ) >> 29)
#define GET_RG_IQ_SWAP                                             (((REG32(ADR_DIGITAL_ADD_ON_2))                             & 0x40000000 ) >> 30)
#define GET_RG_SIGN_SWAP                                           (((REG32(ADR_DIGITAL_ADD_ON_2))                             & 0x80000000 ) >> 31)
#define GET_RG_TX_IQ_ALPHA                                         (((REG32(ADR_DIGITAL_ADD_ON_3))                             & 0x0000001f ) >> 0)
#define GET_RG_TX_IQ_THETA                                         (((REG32(ADR_DIGITAL_ADD_ON_3))                             & 0x00001f00 ) >> 8)
#define GET_RG_TX_IQ_MANUAL                                        (((REG32(ADR_DIGITAL_ADD_ON_3))                             & 0x00010000 ) >> 16)
#define GET_RG_TXIQ_NOSHRK                                         (((REG32(ADR_DIGITAL_ADD_ON_3))                             & 0x00020000 ) >> 17)
#define GET_RG_TX_FREQ_OFFSET                                      (((REG32(ADR_DIGITAL_ADD_ON_4))                             & 0x0000ffff ) >> 0)
#define GET_RG_TONE_SCALE                                          (((REG32(ADR_DIGITAL_ADD_ON_4))                             & 0x01ff0000 ) >> 16)
#define GET_RG_TONE_GEN_EN                                         (((REG32(ADR_DIGITAL_ADD_ON_4))                             & 0x04000000 ) >> 26)
#define GET_RG_DAC_DC_Q                                            (((REG32(ADR_DIGITAL_ADD_ON_5))                             & 0x000003ff ) >> 0)
#define GET_RG_DAC_DC_I                                            (((REG32(ADR_DIGITAL_ADD_ON_5))                             & 0x03ff0000 ) >> 16)
#define GET_RG_DAC_Q_SET                                           (((REG32(ADR_DIGITAL_ADD_ON_6))                             & 0x000003ff ) >> 0)
#define GET_RG_DAC_MAN_Q_EN                                        (((REG32(ADR_DIGITAL_ADD_ON_6))                             & 0x00001000 ) >> 12)
#define GET_RG_DAC_I_SET                                           (((REG32(ADR_DIGITAL_ADD_ON_6))                             & 0x03ff0000 ) >> 16)
#define GET_RG_DAC_MAN_I_EN                                        (((REG32(ADR_DIGITAL_ADD_ON_6))                             & 0x10000000 ) >> 28)
#define GET_RG_RX_DDC_RATE                                         (((REG32(ADR_RX_DC_CAL_DDC_RATE))                           & 0x0000003f ) >> 0)
#define GET_RG_RF_CAL_RX_DDC_RATE                                  (((REG32(ADR_RX_DC_CAL_DDC_RATE))                           & 0x00003f00 ) >> 8)
#define GET_RG_RSSI_SAMP_PHASE                                     (((REG32(ADR_RX_SARADC_CONTROL))                            & 0x00000007 ) >> 0)
#define GET_RG_SX_BT_BLE_1M_IF                                     (((REG32(ADR_SX_BT_BLE_LOW_IF_FREQ))                        & 0x00000fff ) >> 0)
#define GET_RG_SX_BLE_2M_IF                                        (((REG32(ADR_SX_BT_BLE_LOW_IF_FREQ))                        & 0x0fff0000 ) >> 16)
#define GET_RO_DPD_GEN_FINISH                                      (((REG32(ADR_RF_D_CAL_TOP_1))                               & 0x00000001 ) >> 0)
#define GET_RO_PRE_DC_DONE                                         (((REG32(ADR_RF_D_CAL_TOP_1))                               & 0x00008000 ) >> 15)
#define GET_RO_BT_RXIQ_DONE                                        (((REG32(ADR_RF_D_CAL_TOP_1))                               & 0x00010000 ) >> 16)
#define GET_RO_WF2G_RXIQ_DONE                                      (((REG32(ADR_RF_D_CAL_TOP_1))                               & 0x00040000 ) >> 18)
#define GET_RO_BT_TXIQ_DONE                                        (((REG32(ADR_RF_D_CAL_TOP_1))                               & 0x00200000 ) >> 21)
#define GET_RO_BT_TXDC_DONE                                        (((REG32(ADR_RF_D_CAL_TOP_1))                               & 0x00400000 ) >> 22)
#define GET_RO_WF2G_TXIQ_DONE                                      (((REG32(ADR_RF_D_CAL_TOP_1))                               & 0x00800000 ) >> 23)
#define GET_RO_WF2G_TXDC_DONE                                      (((REG32(ADR_RF_D_CAL_TOP_1))                               & 0x01000000 ) >> 24)
#define GET_RO_BW40_RCCAL_DONE                                     (((REG32(ADR_RF_D_CAL_TOP_1))                               & 0x02000000 ) >> 25)
#define GET_RO_BW80_RCCAL_DONE                                     (((REG32(ADR_RF_D_CAL_TOP_1))                               & 0x04000000 ) >> 26)
#define GET_RO_BW20_RCCAL_DONE                                     (((REG32(ADR_RF_D_CAL_TOP_1))                               & 0x08000000 ) >> 27)
#define GET_RO_BT2M_DCCAL_DONE                                     (((REG32(ADR_RF_D_CAL_TOP_1))                               & 0x10000000 ) >> 28)
#define GET_RO_BT1M_DCCAL_DONE                                     (((REG32(ADR_RF_D_CAL_TOP_1))                               & 0x20000000 ) >> 29)
#define GET_RO_WF2G_DCCAL_DONE                                     (((REG32(ADR_RF_D_CAL_TOP_1))                               & 0x80000000 ) >> 31)
#define GET_RG_PHASE_17P5M                                         (((REG32(ADR_RF_D_CAL_TOP_2))                               & 0x0000ffff ) >> 0)
#define GET_RG_PHASE_2P5M                                          (((REG32(ADR_RF_D_CAL_TOP_2))                               & 0xffff0000 ) >> 16)
#define GET_RG_TX_IQ_RX_RATE                                       (((REG32(ADR_RF_D_CAL_TOP_3))                               & 0x0000ffff ) >> 0)
#define GET_RG_TX_DC_RX_RATE                                       (((REG32(ADR_RF_D_CAL_TOP_3))                               & 0xffff0000 ) >> 16)
#define GET_RG_RX_IQ_RX_RATE                                       (((REG32(ADR_RF_D_CAL_TOP_4))                               & 0x0000ffff ) >> 0)
#define GET_RG_TRX_IQDC_TX_RATE                                    (((REG32(ADR_RF_D_CAL_TOP_4))                               & 0xffff0000 ) >> 16)
#define GET_RO_RX_IQ_THETA                                         (((REG32(ADR_RF_D_CAL_TOP_5))                               & 0x0000001f ) >> 0)
#define GET_RO_RX_IQ_ALPHA                                         (((REG32(ADR_RF_D_CAL_TOP_5))                               & 0x00001f00 ) >> 8)
#define GET_RO_TX_IQ_THETA                                         (((REG32(ADR_RF_D_CAL_TOP_5))                               & 0x001f0000 ) >> 16)
#define GET_RO_TX_IQ_ALPHA                                         (((REG32(ADR_RF_D_CAL_TOP_5))                               & 0x1f000000 ) >> 24)
#define GET_RG_RX_RCCAL_TARG                                       (((REG32(ADR_RF_D_CAL_TOP_6))                               & 0x000003ff ) >> 0)
#define GET_RG_RX_DC_POLAR_INV                                     (((REG32(ADR_RF_D_CAL_TOP_6))                               & 0x00001000 ) >> 12)
#define GET_RG_RCCAL_POLAR_INV                                     (((REG32(ADR_RF_D_CAL_TOP_6))                               & 0x00002000 ) >> 13)
#define GET_RG_RX_DC_RESOLUTION                                    (((REG32(ADR_RF_D_CAL_TOP_6))                               & 0x00004000 ) >> 14)
#define GET_RG_TRX_IQCAL_TIME                                      (((REG32(ADR_RF_D_CAL_TOP_6))                               & 0x00300000 ) >> 20)
#define GET_RO_SPECTRUM_PWR_39_32                                  (((REG32(ADR_RF_D_CAL_TOP_7))                               & 0x000000ff ) >> 0)
#define GET_RO_SPECTRUM_PWR_31_0                                   (((REG32(ADR_RF_D_CAL_TOP_8))                               & 0xffffffff ) >> 0)
#define GET_RG_PRE_DC_CAL_DELAY                                    (((REG32(ADR_RF_D_CAL_TOP_9))                               & 0x00000007 ) >> 0)
#define GET_RG_PRE_DC_POLA_INV                                     (((REG32(ADR_RF_D_CAL_TOP_9))                               & 0x00000010 ) >> 4)
#define GET_RG_RX_PRE_DC_RESOLUTION                                (((REG32(ADR_RF_D_CAL_TOP_9))                               & 0x00000020 ) >> 5)
#define GET_RG_PRE_DC_AUTO                                         (((REG32(ADR_RF_D_CAL_TOP_9))                               & 0x00000040 ) >> 6)
#define GET_RG_RCCAL_DATA_SEL                                      (((REG32(ADR_RF_D_CAL_TOP_9))                               & 0x00000200 ) >> 9)
#define GET_RG_RCCAL_TONE_RATE_EN                                  (((REG32(ADR_RF_D_CAL_TOP_9))                               & 0x00001000 ) >> 12)
#define GET_RG_RCCAL_EST_T                                         (((REG32(ADR_RF_D_CAL_TOP_9))                               & 0x00070000 ) >> 16)
#define GET_RG_TRX_DCIQCAL_EST_T                                   (((REG32(ADR_RF_D_CAL_TOP_9))                               & 0x00700000 ) >> 20)
#define GET_RG_HS5W_TXPWRLVL                                       (((REG32(ADR_HS5W_CTRL1))                                   & 0x0000000f ) >> 0)
#define GET_RG_HS5W_MODUL_SCHEME                                   (((REG32(ADR_HS5W_CTRL1))                                   & 0x00000070 ) >> 4)
#define GET_RG_HS5W_PGAGC                                          (((REG32(ADR_HS5W_CTRL1))                                   & 0x00000f00 ) >> 8)
#define GET_RG_HS5W_RFGC                                           (((REG32(ADR_HS5W_CTRL1))                                   & 0x00003000 ) >> 12)
#define GET_RG_HS5W_RXAGC                                          (((REG32(ADR_HS5W_CTRL1))                                   & 0x00004000 ) >> 14)
#define GET_RG_HS5W_RF_PHY_MODE                                    (((REG32(ADR_HS5W_CTRL1))                                   & 0x00070000 ) >> 16)
#define GET_RG_HS5W_MANUAL                                         (((REG32(ADR_HS5W_CTRL1))                                   & 0x00100000 ) >> 20)
#define GET_RG_HS5W_COMM_DATA                                      (((REG32(ADR_HS5W_CTRL1))                                   & 0x07000000 ) >> 24)
#define GET_RG_HS5W_START_SENT                                     (((REG32(ADR_HS5W_CTRL1))                                   & 0x10000000 ) >> 28)
#define GET_RG_HS5W_SX_RFCTRL_CH_10_8                              (((REG32(ADR_HS5W_CTRL2))                                   & 0x00000007 ) >> 0)
#define GET_RG_HS5W_SX_RFCH_MAP_EN                                 (((REG32(ADR_HS5W_CTRL2))                                   & 0x00000010 ) >> 4)
#define GET_RG_HS5W_SX_CHANNEL                                     (((REG32(ADR_HS5W_CTRL2))                                   & 0x0007f800 ) >> 11)
#define GET_RG_HS5W_SX_RFCTRL_F                                    (((REG32(ADR_HS5W_CTRL3))                                   & 0x00ffffff ) >> 0)
#define GET_RG_HS5W_SX_RFCTRL_CH_7_0                               (((REG32(ADR_HS5W_CTRL3))                                   & 0xff000000 ) >> 24)
#define GET_RG_ORIONA_SX_TB_LOOP_SEL                               (((REG32(ADR_RF_D_MODE_CTRL))                               & 0x00000001 ) >> 0)
#define GET_RG_MODE_BY_HS5W                                        (((REG32(ADR_RF_D_MODE_CTRL))                               & 0x00000002 ) >> 1)
#define GET_RG_HS_5WIRE_MANUAL                                     (((REG32(ADR_RF_D_MODE_CTRL))                               & 0x00000004 ) >> 2)
#define GET_RG_MODE_BY_PHY                                         (((REG32(ADR_RF_D_MODE_CTRL))                               & 0x00000010 ) >> 4)
#define GET_RG_MODE_BY_HWPIN                                       (((REG32(ADR_RF_D_MODE_CTRL))                               & 0x00000020 ) >> 5)
#define GET_RG_TX_GAIN_BY_HS5W                                     (((REG32(ADR_RF_D_MODE_CTRL))                               & 0x00001000 ) >> 12)
#define GET_RG_RX_GAIN_BY_HS5W                                     (((REG32(ADR_RF_D_MODE_CTRL))                               & 0x00002000 ) >> 13)
#define GET_RG_MODUL_SCHEME_BY_HS5W                                (((REG32(ADR_RF_D_MODE_CTRL))                               & 0x00004000 ) >> 14)
#define GET_RO_RF_PHY_MODE                                         (((REG32(ADR_RF_D_MODE_CTRL))                               & 0x00070000 ) >> 16)
#define GET_RO_MODUL_SCHEME                                        (((REG32(ADR_RF_D_MODE_CTRL))                               & 0x00700000 ) >> 20)
#define GET_RO_HS5W_SX_CHANNEL                                     (((REG32(ADR_HS5W_READ_OUT_1))                              & 0x000000ff ) >> 0)
#define GET_RO_HS5W_SX_RFCH_MAP_EN                                 (((REG32(ADR_HS5W_READ_OUT_1))                              & 0x00000100 ) >> 8)
#define GET_RO_GAIN_TX                                             (((REG32(ADR_HS5W_READ_OUT_1))                              & 0x000f0000 ) >> 16)
#define GET_RO_RSSIADC                                             (((REG32(ADR_HS5W_READ_OUT_1))                              & 0x00f00000 ) >> 20)
#define GET_RO_ABBPGA                                              (((REG32(ADR_HS5W_READ_OUT_1))                              & 0x0f000000 ) >> 24)
#define GET_RO_RFPGA                                               (((REG32(ADR_HS5W_READ_OUT_1))                              & 0x30000000 ) >> 28)
#define GET_RO_DA_RX_AGC                                           (((REG32(ADR_HS5W_READ_OUT_1))                              & 0x80000000 ) >> 31)
#define GET_RO_SX_FREQ_KHZ                                         (((REG32(ADR_SX_LOCK_FREQ_1))                               & 0x007fffff ) >> 0)
#define GET_RO_RF_FREQ_MHZ                                         (((REG32(ADR_SX_LOCK_FREQ_2))                               & 0x00001fff ) >> 0)
#define GET_RO_HS5W_SX_RFCTRL_CH                                   (((REG32(ADR_HS5W_READ_OUT_2))                              & 0x000007ff ) >> 0)
#define GET_RO_HS5W_SX_RFCTRL_F                                    (((REG32(ADR_HS5W_READ_OUT_3))                              & 0x00ffffff ) >> 0)
#define GET_RG_TX_IQ_WF2G_ALPHA                                    (((REG32(ADR_TX_IQ_COMP_2G))                                & 0x0000001f ) >> 0)
#define GET_RG_TX_IQ_WF2G_THETA                                    (((REG32(ADR_TX_IQ_COMP_2G))                                & 0x00001f00 ) >> 8)
#define GET_RG_TX_IQ_BT_ALPHA                                      (((REG32(ADR_TX_IQ_COMP_2G))                                & 0x001f0000 ) >> 16)
#define GET_RG_TX_IQ_BT_THETA                                      (((REG32(ADR_TX_IQ_COMP_2G))                                & 0x1f000000 ) >> 24)
#define GET_RG_RX_IQ_WF2G_40_ALPHA                                 (((REG32(ADR_RX_IQ_COMP_2G_20_40))                          & 0x0000001f ) >> 0)
#define GET_RG_RX_IQ_WF2G_40_THETA                                 (((REG32(ADR_RX_IQ_COMP_2G_20_40))                          & 0x00001f00 ) >> 8)
#define GET_RG_RX_IQ_WF2G_20_ALPHA                                 (((REG32(ADR_RX_IQ_COMP_2G_20_40))                          & 0x001f0000 ) >> 16)
#define GET_RG_RX_IQ_WF2G_20_THETA                                 (((REG32(ADR_RX_IQ_COMP_2G_20_40))                          & 0x1f000000 ) >> 24)
#define GET_RG_RX_IQ_WF2G_80_ALPHA                                 (((REG32(ADR_RX_IQ_COMP_2G_80))                             & 0x0000001f ) >> 0)
#define GET_RG_RX_IQ_WF2G_80_THETA                                 (((REG32(ADR_RX_IQ_COMP_2G_80))                             & 0x00001f00 ) >> 8)
#define GET_RG_RX_IQ_BT2M_ALPHA                                    (((REG32(ADR_RX_IQ_COMP_BT))                                & 0x0000001f ) >> 0)
#define GET_RG_RX_IQ_BT2M_THETA                                    (((REG32(ADR_RX_IQ_COMP_BT))                                & 0x00001f00 ) >> 8)
#define GET_RG_RX_IQ_BT1M_ALPHA                                    (((REG32(ADR_RX_IQ_COMP_BT))                                & 0x001f0000 ) >> 16)
#define GET_RG_RX_IQ_BT1M_THETA                                    (((REG32(ADR_RX_IQ_COMP_BT))                                & 0x1f000000 ) >> 24)
#define GET_RO_DPD_LEARN_PHASE_00                                  (((REG32(ADR_WIFI_PADPD_LEARN_00))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_00                                    (((REG32(ADR_WIFI_PADPD_LEARN_00))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_01                                  (((REG32(ADR_WIFI_PADPD_LEARN_01))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_01                                    (((REG32(ADR_WIFI_PADPD_LEARN_01))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_02                                  (((REG32(ADR_WIFI_PADPD_LEARN_02))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_02                                    (((REG32(ADR_WIFI_PADPD_LEARN_02))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_03                                  (((REG32(ADR_WIFI_PADPD_LEARN_03))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_03                                    (((REG32(ADR_WIFI_PADPD_LEARN_03))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_04                                  (((REG32(ADR_WIFI_PADPD_LEARN_04))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_04                                    (((REG32(ADR_WIFI_PADPD_LEARN_04))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_05                                  (((REG32(ADR_WIFI_PADPD_LEARN_05))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_05                                    (((REG32(ADR_WIFI_PADPD_LEARN_05))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_06                                  (((REG32(ADR_WIFI_PADPD_LEARN_06))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_06                                    (((REG32(ADR_WIFI_PADPD_LEARN_06))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_07                                  (((REG32(ADR_WIFI_PADPD_LEARN_07))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_07                                    (((REG32(ADR_WIFI_PADPD_LEARN_07))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_08                                  (((REG32(ADR_WIFI_PADPD_LEARN_08))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_08                                    (((REG32(ADR_WIFI_PADPD_LEARN_08))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_09                                  (((REG32(ADR_WIFI_PADPD_LEARN_09))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_09                                    (((REG32(ADR_WIFI_PADPD_LEARN_09))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_10                                  (((REG32(ADR_WIFI_PADPD_LEARN_10))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_10                                    (((REG32(ADR_WIFI_PADPD_LEARN_10))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_11                                  (((REG32(ADR_WIFI_PADPD_LEARN_11))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_11                                    (((REG32(ADR_WIFI_PADPD_LEARN_11))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_12                                  (((REG32(ADR_WIFI_PADPD_LEARN_12))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_12                                    (((REG32(ADR_WIFI_PADPD_LEARN_12))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_13                                  (((REG32(ADR_WIFI_PADPD_LEARN_13))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_13                                    (((REG32(ADR_WIFI_PADPD_LEARN_13))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_14                                  (((REG32(ADR_WIFI_PADPD_LEARN_14))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_14                                    (((REG32(ADR_WIFI_PADPD_LEARN_14))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_15                                  (((REG32(ADR_WIFI_PADPD_LEARN_15))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_15                                    (((REG32(ADR_WIFI_PADPD_LEARN_15))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_16                                  (((REG32(ADR_WIFI_PADPD_LEARN_16))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_16                                    (((REG32(ADR_WIFI_PADPD_LEARN_16))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_17                                  (((REG32(ADR_WIFI_PADPD_LEARN_17))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_17                                    (((REG32(ADR_WIFI_PADPD_LEARN_17))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_18                                  (((REG32(ADR_WIFI_PADPD_LEARN_18))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_18                                    (((REG32(ADR_WIFI_PADPD_LEARN_18))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_19                                  (((REG32(ADR_WIFI_PADPD_LEARN_19))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_19                                    (((REG32(ADR_WIFI_PADPD_LEARN_19))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_20                                  (((REG32(ADR_WIFI_PADPD_LEARN_20))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_20                                    (((REG32(ADR_WIFI_PADPD_LEARN_20))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_21                                  (((REG32(ADR_WIFI_PADPD_LEARN_21))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_21                                    (((REG32(ADR_WIFI_PADPD_LEARN_21))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_22                                  (((REG32(ADR_WIFI_PADPD_LEARN_22))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_22                                    (((REG32(ADR_WIFI_PADPD_LEARN_22))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_23                                  (((REG32(ADR_WIFI_PADPD_LEARN_23))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_23                                    (((REG32(ADR_WIFI_PADPD_LEARN_23))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_24                                  (((REG32(ADR_WIFI_PADPD_LEARN_24))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_24                                    (((REG32(ADR_WIFI_PADPD_LEARN_24))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_25                                  (((REG32(ADR_WIFI_PADPD_LEARN_25))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_25                                    (((REG32(ADR_WIFI_PADPD_LEARN_25))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_26                                  (((REG32(ADR_WIFI_PADPD_LEARN_26))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_26                                    (((REG32(ADR_WIFI_PADPD_LEARN_26))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_27                                  (((REG32(ADR_WIFI_PADPD_LEARN_27))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_27                                    (((REG32(ADR_WIFI_PADPD_LEARN_27))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_28                                  (((REG32(ADR_WIFI_PADPD_LEARN_28))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_28                                    (((REG32(ADR_WIFI_PADPD_LEARN_28))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_29                                  (((REG32(ADR_WIFI_PADPD_LEARN_29))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_29                                    (((REG32(ADR_WIFI_PADPD_LEARN_29))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_30                                  (((REG32(ADR_WIFI_PADPD_LEARN_30))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_30                                    (((REG32(ADR_WIFI_PADPD_LEARN_30))                          & 0x01ff0000 ) >> 16)
#define GET_RO_DPD_LEARN_PHASE_31                                  (((REG32(ADR_WIFI_PADPD_LEARN_31))                          & 0x00001fff ) >> 0)
#define GET_RO_DPD_LEARN_AMP_31                                    (((REG32(ADR_WIFI_PADPD_LEARN_31))                          & 0x01ff0000 ) >> 16)
#define GET_RG_SPECTRUM_AVG_SEL                                    (((REG32(ADR_WIFI_PADPD_CAL_RX_SPEC_FFT_REG))               & 0x00000001 ) >> 0)
#define GET_RG_SPECTRUM_FFT_FACTOR                                 (((REG32(ADR_WIFI_PADPD_CAL_RX_SPEC_FFT_REG))               & 0x00000070 ) >> 4)
#define GET_RG_SPECTRUM_FFT_DELAY                                  (((REG32(ADR_WIFI_PADPD_CAL_RX_SPEC_FFT_REG))               & 0x03ff0000 ) >> 16)
#define GET_RG_TONE_SEL                                            (((REG32(ADR_WIFI_PADPD_CAL_TONEGEN_REG))                   & 0x00000003 ) >> 0)
#define GET_RG_TONE_1_RATE                                         (((REG32(ADR_WIFI_PADPD_CAL_TONEGEN_REG))                   & 0xffff0000 ) >> 16)
#define GET_RG_SPECTRUM_EN                                         (((REG32(ADR_WIFI_PADPD_CAL_RX_PADPD_REG))                  & 0x00000001 ) >> 0)
#define GET_RG_SPECTRUM_EN_MAN                                     (((REG32(ADR_WIFI_PADPD_CAL_RX_PADPD_REG))                  & 0x00000002 ) >> 1)
#define GET_RG_SPECTRUM_DOWN_SAMP                                  (((REG32(ADR_WIFI_PADPD_CAL_RX_PADPD_REG))                  & 0x00000004 ) >> 2)
#define GET_RG_SPECTRUM_LEAKY_FACTOR                               (((REG32(ADR_WIFI_PADPD_CAL_RX_PADPD_REG))                  & 0x000000f0 ) >> 4)
#define GET_RG_SPECTRUM_LATCH                                      (((REG32(ADR_WIFI_PADPD_CAL_RX_PADPD_REG))                  & 0x00000100 ) >> 8)
#define GET_RG_SPECTRUM_DATA_SEL                                   (((REG32(ADR_WIFI_PADPD_CAL_RX_PADPD_REG))                  & 0x00003000 ) >> 12)
#define GET_RG_SPECTRUM_TONE_SEL                                   (((REG32(ADR_WIFI_PADPD_CAL_RX_PADPD_REG))                  & 0x00004000 ) >> 14)
#define GET_RG_SPECTRUM_LEAKY_DIN_SEL                              (((REG32(ADR_WIFI_PADPD_CAL_RX_PADPD_REG))                  & 0x00008000 ) >> 15)
#define GET_RG_SPECTRUM_RATE                                       (((REG32(ADR_WIFI_PADPD_CAL_RX_PADPD_REG))                  & 0xffff0000 ) >> 16)
#define GET_RO_DPD_PHI                                             (((REG32(ADR_WIFI_PADPD_CAL_RX_RO))                         & 0x00001fff ) >> 0)
#define GET_RO_DPD_AMP                                             (((REG32(ADR_WIFI_PADPD_CAL_RX_RO))                         & 0x01ff0000 ) >> 16)
#define GET_RG_CFR_GAIN                                            (((REG32(ADR_WIFI_PADPD_CFR))                               & 0x000003ff ) >> 0)
#define GET_RG_CFR_PEAK                                            (((REG32(ADR_WIFI_PADPD_CFR))                               & 0x03ff0000 ) >> 16)
#define GET_RG_CFR_EN                                              (((REG32(ADR_WIFI_PADPD_CFR))                               & 0x80000000 ) >> 31)
#define GET_RG_TXIQ_CLP_THD_I                                      (((REG32(ADR_WIFI_PADPD_TXIQ_CLIP_REG))                     & 0x000003ff ) >> 0)
#define GET_RG_TXIQ_CLP_THD_Q                                      (((REG32(ADR_WIFI_PADPD_TXIQ_CLIP_REG))                     & 0x03ff0000 ) >> 16)
#define GET_RG_TX_SCALE                                            (((REG32(ADR_WIFI_PADPD_TXIQ_CONTROL_REG))                  & 0x000000ff ) >> 0)
#define GET_RG_TX_IQ_SWP                                           (((REG32(ADR_WIFI_PADPD_TXIQ_CONTROL_REG))                  & 0x00010000 ) >> 16)
#define GET_RG_TX_BB_SCALE_MANUAL                                  (((REG32(ADR_WIFI_PADPD_TXIQ_CONTROL_REG))                  & 0x00100000 ) >> 20)
#define GET_RG_TX_IQ_SRC                                           (((REG32(ADR_WIFI_PADPD_TXIQ_CONTROL_REG))                  & 0x03000000 ) >> 24)
#define GET_RG_TX_I_DC                                             (((REG32(ADR_WIFI_PADPD_TXIQ_DPD_DC_REG))                   & 0x000003ff ) >> 0)
#define GET_RG_TX_Q_DC                                             (((REG32(ADR_WIFI_PADPD_TXIQ_DPD_DC_REG))                   & 0x03ff0000 ) >> 16)
#define GET_RG_TX_I_OFFSET                                         (((REG32(ADR_WIFI_PADPD_TXIQ_DC_OFFSET_REG))                & 0x00ff0000 ) >> 16)
#define GET_RG_TX_Q_OFFSET                                         (((REG32(ADR_WIFI_PADPD_TXIQ_DC_OFFSET_REG))                & 0xff000000 ) >> 24)
#define GET_RG_DPD_AM_EN                                           (((REG32(ADR_WIFI_PADPD_2G_CONTROL_REG))                    & 0x00000001 ) >> 0)
#define GET_RG_DPD_PM_EN                                           (((REG32(ADR_WIFI_PADPD_2G_CONTROL_REG))                    & 0x00000002 ) >> 1)
#define GET_RG_DPD_PM_AMSEL                                        (((REG32(ADR_WIFI_PADPD_2G_CONTROL_REG))                    & 0x00000004 ) >> 2)
#define GET_RG_DPD_020_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REG0))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_040_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REG0))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_060_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REG1))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_080_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REG1))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_0A0_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REG2))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_0C0_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REG2))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_0D0_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REG3))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_0E0_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REG3))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_0F0_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REG4))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_100_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REG4))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_110_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REG5))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_120_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REG5))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_130_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REG6))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_140_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REG6))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_150_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REG7))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_160_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REG7))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_170_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REG8))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_180_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REG8))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_190_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REG9))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_1A0_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REG9))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_1B0_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REGA))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_1C0_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REGA))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_1D0_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REGB))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_1E0_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REGB))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_1F0_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REGC))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_200_GAIN                                        (((REG32(ADR_WIFI_PADPD_2G_GAIN_REGC))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_BB_SCALE_2G                                     (((REG32(ADR_WIFI_PADPD_2G_BB_GAIN_REG))                    & 0x000000ff ) >> 0)
#define GET_RG_DPD_REF_AMP_00                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REG0))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_AMP_01                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REG0))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_AMP_02                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REG1))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_AMP_03                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REG1))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_AMP_04                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REG2))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_AMP_05                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REG2))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_AMP_06                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REG3))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_AMP_07                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REG3))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_AMP_08                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REG4))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_AMP_09                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REG4))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_AMP_10                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REG5))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_AMP_11                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REG5))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_AMP_12                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REG6))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_AMP_13                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REG6))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_AMP_14                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REG7))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_AMP_15                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REG7))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_AMP_16                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REG8))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_AMP_17                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REG8))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_AMP_18                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REG9))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_AMP_19                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REG9))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_AMP_20                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REGA))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_AMP_21                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REGA))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_AMP_22                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REGB))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_AMP_23                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REGB))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_AMP_24                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REGC))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_AMP_25                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REGC))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_AMP_26                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REGD))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_AMP_27                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REGD))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_AMP_28                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REGE))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_AMP_29                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REGE))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_AMP_30                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REGF))                      & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_AMP_31                                      (((REG32(ADR_WIFI_NEW_PADPD_AMP_REGF))                      & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_GAIN_00                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REG0))                     & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_GAIN_01                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REG0))                     & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_GAIN_02                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REG1))                     & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_GAIN_03                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REG1))                     & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_GAIN_04                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REG2))                     & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_GAIN_05                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REG2))                     & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_GAIN_06                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REG3))                     & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_GAIN_07                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REG3))                     & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_GAIN_08                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REG4))                     & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_GAIN_09                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REG4))                     & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_GAIN_10                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REG5))                     & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_GAIN_11                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REG5))                     & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_GAIN_12                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REG6))                     & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_GAIN_13                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REG6))                     & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_GAIN_14                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REG7))                     & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_GAIN_15                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REG7))                     & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_GAIN_16                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REG8))                     & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_GAIN_17                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REG8))                     & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_GAIN_18                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REG9))                     & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_GAIN_19                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REG9))                     & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_GAIN_20                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REGA))                     & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_GAIN_21                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REGA))                     & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_GAIN_22                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REGB))                     & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_GAIN_23                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REGB))                     & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_GAIN_24                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REGC))                     & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_GAIN_25                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REGC))                     & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_GAIN_26                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REGD))                     & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_GAIN_27                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REGD))                     & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_GAIN_28                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REGE))                     & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_GAIN_29                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REGE))                     & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_GAIN_30                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REGF))                     & 0x000003ff ) >> 0)
#define GET_RG_DPD_REF_GAIN_31                                     (((REG32(ADR_WIFI_NEW_PADPD_GAIN_REGF))                     & 0x03ff0000 ) >> 16)
#define GET_RG_DPD_REF_SLOPE_00                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG0))                    & 0x00007fff ) >> 0)
#define GET_RG_DPD_REF_SLOPE_01                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG0))                    & 0x7fff0000 ) >> 16)
#define GET_RG_DPD_REF_SLOPE_02                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG1))                    & 0x00007fff ) >> 0)
#define GET_RG_DPD_REF_SLOPE_03                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG1))                    & 0x7fff0000 ) >> 16)
#define GET_RG_DPD_REF_SLOPE_04                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG2))                    & 0x00007fff ) >> 0)
#define GET_RG_DPD_REF_SLOPE_05                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG2))                    & 0x7fff0000 ) >> 16)
#define GET_RG_DPD_REF_SLOPE_06                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG3))                    & 0x00007fff ) >> 0)
#define GET_RG_DPD_REF_SLOPE_07                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG3))                    & 0x7fff0000 ) >> 16)
#define GET_RG_DPD_REF_SLOPE_08                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG4))                    & 0x00007fff ) >> 0)
#define GET_RG_DPD_REF_SLOPE_09                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG4))                    & 0x7fff0000 ) >> 16)
#define GET_RG_DPD_REF_SLOPE_10                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG5))                    & 0x00007fff ) >> 0)
#define GET_RG_DPD_REF_SLOPE_11                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG5))                    & 0x7fff0000 ) >> 16)
#define GET_RG_DPD_REF_SLOPE_12                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG6))                    & 0x00007fff ) >> 0)
#define GET_RG_DPD_REF_SLOPE_13                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG6))                    & 0x7fff0000 ) >> 16)
#define GET_RG_DPD_REF_SLOPE_14                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG7))                    & 0x00007fff ) >> 0)
#define GET_RG_DPD_REF_SLOPE_15                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG7))                    & 0x7fff0000 ) >> 16)
#define GET_RG_DPD_REF_SLOPE_16                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG8))                    & 0x00007fff ) >> 0)
#define GET_RG_DPD_REF_SLOPE_17                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG8))                    & 0x7fff0000 ) >> 16)
#define GET_RG_DPD_REF_SLOPE_18                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG9))                    & 0x00007fff ) >> 0)
#define GET_RG_DPD_REF_SLOPE_19                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG9))                    & 0x7fff0000 ) >> 16)
#define GET_RG_DPD_REF_SLOPE_20                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REGA))                    & 0x00007fff ) >> 0)
#define GET_RG_DPD_REF_SLOPE_21                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REGA))                    & 0x7fff0000 ) >> 16)
#define GET_RG_DPD_REF_SLOPE_22                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REGB))                    & 0x00007fff ) >> 0)
#define GET_RG_DPD_REF_SLOPE_23                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REGB))                    & 0x7fff0000 ) >> 16)
#define GET_RG_DPD_REF_SLOPE_24                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REGC))                    & 0x00007fff ) >> 0)
#define GET_RG_DPD_REF_SLOPE_25                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REGC))                    & 0x7fff0000 ) >> 16)
#define GET_RG_DPD_REF_SLOPE_26                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REGD))                    & 0x00007fff ) >> 0)
#define GET_RG_DPD_REF_SLOPE_27                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REGD))                    & 0x7fff0000 ) >> 16)
#define GET_RG_DPD_REF_SLOPE_28                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REGE))                    & 0x00007fff ) >> 0)
#define GET_RG_DPD_REF_SLOPE_29                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REGE))                    & 0x7fff0000 ) >> 16)
#define GET_RG_DPD_REF_SLOPE_30                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REGF))                    & 0x00007fff ) >> 0)
#define GET_RG_DPD_REF_SLOPE_31                                    (((REG32(ADR_WIFI_NEW_PADPD_SLOPE_REGF))                    & 0x7fff0000 ) >> 16)
#define GET_RG_DPD_REF_PHASE_00                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REG0))                    & 0x00001fff ) >> 0)
#define GET_RG_DPD_REF_PHASE_01                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REG0))                    & 0x1fff0000 ) >> 16)
#define GET_RG_DPD_REF_PHASE_02                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REG1))                    & 0x00001fff ) >> 0)
#define GET_RG_DPD_REF_PHASE_03                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REG1))                    & 0x1fff0000 ) >> 16)
#define GET_RG_DPD_REF_PHASE_04                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REG2))                    & 0x00001fff ) >> 0)
#define GET_RG_DPD_REF_PHASE_05                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REG2))                    & 0x1fff0000 ) >> 16)
#define GET_RG_DPD_REF_PHASE_06                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REG3))                    & 0x00001fff ) >> 0)
#define GET_RG_DPD_REF_PHASE_07                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REG3))                    & 0x1fff0000 ) >> 16)
#define GET_RG_DPD_REF_PHASE_08                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REG4))                    & 0x00001fff ) >> 0)
#define GET_RG_DPD_REF_PHASE_09                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REG4))                    & 0x1fff0000 ) >> 16)
#define GET_RG_DPD_REF_PHASE_10                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REG5))                    & 0x00001fff ) >> 0)
#define GET_RG_DPD_REF_PHASE_11                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REG5))                    & 0x1fff0000 ) >> 16)
#define GET_RG_DPD_REF_PHASE_12                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REG6))                    & 0x00001fff ) >> 0)
#define GET_RG_DPD_REF_PHASE_13                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REG6))                    & 0x1fff0000 ) >> 16)
#define GET_RG_DPD_REF_PHASE_14                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REG7))                    & 0x00001fff ) >> 0)
#define GET_RG_DPD_REF_PHASE_15                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REG7))                    & 0x1fff0000 ) >> 16)
#define GET_RG_DPD_REF_PHASE_16                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REG8))                    & 0x00001fff ) >> 0)
#define GET_RG_DPD_REF_PHASE_17                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REG8))                    & 0x1fff0000 ) >> 16)
#define GET_RG_DPD_REF_PHASE_18                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REG9))                    & 0x00001fff ) >> 0)
#define GET_RG_DPD_REF_PHASE_19                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REG9))                    & 0x1fff0000 ) >> 16)
#define GET_RG_DPD_REF_PHASE_20                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REGA))                    & 0x00001fff ) >> 0)
#define GET_RG_DPD_REF_PHASE_21                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REGA))                    & 0x1fff0000 ) >> 16)
#define GET_RG_DPD_REF_PHASE_22                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REGB))                    & 0x00001fff ) >> 0)
#define GET_RG_DPD_REF_PHASE_23                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REGB))                    & 0x1fff0000 ) >> 16)
#define GET_RG_DPD_REF_PHASE_24                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REGC))                    & 0x00001fff ) >> 0)
#define GET_RG_DPD_REF_PHASE_25                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REGC))                    & 0x1fff0000 ) >> 16)
#define GET_RG_DPD_REF_PHASE_26                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REGD))                    & 0x00001fff ) >> 0)
#define GET_RG_DPD_REF_PHASE_27                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REGD))                    & 0x1fff0000 ) >> 16)
#define GET_RG_DPD_REF_PHASE_28                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REGE))                    & 0x00001fff ) >> 0)
#define GET_RG_DPD_REF_PHASE_29                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REGE))                    & 0x1fff0000 ) >> 16)
#define GET_RG_DPD_REF_PHASE_30                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REGF))                    & 0x00001fff ) >> 0)
#define GET_RG_DPD_REF_PHASE_31                                    (((REG32(ADR_WIFI_NEW_PADPD_PHASE_REGF))                    & 0x1fff0000 ) >> 16)
#define GET_RG_DPD_SPECTRUM_CLEAR_EN                               (((REG32(ADR_WIFI_NEW_PADPD_CTRL0))                         & 0x00000001 ) >> 0)
#define GET_RG_SPECTRUM_CORDIC_TURE                                (((REG32(ADR_WIFI_NEW_PADPD_CTRL0))                         & 0x00000004 ) >> 2)
#define GET_RG_TX_DPD_AM_CORDIC_TURE_EN                            (((REG32(ADR_WIFI_NEW_PADPD_CTRL0))                         & 0x00000010 ) >> 4)
#define GET_RG_TX_DPD_TURE_HW_GEN_EN                               (((REG32(ADR_WIFI_NEW_PADPD_CTRL0))                         & 0x00000020 ) >> 5)
#define GET_RG_TX_DPD_TURE_EN                                      (((REG32(ADR_WIFI_NEW_PADPD_CTRL0))                         & 0x00000040 ) >> 6)
#define GET_RG_SPECTRUM_DDC_IN_Q_TIE_EN                            (((REG32(ADR_WIFI_NEW_PADPD_CTRL0))                         & 0x00000100 ) >> 8)
#define GET_RG_SPECTRUM_DDC_IN_I_TIE_EN                            (((REG32(ADR_WIFI_NEW_PADPD_CTRL0))                         & 0x00000200 ) >> 9)
#define GET_RG_DPD_TX_PA_AUTO_OFF                                  (((REG32(ADR_WIFI_NEW_PADPD_CTRL0))                         & 0x00000400 ) >> 10)
#define GET_RG_DPD_CAL_DELAY                                       (((REG32(ADR_WIFI_NEW_PADPD_CTRL1))                         & 0x0000ffff ) >> 0)
#define GET_RG_DPD_CAL_WAIT                                        (((REG32(ADR_WIFI_NEW_PADPD_CTRL1))                         & 0xffff0000 ) >> 16)
#define GET_RG_DPD_DAC_OFF_WAIT                                    (((REG32(ADR_WIFI_NEW_PADPD_CTRL2))                         & 0x0000ffff ) >> 0)
#define GET_RG_CDCE_REG_0                                          (((REG32(ADR_FMC150_CDCE_REG_0))                            & 0xffffffff ) >> 0)
#define GET_RG_CDCE_REG_1                                          (((REG32(ADR_FMC150_CDCE_REG_1))                            & 0xffffffff ) >> 0)
#define GET_RG_CDCE_REG_2                                          (((REG32(ADR_FMC150_CDCE_REG_2))                            & 0xffffffff ) >> 0)
#define GET_RG_CDCE_REG_3                                          (((REG32(ADR_FMC150_CDCE_REG_3))                            & 0xffffffff ) >> 0)
#define GET_RG_CDCE_REG_4                                          (((REG32(ADR_FMC150_CDCE_REG_4))                            & 0xffffffff ) >> 0)
#define GET_RG_CDCE_REG_5                                          (((REG32(ADR_FMC150_CDCE_REG_5))                            & 0xffffffff ) >> 0)
#define GET_RG_CDCE_REG_6                                          (((REG32(ADR_FMC150_CDCE_REG_6))                            & 0xffffffff ) >> 0)
#define GET_RG_CDCE_REG_7                                          (((REG32(ADR_FMC150_CDCE_REG_7))                            & 0xffffffff ) >> 0)
#define GET_RG_CDCE_REG_8                                          (((REG32(ADR_FMC150_CDCE_REG_8))                            & 0xffffffff ) >> 0)
#define GET_RG_CDCE_REG_9                                          (((REG32(ADR_FMC150_CDCE_REG_9))                            & 0xffffffff ) >> 0)
#define GET_RG_CDCE_REG_A                                          (((REG32(ADR_FMC150_CDCE_REG_A))                            & 0xffffffff ) >> 0)
#define GET_RG_CDCE_REG_B                                          (((REG32(ADR_FMC150_CDCE_REG_B))                            & 0xffffffff ) >> 0)
#define GET_RG_CDCE_REG_C                                          (((REG32(ADR_FMC150_CDCE_REG_C))                            & 0xffffffff ) >> 0)
#define GET_RG_CDCE_START_SEND                                     (((REG32(ADR_FMC150_CDCE_REG_TRIG))                         & 0x00000001 ) >> 0)
#define GET_TURISMOE_RFD_ID                                        (((REG32(ADR_RF_DIG_ID))                                    & 0xffffffff ) >> 0)
#define GET_RG_RESERVED_DPD                                        (((REG32(ADR_WIFI_PADPD_RESERVED_REG))                      & 0xffffffff ) >> 0)
#define GET_RG_XO_LDO_LEVEL                                        (((REG32(ADR_PMU_XO_REGISTER))                              & 0x00000007 ) >> 0)
#define GET_RG_EN_LDO_XO_IQUP                                      (((REG32(ADR_PMU_XO_REGISTER))                              & 0x00000010 ) >> 4)
#define GET_RG_EN_LDO_XO_BYP                                       (((REG32(ADR_PMU_XO_REGISTER))                              & 0x00000020 ) >> 5)
#define GET_RG_XO_CBANKI_7_0                                       (((REG32(ADR_PMU_XO_REGISTER))                              & 0x0000ff00 ) >> 8)
#define GET_RG_XO_CBANKO_7_0                                       (((REG32(ADR_PMU_XO_REGISTER))                              & 0x00ff0000 ) >> 16)
#define GET_RG_XO_CBANKI_8                                         (((REG32(ADR_PMU_XO_REGISTER))                              & 0x01000000 ) >> 24)
#define GET_RG_XO_CBANKO_8                                         (((REG32(ADR_PMU_XO_REGISTER))                              & 0x02000000 ) >> 25)
#define GET_RG_EN_FDB                                              (((REG32(ADR_PMU_XO_REGISTER))                              & 0x04000000 ) >> 26)
#define GET_RG_FDB_BYPASS                                          (((REG32(ADR_PMU_XO_REGISTER))                              & 0x08000000 ) >> 27)
#define GET_RG_FDB_DUTY_LTH                                        (((REG32(ADR_PMU_XO_REGISTER))                              & 0x30000000 ) >> 28)
#define GET_RG_EN_CLK_EXT_ADC                                      (((REG32(ADR_PMU_XO_REGISTER))                              & 0x80000000 ) >> 31)
#define GET_RG_EN_FDB_DCC_M2_MUAL                                  (((REG32(ADR_PMU_FDB_REGISTER))                             & 0x00000001 ) >> 0)
#define GET_RG_EN_FDB_DCC_M4_MUAL                                  (((REG32(ADR_PMU_FDB_REGISTER))                             & 0x00000002 ) >> 1)
#define GET_RG_EN_FDB_DELAYC_M2_MUAL                               (((REG32(ADR_PMU_FDB_REGISTER))                             & 0x00000004 ) >> 2)
#define GET_RG_EN_FDB_DELAYF_M2_MUAL                               (((REG32(ADR_PMU_FDB_REGISTER))                             & 0x00000008 ) >> 3)
#define GET_RG_EN_FDB_DELAYC_M4_MUAL                               (((REG32(ADR_PMU_FDB_REGISTER))                             & 0x00000010 ) >> 4)
#define GET_RG_EN_FDB_DELAYF_M4_MUAL                               (((REG32(ADR_PMU_FDB_REGISTER))                             & 0x00000020 ) >> 5)
#define GET_RG_EN_FDB_PHASESWAP_MUAL                               (((REG32(ADR_PMU_FDB_REGISTER))                             & 0x00000040 ) >> 6)
#define GET_RG_FDB_PHASESWAP_MUAL                                  (((REG32(ADR_PMU_FDB_REGISTER))                             & 0x00000080 ) >> 7)
#define GET_RG_FDB_CDELAY_M2_MUAL                                  (((REG32(ADR_PMU_FDB_REGISTER))                             & 0x00001e00 ) >> 9)
#define GET_RG_FDB_FDELAY_M2_MUAL                                  (((REG32(ADR_PMU_FDB_REGISTER))                             & 0x0003e000 ) >> 13)
#define GET_RG_FDB_CDELAY_M4_MUAL                                  (((REG32(ADR_PMU_FDB_REGISTER))                             & 0x003c0000 ) >> 18)
#define GET_RG_FDB_FDELAY_M4_MUAL                                  (((REG32(ADR_PMU_FDB_REGISTER))                             & 0x07c00000 ) >> 22)
#define GET_RG_SEL_DPLL_CLK                                        (((REG32(ADR_PMU_FDB_REGISTER))                             & 0x20000000 ) >> 29)
#define GET_RG_EN_FDB_RECAL                                        (((REG32(ADR_PMU_FDB_REGISTER))                             & 0x40000000 ) >> 30)
#define GET_RG_LOAD_RFTABLE_RDY                                    (((REG32(ADR_PMU_FDB_REGISTER))                             & 0x80000000 ) >> 31)
#define GET_RG_FDB_RDELAYF                                         (((REG32(ADR_PMU_FDB_XO_REGISTER2))                         & 0x00000003 ) >> 0)
#define GET_RG_FDB_RDELAYS                                         (((REG32(ADR_PMU_FDB_XO_REGISTER2))                         & 0x0000000c ) >> 2)
#define GET_RG_FDB_RECAL_TIMMER                                    (((REG32(ADR_PMU_FDB_XO_REGISTER2))                         & 0x00000030 ) >> 4)
#define GET_RG_XO_TIMMER                                           (((REG32(ADR_PMU_FDB_XO_REGISTER2))                         & 0x00000fc0 ) >> 6)
#define GET_RG_DPL_SETTLING_TIMMER                                 (((REG32(ADR_PMU_FDB_XO_REGISTER2))                         & 0x0000c000 ) >> 14)
#define GET_RG_EN_ANA_DCPROBE_PADSW_2GRX                           (((REG32(ADR_PMU_FDB_XO_REGISTER2))                         & 0x00020000 ) >> 17)
#define GET_RG_EN_ANA_DCPROBE_PADSW_SX                             (((REG32(ADR_PMU_FDB_XO_REGISTER2))                         & 0x00040000 ) >> 18)
#define GET_RG_EN_ANA_DCPROBE_PADSW_ABBAFE                         (((REG32(ADR_PMU_FDB_XO_REGISTER2))                         & 0x00080000 ) >> 19)
#define GET_RG_XORTC_GMCU                                          (((REG32(ADR_PMU_FDB_XO_REGISTER2))                         & 0x00700000 ) >> 20)
#define GET_RG_XORTC_BFCUSEL                                       (((REG32(ADR_PMU_FDB_XO_REGISTER2))                         & 0x00800000 ) >> 23)
#define GET_RG_DCC_RC_ALWAYSON                                     (((REG32(ADR_PMU_FDB_XO_REGISTER2))                         & 0x02000000 ) >> 25)
#define GET_RG_EN_FDB_M4BY2_EDGESEL                                (((REG32(ADR_PMU_FDB_XO_REGISTER2))                         & 0x04000000 ) >> 26)
#define GET_RG_EN_FDB_M4BY2                                        (((REG32(ADR_PMU_FDB_XO_REGISTER2))                         & 0x08000000 ) >> 27)
#define GET_RG_FDB_CMP_DELAY                                       (((REG32(ADR_PMU_FDB_XO_REGISTER2))                         & 0x30000000 ) >> 28)
#define GET_RG_FDB_FINETUNE_TIME                                   (((REG32(ADR_PMU_FDB_XO_REGISTER2))                         & 0xc0000000 ) >> 30)
#define GET_RG_DCDC_MODE_MAN                                       (((REG32(ADR_PMU_DCDC))                                     & 0x00000001 ) >> 0)
#define GET_RG_DCDC_MODE                                           (((REG32(ADR_PMU_DCDC))                                     & 0x00000006 ) >> 1)
#define GET_RG_DCDC_RLDR_NA_LV                                     (((REG32(ADR_PMU_DCDC))                                     & 0x00000038 ) >> 3)
#define GET_RG_DCDC_RLDR_UA_LV                                     (((REG32(ADR_PMU_DCDC))                                     & 0x000001c0 ) >> 6)
#define GET_RG_EN_DCDC_RLOAD                                       (((REG32(ADR_PMU_DCDC))                                     & 0x00000200 ) >> 9)
#define GET_RG_DCDC_RLOAD_LV                                       (((REG32(ADR_PMU_DCDC))                                     & 0x00000c00 ) >> 10)
#define GET_RG_VREF_SEL_HDRLDO                                     (((REG32(ADR_PMU_DCDC))                                     & 0x00001000 ) >> 12)
#define GET_RG_VREF_SEL_PFM                                        (((REG32(ADR_PMU_DCDC))                                     & 0x00002000 ) >> 13)
#define GET_RG_VREF_SEL_PWM                                        (((REG32(ADR_PMU_DCDC))                                     & 0x00004000 ) >> 14)
#define GET_RG_VREF_SEL_DLDO                                       (((REG32(ADR_PMU_DCDC))                                     & 0x00008000 ) >> 15)
#define GET_RG_EN_DCDC_RLOAD_5MA_MAN                               (((REG32(ADR_PMU_DCDC))                                     & 0x00010000 ) >> 16)
#define GET_RG_EN_DCDC_RLOAD_5MA                                   (((REG32(ADR_PMU_DCDC))                                     & 0x00020000 ) >> 17)
#define GET_RG_EN_HDRLDO_RSW_MAN                                   (((REG32(ADR_PMU_DCDC))                                     & 0x00040000 ) >> 18)
#define GET_RG_EN_HDRLDO_RSW                                       (((REG32(ADR_PMU_DCDC))                                     & 0x00080000 ) >> 19)
#define GET_RG_PFM_PCL_LV                                          (((REG32(ADR_PMU_DCDC))                                     & 0x00300000 ) >> 20)
#define GET_RG_PFM_CRG_LV                                          (((REG32(ADR_PMU_DCDC))                                     & 0x00c00000 ) >> 22)
#define GET_RG_PFM_VTH_LV                                          (((REG32(ADR_PMU_DCDC))                                     & 0x03000000 ) >> 24)
#define GET_RG_PFM_HYS_RST                                         (((REG32(ADR_PMU_DCDC))                                     & 0x04000000 ) >> 26)
#define GET_RG_PWM_OSC_SEL                                         (((REG32(ADR_PMU_DCDC))                                     & 0x38000000 ) >> 27)
#define GET_RG_PWM_SLOP_SEL                                        (((REG32(ADR_PMU_DCDC))                                     & 0xc0000000 ) >> 30)
#define GET_RG_EN_DLDO_BYP                                         (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x00000001 ) >> 0)
#define GET_RG_EN_DLDO_MAN                                         (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x00000002 ) >> 1)
#define GET_RG_EN_DLDO                                             (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x00000004 ) >> 2)
#define GET_RG_DLDO_LV                                             (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x00000038 ) >> 3)
#define GET_RG_EN_DLDO_RLOAD                                       (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x00000040 ) >> 6)
#define GET_RG_EN_LDO_EFUSE                                        (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x00000080 ) >> 7)
#define GET_RG_EN_LDO_EFUSE_LVHI                                   (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x00000100 ) >> 8)
#define GET_RG_LDO_BUCK_SEL                                        (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x00000200 ) >> 9)
#define GET_RG_EN_BGBK_MAN                                         (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x00000400 ) >> 10)
#define GET_RG_VDD5_5VOR3V                                         (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x00000800 ) >> 11)
#define GET_RG_HVPMU_LV                                            (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x00003000 ) >> 12)
#define GET_RG_EN_HVPMU_ILOAD                                      (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x00004000 ) >> 14)
#define GET_RG_PMU_MODE_MAN                                        (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x00008000 ) >> 15)
#define GET_RG_PMU_MODE                                            (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x00070000 ) >> 16)
#define GET_RG_BUCK_LODRI                                          (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x00080000 ) >> 19)
#define GET_RG_DCDC_RLOAD_5MA                                      (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x00100000 ) >> 20)
#define GET_RG_DCDC_RLOAD_10MA                                     (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x00200000 ) >> 21)
#define GET_RG_DLDO_BYP_DIS                                        (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x00400000 ) >> 22)
#define GET_RG_PMU_TMUX                                            (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x03800000 ) >> 23)
#define GET_RG_PWM_OSC_DIV2                                        (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x04000000 ) >> 26)
#define GET_RG_LIQPFM_MODE_SEL                                     (((REG32(ADR_PMU_DLDO_AND_DCDC))                            & 0x08000000 ) >> 27)
#define GET_RG_DP_XTAL_FREQ                                        (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x0000000f ) >> 0)
#define GET_RG_DP_FREF_DOUB                                        (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x00000010 ) >> 4)
#define GET_RG_MODUL_SCHEME_PMU_MAN                                (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x00000020 ) >> 5)
#define GET_RG_MODUL_SCHEME_PMU                                    (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x000001c0 ) >> 6)
#define GET_RG_DP_AUTOMAP_EN                                       (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x00000200 ) >> 9)
#define GET_RG_LF_BW_MAN                                           (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x00000400 ) >> 10)
#define GET_RG_CP_ISEL_MAN                                         (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x00000800 ) >> 11)
#define GET_RG_EN_DPL_MOD                                          (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x00001000 ) >> 12)
#define GET_RG_DPL_MOD_ORDER                                       (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x00006000 ) >> 13)
#define GET_RG_DP_LDO_LEVEL                                        (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x00018000 ) >> 15)
#define GET_RG_EN_LDO_DP_IQUP                                      (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x00020000 ) >> 17)
#define GET_RG_EN_LDO_DP_BYP                                       (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x00040000 ) >> 18)
#define GET_RG_EN_BBPLL_VT_MON                                     (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x00080000 ) >> 19)
#define GET_RG_BBPLL_VT_TH_HI                                      (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x00300000 ) >> 20)
#define GET_RG_BBPLL_VT_TH_LO                                      (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x00c00000 ) >> 22)
#define GET_RG_EN_BBPLL_VTUNE_DCPROBE                              (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x01000000 ) >> 24)
#define GET_RG_EN_BBPLL_MONITOR                                    (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x02000000 ) >> 25)
#define GET_RG_BBPLL_MONITOR_SEL                                   (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x04000000 ) >> 26)
#define GET_RG_DP_BBPLL_PD                                         (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x08000000 ) >> 27)
#define GET_RG_DP_BBPLL_BP                                         (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x10000000 ) >> 28)
#define GET_RG_EN_DP_MANUAL                                        (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0x20000000 ) >> 29)
#define GET_RG_DP_LDO_FC_TIMMER                                    (((REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      & 0xc0000000 ) >> 30)
#define GET_RG_EN_BBPLL_ADC_CLK_MAN                                (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00000001 ) >> 0)
#define GET_RG_EN_BBPLL_ADC_CLK                                    (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00000002 ) >> 1)
#define GET_RG_BBPLL_ADC_CLK_MAN                                   (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00000004 ) >> 2)
#define GET_RG_BBPLL_ADC_CLKSEL                                    (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00000018 ) >> 3)
#define GET_RG_EN_BBPLL_DAC_CLK_MAN                                (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00000020 ) >> 5)
#define GET_RG_EN_BBPLL_DAC_CLK                                    (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00000040 ) >> 6)
#define GET_RG_BBPLL_DAC_VHT80_CKSEL                               (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00000080 ) >> 7)
#define GET_RG_BBPLL_DAC_CLK_MAN                                   (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00000100 ) >> 8)
#define GET_RG_BBPLL_DAC_CLKSEL                                    (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00000600 ) >> 9)
#define GET_RG_BBPLL_BT_DAC_32M_FORCE                              (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00000800 ) >> 11)
#define GET_RG_EN_BBPLL_MAC_120M                                   (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00001000 ) >> 12)
#define GET_RG_EN_BBPLL_MAC_160M                                   (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00002000 ) >> 13)
#define GET_RG_EN_BBPLL_MAC_480M_320M                              (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00004000 ) >> 14)
#define GET_RG_BBPLL_MAC_480M_320M_SEL                             (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00008000 ) >> 15)
#define GET_RG_EN_BBPLL_PHY_80M                                    (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00010000 ) >> 16)
#define GET_RG_EN_BBPLL_PHY_160M                                   (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00020000 ) >> 17)
#define GET_RG_EN_BBPLL_PHY_320M                                   (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00040000 ) >> 18)
#define GET_RG_EN_BBPLL_PHY_480M                                   (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00080000 ) >> 19)
#define GET_RG_BBPLL_PHY16M_CLK_MAN                                (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00100000 ) >> 20)
#define GET_RG_EN_BBPLL_PHY_16M                                    (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00200000 ) >> 21)
#define GET_RG_EN_BBPLL_IOTADC_160M                                (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00400000 ) >> 22)
#define GET_RG_EN_BBPLL_PHY_160M_VHT80                             (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x00800000 ) >> 23)
#define GET_RG_EN_BBPLL_PHY_40M                                    (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x01000000 ) >> 24)
#define GET_RG_EN_BBPLL_MAC_PDM_160M                               (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x02000000 ) >> 25)
#define GET_RG_BBPLL_PFD_VDD                                       (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x0c000000 ) >> 26)
#define GET_RG_BBPLL_FBDIV_VDD                                     (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0x30000000 ) >> 28)
#define GET_RG_BBPLL_OUTDIV_VDD                                    (((REG32(ADR_DPLL_TOP_REGISTER_2))                          & 0xc0000000 ) >> 30)
#define GET_RG_BBPLL_CP_ICTRL                                      (((REG32(ADR_PMU_DPLL_CKT_REGISTER))                        & 0x00000007 ) >> 0)
#define GET_RG_BBPLL_CP_IOSTPOL                                    (((REG32(ADR_PMU_DPLL_CKT_REGISTER))                        & 0x00000008 ) >> 3)
#define GET_RG_BBPLL_CP_IOST                                       (((REG32(ADR_PMU_DPLL_CKT_REGISTER))                        & 0x00000030 ) >> 4)
#define GET_RG_BBPLL_PFD_PFDSEL                                    (((REG32(ADR_PMU_DPLL_CKT_REGISTER))                        & 0x00000080 ) >> 7)
#define GET_RG_BBPLL_PFD_DLY                                       (((REG32(ADR_PMU_DPLL_CKT_REGISTER))                        & 0x00000300 ) >> 8)
#define GET_RG_BBPLL_LF_C1                                         (((REG32(ADR_PMU_DPLL_CKT_REGISTER))                        & 0x00001800 ) >> 11)
#define GET_RG_BBPLL_LF_C2                                         (((REG32(ADR_PMU_DPLL_CKT_REGISTER))                        & 0x0000e000 ) >> 13)
#define GET_RG_BBPLL_LF_R2                                         (((REG32(ADR_PMU_DPLL_CKT_REGISTER))                        & 0x00070000 ) >> 16)
#define GET_RG_BBPLL_LF_C3                                         (((REG32(ADR_PMU_DPLL_CKT_REGISTER))                        & 0x00180000 ) >> 19)
#define GET_RG_BBPLL_LF_R3                                         (((REG32(ADR_PMU_DPLL_CKT_REGISTER))                        & 0x00600000 ) >> 21)
#define GET_RG_BBPLL_VCO_BANDSEL                                   (((REG32(ADR_PMU_DPLL_CKT_REGISTER))                        & 0x0f000000 ) >> 24)
#define GET_RG_BBPLL_VCO_KVCO                                      (((REG32(ADR_PMU_DPLL_CKT_REGISTER))                        & 0x30000000 ) >> 28)
#define GET_RG_BBPLL_FBDIV_SDM_EDGE                                (((REG32(ADR_PMU_DPLL_CKT_REGISTER))                        & 0x80000000 ) >> 31)
#define GET_RG_BBPLL_RFCTRL_F                                      (((REG32(ADR_PMU_DPLL_FB_DIVISION_REGISTERS))               & 0x00ffffff ) >> 0)
#define GET_RG_BBPLL_RFCTRL_CH                                     (((REG32(ADR_PMU_DPLL_FB_DIVISION_REGISTERS))               & 0xff000000 ) >> 24)
#define GET_RG_XORTC_CBANKI                                        (((REG32(ADR_PMU_SLEEP_MODE_REGISTERS))                     & 0x000000ff ) >> 0)
#define GET_RG_XO_CBANKI_SLP_7_0                                   (((REG32(ADR_PMU_SLEEP_MODE_REGISTERS))                     & 0x0000ff00 ) >> 8)
#define GET_RG_XO_CBANKO_SLP_7_0                                   (((REG32(ADR_PMU_SLEEP_MODE_REGISTERS))                     & 0x00ff0000 ) >> 16)
#define GET_RG_XO_CBANKI_SLP_8                                     (((REG32(ADR_PMU_SLEEP_MODE_REGISTERS))                     & 0x01000000 ) >> 24)
#define GET_RG_XO_CBANKO_SLP_8                                     (((REG32(ADR_PMU_SLEEP_MODE_REGISTERS))                     & 0x02000000 ) >> 25)
#define GET_RG_EN_XOSC_MAN                                         (((REG32(ADR_PMU_SLEEP_MODE_REGISTERS))                     & 0x04000000 ) >> 26)
#define GET_RG_EN_XOSC                                             (((REG32(ADR_PMU_SLEEP_MODE_REGISTERS))                     & 0x08000000 ) >> 27)
#define GET_RG_EN_32KRTC_XTAL_MAN                                  (((REG32(ADR_PMU_SLEEP_MODE_REGISTERS))                     & 0x10000000 ) >> 28)
#define GET_RG_EN_32KRTC_XTAL                                      (((REG32(ADR_PMU_SLEEP_MODE_REGISTERS))                     & 0x20000000 ) >> 29)
#define GET_RG_EN_32KRTC_RC_MAN                                    (((REG32(ADR_PMU_SLEEP_MODE_REGISTERS))                     & 0x40000000 ) >> 30)
#define GET_RG_EN_32KRTC_RC                                        (((REG32(ADR_PMU_SLEEP_MODE_REGISTERS))                     & 0x80000000 ) >> 31)
#define GET_RG_RTC_OSC_RES_SW                                      (((REG32(ADR_PMU_RTC32_REGISTER_1))                         & 0x00000fff ) >> 0)
#define GET_RG_RTC_OSC_RES_SW_COA                                  (((REG32(ADR_PMU_RTC32_REGISTER_1))                         & 0x00003000 ) >> 12)
#define GET_RG_RTC_OSC_RES_SW_MANUAL                               (((REG32(ADR_PMU_RTC32_REGISTER_1))                         & 0x00004000 ) >> 14)
#define GET_RG_RTCRC_CAL_OFFSET                                    (((REG32(ADR_PMU_RTC32_REGISTER_1))                         & 0x01ff8000 ) >> 15)
#define GET_RG_RTCRC_MONITOR                                       (((REG32(ADR_PMU_RTC32_REGISTER_1))                         & 0x02000000 ) >> 25)
#define GET_RG_RTCRC_MONITOR_CONT                                  (((REG32(ADR_PMU_RTC32_REGISTER_1))                         & 0x04000000 ) >> 26)
#define GET_RG_RTCRC_PHASE_LATCH                                   (((REG32(ADR_PMU_RTC32_REGISTER_1))                         & 0x10000000 ) >> 28)
#define GET_RG_RTCRC_CAL_TARGET_COUNT                              (((REG32(ADR_PMU_RTC32_REGISTER_2))                         & 0x000fffff ) >> 0)
#define GET_RG_RTCRC_CAL_TARGET_COUNT_MANUAL                       (((REG32(ADR_PMU_RTC32_REGISTER_2))                         & 0x00100000 ) >> 20)
#define GET_RG_EN_RTCRC_CAL                                        (((REG32(ADR_PMU_RTC32_REGISTER_2))                         & 0x00200000 ) >> 21)
#define GET_RG_RTC_CAL_POLARITY                                    (((REG32(ADR_PMU_RTC32_REGISTER_2))                         & 0x00400000 ) >> 22)
#define GET_RG_RTC_RS1                                             (((REG32(ADR_PMU_RTC32_REGISTER_2))                         & 0x00800000 ) >> 23)
#define GET_RG_RTC_RS2                                             (((REG32(ADR_PMU_RTC32_REGISTER_2))                         & 0x01000000 ) >> 24)
#define GET_RG_RTCRC_CAL_CT                                        (((REG32(ADR_PMU_RTC32_REGISTER_2))                         & 0x06000000 ) >> 25)
#define GET_RG_RTCRC_CAL_WT                                        (((REG32(ADR_PMU_RTC32_REGISTER_2))                         & 0x18000000 ) >> 27)
#define GET_RG_RTCRC_MT                                            (((REG32(ADR_PMU_RTC32_REGISTER_2))                         & 0xe0000000 ) >> 29)
#define GET_DB_FDB_CDELAY_M2                                       (((REG32(ADR_PMU_READ_ONLY_FLAGS_FDBXO))                    & 0x0000000f ) >> 0)
#define GET_DB_FDB_FDELAY_M2                                       (((REG32(ADR_PMU_READ_ONLY_FLAGS_FDBXO))                    & 0x000001f0 ) >> 4)
#define GET_DB_FDB_CDELAY_M4                                       (((REG32(ADR_PMU_READ_ONLY_FLAGS_FDBXO))                    & 0x00001e00 ) >> 9)
#define GET_DB_FDB_FDELAY_M4                                       (((REG32(ADR_PMU_READ_ONLY_FLAGS_FDBXO))                    & 0x0003e000 ) >> 13)
#define GET_DB_AD_DPL_VT_MON_Q                                     (((REG32(ADR_PMU_READ_ONLY_FLAGS_FDBXO))                    & 0x00180000 ) >> 19)
#define GET_DB_FDB_PHASESWAP                                       (((REG32(ADR_PMU_READ_ONLY_FLAGS_FDBXO))                    & 0x40000000 ) >> 30)
#define GET_DB_DA_RTC_OSC_RES_SW                                   (((REG32(ADR_PMU_READ_ONLY_FLAGS_RTC32_1))                  & 0x00000fff ) >> 0)
#define GET_DB_RTCRC_CAL_CN                                        (((REG32(ADR_PMU_READ_ONLY_FLAGS_RTC32_1))                  & 0xfffff000 ) >> 12)
#define GET_DB_RTCRC_MONITOR_CN                                    (((REG32(ADR_PMU_READ_ONLY_FLAGS_RTC32_2))                  & 0x000fffff ) >> 0)
#define GET_RG_INT_RG_LDO_BUCK_SEL_F_MASK                          (((REG32(ADR_PMU_INT_RF_DEBUG_MASK))                        & 0x00000001 ) >> 0)
#define GET_RG_INT_RG_LDO_BUCK_SEL_R_MASK                          (((REG32(ADR_PMU_INT_RF_DEBUG_MASK))                        & 0x00000002 ) >> 1)
#define GET_RG_INT_RTC_RDY_F_MASK                                  (((REG32(ADR_PMU_INT_RF_DEBUG_MASK))                        & 0x00000004 ) >> 2)
#define GET_RG_INT_RTC_RDY_R_MASK                                  (((REG32(ADR_PMU_INT_RF_DEBUG_MASK))                        & 0x00000008 ) >> 3)
#define GET_RG_INT_XOSC_RDY_F_MASK                                 (((REG32(ADR_PMU_INT_RF_DEBUG_MASK))                        & 0x00000010 ) >> 4)
#define GET_RG_INT_XOSC_RDY_R_MASK                                 (((REG32(ADR_PMU_INT_RF_DEBUG_MASK))                        & 0x00000020 ) >> 5)
#define GET_RG_INT_RTC_CAL_RDY_MASK                                (((REG32(ADR_PMU_INT_RF_DEBUG_MASK))                        & 0x00000040 ) >> 6)
#define GET_CLR_INT_RG_LDO_BUCK_SEL_F                              (((REG32(ADR_PMU_INT_RF_DEBUG_MASK))                        & 0x00010000 ) >> 16)
#define GET_CLR_INT_RG_LDO_BUCK_SEL_R                              (((REG32(ADR_PMU_INT_RF_DEBUG_MASK))                        & 0x00020000 ) >> 17)
#define GET_CLR_INT_RTC_RDY_F                                      (((REG32(ADR_PMU_INT_RF_DEBUG_MASK))                        & 0x00040000 ) >> 18)
#define GET_CLR_INT_RTC_RDY_R                                      (((REG32(ADR_PMU_INT_RF_DEBUG_MASK))                        & 0x00080000 ) >> 19)
#define GET_CLR_INT_XOSC_RDY_F                                     (((REG32(ADR_PMU_INT_RF_DEBUG_MASK))                        & 0x00100000 ) >> 20)
#define GET_CLR_INT_XOSC_RDY_R                                     (((REG32(ADR_PMU_INT_RF_DEBUG_MASK))                        & 0x00200000 ) >> 21)
#define GET_CLR_INT_RTC_CAL_RDY                                    (((REG32(ADR_PMU_INT_RF_DEBUG_MASK))                        & 0x00400000 ) >> 22)
#define GET_RO_RTC_OSC_RES_SW                                      (((REG32(ADR_PMU_RTC32_CAL_RESULT))                         & 0x00000fff ) >> 0)
#define GET_RO_RTC_OSC_CAL_RES_RDY                                 (((REG32(ADR_PMU_RTC32_CAL_RESULT))                         & 0x00001000 ) >> 12)
#define GET_RG_PMU_ENTER_SLEEP_MODE                                (((REG32(ADR_PMU_SLEEP_REG_1))                              & 0x00000001 ) >> 0)
#define GET_RG_SLEEP_METHOD                                        (((REG32(ADR_PMU_SLEEP_REG_1))                              & 0x00000002 ) >> 1)
#define GET_RG_INT_PMU_MASK                                        (((REG32(ADR_PMU_SLEEP_REG_1))                              & 0x00000004 ) >> 2)
#define GET_RG_SLEEP_WAKE_UP_TO_STB                                (((REG32(ADR_PMU_SLEEP_REG_1))                              & 0x00000008 ) >> 3)
#define GET_RG_DORMANT_WAKE_UP_TO_STB                              (((REG32(ADR_PMU_SLEEP_REG_1))                              & 0x00000010 ) >> 4)
#define GET_RG_DCDC_RLOAD_5MA_TIME                                 (((REG32(ADR_PMU_SLEEP_REG_1))                              & 0x00000f00 ) >> 8)
#define GET_RG_RTC_EN_PWR_EDGE                                     (((REG32(ADR_PMU_SLEEP_REG_1))                              & 0x00001000 ) >> 12)
#define GET_RG_SLEEP_WAKE_CNT                                      (((REG32(ADR_PMU_SLEEP_REG_2))                              & 0xffffffff ) >> 0)
#define GET_RG_SEC_CNT_VALUE                                       (((REG32(ADR_PMU_RTC_REG_0))                                & 0x00007fff ) >> 0)
#define GET_RG_RTC_EN                                              (((REG32(ADR_PMU_RTC_REG_0))                                & 0x00008000 ) >> 15)
#define GET_RO_RTC_TICK_CNT                                        (((REG32(ADR_PMU_RTC_REG_0))                                & 0x7fff0000 ) >> 16)
#define GET_RG_RTC_INT_SEC_MASK                                    (((REG32(ADR_PMU_RTC_REG_1))                                & 0x00000001 ) >> 0)
#define GET_RG_RTC_INT_ALARM_MASK                                  (((REG32(ADR_PMU_RTC_REG_1))                                & 0x00000002 ) >> 1)
#define GET_RO_PMU_WAKE_TRIG_EVENT                                 (((REG32(ADR_PMU_RTC_REG_1))                                & 0x00007000 ) >> 12)
#define GET_CLR_RTC_INT_SEC                                        (((REG32(ADR_PMU_RTC_REG_1))                                & 0x00010000 ) >> 16)
#define GET_CLR_RTC_INT_ALARM                                      (((REG32(ADR_PMU_RTC_REG_1))                                & 0x00020000 ) >> 17)
#define GET_RG_RTC_SEC_START_CNT                                   (((REG32(ADR_PMU_RTC_REG_2))                                & 0xffffffff ) >> 0)
#define GET_RG_RTC_SEC_ALARM_VALUE                                 (((REG32(ADR_PMU_RTC_REG_3))                                & 0xffffffff ) >> 0)
#define GET_RG_PAD_MUX_SEL                                         (((REG32(ADR_PMU_PAD_MUX))                                  & 0x0000000f ) >> 0)
#define GET_RG_FPGA_CLK_REF_40M_EN                                 (((REG32(ADR_PMU_CTRL_REG))                                 & 0x00000001 ) >> 0)
#define GET_RG_CLK_RTC_SW                                          (((REG32(ADR_PMU_CTRL_REG))                                 & 0x00000002 ) >> 1)
#define GET_RG_PHY_RST_N                                           (((REG32(ADR_PMU_CTRL_REG))                                 & 0x00000010 ) >> 4)
#define GET_RG_RF_D_RST_N                                          (((REG32(ADR_PMU_CTRL_REG))                                 & 0x00000100 ) >> 8)
#define GET_RG_BLE_PHY_RST_N                                       (((REG32(ADR_PMU_CTRL_REG))                                 & 0x00001000 ) >> 12)
#define GET_RG_RTC32K_XTAL_ON                                      (((REG32(ADR_PMU_CTRL_REG))                                 & 0x00010000 ) >> 16)
#define GET_RG_RTC32K_EXT_ON                                       (((REG32(ADR_PMU_CTRL_REG))                                 & 0x00020000 ) >> 17)
#define GET_RO_PMU_STATE                                           (((REG32(ADR_PMU_STATE_REG))                                & 0x0000000f ) >> 0)
#define GET_RG_DTIM_EN                                             (((REG32(ADR_PMU_DTIM_TIMER_00))                            & 0x80000000 ) >> 31)
#define GET_RG_DTIM_PMU_PRE_RTC                                    (((REG32(ADR_PMU_DTIM_TIMER_01))                            & 0x0000000f ) >> 0)
#define GET_RG_PHY_SET_DTIM_EN                                     (((REG32(ADR_PMU_DTIM_TIMER_01))                            & 0x00000010 ) >> 4)
#define GET_RG_DTIM_MODE                                           (((REG32(ADR_PMU_DTIM_TIMER_01))                            & 0x00000020 ) >> 5)
#define GET_RG_SINGLE_MODE                                         (((REG32(ADR_PMU_DTIM_TIMER_01))                            & 0x00000040 ) >> 6)
#define GET_RG_DTIM_MASK_RTC                                       (((REG32(ADR_PMU_DTIM_TIMER_01))                            & 0x00000080 ) >> 7)
#define GET_CLR_DTIM_TIMER_INT                                     (((REG32(ADR_PMU_DTIM_TIMER_01))                            & 0x00010000 ) >> 16)
#define GET_CLR_DTIM_PMU_INT                                       (((REG32(ADR_PMU_DTIM_TIMER_01))                            & 0x00020000 ) >> 17)
#define GET_RG_DTIM_TIMER_INT_MASK                                 (((REG32(ADR_PMU_DTIM_TIMER_01))                            & 0x40000000 ) >> 30)
#define GET_RG_DTIM_PMU_INT_MASK                                   (((REG32(ADR_PMU_DTIM_TIMER_01))                            & 0x80000000 ) >> 31)
#define GET_RG_RTC_MS_ALARM_VALUE                                  (((REG32(ADR_PMU_DTIM_TIMER_02))                            & 0xffffffff ) >> 0)
#define GET_RG_40M_US_ALARM_VALUE                                  (((REG32(ADR_PMU_DTIM_TIMER_03))                            & 0xffffffff ) >> 0)
#define GET_RO_RTC_MS_CNT                                          (((REG32(ADR_PMU_DTIM_TIMER_04))                            & 0xffffffff ) >> 0)
#define GET_RO_40M_US_CNT                                          (((REG32(ADR_PMU_DTIM_TIMER_05))                            & 0xffffffff ) >> 0)
#define GET_RO_RTCRC_PHASE_MONITOR                                 (((REG32(ADR_PMU_RC32K_PHASE_MONITOR))                      & 0x00000fff ) >> 0)
#define GET_DA_EN_CHIP_RF_V08D                                     (((REG32(ADR_PMU_RF_DEBUG_00))                              & 0x00000001 ) >> 0)
#define GET_DA_EN_CHIP_LIQ_V08D                                    (((REG32(ADR_PMU_RF_DEBUG_00))                              & 0x00000002 ) >> 1)
#define GET_DA_DCDC_MODE_V08D                                      (((REG32(ADR_PMU_RF_DEBUG_00))                              & 0x0000000c ) >> 2)
#define GET_DA_EN_DLDO_V08D                                        (((REG32(ADR_PMU_RF_DEBUG_00))                              & 0x00000010 ) >> 4)
#define GET_DA_EN_DCDC_RLOAD_5MA_V08D                              (((REG32(ADR_PMU_RF_DEBUG_00))                              & 0x00000020 ) >> 5)
#define GET_AD_32KRTC_RC_RDY                                       (((REG32(ADR_PMU_RF_DEBUG_00))                              & 0x00000040 ) >> 6)
#define GET_AD_32KRTC_XTAL_RDY                                     (((REG32(ADR_PMU_RF_DEBUG_00))                              & 0x00000080 ) >> 7)
#define GET_AD_XOSC_RDY                                            (((REG32(ADR_PMU_RF_DEBUG_00))                              & 0x00000100 ) >> 8)
#define GET_RO_DPLL_RDY                                            (((REG32(ADR_PMU_RF_DEBUG_00))                              & 0x00001000 ) >> 12)
#define GET_RO_AD_VBAT_OK                                          (((REG32(ADR_PMU_RF_DEBUG_00))                              & 0x10000000 ) >> 28)
#define GET_RG_RAM_00                                              (((REG32(ADR_PMU_RAM_00))                                   & 0xffffffff ) >> 0)
#define GET_RG_RAM_01                                              (((REG32(ADR_PMU_RAM_01))                                   & 0xffffffff ) >> 0)
#define GET_RG_RAM_02                                              (((REG32(ADR_PMU_RAM_02))                                   & 0xffffffff ) >> 0)
#define GET_RG_RAM_03                                              (((REG32(ADR_PMU_RAM_03))                                   & 0xffffffff ) >> 0)
#define GET_RG_RAM_04                                              (((REG32(ADR_PMU_RAM_04))                                   & 0xffffffff ) >> 0)
#define GET_RG_RAM_05                                              (((REG32(ADR_PMU_RAM_05))                                   & 0xffffffff ) >> 0)
#define GET_RG_RAM_06                                              (((REG32(ADR_PMU_RAM_06))                                   & 0xffffffff ) >> 0)
#define GET_RG_RAM_07                                              (((REG32(ADR_PMU_RAM_07))                                   & 0xffffffff ) >> 0)
#define GET_RG_RAM_08                                              (((REG32(ADR_PMU_RAM_08))                                   & 0xffffffff ) >> 0)
#define GET_RG_RAM_09                                              (((REG32(ADR_PMU_RAM_09))                                   & 0xffffffff ) >> 0)
#define GET_RG_RAM_10                                              (((REG32(ADR_PMU_RAM_10))                                   & 0xffffffff ) >> 0)
#define GET_RG_RAM_11                                              (((REG32(ADR_PMU_RAM_11))                                   & 0xffffffff ) >> 0)
#define GET_RG_RAM_12                                              (((REG32(ADR_PMU_RAM_12))                                   & 0xffffffff ) >> 0)
#define GET_RG_RAM_13                                              (((REG32(ADR_PMU_RAM_13))                                   & 0xffffffff ) >> 0)
#define GET_RG_RAM_14                                              (((REG32(ADR_PMU_RAM_14))                                   & 0xffffffff ) >> 0)
#define GET_RO_SLEEP_CNT                                           (((REG32(ADR_PMU_SLEEP_RO))                                 & 0xffffffff ) >> 0)
#define GET_RG_PMDLBK                                              (((REG32(ADR_WIFI_PHY_COMMON_SYS_REG))                      & 0x00000001 ) >> 0)
#define GET_RG_DAC_LBK_EDGE_SEL                                    (((REG32(ADR_WIFI_PHY_COMMON_SYS_REG))                      & 0x00000002 ) >> 1)
#define GET_RG_TX_CCK_80_FIR_BYP                                   (((REG32(ADR_WIFI_PHY_COMMON_SYS_REG))                      & 0x00000004 ) >> 2)
#define GET_RG_SIGN_SWAP_BB                                        (((REG32(ADR_WIFI_PHY_COMMON_SYS_REG))                      & 0x00000010 ) >> 4)
#define GET_RG_IQ_SWAP_BB                                          (((REG32(ADR_WIFI_PHY_COMMON_SYS_REG))                      & 0x00000020 ) >> 5)
#define GET_RG_Q_INV_BB                                            (((REG32(ADR_WIFI_PHY_COMMON_SYS_REG))                      & 0x00000040 ) >> 6)
#define GET_RG_I_INV_BB                                            (((REG32(ADR_WIFI_PHY_COMMON_SYS_REG))                      & 0x00000080 ) >> 7)
#define GET_RG_BYPASS_ACI                                          (((REG32(ADR_WIFI_PHY_COMMON_SYS_REG))                      & 0x00000100 ) >> 8)
#define GET_RG_LBK_ANA_PATH                                        (((REG32(ADR_WIFI_PHY_COMMON_SYS_REG))                      & 0x00000200 ) >> 9)
#define GET_RG_LBK_DIG_SEL                                         (((REG32(ADR_WIFI_PHY_COMMON_SYS_REG))                      & 0x00000400 ) >> 10)
#define GET_RG_RF_5G_BAND                                          (((REG32(ADR_WIFI_PHY_COMMON_SYS_REG))                      & 0x00000800 ) >> 11)
#define GET_RG_PRIMARY_CH_SIDE                                     (((REG32(ADR_WIFI_PHY_COMMON_SYS_REG))                      & 0x00004000 ) >> 14)
#define GET_RG_SYSTEM_BW                                           (((REG32(ADR_WIFI_PHY_COMMON_SYS_REG))                      & 0x00008000 ) >> 15)
#define GET_RG_11B_ACI_SEL                                         (((REG32(ADR_WIFI_PHY_COMMON_SYS_REG))                      & 0x00010000 ) >> 16)
#define GET_RG_BB_CLK_SEL                                          (((REG32(ADR_WIFI_PHY_COMMON_SYS_REG))                      & 0x80000000 ) >> 31)
#define GET_RG_PHY_MD_EN                                           (((REG32(ADR_WIFI_PHY_COMMON_ENABLE_REG))                   & 0x00000001 ) >> 0)
#define GET_RG_PHYRX_MD_EN                                         (((REG32(ADR_WIFI_PHY_COMMON_ENABLE_REG))                   & 0x00000002 ) >> 1)
#define GET_RG_PHYTX_MD_EN                                         (((REG32(ADR_WIFI_PHY_COMMON_ENABLE_REG))                   & 0x00000004 ) >> 2)
#define GET_RG_PHY11GN_MD_EN                                       (((REG32(ADR_WIFI_PHY_COMMON_ENABLE_REG))                   & 0x00000008 ) >> 3)
#define GET_RG_PHY11B_MD_EN                                        (((REG32(ADR_WIFI_PHY_COMMON_ENABLE_REG))                   & 0x00000010 ) >> 4)
#define GET_RG_PHYRXFIFO_MD_EN                                     (((REG32(ADR_WIFI_PHY_COMMON_ENABLE_REG))                   & 0x00000020 ) >> 5)
#define GET_RG_PHYTXFIFO_MD_EN                                     (((REG32(ADR_WIFI_PHY_COMMON_ENABLE_REG))                   & 0x00000040 ) >> 6)
#define GET_RG_PHY11BGN_MD_EN                                      (((REG32(ADR_WIFI_PHY_COMMON_ENABLE_REG))                   & 0x00000100 ) >> 8)
#define GET_RG_FORCE_11GN_EN                                       (((REG32(ADR_WIFI_PHY_COMMON_ENABLE_REG))                   & 0x00001000 ) >> 12)
#define GET_RG_FORCE_11B_EN                                        (((REG32(ADR_WIFI_PHY_COMMON_ENABLE_REG))                   & 0x00002000 ) >> 13)
#define GET_RG_11GN_CSI_CLK_EN                                     (((REG32(ADR_WIFI_PHY_COMMON_ENABLE_REG))                   & 0x00004000 ) >> 14)
#define GET_RG_11B_CSI_CLK_EN                                      (((REG32(ADR_WIFI_PHY_COMMON_ENABLE_REG))                   & 0x00008000 ) >> 15)
#define GET_RG_PHY_IQ_TRIG_SEL                                     (((REG32(ADR_WIFI_PHY_COMMON_ENABLE_REG))                   & 0x000f0000 ) >> 16)
#define GET_RG_PHY_IQ_LOG_RATE                                     (((REG32(ADR_WIFI_PHY_COMMON_ENABLE_REG))                   & 0x00100000 ) >> 20)
#define GET_SVN_VERSION                                            (((REG32(ADR_WIFI_PHY_COMMON_VERSION_REG))                  & 0xffffffff ) >> 0)
#define GET_RG_LENGTH                                              (((REG32(ADR_WIFI_PHY_COMMON_DES_REG0))                     & 0x0000ffff ) >> 0)
#define GET_RG_PKT_MODE                                            (((REG32(ADR_WIFI_PHY_COMMON_DES_REG0))                     & 0x00070000 ) >> 16)
#define GET_RG_CH_BW                                               (((REG32(ADR_WIFI_PHY_COMMON_DES_REG0))                     & 0x00380000 ) >> 19)
#define GET_RG_PRM                                                 (((REG32(ADR_WIFI_PHY_COMMON_DES_REG0))                     & 0x00400000 ) >> 22)
#define GET_RG_SHORTGI                                             (((REG32(ADR_WIFI_PHY_COMMON_DES_REG0))                     & 0x00800000 ) >> 23)
#define GET_RG_RATE                                                (((REG32(ADR_WIFI_PHY_COMMON_DES_REG0))                     & 0x7f000000 ) >> 24)
#define GET_RG_L_LENGTH                                            (((REG32(ADR_WIFI_PHY_COMMON_DES_REG1))                     & 0x00000fff ) >> 0)
#define GET_RG_L_RATE                                              (((REG32(ADR_WIFI_PHY_COMMON_DES_REG1))                     & 0x00007000 ) >> 12)
#define GET_RG_SERVICE                                             (((REG32(ADR_WIFI_PHY_COMMON_DES_REG1))                     & 0xffff0000 ) >> 16)
#define GET_RG_SMOOTHING                                           (((REG32(ADR_WIFI_PHY_COMMON_DES_REG2))                     & 0x00000001 ) >> 0)
#define GET_RG_NO_SOUND                                            (((REG32(ADR_WIFI_PHY_COMMON_DES_REG2))                     & 0x00000002 ) >> 1)
#define GET_RG_AGGREGATE                                           (((REG32(ADR_WIFI_PHY_COMMON_DES_REG2))                     & 0x00000004 ) >> 2)
#define GET_RG_STBC                                                (((REG32(ADR_WIFI_PHY_COMMON_DES_REG2))                     & 0x00000018 ) >> 3)
#define GET_RG_FEC                                                 (((REG32(ADR_WIFI_PHY_COMMON_DES_REG2))                     & 0x00000020 ) >> 5)
#define GET_RG_N_ESS                                               (((REG32(ADR_WIFI_PHY_COMMON_DES_REG2))                     & 0x000000c0 ) >> 6)
#define GET_RG_TXPWRLVL                                            (((REG32(ADR_WIFI_PHY_COMMON_DES_REG2))                     & 0x00007f00 ) >> 8)
#define GET_RG_BB_SCALE                                            (((REG32(ADR_WIFI_PHY_COMMON_DES_REG2))                     & 0x00ff0000 ) >> 16)
#define GET_RG_TX_START                                            (((REG32(ADR_WIFI_PHY_COMMON_DES_REG3))                     & 0x00000001 ) >> 0)
#define GET_RG_IFS_TIME                                            (((REG32(ADR_WIFI_PHY_COMMON_DES_REG3))                     & 0x000000fc ) >> 2)
#define GET_RG_CONTINUOUS_DATA                                     (((REG32(ADR_WIFI_PHY_COMMON_DES_REG3))                     & 0x00000100 ) >> 8)
#define GET_RG_DATA_SEL                                            (((REG32(ADR_WIFI_PHY_COMMON_DES_REG3))                     & 0x00000600 ) >> 9)
#define GET_RG_TX_D                                                (((REG32(ADR_WIFI_PHY_COMMON_DES_REG3))                     & 0x00ff0000 ) >> 16)
#define GET_RG_IFS_TIME_EXT                                        (((REG32(ADR_WIFI_PHY_COMMON_DES_REG3))                     & 0xff000000 ) >> 24)
#define GET_RG_TX_CNT_TARGET                                       (((REG32(ADR_WIFI_PHY_COMMON_DES_REG4))                     & 0xffffffff ) >> 0)
#define GET_RG_TXD_SEL                                             (((REG32(ADR_WIFI_PHY_COMMON_TX_CONTROL))                   & 0x00000c00 ) >> 10)
#define GET_RG_TX_FREQ_OFFSET_DES                                  (((REG32(ADR_WIFI_PHY_COMMON_DES_REG5))                     & 0x0000ffff ) >> 0)
#define GET_RG_DES_RATE                                            (((REG32(ADR_WIFI_PHY_COMMON_DES_REG6))                     & 0x000000ff ) >> 0)
#define GET_RG_DES_MAN_EN                                          (((REG32(ADR_WIFI_PHY_COMMON_DES_REG6))                     & 0x00000100 ) >> 8)
#define GET_RG_FORCE_NON_HT_DUP                                    (((REG32(ADR_WIFI_PHY_COMMON_DES_REG6))                     & 0x00001000 ) >> 12)
#define GET_RG_PGA_REFDB_SAT_B                                     (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG0))                   & 0x0000007f ) >> 0)
#define GET_RG_PGA_REFDB_TOP_B                                     (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG0))                   & 0x00007f00 ) >> 8)
#define GET_RG_PGA_REF_UND_B                                       (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG0))                   & 0x03ff0000 ) >> 16)
#define GET_RG_RF_REF_SAT_B                                        (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG0))                   & 0xf0000000 ) >> 28)
#define GET_RG_PGA_REFDB_SAT_GN                                    (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG1))                   & 0x0000007f ) >> 0)
#define GET_RG_PGA_REFDB_TOP_GN                                    (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG1))                   & 0x00007f00 ) >> 8)
#define GET_RG_PGA_REF_UND_GN                                      (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG1))                   & 0x03ff0000 ) >> 16)
#define GET_RG_RF_REF_SAT_GN                                       (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG1))                   & 0xf0000000 ) >> 28)
#define GET_RG_PGAGC_SET                                           (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG2))                   & 0x0000000f ) >> 0)
#define GET_RG_PGAGC_OW                                            (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG2))                   & 0x00000010 ) >> 4)
#define GET_RG_RFGC_SET                                            (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG2))                   & 0x00000060 ) >> 5)
#define GET_RG_RFGC_OW                                             (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG2))                   & 0x00000080 ) >> 7)
#define GET_RG_WAIT_T_RXAGC                                        (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG2))                   & 0x00003f00 ) >> 8)
#define GET_RG_RXAGC_SET                                           (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG2))                   & 0x00004000 ) >> 14)
#define GET_RG_RXAGC_OW                                            (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG2))                   & 0x00008000 ) >> 15)
#define GET_RG_WAIT_T_FINAL                                        (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG2))                   & 0x003f0000 ) >> 16)
#define GET_RG_WAIT_T                                              (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG2))                   & 0x3f000000 ) >> 24)
#define GET_RG_ULG_PGA_SAT_PGA_GAIN                                (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG3))                   & 0x0000000f ) >> 0)
#define GET_RG_LG_PGA_UND_PGA_GAIN                                 (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG3))                   & 0x000000f0 ) >> 4)
#define GET_RG_LG_PGA_SAT_PGA_GAIN                                 (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG3))                   & 0x00000f00 ) >> 8)
#define GET_RG_LG_RF_SAT_PGA_GAIN                                  (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG3))                   & 0x0000f000 ) >> 12)
#define GET_RG_MG_RF_SAT_PGANOREF_PGA_GAIN                         (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG3))                   & 0x000f0000 ) >> 16)
#define GET_RG_HG_PGA_SAT2_PGA_GAIN                                (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG3))                   & 0x00f00000 ) >> 20)
#define GET_RG_HG_PGA_SAT1_PGA_GAIN                                (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG3))                   & 0x0f000000 ) >> 24)
#define GET_RG_HG_RF_SAT_PGA_GAIN                                  (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG3))                   & 0xf0000000 ) >> 28)
#define GET_RG_MG_PGA_JB_TH                                        (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG4))                   & 0x0000000f ) >> 0)
#define GET_RG_MA_PGA_LOW_TH_CNT_LMT                               (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG4))                   & 0x001f0000 ) >> 16)
#define GET_RG_MA_PGA_HIGH_TH_CNT_LMT                              (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG4))                   & 0x1f000000 ) >> 24)
#define GET_RG_AGC_THRESHOLD                                       (((REG32(ADR_WIFI_PHY_COMMON_11B_DAGC_REG0))                & 0x00003fff ) >> 0)
#define GET_RG_ACI_POINT_CNT_LMT_11B                               (((REG32(ADR_WIFI_PHY_COMMON_11B_DAGC_REG0))                & 0x007f0000 ) >> 16)
#define GET_RG_ACI_DAGC_LEAKY_FACTOR_11B                           (((REG32(ADR_WIFI_PHY_COMMON_11B_DAGC_REG0))                & 0x03000000 ) >> 24)
#define GET_RG_ACI_DAGC_PWR_SEL_11B                                (((REG32(ADR_WIFI_PHY_COMMON_11B_DAGC_REG0))                & 0x10000000 ) >> 28)
#define GET_RG_ACI_DAGC_TARGET_11B                                 (((REG32(ADR_WIFI_PHY_COMMON_11B_DAGC_REG1))                & 0x0000007f ) >> 0)
#define GET_RG_ACI_GAIN_INI_11B                                    (((REG32(ADR_WIFI_PHY_COMMON_11B_DAGC_REG1))                & 0x0000ff00 ) >> 8)
#define GET_RG_ACI_GAIN_SET_11B                                    (((REG32(ADR_WIFI_PHY_COMMON_11B_DAGC_REG1))                & 0x00ff0000 ) >> 16)
#define GET_RG_ACI_GAIN_OW_11B                                     (((REG32(ADR_WIFI_PHY_COMMON_11B_DAGC_REG1))                & 0x80000000 ) >> 31)
#define GET_RG_ACI_POINT_CNT_LMT_11GN_HT20                         (((REG32(ADR_WIFI_PHY_COMMON_11GN20_DAGC_REG0))             & 0x000000ff ) >> 0)
#define GET_RG_ACI_DAGC_LEAKY_FACTOR_11GN_HT20                     (((REG32(ADR_WIFI_PHY_COMMON_11GN20_DAGC_REG0))             & 0x00000300 ) >> 8)
#define GET_RG_ACI_DAGC_PWR_SEL_11GN_HT20                          (((REG32(ADR_WIFI_PHY_COMMON_11GN20_DAGC_REG0))             & 0x00001000 ) >> 12)
#define GET_RG_ACI_DAGC_DONE_CNT_LMT_11GN                          (((REG32(ADR_WIFI_PHY_COMMON_11GN20_DAGC_REG0))             & 0xff000000 ) >> 24)
#define GET_RG_ACI_DAGC_TARGET_11GN_HT20                           (((REG32(ADR_WIFI_PHY_COMMON_11GN20_DAGC_REG1))             & 0x0000007f ) >> 0)
#define GET_RG_ACI_GAIN_SET_11GN_HT20                              (((REG32(ADR_WIFI_PHY_COMMON_11GN20_DAGC_REG1))             & 0x01ff0000 ) >> 16)
#define GET_RG_ACI_GAIN_OW_11GN_HT20                               (((REG32(ADR_WIFI_PHY_COMMON_11GN20_DAGC_REG1))             & 0x80000000 ) >> 31)
#define GET_RO_CCA_PWR_MA_11GN_HT40                                (((REG32(ADR_WIFI_PHY_COMMON_11BGN_DIGPWR_REG))             & 0x0000007f ) >> 0)
#define GET_RO_CCA_PWR_MA_11GN_HT20                                (((REG32(ADR_WIFI_PHY_COMMON_11BGN_DIGPWR_REG))             & 0x00007f00 ) >> 8)
#define GET_RO_CCA_PWR_MA_11B                                      (((REG32(ADR_WIFI_PHY_COMMON_11BGN_DIGPWR_REG))             & 0x007f0000 ) >> 16)
#define GET_RO_ED_STATE                                            (((REG32(ADR_WIFI_PHY_COMMON_11BGN_DIGPWR_REG))             & 0x01000000 ) >> 24)
#define GET_RO_2ND_ED_STATE                                        (((REG32(ADR_WIFI_PHY_COMMON_11BGN_DIGPWR_REG))             & 0x02000000 ) >> 25)
#define GET_RO_PGA_PWR_FF1                                         (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_RO00))                   & 0x00003fff ) >> 0)
#define GET_RO_RF_PWR_FF1                                          (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_RO00))                   & 0x000f0000 ) >> 16)
#define GET_RO_PGAGC_FF1                                           (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_RO00))                   & 0x0f000000 ) >> 24)
#define GET_RO_RFGC_FF1                                            (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_RO00))                   & 0x30000000 ) >> 28)
#define GET_RO_PGA_PWR_FF2                                         (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_RO01))                   & 0x00003fff ) >> 0)
#define GET_RO_RF_PWR_FF2                                          (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_RO01))                   & 0x000f0000 ) >> 16)
#define GET_RO_PGAGC_FF2                                           (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_RO01))                   & 0x0f000000 ) >> 24)
#define GET_RO_RFGC_FF2                                            (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_RO01))                   & 0x30000000 ) >> 28)
#define GET_RO_PGA_PWR_FF3                                         (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_RO02))                   & 0x00003fff ) >> 0)
#define GET_RO_RF_PWR_FF3                                          (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_RO02))                   & 0x000f0000 ) >> 16)
#define GET_RO_PGAGC_FF3                                           (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_RO02))                   & 0x0f000000 ) >> 24)
#define GET_RO_RFGC_FF3                                            (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_RO02))                   & 0x30000000 ) >> 28)
#define GET_RG_5G_DC_RM_LEAKY_FACTOR_T3                            (((REG32(ADR_WIFI_PHY_COMMON_RXDC))                         & 0x00000070 ) >> 4)
#define GET_RG_5G_DC_RM_LEAKY_FACTOR_T2                            (((REG32(ADR_WIFI_PHY_COMMON_RXDC))                         & 0x00000700 ) >> 8)
#define GET_RG_5G_DC_RM_LEAKY_FACTOR_T1                            (((REG32(ADR_WIFI_PHY_COMMON_RXDC))                         & 0x00007000 ) >> 12)
#define GET_RG_DC_RM_BYP                                           (((REG32(ADR_WIFI_PHY_COMMON_RXDC))                         & 0x00010000 ) >> 16)
#define GET_RG_DC_RM_LEAKY_FACTOR_T3                               (((REG32(ADR_WIFI_PHY_COMMON_RXDC))                         & 0x00700000 ) >> 20)
#define GET_RG_DC_RM_LEAKY_FACTOR_T2                               (((REG32(ADR_WIFI_PHY_COMMON_RXDC))                         & 0x07000000 ) >> 24)
#define GET_RG_DC_RM_LEAKY_FACTOR_T1                               (((REG32(ADR_WIFI_PHY_COMMON_RXDC))                         & 0x70000000 ) >> 28)
#define GET_RO_Q_DC_OUT                                            (((REG32(ADR_WIFI_PHY_COMMON_RXDC_RO))                      & 0x000003ff ) >> 0)
#define GET_RO_I_DC_OUT                                            (((REG32(ADR_WIFI_PHY_COMMON_RXDC_RO))                      & 0x03ff0000 ) >> 16)
#define GET_RG_TBUS_SEL                                            (((REG32(ADR_WIFI_PHY_COMMON_RSSI_TBUS_REG))                & 0x0000000f ) >> 0)
#define GET_RG_RSSI_OFFSET                                         (((REG32(ADR_WIFI_PHY_COMMON_RSSI_TBUS_REG))                & 0x00ff0000 ) >> 16)
#define GET_RG_RSSI_INV                                            (((REG32(ADR_WIFI_PHY_COMMON_RSSI_TBUS_REG))                & 0x01000000 ) >> 24)
#define GET_RG_AGC_THRESHOLD_2ND                                   (((REG32(ADR_WIFI_PHY_COMMON_EDCCA_TH_2ND_REG))             & 0x00003fff ) >> 0)
#define GET_RO_MRX_EN_CNT                                          (((REG32(ADR_WIFI_PHY_COMMON_RX_EN_CNT_REG))                & 0x0000ffff ) >> 0)
#define GET_RG_MRX_EN_CNT_RST_N                                    (((REG32(ADR_WIFI_PHY_COMMON_RX_EN_CNT_REG))                & 0x80000000 ) >> 31)
#define GET_RG_EDCCA_AVG_T                                         (((REG32(ADR_WIFI_PHY_COMMON_EDCCA_0))                      & 0x00000007 ) >> 0)
#define GET_RG_EDCCA_STAT_EN                                       (((REG32(ADR_WIFI_PHY_COMMON_EDCCA_0))                      & 0x00000010 ) >> 4)
#define GET_RO_EDCCA_PRIMARY_PRD                                   (((REG32(ADR_WIFI_PHY_COMMON_EDCCA_1))                      & 0x0000ffff ) >> 0)
#define GET_RO_PRIMARY_EDCCA                                       (((REG32(ADR_WIFI_PHY_COMMON_EDCCA_1))                      & 0xffff0000 ) >> 16)
#define GET_RO_EDCCA_SECONDARY_PRD                                 (((REG32(ADR_WIFI_PHY_COMMON_EDCCA_2))                      & 0x0000ffff ) >> 0)
#define GET_RO_SECONDARY_EDCCA                                     (((REG32(ADR_WIFI_PHY_COMMON_EDCCA_2))                      & 0xffff0000 ) >> 16)
#define GET_RG_MTX_LEN_LOWER_TH_0                                  (((REG32(ADR_WIFI_PHY_COMMON_TX_LENGTH_CNT_REG0))           & 0x0000ffff ) >> 0)
#define GET_RG_MTX_LEN_UPPER_TH_0                                  (((REG32(ADR_WIFI_PHY_COMMON_TX_LENGTH_CNT_REG0))           & 0xffff0000 ) >> 16)
#define GET_RG_MTX_LEN_LOWER_TH_1                                  (((REG32(ADR_WIFI_PHY_COMMON_TX_LENGTH_CNT_REG1))           & 0x0000ffff ) >> 0)
#define GET_RG_MTX_LEN_UPPER_TH_1                                  (((REG32(ADR_WIFI_PHY_COMMON_TX_LENGTH_CNT_REG1))           & 0xffff0000 ) >> 16)
#define GET_RG_MRX_LEN_LOWER_TH_0                                  (((REG32(ADR_WIFI_PHY_COMMON_RX_LENGTH_CNT_REG0))           & 0x0000ffff ) >> 0)
#define GET_RG_MRX_LEN_UPPER_TH_0                                  (((REG32(ADR_WIFI_PHY_COMMON_RX_LENGTH_CNT_REG0))           & 0xffff0000 ) >> 16)
#define GET_RG_MRX_LEN_LOWER_TH_1                                  (((REG32(ADR_WIFI_PHY_COMMON_RX_LENGTH_CNT_REG1))           & 0x0000ffff ) >> 0)
#define GET_RG_MRX_LEN_UPPER_TH_1                                  (((REG32(ADR_WIFI_PHY_COMMON_RX_LENGTH_CNT_REG1))           & 0xffff0000 ) >> 16)
#define GET_RO_MTX_LEN_CNT_1                                       (((REG32(ADR_WIFI_PHY_COMMON_TX_LENGTH_CNT_RO))             & 0x0000ffff ) >> 0)
#define GET_RO_MTX_LEN_CNT_0                                       (((REG32(ADR_WIFI_PHY_COMMON_TX_LENGTH_CNT_RO))             & 0xffff0000 ) >> 16)
#define GET_RO_MRX_LEN_CNT_1                                       (((REG32(ADR_WIFI_PHY_COMMON_RX_LENGTH_CNT_RO))             & 0x0000ffff ) >> 0)
#define GET_RO_MRX_LEN_CNT_0                                       (((REG32(ADR_WIFI_PHY_COMMON_RX_LENGTH_CNT_RO))             & 0xffff0000 ) >> 16)
#define GET_RG_AGC_THRESHOLD_LG                                    (((REG32(ADR_WIFI_PHY_COMMON_P_EDCCA_TH2))                  & 0x00003fff ) >> 0)
#define GET_RG_AGC_THRESHOLD_MG                                    (((REG32(ADR_WIFI_PHY_COMMON_P_EDCCA_TH2))                  & 0x3fff0000 ) >> 16)
#define GET_RG_AGC_THRESHOLD_LG_2ND                                (((REG32(ADR_WIFI_PHY_COMMON_S_EDCCA_TH2))                  & 0x00003fff ) >> 0)
#define GET_RG_AGC_THRESHOLD_MG_2ND                                (((REG32(ADR_WIFI_PHY_COMMON_S_EDCCA_TH2))                  & 0x3fff0000 ) >> 16)
#define GET_RG_MRX_TYPE                                            (((REG32(ADR_WIFI_PHY_COMMON_TRX_TYPE_CNT_REG))             & 0x000000ff ) >> 0)
#define GET_RG_MRX_TYPE_CNT_LMT                                    (((REG32(ADR_WIFI_PHY_COMMON_TRX_TYPE_CNT_REG))             & 0x00001f00 ) >> 8)
#define GET_RG_MTX_TYPE                                            (((REG32(ADR_WIFI_PHY_COMMON_TRX_TYPE_CNT_REG))             & 0x00ff0000 ) >> 16)
#define GET_RG_MTX_TYPE_CNT_LMT                                    (((REG32(ADR_WIFI_PHY_COMMON_TRX_TYPE_CNT_REG))             & 0x1f000000 ) >> 24)
#define GET_RO_MRX_TYPE_CNT                                        (((REG32(ADR_WIFI_PHY_COMMON_TRX_TYPE_CNT_RO))              & 0x0000ffff ) >> 0)
#define GET_RO_MTX_TYPE_CNT                                        (((REG32(ADR_WIFI_PHY_COMMON_TRX_TYPE_CNT_RO))              & 0xffff0000 ) >> 16)
#define GET_RO_TX_CRC                                              (((REG32(ADR_WIFI_PHY_COMMON_TX_PKT_GEN_RO))                & 0xffffffff ) >> 0)
#define GET_RG_ACI_POINT_CNT_LMT_11GN_HT40                         (((REG32(ADR_WIFI_PHY_COMMON_11GN40_DAGC_REG0))             & 0x000000ff ) >> 0)
#define GET_RG_ACI_DAGC_LEAKY_FACTOR_11GN_HT40                     (((REG32(ADR_WIFI_PHY_COMMON_11GN40_DAGC_REG0))             & 0x00000300 ) >> 8)
#define GET_RG_ACI_DAGC_PWR_SEL_11GN_HT40                          (((REG32(ADR_WIFI_PHY_COMMON_11GN40_DAGC_REG0))             & 0x00001000 ) >> 12)
#define GET_RG_ACI_DAGC_TARGET_11GN_HT40                           (((REG32(ADR_WIFI_PHY_COMMON_11GN40_DAGC_REG1))             & 0x0000007f ) >> 0)
#define GET_RG_ACI_GAIN_SET_11GN_HT40                              (((REG32(ADR_WIFI_PHY_COMMON_11GN40_DAGC_REG1))             & 0x01ff0000 ) >> 16)
#define GET_RG_ACI_GAIN_OW_11GN_HT40                               (((REG32(ADR_WIFI_PHY_COMMON_11GN40_DAGC_REG1))             & 0x80000000 ) >> 31)
#define GET_RG_ACI_GAIN_INI_11GN_HT40                              (((REG32(ADR_WIFI_PHY_COMMON_11GN_DAGC_INI_REG))            & 0x000001ff ) >> 0)
#define GET_RG_ACI_GAIN_INI_11GN_HT20                              (((REG32(ADR_WIFI_PHY_COMMON_11GN_DAGC_INI_REG))            & 0x01ff0000 ) >> 16)
#define GET_RG_MAC_PKT_MODE                                        (((REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_0))                & 0x00000001 ) >> 0)
#define GET_RG_MAC_PKT_AGGREGATE                                   (((REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_0))                & 0x00000002 ) >> 1)
#define GET_RG_MAC_PKT_ADDR4_ON                                    (((REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_0))                & 0x00000010 ) >> 4)
#define GET_RG_MAC_PKT_SEQ_ON                                      (((REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_0))                & 0x00000020 ) >> 5)
#define GET_RG_MAC_PKT_ADDR3_ON                                    (((REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_0))                & 0x00000040 ) >> 6)
#define GET_RG_MAC_PKT_ADDR2_ON                                    (((REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_0))                & 0x00000080 ) >> 7)
#define GET_RG_MAC_PKT_AGGREGATE_NUM                               (((REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_0))                & 0x00000f00 ) >> 8)
#define GET_RG_MAC_PKT_PLD_LENGTH                                  (((REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_0))                & 0xffff0000 ) >> 16)
#define GET_RG_MAC_PKT_DUR                                         (((REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_1))                & 0x0000ffff ) >> 0)
#define GET_RG_MAC_PKT_FC                                          (((REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_1))                & 0xffff0000 ) >> 16)
#define GET_RG_MAC_PKT_ADDR1_31_0                                  (((REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_2))                & 0xffffffff ) >> 0)
#define GET_RG_MAC_PKT_ADDR1_47_32                                 (((REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_3))                & 0x0000ffff ) >> 0)
#define GET_RG_MAC_PKT_ADDR2_31_0                                  (((REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_4))                & 0xffffffff ) >> 0)
#define GET_RG_MAC_PKT_ADDR2_47_32                                 (((REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_5))                & 0x0000ffff ) >> 0)
#define GET_RG_MAC_PKT_ADDR3_31_0                                  (((REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_6))                & 0xffffffff ) >> 0)
#define GET_RG_MAC_PKT_ADDR3_47_32                                 (((REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_7))                & 0x0000ffff ) >> 0)
#define GET_RG_MAC_PKT_SEQ                                         (((REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_8))                & 0x0000ffff ) >> 0)
#define GET_RG_MAC_PKT_ADDR4_31_0                                  (((REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_9))                & 0xffffffff ) >> 0)
#define GET_RG_MAC_PKT_ADDR4_47_32                                 (((REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_A))                & 0x0000ffff ) >> 0)
#define GET_RG_RF_PWR_MAN_EN                                       (((REG32(ADR_WIFI_PHY_COMMON_BB_RF_PWR_CTRL_REG))           & 0x00000100 ) >> 8)
#define GET_RG_BB_SCALE_MAN_EN                                     (((REG32(ADR_WIFI_PHY_COMMON_BB_RF_PWR_CTRL_REG))           & 0x00010000 ) >> 16)
#define GET_RG_BB_SCALE_CCK_11M                                    (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11B_EXT))         & 0x000000ff ) >> 0)
#define GET_RG_BB_SCALE_CCK_5M                                     (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11B_EXT))         & 0x0000ff00 ) >> 8)
#define GET_RG_BB_SCALE_BARKER_2M                                  (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11B_EXT))         & 0x00ff0000 ) >> 16)
#define GET_RG_BB_SCALE_BARKER_1M                                  (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11B_EXT))         & 0xff000000 ) >> 24)
#define GET_RG_RF_PWR_CCK_11M                                      (((REG32(ADR_WIFI_PHY_COMMON_RF_PWR_REG_11B_EXT))           & 0x0000007f ) >> 0)
#define GET_RG_RF_PWR_CCK_5M                                       (((REG32(ADR_WIFI_PHY_COMMON_RF_PWR_REG_11B_EXT))           & 0x00007f00 ) >> 8)
#define GET_RG_RF_PWR_BARKER_2M                                    (((REG32(ADR_WIFI_PHY_COMMON_RF_PWR_REG_11B_EXT))           & 0x007f0000 ) >> 16)
#define GET_RG_RF_PWR_BARKER_1M                                    (((REG32(ADR_WIFI_PHY_COMMON_RF_PWR_REG_11B_EXT))           & 0x7f000000 ) >> 24)
#define GET_RG_BB_SCALE_LEGACY_18M                                 (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11G_0))           & 0x000000ff ) >> 0)
#define GET_RG_BB_SCALE_LEGACY_12M                                 (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11G_0))           & 0x0000ff00 ) >> 8)
#define GET_RG_BB_SCALE_LEGACY_9M                                  (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11G_0))           & 0x00ff0000 ) >> 16)
#define GET_RG_BB_SCALE_LEGACY_6M                                  (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11G_0))           & 0xff000000 ) >> 24)
#define GET_RG_BB_SCALE_LEGACY_54M                                 (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11G_1))           & 0x000000ff ) >> 0)
#define GET_RG_BB_SCALE_LEGACY_48M                                 (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11G_1))           & 0x0000ff00 ) >> 8)
#define GET_RG_BB_SCALE_LEGACY_36M                                 (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11G_1))           & 0x00ff0000 ) >> 16)
#define GET_RG_BB_SCALE_LEGACY_24M                                 (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11G_1))           & 0xff000000 ) >> 24)
#define GET_RG_BB_SCALE_HT20_MCS3                                  (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_0))         & 0x000000ff ) >> 0)
#define GET_RG_BB_SCALE_HT20_MCS2                                  (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_0))         & 0x0000ff00 ) >> 8)
#define GET_RG_BB_SCALE_HT20_MCS1                                  (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_0))         & 0x00ff0000 ) >> 16)
#define GET_RG_BB_SCALE_HT20_MCS0                                  (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_0))         & 0xff000000 ) >> 24)
#define GET_RG_BB_SCALE_HT20_MCS7                                  (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_1))         & 0x000000ff ) >> 0)
#define GET_RG_BB_SCALE_HT20_MCS6                                  (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_1))         & 0x0000ff00 ) >> 8)
#define GET_RG_BB_SCALE_HT20_MCS5                                  (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_1))         & 0x00ff0000 ) >> 16)
#define GET_RG_BB_SCALE_HT20_MCS4                                  (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_1))         & 0xff000000 ) >> 24)
#define GET_RG_BB_SCALE_HT40_MCS3                                  (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_0))         & 0x000000ff ) >> 0)
#define GET_RG_BB_SCALE_HT40_MCS2                                  (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_0))         & 0x0000ff00 ) >> 8)
#define GET_RG_BB_SCALE_HT40_MCS1                                  (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_0))         & 0x00ff0000 ) >> 16)
#define GET_RG_BB_SCALE_HT40_MCS0                                  (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_0))         & 0xff000000 ) >> 24)
#define GET_RG_BB_SCALE_HT40_MCS7                                  (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_1))         & 0x000000ff ) >> 0)
#define GET_RG_BB_SCALE_HT40_MCS6                                  (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_1))         & 0x0000ff00 ) >> 8)
#define GET_RG_BB_SCALE_HT40_MCS5                                  (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_1))         & 0x00ff0000 ) >> 16)
#define GET_RG_BB_SCALE_HT40_MCS4                                  (((REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_1))         & 0xff000000 ) >> 24)
#define GET_RG_RF_PWR_LEGACY_64QAM                                 (((REG32(ADR_WIFI_PHY_COMMON_RF_PWR_REG_1))                 & 0x0000007f ) >> 0)
#define GET_RG_RF_PWR_LEGACY_16QAM                                 (((REG32(ADR_WIFI_PHY_COMMON_RF_PWR_REG_1))                 & 0x00007f00 ) >> 8)
#define GET_RG_RF_PWR_LEGACY_QPSK                                  (((REG32(ADR_WIFI_PHY_COMMON_RF_PWR_REG_1))                 & 0x007f0000 ) >> 16)
#define GET_RG_RF_PWR_LEGACY_BPSK                                  (((REG32(ADR_WIFI_PHY_COMMON_RF_PWR_REG_1))                 & 0x7f000000 ) >> 24)
#define GET_RG_RF_PWR_HT20_64QAM                                   (((REG32(ADR_WIFI_PHY_COMMON_RF_PWR_REG_2))                 & 0x0000007f ) >> 0)
#define GET_RG_RF_PWR_HT20_16QAM                                   (((REG32(ADR_WIFI_PHY_COMMON_RF_PWR_REG_2))                 & 0x00007f00 ) >> 8)
#define GET_RG_RF_PWR_HT20_QPSK                                    (((REG32(ADR_WIFI_PHY_COMMON_RF_PWR_REG_2))                 & 0x007f0000 ) >> 16)
#define GET_RG_RF_PWR_HT20_BPSK                                    (((REG32(ADR_WIFI_PHY_COMMON_RF_PWR_REG_2))                 & 0x7f000000 ) >> 24)
#define GET_RG_RF_PWR_HT40_64QAM                                   (((REG32(ADR_WIFI_PHY_COMMON_RF_PWR_REG_3))                 & 0x0000007f ) >> 0)
#define GET_RG_RF_PWR_HT40_16QAM                                   (((REG32(ADR_WIFI_PHY_COMMON_RF_PWR_REG_3))                 & 0x00007f00 ) >> 8)
#define GET_RG_RF_PWR_HT40_QPSK                                    (((REG32(ADR_WIFI_PHY_COMMON_RF_PWR_REG_3))                 & 0x007f0000 ) >> 16)
#define GET_RG_RF_PWR_HT40_BPSK                                    (((REG32(ADR_WIFI_PHY_COMMON_RF_PWR_REG_3))                 & 0x7f000000 ) >> 24)
#define GET_RG_RF_PHY_SETTING_VERSION                              (((REG32(ADR_WIFI_RF_PHY_SETTING_VERSION))                  & 0xffffffff ) >> 0)
#define GET_RG_RX_BEACON_LOSS_ON                                   (((REG32(ADR_WIFI_PHY_COMMON_RX_MON_0))                     & 0x00000001 ) >> 0)
#define GET_RG_RX_PKT_ADDR3_ON                                     (((REG32(ADR_WIFI_PHY_COMMON_RX_MON_0))                     & 0x00000002 ) >> 1)
#define GET_RG_RX_PKT_ADDR2_ON                                     (((REG32(ADR_WIFI_PHY_COMMON_RX_MON_0))                     & 0x00000004 ) >> 2)
#define GET_RG_RX_PKT_ADDR1_ON                                     (((REG32(ADR_WIFI_PHY_COMMON_RX_MON_0))                     & 0x00000008 ) >> 3)
#define GET_RG_RX_BEACON_TU                                        (((REG32(ADR_WIFI_PHY_COMMON_RX_MON_0))                     & 0x00003ff0 ) >> 4)
#define GET_RG_RX_PKT_TIMER_LMT                                    (((REG32(ADR_WIFI_PHY_COMMON_RX_MON_0))                     & 0xffff0000 ) >> 16)
#define GET_RG_RX_BEACON_LOSS_CNT_LMT                              (((REG32(ADR_WIFI_PHY_COMMON_RX_MON_1))                     & 0x000000ff ) >> 0)
#define GET_RG_RX_BEACON_CRC_BYPASS                                (((REG32(ADR_WIFI_PHY_COMMON_RX_MON_1))                     & 0x00000100 ) >> 8)
#define GET_RG_RX_SSID_MATCH_STAT_EN                               (((REG32(ADR_WIFI_PHY_COMMON_RX_MON_1))                     & 0x00000200 ) >> 9)
#define GET_RG_RX_MONITOR_ON                                       (((REG32(ADR_WIFI_PHY_COMMON_RX_MON_1))                     & 0x00001000 ) >> 12)
#define GET_RG_RX_BEACON_INTERVAL                                  (((REG32(ADR_WIFI_PHY_COMMON_RX_MON_1))                     & 0xffff0000 ) >> 16)
#define GET_RG_RX_PKT_FC                                           (((REG32(ADR_WIFI_PHY_COMMON_RX_MON_2))                     & 0xffff0000 ) >> 16)
#define GET_RG_RX_PKT_ADDR1_31_0                                   (((REG32(ADR_WIFI_PHY_COMMON_RX_MON_3))                     & 0xffffffff ) >> 0)
#define GET_RG_RX_PKT_ADDR1_47_32                                  (((REG32(ADR_WIFI_PHY_COMMON_RX_MON_4))                     & 0x0000ffff ) >> 0)
#define GET_RG_RX_PKT_ADDR2_31_0                                   (((REG32(ADR_WIFI_PHY_COMMON_RX_MON_5))                     & 0xffffffff ) >> 0)
#define GET_RG_RX_PKT_ADDR2_47_32                                  (((REG32(ADR_WIFI_PHY_COMMON_RX_MON_6))                     & 0x0000ffff ) >> 0)
#define GET_RG_RX_PKT_ADDR3_31_0                                   (((REG32(ADR_WIFI_PHY_COMMON_RX_MON_7))                     & 0xffffffff ) >> 0)
#define GET_RG_RX_PKT_ADDR3_47_32                                  (((REG32(ADR_WIFI_PHY_COMMON_RX_MON_8))                     & 0x0000ffff ) >> 0)
#define GET_RO_INTRP_RX_LOSS                                       (((REG32(ADR_WIFI_PHY_COMMON_RX_TMR_MON_RO))                & 0x00000001 ) >> 0)
#define GET_RO_RX_PKT_TIMER                                        (((REG32(ADR_WIFI_PHY_COMMON_RX_TMR_MON_RO))                & 0xffff0000 ) >> 16)
#define GET_RO_INTRP_RX_BEACON_LOSS                                (((REG32(ADR_WIFI_PHY_COMMON_RX_BKN_MON_RO))                & 0x00000001 ) >> 0)
#define GET_RO_RX_BEACON_LOSS_CNT                                  (((REG32(ADR_WIFI_PHY_COMMON_RX_BKN_MON_RO))                & 0x0000ff00 ) >> 8)
#define GET_RO_RX_BEACON_CNT                                       (((REG32(ADR_WIFI_PHY_COMMON_RX_BKN_MON_RO))                & 0xffff0000 ) >> 16)
#define GET_RG_RX_TIM_MAP_AID                                      (((REG32(ADR_WIFI_PHY_COMMON_RX_TIM_CTRL))                  & 0x000007ff ) >> 0)
#define GET_RG_RX_BEACON_MAC_EN                                    (((REG32(ADR_WIFI_PHY_COMMON_RX_TIM_CTRL))                  & 0x00010000 ) >> 16)
#define GET_RO_TIM_DTIM_PERIOD                                     (((REG32(ADR_WIFI_PHY_COMMON_RX_TIM_RO_0))                  & 0x000000ff ) >> 0)
#define GET_RO_TIM_DTIM_COUNT                                      (((REG32(ADR_WIFI_PHY_COMMON_RX_TIM_RO_0))                  & 0x0000ff00 ) >> 8)
#define GET_RO_TIM_LENGTH                                          (((REG32(ADR_WIFI_PHY_COMMON_RX_TIM_RO_0))                  & 0x00ff0000 ) >> 16)
#define GET_RO_TIM_ID                                              (((REG32(ADR_WIFI_PHY_COMMON_RX_TIM_RO_0))                  & 0xff000000 ) >> 24)
#define GET_RO_TIM_MAPPED                                          (((REG32(ADR_WIFI_PHY_COMMON_RX_TIM_RO_1))                  & 0x00000001 ) >> 0)
#define GET_RO_DTIM_DETECTED                                       (((REG32(ADR_WIFI_PHY_COMMON_RX_TIM_RO_1))                  & 0x00000010 ) >> 4)
#define GET_RO_BEACON_DETECTED                                     (((REG32(ADR_WIFI_PHY_COMMON_RX_TIM_RO_1))                  & 0x00000100 ) >> 8)
#define GET_RO_TIM_BITMAP_CTRL                                     (((REG32(ADR_WIFI_PHY_COMMON_RX_TIM_RO_1))                  & 0xff000000 ) >> 24)
#define GET_RO_BEACON_CAPABILITY                                   (((REG32(ADR_WIFI_PHY_COMMON_RX_TIM_RO_2))                  & 0x0000ffff ) >> 0)
#define GET_RO_BEACON_INTERVAL                                     (((REG32(ADR_WIFI_PHY_COMMON_RX_TIM_RO_2))                  & 0xffff0000 ) >> 16)
#define GET_RG_RX_LISTEN_B_ONLY_EN                                 (((REG32(ADR_WIFI_PHY_COMMON_RX_LP_CTRL))                   & 0x00000001 ) >> 0)
#define GET_RG_RX_LISTEN_WAKE_UP_MODE                              (((REG32(ADR_WIFI_PHY_COMMON_RX_LP_CTRL))                   & 0x00000002 ) >> 1)
#define GET_RG_DTIM_EARLY_TERM_EN                                  (((REG32(ADR_WIFI_PHY_COMMON_RX_LP_CTRL))                   & 0x00000010 ) >> 4)
#define GET_RG_DTIM_BC_BYPASS_EN                                   (((REG32(ADR_WIFI_PHY_COMMON_RX_LP_CTRL))                   & 0x00000100 ) >> 8)
#define GET_RG_DTIM_DETECTED_CNT                                   (((REG32(ADR_WIFI_PHY_COMMON_RX_LP_CTRL))                   & 0x00ff0000 ) >> 16)
#define GET_RG_RX_FIFO_FULL_CNT_EN                                 (((REG32(ADR_WIFI_PHY_COMMON_MAC_IF_CNT_CTRL))              & 0x00000001 ) >> 0)
#define GET_RG_TX_FIFO_EMPTY_CNT_EN                                (((REG32(ADR_WIFI_PHY_COMMON_MAC_IF_CNT_CTRL))              & 0x00000010 ) >> 4)
#define GET_RO_RX_FIFO_FULL_CNT                                    (((REG32(ADR_WIFI_PHY_COMMON_MAC_IF_CNT_RO))                & 0x0000ffff ) >> 0)
#define GET_RO_TX_FIFO_EMPTY_CNT                                   (((REG32(ADR_WIFI_PHY_COMMON_MAC_IF_CNT_RO))                & 0xffff0000 ) >> 16)
#define GET_RO_BEACON_TIMESTAMP_63_32                              (((REG32(ADR_WIFI_PHY_COMMON_RX_TIM_RO_3))                  & 0xffffffff ) >> 0)
#define GET_RO_BEACON_TIMESTAMP_31_0                               (((REG32(ADR_WIFI_PHY_COMMON_RX_TIM_RO_4))                  & 0xffffffff ) >> 0)
#define GET_RO_WF2G_SX_CHANNEL                                     (((REG32(ADR_WIFI_PHY_COMMON_RF_CH_RO))                     & 0x000000ff ) >> 0)
#define GET_RG_BIST_EN_RX_FFT                                      (((REG32(ADR_WIFI_PHY_COMMON_RX_FFT_MEM_BIST_REG))          & 0x00000001 ) >> 0)
#define GET_RG_BIST_MODE_RX_FFT                                    (((REG32(ADR_WIFI_PHY_COMMON_RX_FFT_MEM_BIST_REG))          & 0x00000010 ) >> 4)
#define GET_RO_BIST_DONE_RX_FFT_1                                  (((REG32(ADR_WIFI_PHY_COMMON_RX_FFT_MEM_BIST_REG))          & 0x00010000 ) >> 16)
#define GET_RO_BIST_FAIL_RX_FFT_1                                  (((REG32(ADR_WIFI_PHY_COMMON_RX_FFT_MEM_BIST_REG))          & 0x00020000 ) >> 17)
#define GET_RO_BIST_DONE_RX_FFT_0                                  (((REG32(ADR_WIFI_PHY_COMMON_RX_FFT_MEM_BIST_REG))          & 0x00100000 ) >> 20)
#define GET_RO_BIST_FAIL_RX_FFT_0                                  (((REG32(ADR_WIFI_PHY_COMMON_RX_FFT_MEM_BIST_REG))          & 0x00200000 ) >> 21)
#define GET_RG_AUDIO_CLK_EN                                        (((REG32(ADR_WIFI_PHY_AUDIO_CLK_CTRL))                      & 0x00000001 ) >> 0)
#define GET_RG_AUDIO_CLK_SEL                                       (((REG32(ADR_WIFI_PHY_AUDIO_CLK_CTRL))                      & 0x00000002 ) >> 1)
#define GET_RG_PGAGC_SET_NEW                                       (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG0_))              & 0x0000000f ) >> 0)
#define GET_RG_PGAGC_OW_NEW                                        (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG0_))              & 0x00000010 ) >> 4)
#define GET_RG_RFGC_SET_NEW                                        (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG0_))              & 0x00000300 ) >> 8)
#define GET_RG_RFGC_OW_NEW                                         (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG0_))              & 0x00000400 ) >> 10)
#define GET_RG_RXAGC_SET_NEW                                       (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG0_))              & 0x00001000 ) >> 12)
#define GET_RG_RXAGC_OW_NEW                                        (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG0_))              & 0x00002000 ) >> 13)
#define GET_RG_PGA_REFDB_SAT_NEW                                   (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG0_))              & 0x007f0000 ) >> 16)
#define GET_RG_PGA_REFDB_TOP_NEW                                   (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG0_))              & 0x7f000000 ) >> 24)
#define GET_RG_AGC_NEW_SEL                                         (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG0_))              & 0x80000000 ) >> 31)
#define GET_RG_RSSI_INV_NEW                                        (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG1))               & 0x00000001 ) >> 0)
#define GET_RG_RSSI_OFFSET_NEW                                     (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG1))               & 0x00000ff0 ) >> 4)
#define GET_RG_LG_PGA_JB_TH_NEW                                    (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG1))               & 0x00f00000 ) >> 20)
#define GET_RG_MG_PGA_JB_TH_NEW                                    (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG1))               & 0x0f000000 ) >> 24)
#define GET_RG_HG_PGA_JB_TH_NEW                                    (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG1))               & 0xf0000000 ) >> 28)
#define GET_RG_PRE_AGC_MG_TO_HG_RSSI_TH_NEW                        (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG2_))              & 0x000007ff ) >> 0)
#define GET_RG_PRE_AGC_HG_TO_MG_RSSI_TH_NEW                        (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG2_))              & 0x007ff000 ) >> 12)
#define GET_RG_PRE_AGC_LG_TO_MG_RSSI_TH_NEW                        (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG3_))              & 0x000007ff ) >> 0)
#define GET_RG_PRE_AGC_MG_TO_LG_RSSI_TH_NEW                        (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG3_))              & 0x007ff000 ) >> 12)
#define GET_RG_CNT_PRE_AGC_HG_AVG_LMT_NEW                          (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG4))               & 0x0000007f ) >> 0)
#define GET_RG_LG_PGA_SAT_PGA_GAIN_NEW                             (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG4))               & 0x00000f00 ) >> 8)
#define GET_RG_MG_PGA_SAT_PGA_GAIN_NEW                             (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG4))               & 0x0000f000 ) >> 12)
#define GET_RG_HG_PGA_SAT_PGA_GAIN_NEW                             (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG4))               & 0x000f0000 ) >> 16)
#define GET_RG_LG_RF_SAT_PGA_GAIN_NEW                              (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG4))               & 0x00f00000 ) >> 20)
#define GET_RG_MG_RF_SAT_PGA_GAIN_NEW                              (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG4))               & 0x0f000000 ) >> 24)
#define GET_RG_HG_RF_SAT_PGA_GAIN_NEW                              (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG4))               & 0xf0000000 ) >> 28)
#define GET_RG_CNT_PRE_AGC_MG_SETTLE_LMT_NEW                       (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG5))               & 0x0000007f ) >> 0)
#define GET_RG_CNT_PRE_AGC_HG_SETTLE_LMT_NEW                       (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG5))               & 0x00007f00 ) >> 8)
#define GET_RG_CNT_PRE_AGC_LG_AVG_LMT_NEW                          (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG5))               & 0x007f0000 ) >> 16)
#define GET_RG_CNT_PRE_AGC_MG_AVG_LMT_NEW                          (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG5))               & 0x7f000000 ) >> 24)
#define GET_RG_CNT_POST_AGC_LG_AVG_LMT_NEW                         (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG6_))              & 0x0000007f ) >> 0)
#define GET_RG_CNT_POST_AGC_MG_AVG_LMT_NEW                         (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG6_))              & 0x00007f00 ) >> 8)
#define GET_RG_CNT_POST_AGC_HG_AVG_LMT_NEW                         (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG6_))              & 0x007f0000 ) >> 16)
#define GET_RG_CNT_PRE_AGC_LG_SETTLE_LMT_NEW                       (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG6_))              & 0x7f000000 ) >> 24)
#define GET_RG_POST_AGC_MG_TO_LG_RSSI_TH_NEW                       (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG7))               & 0x000007ff ) >> 0)
#define GET_RG_POST_AGC_HG_TO_MG_RSSI_TH_NEW                       (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG7))               & 0x007ff000 ) >> 12)
#define GET_RG_CNT_POST_AGC_DONE_SETTLE_LMT_NEW                    (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG7))               & 0x7f000000 ) >> 24)
#define GET_RG_PRE_AGC_LG_TO_MG_PGADB_TH_NEW                       (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG8))               & 0x0000007f ) >> 0)
#define GET_RG_PRE_AGC_MG_TO_HG_PGADB_TH_NEW                       (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG8))               & 0x00007f00 ) >> 8)
#define GET_RG_POST_AGC_LG_TO_ULG_RSSI_TH_NEW                      (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG8))               & 0x07ff0000 ) >> 16)
#define GET_RG_LG_TO_ULG_COMP_NEW                                  (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG9))               & 0x00001f00 ) >> 8)
#define GET_RG_MG_TO_LG_COMP_NEW                                   (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG9))               & 0x001f0000 ) >> 16)
#define GET_RG_HG_TO_MG_COMP_NEW                                   (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG9))               & 0x1f000000 ) >> 24)
#define GET_RO_RF_PWR_FF2_NEW                                      (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO00))               & 0x0000007f ) >> 0)
#define GET_RO_RF_PWR_FF3_NEW                                      (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO00))               & 0x00007f00 ) >> 8)
#define GET_RO_RF_PWR_FF4_NEW                                      (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO00))               & 0x007f0000 ) >> 16)
#define GET_RO_RF_PWR_FF5_NEW                                      (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO00))               & 0x7f000000 ) >> 24)
#define GET_RO_PGA_PWR_FF4_NEW                                     (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO01))               & 0x00000fff ) >> 0)
#define GET_RO_PGA_PWR_FF5_NEW                                     (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO01))               & 0x00fff000 ) >> 12)
#define GET_RO_RF_PWR_FF1_NEW                                      (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO01))               & 0x7f000000 ) >> 24)
#define GET_RO_PGA_PWR_FF2_NEW                                     (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO02))               & 0x00000fff ) >> 0)
#define GET_RO_PGA_PWR_FF3_NEW                                     (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO02))               & 0x00fff000 ) >> 12)
#define GET_RO_PGA_PWR_FF1_NEW                                     (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO03))               & 0x00000fff ) >> 0)
#define GET_RO_PGAGC_FF1_NEW                                       (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04))               & 0x0000000f ) >> 0)
#define GET_RO_PGAGC_FF2_NEW                                       (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04))               & 0x000000f0 ) >> 4)
#define GET_RO_PGAGC_FF3_NEW                                       (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04))               & 0x00000f00 ) >> 8)
#define GET_RO_PGAGC_FF4_NEW                                       (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04))               & 0x0000f000 ) >> 12)
#define GET_RO_PGAGC_FF5_NEW                                       (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04))               & 0x000f0000 ) >> 16)
#define GET_RO_RFGC_FF1_NEW                                        (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04))               & 0x00300000 ) >> 20)
#define GET_RO_RFGC_FF2_NEW                                        (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04))               & 0x00c00000 ) >> 22)
#define GET_RO_RFGC_FF3_NEW                                        (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04))               & 0x03000000 ) >> 24)
#define GET_RO_RFGC_FF4_NEW                                        (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04))               & 0x0c000000 ) >> 26)
#define GET_RO_RFGC_FF5_NEW                                        (((REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04))               & 0x30000000 ) >> 28)
#define GET_RG_CSI_MONITOR_ON_11B                                  (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_0))                    & 0x00000001 ) >> 0)
#define GET_RG_CSI_PKT_ADDR3_ON                                    (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_0))                    & 0x00000002 ) >> 1)
#define GET_RG_CSI_PKT_ADDR2_ON                                    (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_0))                    & 0x00000004 ) >> 2)
#define GET_RG_CSI_PKT_ADDR1_ON                                    (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_0))                    & 0x00000008 ) >> 3)
#define GET_RG_CSI_PKT_CRC_BYPASS                                  (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_0))                    & 0x00000010 ) >> 4)
#define GET_RG_CSI_TIMESTAMP_SEL_11B                               (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_0))                    & 0x00000020 ) >> 5)
#define GET_RG_CSI_TIMESTAMP_SEL_11GN                              (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_0))                    & 0x00000040 ) >> 6)
#define GET_RG_CSI_LATCH_STATE                                     (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_0))                    & 0x00001f00 ) >> 8)
#define GET_RG_CSI_TIMER_ON_11B                                    (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_0))                    & 0x00010000 ) >> 16)
#define GET_RG_CSI_INFO_CLEAR_11B                                  (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_0))                    & 0x00020000 ) >> 17)
#define GET_RG_CSI_TIMER_ON_11GN                                   (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_0))                    & 0x00100000 ) >> 20)
#define GET_RG_CSI_INFO_CLEAR_11GN                                 (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_0))                    & 0x00200000 ) >> 21)
#define GET_RG_CSI_MONITOR_ON_11GN                                 (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_0))                    & 0x01000000 ) >> 24)
#define GET_RG_CSI_PKT_FC_MASK                                     (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_1))                    & 0x0000ffff ) >> 0)
#define GET_RG_CSI_PKT_FC                                          (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_1))                    & 0xffff0000 ) >> 16)
#define GET_RG_CSI_PKT_ADDR1_31_0                                  (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_2))                    & 0xffffffff ) >> 0)
#define GET_RG_CSI_PKT_ADDR1_47_32                                 (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_3))                    & 0x0000ffff ) >> 0)
#define GET_RG_CSI_PKT_ADDR2_31_0                                  (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_4))                    & 0xffffffff ) >> 0)
#define GET_RG_CSI_PKT_ADDR2_47_32                                 (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_5))                    & 0x0000ffff ) >> 0)
#define GET_RG_CSI_PKT_ADDR3_31_0                                  (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_6))                    & 0xffffffff ) >> 0)
#define GET_RG_CSI_PKT_ADDR3_47_32                                 (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_7))                    & 0x0000ffff ) >> 0)
#define GET_RO_CSI_PKT_WANTED_11GN                                 (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_8))                    & 0x00000001 ) >> 0)
#define GET_RO_CSI_PKT_WANTED_11B                                  (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_8))                    & 0x00000010 ) >> 4)
#define GET_RO_CSI_PKT_TIMESTAMP_11B_63_32                         (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_9))                    & 0xffffffff ) >> 0)
#define GET_RO_CSI_PKT_TIMESTAMP_11B_31_0                          (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_A))                    & 0xffffffff ) >> 0)
#define GET_RO_CSI_PKT_TIMESTAMP_11GN_63_32                        (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_B))                    & 0xffffffff ) >> 0)
#define GET_RO_CSI_PKT_TIMESTAMP_11GN_31_0                         (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_C))                    & 0xffffffff ) >> 0)
#define GET_RO_CSI_RSSI_11GN                                       (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_D))                    & 0x000000ff ) >> 0)
#define GET_RO_CSI_SNR_11GN                                        (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_D))                    & 0x0000ff00 ) >> 8)
#define GET_RO_CSI_RSSI_11B                                        (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_D))                    & 0x00ff0000 ) >> 16)
#define GET_RO_CSI_SNR_11B                                         (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_D))                    & 0xff000000 ) >> 24)
#define GET_RO_CSI_ADDR1_11GN_31_0                                 (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR1_LSB))       & 0xffffffff ) >> 0)
#define GET_RO_CSI_ADDR1_11GN_47_32                                (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR1_MSB))       & 0x0000ffff ) >> 0)
#define GET_RO_CSI_ADDR2_11GN_31_0                                 (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR2_LSB))       & 0xffffffff ) >> 0)
#define GET_RO_CSI_ADDR2_11GN_47_32                                (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR2_MSB))       & 0x0000ffff ) >> 0)
#define GET_RO_CSI_ADDR3_11GN_31_0                                 (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR3_LSB))       & 0xffffffff ) >> 0)
#define GET_RO_CSI_ADDR3_11GN_47_32                                (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR3_MSB))       & 0x0000ffff ) >> 0)
#define GET_RO_CSI_ADDR1_11B_31_0                                  (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR1_LSB))        & 0xffffffff ) >> 0)
#define GET_RO_CSI_ADDR1_11B_47_32                                 (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR1_MSB))        & 0x0000ffff ) >> 0)
#define GET_RO_CSI_ADDR2_11B_31_0                                  (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR2_LSB))        & 0xffffffff ) >> 0)
#define GET_RO_CSI_ADDR2_11B_47_32                                 (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR2_MSB))        & 0x0000ffff ) >> 0)
#define GET_RO_CSI_ADDR3_11B_31_0                                  (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR3_LSB))        & 0xffffffff ) >> 0)
#define GET_RO_CSI_ADDR3_11B_47_32                                 (((REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR3_MSB))        & 0x0000ffff ) >> 0)
#define GET_RO_SSID_MATCH_ERR_CNT                                  (((REG32(ADR_WIFI_PHY_SSID_STAT_CNT))                       & 0x0000ffff ) >> 0)
#define GET_RO_SSID_MATCH_CNT                                      (((REG32(ADR_WIFI_PHY_SSID_STAT_CNT))                       & 0xffff0000 ) >> 16)
#define GET_RO_AGC_STATE_NEW                                       (((REG32(ADR_WIFI_PHY_RX_AGC_NEW_STATUS_RO))                & 0x0007c000 ) >> 14)
#define GET_RO_RXAGC_NEW                                           (((REG32(ADR_WIFI_PHY_RX_AGC_NEW_STATUS_RO))                & 0x00100000 ) >> 20)
#define GET_RO_PGAGC_NEW                                           (((REG32(ADR_WIFI_PHY_RX_AGC_NEW_STATUS_RO))                & 0x0f000000 ) >> 24)
#define GET_RO_RFGC_NEW                                            (((REG32(ADR_WIFI_PHY_RX_AGC_NEW_STATUS_RO))                & 0x30000000 ) >> 28)
#define GET_RO_AGC_STATE                                           (((REG32(ADR_WIFI_PHY_RX_AGC_STATUS_RO))                    & 0x00070000 ) >> 16)
#define GET_RO_RXAGC                                               (((REG32(ADR_WIFI_PHY_RX_AGC_STATUS_RO))                    & 0x00100000 ) >> 20)
#define GET_RO_PGAGC                                               (((REG32(ADR_WIFI_PHY_RX_AGC_STATUS_RO))                    & 0x0f000000 ) >> 24)
#define GET_RO_RFGC                                                (((REG32(ADR_WIFI_PHY_RX_AGC_STATUS_RO))                    & 0x30000000 ) >> 28)
#define GET_RO_CSTATE_PKT                                          (((REG32(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO))                & 0x00000003 ) >> 0)
#define GET_RO_MRX_RX_EN                                           (((REG32(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO))                & 0x00000010 ) >> 4)
#define GET_RO_CSTATE_AGC                                          (((REG32(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO))                & 0x00000300 ) >> 8)
#define GET_RO_AGC_START_80M                                       (((REG32(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO))                & 0x00001000 ) >> 12)
#define GET_RO_AGC_DONE_80M                                        (((REG32(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO))                & 0x00002000 ) >> 13)
#define GET_RO_AGC_START_11GN                                      (((REG32(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO))                & 0x00004000 ) >> 14)
#define GET_RO_AGC_START_11B                                       (((REG32(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO))                & 0x00008000 ) >> 15)
#define GET_RO_CSTATE_RX                                           (((REG32(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO))                & 0x000f0000 ) >> 16)
#define GET_RO_TX_IP                                               (((REG32(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO))                & 0x00100000 ) >> 20)
#define GET_RO_CSTATE_TX                                           (((REG32(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO))                & 0x0f000000 ) >> 24)
#define GET_RO_MAC_PHY_TRX_EN_SYNC                                 (((REG32(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO))                & 0x10000000 ) >> 28)
#define GET_RO_INTERRUPT_VECTOR                                    (((REG32(ADR_WIFI_PHY_COMMON_TOP_INTRUP_VEC_RO))            & 0x0000003f ) >> 0)
#define GET_RG_RESERVED_CMM                                        (((REG32(ADR_WIFI_PHY_COMMON_RESERVED_REG))                 & 0xffffffff ) >> 0)
#define GET_RG_LPF_C00                                             (((REG32(ADR_WIFI_11B_TX_FIL_00))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C01                                             (((REG32(ADR_WIFI_11B_TX_FIL_01))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C02                                             (((REG32(ADR_WIFI_11B_TX_FIL_02))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C03                                             (((REG32(ADR_WIFI_11B_TX_FIL_03))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C04                                             (((REG32(ADR_WIFI_11B_TX_FIL_04))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C05                                             (((REG32(ADR_WIFI_11B_TX_FIL_05))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C06                                             (((REG32(ADR_WIFI_11B_TX_FIL_06))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C07                                             (((REG32(ADR_WIFI_11B_TX_FIL_07))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C08                                             (((REG32(ADR_WIFI_11B_TX_FIL_08))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C09                                             (((REG32(ADR_WIFI_11B_TX_FIL_09))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C10                                             (((REG32(ADR_WIFI_11B_TX_FIL_10))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C11                                             (((REG32(ADR_WIFI_11B_TX_FIL_11))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C12                                             (((REG32(ADR_WIFI_11B_TX_FIL_12))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C13                                             (((REG32(ADR_WIFI_11B_TX_FIL_13))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C14                                             (((REG32(ADR_WIFI_11B_TX_FIL_14))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C15                                             (((REG32(ADR_WIFI_11B_TX_FIL_15))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C16                                             (((REG32(ADR_WIFI_11B_TX_FIL_16))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C17                                             (((REG32(ADR_WIFI_11B_TX_FIL_17))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C18                                             (((REG32(ADR_WIFI_11B_TX_FIL_18))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C19                                             (((REG32(ADR_WIFI_11B_TX_FIL_19))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C20                                             (((REG32(ADR_WIFI_11B_TX_FIL_20))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C21                                             (((REG32(ADR_WIFI_11B_TX_FIL_21))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C22                                             (((REG32(ADR_WIFI_11B_TX_FIL_22))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C23                                             (((REG32(ADR_WIFI_11B_TX_FIL_23))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C24                                             (((REG32(ADR_WIFI_11B_TX_FIL_24))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C25                                             (((REG32(ADR_WIFI_11B_TX_FIL_25))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C26                                             (((REG32(ADR_WIFI_11B_TX_FIL_26))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C27                                             (((REG32(ADR_WIFI_11B_TX_FIL_27))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C28                                             (((REG32(ADR_WIFI_11B_TX_FIL_28))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C29                                             (((REG32(ADR_WIFI_11B_TX_FIL_29))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C30                                             (((REG32(ADR_WIFI_11B_TX_FIL_30))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C31                                             (((REG32(ADR_WIFI_11B_TX_FIL_31))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C32                                             (((REG32(ADR_WIFI_11B_TX_FIL_32))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C33                                             (((REG32(ADR_WIFI_11B_TX_FIL_33))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C34                                             (((REG32(ADR_WIFI_11B_TX_FIL_34))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C35                                             (((REG32(ADR_WIFI_11B_TX_FIL_35))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C36                                             (((REG32(ADR_WIFI_11B_TX_FIL_36))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C37                                             (((REG32(ADR_WIFI_11B_TX_FIL_37))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C38                                             (((REG32(ADR_WIFI_11B_TX_FIL_38))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C39                                             (((REG32(ADR_WIFI_11B_TX_FIL_39))                           & 0x00001fff ) >> 0)
#define GET_RG_LPF_C40                                             (((REG32(ADR_WIFI_11B_TX_FIL_40))                           & 0x00001fff ) >> 0)
#define GET_RG_BB_RISE_TIME_11B_TX                                 (((REG32(ADR_WIFI_11B_TX_BB_RAMP_REG))                      & 0x000000ff ) >> 0)
#define GET_RG_BB_FALL_TIME_11B_TX                                 (((REG32(ADR_WIFI_11B_TX_BB_RAMP_REG))                      & 0x0000ff00 ) >> 8)
#define GET_RG_BP_SMB                                              (((REG32(ADR_WIFI_11B_TX_BB_RAMP_REG))                      & 0x00010000 ) >> 16)
#define GET_RO_TX_CNT_R_11B_TX                                     (((REG32(ADR_WIFI_11B_TX_PKT_CNT_SENT_REG))                 & 0xffffffff ) >> 0)
#define GET_RG_DEBUG_SEL_11B_TX                                    (((REG32(ADR_WIFI_11B_TX_DEBUG_SEL_REG))                    & 0x0000000f ) >> 0)
#define GET_RG_RESERVED_11B_TX                                     (((REG32(ADR_WIFI_11B_TX_RESERVED_REG))                     & 0xffffffff ) >> 0)
#define GET_RG_POS_DES_L_EXT_11B_RX                                (((REG32(ADR_WIFI_11B_RX_REG_000))                          & 0x0000000f ) >> 0)
#define GET_RG_PRE_DES_DLY_11B_RX                                  (((REG32(ADR_WIFI_11B_RX_REG_000))                          & 0x000000f0 ) >> 4)
#define GET_RG_CCA_RE_CHK_BIT_CNT_TH                               (((REG32(ADR_WIFI_11B_RX_REG_000))                          & 0x00000f00 ) >> 8)
#define GET_RG_CNT_CCA_RE_CHK_LMT                                  (((REG32(ADR_WIFI_11B_RX_REG_001))                          & 0x000f0000 ) >> 16)
#define GET_RG_BYPASS_DESCRAMBLER                                  (((REG32(ADR_WIFI_11B_RX_REG_001))                          & 0x20000000 ) >> 29)
#define GET_RG_CCA_BIT_CNT_TH                                      (((REG32(ADR_WIFI_11B_RX_REG_002))                          & 0x000000f0 ) >> 4)
#define GET_RG_CCA_SCALE                                           (((REG32(ADR_WIFI_11B_RX_REG_002))                          & 0x00ff0000 ) >> 16)
#define GET_RG_PEAK_IDX_CNT_SEL                                    (((REG32(ADR_WIFI_11B_RX_REG_002))                          & 0x30000000 ) >> 28)
#define GET_RG_TR_KI_T2                                            (((REG32(ADR_WIFI_11B_RX_REG_003))                          & 0x00000007 ) >> 0)
#define GET_RG_TR_KP_T2                                            (((REG32(ADR_WIFI_11B_RX_REG_003))                          & 0x00000070 ) >> 4)
#define GET_RG_TR_KI_T1                                            (((REG32(ADR_WIFI_11B_RX_REG_003))                          & 0x00000700 ) >> 8)
#define GET_RG_TR_KP_T1                                            (((REG32(ADR_WIFI_11B_RX_REG_003))                          & 0x00007000 ) >> 12)
#define GET_RG_CR_KI_T3_2M                                         (((REG32(ADR_WIFI_11B_RX_REG_004))                          & 0x00000007 ) >> 0)
#define GET_RG_CR_KP_T3_2M                                         (((REG32(ADR_WIFI_11B_RX_REG_004))                          & 0x00000070 ) >> 4)
#define GET_RG_CR_KI_T3_1M                                         (((REG32(ADR_WIFI_11B_RX_REG_004))                          & 0x00000700 ) >> 8)
#define GET_RG_CR_KP_T3_1M                                         (((REG32(ADR_WIFI_11B_RX_REG_004))                          & 0x00007000 ) >> 12)
#define GET_RG_CR_KI_T2                                            (((REG32(ADR_WIFI_11B_RX_REG_004))                          & 0x00070000 ) >> 16)
#define GET_RG_CR_KP_T2                                            (((REG32(ADR_WIFI_11B_RX_REG_004))                          & 0x00700000 ) >> 20)
#define GET_RG_CR_KI_T1                                            (((REG32(ADR_WIFI_11B_RX_REG_004))                          & 0x07000000 ) >> 24)
#define GET_RG_CR_KP_T1                                            (((REG32(ADR_WIFI_11B_RX_REG_004))                          & 0x70000000 ) >> 28)
#define GET_RG_CHIP_CNT_SLICER                                     (((REG32(ADR_WIFI_11B_RX_REG_005))                          & 0x0000001f ) >> 0)
#define GET_RG_CE_T2_CNT_LMT                                       (((REG32(ADR_WIFI_11B_RX_REG_005))                          & 0xff000000 ) >> 24)
#define GET_RG_CE_MU_T1                                            (((REG32(ADR_WIFI_11B_RX_REG_006))                          & 0x00000007 ) >> 0)
#define GET_RG_CE_DLY_SEL                                          (((REG32(ADR_WIFI_11B_RX_REG_006))                          & 0x000f0000 ) >> 16)
#define GET_RG_CE_MU_T4                                            (((REG32(ADR_WIFI_11B_RX_REG_007))                          & 0x00000007 ) >> 0)
#define GET_RG_CE_MU_T3                                            (((REG32(ADR_WIFI_11B_RX_REG_007))                          & 0x00070000 ) >> 16)
#define GET_RG_CE_MU_T2                                            (((REG32(ADR_WIFI_11B_RX_REG_007))                          & 0x07000000 ) >> 24)
#define GET_RG_EQ_MU_FB_T2                                         (((REG32(ADR_WIFI_11B_RX_REG_008))                          & 0x0000000f ) >> 0)
#define GET_RG_EQ_MU_FF_T2                                         (((REG32(ADR_WIFI_11B_RX_REG_008))                          & 0x000000f0 ) >> 4)
#define GET_RG_EQ_MU_FB_T1                                         (((REG32(ADR_WIFI_11B_RX_REG_008))                          & 0x000f0000 ) >> 16)
#define GET_RG_EQ_MU_FF_T1                                         (((REG32(ADR_WIFI_11B_RX_REG_008))                          & 0x00f00000 ) >> 20)
#define GET_RG_EQ_MU_FB_T4                                         (((REG32(ADR_WIFI_11B_RX_REG_009))                          & 0x0000000f ) >> 0)
#define GET_RG_EQ_MU_FF_T4                                         (((REG32(ADR_WIFI_11B_RX_REG_009))                          & 0x000000f0 ) >> 4)
#define GET_RG_EQ_MU_FB_T3                                         (((REG32(ADR_WIFI_11B_RX_REG_009))                          & 0x000f0000 ) >> 16)
#define GET_RG_EQ_MU_FF_T3                                         (((REG32(ADR_WIFI_11B_RX_REG_009))                          & 0x00f00000 ) >> 20)
#define GET_RG_EQ_KI_T3                                            (((REG32(ADR_WIFI_11B_RX_REG_010))                          & 0x00000007 ) >> 0)
#define GET_RG_EQ_KP_T3                                            (((REG32(ADR_WIFI_11B_RX_REG_010))                          & 0x00000070 ) >> 4)
#define GET_RG_EQ_KI_T2                                            (((REG32(ADR_WIFI_11B_RX_REG_010))                          & 0x00000700 ) >> 8)
#define GET_RG_EQ_KP_T2                                            (((REG32(ADR_WIFI_11B_RX_REG_010))                          & 0x00007000 ) >> 12)
#define GET_RG_EQ_KI_T1                                            (((REG32(ADR_WIFI_11B_RX_REG_010))                          & 0x00070000 ) >> 16)
#define GET_RG_EQ_KP_T1                                            (((REG32(ADR_WIFI_11B_RX_REG_010))                          & 0x00700000 ) >> 20)
#define GET_RG_TR_LPF_RATE                                         (((REG32(ADR_WIFI_11B_RX_REG_011))                          & 0x003fffff ) >> 0)
#define GET_RG_CE_BIT_CNT_LMT                                      (((REG32(ADR_WIFI_11B_RX_REG_012))                          & 0x0000007f ) >> 0)
#define GET_RG_CE_CH_MAIN_SET                                      (((REG32(ADR_WIFI_11B_RX_REG_012))                          & 0x00000080 ) >> 7)
#define GET_RG_TC_BIT_CNT_LMT                                      (((REG32(ADR_WIFI_11B_RX_REG_012))                          & 0x00007f00 ) >> 8)
#define GET_RG_CR_BIT_CNT_LMT                                      (((REG32(ADR_WIFI_11B_RX_REG_012))                          & 0x007f0000 ) >> 16)
#define GET_RG_TR_BIT_CNT_LMT                                      (((REG32(ADR_WIFI_11B_RX_REG_012))                          & 0x7f000000 ) >> 24)
#define GET_RG_EQ_MAIN_TAP_MAN                                     (((REG32(ADR_WIFI_11B_RX_REG_013))                          & 0x00000001 ) >> 0)
#define GET_RG_EQ_MAIN_TAP_COEF                                    (((REG32(ADR_WIFI_11B_RX_REG_013))                          & 0x07ff0000 ) >> 16)
#define GET_RG_CCK_TR_KI_T2                                        (((REG32(ADR_WIFI_11B_RX_REG_014))                          & 0x00000007 ) >> 0)
#define GET_RG_CCK_TR_KP_T2                                        (((REG32(ADR_WIFI_11B_RX_REG_014))                          & 0x00000070 ) >> 4)
#define GET_RG_11B_ATXSCOR_EN                                      (((REG32(ADR_WIFI_11B_RX_REG_015))                          & 0x00000001 ) >> 0)
#define GET_RG_11B_ATXSCOR_LENGTH                                  (((REG32(ADR_WIFI_11B_RX_REG_015))                          & 0x00000070 ) >> 4)
#define GET_RG_ATXSCOR_CCA_SCALE                                   (((REG32(ADR_WIFI_11B_RX_REG_015))                          & 0x00ff0000 ) >> 16)
#define GET_RG_SHORT_SFD_MATCH_TH                                  (((REG32(ADR_WIFI_11B_RX_REG_016))                          & 0x00000007 ) >> 0)
#define GET_RG_LONG_SFD_MATCH_TH                                   (((REG32(ADR_WIFI_11B_RX_REG_016))                          & 0x00000070 ) >> 4)
#define GET_RG_RAKE_MAIN_TAP_SEL                                   (((REG32(ADR_WIFI_11B_RX_REG_016))                          & 0x00000100 ) >> 8)
#define GET_RG_LOAD_BARKER_PHI_INI                                 (((REG32(ADR_WIFI_11B_RX_REG_016))                          & 0x00001000 ) >> 12)
#define GET_RG_WDFE_CCK_EN                                         (((REG32(ADR_WIFI_11B_RX_REG_017))                          & 0x00000001 ) >> 0)
#define GET_RG_WDFE_BARKER_EN                                      (((REG32(ADR_WIFI_11B_RX_REG_017))                          & 0x00000002 ) >> 1)
#define GET_RG_WDFE_5P5M_THR                                       (((REG32(ADR_WIFI_11B_RX_REG_017))                          & 0x0000ff00 ) >> 8)
#define GET_RG_WDFE_11M_THR                                        (((REG32(ADR_WIFI_11B_RX_REG_017))                          & 0x00ff0000 ) >> 16)
#define GET_RG_WDFE_BARKER_THR                                     (((REG32(ADR_WIFI_11B_RX_REG_017))                          & 0xff000000 ) >> 24)
#define GET_RG_EVM_CAL_11B_LEAKY_FACTOR                            (((REG32(ADR_WIFI_11B_RX_REG_018))                          & 0x00000003 ) >> 0)
#define GET_RG_PWRON_DLY_TH_11B_RX                                 (((REG32(ADR_WIFI_11B_RX_REG_039))                          & 0x000000ff ) >> 0)
#define GET_RG_SFD_BIT_CNT_LMT                                     (((REG32(ADR_WIFI_11B_RX_REG_039))                          & 0x00ff0000 ) >> 16)
#define GET_RG_PWR_TH                                              (((REG32(ADR_WIFI_11B_RX_REG_040))                          & 0x0000ffff ) >> 0)
#define GET_RG_PWR_CNT_TH                                          (((REG32(ADR_WIFI_11B_RX_REG_040))                          & 0x001f0000 ) >> 16)
#define GET_RG_PWR_BIT_CNT_TH                                      (((REG32(ADR_WIFI_11B_RX_REG_040))                          & 0x0f000000 ) >> 24)
#define GET_RG_PSDU_TIME_OFFSET_11B                                (((REG32(ADR_WIFI_11B_RX_REG_041))                          & 0x0000ffff ) >> 0)
#define GET_RG_RESERVED_11B_RX                                     (((REG32(ADR_WIFI_11B_RX_REG_224))                          & 0xffffffff ) >> 0)
#define GET_RG_11B_CSI_LATCH                                       (((REG32(ADR_WIFI_11B_RX_REG_239))                          & 0x00000001 ) >> 0)
#define GET_RG_11B_CSI_REPORT_EN                                   (((REG32(ADR_WIFI_11B_RX_REG_239))                          & 0x00000010 ) >> 4)
#define GET_RO_11B_CSI_Q                                           (((REG32(ADR_WIFI_11B_RX_REG_240))                          & 0x00000fff ) >> 0)
#define GET_RO_11B_CSI_I                                           (((REG32(ADR_WIFI_11B_RX_REG_240))                          & 0x00fff000 ) >> 12)
#define GET_RO_11B_CSI_TAP_IDX                                     (((REG32(ADR_WIFI_11B_RX_REG_240))                          & 0x1f000000 ) >> 24)
#define GET_RG_INTRUP_RX_11B_CLEAR                                 (((REG32(ADR_WIFI_11B_RX_REG_241))                          & 0x00000001 ) >> 0)
#define GET_RG_INTRUP_RX_11B_MASK                                  (((REG32(ADR_WIFI_11B_RX_REG_241))                          & 0x00000010 ) >> 4)
#define GET_RG_INTRUP_RX_11B_TRIG                                  (((REG32(ADR_WIFI_11B_RX_REG_241))                          & 0x00000f00 ) >> 8)
#define GET_RO_INTRUP_RX_11B                                       (((REG32(ADR_WIFI_11B_RX_REG_241))                          & 0x00010000 ) >> 16)
#define GET_RO_11B_FREQ_OS                                         (((REG32(ADR_WIFI_11B_RX_REG_245))                          & 0x000007ff ) >> 0)
#define GET_RO_11B_SNR                                             (((REG32(ADR_WIFI_11B_RX_REG_246))                          & 0x0000007f ) >> 0)
#define GET_RO_11B_RCPI                                            (((REG32(ADR_WIFI_11B_RX_REG_246))                          & 0x007f0000 ) >> 16)
#define GET_RO_11B_CRC_CNT                                         (((REG32(ADR_WIFI_11B_RX_REG_249))                          & 0x0000ffff ) >> 0)
#define GET_RO_11B_SFD_CNT                                         (((REG32(ADR_WIFI_11B_RX_REG_249))                          & 0xffff0000 ) >> 16)
#define GET_RO_11B_PACKET_ERR_CNT                                  (((REG32(ADR_WIFI_11B_RX_REG_250))                          & 0x0000ffff ) >> 0)
#define GET_RO_11B_PACKET_ERR                                      (((REG32(ADR_WIFI_11B_RX_REG_250))                          & 0x00010000 ) >> 16)
#define GET_RO_11B_PACKET_CNT                                      (((REG32(ADR_WIFI_11B_RX_REG_251))                          & 0x0000ffff ) >> 0)
#define GET_RO_11B_CCA_CNT                                         (((REG32(ADR_WIFI_11B_RX_REG_251))                          & 0xffff0000 ) >> 16)
#define GET_RO_11B_LENGTH_FIELD                                    (((REG32(ADR_WIFI_11B_RX_REG_252))                          & 0x0000ffff ) >> 0)
#define GET_RO_11B_SFD_FIELD                                       (((REG32(ADR_WIFI_11B_RX_REG_252))                          & 0xffff0000 ) >> 16)
#define GET_RO_11B_SIGNAL_FIELD                                    (((REG32(ADR_WIFI_11B_RX_REG_253))                          & 0x000000ff ) >> 0)
#define GET_RO_11B_SERVICE_FIELD                                   (((REG32(ADR_WIFI_11B_RX_REG_253))                          & 0x0000ff00 ) >> 8)
#define GET_RO_11B_CRC_CORRECT                                     (((REG32(ADR_WIFI_11B_RX_REG_253))                          & 0x00010000 ) >> 16)
#define GET_RG_RATE_STAT                                           (((REG32(ADR_WIFI_11B_RX_REG_254))                          & 0x00070000 ) >> 16)
#define GET_RG_PACKET_STAT_EN_11B_RX                               (((REG32(ADR_WIFI_11B_RX_REG_254))                          & 0x00100000 ) >> 20)
#define GET_RG_BIT_REVERSE                                         (((REG32(ADR_WIFI_11B_RX_REG_254))                          & 0x00200000 ) >> 21)
#define GET_RG_SOFT_RST_N_11B_RX                                   (((REG32(ADR_WIFI_11B_RX_REG_255))                          & 0x00000001 ) >> 0)
#define GET_RG_DEBUG_SEL_11B_RX                                    (((REG32(ADR_WIFI_11B_RX_REG_255))                          & 0x000f0000 ) >> 16)
#define GET_RG_BIST_EN_TX_FFT                                      (((REG32(ADR_WIFI_11GN_TX_MEM_BIST_REG))                    & 0x00000001 ) >> 0)
#define GET_RG_BIST_MODE_TX_FFT                                    (((REG32(ADR_WIFI_11GN_TX_MEM_BIST_REG))                    & 0x00000010 ) >> 4)
#define GET_RO_BIST_DONE_TX_FFT_1                                  (((REG32(ADR_WIFI_11GN_TX_MEM_BIST_REG))                    & 0x00010000 ) >> 16)
#define GET_RO_BIST_FAIL_TX_FFT_1                                  (((REG32(ADR_WIFI_11GN_TX_MEM_BIST_REG))                    & 0x00020000 ) >> 17)
#define GET_RO_BIST_DONE_TX_FFT_0                                  (((REG32(ADR_WIFI_11GN_TX_MEM_BIST_REG))                    & 0x00100000 ) >> 20)
#define GET_RO_BIST_FAIL_TX_FFT_0                                  (((REG32(ADR_WIFI_11GN_TX_MEM_BIST_REG))                    & 0x00200000 ) >> 21)
#define GET_RG_BB_RISE_TIME_11GN_TX                                (((REG32(ADR_WIFI_11GN_TX_BB_RAMP_REG))                     & 0x000000ff ) >> 0)
#define GET_RG_BB_FALL_TIME_11GN_TX                                (((REG32(ADR_WIFI_11GN_TX_BB_RAMP_REG))                     & 0x0000ff00 ) >> 8)
#define GET_RG_TX_CLK_OUTER_EN                                     (((REG32(ADR_WIFI_11GN_TX_CONTROL_REG))                     & 0x00000001 ) >> 0)
#define GET_RG_SHORT_GI_EN                                         (((REG32(ADR_WIFI_11GN_TX_CONTROL_REG))                     & 0x00000010 ) >> 4)
#define GET_RG_STF_SCALE_20                                        (((REG32(ADR_WIFI_11GN_TX_STS_SCALE_REG))                   & 0x000003ff ) >> 0)
#define GET_RG_STF_SCALE_40                                        (((REG32(ADR_WIFI_11GN_TX_STS_SCALE_REG))                   & 0x03ff0000 ) >> 16)
#define GET_RG_FFT_SCALE_104                                       (((REG32(ADR_WIFI_11GN_TX_FFT_SCALE_REG0))                  & 0x000003ff ) >> 0)
#define GET_RG_FFT_SCALE_114                                       (((REG32(ADR_WIFI_11GN_TX_FFT_SCALE_REG0))                  & 0x03ff0000 ) >> 16)
#define GET_RG_FFT_SCALE_52                                        (((REG32(ADR_WIFI_11GN_TX_FFT_SCALE_REG1))                  & 0x000003ff ) >> 0)
#define GET_RG_FFT_SCALE_56                                        (((REG32(ADR_WIFI_11GN_TX_FFT_SCALE_REG1))                  & 0x003ff000 ) >> 12)
#define GET_RG_SCR_INIT_SEED                                       (((REG32(ADR_WIFI_11GN_TX_FFT_SCALE_REG1))                  & 0x7f000000 ) >> 24)
#define GET_RG_SCR_SEED_MANUANL                                    (((REG32(ADR_WIFI_11GN_TX_FFT_SCALE_REG1))                  & 0x80000000 ) >> 31)
#define GET_RG_BW20_BAND_EDGE_SCALE_SC20                           (((REG32(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG0))       & 0x000000ff ) >> 0)
#define GET_RG_BW20_BAND_EDGE_SCALE_SC19                           (((REG32(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG0))       & 0x0000ff00 ) >> 8)
#define GET_RG_BW20_BAND_EDGE_SCALE_SC18                           (((REG32(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG0))       & 0x00ff0000 ) >> 16)
#define GET_RG_BW20_BAND_EDGE_SCALE_SC17                           (((REG32(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG0))       & 0xff000000 ) >> 24)
#define GET_RG_BW20_BAND_EDGE_SCALE_SC24                           (((REG32(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG1))       & 0x000000ff ) >> 0)
#define GET_RG_BW20_BAND_EDGE_SCALE_SC23                           (((REG32(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG1))       & 0x0000ff00 ) >> 8)
#define GET_RG_BW20_BAND_EDGE_SCALE_SC22                           (((REG32(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG1))       & 0x00ff0000 ) >> 16)
#define GET_RG_BW20_BAND_EDGE_SCALE_SC21                           (((REG32(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG1))       & 0xff000000 ) >> 24)
#define GET_RG_BW20_BAND_EDGE_SCALE_SC28                           (((REG32(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG2))       & 0x000000ff ) >> 0)
#define GET_RG_BW20_BAND_EDGE_SCALE_SC27                           (((REG32(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG2))       & 0x0000ff00 ) >> 8)
#define GET_RG_BW20_BAND_EDGE_SCALE_SC26                           (((REG32(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG2))       & 0x00ff0000 ) >> 16)
#define GET_RG_BW20_BAND_EDGE_SCALE_SC25                           (((REG32(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG2))       & 0xff000000 ) >> 24)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC36                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG0))       & 0x000000ff ) >> 0)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC35                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG0))       & 0x0000ff00 ) >> 8)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC34                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG0))       & 0x00ff0000 ) >> 16)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC33                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG0))       & 0xff000000 ) >> 24)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC40                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG1))       & 0x000000ff ) >> 0)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC39                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG1))       & 0x0000ff00 ) >> 8)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC38                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG1))       & 0x00ff0000 ) >> 16)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC37                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG1))       & 0xff000000 ) >> 24)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC44                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG2))       & 0x000000ff ) >> 0)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC43                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG2))       & 0x0000ff00 ) >> 8)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC42                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG2))       & 0x00ff0000 ) >> 16)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC41                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG2))       & 0xff000000 ) >> 24)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC48                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG3))       & 0x000000ff ) >> 0)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC47                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG3))       & 0x0000ff00 ) >> 8)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC46                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG3))       & 0x00ff0000 ) >> 16)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC45                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG3))       & 0xff000000 ) >> 24)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC52                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG4))       & 0x000000ff ) >> 0)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC51                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG4))       & 0x0000ff00 ) >> 8)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC50                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG4))       & 0x00ff0000 ) >> 16)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC49                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG4))       & 0xff000000 ) >> 24)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC56                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG5))       & 0x000000ff ) >> 0)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC55                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG5))       & 0x0000ff00 ) >> 8)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC54                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG5))       & 0x00ff0000 ) >> 16)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC53                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG5))       & 0xff000000 ) >> 24)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC58                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG6))       & 0x00ff0000 ) >> 16)
#define GET_RG_BW40_BAND_EDGE_SCALE_SC57                           (((REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG6))       & 0xff000000 ) >> 24)
#define GET_RO_TX_CNT_R_11GN_TX                                    (((REG32(ADR_WIFI_11GN_TX_PKT_CNT_SENT_REG))                & 0xffffffff ) >> 0)
#define GET_RG_DEBUG_SEL_11GN_TX                                   (((REG32(ADR_WIFI_11GN_TX_DEBUG_SEL_REG))                   & 0x00000f00 ) >> 8)
#define GET_RG_RESERVED_11GN_TX                                    (((REG32(ADR_WIFI_11GN_TX_RESERVED_REG))                    & 0xffffffff ) >> 0)
#define GET_RG_POS_DES_L_EXT_11GN_RX                               (((REG32(ADR_WIFI_11GN_RX_REG_000))                         & 0x0000000f ) >> 0)
#define GET_RG_PRE_DES_DLY_11GN_RX                                 (((REG32(ADR_WIFI_11GN_RX_REG_000))                         & 0x000000f0 ) >> 4)
#define GET_RG_RESERVED_11GN_RX                                    (((REG32(ADR_WIFI_11GN_RX_REG_001))                         & 0xffffffff ) >> 0)
#define GET_RG_HT40_TR_LPF_KI                                      (((REG32(ADR_WIFI_11GN_RX_REG_002))                         & 0x0000000f ) >> 0)
#define GET_RG_HT40_TR_LPF_KP                                      (((REG32(ADR_WIFI_11GN_RX_REG_002))                         & 0x000000f0 ) >> 4)
#define GET_RG_HT40_SYM_BOUND_CNT                                  (((REG32(ADR_WIFI_11GN_RX_REG_002))                         & 0x00007f00 ) >> 8)
#define GET_RG_HT20_TR_LPF_KI                                      (((REG32(ADR_WIFI_11GN_RX_REG_003))                         & 0x0000000f ) >> 0)
#define GET_RG_HT20_TR_LPF_KP                                      (((REG32(ADR_WIFI_11GN_RX_REG_003))                         & 0x000000f0 ) >> 4)
#define GET_RG_TR_LPF_RATE_GN                                      (((REG32(ADR_WIFI_11GN_RX_REG_003))                         & 0x3fffff00 ) >> 8)
#define GET_RG_CR_LPF_KI_GN                                        (((REG32(ADR_WIFI_11GN_RX_REG_004_))                        & 0x00000007 ) >> 0)
#define GET_RG_HT20_SYM_BOUND_CNT                                  (((REG32(ADR_WIFI_11GN_RX_REG_004_))                        & 0x00007f00 ) >> 8)
#define GET_RG_XSCOR32_RATIO                                       (((REG32(ADR_WIFI_11GN_RX_REG_004_))                        & 0x007f0000 ) >> 16)
#define GET_RG_ATCOR64_CNT_LMT                                     (((REG32(ADR_WIFI_11GN_RX_REG_004_))                        & 0x7f000000 ) >> 24)
#define GET_RG_ATCOR16_CNT_LMT2                                    (((REG32(ADR_WIFI_11GN_RX_REG_005))                         & 0x00007f00 ) >> 8)
#define GET_RG_ATCOR16_CNT_LMT1                                    (((REG32(ADR_WIFI_11GN_RX_REG_005))                         & 0x007f0000 ) >> 16)
#define GET_RG_ATCOR16_RATIO_SB                                    (((REG32(ADR_WIFI_11GN_RX_REG_005))                         & 0x7f000000 ) >> 24)
#define GET_RG_XSCOR64_CNT_LMT2                                    (((REG32(ADR_WIFI_11GN_RX_REG_006_))                        & 0x007f0000 ) >> 16)
#define GET_RG_XSCOR64_CNT_LMT1                                    (((REG32(ADR_WIFI_11GN_RX_REG_006_))                        & 0x7f000000 ) >> 24)
#define GET_RG_VITERBI_AB_SWAP                                     (((REG32(ADR_WIFI_11GN_RX_REG_007_))                        & 0x00010000 ) >> 16)
#define GET_RG_ATCOR16_CNT_TH                                      (((REG32(ADR_WIFI_11GN_RX_REG_007_))                        & 0x0f000000 ) >> 24)
#define GET_RG_NORMSQUARE_LOW_SNR_7                                (((REG32(ADR_WIFI_11GN_RX_REG_008))                         & 0x000000ff ) >> 0)
#define GET_RG_NORMSQUARE_LOW_SNR_6                                (((REG32(ADR_WIFI_11GN_RX_REG_008))                         & 0x0000ff00 ) >> 8)
#define GET_RG_NORMSQUARE_LOW_SNR_5                                (((REG32(ADR_WIFI_11GN_RX_REG_008))                         & 0x00ff0000 ) >> 16)
#define GET_RG_NORMSQUARE_LOW_SNR_4                                (((REG32(ADR_WIFI_11GN_RX_REG_008))                         & 0xff000000 ) >> 24)
#define GET_RG_NORMSQUARE_LOW_SNR_8                                (((REG32(ADR_WIFI_11GN_RX_REG_009))                         & 0xff000000 ) >> 24)
#define GET_RG_NORMSQUARE_SNR_3                                    (((REG32(ADR_WIFI_11GN_RX_REG_010_))                        & 0x000000ff ) >> 0)
#define GET_RG_NORMSQUARE_SNR_2                                    (((REG32(ADR_WIFI_11GN_RX_REG_010_))                        & 0x0000ff00 ) >> 8)
#define GET_RG_NORMSQUARE_SNR_1                                    (((REG32(ADR_WIFI_11GN_RX_REG_010_))                        & 0x00ff0000 ) >> 16)
#define GET_RG_NORMSQUARE_SNR_0                                    (((REG32(ADR_WIFI_11GN_RX_REG_010_))                        & 0xff000000 ) >> 24)
#define GET_RG_NORMSQUARE_SNR_7                                    (((REG32(ADR_WIFI_11GN_RX_REG_011))                         & 0x000000ff ) >> 0)
#define GET_RG_NORMSQUARE_SNR_6                                    (((REG32(ADR_WIFI_11GN_RX_REG_011))                         & 0x0000ff00 ) >> 8)
#define GET_RG_NORMSQUARE_SNR_5                                    (((REG32(ADR_WIFI_11GN_RX_REG_011))                         & 0x00ff0000 ) >> 16)
#define GET_RG_NORMSQUARE_SNR_4                                    (((REG32(ADR_WIFI_11GN_RX_REG_011))                         & 0xff000000 ) >> 24)
#define GET_RG_NORMSQUARE_SNR_8                                    (((REG32(ADR_WIFI_11GN_RX_REG_012))                         & 0xff000000 ) >> 24)
#define GET_RG_SNR_TH_64QAM                                        (((REG32(ADR_WIFI_11GN_RX_REG_013))                         & 0x0000007f ) >> 0)
#define GET_RG_SNR_TH_16QAM                                        (((REG32(ADR_WIFI_11GN_RX_REG_013))                         & 0x00007f00 ) >> 8)
#define GET_RG_BW20_RX_FFT_SCALE                                   (((REG32(ADR_WIFI_11GN_RX_REG_014))                         & 0x000003ff ) >> 0)
#define GET_RG_HT20_MF_RX_FFT_SCALE                                (((REG32(ADR_WIFI_11GN_RX_REG_014))                         & 0x03ff0000 ) >> 16)
#define GET_RG_BW40_RX_FFT_SCALE                                   (((REG32(ADR_WIFI_11GN_RX_REG_015))                         & 0x000003ff ) >> 0)
#define GET_RG_HT40_MF_RX_FFT_SCALE                                (((REG32(ADR_WIFI_11GN_RX_REG_015))                         & 0x03ff0000 ) >> 16)
#define GET_RG_ERASE_SC_NUM3                                       (((REG32(ADR_WIFI_11GN_RX_REG_016))                         & 0x0000007f ) >> 0)
#define GET_RG_SC_CTRL3                                            (((REG32(ADR_WIFI_11GN_RX_REG_016))                         & 0x00000080 ) >> 7)
#define GET_RG_ERASE_SC_NUM2                                       (((REG32(ADR_WIFI_11GN_RX_REG_016))                         & 0x00007f00 ) >> 8)
#define GET_RG_SC_CTRL2                                            (((REG32(ADR_WIFI_11GN_RX_REG_016))                         & 0x00008000 ) >> 15)
#define GET_RG_ERASE_SC_NUM1                                       (((REG32(ADR_WIFI_11GN_RX_REG_016))                         & 0x007f0000 ) >> 16)
#define GET_RG_SC_CTRL1                                            (((REG32(ADR_WIFI_11GN_RX_REG_016))                         & 0x00800000 ) >> 23)
#define GET_RG_ERASE_SC_NUM0                                       (((REG32(ADR_WIFI_11GN_RX_REG_016))                         & 0x7f000000 ) >> 24)
#define GET_RG_SC_CTRL0                                            (((REG32(ADR_WIFI_11GN_RX_REG_016))                         & 0x80000000 ) >> 31)
#define GET_RG_ERASE_SC_NUM7                                       (((REG32(ADR_WIFI_11GN_RX_REG_017))                         & 0x0000007f ) >> 0)
#define GET_RG_SC_CTRL7                                            (((REG32(ADR_WIFI_11GN_RX_REG_017))                         & 0x00000080 ) >> 7)
#define GET_RG_ERASE_SC_NUM6                                       (((REG32(ADR_WIFI_11GN_RX_REG_017))                         & 0x00007f00 ) >> 8)
#define GET_RG_SC_CTRL6                                            (((REG32(ADR_WIFI_11GN_RX_REG_017))                         & 0x00008000 ) >> 15)
#define GET_RG_ERASE_SC_NUM5                                       (((REG32(ADR_WIFI_11GN_RX_REG_017))                         & 0x007f0000 ) >> 16)
#define GET_RG_SC_CTRL5                                            (((REG32(ADR_WIFI_11GN_RX_REG_017))                         & 0x00800000 ) >> 23)
#define GET_RG_ERASE_SC_NUM4                                       (((REG32(ADR_WIFI_11GN_RX_REG_017))                         & 0x7f000000 ) >> 24)
#define GET_RG_SC_CTRL4                                            (((REG32(ADR_WIFI_11GN_RX_REG_017))                         & 0x80000000 ) >> 31)
#define GET_RG_BIST_EN_CSI                                         (((REG32(ADR_WIFI_11GN_RX_REG_025))                         & 0x00000001 ) >> 0)
#define GET_RG_BIST_MODE_CSI                                       (((REG32(ADR_WIFI_11GN_RX_REG_025))                         & 0x00000010 ) >> 4)
#define GET_RO_BIST_DONE_CSI                                       (((REG32(ADR_WIFI_11GN_RX_REG_025))                         & 0x00010000 ) >> 16)
#define GET_RO_BIST_FAIL_CSI                                       (((REG32(ADR_WIFI_11GN_RX_REG_025))                         & 0x00020000 ) >> 17)
#define GET_RG_BIST_EN_CCFO                                        (((REG32(ADR_WIFI_11GN_RX_REG_032))                         & 0x00000001 ) >> 0)
#define GET_RG_BIST_MODE_CCFO                                      (((REG32(ADR_WIFI_11GN_RX_REG_032))                         & 0x00000010 ) >> 4)
#define GET_RO_BIST_DONE_CCFO_1                                    (((REG32(ADR_WIFI_11GN_RX_REG_032))                         & 0x00010000 ) >> 16)
#define GET_RO_BIST_FAIL_CCFO_1                                    (((REG32(ADR_WIFI_11GN_RX_REG_032))                         & 0x00020000 ) >> 17)
#define GET_RO_BIST_DONE_CCFO_0                                    (((REG32(ADR_WIFI_11GN_RX_REG_032))                         & 0x00100000 ) >> 20)
#define GET_RO_BIST_FAIL_CCFO_0                                    (((REG32(ADR_WIFI_11GN_RX_REG_032))                         & 0x00200000 ) >> 21)
#define GET_RG_BIST_EN_VTB                                         (((REG32(ADR_WIFI_11GN_RX_REG_033))                         & 0x00000001 ) >> 0)
#define GET_RG_BIST_MODE_VTB                                       (((REG32(ADR_WIFI_11GN_RX_REG_033))                         & 0x00000010 ) >> 4)
#define GET_RO_BIST_DONE_VTB_4                                     (((REG32(ADR_WIFI_11GN_RX_REG_033))                         & 0x00001000 ) >> 12)
#define GET_RO_BIST_FAIL_VTB_4                                     (((REG32(ADR_WIFI_11GN_RX_REG_033))                         & 0x00002000 ) >> 13)
#define GET_RO_BIST_DONE_VTB_3                                     (((REG32(ADR_WIFI_11GN_RX_REG_033))                         & 0x00010000 ) >> 16)
#define GET_RO_BIST_FAIL_VTB_3                                     (((REG32(ADR_WIFI_11GN_RX_REG_033))                         & 0x00020000 ) >> 17)
#define GET_RO_BIST_DONE_VTB_2                                     (((REG32(ADR_WIFI_11GN_RX_REG_033))                         & 0x00100000 ) >> 20)
#define GET_RO_BIST_FAIL_VTB_2                                     (((REG32(ADR_WIFI_11GN_RX_REG_033))                         & 0x00200000 ) >> 21)
#define GET_RO_BIST_DONE_VTB_1                                     (((REG32(ADR_WIFI_11GN_RX_REG_033))                         & 0x01000000 ) >> 24)
#define GET_RO_BIST_FAIL_VTB_1                                     (((REG32(ADR_WIFI_11GN_RX_REG_033))                         & 0x02000000 ) >> 25)
#define GET_RO_BIST_DONE_VTB_0                                     (((REG32(ADR_WIFI_11GN_RX_REG_033))                         & 0x10000000 ) >> 28)
#define GET_RO_BIST_FAIL_VTB_0                                     (((REG32(ADR_WIFI_11GN_RX_REG_033))                         & 0x20000000 ) >> 29)
#define GET_RG_SDMP_BIT_NUM                                        (((REG32(ADR_WIFI_11GN_RX_REG_034))                         & 0x00000003 ) >> 0)
#define GET_RG_ATXSCOR_RATIO2                                      (((REG32(ADR_WIFI_11GN_RX_REG_035))                         & 0x0000007f ) >> 0)
#define GET_RG_ATXSCOR_RATIO1                                      (((REG32(ADR_WIFI_11GN_RX_REG_035))                         & 0x00007f00 ) >> 8)
#define GET_RG_ATXSCOR_EN                                          (((REG32(ADR_WIFI_11GN_RX_REG_035))                         & 0x00030000 ) >> 16)
#define GET_RG_ATXSCOR16_CNT                                       (((REG32(ADR_WIFI_11GN_RX_REG_035))                         & 0x00f00000 ) >> 20)
#define GET_RG_ATXSCOR16_SHORT_CNT2                                (((REG32(ADR_WIFI_11GN_RX_REG_035))                         & 0x07000000 ) >> 24)
#define GET_RG_ATXSCOR16_SHORT_CNT                                 (((REG32(ADR_WIFI_11GN_RX_REG_035))                         & 0x70000000 ) >> 28)
#define GET_RG_11GN_ATXSCOR_LENGTH                                 (((REG32(ADR_WIFI_11GN_RX_REG_036))                         & 0x0000000f ) >> 0)
#define GET_RG_11GN_ATXSCOR_SEL                                    (((REG32(ADR_WIFI_11GN_RX_REG_036))                         & 0x00000010 ) >> 4)
#define GET_RG_COR_DAGC_BYP                                        (((REG32(ADR_WIFI_11GN_RX_REG_036))                         & 0x00000100 ) >> 8)
#define GET_RG_PWRON_DLY_TH_11GN_RX                                (((REG32(ADR_WIFI_11GN_RX_REG_039))                         & 0x000000ff ) >> 0)
#define GET_RG_SB_START_CNT                                        (((REG32(ADR_WIFI_11GN_RX_REG_039))                         & 0x00007f00 ) >> 8)
#define GET_RG_CCA_POW_CNT_TH                                      (((REG32(ADR_WIFI_11GN_RX_REG_040))                         & 0x000000f0 ) >> 4)
#define GET_RG_CCA_POW_SHORT_CNT_LMT                               (((REG32(ADR_WIFI_11GN_RX_REG_040))                         & 0x00000700 ) >> 8)
#define GET_RG_CCA_POW_TH                                          (((REG32(ADR_WIFI_11GN_RX_REG_040))                         & 0xffff0000 ) >> 16)
#define GET_RG_XSCOR16_SHORT_CNT_LMT                               (((REG32(ADR_WIFI_11GN_RX_REG_049))                         & 0x00000007 ) >> 0)
#define GET_RG_XSCOR16_RATIO                                       (((REG32(ADR_WIFI_11GN_RX_REG_049))                         & 0x00007f00 ) >> 8)
#define GET_RG_ATCOR16_SHORT_CNT_LMT                               (((REG32(ADR_WIFI_11GN_RX_REG_049))                         & 0x00070000 ) >> 16)
#define GET_RG_ATCOR16_RATIO_CCD                                   (((REG32(ADR_WIFI_11GN_RX_REG_049))                         & 0x7f000000 ) >> 24)
#define GET_RG_ATCOR64_ACC_LMT                                     (((REG32(ADR_WIFI_11GN_RX_REG_050))                         & 0x0000007f ) >> 0)
#define GET_RG_ATCOR64_FREQ_START                                  (((REG32(ADR_WIFI_11GN_RX_REG_050))                         & 0x00007f00 ) >> 8)
#define GET_RG_ATCOR16_SHORT_CNT_LMT2                              (((REG32(ADR_WIFI_11GN_RX_REG_050))                         & 0x00070000 ) >> 16)
#define GET_RG_CCFO_CNT_LMT                                        (((REG32(ADR_WIFI_11GN_RX_REG_051))                         & 0x0000007f ) >> 0)
#define GET_RG_BYPASS_COARSE_FREQ                                  (((REG32(ADR_WIFI_11GN_RX_REG_051))                         & 0x00000100 ) >> 8)
#define GET_RG_COARSE_FREQ_LOAD                                    (((REG32(ADR_WIFI_11GN_RX_REG_051))                         & 0x00001000 ) >> 12)
#define GET_RG_5G_CCFO_CNT_LMT                                     (((REG32(ADR_WIFI_11GN_RX_REG_052))                         & 0x0000007f ) >> 0)
#define GET_RG_5G_BYPASS_COARSE_FREQ                               (((REG32(ADR_WIFI_11GN_RX_REG_052))                         & 0x00000100 ) >> 8)
#define GET_RG_ACS_INI_PM_ALL0                                     (((REG32(ADR_WIFI_11GN_RX_REG_076))                         & 0x00000001 ) >> 0)
#define GET_RG_VITERBI_TB_BITS                                     (((REG32(ADR_WIFI_11GN_RX_REG_076))                         & 0xff000000 ) >> 24)
#define GET_RG_VITERBI_TB_BEST_STATE_EN                            (((REG32(ADR_WIFI_11GN_RX_REG_077))                         & 0x00000001 ) >> 0)
#define GET_RG_VITERBI_TB_PATH_MERGE_EN                            (((REG32(ADR_WIFI_11GN_RX_REG_077))                         & 0x00000010 ) >> 4)
#define GET_RG_CR_CNT_UPDATE_SGI                                   (((REG32(ADR_WIFI_11GN_RX_REG_087))                         & 0x000001ff ) >> 0)
#define GET_RG_TR_CNT_UPDATE_SGI                                   (((REG32(ADR_WIFI_11GN_RX_REG_087))                         & 0x01ff0000 ) >> 16)
#define GET_RG_CR_CNT_UPDATE                                       (((REG32(ADR_WIFI_11GN_RX_REG_088))                         & 0x000001ff ) >> 0)
#define GET_RG_TR_CNT_UPDATE                                       (((REG32(ADR_WIFI_11GN_RX_REG_088))                         & 0x01ff0000 ) >> 16)
#define GET_RG_BYPASS_CPE_MA_64QAM                                 (((REG32(ADR_WIFI_11GN_RX_REG_089))                         & 0x00000001 ) >> 0)
#define GET_RG_BYPASS_CPE_MA_16QAM                                 (((REG32(ADR_WIFI_11GN_RX_REG_089))                         & 0x00000002 ) >> 1)
#define GET_RG_BYPASS_CPE_MA_QPSK                                  (((REG32(ADR_WIFI_11GN_RX_REG_089))                         & 0x00000004 ) >> 2)
#define GET_RG_BYPASS_CPE_MA_BPSK                                  (((REG32(ADR_WIFI_11GN_RX_REG_089))                         & 0x00000008 ) >> 3)
#define GET_RG_CPE_SEL_64QAM                                       (((REG32(ADR_WIFI_11GN_RX_REG_089))                         & 0x00010000 ) >> 16)
#define GET_RG_CPE_SEL_16QAM                                       (((REG32(ADR_WIFI_11GN_RX_REG_089))                         & 0x00020000 ) >> 17)
#define GET_RG_CPE_SEL_QPSK                                        (((REG32(ADR_WIFI_11GN_RX_REG_089))                         & 0x00040000 ) >> 18)
#define GET_RG_CPE_SEL_BPSK                                        (((REG32(ADR_WIFI_11GN_RX_REG_089))                         & 0x00080000 ) >> 19)
#define GET_RG_CHEST_DD_FACTOR                                     (((REG32(ADR_WIFI_11GN_RX_REG_098))                         & 0x07000000 ) >> 24)
#define GET_RG_CH_UPDATE                                           (((REG32(ADR_WIFI_11GN_RX_REG_098))                         & 0x80000000 ) >> 31)
#define GET_RG_FMT_DET_VHT_TH                                      (((REG32(ADR_WIFI_11GN_RX_REG_099))                         & 0x000000ff ) >> 0)
#define GET_RG_FMT_VHT_EN                                          (((REG32(ADR_WIFI_11GN_RX_REG_099))                         & 0x00000100 ) >> 8)
#define GET_RG_FMT_DET_MM_TH                                       (((REG32(ADR_WIFI_11GN_RX_REG_100))                         & 0x000000ff ) >> 0)
#define GET_RG_FMT_DET_GF_TH                                       (((REG32(ADR_WIFI_11GN_RX_REG_100))                         & 0x0000ff00 ) >> 8)
#define GET_RG_DO_NOT_CHECK_L_RATE                                 (((REG32(ADR_WIFI_11GN_RX_REG_100))                         & 0x01000000 ) >> 24)
#define GET_RG_NEW_PILOT_AVG                                       (((REG32(ADR_WIFI_11GN_RX_REG_101))                         & 0x00000001 ) >> 0)
#define GET_RG_L_LENGTH_MAX                                        (((REG32(ADR_WIFI_11GN_RX_REG_101))                         & 0x0fff0000 ) >> 16)
#define GET_RG_ATCOR16_CCA_GAIN                                    (((REG32(ADR_WIFI_11GN_RX_REG_101))                         & 0x30000000 ) >> 28)
#define GET_RG_PSDU_TIME_OFFSET_GF                                 (((REG32(ADR_WIFI_11GN_RX_REG_102))                         & 0x0000ffff ) >> 0)
#define GET_RG_PSDU_TIME_OFFSET_MF                                 (((REG32(ADR_WIFI_11GN_RX_REG_102))                         & 0xffff0000 ) >> 16)
#define GET_RG_PSDU_TIME_OFFSET_LEGACY                             (((REG32(ADR_WIFI_11GN_RX_REG_103))                         & 0x0000ffff ) >> 0)
#define GET_RG_PSDU_TIME_OFFSET_VHT                                (((REG32(ADR_WIFI_11GN_RX_REG_103))                         & 0xffff0000 ) >> 16)
#define GET_RG_PILOT_EQ_AVG                                        (((REG32(ADR_WIFI_11GN_RX_REG_104))                         & 0x00000001 ) >> 0)
#define GET_RG_DISTANCE_PILOT_CNT_HT20                             (((REG32(ADR_WIFI_11GN_RX_REG_104))                         & 0x00000070 ) >> 4)
#define GET_RG_DISTANCE_PILOT_CNT_HT40                             (((REG32(ADR_WIFI_11GN_RX_REG_104))                         & 0x00000700 ) >> 8)
#define GET_RG_NEW_LPE_HT20                                        (((REG32(ADR_WIFI_11GN_RX_REG_104))                         & 0x00010000 ) >> 16)
#define GET_RG_NEW_LPE_HT40                                        (((REG32(ADR_WIFI_11GN_RX_REG_104))                         & 0x00100000 ) >> 20)
#define GET_RG_DISTANCE_RATIO_QPSK_HT20                            (((REG32(ADR_WIFI_11GN_RX_REG_105))                         & 0x00000fff ) >> 0)
#define GET_RG_DISTANCE_RATIO_BPSK_HT20                            (((REG32(ADR_WIFI_11GN_RX_REG_105))                         & 0x0fff0000 ) >> 16)
#define GET_RG_DISTANCE_RATIO_64QAM_HT20                           (((REG32(ADR_WIFI_11GN_RX_REG_106))                         & 0x00000fff ) >> 0)
#define GET_RG_DISTANCE_RATIO_16QAM_HT20                           (((REG32(ADR_WIFI_11GN_RX_REG_106))                         & 0x0fff0000 ) >> 16)
#define GET_RG_DISTANCE_RATIO_QPSK_HT40                            (((REG32(ADR_WIFI_11GN_RX_REG_107))                         & 0x00000fff ) >> 0)
#define GET_RG_DISTANCE_RATIO_BPSK_HT40                            (((REG32(ADR_WIFI_11GN_RX_REG_107))                         & 0x0fff0000 ) >> 16)
#define GET_RG_DISTANCE_RATIO_64QAM_HT40                           (((REG32(ADR_WIFI_11GN_RX_REG_108))                         & 0x00000fff ) >> 0)
#define GET_RG_DISTANCE_RATIO_16QAM_HT40                           (((REG32(ADR_WIFI_11GN_RX_REG_108))                         & 0x0fff0000 ) >> 16)
#define GET_RG_SMOOTH_EN                                           (((REG32(ADR_WIFI_11GN_RX_REG_109))                         & 0x00000001 ) >> 0)
#define GET_RG_SMOOTH_LEGACY_TH                                    (((REG32(ADR_WIFI_11GN_RX_REG_109))                         & 0x0000ff00 ) >> 8)
#define GET_RG_SMOOTH_64QAM_HT20_TH                                (((REG32(ADR_WIFI_11GN_RX_REG_110))                         & 0x000000ff ) >> 0)
#define GET_RG_SMOOTH_16QAM_HT20_TH                                (((REG32(ADR_WIFI_11GN_RX_REG_110))                         & 0x0000ff00 ) >> 8)
#define GET_RG_SMOOTH_QPSK_HT20_TH                                 (((REG32(ADR_WIFI_11GN_RX_REG_110))                         & 0x00ff0000 ) >> 16)
#define GET_RG_SMOOTH_BPSK_HT20_TH                                 (((REG32(ADR_WIFI_11GN_RX_REG_110))                         & 0xff000000 ) >> 24)
#define GET_RG_SMOOTH_64QAM_HT40_TH                                (((REG32(ADR_WIFI_11GN_RX_REG_111))                         & 0x000000ff ) >> 0)
#define GET_RG_SMOOTH_16QAM_HT40_TH                                (((REG32(ADR_WIFI_11GN_RX_REG_111))                         & 0x0000ff00 ) >> 8)
#define GET_RG_SMOOTH_QPSK_HT40_TH                                 (((REG32(ADR_WIFI_11GN_RX_REG_111))                         & 0x00ff0000 ) >> 16)
#define GET_RG_SMOOTH_BPSK_HT40_TH                                 (((REG32(ADR_WIFI_11GN_RX_REG_111))                         & 0xff000000 ) >> 24)
#define GET_RG_SMOOTH_COEF_HT40_B                                  (((REG32(ADR_WIFI_11GN_RX_REG_112))                         & 0x0000000f ) >> 0)
#define GET_RG_SMOOTH_COEF_HT40_A                                  (((REG32(ADR_WIFI_11GN_RX_REG_112))                         & 0x000000f0 ) >> 4)
#define GET_RG_SMOOTH_COEF_HT20_B                                  (((REG32(ADR_WIFI_11GN_RX_REG_112))                         & 0x00000f00 ) >> 8)
#define GET_RG_SMOOTH_COEF_HT20_A                                  (((REG32(ADR_WIFI_11GN_RX_REG_112))                         & 0x0000f000 ) >> 12)
#define GET_RG_SMOOTH_COEF_LEGACY_B                                (((REG32(ADR_WIFI_11GN_RX_REG_112))                         & 0x000f0000 ) >> 16)
#define GET_RG_SMOOTH_COEF_LEGACY_A                                (((REG32(ADR_WIFI_11GN_RX_REG_112))                         & 0x00f00000 ) >> 20)
#define GET_RO_11AC_VHT_SIGNALA_FIELD_47_24                        (((REG32(ADR_WIFI_11GN_RX_REG_224))                         & 0x00ffffff ) >> 0)
#define GET_RO_11AC_VHT_SIGNALA_FIELD_23_0                         (((REG32(ADR_WIFI_11GN_RX_REG_225))                         & 0x00ffffff ) >> 0)
#define GET_RO_11AC_VHT_SIGNALB_FIELD                              (((REG32(ADR_WIFI_11GN_RX_REG_226))                         & 0x1fffffff ) >> 0)
#define GET_RG_11GN_CSI_LATCH                                      (((REG32(ADR_WIFI_11GN_RX_REG_239))                         & 0x00000001 ) >> 0)
#define GET_RG_11GN_CSI_REPORT_EN                                  (((REG32(ADR_WIFI_11GN_RX_REG_239))                         & 0x00000010 ) >> 4)
#define GET_RO_CSI_Q                                               (((REG32(ADR_WIFI_11GN_RX_REG_240))                         & 0x000007ff ) >> 0)
#define GET_RO_CSI_I                                               (((REG32(ADR_WIFI_11GN_RX_REG_240))                         & 0x007ff000 ) >> 12)
#define GET_RO_SC_IDX                                              (((REG32(ADR_WIFI_11GN_RX_REG_240))                         & 0x7f000000 ) >> 24)
#define GET_RO_CSI_CBW                                             (((REG32(ADR_WIFI_11GN_RX_REG_240))                         & 0x80000000 ) >> 31)
#define GET_RG_INTRUP_RX_11GN_CLEAR                                (((REG32(ADR_WIFI_11GN_RX_REG_241))                         & 0x00000001 ) >> 0)
#define GET_RG_INTRUP_RX_11GN_MASK                                 (((REG32(ADR_WIFI_11GN_RX_REG_241))                         & 0x00000010 ) >> 4)
#define GET_RG_INTRUP_RX_11GN_TRIG                                 (((REG32(ADR_WIFI_11GN_RX_REG_241))                         & 0x00000f00 ) >> 8)
#define GET_RG_INTRUP_RX_11GN_TRIG2                                (((REG32(ADR_WIFI_11GN_RX_REG_241))                         & 0x0000f000 ) >> 12)
#define GET_RO_INTRUP_RX_11GN                                      (((REG32(ADR_WIFI_11GN_RX_REG_241))                         & 0x00010000 ) >> 16)
#define GET_RO_VHT_PACKET_CNT                                      (((REG32(ADR_WIFI_11GN_RX_REG_243))                         & 0x0000ffff ) >> 0)
#define GET_RO_STBC_PACKET_CNT                                     (((REG32(ADR_WIFI_11GN_RX_REG_245))                         & 0x0000ffff ) >> 0)
#define GET_RO_STBC_PACKET_ERR_CNT                                 (((REG32(ADR_WIFI_11GN_RX_REG_245))                         & 0xffff0000 ) >> 16)
#define GET_RO_11GN_SNR                                            (((REG32(ADR_WIFI_11GN_RX_REG_246))                         & 0x0000007f ) >> 0)
#define GET_RO_11GN_NOISE_PWR                                      (((REG32(ADR_WIFI_11GN_RX_REG_246))                         & 0x00007f00 ) >> 8)
#define GET_RO_11GN_RCPI                                           (((REG32(ADR_WIFI_11GN_RX_REG_246))                         & 0x007f0000 ) >> 16)
#define GET_RO_11GN_SIGNAL_PWR                                     (((REG32(ADR_WIFI_11GN_RX_REG_246))                         & 0x7f000000 ) >> 24)
#define GET_RO_11GN_FREQ_OS_LTS                                    (((REG32(ADR_WIFI_11GN_RX_REG_247))                         & 0x00007fff ) >> 0)
#define GET_RO_PKT_FORMAT                                          (((REG32(ADR_WIFI_11GN_RX_REG_247))                         & 0x00070000 ) >> 16)
#define GET_RO_11GN_HT_SIGNAL_FIELD_47_24                          (((REG32(ADR_WIFI_11GN_RX_REG_248))                         & 0x00ffffff ) >> 0)
#define GET_RO_11GN_HT_SIGNAL_FIELD_23_0                           (((REG32(ADR_WIFI_11GN_RX_REG_249))                         & 0x00ffffff ) >> 0)
#define GET_RO_11GN_PACKET_ERR_CNT                                 (((REG32(ADR_WIFI_11GN_RX_REG_250))                         & 0x0000ffff ) >> 0)
#define GET_RO_11GN_SERVICE_FIELD                                  (((REG32(ADR_WIFI_11GN_RX_REG_250))                         & 0xffff0000 ) >> 16)
#define GET_RO_11GN_PACKET_CNT                                     (((REG32(ADR_WIFI_11GN_RX_REG_251))                         & 0x0000ffff ) >> 0)
#define GET_RO_11GN_CCA_CNT                                        (((REG32(ADR_WIFI_11GN_RX_REG_251))                         & 0xffff0000 ) >> 16)
#define GET_RO_11GN_L_SIGNAL_FIELD                                 (((REG32(ADR_WIFI_11GN_RX_REG_252))                         & 0x00ffffff ) >> 0)
#define GET_RO_AMPDU_PACKET_CNT                                    (((REG32(ADR_WIFI_11GN_RX_REG_253))                         & 0x0000ffff ) >> 0)
#define GET_RO_AMPDU_PACKET_ERR_CNT                                (((REG32(ADR_WIFI_11GN_RX_REG_253))                         & 0xffff0000 ) >> 16)
#define GET_RG_DAGC_CNT_TH                                         (((REG32(ADR_WIFI_11GN_RX_REG_254))                         & 0x00000003 ) >> 0)
#define GET_RG_RATE_MCS_STAT                                       (((REG32(ADR_WIFI_11GN_RX_REG_254))                         & 0x0000ff00 ) >> 8)
#define GET_RG_PACKET_STAT_EN_11GN_RX                              (((REG32(ADR_WIFI_11GN_RX_REG_254))                         & 0x00100000 ) >> 20)
#define GET_RG_SIGNAL_FIELD_CLEAR_11GN                             (((REG32(ADR_WIFI_11GN_RX_REG_254))                         & 0x01000000 ) >> 24)
#define GET_RG_SOFT_RST_N_11GN_RX                                  (((REG32(ADR_WIFI_11GN_RX_REG_255))                         & 0x00000001 ) >> 0)
#define GET_RG_STBC_EN                                             (((REG32(ADR_WIFI_11GN_RX_REG_255))                         & 0x00000004 ) >> 2)
#define GET_RG_INI_PHASE                                           (((REG32(ADR_WIFI_11GN_RX_REG_255))                         & 0x00000030 ) >> 4)
#define GET_RG_DEBUG_SEL_11GN_RX                                   (((REG32(ADR_WIFI_11GN_RX_REG_255))                         & 0x0000f000 ) >> 12)
#define GET_RG_POST_CLK_EN                                         (((REG32(ADR_WIFI_11GN_RX_REG_255))                         & 0x00010000 ) >> 16)
#define GET_RGW_TX_MD_EN                                           (((REG32(ADR_PHY_CLK_CTRL))                                 & 0x00000001 ) >> 0)
#define GET_RGW_RX_MD_EN                                           (((REG32(ADR_PHY_CLK_CTRL))                                 & 0x00000002 ) >> 1)
#define GET_RGW_PHY_MD_EN                                          (((REG32(ADR_PHY_CLK_CTRL))                                 & 0x00000008 ) >> 3)
#define GET_RGW_TBUS_64M_CK_EN                                     (((REG32(ADR_PHY_CLK_CTRL))                                 & 0x00000100 ) >> 8)
#define GET_RGW_TX_GATE_OFF                                        (((REG32(ADR_PHY_CLK_CTRL))                                 & 0x00010000 ) >> 16)
#define GET_RGW_RX_GATE_OFF                                        (((REG32(ADR_PHY_CLK_CTRL))                                 & 0x00020000 ) >> 17)
#define GET_RGW_RF_GATE_OFF                                        (((REG32(ADR_PHY_CLK_CTRL))                                 & 0x00040000 ) >> 18)
#define GET_RGW_BB_CLK_SEL                                         (((REG32(ADR_PHY_CLK_CTRL))                                 & 0x80000000 ) >> 31)
#define GET_RGW_BB_RX_ENA_AUTO                                     (((REG32(ADR_PHY_RX_CTRL))                                  & 0x00000008 ) >> 3)
#define GET_RGW_IQ_EDGE                                            (((REG32(ADR_PHY_RX_CTRL))                                  & 0x00010000 ) >> 16)
#define GET_RGW_DAC_IQ_EDGE                                        (((REG32(ADR_PHY_RX_CTRL))                                  & 0x00020000 ) >> 17)
#define GET_RGW_RX_CIC_OFF                                         (((REG32(ADR_PHY_RX_CTRL))                                  & 0x00100000 ) >> 20)
#define GET_RGW_RX_CIC_S4_SW                                       (((REG32(ADR_PHY_RX_CTRL))                                  & 0x00400000 ) >> 22)
#define GET_RGW_RX_CIC_S3_SW                                       (((REG32(ADR_PHY_RX_CTRL))                                  & 0x00800000 ) >> 23)
#define GET_RGW_BLE_DC_RM_LEAKY_FACTOR                             (((REG32(ADR_PHY_RX_CTRL))                                  & 0x07000000 ) >> 24)
#define GET_RGW_BLE_DC_RM_BYP                                      (((REG32(ADR_PHY_RX_CTRL))                                  & 0x10000000 ) >> 28)
#define GET_RGW_BLE_RX_AGC_HP_BYP                                  (((REG32(ADR_PHY_RX_CTRL))                                  & 0x40000000 ) >> 30)
#define GET_RGW_TX_START                                           (((REG32(ADR_PHY_TX_PKT_GEN_1))                             & 0x00000001 ) >> 0)
#define GET_RGW_TX_CNT_RST                                         (((REG32(ADR_PHY_TX_PKT_GEN_1))                             & 0x00000002 ) >> 1)
#define GET_RGW_TX_PKT_CNT                                         (((REG32(ADR_PHY_TX_PKT_GEN_1))                             & 0xffff0000 ) >> 16)
#define GET_RGW_TX_PKT_TYPE                                        (((REG32(ADR_PHY_TX_PKT_GEN_2))                             & 0x00000f00 ) >> 8)
#define GET_RGW_TX_PKT_INTERVAL                                    (((REG32(ADR_PHY_TX_PKT_GEN_2))                             & 0x03ff0000 ) >> 16)
#define GET_RGW_TX_PKT_PRBS_RSTART                                 (((REG32(ADR_PHY_TX_PKT_GEN_2))                             & 0x40000000 ) >> 30)
#define GET_RGW_TX_PKT_CONT                                        (((REG32(ADR_PHY_TX_PKT_GEN_2))                             & 0x80000000 ) >> 31)
#define GET_RGW_TX_D_SRC                                           (((REG32(ADR_PHY_TX_SET))                                   & 0x00000001 ) >> 0)
#define GET_RGW_TX_BIT_INV                                         (((REG32(ADR_PHY_TX_SET))                                   & 0x00000004 ) >> 2)
#define GET_RGW_BB_TX_ENA_AUTO                                     (((REG32(ADR_PHY_TX_SET))                                   & 0x00000008 ) >> 3)
#define GET_RGW_TX_TAIL_LMT                                        (((REG32(ADR_PHY_TX_SET))                                   & 0x000000f0 ) >> 4)
#define GET_RGW_MOD_TAIL_LMT                                       (((REG32(ADR_PHY_TX_SET))                                   & 0x00000f00 ) >> 8)
#define GET_RGW_TX_PREAMBLE_FLIP                                   (((REG32(ADR_PHY_TX_SET))                                   & 0x00001000 ) >> 12)
#define GET_RGW_TX_CRC_CORRUPT                                     (((REG32(ADR_PHY_TX_SET))                                   & 0x00004000 ) >> 14)
#define GET_RGW_TX_RF_GAIN                                         (((REG32(ADR_PHY_TX_SET))                                   & 0x000f0000 ) >> 16)
#define GET_RGW_TX_PWR_OV                                          (((REG32(ADR_PHY_TX_SET))                                   & 0x04000000 ) >> 26)
#define GET_RGW_TX_PLD_LEN_OV                                      (((REG32(ADR_PHY_TX_SET))                                   & 0x08000000 ) >> 27)
#define GET_RGW_TX_CRC_INIT_OV                                     (((REG32(ADR_PHY_TX_SET))                                   & 0x10000000 ) >> 28)
#define GET_RGW_TX_ACC_ADDR_OV                                     (((REG32(ADR_PHY_TX_SET))                                   & 0x20000000 ) >> 29)
#define GET_RGW_TX_DWLFSR_SEED_OV                                  (((REG32(ADR_PHY_TX_SET))                                   & 0x40000000 ) >> 30)
#define GET_RGW_TX_HEADER_OV                                       (((REG32(ADR_PHY_TX_SET))                                   & 0x80000000 ) >> 31)
#define GET_RGW_TX_ACC_ADDR                                        (((REG32(ADR_PHY_TX_ACC_ADD1))                              & 0xffffffff ) >> 0)
#define GET_RGW_TX_DWLFSR_SEED                                     (((REG32(ADR_PHY_TX_WHITEN_SEED))                           & 0x0000007f ) >> 0)
#define GET_RGW_TX_CRC_INIT                                        (((REG32(ADR_PHY_TX_CRC_INIT))                              & 0x00ffffff ) >> 0)
#define GET_RGW_TX_HEADER                                          (((REG32(ADR_PHY_TX_HEADER))                                & 0x0000ffff ) >> 0)
#define GET_RGW_TX_PRBL_NUM                                        (((REG32(ADR_PHY_TX_PRBL_NO))                               & 0x0000000f ) >> 0)
#define GET_RGW_TX_PLD_LEN                                         (((REG32(ADR_PHY_TX_PLD_LEN))                               & 0x000000ff ) >> 0)
#define GET_RGW_TX_PWR                                             (((REG32(ADR_PHY_TX_PWR))                                   & 0x0000ff00 ) >> 8)
#define GET_RGW_GFSK_DEV_GAIN                                      (((REG32(ADR_PHY_TX_PWR))                                   & 0x01ff0000 ) >> 16)
#define GET_RGW_DDC_FM                                             (((REG32(ADR_PHY_RX_IF))                                    & 0x000fffff ) >> 0)
#define GET_RGW_RX_PREAMBLE_SAMPLE_REUPDATE                        (((REG32(ADR_PHY_RX_INITIAL_SLICE_PHASE))                   & 0x00004000 ) >> 14)
#define GET_RGW_ACC_DET_FLAG_SLICE_PHASE                           (((REG32(ADR_PHY_RX_INITIAL_SLICE_PHASE))                   & 0x00070000 ) >> 16)
#define GET_RGW_DET_FLAG_SLICE_PHASE                               (((REG32(ADR_PHY_RX_INITIAL_SLICE_PHASE))                   & 0x00700000 ) >> 20)
#define GET_RGW_DET_FLAG_ACC_SLICE_PHASE                           (((REG32(ADR_PHY_RX_INITIAL_SLICE_PHASE))                   & 0x07000000 ) >> 24)
#define GET_RGW_TX_PKT_PHY_EN_DLY                                  (((REG32(ADR_PHY_PKT_GEN_CTRL))                             & 0x000003ff ) >> 0)
#define GET_RGW_TX_PKT_RF_TX_ALWAYS_ON                             (((REG32(ADR_PHY_PKT_GEN_CTRL))                             & 0x00001000 ) >> 12)
#define GET_RGW_CNT_PWRON_DLY_TH                                   (((REG32(ADR_PHY_FSM_SET))                                  & 0x0000001f ) >> 0)
#define GET_RGW_CNT_ADDR_MH_TH                                     (((REG32(ADR_PHY_AGC_SET))                                  & 0x0000003f ) >> 0)
#define GET_RGW_AGC_HG_THR                                         (((REG32(ADR_PHY_AGC_SET))                                  & 0x00000f00 ) >> 8)
#define GET_RGW_AGC_LG_THR                                         (((REG32(ADR_PHY_AGC_SET))                                  & 0x0000f000 ) >> 12)
#define GET_RGW_LGLNA_SET                                          (((REG32(ADR_PHY_AGC_SET))                                  & 0x00030000 ) >> 16)
#define GET_RGW_HGLNA_SET                                          (((REG32(ADR_PHY_AGC_SET))                                  & 0x000c0000 ) >> 18)
#define GET_RGW_LNA_GAIN                                           (((REG32(ADR_PHY_AGC_SET))                                  & 0x40000000 ) >> 30)
#define GET_RGW_AGC_OW                                             (((REG32(ADR_PHY_AGC_SET))                                  & 0x80000000 ) >> 31)
#define GET_RO_PKT_CNT                                             (((REG32(ADR_PHY_PKT_CNT))                                  & 0x0000ffff ) >> 0)
#define GET_RO_PKT_ERR_CNT                                         (((REG32(ADR_PHY_ERR_PKT_CNT))                              & 0x0000ffff ) >> 0)
#define GET_RGW_PACKET_STAT_EN                                     (((REG32(ADR_PHY_PKT_ENA))                                  & 0x00000001 ) >> 0)
#define GET_RGW_RX_EN_MAN                                          (((REG32(ADR_PHY_PKT_ENA))                                  & 0x00000002 ) >> 1)
#define GET_RGW_TX_EN_MAN                                          (((REG32(ADR_PHY_PKT_ENA))                                  & 0x00000004 ) >> 2)
#define GET_RGW_RF_RX_EN_MAN                                       (((REG32(ADR_PHY_PKT_ENA))                                  & 0x00000008 ) >> 3)
#define GET_RGW_RF_TX_CH_SW_MAN                                    (((REG32(ADR_PHY_PKT_ENA))                                  & 0x00000010 ) >> 4)
#define GET_RGW_RF_RX_CH_SW_MAN                                    (((REG32(ADR_PHY_PKT_ENA))                                  & 0x00000020 ) >> 5)
#define GET_RGW_RF_TX_EN_BY_TX_EN                                  (((REG32(ADR_PHY_PKT_ENA))                                  & 0x00000100 ) >> 8)
#define GET_RGW_RF_RX_EN_BY_RX_EN                                  (((REG32(ADR_PHY_PKT_ENA))                                  & 0x00000200 ) >> 9)
#define GET_RGW_RX_BER_EN                                          (((REG32(ADR_PHY_PKT_ENA))                                  & 0x80000000 ) >> 31)
#define GET_RGW_CRC_BFLIP_TH                                       (((REG32(ADR_PHY_RX_SET_1))                                 & 0x000000ff ) >> 0)
#define GET_RGW_TCU_DC_AVG_FACTOR                                  (((REG32(ADR_PHY_RX_SET_1))                                 & 0x00000f00 ) >> 8)
#define GET_RGW_RX_PREAMBLE_FLIP                                   (((REG32(ADR_PHY_RX_SET_1))                                 & 0x00001000 ) >> 12)
#define GET_RGW_RX_PREAMBLE_BIT_NO                                 (((REG32(ADR_PHY_RX_SET_1))                                 & 0x00002000 ) >> 13)
#define GET_RGW_PT_OFFSET_TH                                       (((REG32(ADR_PHY_RX_SET_1))                                 & 0x07000000 ) >> 24)
#define GET_RGW_PT_OFFSET_EN                                       (((REG32(ADR_PHY_RX_SET_1))                                 & 0x08000000 ) >> 27)
#define GET_RGW_BER_PKT_TYPE                                       (((REG32(ADR_PHY_RX_SET_1))                                 & 0xf0000000 ) >> 28)
#define GET_RGW_FM_DEMOD_SW_LMT                                    (((REG32(ADR_PHY_RX_SET_2))                                 & 0x000f0000 ) >> 16)
#define GET_RGW_FM_DEMOD_INV                                       (((REG32(ADR_PHY_RX_SET_2))                                 & 0x00100000 ) >> 20)
#define GET_RGW_RX_TAIL_LMT                                        (((REG32(ADR_PHY_RX_SET_2))                                 & 0x03e00000 ) >> 21)
#define GET_RGW_ADDR_COR_TO_LMT                                    (((REG32(ADR_PHY_RX_SET_2))                                 & 0x7c000000 ) >> 26)
#define GET_RGW_RX_ACC_TIMER_INIT                                  (((REG32(ADR_PHY_RX_ACC_TIMER))                             & 0x000fffff ) >> 0)
#define GET_RGW_RX_ACC_ADDR                                        (((REG32(ADR_PHY_RX_ACC_ADDR))                              & 0xffffffff ) >> 0)
#define GET_RGW_RX_CHNL_TYPE                                       (((REG32(ADR_PHY_RX_CHNL_TYPE))                             & 0x00000001 ) >> 0)
#define GET_RGW_RX_CRC_INIT                                        (((REG32(ADR_PHY_RX_CRC_INIT))                              & 0x00ffffff ) >> 0)
#define GET_RGW_RX_DWLFSR_SEED                                     (((REG32(ADR_PHY_RX_DW_SEED))                               & 0x0000007f ) >> 0)
#define GET_RGW_RX_DWLFSR_SEED_OV                                  (((REG32(ADR_PHY_RX_MAN_SET))                               & 0x00000001 ) >> 0)
#define GET_RGW_RX_CRC_INIT_OV                                     (((REG32(ADR_PHY_RX_MAN_SET))                               & 0x00000002 ) >> 1)
#define GET_RGW_RX_CHNL_TYPE_OV                                    (((REG32(ADR_PHY_RX_MAN_SET))                               & 0x00000004 ) >> 2)
#define GET_RGW_RX_ACC_ADDR_OV                                     (((REG32(ADR_PHY_RX_MAN_SET))                               & 0x00000008 ) >> 3)
#define GET_RGW_RX_EN_OV                                           (((REG32(ADR_PHY_RX_MAN_SET))                               & 0x00000010 ) >> 4)
#define GET_RGW_RF_RX_EN_OV                                        (((REG32(ADR_PHY_RX_MAN_SET))                               & 0x00000020 ) >> 5)
#define GET_RGW_RF_RX_CH_SW_OV                                     (((REG32(ADR_PHY_RX_MAN_SET))                               & 0x00000040 ) >> 6)
#define GET_RO_HEADER                                              (((REG32(ADR_PHY_RX_MAN_SET))                               & 0xffff0000 ) >> 16)
#define GET_RGW_ADDR_COR_TH                                        (((REG32(ADR_PHY_ACC_COR))                                  & 0x00000007 ) >> 0)
#define GET_RGW_ADDR_COR_DET_MAX                                   (((REG32(ADR_PHY_ACC_COR))                                  & 0x000000f0 ) >> 4)
#define GET_RGW_ADDR_COR_MAX                                       (((REG32(ADR_PHY_ACC_COR))                                  & 0x00000f00 ) >> 8)
#define GET_RGW_ACC_COR_IN_TH                                      (((REG32(ADR_PHY_ACC_COR))                                  & 0x000ff000 ) >> 12)
#define GET_RGW_ACC_COR_BITS                                       (((REG32(ADR_PHY_ACC_COR))                                  & 0x03f00000 ) >> 20)
#define GET_RGW_ADDR_COR_TH_4                                      (((REG32(ADR_PHY_ACC_COR))                                  & 0xe0000000 ) >> 29)
#define GET_RO_TX_MOD_CNT                                          (((REG32(ADR_PHY_TX_DONE_CNT))                              & 0x0000007f ) >> 0)
#define GET_RGW_TX_MOD_CNT_EN                                      (((REG32(ADR_PHY_TX_DONE_CNT))                              & 0x00008000 ) >> 15)
#define GET_RO_TX_ASM_CNT                                          (((REG32(ADR_PHY_TX_DONE_CNT))                              & 0x007f0000 ) >> 16)
#define GET_RGW_TX_ASM_CNT_EN                                      (((REG32(ADR_PHY_TX_DONE_CNT))                              & 0x80000000 ) >> 31)
#define GET_RO_RX_BER_CNT                                          (((REG32(ADR_PHY_BER_CNT))                                  & 0xffffffff ) >> 0)
#define GET_RGW_TBUS_SEL                                           (((REG32(ADR_PHY_TBUS))                                     & 0x00000007 ) >> 0)
#define GET_RO_BLE_RX_RSSI                                         (((REG32(ADR_PHY_RSSI_MCU))                                 & 0x0000007f ) >> 0)
#define GET_RGW_RX_SPACE_CNT_LMT                                   (((REG32(ADR_PHY_RX_SPACE_CNT))                             & 0x0000ffff ) >> 0)
#define GET_RO_RX_LOST_CNT                                         (((REG32(ADR_PHY_RX_SPACE_CNT))                             & 0x000f0000 ) >> 16)
#define GET_RGW_SPACE_CNT_EN                                       (((REG32(ADR_PHY_RX_SPACE_CNT))                             & 0x80000000 ) >> 31)
#define GET_RO_RX_SPACE_CNT                                        (((REG32(ADR_PHY_RX_DET_RO))                                & 0xffff0000 ) >> 16)
#define GET_RGW_FM_DEMOD_DC_INIT                                   (((REG32(ADR_PHY_CFO_INIT_SET))                             & 0x000003ff ) >> 0)
#define GET_RGW_ROT_DC_INIT                                        (((REG32(ADR_PHY_CFO_INIT_SET))                             & 0x003ff000 ) >> 12)
#define GET_RO_PREAMBLE_DC_EST                                     (((REG32(ADR_PHY_CFO_EST))                                  & 0x000003ff ) >> 0)
#define GET_RO_ROT_DC_EST                                          (((REG32(ADR_PHY_CFO_EST))                                  & 0x003ff000 ) >> 12)
#define GET_RGW_ROT_DC_RO_EN                                       (((REG32(ADR_PHY_CFO_EST))                                  & 0x20000000 ) >> 29)
#define GET_RGW_PREAMBLE_DC_RO_SEL                                 (((REG32(ADR_PHY_CFO_EST))                                  & 0x40000000 ) >> 30)
#define GET_RGW_PREAMBLE_DC_RO_EN                                  (((REG32(ADR_PHY_CFO_EST))                                  & 0x80000000 ) >> 31)
#define GET_RGW_DET_FLAG_EN                                        (((REG32(ADR_RX_DEMOD_DET))                                 & 0x00000001 ) >> 0)
#define GET_RGW_CNT_SWITCH_INIT_1M                                 (((REG32(ADR_RX_DEMOD_SWITH_INIT))                          & 0x1f000000 ) >> 24)
#define GET_RGW_PRBL_METRIC_TH_LO_1M                               (((REG32(ADR_RX_PREAMBLE_TH_LO))                            & 0xff000000 ) >> 24)
#define GET_RGW_PRBL_METRIC_TH_HI_1M                               (((REG32(ADR_RX_PREAMBLE_TH_HI))                            & 0xff000000 ) >> 24)
#define GET_RGW_TCU_DC_UP_CNT_LMT                                  (((REG32(ADR_RX_TCU_DC))                                    & 0x00000007 ) >> 0)
#define GET_RGW_FORCE_ERR_BIT                                      (((REG32(ADR_RX_DECODE_DEBUG))                              & 0x000007ff ) >> 0)
#define GET_RGW_ACC_DET_EN                                         (((REG32(ADR_ACC_ADDR_DET))                                 & 0x00000001 ) >> 0)
#define GET_RGW_ACC_DET_EN_AUTO                                    (((REG32(ADR_ACC_ADDR_DET))                                 & 0x00000002 ) >> 1)
#define GET_RGW_ACC_DET_SLICE_TO                                   (((REG32(ADR_ACC_ADDR_DET))                                 & 0x001f0000 ) >> 16)
#define GET_RGW_ACC_BND_BIT                                        (((REG32(ADR_ACC_ADDR_DET))                                 & 0x00800000 ) >> 23)
#define GET_RGW_ACC_BND_IDX                                        (((REG32(ADR_ACC_ADDR_DET))                                 & 0x3f000000 ) >> 24)
#define GET_RGW_ACC_BND_MOD                                        (((REG32(ADR_ACC_ADDR_DET))                                 & 0x40000000 ) >> 30)
#define GET_RGW_ACC_CHK_EN                                         (((REG32(ADR_ACC_ADDR_DET))                                 & 0x80000000 ) >> 31)
#define GET_RO_RX_CSTATE                                           (((REG32(ADR_PHY_STATE_RO))                                 & 0x0000000f ) >> 0)
#define GET_RO_TX_CSTATE                                           (((REG32(ADR_PHY_STATE_RO))                                 & 0x00000070 ) >> 4)
#define GET_RGW_RX_CSTATE_RO_EN                                    (((REG32(ADR_PHY_STATE_RO))                                 & 0x40000000 ) >> 30)
#define GET_RGW_TX_CSTATE_RO_EN                                    (((REG32(ADR_PHY_STATE_RO))                                 & 0x80000000 ) >> 31)
#define GET_RO_RF_TX_ENA_CNT                                       (((REG32(ADR_PHY_ENABLE_COUNTER_RO_1))                      & 0x0000007f ) >> 0)
#define GET_RGW_RF_TX_ENA_CNT_EN                                   (((REG32(ADR_PHY_ENABLE_COUNTER_RO_1))                      & 0x00000080 ) >> 7)
#define GET_RO_PHY_TX_ENA_CNT                                      (((REG32(ADR_PHY_ENABLE_COUNTER_RO_1))                      & 0x00007f00 ) >> 8)
#define GET_RGW_PHY_TX_ENA_CNT_EN                                  (((REG32(ADR_PHY_ENABLE_COUNTER_RO_1))                      & 0x00008000 ) >> 15)
#define GET_RO_RF_RX_ENA_CNT                                       (((REG32(ADR_PHY_ENABLE_COUNTER_RO_1))                      & 0x007f0000 ) >> 16)
#define GET_RGW_RF_RX_ENA_CNT_EN                                   (((REG32(ADR_PHY_ENABLE_COUNTER_RO_1))                      & 0x00800000 ) >> 23)
#define GET_RO_PHY_RX_ENA_CNT                                      (((REG32(ADR_PHY_ENABLE_COUNTER_RO_1))                      & 0x7f000000 ) >> 24)
#define GET_RGW_PHY_RX_ENA_CNT_EN                                  (((REG32(ADR_PHY_ENABLE_COUNTER_RO_1))                      & 0x80000000 ) >> 31)
#define GET_RO_PHY_RX_D_LATCHED                                    (((REG32(ADR_PHY_ENABLE_COUNTER_RO_2))                      & 0x0000ffff ) >> 0)
#define GET_RGW_PHY_RX_D_LATCH_BYTE                                (((REG32(ADR_PHY_ENABLE_COUNTER_RO_2))                      & 0x01ff0000 ) >> 16)
#define GET_RGW_PHY_RX_D_LATCH_EN                                  (((REG32(ADR_PHY_ENABLE_COUNTER_RO_2))                      & 0x80000000 ) >> 31)
#define GET_RO_PHY_STCNT_OUT_1                                     (((REG32(ADR_STATE_COUNTER_1))                              & 0x0000ffff ) >> 0)
#define GET_RGW_PHY_STCNT_SEL_1                                    (((REG32(ADR_STATE_COUNTER_1))                              & 0x001f0000 ) >> 16)
#define GET_RGW_PHY_STCNT_STOP_1                                   (((REG32(ADR_STATE_COUNTER_1))                              & 0x20000000 ) >> 29)
#define GET_RGW_PHY_STCNT_EN_1                                     (((REG32(ADR_STATE_COUNTER_1))                              & 0x40000000 ) >> 30)
#define GET_RGW_PHY_STCNT_ALL_EN                                   (((REG32(ADR_STATE_COUNTER_1))                              & 0x80000000 ) >> 31)
#define GET_RO_PHY_STCNT_OUT_2                                     (((REG32(ADR_STATE_COUNTER_2))                              & 0x0000ffff ) >> 0)
#define GET_RGW_PHY_STCNT_SEL_2                                    (((REG32(ADR_STATE_COUNTER_2))                              & 0x001f0000 ) >> 16)
#define GET_RGW_PHY_STCNT_STOP_2                                   (((REG32(ADR_STATE_COUNTER_2))                              & 0x20000000 ) >> 29)
#define GET_RGW_PHY_STCNT_EN_2                                     (((REG32(ADR_STATE_COUNTER_2))                              & 0x40000000 ) >> 30)
#define GET_RO_PHY_STCNT_OUT_3                                     (((REG32(ADR_STATE_COUNTER_3))                              & 0x0000ffff ) >> 0)
#define GET_RGW_PHY_STCNT_SEL_3                                    (((REG32(ADR_STATE_COUNTER_3))                              & 0x001f0000 ) >> 16)
#define GET_RGW_PHY_STCNT_STOP_3                                   (((REG32(ADR_STATE_COUNTER_3))                              & 0x20000000 ) >> 29)
#define GET_RGW_PHY_STCNT_EN_3                                     (((REG32(ADR_STATE_COUNTER_3))                              & 0x40000000 ) >> 30)
#define GET_RO_PHY_STCNT_OUT_4                                     (((REG32(ADR_STATE_COUNTER_4))                              & 0x0000ffff ) >> 0)
#define GET_RGW_PHY_STCNT_SEL_4                                    (((REG32(ADR_STATE_COUNTER_4))                              & 0x001f0000 ) >> 16)
#define GET_RGW_PHY_STCNT_STOP_4                                   (((REG32(ADR_STATE_COUNTER_4))                              & 0x20000000 ) >> 29)
#define GET_RGW_PHY_STCNT_EN_4                                     (((REG32(ADR_STATE_COUNTER_4))                              & 0x40000000 ) >> 30)
#define GET_RO_P2RF_TX_ENA                                         (((REG32(ADR_PHY_ENABLE_RO))                                & 0x00000001 ) >> 0)
#define GET_RO_PHY_RX_STRT                                         (((REG32(ADR_PHY_ENABLE_RO))                                & 0x00000002 ) >> 1)
#define GET_RO_PHY_TX_STRT                                         (((REG32(ADR_PHY_ENABLE_RO))                                & 0x00000004 ) >> 2)
#define GET_RO_P2RF_RX_ENA                                         (((REG32(ADR_PHY_ENABLE_RO))                                & 0x00000008 ) >> 3)
#define GET_RO_P2RF_TX_CH_SW                                       (((REG32(ADR_PHY_ENABLE_RO))                                & 0x00000010 ) >> 4)
#define GET_RO_P2RF_RX_CH_SW                                       (((REG32(ADR_PHY_ENABLE_RO))                                & 0x00000020 ) >> 5)
#define GET_RO_PHY_RX_DEV                                          (((REG32(ADR_RX_DEVIATION))                                 & 0x000000ff ) >> 0)
#define GET_RGW_PHY_RX_DEV_BIT_NO                                  (((REG32(ADR_RX_DEVIATION))                                 & 0x0007ff00 ) >> 8)
#define GET_RGW_PHY_RX_DEV_ST                                      (((REG32(ADR_RX_DEVIATION))                                 & 0x0f000000 ) >> 24)
#define GET_RGW_PHY_RX_DEV_RO_EN                                   (((REG32(ADR_RX_DEVIATION))                                 & 0x80000000 ) >> 31)
#define GET_RO_PHY_RX_FMD_BUF                                      (((REG32(ADR_PHY_FMD_BUF_0))                                & 0x000003ff ) >> 0)
#define GET_RO_PHY_RX_FMD_BUF_ADDR                                 (((REG32(ADR_PHY_FMD_BUF_0))                                & 0x0000fc00 ) >> 10)
#define GET_RGW_PHY_RX_FMD_BUF_ADDR                                (((REG32(ADR_PHY_FMD_BUF_0))                                & 0x003f0000 ) >> 16)
#define GET_RGW_PHY_RX_FMD_BUF_STOP_PT                             (((REG32(ADR_PHY_FMD_BUF_0))                                & 0x07000000 ) >> 24)
#define GET_RGW_PHY_RX_FMD_BUF_STOP_MAN                            (((REG32(ADR_PHY_FMD_BUF_0))                                & 0x08000000 ) >> 27)
#define GET_RGW_PHY_RX_FMD_BUF_ADDR_AUTO                           (((REG32(ADR_PHY_FMD_BUF_0))                                & 0x10000000 ) >> 28)
#define GET_RGW_PHY_RX_FMD_BUF_SRC_SEL                             (((REG32(ADR_PHY_FMD_BUF_0))                                & 0x20000000 ) >> 29)
#define GET_RO_PHY_RX_FMD_BUF_DONE                                 (((REG32(ADR_PHY_FMD_BUF_0))                                & 0x40000000 ) >> 30)
#define GET_RGW_PHY_RX_FMD_BUF_EN                                  (((REG32(ADR_PHY_FMD_BUF_0))                                & 0x80000000 ) >> 31)
#define GET_RGW_PHY_RX_FMD_BUF_PSDU_BIT_NO                         (((REG32(ADR_PHY_FMD_BUF_1))                                & 0x000003ff ) >> 0)
#define GET_RGW_PHY_RX_FMD_BUF_LTCH_CNT_LMT                        (((REG32(ADR_PHY_FMD_BUF_1))                                & 0xffff0000 ) >> 16)
#define GET_RGW_PHY_TMR_END_SEL_1                                  (((REG32(ADR_PHY_TIMER_1_SET))                              & 0x000f0000 ) >> 16)
#define GET_RGW_PHY_TMR_END_EDGE_1                                 (((REG32(ADR_PHY_TIMER_1_SET))                              & 0x00100000 ) >> 20)
#define GET_RGW_PHY_TMR_BGN_SEL_1                                  (((REG32(ADR_PHY_TIMER_1_SET))                              & 0x0f000000 ) >> 24)
#define GET_RGW_PHY_TMR_BGN_EDGE_1                                 (((REG32(ADR_PHY_TIMER_1_SET))                              & 0x10000000 ) >> 28)
#define GET_RGW_PHY_TMR_CONT_1                                     (((REG32(ADR_PHY_TIMER_1_SET))                              & 0x20000000 ) >> 29)
#define GET_RGW_PHY_TMR_TRIG_1                                     (((REG32(ADR_PHY_TIMER_1_SET))                              & 0x40000000 ) >> 30)
#define GET_RGW_PHY_TMR_EN                                         (((REG32(ADR_PHY_TIMER_1_SET))                              & 0x80000000 ) >> 31)
#define GET_RO_PHY_TMR_OUT_1                                       (((REG32(ADR_PHY_TIMER_1_RO))                               & 0x0000ffff ) >> 0)
#define GET_RO_PHY_TMR_DONE_1                                      (((REG32(ADR_PHY_TIMER_1_RO))                               & 0x00010000 ) >> 16)
#define GET_RGW_PHY_TMR_END_SEL_2                                  (((REG32(ADR_PHY_TIMER_2_SET))                              & 0x000f0000 ) >> 16)
#define GET_RGW_PHY_TMR_END_EDGE_2                                 (((REG32(ADR_PHY_TIMER_2_SET))                              & 0x00100000 ) >> 20)
#define GET_RGW_PHY_TMR_BGN_SEL_2                                  (((REG32(ADR_PHY_TIMER_2_SET))                              & 0x0f000000 ) >> 24)
#define GET_RGW_PHY_TMR_BGN_EDGE_2                                 (((REG32(ADR_PHY_TIMER_2_SET))                              & 0x10000000 ) >> 28)
#define GET_RGW_PHY_TMR_CONT_2                                     (((REG32(ADR_PHY_TIMER_2_SET))                              & 0x20000000 ) >> 29)
#define GET_RGW_PHY_TMR_TRIG_2                                     (((REG32(ADR_PHY_TIMER_2_SET))                              & 0x40000000 ) >> 30)
#define GET_RO_PHY_TMR_OUT_2                                       (((REG32(ADR_PHY_TIMER_2_RO))                               & 0x0000ffff ) >> 0)
#define GET_RO_PHY_TMR_DONE_2                                      (((REG32(ADR_PHY_TIMER_2_RO))                               & 0x00010000 ) >> 16)
#define GET_RGW_BLE_PGA_REFDB_SAT                                  (((REG32(ADR_BLE_PHY_RX_RFAGC_REG0))                        & 0x0000007f ) >> 0)
#define GET_RGW_BLE_PGA_REFDB_TOP                                  (((REG32(ADR_BLE_PHY_RX_RFAGC_REG0))                        & 0x00007f00 ) >> 8)
#define GET_RGW_BLE_PGA_REF_UND                                    (((REG32(ADR_BLE_PHY_RX_RFAGC_REG0))                        & 0x03ff0000 ) >> 16)
#define GET_RGW_BLE_RF_REF_SAT                                     (((REG32(ADR_BLE_PHY_RX_RFAGC_REG0))                        & 0xf0000000 ) >> 28)
#define GET_RGW_BLE_PGAGC_SET                                      (((REG32(ADR_BLE_PHY_RX_RFAGC_REG2))                        & 0x0000000f ) >> 0)
#define GET_RGW_BLE_PGAGC_OW                                       (((REG32(ADR_BLE_PHY_RX_RFAGC_REG2))                        & 0x00000010 ) >> 4)
#define GET_RGW_BLE_RFGC_SET                                       (((REG32(ADR_BLE_PHY_RX_RFAGC_REG2))                        & 0x00000060 ) >> 5)
#define GET_RGW_BLE_RFGC_OW                                        (((REG32(ADR_BLE_PHY_RX_RFAGC_REG2))                        & 0x00000080 ) >> 7)
#define GET_RGW_BLE_WAIT_T_RXAGC                                   (((REG32(ADR_BLE_PHY_RX_RFAGC_REG2))                        & 0x00003f00 ) >> 8)
#define GET_RGW_BLE_RXAGC_SET                                      (((REG32(ADR_BLE_PHY_RX_RFAGC_REG2))                        & 0x00004000 ) >> 14)
#define GET_RGW_BLE_RXAGC_OW                                       (((REG32(ADR_BLE_PHY_RX_RFAGC_REG2))                        & 0x00008000 ) >> 15)
#define GET_RGW_BLE_WAIT_T_FINAL                                   (((REG32(ADR_BLE_PHY_RX_RFAGC_REG2))                        & 0x003f0000 ) >> 16)
#define GET_RGW_BLE_WAIT_T                                         (((REG32(ADR_BLE_PHY_RX_RFAGC_REG2))                        & 0x3f000000 ) >> 24)
#define GET_RGW_BLE_ULG_PGA_SAT_PGA_GAIN                           (((REG32(ADR_BLE_PHY_RX_RFAGC_REG3))                        & 0x0000000f ) >> 0)
#define GET_RGW_BLE_LG_PGA_UND_PGA_GAIN                            (((REG32(ADR_BLE_PHY_RX_RFAGC_REG3))                        & 0x000000f0 ) >> 4)
#define GET_RGW_BLE_LG_PGA_SAT_PGA_GAIN                            (((REG32(ADR_BLE_PHY_RX_RFAGC_REG3))                        & 0x00000f00 ) >> 8)
#define GET_RGW_BLE_LG_RF_SAT_PGA_GAIN                             (((REG32(ADR_BLE_PHY_RX_RFAGC_REG3))                        & 0x0000f000 ) >> 12)
#define GET_RGW_BLE_MG_RF_SAT_PGANOREF_PGA_GAIN                    (((REG32(ADR_BLE_PHY_RX_RFAGC_REG3))                        & 0x000f0000 ) >> 16)
#define GET_RGW_BLE_HG_PGA_SAT2_PGA_GAIN                           (((REG32(ADR_BLE_PHY_RX_RFAGC_REG3))                        & 0x00f00000 ) >> 20)
#define GET_RGW_BLE_HG_PGA_SAT1_PGA_GAIN                           (((REG32(ADR_BLE_PHY_RX_RFAGC_REG3))                        & 0x0f000000 ) >> 24)
#define GET_RGW_BLE_HG_RF_SAT_PGA_GAIN                             (((REG32(ADR_BLE_PHY_RX_RFAGC_REG3))                        & 0xf0000000 ) >> 28)
#define GET_RGW_BLE_MG_PGA_JB_TH                                   (((REG32(ADR_BLE_PHY_RX_RFAGC_REG4))                        & 0x0000000f ) >> 0)
#define GET_RGW_BLE_MA_PGA_LOW_TH_CNT_LMT                          (((REG32(ADR_BLE_PHY_RX_RFAGC_REG4))                        & 0x001f0000 ) >> 16)
#define GET_RGW_BLE_MA_PGA_HIGH_TH_CNT_LMT                         (((REG32(ADR_BLE_PHY_RX_RFAGC_REG4))                        & 0x1f000000 ) >> 24)
#define GET_RGW_BLE_RSSI_OFFSET                                    (((REG32(ADR_BLE_PHY_RX_RSSI_REG))                          & 0x00ff0000 ) >> 16)
#define GET_RGW_BLE_RSSI_INV                                       (((REG32(ADR_BLE_PHY_RX_RSSI_REG))                          & 0x01000000 ) >> 24)
#define GET_RGW_BLE_RX_RF_MODE                                     (((REG32(ADR_BLE_PHY_RF_MODE_REG))                          & 0x00000007 ) >> 0)
#define GET_RGW_BLE_TX_RF_MODE                                     (((REG32(ADR_BLE_PHY_RF_MODE_REG))                          & 0x00000070 ) >> 4)
#define GET_RO_BLE_PGAGC_FF3                                       (((REG32(ADR_BLE_PHY_RX_AGC_RESULT_RO_REG))                 & 0x0000000f ) >> 0)
#define GET_RO_BLE_RFGC_FF3                                        (((REG32(ADR_BLE_PHY_RX_AGC_RESULT_RO_REG))                 & 0x00000030 ) >> 4)
#define GET_RO_BLE_PGAGC_FF2                                       (((REG32(ADR_BLE_PHY_RX_AGC_RESULT_RO_REG))                 & 0x00000f00 ) >> 8)
#define GET_RO_BLE_RFGC_FF2                                        (((REG32(ADR_BLE_PHY_RX_AGC_RESULT_RO_REG))                 & 0x00003000 ) >> 12)
#define GET_RO_BLE_PGAGC_FF1                                       (((REG32(ADR_BLE_PHY_RX_AGC_RESULT_RO_REG))                 & 0x000f0000 ) >> 16)
#define GET_RO_BLE_RFGC_FF1                                        (((REG32(ADR_BLE_PHY_RX_AGC_RESULT_RO_REG))                 & 0x00300000 ) >> 20)
#define GET_RO_BLE_AGC_STATE                                       (((REG32(ADR_BLE_PHY_RX_AGC_RESULT_RO_REG))                 & 0x70000000 ) >> 28)
#define GET_RO_BLE_PGA_PWR_FF1                                     (((REG32(ADR_BLE_PHY_RX_AGC_PWR_RO_REG1))                   & 0x00003fff ) >> 0)
#define GET_RO_BLE_RF_PWR_FF1                                      (((REG32(ADR_BLE_PHY_RX_AGC_PWR_RO_REG1))                   & 0x000f0000 ) >> 16)
#define GET_RO_BLE_PGA_PWR_FF2                                     (((REG32(ADR_BLE_PHY_RX_AGC_PWR_RO_REG2))                   & 0x00003fff ) >> 0)
#define GET_RO_BLE_RF_PWR_FF2                                      (((REG32(ADR_BLE_PHY_RX_AGC_PWR_RO_REG2))                   & 0x000f0000 ) >> 16)
#define GET_RO_BLE_PGA_PWR_FF3                                     (((REG32(ADR_BLE_PHY_RX_AGC_PWR_RO_REG3))                   & 0x00003fff ) >> 0)
#define GET_RO_BLE_RF_PWR_FF3                                      (((REG32(ADR_BLE_PHY_RX_AGC_PWR_RO_REG3))                   & 0x000f0000 ) >> 16)
#define GET_RO_BLE_AGC_STATE_NEW                                   (((REG32(ADR_BLE_PHY_RX_AGC_NEW_STATUS_RO))                 & 0x0001f000 ) >> 12)
#define GET_RO_BLE_RXAGC                                           (((REG32(ADR_BLE_PHY_RX_AGC_NEW_STATUS_RO))                 & 0x00100000 ) >> 20)
#define GET_RO_BLE_PGAGC                                           (((REG32(ADR_BLE_PHY_RX_AGC_NEW_STATUS_RO))                 & 0x0f000000 ) >> 24)
#define GET_RO_BLE_RFGC                                            (((REG32(ADR_BLE_PHY_RX_AGC_NEW_STATUS_RO))                 & 0x30000000 ) >> 28)
#define GET_RGW_PGAGC_SET_NEW                                      (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG0_))                   & 0x0000000f ) >> 0)
#define GET_RGW_PGAGC_OW_NEW                                       (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG0_))                   & 0x00000010 ) >> 4)
#define GET_RGW_RFGC_SET_NEW                                       (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG0_))                   & 0x00000060 ) >> 5)
#define GET_RGW_RFGC_OW_NEW                                        (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG0_))                   & 0x00000080 ) >> 7)
#define GET_RGW_RXAGC_SET_NEW                                      (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG0_))                   & 0x00001000 ) >> 12)
#define GET_RGW_RXAGC_OW_NEW                                       (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG0_))                   & 0x00002000 ) >> 13)
#define GET_RGW_PGA_REFDB_SAT_NEW                                  (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG0_))                   & 0x007f0000 ) >> 16)
#define GET_RGW_PGA_REFDB_TOP_NEW                                  (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG0_))                   & 0x7f000000 ) >> 24)
#define GET_RGW_AGC_NEW_SEL                                        (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG0_))                   & 0x80000000 ) >> 31)
#define GET_RGW_RSSI_INV_NEW                                       (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG1))                    & 0x00000001 ) >> 0)
#define GET_RGW_RSSI_OFFSET_NEW                                    (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG1))                    & 0x00000ff0 ) >> 4)
#define GET_RGW_LG_PGA_JB_TH_NEW                                   (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG1))                    & 0x00f00000 ) >> 20)
#define GET_RGW_MG_PGA_JB_TH_NEW                                   (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG1))                    & 0x0f000000 ) >> 24)
#define GET_RGW_HG_PGA_JB_TH_NEW                                   (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG1))                    & 0xf0000000 ) >> 28)
#define GET_RGW_PRE_AGC_MG_TO_HG_RSSI_TH_NEW                       (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG2_))                   & 0x000007ff ) >> 0)
#define GET_RGW_PRE_AGC_HG_TO_MG_RSSI_TH_NEW                       (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG2_))                   & 0x007ff000 ) >> 12)
#define GET_RGW_PRE_AGC_LG_TO_MG_RSSI_TH_NEW                       (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG3_))                   & 0x000007ff ) >> 0)
#define GET_RGW_PRE_AGC_MG_TO_LG_RSSI_TH_NEW                       (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG3_))                   & 0x007ff000 ) >> 12)
#define GET_RGW_CNT_PRE_AGC_HG_AVG_LMT_NEW                         (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG4))                    & 0x0000007f ) >> 0)
#define GET_RGW_LG_PGA_SAT_PGA_GAIN_NEW                            (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG4))                    & 0x00000f00 ) >> 8)
#define GET_RGW_MG_PGA_SAT_PGA_GAIN_NEW                            (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG4))                    & 0x0000f000 ) >> 12)
#define GET_RGW_HG_PGA_SAT_PGA_GAIN_NEW                            (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG4))                    & 0x000f0000 ) >> 16)
#define GET_RGW_LG_RF_SAT_PGA_GAIN_NEW                             (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG4))                    & 0x00f00000 ) >> 20)
#define GET_RGW_MG_RF_SAT_PGA_GAIN_NEW                             (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG4))                    & 0x0f000000 ) >> 24)
#define GET_RGW_HG_RF_SAT_PGA_GAIN_NEW                             (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG4))                    & 0xf0000000 ) >> 28)
#define GET_RGW_CNT_PRE_AGC_MG_SETTLE_LMT_NEW                      (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG5))                    & 0x0000007f ) >> 0)
#define GET_RGW_CNT_PRE_AGC_HG_SETTLE_LMT_NEW                      (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG5))                    & 0x00007f00 ) >> 8)
#define GET_RGW_CNT_PRE_AGC_LG_AVG_LMT_NEW                         (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG5))                    & 0x007f0000 ) >> 16)
#define GET_RGW_CNT_PRE_AGC_MG_AVG_LMT_NEW                         (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG5))                    & 0x7f000000 ) >> 24)
#define GET_RGW_CNT_POST_AGC_LG_AVG_LMT_NEW                        (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG6_))                   & 0x0000007f ) >> 0)
#define GET_RGW_CNT_POST_AGC_MG_AVG_LMT_NEW                        (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG6_))                   & 0x00007f00 ) >> 8)
#define GET_RGW_CNT_POST_AGC_HG_AVG_LMT_NEW                        (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG6_))                   & 0x007f0000 ) >> 16)
#define GET_RGW_CNT_PRE_AGC_LG_SETTLE_LMT_NEW                      (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG6_))                   & 0x7f000000 ) >> 24)
#define GET_RGW_POST_AGC_MG_TO_LG_RSSI_TH_NEW                      (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG7))                    & 0x000007ff ) >> 0)
#define GET_RGW_POST_AGC_HG_TO_MG_RSSI_TH_NEW                      (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG7))                    & 0x007ff000 ) >> 12)
#define GET_RGW_CNT_POST_AGC_DONE_SETTLE_LMT_NEW                   (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG7))                    & 0x7f000000 ) >> 24)
#define GET_RGW_PRE_AGC_LG_TO_MG_PGADB_TH_NEW                      (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG8))                    & 0x0000007f ) >> 0)
#define GET_RGW_PRE_AGC_MG_TO_HG_PGADB_TH_NEW                      (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG8))                    & 0x00007f00 ) >> 8)
#define GET_RGW_POST_AGC_LG_TO_ULG_RSSI_TH_NEW                     (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG8))                    & 0x07ff0000 ) >> 16)
#define GET_RGW_LG_TO_ULG_COMP_NEW                                 (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG9))                    & 0x00001f00 ) >> 8)
#define GET_RGW_MG_TO_LG_COMP_NEW                                  (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG9))                    & 0x001f0000 ) >> 16)
#define GET_RGW_HG_TO_MG_COMP_NEW                                  (((REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG9))                    & 0x1f000000 ) >> 24)
#define GET_SVN_VERSION_BLE                                        (((REG32(ADR_SVN_VERSION))                                  & 0xffffffff ) >> 0)
#define GET_RGW_IQ_LBK                                             (((REG32(ADR_PHY_IQ_LBK))                                   & 0x00000001 ) >> 0)
#define GET_RGW_LBK_PATH_SEL                                       (((REG32(ADR_PHY_IQ_LBK))                                   & 0x00000030 ) >> 4)
#define GET_CPU_QUE_POP_ALT                                        (((REG32(ADR_MB_CPU_INT_ALT))                               & 0x00000001 ) >> 0)
#define GET_CPU_INT_ALT                                            (((REG32(ADR_MB_CPU_INT_ALT))                               & 0x00000004 ) >> 2)
#define GET_CPU_QUE_POP                                            (((REG32(ADR_MB_CPU_INT))                                   & 0x00000001 ) >> 0)
#define GET_CPU_INT                                                (((REG32(ADR_MB_CPU_INT))                                   & 0x00000004 ) >> 2)
#define GET_CPU_ID_TB0                                             (((REG32(ADR_CPU_ID_TB0))                                   & 0xffffffff ) >> 0)
#define GET_CPU_ID_TB1                                             (((REG32(ADR_CPU_ID_TB1))                                   & 0xffffffff ) >> 0)
#define GET_PKTID                                                  (((REG32(ADR_CH0_TRIG_1))                                   & 0x0000007f ) >> 0)
#define GET_HWID                                                   (((REG32(ADR_CH0_TRIG_1))                                   & 0x00000780 ) >> 7)
#define GET_CH0_INT_ADDR                                           (((REG32(ADR_CH0_TRIG_0))                                   & 0xffffffff ) >> 0)
#define GET_PRIPKTID                                               (((REG32(ADR_CH0_PRI_TRIG))                                 & 0x0000007f ) >> 0)
#define GET_PRIHWID                                                (((REG32(ADR_CH0_PRI_TRIG))                                 & 0x00000780 ) >> 7)
#define GET_CH0_FULL                                               (((REG32(ADR_MCU_STATUS))                                   & 0x00000001 ) >> 0)
#define GET_FF0_EMPTY                                              (((REG32(ADR_MCU_STATUS))                                   & 0x00000002 ) >> 1)
#define GET_CH2_FULL                                               (((REG32(ADR_MCU_STATUS))                                   & 0x00000010 ) >> 4)
#define GET_FF2_EMPTY                                              (((REG32(ADR_MCU_STATUS))                                   & 0x00000020 ) >> 5)
#define GET_RLS_BUSY                                               (((REG32(ADR_MCU_STATUS))                                   & 0x00000200 ) >> 9)
#define GET_RLS_COUNT_CLR                                          (((REG32(ADR_MCU_STATUS))                                   & 0x00000400 ) >> 10)
#define GET_RTN_COUNT_CLR                                          (((REG32(ADR_MCU_STATUS))                                   & 0x00000800 ) >> 11)
#define GET_RLS_COUNT                                              (((REG32(ADR_MCU_STATUS))                                   & 0x00ff0000 ) >> 16)
#define GET_RTN_COUNT                                              (((REG32(ADR_MCU_STATUS))                                   & 0xff000000 ) >> 24)
#define GET_FF0_CNT                                                (((REG32(ADR_RD_IN_FFCNT1))                                 & 0x0000001f ) >> 0)
#define GET_FF1_CNT                                                (((REG32(ADR_RD_IN_FFCNT1))                                 & 0x000001e0 ) >> 5)
#define GET_FF3_CNT                                                (((REG32(ADR_RD_IN_FFCNT1))                                 & 0x00003800 ) >> 11)
#define GET_FF5_CNT                                                (((REG32(ADR_RD_IN_FFCNT1))                                 & 0x000e0000 ) >> 17)
#define GET_FF6_CNT                                                (((REG32(ADR_RD_IN_FFCNT1))                                 & 0x00700000 ) >> 20)
#define GET_FF7_CNT                                                (((REG32(ADR_RD_IN_FFCNT1))                                 & 0x03800000 ) >> 23)
#define GET_FF8_CNT                                                (((REG32(ADR_RD_IN_FFCNT1))                                 & 0x1c000000 ) >> 26)
#define GET_FF9_CNT                                                (((REG32(ADR_RD_IN_FFCNT1))                                 & 0xe0000000 ) >> 29)
#define GET_FF10_CNT                                               (((REG32(ADR_RD_IN_FFCNT2))                                 & 0x00000007 ) >> 0)
#define GET_FF11_CNT                                               (((REG32(ADR_RD_IN_FFCNT2))                                 & 0x00000038 ) >> 3)
#define GET_FF12_CNT                                               (((REG32(ADR_RD_IN_FFCNT2))                                 & 0x000001c0 ) >> 6)
#define GET_FF13_CNT                                               (((REG32(ADR_RD_IN_FFCNT2))                                 & 0x00000e00 ) >> 9)
#define GET_FF14_CNT                                               (((REG32(ADR_RD_IN_FFCNT2))                                 & 0x00007000 ) >> 12)
#define GET_FF15_CNT                                               (((REG32(ADR_RD_IN_FFCNT2))                                 & 0x00038000 ) >> 15)
#define GET_FF4_CNT                                                (((REG32(ADR_RD_IN_FFCNT2))                                 & 0x007c0000 ) >> 18)
#define GET_FF2_CNT                                                (((REG32(ADR_RD_IN_FFCNT2))                                 & 0x03800000 ) >> 23)
#define GET_CH0_FULL_ALT                                           (((REG32(ADR_RD_FFIN_FULL))                                 & 0x00000001 ) >> 0)
#define GET_CH1_FULL                                               (((REG32(ADR_RD_FFIN_FULL))                                 & 0x00000002 ) >> 1)
#define GET_CH2_FULL_ALT                                           (((REG32(ADR_RD_FFIN_FULL))                                 & 0x00000004 ) >> 2)
#define GET_CH3_FULL                                               (((REG32(ADR_RD_FFIN_FULL))                                 & 0x00000008 ) >> 3)
#define GET_CH4_FULL                                               (((REG32(ADR_RD_FFIN_FULL))                                 & 0x00000010 ) >> 4)
#define GET_CH5_FULL                                               (((REG32(ADR_RD_FFIN_FULL))                                 & 0x00000020 ) >> 5)
#define GET_CH6_FULL                                               (((REG32(ADR_RD_FFIN_FULL))                                 & 0x00000040 ) >> 6)
#define GET_CH7_FULL                                               (((REG32(ADR_RD_FFIN_FULL))                                 & 0x00000080 ) >> 7)
#define GET_CH8_FULL                                               (((REG32(ADR_RD_FFIN_FULL))                                 & 0x00000100 ) >> 8)
#define GET_CH9_FULL                                               (((REG32(ADR_RD_FFIN_FULL))                                 & 0x00000200 ) >> 9)
#define GET_CH10_FULL                                              (((REG32(ADR_RD_FFIN_FULL))                                 & 0x00000400 ) >> 10)
#define GET_CH11_FULL                                              (((REG32(ADR_RD_FFIN_FULL))                                 & 0x00000800 ) >> 11)
#define GET_CH12_FULL                                              (((REG32(ADR_RD_FFIN_FULL))                                 & 0x00001000 ) >> 12)
#define GET_CH13_FULL                                              (((REG32(ADR_RD_FFIN_FULL))                                 & 0x00002000 ) >> 13)
#define GET_CH14_FULL                                              (((REG32(ADR_RD_FFIN_FULL))                                 & 0x00004000 ) >> 14)
#define GET_CH15_FULL                                              (((REG32(ADR_RD_FFIN_FULL))                                 & 0x00008000 ) >> 15)
#define GET_PKTID_ALT                                              (((REG32(ADR_CH2_TRIG_ALT))                                 & 0x0000007f ) >> 0)
#define GET_HWID_ALT                                               (((REG32(ADR_CH2_TRIG_ALT))                                 & 0x00000780 ) >> 7)
#define GET_CH2_INT_ADDR_ALT                                       (((REG32(ADR_CH2_INT_ADDR_ALT))                             & 0xffffffff ) >> 0)
#define GET_HALT_CH1                                               (((REG32(ADR_MBOX_HALT_CFG))                                & 0x00000002 ) >> 1)
#define GET_HALT_CH3                                               (((REG32(ADR_MBOX_HALT_CFG))                                & 0x00000008 ) >> 3)
#define GET_HALT_CH4                                               (((REG32(ADR_MBOX_HALT_CFG))                                & 0x00000010 ) >> 4)
#define GET_HALT_CH5                                               (((REG32(ADR_MBOX_HALT_CFG))                                & 0x00000020 ) >> 5)
#define GET_HALT_CH6                                               (((REG32(ADR_MBOX_HALT_CFG))                                & 0x00000040 ) >> 6)
#define GET_HALT_CH7                                               (((REG32(ADR_MBOX_HALT_CFG))                                & 0x00000080 ) >> 7)
#define GET_HALT_CH8                                               (((REG32(ADR_MBOX_HALT_CFG))                                & 0x00000100 ) >> 8)
#define GET_HALT_CH9                                               (((REG32(ADR_MBOX_HALT_CFG))                                & 0x00000200 ) >> 9)
#define GET_HALT_CH10                                              (((REG32(ADR_MBOX_HALT_CFG))                                & 0x00000400 ) >> 10)
#define GET_HALT_CH11                                              (((REG32(ADR_MBOX_HALT_CFG))                                & 0x00000800 ) >> 11)
#define GET_HALT_CH12                                              (((REG32(ADR_MBOX_HALT_CFG))                                & 0x00001000 ) >> 12)
#define GET_HALT_CH13                                              (((REG32(ADR_MBOX_HALT_CFG))                                & 0x00002000 ) >> 13)
#define GET_HALT_CH14                                              (((REG32(ADR_MBOX_HALT_CFG))                                & 0x00004000 ) >> 14)
#define GET_STOP_MBOX_OUT                                          (((REG32(ADR_MBOX_HALT_CFG))                                & 0x00010000 ) >> 16)
#define GET_STOP_MBOX_IN                                           (((REG32(ADR_MBOX_HALT_CFG))                                & 0x00020000 ) >> 17)
#define GET_MB_ERR_AUTO_HALT_EN                                    (((REG32(ADR_MBOX_HALT_CFG))                                & 0x00100000 ) >> 20)
#define GET_MB_EXCEPT_CLR                                          (((REG32(ADR_MBOX_HALT_CFG))                                & 0x00200000 ) >> 21)
#define GET_CH1_HALT_STS                                           (((REG32(ADR_MBOX_HALT_STS))                                & 0x00000002 ) >> 1)
#define GET_CH3_HALT_STS                                           (((REG32(ADR_MBOX_HALT_STS))                                & 0x00000008 ) >> 3)
#define GET_CH4_HALT_STS                                           (((REG32(ADR_MBOX_HALT_STS))                                & 0x00000010 ) >> 4)
#define GET_CH5_HALT_STS                                           (((REG32(ADR_MBOX_HALT_STS))                                & 0x00000020 ) >> 5)
#define GET_CH6_HALT_STS                                           (((REG32(ADR_MBOX_HALT_STS))                                & 0x00000040 ) >> 6)
#define GET_CH7_HALT_STS                                           (((REG32(ADR_MBOX_HALT_STS))                                & 0x00000080 ) >> 7)
#define GET_CH8_HALT_STS                                           (((REG32(ADR_MBOX_HALT_STS))                                & 0x00000100 ) >> 8)
#define GET_CH9_HALT_STS                                           (((REG32(ADR_MBOX_HALT_STS))                                & 0x00000200 ) >> 9)
#define GET_CH10_HALT_STS                                          (((REG32(ADR_MBOX_HALT_STS))                                & 0x00000400 ) >> 10)
#define GET_CH11_HALT_STS                                          (((REG32(ADR_MBOX_HALT_STS))                                & 0x00000800 ) >> 11)
#define GET_CH12_HALT_STS                                          (((REG32(ADR_MBOX_HALT_STS))                                & 0x00001000 ) >> 12)
#define GET_CH13_HALT_STS                                          (((REG32(ADR_MBOX_HALT_STS))                                & 0x00002000 ) >> 13)
#define GET_CH14_HALT_STS                                          (((REG32(ADR_MBOX_HALT_STS))                                & 0x00004000 ) >> 14)
#define GET_STOP_MBOX_OUT_SUCCESS                                  (((REG32(ADR_MBOX_HALT_STS))                                & 0x00010000 ) >> 16)
#define GET_MB_EXCEPT_CASE                                         (((REG32(ADR_MBOX_HALT_STS))                                & 0xff000000 ) >> 24)
#define GET_MB_DBG_TIME_STEP                                       (((REG32(ADR_MB_DBG_CFG1))                                  & 0x0000ffff ) >> 0)
#define GET_DBG_TYPE                                               (((REG32(ADR_MB_DBG_CFG1))                                  & 0x00030000 ) >> 16)
#define GET_MB_DBG_CLR                                             (((REG32(ADR_MB_DBG_CFG1))                                  & 0x00040000 ) >> 18)
#define GET_DBG_ALC_LOG_EN                                         (((REG32(ADR_MB_DBG_CFG1))                                  & 0x00080000 ) >> 19)
#define GET_MB_DBG_COUNTER_EN                                      (((REG32(ADR_MB_DBG_CFG1))                                  & 0x01000000 ) >> 24)
#define GET_MB_DBG_EN                                              (((REG32(ADR_MB_DBG_CFG1))                                  & 0x80000000 ) >> 31)
#define GET_MB_DBG_RECORD_CNT                                      (((REG32(ADR_MB_DBG_CFG2))                                  & 0x0000ffff ) >> 0)
#define GET_MB_DBG_LENGTH                                          (((REG32(ADR_MB_DBG_CFG2))                                  & 0xffff0000 ) >> 16)
#define GET_MB_DBG_CFG_ADDR                                        (((REG32(ADR_MB_DBG_CFG3))                                  & 0xffffffff ) >> 0)
#define GET_DBG_HWID0_WR_EN                                        (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00000001 ) >> 0)
#define GET_DBG_HWID1_WR_EN                                        (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00000002 ) >> 1)
#define GET_DBG_HWID2_WR_EN                                        (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00000004 ) >> 2)
#define GET_DBG_HWID3_WR_EN                                        (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00000008 ) >> 3)
#define GET_DBG_HWID4_WR_EN                                        (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00000010 ) >> 4)
#define GET_DBG_HWID5_WR_EN                                        (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00000020 ) >> 5)
#define GET_DBG_HWID6_WR_EN                                        (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00000040 ) >> 6)
#define GET_DBG_HWID7_WR_EN                                        (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00000080 ) >> 7)
#define GET_DBG_HWID8_WR_EN                                        (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00000100 ) >> 8)
#define GET_DBG_HWID9_WR_EN                                        (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00000200 ) >> 9)
#define GET_DBG_HWID10_WR_EN                                       (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00000400 ) >> 10)
#define GET_DBG_HWID11_WR_EN                                       (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00000800 ) >> 11)
#define GET_DBG_HWID12_WR_EN                                       (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00001000 ) >> 12)
#define GET_DBG_HWID13_WR_EN                                       (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00002000 ) >> 13)
#define GET_DBG_HWID14_WR_EN                                       (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00004000 ) >> 14)
#define GET_DBG_HWID15_WR_EN                                       (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00008000 ) >> 15)
#define GET_DBG_HWID0_RD_EN                                        (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00010000 ) >> 16)
#define GET_DBG_HWID1_RD_EN                                        (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00020000 ) >> 17)
#define GET_DBG_HWID2_RD_EN                                        (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00040000 ) >> 18)
#define GET_DBG_HWID3_RD_EN                                        (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00080000 ) >> 19)
#define GET_DBG_HWID4_RD_EN                                        (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00100000 ) >> 20)
#define GET_DBG_HWID5_RD_EN                                        (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00200000 ) >> 21)
#define GET_DBG_HWID6_RD_EN                                        (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00400000 ) >> 22)
#define GET_DBG_HWID7_RD_EN                                        (((REG32(ADR_MB_DBG_CFG4))                                  & 0x00800000 ) >> 23)
#define GET_DBG_HWID8_RD_EN                                        (((REG32(ADR_MB_DBG_CFG4))                                  & 0x01000000 ) >> 24)
#define GET_DBG_HWID9_RD_EN                                        (((REG32(ADR_MB_DBG_CFG4))                                  & 0x02000000 ) >> 25)
#define GET_DBG_HWID10_RD_EN                                       (((REG32(ADR_MB_DBG_CFG4))                                  & 0x04000000 ) >> 26)
#define GET_DBG_HWID11_RD_EN                                       (((REG32(ADR_MB_DBG_CFG4))                                  & 0x08000000 ) >> 27)
#define GET_DBG_HWID12_RD_EN                                       (((REG32(ADR_MB_DBG_CFG4))                                  & 0x10000000 ) >> 28)
#define GET_DBG_HWID13_RD_EN                                       (((REG32(ADR_MB_DBG_CFG4))                                  & 0x20000000 ) >> 29)
#define GET_DBG_HWID14_RD_EN                                       (((REG32(ADR_MB_DBG_CFG4))                                  & 0x40000000 ) >> 30)
#define GET_DBG_HWID15_RD_EN                                       (((REG32(ADR_MB_DBG_CFG4))                                  & 0x80000000 ) >> 31)
#define GET_MB_OUT_QUEUE_EN                                        (((REG32(ADR_MB_OUT_QUEUE_CFG))                             & 0x00000002 ) >> 1)
#define GET_OUT_QUEUE_FLUSH_ID                                     (((REG32(ADR_MB_OUT_QUEUE_FLUSH))                           & 0x0000007f ) >> 0)
#define GET_OUT_QUEUE_FLUSH_MODE                                   (((REG32(ADR_MB_OUT_QUEUE_FLUSH))                           & 0x00000003 ) >> 0)
#define GET_OUT_QUEUE_FLUSH_SEL                                    (((REG32(ADR_MB_OUT_QUEUE_FLUSH))                           & 0x00000f00 ) >> 8)
#define GET_FFO0_CNT                                               (((REG32(ADR_RD_FFOUT_CNT1))                                & 0x0000001f ) >> 0)
#define GET_FFO1_CNT                                               (((REG32(ADR_RD_FFOUT_CNT1))                                & 0x000003e0 ) >> 5)
#define GET_FFO2_CNT                                               (((REG32(ADR_RD_FFOUT_CNT1))                                & 0x00003c00 ) >> 10)
#define GET_FFO3_CNT                                               (((REG32(ADR_RD_FFOUT_CNT1))                                & 0x000f8000 ) >> 15)
#define GET_FFO4_CNT                                               (((REG32(ADR_RD_FFOUT_CNT1))                                & 0x00300000 ) >> 20)
#define GET_FFO5_CNT                                               (((REG32(ADR_RD_FFOUT_CNT1))                                & 0x0e000000 ) >> 25)
#define GET_FFO6_CNT                                               (((REG32(ADR_RD_FFOUT_CNT2))                                & 0x0000000f ) >> 0)
#define GET_FFO7_CNT                                               (((REG32(ADR_RD_FFOUT_CNT2))                                & 0x000003e0 ) >> 5)
#define GET_FFO8_CNT                                               (((REG32(ADR_RD_FFOUT_CNT2))                                & 0x00007c00 ) >> 10)
#define GET_FFO9_CNT                                               (((REG32(ADR_RD_FFOUT_CNT2))                                & 0x000f8000 ) >> 15)
#define GET_FFO10_CNT                                              (((REG32(ADR_RD_FFOUT_CNT2))                                & 0x00f00000 ) >> 20)
#define GET_FFO11_CNT                                              (((REG32(ADR_RD_FFOUT_CNT2))                                & 0x3e000000 ) >> 25)
#define GET_FFO12_CNT                                              (((REG32(ADR_RD_FFOUT_CNT3))                                & 0x00000007 ) >> 0)
#define GET_FFO13_CNT                                              (((REG32(ADR_RD_FFOUT_CNT3))                                & 0x00000060 ) >> 5)
#define GET_FFO14_CNT                                              (((REG32(ADR_RD_FFOUT_CNT3))                                & 0x00007c00 ) >> 10)
#define GET_FFO15_CNT                                              (((REG32(ADR_RD_FFOUT_CNT3))                                & 0x00078000 ) >> 15)
#define GET_CH0_FFO_FULL                                           (((REG32(ADR_RD_FFOUT_FULL))                                & 0x00000001 ) >> 0)
#define GET_CH1_FFO_FULL                                           (((REG32(ADR_RD_FFOUT_FULL))                                & 0x00000002 ) >> 1)
#define GET_CH2_FFO_FULL                                           (((REG32(ADR_RD_FFOUT_FULL))                                & 0x00000004 ) >> 2)
#define GET_CH3_FFO_FULL                                           (((REG32(ADR_RD_FFOUT_FULL))                                & 0x00000008 ) >> 3)
#define GET_CH4_FFO_FULL                                           (((REG32(ADR_RD_FFOUT_FULL))                                & 0x00000010 ) >> 4)
#define GET_CH5_FFO_FULL                                           (((REG32(ADR_RD_FFOUT_FULL))                                & 0x00000020 ) >> 5)
#define GET_CH6_FFO_FULL                                           (((REG32(ADR_RD_FFOUT_FULL))                                & 0x00000040 ) >> 6)
#define GET_CH7_FFO_FULL                                           (((REG32(ADR_RD_FFOUT_FULL))                                & 0x00000080 ) >> 7)
#define GET_CH8_FFO_FULL                                           (((REG32(ADR_RD_FFOUT_FULL))                                & 0x00000100 ) >> 8)
#define GET_CH9_FFO_FULL                                           (((REG32(ADR_RD_FFOUT_FULL))                                & 0x00000200 ) >> 9)
#define GET_CH10_FFO_FULL                                          (((REG32(ADR_RD_FFOUT_FULL))                                & 0x00000400 ) >> 10)
#define GET_CH11_FFO_FULL                                          (((REG32(ADR_RD_FFOUT_FULL))                                & 0x00000800 ) >> 11)
#define GET_CH12_FFO_FULL                                          (((REG32(ADR_RD_FFOUT_FULL))                                & 0x00001000 ) >> 12)
#define GET_CH13_FFO_FULL                                          (((REG32(ADR_RD_FFOUT_FULL))                                & 0x00002000 ) >> 13)
#define GET_CH14_FFO_FULL                                          (((REG32(ADR_RD_FFOUT_FULL))                                & 0x00004000 ) >> 14)
#define GET_CH15_FFO_FULL                                          (((REG32(ADR_RD_FFOUT_FULL))                                & 0x00008000 ) >> 15)
#define GET_CH0_LOWTHOLD_INT                                       (((REG32(ADR_MB_THRESHOLD6))                                & 0x00000001 ) >> 0)
#define GET_CH1_LOWTHOLD_INT                                       (((REG32(ADR_MB_THRESHOLD6))                                & 0x00000002 ) >> 1)
#define GET_CH2_LOWTHOLD_INT                                       (((REG32(ADR_MB_THRESHOLD6))                                & 0x00000004 ) >> 2)
#define GET_CH3_LOWTHOLD_INT                                       (((REG32(ADR_MB_THRESHOLD6))                                & 0x00000008 ) >> 3)
#define GET_CH4_LOWTHOLD_INT                                       (((REG32(ADR_MB_THRESHOLD6))                                & 0x00000010 ) >> 4)
#define GET_CH5_LOWTHOLD_INT                                       (((REG32(ADR_MB_THRESHOLD6))                                & 0x00000020 ) >> 5)
#define GET_CH6_LOWTHOLD_INT                                       (((REG32(ADR_MB_THRESHOLD6))                                & 0x00000040 ) >> 6)
#define GET_CH7_LOWTHOLD_INT                                       (((REG32(ADR_MB_THRESHOLD6))                                & 0x00000080 ) >> 7)
#define GET_CH8_LOWTHOLD_INT                                       (((REG32(ADR_MB_THRESHOLD6))                                & 0x00000100 ) >> 8)
#define GET_CH9_LOWTHOLD_INT                                       (((REG32(ADR_MB_THRESHOLD6))                                & 0x00000200 ) >> 9)
#define GET_CH10_LOWTHOLD_INT                                      (((REG32(ADR_MB_THRESHOLD6))                                & 0x00000400 ) >> 10)
#define GET_CH11_LOWTHOLD_INT                                      (((REG32(ADR_MB_THRESHOLD6))                                & 0x00000800 ) >> 11)
#define GET_CH12_LOWTHOLD_INT                                      (((REG32(ADR_MB_THRESHOLD6))                                & 0x00001000 ) >> 12)
#define GET_CH13_LOWTHOLD_INT                                      (((REG32(ADR_MB_THRESHOLD6))                                & 0x00002000 ) >> 13)
#define GET_CH14_LOWTHOLD_INT                                      (((REG32(ADR_MB_THRESHOLD6))                                & 0x00004000 ) >> 14)
#define GET_CH15_LOWTHOLD_INT                                      (((REG32(ADR_MB_THRESHOLD6))                                & 0x00008000 ) >> 15)
#define GET_MB_LOW_THOLD_EN                                        (((REG32(ADR_MB_THRESHOLD6))                                & 0x80000000 ) >> 31)
#define GET_CH0_LOWTHOLD                                           (((REG32(ADR_MB_THRESHOLD7))                                & 0x0000001f ) >> 0)
#define GET_CH1_LOWTHOLD                                           (((REG32(ADR_MB_THRESHOLD7))                                & 0x00001f00 ) >> 8)
#define GET_CH2_LOWTHOLD                                           (((REG32(ADR_MB_THRESHOLD7))                                & 0x001f0000 ) >> 16)
#define GET_CH3_LOWTHOLD                                           (((REG32(ADR_MB_THRESHOLD7))                                & 0x1f000000 ) >> 24)
#define GET_CH4_LOWTHOLD                                           (((REG32(ADR_MB_THRESHOLD8))                                & 0x0000001f ) >> 0)
#define GET_CH5_LOWTHOLD                                           (((REG32(ADR_MB_THRESHOLD8))                                & 0x00001f00 ) >> 8)
#define GET_CH6_LOWTHOLD                                           (((REG32(ADR_MB_THRESHOLD8))                                & 0x001f0000 ) >> 16)
#define GET_CH7_LOWTHOLD                                           (((REG32(ADR_MB_THRESHOLD8))                                & 0x1f000000 ) >> 24)
#define GET_CH8_LOWTHOLD                                           (((REG32(ADR_MB_THRESHOLD9))                                & 0x0000001f ) >> 0)
#define GET_CH9_LOWTHOLD                                           (((REG32(ADR_MB_THRESHOLD9))                                & 0x00001f00 ) >> 8)
#define GET_CH10_LOWTHOLD                                          (((REG32(ADR_MB_THRESHOLD9))                                & 0x001f0000 ) >> 16)
#define GET_CH11_LOWTHOLD                                          (((REG32(ADR_MB_THRESHOLD9))                                & 0x1f000000 ) >> 24)
#define GET_CH12_LOWTHOLD                                          (((REG32(ADR_MB_THRESHOLD10))                               & 0x0000001f ) >> 0)
#define GET_CH13_LOWTHOLD                                          (((REG32(ADR_MB_THRESHOLD10))                               & 0x00001f00 ) >> 8)
#define GET_CH14_LOWTHOLD                                          (((REG32(ADR_MB_THRESHOLD10))                               & 0x001f0000 ) >> 16)
#define GET_CH15_LOWTHOLD                                          (((REG32(ADR_MB_THRESHOLD10))                               & 0x1f000000 ) >> 24)
#define GET_TRASH_TIMEOUT_EN                                       (((REG32(ADR_MB_TRASH_CFG))                                 & 0x00000001 ) >> 0)
#define GET_TRASH_CAN_INT                                          (((REG32(ADR_MB_TRASH_CFG))                                 & 0x00000002 ) >> 1)
#define GET_TRASH_INT_ID                                           (((REG32(ADR_MB_TRASH_CFG))                                 & 0x000007f0 ) >> 4)
#define GET_TRASH_TIMEOUT                                          (((REG32(ADR_MB_TRASH_CFG))                                 & 0x03ff0000 ) >> 16)
#define GET_IN_FIFO_FLUSH_ID                                       (((REG32(ADR_MB_IN_FF_FLUSH))                               & 0x000007ff ) >> 0)
#define GET_IN_FIFO_FLUSH_MODE                                     (((REG32(ADR_MB_IN_FF_FLUSH))                               & 0x00000003 ) >> 0)
#define GET_IN_FIFO_FLUSH_SEL                                      (((REG32(ADR_MB_IN_FF_FLUSH))                               & 0x00000f00 ) >> 8)
#define GET_CPU_ID_TB2                                             (((REG32(ADR_CPU_ID_TB2))                                   & 0xffffffff ) >> 0)
#define GET_CPU_ID_TB3                                             (((REG32(ADR_CPU_ID_TB3))                                   & 0xffffffff ) >> 0)
#define GET_IQ_LOG_EN                                              (((REG32(ADR_PHY_IQ_LOG_CFG0))                              & 0x00000001 ) >> 0)
#define GET_IQ_LOG_STOP_MODE                                       (((REG32(ADR_PHY_IQ_LOG_CFG1))                              & 0x00000001 ) >> 0)
#define GET_IQ_LOG_TIMER                                           (((REG32(ADR_PHY_IQ_LOG_CFG1))                              & 0xffff0000 ) >> 16)
#define GET_IQ_LOG_LEN                                             (((REG32(ADR_PHY_IQ_LOG_LEN))                               & 0x0003ffff ) >> 0)
#define GET_IQ_LOG_TAIL_ADR                                        (((REG32(ADR_PHY_IQ_LOG_ENDADR))                            & 0x0003ffff ) >> 0)
#define GET_IQ_LOG_ST_ADR                                          (((REG32(ADR_PHY_IQ_LOG_STADR))                             & 0x0003ffff ) >> 0)
#define GET_ALC_LENG                                               (((REG32(ADR_WR_ALC))                                       & 0x0003ffff ) >> 0)
#define GET_CH0_DYN_PRI                                            (((REG32(ADR_WR_ALC))                                       & 0x00300000 ) >> 20)
#define GET_MCU_PKTID                                              (((REG32(ADR_GETID))                                        & 0xffffffff ) >> 0)
#define GET_CH0_STA_PRI                                            (((REG32(ADR_CH_STA_PRI))                                   & 0x00000003 ) >> 0)
#define GET_CH1_STA_PRI                                            (((REG32(ADR_CH_STA_PRI))                                   & 0x00000030 ) >> 4)
#define GET_CH2_STA_PRI                                            (((REG32(ADR_CH_STA_PRI))                                   & 0x00000300 ) >> 8)
#define GET_CH3_STA_PRI                                            (((REG32(ADR_CH_STA_PRI))                                   & 0x00003000 ) >> 12)
#define GET_ID_TB0                                                 (((REG32(ADR_RD_ID0))                                       & 0xffffffff ) >> 0)
#define GET_ID_TB1                                                 (((REG32(ADR_RD_ID1))                                       & 0xffffffff ) >> 0)
#define GET_ID_MNG_ALC_ERR_EN                                      (((REG32(ADR_IMD_CFG))                                      & 0x00000008 ) >> 3)
#define GET_ID_MNG_HALT                                            (((REG32(ADR_IMD_CFG))                                      & 0x00000010 ) >> 4)
#define GET_ID_MNG_ERR_HALT_EN                                     (((REG32(ADR_IMD_CFG))                                      & 0x00000020 ) >> 5)
#define GET_ID_EXCEPT_FLG_CLR                                      (((REG32(ADR_IMD_CFG))                                      & 0x00000040 ) >> 6)
#define GET_ID_EXCEPT_FLG                                          (((REG32(ADR_IMD_CFG))                                      & 0x00000080 ) >> 7)
#define GET_ID_FULL                                                (((REG32(ADR_IMD_STA))                                      & 0x00000001 ) >> 0)
#define GET_ID_MNG_BUSY                                            (((REG32(ADR_IMD_STA))                                      & 0x00000002 ) >> 1)
#define GET_REQ_LOCK                                               (((REG32(ADR_IMD_STA))                                      & 0x00000004 ) >> 2)
#define GET_CH0_REQ_LOCK                                           (((REG32(ADR_IMD_STA))                                      & 0x00000010 ) >> 4)
#define GET_CH1_REQ_LOCK                                           (((REG32(ADR_IMD_STA))                                      & 0x00000020 ) >> 5)
#define GET_CH2_REQ_LOCK                                           (((REG32(ADR_IMD_STA))                                      & 0x00000040 ) >> 6)
#define GET_CH3_REQ_LOCK                                           (((REG32(ADR_IMD_STA))                                      & 0x00000080 ) >> 7)
#define GET_REQ_LOCK_INT_EN                                        (((REG32(ADR_IMD_STA))                                      & 0x00000100 ) >> 8)
#define GET_REQ_LOCK_INT                                           (((REG32(ADR_IMD_STA))                                      & 0x00000200 ) >> 9)
#define GET_MCU_ALC_READY                                          (((REG32(ADR_ALC_STA))                                      & 0x00000001 ) >> 0)
#define GET_ALC_FAIL                                               (((REG32(ADR_ALC_STA))                                      & 0x00000002 ) >> 1)
#define GET_ALC_BUSY                                               (((REG32(ADR_ALC_STA))                                      & 0x00000004 ) >> 2)
#define GET_CH0_NVLD                                               (((REG32(ADR_ALC_STA))                                      & 0x00000010 ) >> 4)
#define GET_CH1_NVLD                                               (((REG32(ADR_ALC_STA))                                      & 0x00000020 ) >> 5)
#define GET_CH2_NVLD                                               (((REG32(ADR_ALC_STA))                                      & 0x00000040 ) >> 6)
#define GET_CH3_NVLD                                               (((REG32(ADR_ALC_STA))                                      & 0x00000080 ) >> 7)
#define GET_ALC_INT_ID                                             (((REG32(ADR_ALC_STA))                                      & 0x00007f00 ) >> 8)
#define GET_ALC_TIMEOUT                                            (((REG32(ADR_ALC_STA))                                      & 0x03ff0000 ) >> 16)
#define GET_ALC_TIMEOUT_INT_EN                                     (((REG32(ADR_ALC_STA))                                      & 0x40000000 ) >> 30)
#define GET_ALC_TIMEOUT_INT                                        (((REG32(ADR_ALC_STA))                                      & 0x80000000 ) >> 31)
#define GET_TX_ID_COUNT                                            (((REG32(ADR_TRX_ID_COUNT))                                 & 0x000000ff ) >> 0)
#define GET_RX_ID_COUNT                                            (((REG32(ADR_TRX_ID_COUNT))                                 & 0x0000ff00 ) >> 8)
#define GET_TX_ID_THOLD                                            (((REG32(ADR_TRX_ID_THRESHOLD))                             & 0x000000ff ) >> 0)
#define GET_RX_ID_THOLD                                            (((REG32(ADR_TRX_ID_THRESHOLD))                             & 0x0000ff00 ) >> 8)
#define GET_ID_THOLD_RX_INT                                        (((REG32(ADR_TRX_ID_THRESHOLD))                             & 0x00010000 ) >> 16)
#define GET_RX_INT_CH                                              (((REG32(ADR_TRX_ID_THRESHOLD))                             & 0x000e0000 ) >> 17)
#define GET_ID_THOLD_TX_INT                                        (((REG32(ADR_TRX_ID_THRESHOLD))                             & 0x00100000 ) >> 20)
#define GET_TX_INT_CH                                              (((REG32(ADR_TRX_ID_THRESHOLD))                             & 0x00e00000 ) >> 21)
#define GET_ID_THOLD_INT_EN                                        (((REG32(ADR_TRX_ID_THRESHOLD))                             & 0x01000000 ) >> 24)
#define GET_TX_ID_TB0                                              (((REG32(ADR_TX_ID0))                                       & 0xffffffff ) >> 0)
#define GET_TX_ID_TB1                                              (((REG32(ADR_TX_ID1))                                       & 0xffffffff ) >> 0)
#define GET_RX_ID_TB0                                              (((REG32(ADR_RX_ID0))                                       & 0xffffffff ) >> 0)
#define GET_RX_ID_TB1                                              (((REG32(ADR_RX_ID1))                                       & 0xffffffff ) >> 0)
#define GET_DOUBLE_RLS_INT_EN                                      (((REG32(ADR_RTN_STA))                                      & 0x00000001 ) >> 0)
#define GET_ID_DOUBLE_RLS_INT                                      (((REG32(ADR_RTN_STA))                                      & 0x00000002 ) >> 1)
#define GET_DOUBLE_RLS_ID                                          (((REG32(ADR_RTN_STA))                                      & 0x00007f00 ) >> 8)
#define GET_ID_LEN_THOLD_INT_EN                                    (((REG32(ADR_ID_LEN_THREADSHOLD1))                          & 0x00000001 ) >> 0)
#define GET_ALL_ID_LEN_THOLD_INT                                   (((REG32(ADR_ID_LEN_THREADSHOLD1))                          & 0x00000002 ) >> 1)
#define GET_TX_ID_LEN_THOLD_INT                                    (((REG32(ADR_ID_LEN_THREADSHOLD1))                          & 0x00000004 ) >> 2)
#define GET_RX_ID_LEN_THOLD_INT                                    (((REG32(ADR_ID_LEN_THREADSHOLD1))                          & 0x00000008 ) >> 3)
#define GET_ID_TX_LEN_THOLD                                        (((REG32(ADR_ID_LEN_THREADSHOLD1))                          & 0x00001ff0 ) >> 4)
#define GET_ID_RX_LEN_THOLD                                        (((REG32(ADR_ID_LEN_THREADSHOLD1))                          & 0x003fe000 ) >> 13)
#define GET_ID_LEN_THOLD                                           (((REG32(ADR_ID_LEN_THREADSHOLD1))                          & 0x7fc00000 ) >> 22)
#define GET_ALL_ID_ALC_LEN                                         (((REG32(ADR_ID_LEN_THREADSHOLD2))                          & 0x000001ff ) >> 0)
#define GET_TX_ID_ALC_LEN                                          (((REG32(ADR_ID_LEN_THREADSHOLD2))                          & 0x0003fe00 ) >> 9)
#define GET_RX_ID_ALC_LEN                                          (((REG32(ADR_ID_LEN_THREADSHOLD2))                          & 0x07fc0000 ) >> 18)
#define GET_CH_ARB_EN                                              (((REG32(ADR_CH_ARB_PRI))                                   & 0x00000001 ) >> 0)
#define GET_CH_PRI1                                                (((REG32(ADR_CH_ARB_PRI))                                   & 0x00000030 ) >> 4)
#define GET_CH_PRI2                                                (((REG32(ADR_CH_ARB_PRI))                                   & 0x00000300 ) >> 8)
#define GET_CH_PRI3                                                (((REG32(ADR_CH_ARB_PRI))                                   & 0x00003000 ) >> 12)
#define GET_CH_PRI4                                                (((REG32(ADR_CH_ARB_PRI))                                   & 0x00030000 ) >> 16)
#define GET_TX_ID_REMAIN                                           (((REG32(ADR_TX_ID_REMAIN_STATUS))                          & 0x0000007f ) >> 0)
#define GET_TX_PAGE_REMAIN                                         (((REG32(ADR_TX_ID_REMAIN_STATUS))                          & 0x0001ff00 ) >> 8)
#define GET_ID_PAGE_MAX_SIZE                                       (((REG32(ADR_ID_INFO_STA))                                  & 0x000001ff ) >> 0)
#define GET_TX_PAGE_LIMIT                                          (((REG32(ADR_TX_LIMIT_INTR))                                & 0x000001ff ) >> 0)
#define GET_TX_COUNT_LIMIT                                         (((REG32(ADR_TX_LIMIT_INTR))                                & 0x00ff0000 ) >> 16)
#define GET_TX_LIMIT_INT                                           (((REG32(ADR_TX_LIMIT_INTR))                                & 0x40000000 ) >> 30)
#define GET_TX_LIMIT_INT_EN                                        (((REG32(ADR_TX_LIMIT_INTR))                                & 0x80000000 ) >> 31)
#define GET_TX_PAGE_USE_7_0                                        (((REG32(ADR_TX_ID_ALL_INFO))                               & 0x000000ff ) >> 0)
#define GET_TX_ID_USE_5_0                                          (((REG32(ADR_TX_ID_ALL_INFO))                               & 0x00003f00 ) >> 8)
#define GET_EDCA0_FFO_CNT                                          (((REG32(ADR_TX_ID_ALL_INFO))                               & 0x0003c000 ) >> 14)
#define GET_EDCA1_FFO_CNT_3_0                                      (((REG32(ADR_TX_ID_ALL_INFO))                               & 0x003c0000 ) >> 18)
#define GET_EDCA2_FFO_CNT                                          (((REG32(ADR_TX_ID_ALL_INFO))                               & 0x07c00000 ) >> 22)
#define GET_EDCA3_FFO_CNT                                          (((REG32(ADR_TX_ID_ALL_INFO))                               & 0xf8000000 ) >> 27)
#define GET_ID_TB2                                                 (((REG32(ADR_RD_ID2))                                       & 0xffffffff ) >> 0)
#define GET_ID_TB3                                                 (((REG32(ADR_RD_ID3))                                       & 0xffffffff ) >> 0)
#define GET_TX_ID_TB2                                              (((REG32(ADR_TX_ID2))                                       & 0xffffffff ) >> 0)
#define GET_TX_ID_TB3                                              (((REG32(ADR_TX_ID3))                                       & 0xffffffff ) >> 0)
#define GET_RX_ID_TB2                                              (((REG32(ADR_RX_ID2))                                       & 0xffffffff ) >> 0)
#define GET_RX_ID_TB3                                              (((REG32(ADR_RX_ID3))                                       & 0xffffffff ) >> 0)
#define GET_TX_PAGE_USE2                                           (((REG32(ADR_TX_ID_ALL_INFO2))                              & 0x000001ff ) >> 0)
#define GET_TX_ID_USE2                                             (((REG32(ADR_TX_ID_ALL_INFO2))                              & 0x0001fe00 ) >> 9)
#define GET_EDCA4_FFO_CNT                                          (((REG32(ADR_TX_ID_ALL_INFO2))                              & 0x001e0000 ) >> 17)
#define GET_EDCA5_FFO_CNT                                          (((REG32(ADR_TX_ID_ALL_INFO2))                              & 0x03e00000 ) >> 21)
#define GET_TX_PAGE_USE3                                           (((REG32(ADR_TX_ID_ALL_INFO_A))                             & 0x000001ff ) >> 0)
#define GET_TX_ID_USE3                                             (((REG32(ADR_TX_ID_ALL_INFO_A))                             & 0x0001fe00 ) >> 9)
#define GET_EDCA1_FFO_CNT2                                         (((REG32(ADR_TX_ID_ALL_INFO_A))                             & 0x003e0000 ) >> 17)
#define GET_EDCA4_FFO_CNT2                                         (((REG32(ADR_TX_ID_ALL_INFO_A))                             & 0x07800000 ) >> 23)
#define GET_EDCA5_FFO_CNT2                                         (((REG32(ADR_TX_ID_ALL_INFO_A))                             & 0xf8000000 ) >> 27)
#define GET_TX_PAGE_USE4                                           (((REG32(ADR_TX_ID_ALL_INFO_B))                             & 0x000001ff ) >> 0)
#define GET_TX_ID_USE4                                             (((REG32(ADR_TX_ID_ALL_INFO_B))                             & 0x0001fe00 ) >> 9)
#define GET_EDCA2_FFO_CNT2                                         (((REG32(ADR_TX_ID_ALL_INFO_B))                             & 0x003e0000 ) >> 17)
#define GET_EDCA3_FFO_CNT2                                         (((REG32(ADR_TX_ID_ALL_INFO_B))                             & 0x07c00000 ) >> 22)
#define GET_TX_ID_IFO_LEN                                          (((REG32(ADR_TX_ID_REMAIN_STATUS2))                         & 0x000001ff ) >> 0)
#define GET_RX_ID_IFO_LEN                                          (((REG32(ADR_TX_ID_REMAIN_STATUS2))                         & 0x01ff0000 ) >> 16)
#define GET_MAX_ALL_ALC_ID_CNT                                     (((REG32(ADR_ALC_ID_INFO))                                  & 0x000000ff ) >> 0)
#define GET_MAX_TX_ALC_ID_CNT                                      (((REG32(ADR_ALC_ID_INFO))                                  & 0x0000ff00 ) >> 8)
#define GET_MAX_RX_ALC_ID_CNT                                      (((REG32(ADR_ALC_ID_INFO))                                  & 0x00ff0000 ) >> 16)
#define GET_MAX_ALL_ID_ALC_LEN                                     (((REG32(ADR_ALC_ID_INF1))                                  & 0x000001ff ) >> 0)
#define GET_MAX_TX_ID_ALC_LEN                                      (((REG32(ADR_ALC_ID_INF1))                                  & 0x0003fe00 ) >> 9)
#define GET_MAX_RX_ID_ALC_LEN                                      (((REG32(ADR_ALC_ID_INF1))                                  & 0x07fc0000 ) >> 18)
#define GET_TX_PAGE_USE_A_7_0                                      (((REG32(ADR_TX_ID_ALL_INFO_1A))                            & 0x000000ff ) >> 0)
#define GET_TX_ID_USE_A_5_0                                        (((REG32(ADR_TX_ID_ALL_INFO_1A))                            & 0x00003f00 ) >> 8)
#define GET_EDCA0_FFO_CNT_A                                        (((REG32(ADR_TX_ID_ALL_INFO_1A))                            & 0x0003c000 ) >> 14)
#define GET_EDCA1_FFO_CNT_A                                        (((REG32(ADR_TX_ID_ALL_INFO_1A))                            & 0x003c0000 ) >> 18)
#define GET_EDCA2_FFO_CNT_A                                        (((REG32(ADR_TX_ID_ALL_INFO_1A))                            & 0x07c00000 ) >> 22)
#define GET_EDCA3_FFO_CNT_A                                        (((REG32(ADR_TX_ID_ALL_INFO_1A))                            & 0xf8000000 ) >> 27)
#define GET_TX_PAGE_USE2A                                          (((REG32(ADR_TX_ID_ALL_INFO_2A))                            & 0x000001ff ) >> 0)
#define GET_TX_ID_USE2A                                            (((REG32(ADR_TX_ID_ALL_INFO_2A))                            & 0x0001fe00 ) >> 9)
#define GET_EDCA4_FFO_CNT_A                                        (((REG32(ADR_TX_ID_ALL_INFO_2A))                            & 0x001e0000 ) >> 17)
#define GET_EDCA5_FFO_CNT_A                                        (((REG32(ADR_TX_ID_ALL_INFO_2A))                            & 0x03e00000 ) >> 21)
#define GET_FF0_CNT_IDMNG                                          (((REG32(ADR_RD_IN_FFCNT1_IDMNG))                           & 0x0000001f ) >> 0)
#define GET_FF1_CNT_IDMNG                                          (((REG32(ADR_RD_IN_FFCNT1_IDMNG))                           & 0x000001e0 ) >> 5)
#define GET_FF3_CNT_IDMNG                                          (((REG32(ADR_RD_IN_FFCNT1_IDMNG))                           & 0x00003800 ) >> 11)
#define GET_FF5_CNT_IDMNG                                          (((REG32(ADR_RD_IN_FFCNT1_IDMNG))                           & 0x000e0000 ) >> 17)
#define GET_FF6_CNT_IDMNG                                          (((REG32(ADR_RD_IN_FFCNT1_IDMNG))                           & 0x00700000 ) >> 20)
#define GET_FF7_CNT_IDMNG                                          (((REG32(ADR_RD_IN_FFCNT1_IDMNG))                           & 0x03800000 ) >> 23)
#define GET_FF8_CNT_IDMNG                                          (((REG32(ADR_RD_IN_FFCNT1_IDMNG))                           & 0x1c000000 ) >> 26)
#define GET_FF9_CNT_IDMNG                                          (((REG32(ADR_RD_IN_FFCNT1_IDMNG))                           & 0xe0000000 ) >> 29)
#define GET_FFO0_CNT_IDMNG                                         (((REG32(ADR_RD_FFOUT_CNT_IDMNG))                           & 0x0000001f ) >> 0)
#define GET_FFO1_CNT_IDMNG                                         (((REG32(ADR_RD_FFOUT_CNT_IDMNG))                           & 0x000003e0 ) >> 5)
#define GET_FFO3_CNT_IDMNG                                         (((REG32(ADR_RD_FFOUT_CNT_IDMNG))                           & 0x00007c00 ) >> 10)
#define GET_FFO5_CNT_IDMNG                                         (((REG32(ADR_RD_FFOUT_CNT_IDMNG))                           & 0x00038000 ) >> 15)
#define GET_ALC_ABT_ID                                             (((REG32(ADR_ALC_ABORT))                                    & 0x0000007f ) >> 0)
#define GET_ALC_ABT_STS                                            (((REG32(ADR_ALC_ABORT))                                    & 0x00000100 ) >> 8)
#define GET_ALC_ABT_CLR                                            (((REG32(ADR_ALC_ABORT))                                    & 0x00000200 ) >> 9)
#define GET_ALC_ERR_STS                                            (((REG32(ADR_ALC_RLS_STATUS))                               & 0x00000001 ) >> 0)
#define GET_RLS_ERR_STS                                            (((REG32(ADR_ALC_RLS_STATUS))                               & 0x00000002 ) >> 1)
#define GET_ALC_ERR_CLR                                            (((REG32(ADR_ALC_RLS_STATUS))                               & 0x00000004 ) >> 2)
#define GET_RLS_ERR_CLR                                            (((REG32(ADR_ALC_RLS_STATUS))                               & 0x00000008 ) >> 3)
#define GET_AL_STATE                                               (((REG32(ADR_ALC_RLS_STATUS))                               & 0x00000700 ) >> 8)
#define GET_RL_STATE                                               (((REG32(ADR_ALC_RLS_STATUS))                               & 0x00007000 ) >> 12)
#define GET_ALC_ERR_ID                                             (((REG32(ADR_ALC_RLS_STATUS))                               & 0x007f0000 ) >> 16)
#define GET_RLS_ERR_ID                                             (((REG32(ADR_ALC_RLS_STATUS))                               & 0x7f000000 ) >> 24)
#define GET_DMN_NOHIT_STS                                          (((REG32(ADR_DMN_STATUS))                                   & 0x00000001 ) >> 0)
#define GET_DMN_NOHIT_CLR                                          (((REG32(ADR_DMN_STATUS))                                   & 0x00000002 ) >> 1)
#define GET_DMN_WR                                                 (((REG32(ADR_DMN_STATUS))                                   & 0x00000004 ) >> 2)
#define GET_DMN_PORT                                               (((REG32(ADR_DMN_STATUS))                                   & 0x000000f0 ) >> 4)
#define GET_DMN_NHIT_ID                                            (((REG32(ADR_DMN_STATUS))                                   & 0x00007f00 ) >> 8)
#define GET_DMN_NHIT_ADDR                                          (((REG32(ADR_DMN_STATUS))                                   & 0x00ff0000 ) >> 16)
#define GET_AVA_TAG                                                (((REG32(ADR_TAG_STATUS))                                   & 0x000001ff ) >> 0)
#define GET_PKTBUF_FULL                                            (((REG32(ADR_TAG_STATUS))                                   & 0x00010000 ) >> 16)
#define GET_PKT_REQ_STATUS                                         (((REG32(ADR_REQ_STATUS))                                   & 0x0000ffff ) >> 0)
#define GET_PG_TAG_31_0                                            (((REG32(ADR_PAGE_TAG_STATUS_0))                            & 0xffffffff ) >> 0)
#define GET_PG_TAG_63_32                                           (((REG32(ADR_PAGE_TAG_STATUS_1))                            & 0xffffffff ) >> 0)
#define GET_PG_TAG_95_64                                           (((REG32(ADR_PAGE_TAG_STATUS_2))                            & 0xffffffff ) >> 0)
#define GET_PG_TAG_127_96                                          (((REG32(ADR_PAGE_TAG_STATUS_3))                            & 0xffffffff ) >> 0)
#define GET_PG_TAG_159_128                                         (((REG32(ADR_PAGE_TAG_STATUS_4))                            & 0xffffffff ) >> 0)
#define GET_PG_TAG_191_160                                         (((REG32(ADR_PAGE_TAG_STATUS_5))                            & 0xffffffff ) >> 0)
#define GET_PG_TAG_223_192                                         (((REG32(ADR_PAGE_TAG_STATUS_6))                            & 0xffffffff ) >> 0)
#define GET_PG_TAG_255_224                                         (((REG32(ADR_PAGE_TAG_STATUS_7))                            & 0xffffffff ) >> 0)
#define GET_FPGA_TO_GEMINIA_DAC_SIGN_SWAP                          (((REG32(ADR_FPGA_GEMINIARF_SWITCH))                        & 0x00000002 ) >> 1)
#define GET_FPGA_TO_GEMINIA_DAC_EDGE_SEL                           (((REG32(ADR_FPGA_GEMINIARF_SWITCH))                        & 0x00000004 ) >> 2)
#define GET_FPGA_TO_GEMINIA_ADC_EDGE_SEL                           (((REG32(ADR_FPGA_GEMINIARF_SWITCH))                        & 0x00000008 ) >> 3)
#define GET_I2S0_ENABLE                                            (((REG32(ADR_I2S0_EN))                                      & 0x00000001 ) >> 0)
#define GET_I2S0_RX_ENABLE                                         (((REG32(ADR_I2S0_RX_EN))                                   & 0x00000001 ) >> 0)
#define GET_I2S0_TX_ENABLE                                         (((REG32(ADR_I2S0_TX_EN))                                   & 0x00000001 ) >> 0)
#define GET_I2S0_SCLK_SOURCE_ENABLE                                (((REG32(ADR_I2S0_SCLK_SCR_EN))                             & 0x00000001 ) >> 0)
#define GET_I2S0_SCLK_GATE                                         (((REG32(ADR_I2S0_WS_DEF))                                  & 0x00000007 ) >> 0)
#define GET_I2S0_WS_LENGTH                                         (((REG32(ADR_I2S0_WS_DEF))                                  & 0x00000018 ) >> 3)
#define GET_I2S0_RST_RXFIFO                                        (((REG32(ADR_I2S0_RESET_RX_FIFO))                           & 0x00000001 ) >> 0)
#define GET_I2S0_RST_TXFIFO                                        (((REG32(ADR_I2S0_RESET_TX_FIFO))                           & 0x00000001 ) >> 0)
#define GET_I2S0_L_TRX_DATA                                        (((REG32(ADR_I2S0_L_TRX_DATA))                              & 0xffffffff ) >> 0)
#define GET_I2S0_R_TRX_DATA                                        (((REG32(ADR_I2S0_R_TRX_DATA))                              & 0xffffffff ) >> 0)
#define GET_I2S0_RX_CH_ENABLE                                      (((REG32(ADR_I2S0_RX_CH_EN))                                & 0x00000001 ) >> 0)
#define GET_I2S0_TX_CH_ENABLE                                      (((REG32(ADR_I2S0_TX_CH_EN))                                & 0x00000001 ) >> 0)
#define GET_I2S0_RX_WD_RES                                         (((REG32(ADR_I2S0_RCR))                                     & 0x00000007 ) >> 0)
#define GET_I2S0_TX_WD_RES                                         (((REG32(ADR_I2S0_TCR))                                     & 0x00000007 ) >> 0)
#define GET_I2S0_INTR_RXDA                                         (((REG32(ADR_I2S0_INTR))                                    & 0x00000001 ) >> 0)
#define GET_I2S0_INTR_RXFO                                         (((REG32(ADR_I2S0_INTR))                                    & 0x00000002 ) >> 1)
#define GET_I2S0_INTR_TXFE                                         (((REG32(ADR_I2S0_INTR))                                    & 0x00000010 ) >> 4)
#define GET_I2S0_INTR_TXFO                                         (((REG32(ADR_I2S0_INTR))                                    & 0x00000020 ) >> 5)
#define GET_I2S0_INTR_RXFA_MASK                                    (((REG32(ADR_I2S0_INTR_MASK))                               & 0x00000001 ) >> 0)
#define GET_I2S0_INTR_RXFO_MASK                                    (((REG32(ADR_I2S0_INTR_MASK))                               & 0x00000002 ) >> 1)
#define GET_I2S0_INTR_TXFE_MASK                                    (((REG32(ADR_I2S0_INTR_MASK))                               & 0x00000010 ) >> 4)
#define GET_I2S0_INTR_TXFO_MASK                                    (((REG32(ADR_I2S0_INTR_MASK))                               & 0x00000020 ) >> 5)
#define GET_I2S0_RX_OVERRUN                                        (((REG32(ADR_I2S0_RXOR))                                    & 0x00000001 ) >> 0)
#define GET_I2S0_TXFO                                              (((REG32(ADR_I2S0_TXFO))                                    & 0x00000001 ) >> 0)
#define GET_I2S0_RX_FIFO_TH                                        (((REG32(ADR_I2S0_RX_FIFO_TH))                              & 0x0000000f ) >> 0)
#define GET_I2S0_TX_FIFO_TH                                        (((REG32(ADR_I2S0_TX_FIFO_TH))                              & 0x0000000f ) >> 0)
#define GET_I2S0_RX_FIFO_FLUSH                                     (((REG32(ADR_I2S0_RX_FIFO_FLUSH))                           & 0x00000001 ) >> 0)
#define GET_I2S0_TX_FIFO_FLUSH                                     (((REG32(ADR_I2S0_TX_FIFO_FLUSH))                           & 0x00000001 ) >> 0)
#define GET_I2S0_RX_DMA                                            (((REG32(ADR_I2S0_RX_DMA))                                  & 0xffffffff ) >> 0)
#define GET_I2S0_TX_DMA                                            (((REG32(ADR_I2S0_TX_DMA))                                  & 0xffffffff ) >> 0)
#define GET_I2S1_ENABLE                                            (((REG32(ADR_I2S1_EN))                                      & 0x00000001 ) >> 0)
#define GET_I2S1_RX_ENABLE                                         (((REG32(ADR_I2S1_RX_EN))                                   & 0x00000001 ) >> 0)
#define GET_I2S1_TX_ENABLE                                         (((REG32(ADR_I2S1_TX_EN))                                   & 0x00000001 ) >> 0)
#define GET_I2S1_SCLK_SOURCE_ENABLE                                (((REG32(ADR_I2S1_SCLK_SCR_EN))                             & 0x00000001 ) >> 0)
#define GET_I2S1_SCLK_GATE                                         (((REG32(ADR_I2S1_WS_DEF))                                  & 0x00000007 ) >> 0)
#define GET_I2S1_WS_LENGTH                                         (((REG32(ADR_I2S1_WS_DEF))                                  & 0x00000018 ) >> 3)
#define GET_I2S1_RST_RXFIFO                                        (((REG32(ADR_I2S1_RESET_RX_FIFO))                           & 0x00000001 ) >> 0)
#define GET_I2S1_RST_TXFIFO                                        (((REG32(ADR_I2S1_RESET_TX_FIFO))                           & 0x00000001 ) >> 0)
#define GET_I2S1_L_TRX_DATA                                        (((REG32(ADR_I2S1_L_TRX_DATA))                              & 0xffffffff ) >> 0)
#define GET_I2S1_R_TRX_DATA                                        (((REG32(ADR_I2S1_R_TRX_DATA))                              & 0xffffffff ) >> 0)
#define GET_I2S1_RX_CH_ENABLE                                      (((REG32(ADR_I2S1_RX_CH_EN))                                & 0x00000001 ) >> 0)
#define GET_I2S1_TX_CH_ENABLE                                      (((REG32(ADR_I2S1_TX_CH_EN))                                & 0x00000001 ) >> 0)
#define GET_I2S1_RX_WD_RES                                         (((REG32(ADR_I2S1_RCR))                                     & 0x00000007 ) >> 0)
#define GET_I2S1_TX_WD_RES                                         (((REG32(ADR_I2S1_TCR))                                     & 0x00000007 ) >> 0)
#define GET_I2S1_INTR_RXDA                                         (((REG32(ADR_I2S1_INTR))                                    & 0x00000001 ) >> 0)
#define GET_I2S1_INTR_RXFO                                         (((REG32(ADR_I2S1_INTR))                                    & 0x00000002 ) >> 1)
#define GET_I2S1_INTR_TXFE                                         (((REG32(ADR_I2S1_INTR))                                    & 0x00000010 ) >> 4)
#define GET_I2S1_INTR_TXFO                                         (((REG32(ADR_I2S1_INTR))                                    & 0x00000020 ) >> 5)
#define GET_I2S1_INTR_RXFA_MASK                                    (((REG32(ADR_I2S1_INTR_MASK))                               & 0x00000001 ) >> 0)
#define GET_I2S1_INTR_RXFO_MASK                                    (((REG32(ADR_I2S1_INTR_MASK))                               & 0x00000002 ) >> 1)
#define GET_I2S1_INTR_TXFE_MASK                                    (((REG32(ADR_I2S1_INTR_MASK))                               & 0x00000010 ) >> 4)
#define GET_I2S1_INTR_TXFO_MASK                                    (((REG32(ADR_I2S1_INTR_MASK))                               & 0x00000020 ) >> 5)
#define GET_I2S1_RX_OVERRUN                                        (((REG32(ADR_I2S1_RXOR))                                    & 0x00000001 ) >> 0)
#define GET_I2S1_TXFO                                              (((REG32(ADR_I2S1_TXFO))                                    & 0x00000001 ) >> 0)
#define GET_I2S1_RX_FIFO_TH                                        (((REG32(ADR_I2S1_RX_FIFO_TH))                              & 0x0000000f ) >> 0)
#define GET_I2S1_TX_FIFO_TH                                        (((REG32(ADR_I2S1_TX_FIFO_TH))                              & 0x0000000f ) >> 0)
#define GET_I2S1_RX_FIFO_FLUSH                                     (((REG32(ADR_I2S1_RX_FIFO_FLUSH))                           & 0x00000001 ) >> 0)
#define GET_I2S1_TX_FIFO_FLUSH                                     (((REG32(ADR_I2S1_TX_FIFO_FLUSH))                           & 0x00000001 ) >> 0)
#define GET_I2S1_RX_DMA                                            (((REG32(ADR_I2S1_RX_DMA))                                  & 0xffffffff ) >> 0)
#define GET_I2S1_TX_DMA                                            (((REG32(ADR_I2S1_TX_DMA))                                  & 0xffffffff ) >> 0)
#define GET_I2C0_ENABLE_MASTER                                     (((REG32(ADR_I2C0_CFG0))                                    & 0x00000001 ) >> 0)
#define GET_I2C0_SPEED                                             (((REG32(ADR_I2C0_CFG0))                                    & 0x00000006 ) >> 1)
#define GET_I2C0_RESTART_EN                                        (((REG32(ADR_I2C0_CFG0))                                    & 0x00000020 ) >> 5)
#define GET_I2C0_DISABLE_SLAVE                                     (((REG32(ADR_I2C0_CFG0))                                    & 0x00000040 ) >> 6)
#define GET_I2C0_TAR                                               (((REG32(ADR_I2C0_TAR))                                     & 0x000003ff ) >> 0)
#define GET_I2C0_TRX_DATA                                          (((REG32(ADR_I2C0_TRX_CMD_DATA))                            & 0x000000ff ) >> 0)
#define GET_I2C0_TRX_CMDW                                          (((REG32(ADR_I2C0_TRX_CMD_DATA))                            & 0x00000100 ) >> 8)
#define GET_I2C0_TRX_STOPW                                         (((REG32(ADR_I2C0_TRX_CMD_DATA))                            & 0x00000200 ) >> 9)
#define GET_I2C0_TRX_RESTARTW                                      (((REG32(ADR_I2C0_TRX_CMD_DATA))                            & 0x00000400 ) >> 10)
#define GET_I2C0_RX_1STBRDYR                                       (((REG32(ADR_I2C0_TRX_CMD_DATA))                            & 0x00000800 ) >> 11)
#define GET_I2C0_SCLK_H_WIDTH                                      (((REG32(ADR_I2C0_SCLK_H_WIDTH))                            & 0x0000ffff ) >> 0)
#define GET_I2C0_SCLK_L_WIDTH                                      (((REG32(ADR_I2C0_SCLK_L_WIDTH))                            & 0x0000ffff ) >> 0)
#define GET_I2C0_RXU_INT                                           (((REG32(ADR_I2C0_INT))                                     & 0x00000001 ) >> 0)
#define GET_I2C0_RXO_INT                                           (((REG32(ADR_I2C0_INT))                                     & 0x00000002 ) >> 1)
#define GET_I2C0_RXF_INT                                           (((REG32(ADR_I2C0_INT))                                     & 0x00000004 ) >> 2)
#define GET_I2C0_TXO_INT                                           (((REG32(ADR_I2C0_INT))                                     & 0x00000008 ) >> 3)
#define GET_I2C0_TXE_INT                                           (((REG32(ADR_I2C0_INT))                                     & 0x00000010 ) >> 4)
#define GET_I2C0_RXDONE_INT                                        (((REG32(ADR_I2C0_INT))                                     & 0x00000080 ) >> 7)
#define GET_I2C0_RXU_INT_MASK                                      (((REG32(ADR_I2C0_INT_MASK))                                & 0x00000001 ) >> 0)
#define GET_I2C0_RXO_INT_MASK                                      (((REG32(ADR_I2C0_INT_MASK))                                & 0x00000002 ) >> 1)
#define GET_I2C0_RXF_INT_MASK                                      (((REG32(ADR_I2C0_INT_MASK))                                & 0x00000004 ) >> 2)
#define GET_I2C0_TXO_INT_MASK                                      (((REG32(ADR_I2C0_INT_MASK))                                & 0x00000008 ) >> 3)
#define GET_I2C0_TXE_INT_MASK                                      (((REG32(ADR_I2C0_INT_MASK))                                & 0x00000010 ) >> 4)
#define GET_I2C0_RXDONE_INT_MASK                                   (((REG32(ADR_I2C0_INT_MASK))                                & 0x00000080 ) >> 7)
#define GET_I2C0_RXU_INT_STA                                       (((REG32(ADR_I2C0_INT_STA))                                 & 0x00000001 ) >> 0)
#define GET_I2C0_RXO_INT_STA                                       (((REG32(ADR_I2C0_INT_STA))                                 & 0x00000002 ) >> 1)
#define GET_I2C0_RXF_INT_STA                                       (((REG32(ADR_I2C0_INT_STA))                                 & 0x00000004 ) >> 2)
#define GET_I2C0_TXO_INT_STA                                       (((REG32(ADR_I2C0_INT_STA))                                 & 0x00000008 ) >> 3)
#define GET_I2C0_TXE_INT_STA                                       (((REG32(ADR_I2C0_INT_STA))                                 & 0x00000010 ) >> 4)
#define GET_I2C0_RXDONE_INT_STA                                    (((REG32(ADR_I2C0_INT_STA))                                 & 0x00000080 ) >> 7)
#define GET_I2C0_RX_FIFO_TH                                        (((REG32(ADR_I2C0_RX_FIFO_TH))                              & 0x000000ff ) >> 0)
#define GET_I2C0_TX_FIFO_TH                                        (((REG32(ADR_I2C0_TX_FIFO_TH))                              & 0x000000ff ) >> 0)
#define GET_I2C0_CLR_INTR                                          (((REG32(ADR_I2C0_CLR_INTR))                                & 0x00000001 ) >> 0)
#define GET_I2C0_CLR_RX_UNDER                                      (((REG32(ADR_I2C0_CLR_RX_UNDER))                            & 0x00000001 ) >> 0)
#define GET_I2C0_CLR_RX_OVER                                       (((REG32(ADR_I2C0_CLR_RX_OVER))                             & 0x00000001 ) >> 0)
#define GET_I2C0_CLR_TX_OVER                                       (((REG32(ADR_I2C0_CLR_TX_OVER))                             & 0x00000001 ) >> 0)
#define GET_I2C0_CLR_RD_REQ                                        (((REG32(ADR_I2C0_CLR_RD_REQ))                              & 0x00000001 ) >> 0)
#define GET_I2C0_CLR_TX_ABRT                                       (((REG32(ADR_I2C0_CLR_TX_ABRT))                             & 0x00000001 ) >> 0)
#define GET_I2C0_CLR_RX_DONE                                       (((REG32(ADR_I2C0_CLR_RX_DONE))                             & 0x00000001 ) >> 0)
#define GET_I2C0_CLR_ACTIVITY                                      (((REG32(ADR_I2C0_CLR_ACTIVITY))                            & 0x00000001 ) >> 0)
#define GET_I2C0_CLR_STOP_DET                                      (((REG32(ADR_I2C0_CLR_STOP_DET))                            & 0x00000001 ) >> 0)
#define GET_I2C0_CLR_START_DET                                     (((REG32(ADR_I2C0_CLR_START_DET))                           & 0x00000001 ) >> 0)
#define GET_I2C0_CLR_GEN_CALL                                      (((REG32(ADR_I2C0_CLR_GEN_CALL))                            & 0x00000001 ) >> 0)
#define GET_I2C0_EN                                                (((REG32(ADR_I2C0_ENABLE))                                  & 0x00000001 ) >> 0)
#define GET_I2C0_ACTIVITY                                          (((REG32(ADR_I2C0_STATUS))                                  & 0x00000001 ) >> 0)
#define GET_I2C0_TFNF                                              (((REG32(ADR_I2C0_STATUS))                                  & 0x00000002 ) >> 1)
#define GET_I2C0_TFE                                               (((REG32(ADR_I2C0_STATUS))                                  & 0x00000004 ) >> 2)
#define GET_I2C0_RFNE                                              (((REG32(ADR_I2C0_STATUS))                                  & 0x00000008 ) >> 3)
#define GET_I2C0_RFF                                               (((REG32(ADR_I2C0_STATUS))                                  & 0x00000010 ) >> 4)
#define GET_I2C0_MST_ACTIVITY                                      (((REG32(ADR_I2C0_STATUS))                                  & 0x00000020 ) >> 5)
#define GET_I2C0_SLV_ACTIVITY                                      (((REG32(ADR_I2C0_STATUS))                                  & 0x00000040 ) >> 6)
#define GET_I2C0_COMP_VERS                                         (((REG32(ADR_I2C0_COMP_VERSION))                            & 0xffffffff ) >> 0)
#define GET_I2C1_ENABLE_MASTER                                     (((REG32(ADR_I2C1_CFG0))                                    & 0x00000001 ) >> 0)
#define GET_I2C1_SPEED                                             (((REG32(ADR_I2C1_CFG0))                                    & 0x00000006 ) >> 1)
#define GET_I2C1_RESTART_EN                                        (((REG32(ADR_I2C1_CFG0))                                    & 0x00000020 ) >> 5)
#define GET_I2C1_DISABLE_SLAVE                                     (((REG32(ADR_I2C1_CFG0))                                    & 0x00000040 ) >> 6)
#define GET_I2C1_TAR                                               (((REG32(ADR_I2C1_TAR))                                     & 0x000003ff ) >> 0)
#define GET_I2C1_TRX_DATA                                          (((REG32(ADR_I2C1_TRX_CMD_DATA))                            & 0x000000ff ) >> 0)
#define GET_I2C1_TRX_CMDW                                          (((REG32(ADR_I2C1_TRX_CMD_DATA))                            & 0x00000100 ) >> 8)
#define GET_I2C1_TRX_STOPW                                         (((REG32(ADR_I2C1_TRX_CMD_DATA))                            & 0x00000200 ) >> 9)
#define GET_I2C1_TRX_RESTARTW                                      (((REG32(ADR_I2C1_TRX_CMD_DATA))                            & 0x00000400 ) >> 10)
#define GET_I2C1_RX_1STBRDYR                                       (((REG32(ADR_I2C1_TRX_CMD_DATA))                            & 0x00000800 ) >> 11)
#define GET_I2C1_SCLK_H_WIDTH                                      (((REG32(ADR_I2C1_SCLK_H_WIDTH))                            & 0x0000ffff ) >> 0)
#define GET_I2C1_SCLK_L_WIDTH                                      (((REG32(ADR_I2C1_SCLK_L_WIDTH))                            & 0x0000ffff ) >> 0)
#define GET_I2C1_RXU_INT                                           (((REG32(ADR_I2C1_INT))                                     & 0x00000001 ) >> 0)
#define GET_I2C1_RXO_INT                                           (((REG32(ADR_I2C1_INT))                                     & 0x00000002 ) >> 1)
#define GET_I2C1_RXF_INT                                           (((REG32(ADR_I2C1_INT))                                     & 0x00000004 ) >> 2)
#define GET_I2C1_TXO_INT                                           (((REG32(ADR_I2C1_INT))                                     & 0x00000008 ) >> 3)
#define GET_I2C1_TXE_INT                                           (((REG32(ADR_I2C1_INT))                                     & 0x00000010 ) >> 4)
#define GET_I2C1_RXDONE_INT                                        (((REG32(ADR_I2C1_INT))                                     & 0x00000080 ) >> 7)
#define GET_I2C1_RXU_INT_MASK                                      (((REG32(ADR_I2C1_INT_MASK))                                & 0x00000001 ) >> 0)
#define GET_I2C1_RXO_INT_MASK                                      (((REG32(ADR_I2C1_INT_MASK))                                & 0x00000002 ) >> 1)
#define GET_I2C1_RXF_INT_MASK                                      (((REG32(ADR_I2C1_INT_MASK))                                & 0x00000004 ) >> 2)
#define GET_I2C1_TXO_INT_MASK                                      (((REG32(ADR_I2C1_INT_MASK))                                & 0x00000008 ) >> 3)
#define GET_I2C1_TXE_INT_MASK                                      (((REG32(ADR_I2C1_INT_MASK))                                & 0x00000010 ) >> 4)
#define GET_I2C1_RXDONE_INT_MASK                                   (((REG32(ADR_I2C1_INT_MASK))                                & 0x00000080 ) >> 7)
#define GET_I2C1_RXU_INT_STA                                       (((REG32(ADR_I2C1_INT_STA))                                 & 0x00000001 ) >> 0)
#define GET_I2C1_RXO_INT_STA                                       (((REG32(ADR_I2C1_INT_STA))                                 & 0x00000002 ) >> 1)
#define GET_I2C1_RXF_INT_STA                                       (((REG32(ADR_I2C1_INT_STA))                                 & 0x00000004 ) >> 2)
#define GET_I2C1_TXO_INT_STA                                       (((REG32(ADR_I2C1_INT_STA))                                 & 0x00000008 ) >> 3)
#define GET_I2C1_TXE_INT_STA                                       (((REG32(ADR_I2C1_INT_STA))                                 & 0x00000010 ) >> 4)
#define GET_I2C1_RXDONE_INT_STA                                    (((REG32(ADR_I2C1_INT_STA))                                 & 0x00000080 ) >> 7)
#define GET_I2C1_RX_FIFO_TH                                        (((REG32(ADR_I2C1_RX_FIFO_TH))                              & 0x000000ff ) >> 0)
#define GET_I2C1_TX_FIFO_TH                                        (((REG32(ADR_I2C1_TX_FIFO_TH))                              & 0x000000ff ) >> 0)
#define GET_I2C1_CLR_INTR                                          (((REG32(ADR_I2C1_CLR_INTR))                                & 0x00000001 ) >> 0)
#define GET_I2C1_CLR_RX_UNDER                                      (((REG32(ADR_I2C1_CLR_RX_UNDER))                            & 0x00000001 ) >> 0)
#define GET_I2C1_CLR_RX_OVER                                       (((REG32(ADR_I2C1_CLR_RX_OVER))                             & 0x00000001 ) >> 0)
#define GET_I2C1_CLR_TX_OVER                                       (((REG32(ADR_I2C1_CLR_TX_OVER))                             & 0x00000001 ) >> 0)
#define GET_I2C1_CLR_RD_REQ                                        (((REG32(ADR_I2C1_CLR_RD_REQ))                              & 0x00000001 ) >> 0)
#define GET_I2C1_CLR_TX_ABRT                                       (((REG32(ADR_I2C1_CLR_TX_ABRT))                             & 0x00000001 ) >> 0)
#define GET_I2C1_CLR_RX_DONE                                       (((REG32(ADR_I2C1_CLR_RX_DONE))                             & 0x00000001 ) >> 0)
#define GET_I2C1_CLR_ACTIVITY                                      (((REG32(ADR_I2C1_CLR_ACTIVITY))                            & 0x00000001 ) >> 0)
#define GET_I2C1_CLR_STOP_DET                                      (((REG32(ADR_I2C1_CLR_STOP_DET))                            & 0x00000001 ) >> 0)
#define GET_I2C1_CLR_START_DET                                     (((REG32(ADR_I2C1_CLR_START_DET))                           & 0x00000001 ) >> 0)
#define GET_I2C1_CLR_GEN_CALL                                      (((REG32(ADR_I2C1_CLR_GEN_CALL))                            & 0x00000001 ) >> 0)
#define GET_I2C1_EN                                                (((REG32(ADR_I2C1_ENABLE))                                  & 0x00000001 ) >> 0)
#define GET_I2C1_ACTIVITY                                          (((REG32(ADR_I2C1_STATUS))                                  & 0x00000001 ) >> 0)
#define GET_I2C1_TFNF                                              (((REG32(ADR_I2C1_STATUS))                                  & 0x00000002 ) >> 1)
#define GET_I2C1_TFE                                               (((REG32(ADR_I2C1_STATUS))                                  & 0x00000004 ) >> 2)
#define GET_I2C1_RFNE                                              (((REG32(ADR_I2C1_STATUS))                                  & 0x00000008 ) >> 3)
#define GET_I2C1_RFF                                               (((REG32(ADR_I2C1_STATUS))                                  & 0x00000010 ) >> 4)
#define GET_I2C1_MST_ACTIVITY                                      (((REG32(ADR_I2C1_STATUS))                                  & 0x00000020 ) >> 5)
#define GET_I2C1_SLV_ACTIVITY                                      (((REG32(ADR_I2C1_STATUS))                                  & 0x00000040 ) >> 6)
#define GET_I2C1_COMP_VERS                                         (((REG32(ADR_I2C1_COMP_VERSION))                            & 0xffffffff ) >> 0)
#define GET_SPIMST_DATA_LEN                                        (((REG32(ADR_SPIMST_CFG0))                                  & 0x0000000f ) >> 0)
#define GET_SPIMST_CPHA                                            (((REG32(ADR_SPIMST_CFG0))                                  & 0x00000040 ) >> 6)
#define GET_SPIMST_CPOL                                            (((REG32(ADR_SPIMST_CFG0))                                  & 0x00000080 ) >> 7)
#define GET_SPIMST_TRX_MODE                                        (((REG32(ADR_SPIMST_CFG0))                                  & 0x00000300 ) >> 8)
#define GET_SPIMST_DATA_FRAMES                                     (((REG32(ADR_SPIMST_CFG1))                                  & 0x0000ffff ) >> 0)
#define GET_SPIMST_ENABLE                                          (((REG32(ADR_SPIMST_EN))                                    & 0x00000001 ) >> 0)
#define GET_SPIMST_CEN_ENABLE                                      (((REG32(ADR_SPIMST_CEN))                                   & 0x00000001 ) >> 0)
#define GET_SPIMST_SCLK_RATE                                       (((REG32(ADR_SPIMST_SCLK_RATE))                             & 0x0000ffff ) >> 0)
#define GET_SPIMST_TXFIFO_TH                                       (((REG32(ADR_SPIMST_TXFIFO_TH))                             & 0x0000000f ) >> 0)
#define GET_SPIMST_RXFIFO_TH                                       (((REG32(ADR_SPIMST_RXFIFO_TH))                             & 0x0000000f ) >> 0)
#define GET_SPIMST_TRX_BUSY_FLAG                                   (((REG32(ADR_SPIMST_STATUS))                                & 0x00000001 ) >> 0)
#define GET_SPIMST_TX_NOT_FULL_FLAG                                (((REG32(ADR_SPIMST_STATUS))                                & 0x00000002 ) >> 1)
#define GET_SPIMST_TX_EMPTY_FLAG                                   (((REG32(ADR_SPIMST_STATUS))                                & 0x00000004 ) >> 2)
#define GET_SPIMST_RX_NOT_EMPTYFLAG                                (((REG32(ADR_SPIMST_STATUS))                                & 0x00000008 ) >> 3)
#define GET_SPIMST_RX_FULL_FLAG                                    (((REG32(ADR_SPIMST_STATUS))                                & 0x00000010 ) >> 4)
#define GET_SPIMST_TX_ERROR_FLAG                                   (((REG32(ADR_SPIMST_STATUS))                                & 0x00000020 ) >> 5)
#define GET_SPIMST_TXE_INT_UNMASK                                  (((REG32(ADR_SPIMST_INT_MASK))                              & 0x00000001 ) >> 0)
#define GET_SPIMST_TXO_INT_UNMASK                                  (((REG32(ADR_SPIMST_INT_MASK))                              & 0x00000002 ) >> 1)
#define GET_SPIMST_RXU_INT_UNMASK                                  (((REG32(ADR_SPIMST_INT_MASK))                              & 0x00000004 ) >> 2)
#define GET_SPIMST_RXO_INT_UNMASK                                  (((REG32(ADR_SPIMST_INT_MASK))                              & 0x00000008 ) >> 3)
#define GET_SPIMST_RXF_INT_UNMASK                                  (((REG32(ADR_SPIMST_INT_MASK))                              & 0x00000010 ) >> 4)
#define GET_SPIMST_TXE_INT                                         (((REG32(ADR_SPIMST_INT))                                   & 0x00000001 ) >> 0)
#define GET_SPIMST_TXO_INT                                         (((REG32(ADR_SPIMST_INT))                                   & 0x00000002 ) >> 1)
#define GET_SPIMST_RXU_INT                                         (((REG32(ADR_SPIMST_INT))                                   & 0x00000004 ) >> 2)
#define GET_SPIMST_RXO_INT                                         (((REG32(ADR_SPIMST_INT))                                   & 0x00000008 ) >> 3)
#define GET_SPIMST_RXF_INT                                         (((REG32(ADR_SPIMST_INT))                                   & 0x00000010 ) >> 4)
#define GET_SPIMST_COMP_VERS                                       (((REG32(ADR_SPIMST_COMP_VERSION))                          & 0xffffffff ) >> 0)
#define GET_SPIMST_TRX_DATA                                        (((REG32(ADR_SPIMST_TRX_DATA))                              & 0xffffffff ) >> 0)
#define GET_SPIMST1_DATA_LEN                                       (((REG32(ADR_SPIMST1_CFG0))                                 & 0x0000000f ) >> 0)
#define GET_SPIMST1_CPHA                                           (((REG32(ADR_SPIMST1_CFG0))                                 & 0x00000040 ) >> 6)
#define GET_SPIMST1_CPOL                                           (((REG32(ADR_SPIMST1_CFG0))                                 & 0x00000080 ) >> 7)
#define GET_SPIMST1_TRX_MODE                                       (((REG32(ADR_SPIMST1_CFG0))                                 & 0x00000300 ) >> 8)
#define GET_SPIMST1_DATA_FRAMES                                    (((REG32(ADR_SPIMST1_CFG1))                                 & 0x0000ffff ) >> 0)
#define GET_SPIMST1_ENABLE                                         (((REG32(ADR_SPIMST1_EN))                                   & 0x00000001 ) >> 0)
#define GET_SPIMST1_CEN_ENABLE                                     (((REG32(ADR_SPIMST1_CEN))                                  & 0x00000001 ) >> 0)
#define GET_SPIMST1_SCLK_RATE                                      (((REG32(ADR_SPIMST1_SCLK_RATE))                            & 0x0000ffff ) >> 0)
#define GET_SPIMST1_TXFIFO_TH                                      (((REG32(ADR_SPIMST1_TXFIFO_TH))                            & 0x0000000f ) >> 0)
#define GET_SPIMST1_RXFIFO_TH                                      (((REG32(ADR_SPIMST1_RXFIFO_TH))                            & 0x0000000f ) >> 0)
#define GET_SPIMST1_TRX_BUSY_FLAG                                  (((REG32(ADR_SPIMST1_STATUS))                               & 0x00000001 ) >> 0)
#define GET_SPIMST1_TX_NOT_FULL_FLAG                               (((REG32(ADR_SPIMST1_STATUS))                               & 0x00000002 ) >> 1)
#define GET_SPIMST1_TX_EMPTY_FLAG                                  (((REG32(ADR_SPIMST1_STATUS))                               & 0x00000004 ) >> 2)
#define GET_SPIMST1_RX_NOT_EMPTY_FLAG                              (((REG32(ADR_SPIMST1_STATUS))                               & 0x00000008 ) >> 3)
#define GET_SPIMST1_RX_FULL_FLAG                                   (((REG32(ADR_SPIMST1_STATUS))                               & 0x00000010 ) >> 4)
#define GET_SPIMST1_TX_ERROR_FLAG                                  (((REG32(ADR_SPIMST1_STATUS))                               & 0x00000020 ) >> 5)
#define GET_SPIMST1_TXE_INT_UNMASK                                 (((REG32(ADR_SPIMST1_INT_MASK))                             & 0x00000001 ) >> 0)
#define GET_SPIMST1_TXO_INT_UNMASK                                 (((REG32(ADR_SPIMST1_INT_MASK))                             & 0x00000002 ) >> 1)
#define GET_SPIMST1_RXU_INT_UNMASK                                 (((REG32(ADR_SPIMST1_INT_MASK))                             & 0x00000004 ) >> 2)
#define GET_SPIMST1_RXO_INT_UNMASK                                 (((REG32(ADR_SPIMST1_INT_MASK))                             & 0x00000008 ) >> 3)
#define GET_SPIMST1_RXF_INT_UNMASK                                 (((REG32(ADR_SPIMST1_INT_MASK))                             & 0x00000010 ) >> 4)
#define GET_SPIMST1_TXE_INT                                        (((REG32(ADR_SPIMST1_INT))                                  & 0x00000001 ) >> 0)
#define GET_SPIMST1_TXO_INT                                        (((REG32(ADR_SPIMST1_INT))                                  & 0x00000002 ) >> 1)
#define GET_SPIMST1_RXU_INT                                        (((REG32(ADR_SPIMST1_INT))                                  & 0x00000004 ) >> 2)
#define GET_SPIMST1_RXO_INT                                        (((REG32(ADR_SPIMST1_INT))                                  & 0x00000008 ) >> 3)
#define GET_SPIMST1_RXF_INT                                        (((REG32(ADR_SPIMST1_INT))                                  & 0x00000010 ) >> 4)
#define GET_SPIMST1_COMP_VERS                                      (((REG32(ADR_SPIMST1_COMP_VERSION))                         & 0xffffffff ) >> 0)
#define GET_SPIMST1_TRX_DATA                                       (((REG32(ADR_SPIMST1_TRX_DATA))                             & 0xffffffff ) >> 0)
#define GET_SPIMST2_DATA_LEN                                       (((REG32(ADR_SPIMST2_CFG0))                                 & 0x0000000f ) >> 0)
#define GET_SPIMST2_CPHA                                           (((REG32(ADR_SPIMST2_CFG0))                                 & 0x00000040 ) >> 6)
#define GET_SPIMST2_CPOL                                           (((REG32(ADR_SPIMST2_CFG0))                                 & 0x00000080 ) >> 7)
#define GET_SPIMST2_TRX_MODE                                       (((REG32(ADR_SPIMST2_CFG0))                                 & 0x00000300 ) >> 8)
#define GET_SPIMST2_DATA_FRAMES                                    (((REG32(ADR_SPIMST2_CFG1))                                 & 0x0000ffff ) >> 0)
#define GET_SPIMST2_ENABLE                                         (((REG32(ADR_SPIMST2_EN))                                   & 0x00000001 ) >> 0)
#define GET_SPIMST2_CEN_ENABLE                                     (((REG32(ADR_SPIMST2_CEN))                                  & 0x00000001 ) >> 0)
#define GET_SPIMST2_SCLK_RATE                                      (((REG32(ADR_SPIMST2_SCLK_RATE))                            & 0x0000ffff ) >> 0)
#define GET_SPIMST2_TXFIFO_TH                                      (((REG32(ADR_SPIMST2_TXFIFO_TH))                            & 0x0000000f ) >> 0)
#define GET_SPIMST2_RXFIFO_TH                                      (((REG32(ADR_SPIMST2_RXFIFO_TH))                            & 0x0000000f ) >> 0)
#define GET_SPIMST2_TRX_BUSY_FLAG                                  (((REG32(ADR_SPIMST2_STATUS))                               & 0x00000001 ) >> 0)
#define GET_SPIMST2_TX_NOT_FULL_FLAG                               (((REG32(ADR_SPIMST2_STATUS))                               & 0x00000002 ) >> 1)
#define GET_SPIMST2_TX_EMPTY_FLAG                                  (((REG32(ADR_SPIMST2_STATUS))                               & 0x00000004 ) >> 2)
#define GET_SPIMST2_RX_NOT_EMPTYFLAG                               (((REG32(ADR_SPIMST2_STATUS))                               & 0x00000008 ) >> 3)
#define GET_SPIMST2_RX_FULL_FLAG                                   (((REG32(ADR_SPIMST2_STATUS))                               & 0x00000010 ) >> 4)
#define GET_SPIMST2_TX_ERROR_FLAG                                  (((REG32(ADR_SPIMST2_STATUS))                               & 0x00000020 ) >> 5)
#define GET_SPIMST2_TXE_INT_UNMASK                                 (((REG32(ADR_SPIMST2_INT_MASK))                             & 0x00000001 ) >> 0)
#define GET_SPIMST2_TXO_INT_UNMASK                                 (((REG32(ADR_SPIMST2_INT_MASK))                             & 0x00000002 ) >> 1)
#define GET_SPIMST2_RXU_INT_UNMASK                                 (((REG32(ADR_SPIMST2_INT_MASK))                             & 0x00000004 ) >> 2)
#define GET_SPIMST2_RXO_INT_UNMASK                                 (((REG32(ADR_SPIMST2_INT_MASK))                             & 0x00000008 ) >> 3)
#define GET_SPIMST2_RXF_INT_UNMASK                                 (((REG32(ADR_SPIMST2_INT_MASK))                             & 0x00000010 ) >> 4)
#define GET_SPIMST2_TXE_INT                                        (((REG32(ADR_SPIMST2_INT))                                  & 0x00000001 ) >> 0)
#define GET_SPIMST2_TXO_INT                                        (((REG32(ADR_SPIMST2_INT))                                  & 0x00000002 ) >> 1)
#define GET_SPIMST2_RXU_INT                                        (((REG32(ADR_SPIMST2_INT))                                  & 0x00000004 ) >> 2)
#define GET_SPIMST2_RXO_INT                                        (((REG32(ADR_SPIMST2_INT))                                  & 0x00000008 ) >> 3)
#define GET_SPIMST2_RXF_INT                                        (((REG32(ADR_SPIMST2_INT))                                  & 0x00000010 ) >> 4)
#define GET_SPIMST2_COMP_VERS                                      (((REG32(ADR_SPIMST2_COMP_VERSION))                         & 0xffffffff ) >> 0)
#define GET_SPIMST2_TRX_DATA                                       (((REG32(ADR_SPIMST2_TRX_DATA))                             & 0xffffffff ) >> 0)
#define GET_SPI_PERISLV_DATA_LEN                                   (((REG32(ADR_SPI_PERISLV_CFG0))                             & 0x0000000f ) >> 0)
#define GET_SPI_PERISLV_CPHA                                       (((REG32(ADR_SPI_PERISLV_CFG0))                             & 0x00000040 ) >> 6)
#define GET_SPI_PERISLV_CPOL                                       (((REG32(ADR_SPI_PERISLV_CFG0))                             & 0x00000080 ) >> 7)
#define GET_SPI_PERISLV_TRX_MODE                                   (((REG32(ADR_SPI_PERISLV_CFG0))                             & 0x00000300 ) >> 8)
#define GET_SPI_PERISLV_ENABLE                                     (((REG32(ADR_SPI_PERISLV_EN))                               & 0x00000001 ) >> 0)
#define GET_SPI_PERISLV_TXFIFO_TH                                  (((REG32(ADR_SPI_PERISLV_TXFIFO_TH))                        & 0x0000000f ) >> 0)
#define GET_SPI_PERISLV_RXFIFO_TH                                  (((REG32(ADR_SPI_PERISLV_RXFIFO_TH))                        & 0x0000000f ) >> 0)
#define GET_SPIPERISLVTRXBUSYFLAG                                  (((REG32(ADR_SPI_PERISLV_STATUS))                           & 0x00000001 ) >> 0)
#define GET_SPIPERISLVTXNOTFULLFLAG                                (((REG32(ADR_SPI_PERISLV_STATUS))                           & 0x00000002 ) >> 1)
#define GET_SPIPERISLVTXEMPTYFLAG                                  (((REG32(ADR_SPI_PERISLV_STATUS))                           & 0x00000004 ) >> 2)
#define GET_SPIPERISLVRXNOTEMPTYFLAG                               (((REG32(ADR_SPI_PERISLV_STATUS))                           & 0x00000008 ) >> 3)
#define GET_SPIPERISLVRXFULLFLAG                                   (((REG32(ADR_SPI_PERISLV_STATUS))                           & 0x00000010 ) >> 4)
#define GET_SPIPERISLVTXERRORFLAG                                  (((REG32(ADR_SPI_PERISLV_STATUS))                           & 0x00000020 ) >> 5)
#define GET_SPI_PERISLV_TXE_INT_UNMASK                             (((REG32(ADR_SPI_PERISLV_INT_MASK))                         & 0x00000001 ) >> 0)
#define GET_SPI_PERISLV_TXO_INT_UNMASK                             (((REG32(ADR_SPI_PERISLV_INT_MASK))                         & 0x00000002 ) >> 1)
#define GET_SPI_PERISLV_RXU_INT_UNMASK                             (((REG32(ADR_SPI_PERISLV_INT_MASK))                         & 0x00000004 ) >> 2)
#define GET_SPI_PERISLV_RXO_INT_UNMASK                             (((REG32(ADR_SPI_PERISLV_INT_MASK))                         & 0x00000008 ) >> 3)
#define GET_SPI_PERISLV_RXF_INT_UNMASK                             (((REG32(ADR_SPI_PERISLV_INT_MASK))                         & 0x00000010 ) >> 4)
#define GET_SPI_PERISLV_TXE_INT                                    (((REG32(ADR_SPI_PERISLV_INT))                              & 0x00000001 ) >> 0)
#define GET_SPI_PERISLV_TXO_INT                                    (((REG32(ADR_SPI_PERISLV_INT))                              & 0x00000002 ) >> 1)
#define GET_SPI_PERISLV_RXU_INT                                    (((REG32(ADR_SPI_PERISLV_INT))                              & 0x00000004 ) >> 2)
#define GET_SPI_PERISLV_RXO_INT                                    (((REG32(ADR_SPI_PERISLV_INT))                              & 0x00000008 ) >> 3)
#define GET_SPI_PERISLV_RXF_INT                                    (((REG32(ADR_SPI_PERISLV_INT))                              & 0x00000010 ) >> 4)
#define GET_SPI_PERISLV_TXE_RAW_INT                                (((REG32(ADR_SPI_PERISLV_RAW_INT))                          & 0x00000001 ) >> 0)
#define GET_SPI_PERISLV_TXO_RAW_INT                                (((REG32(ADR_SPI_PERISLV_RAW_INT))                          & 0x00000002 ) >> 1)
#define GET_SPI_PERISLV_RXU_RAW_INT                                (((REG32(ADR_SPI_PERISLV_RAW_INT))                          & 0x00000004 ) >> 2)
#define GET_SPI_PERISLV_RXO_RAW_INT                                (((REG32(ADR_SPI_PERISLV_RAW_INT))                          & 0x00000008 ) >> 3)
#define GET_SPI_PERISLV_RXF_RAW_INT                                (((REG32(ADR_SPI_PERISLV_RAW_INT))                          & 0x00000010 ) >> 4)
#define GET_SPI_PERISLV_COMP_VERS                                  (((REG32(ADR_SPI_PERISLV_COMP_VERSION))                     & 0xffffffff ) >> 0)
#define GET_SPI_PERISLV_TRX_DATA                                   (((REG32(ADR_SPI_PERISLV_TRX_DATA))                         & 0xffffffff ) >> 0)
#define GET_SPI_PERISLV1_DATA_LEN                                  (((REG32(ADR_SPI_PERISLV1_CFG0))                            & 0x0000000f ) >> 0)
#define GET_SPI_PERISLV1_CPHA                                      (((REG32(ADR_SPI_PERISLV1_CFG0))                            & 0x00000040 ) >> 6)
#define GET_SPI_PERISLV1_CPOL                                      (((REG32(ADR_SPI_PERISLV1_CFG0))                            & 0x00000080 ) >> 7)
#define GET_SPI_PERISLV1_TRX_MODE                                  (((REG32(ADR_SPI_PERISLV1_CFG0))                            & 0x00000300 ) >> 8)
#define GET_SPI_PERISLV1_ENABLE                                    (((REG32(ADR_SPI_PERISLV1_EN))                              & 0x00000001 ) >> 0)
#define GET_SPI_PERISLV1_TXFIFO_TH                                 (((REG32(ADR_SPI_PERISLV1_TXFIFO_TH))                       & 0x0000000f ) >> 0)
#define GET_SPI_PERISLV1_RXFIFO_TH                                 (((REG32(ADR_SPI_PERISLV1_RXFIFO_TH))                       & 0x0000000f ) >> 0)
#define GET_SPIPERISLV1TRXBUSYFLAG                                 (((REG32(ADR_SPI_PERISLV1_STATUS))                          & 0x00000001 ) >> 0)
#define GET_SPIPERISLV1TXNOTFULLFLAG                               (((REG32(ADR_SPI_PERISLV1_STATUS))                          & 0x00000002 ) >> 1)
#define GET_SPIPERISLV1TXEMPTYFLAG                                 (((REG32(ADR_SPI_PERISLV1_STATUS))                          & 0x00000004 ) >> 2)
#define GET_SPIPERISLV1RXNOTEMPTYFLAG                              (((REG32(ADR_SPI_PERISLV1_STATUS))                          & 0x00000008 ) >> 3)
#define GET_SPIPERISLV1RXFULLFLAG                                  (((REG32(ADR_SPI_PERISLV1_STATUS))                          & 0x00000010 ) >> 4)
#define GET_SPIPERISLV1TXERRORFLAG                                 (((REG32(ADR_SPI_PERISLV1_STATUS))                          & 0x00000020 ) >> 5)
#define GET_SPI_PERISLV1_TXE_INT_UNMASK                            (((REG32(ADR_SPI_PERISLV1_INT_MASK))                        & 0x00000001 ) >> 0)
#define GET_SPI_PERISLV1_TXO_INT_UNMASK                            (((REG32(ADR_SPI_PERISLV1_INT_MASK))                        & 0x00000002 ) >> 1)
#define GET_SPI_PERISLV1_RXU_INT_UNMASK                            (((REG32(ADR_SPI_PERISLV1_INT_MASK))                        & 0x00000004 ) >> 2)
#define GET_SPI_PERISLV1_RXO_INT_UNMASK                            (((REG32(ADR_SPI_PERISLV1_INT_MASK))                        & 0x00000008 ) >> 3)
#define GET_SPI_PERISLV1_RXF_INT_UNMASK                            (((REG32(ADR_SPI_PERISLV1_INT_MASK))                        & 0x00000010 ) >> 4)
#define GET_SPI_PERISLV1_TXE_INT                                   (((REG32(ADR_SPI_PERISLV1_INT))                             & 0x00000001 ) >> 0)
#define GET_SPI_PERISLV1_TXO_INT                                   (((REG32(ADR_SPI_PERISLV1_INT))                             & 0x00000002 ) >> 1)
#define GET_SPI_PERISLV1_RXU_INT                                   (((REG32(ADR_SPI_PERISLV1_INT))                             & 0x00000004 ) >> 2)
#define GET_SPI_PERISLV1_RXO_INT                                   (((REG32(ADR_SPI_PERISLV1_INT))                             & 0x00000008 ) >> 3)
#define GET_SPI_PERISLV1_RXF_INT                                   (((REG32(ADR_SPI_PERISLV1_INT))                             & 0x00000010 ) >> 4)
#define GET_SPI_PERISLV1_TXE_RAW_INT                               (((REG32(ADR_SPI_PERISLV1_RAW_INT))                         & 0x00000001 ) >> 0)
#define GET_SPI_PERISLV1_TXO_RAW_INT                               (((REG32(ADR_SPI_PERISLV1_RAW_INT))                         & 0x00000002 ) >> 1)
#define GET_SPI_PERISLV1_RXU_RAW_INT                               (((REG32(ADR_SPI_PERISLV1_RAW_INT))                         & 0x00000004 ) >> 2)
#define GET_SPI_PERISLV1_RXO_RAW_INT                               (((REG32(ADR_SPI_PERISLV1_RAW_INT))                         & 0x00000008 ) >> 3)
#define GET_SPI_PERISLV1_RXF_RAW_INT                               (((REG32(ADR_SPI_PERISLV1_RAW_INT))                         & 0x00000010 ) >> 4)
#define GET_SPI_PERISLV1_COMP_VERS                                 (((REG32(ADR_SPI_PERISLV1_COMP_VERSION))                    & 0xffffffff ) >> 0)
#define GET_SPI_PERISLV1_TRX_DATA                                  (((REG32(ADR_SPI_PERISLV1_TRX_DATA))                        & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_SAR0                                         (((REG32(ADR_SBUS_SAR0))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_DAR0                                         (((REG32(ADR_SBUS_DAR0))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_LLP0                                         (((REG32(ADR_SBUS_LLP0))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_INTR_EN0                                     (((REG32(ADR_SBUS_CTL0_1))                                  & 0x00000001 ) >> 0)
#define GET_SBUS_DMAC_DST_TR_WIDTH0                                (((REG32(ADR_SBUS_CTL0_1))                                  & 0x0000000e ) >> 1)
#define GET_SBUS_DMAC_SRC_TR_WIDTH0                                (((REG32(ADR_SBUS_CTL0_1))                                  & 0x00000070 ) >> 4)
#define GET_SBUS_DMAC_DINC0                                        (((REG32(ADR_SBUS_CTL0_1))                                  & 0x00000180 ) >> 7)
#define GET_SBUS_DMAC_SINC0                                        (((REG32(ADR_SBUS_CTL0_1))                                  & 0x00000600 ) >> 9)
#define GET_SBUS_DMAC_DST_MSIZE0                                   (((REG32(ADR_SBUS_CTL0_1))                                  & 0x00003800 ) >> 11)
#define GET_SBUS_DMAC_SRC_MSIZE0                                   (((REG32(ADR_SBUS_CTL0_1))                                  & 0x0001c000 ) >> 14)
#define GET_SBUS_DMAC_FC_MODE0                                     (((REG32(ADR_SBUS_CTL0_1))                                  & 0x00700000 ) >> 20)
#define GET_SBUS_LLP_DST0_EN                                       (((REG32(ADR_SBUS_CTL0_1))                                  & 0x08000000 ) >> 27)
#define GET_SBUS_LLP_SRC0_EN                                       (((REG32(ADR_SBUS_CTL0_1))                                  & 0x10000000 ) >> 28)
#define GET_SBUS_DMAC_BLOCK0                                       (((REG32(ADR_SBUS_CTL0_2))                                  & 0x00000fff ) >> 0)
#define GET_SBUS_DMAC_CH0_PRIOR                                    (((REG32(ADR_SBUS_CFG0_1))                                  & 0x00000020 ) >> 5)
#define GET_SBUS_DMAC_HS_SEL_DST0                                  (((REG32(ADR_SBUS_CFG0_1))                                  & 0x00000400 ) >> 10)
#define GET_SBUS_DMAC_HS_SEL_SRC0                                  (((REG32(ADR_SBUS_CFG0_1))                                  & 0x00000800 ) >> 11)
#define GET_SBUS_DMAC_MAX_BURST_LEN0                               (((REG32(ADR_SBUS_CFG0_1))                                  & 0x3ff00000 ) >> 20)
#define GET_SBUS_RELOAD_SRC0                                       (((REG32(ADR_SBUS_CFG0_1))                                  & 0x40000000 ) >> 30)
#define GET_SBUS_RELOAD_DSC0                                       (((REG32(ADR_SBUS_CFG0_1))                                  & 0x80000000 ) >> 31)
#define GET_SBUS_DMAC_SRC_HS_BUS_SEL0                              (((REG32(ADR_SBUS_CFG0_2))                                  & 0x00000780 ) >> 7)
#define GET_SBUS_DMAC_DST_HS_BUS_SEL0                              (((REG32(ADR_SBUS_CFG0_2))                                  & 0x00007800 ) >> 11)
#define GET_SBUS_DMAC_SGI0                                         (((REG32(ADR_SBUS_SGR0))                                    & 0x000fffff ) >> 0)
#define GET_SBUS_DMAC_SGC0                                         (((REG32(ADR_SBUS_SGR0))                                    & 0xfff00000 ) >> 20)
#define GET_SBUS_DMAC_DSI0                                         (((REG32(ADR_SBUS_DSR0))                                    & 0x000fffff ) >> 0)
#define GET_SBUS_DMAC_DSC0                                         (((REG32(ADR_SBUS_DSR0))                                    & 0xfff00000 ) >> 20)
#define GET_SBUS_DMAC_SAR1                                         (((REG32(ADR_SBUS_SAR1))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_DAR1                                         (((REG32(ADR_SBUS_DAR1))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_LLP1                                         (((REG32(ADR_SBUS_LLP1))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_INTR_EN1                                     (((REG32(ADR_SBUS_CTL1_1))                                  & 0x00000001 ) >> 0)
#define GET_SBUS_DMAC_DST_TR_WIDTH1                                (((REG32(ADR_SBUS_CTL1_1))                                  & 0x0000000e ) >> 1)
#define GET_SBUS_DMAC_SRC_TR_WIDTH1                                (((REG32(ADR_SBUS_CTL1_1))                                  & 0x00000070 ) >> 4)
#define GET_SBUS_DMAC_DINC1                                        (((REG32(ADR_SBUS_CTL1_1))                                  & 0x00000180 ) >> 7)
#define GET_SBUS_DMAC_SINC1                                        (((REG32(ADR_SBUS_CTL1_1))                                  & 0x00000600 ) >> 9)
#define GET_SBUS_DMAC_DST_MSIZE1                                   (((REG32(ADR_SBUS_CTL1_1))                                  & 0x00003800 ) >> 11)
#define GET_SBUS_DMAC_SRC_MSIZE1                                   (((REG32(ADR_SBUS_CTL1_1))                                  & 0x0001c000 ) >> 14)
#define GET_SBUS_DMAC_FC_MODE1                                     (((REG32(ADR_SBUS_CTL1_1))                                  & 0x00700000 ) >> 20)
#define GET_SBUS_LLP_DST1_EN                                       (((REG32(ADR_SBUS_CTL1_1))                                  & 0x08000000 ) >> 27)
#define GET_SBUS_LLP_SRC1_EN                                       (((REG32(ADR_SBUS_CTL1_1))                                  & 0x10000000 ) >> 28)
#define GET_SBUS_DMAC_BLOCK1                                       (((REG32(ADR_SBUS_CTL1_2))                                  & 0x00000fff ) >> 0)
#define GET_SBUS_DMAC_CH1_PRIOR                                    (((REG32(ADR_SBUS_CFG1_1))                                  & 0x00000020 ) >> 5)
#define GET_SBUS_DMAC_HS_SEL_DST1                                  (((REG32(ADR_SBUS_CFG1_1))                                  & 0x00000400 ) >> 10)
#define GET_SBUS_DMAC_HS_SEL_SRC1                                  (((REG32(ADR_SBUS_CFG1_1))                                  & 0x00000800 ) >> 11)
#define GET_SBUS_DMAC_MAX_BURST_LEN1                               (((REG32(ADR_SBUS_CFG1_1))                                  & 0x3ff00000 ) >> 20)
#define GET_SBUS_RELOAD_SRC1                                       (((REG32(ADR_SBUS_CFG1_1))                                  & 0x40000000 ) >> 30)
#define GET_SBUS_RELOAD_DSC1                                       (((REG32(ADR_SBUS_CFG1_1))                                  & 0x80000000 ) >> 31)
#define GET_SBUS_DMAC_SRC_HS_BUS_SEL1                              (((REG32(ADR_SBUS_CFG1_2))                                  & 0x00000780 ) >> 7)
#define GET_SBUS_DMAC_DST_HS_BUS_SEL1                              (((REG32(ADR_SBUS_CFG1_2))                                  & 0x00007800 ) >> 11)
#define GET_SBUS_DMAC_SGI1                                         (((REG32(ADR_SBUS_SGR1))                                    & 0x000fffff ) >> 0)
#define GET_SBUS_DMAC_SGC1                                         (((REG32(ADR_SBUS_SGR1))                                    & 0xfff00000 ) >> 20)
#define GET_SBUS_DMAC_DSI1                                         (((REG32(ADR_SBUS_DSR1))                                    & 0x000fffff ) >> 0)
#define GET_SBUS_DMAC_DSC1                                         (((REG32(ADR_SBUS_DSR1))                                    & 0xfff00000 ) >> 20)
#define GET_SBUS_DMAC_SAR2                                         (((REG32(ADR_SBUS_SAR2))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_DAR2                                         (((REG32(ADR_SBUS_DAR2))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_LLP2                                         (((REG32(ADR_SBUS_LLP2))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_INTR_EN2                                     (((REG32(ADR_SBUS_CTL2_1))                                  & 0x00000001 ) >> 0)
#define GET_SBUS_DMAC_DST_TR_WIDTH2                                (((REG32(ADR_SBUS_CTL2_1))                                  & 0x0000000e ) >> 1)
#define GET_SBUS_DMAC_SRC_TR_WIDTH2                                (((REG32(ADR_SBUS_CTL2_1))                                  & 0x00000070 ) >> 4)
#define GET_SBUS_DMAC_DINC2                                        (((REG32(ADR_SBUS_CTL2_1))                                  & 0x00000180 ) >> 7)
#define GET_SBUS_DMAC_SINC2                                        (((REG32(ADR_SBUS_CTL2_1))                                  & 0x00000600 ) >> 9)
#define GET_SBUS_DMAC_DST_MSIZE2                                   (((REG32(ADR_SBUS_CTL2_1))                                  & 0x00003800 ) >> 11)
#define GET_SBUS_DMAC_SRC_MSIZE2                                   (((REG32(ADR_SBUS_CTL2_1))                                  & 0x0001c000 ) >> 14)
#define GET_SBUS_DMAC_FC_MODE2                                     (((REG32(ADR_SBUS_CTL2_1))                                  & 0x00700000 ) >> 20)
#define GET_SBUS_LLP_DST2_EN                                       (((REG32(ADR_SBUS_CTL2_1))                                  & 0x08000000 ) >> 27)
#define GET_SBUS_LLP_SRC2_EN                                       (((REG32(ADR_SBUS_CTL2_1))                                  & 0x10000000 ) >> 28)
#define GET_SBUS_DMAC_BLOCK2                                       (((REG32(ADR_SBUS_CTL2_2))                                  & 0x00000fff ) >> 0)
#define GET_SBUS_DMAC_CH2_PRIOR                                    (((REG32(ADR_SBUS_CFG2_1))                                  & 0x00000020 ) >> 5)
#define GET_SBUS_DMAC_HS_SEL_DST2                                  (((REG32(ADR_SBUS_CFG2_1))                                  & 0x00000400 ) >> 10)
#define GET_SBUS_DMAC_HS_SEL_SRC2                                  (((REG32(ADR_SBUS_CFG2_1))                                  & 0x00000800 ) >> 11)
#define GET_SBUS_DMAC_MAX_BURST_LEN2                               (((REG32(ADR_SBUS_CFG2_1))                                  & 0x3ff00000 ) >> 20)
#define GET_SBUS_RELOAD_SRC2                                       (((REG32(ADR_SBUS_CFG2_1))                                  & 0x40000000 ) >> 30)
#define GET_SBUS_RELOAD_DSC2                                       (((REG32(ADR_SBUS_CFG2_1))                                  & 0x80000000 ) >> 31)
#define GET_SBUS_DMAC_SRC_HS_BUS_SEL2                              (((REG32(ADR_SBUS_CFG2_2))                                  & 0x00000780 ) >> 7)
#define GET_SBUS_DMAC_DST_HS_BUS_SEL2                              (((REG32(ADR_SBUS_CFG2_2))                                  & 0x00007800 ) >> 11)
#define GET_SBUS_DMAC_SGI2                                         (((REG32(ADR_SBUS_SGR2))                                    & 0x000fffff ) >> 0)
#define GET_SBUS_DMAC_SGC2                                         (((REG32(ADR_SBUS_SGR2))                                    & 0xfff00000 ) >> 20)
#define GET_SBUS_DMAC_DSI2                                         (((REG32(ADR_SBUS_DSR2))                                    & 0x000fffff ) >> 0)
#define GET_SBUS_DMAC_DSC2                                         (((REG32(ADR_SBUS_DSR2))                                    & 0xfff00000 ) >> 20)
#define GET_SBUS_DMAC_SAR3                                         (((REG32(ADR_SBUS_SAR3))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_DAR3                                         (((REG32(ADR_SBUS_DAR3))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_LLP3                                         (((REG32(ADR_SBUS_LLP3))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_INTR_EN3                                     (((REG32(ADR_SBUS_CTL3_1))                                  & 0x00000001 ) >> 0)
#define GET_SBUS_DMAC_DST_TR_WIDTH3                                (((REG32(ADR_SBUS_CTL3_1))                                  & 0x0000000e ) >> 1)
#define GET_SBUS_DMAC_SRC_TR_WIDTH3                                (((REG32(ADR_SBUS_CTL3_1))                                  & 0x00000070 ) >> 4)
#define GET_SBUS_DMAC_DINC3                                        (((REG32(ADR_SBUS_CTL3_1))                                  & 0x00000180 ) >> 7)
#define GET_SBUS_DMAC_SINC3                                        (((REG32(ADR_SBUS_CTL3_1))                                  & 0x00000600 ) >> 9)
#define GET_SBUS_DMAC_DST_MSIZE3                                   (((REG32(ADR_SBUS_CTL3_1))                                  & 0x00003800 ) >> 11)
#define GET_SBUS_DMAC_SRC_MSIZE3                                   (((REG32(ADR_SBUS_CTL3_1))                                  & 0x0001c000 ) >> 14)
#define GET_SBUS_DMAC_FC_MODE3                                     (((REG32(ADR_SBUS_CTL3_1))                                  & 0x00700000 ) >> 20)
#define GET_SBUS_LLP_DST3_EN                                       (((REG32(ADR_SBUS_CTL3_1))                                  & 0x08000000 ) >> 27)
#define GET_SBUS_LLP_SRC3_EN                                       (((REG32(ADR_SBUS_CTL3_1))                                  & 0x10000000 ) >> 28)
#define GET_SBUS_DMAC_BLOCK3                                       (((REG32(ADR_SBUS_CTL3_2))                                  & 0x00000fff ) >> 0)
#define GET_SBUS_DMAC_CH3_PRIOR                                    (((REG32(ADR_SBUS_CFG3_1))                                  & 0x00000020 ) >> 5)
#define GET_SBUS_DMAC_HS_SEL_DST3                                  (((REG32(ADR_SBUS_CFG3_1))                                  & 0x00000400 ) >> 10)
#define GET_SBUS_DMAC_HS_SEL_SRC3                                  (((REG32(ADR_SBUS_CFG3_1))                                  & 0x00000800 ) >> 11)
#define GET_SBUS_DMAC_MAX_BURST_LEN3                               (((REG32(ADR_SBUS_CFG3_1))                                  & 0x3ff00000 ) >> 20)
#define GET_SBUS_RELOAD_SRC3                                       (((REG32(ADR_SBUS_CFG3_1))                                  & 0x40000000 ) >> 30)
#define GET_SBUS_RELOAD_DSC3                                       (((REG32(ADR_SBUS_CFG3_1))                                  & 0x80000000 ) >> 31)
#define GET_SBUS_DMAC_SRC_HS_BUS_SEL3                              (((REG32(ADR_SBUS_CFG3_2))                                  & 0x00000780 ) >> 7)
#define GET_SBUS_DMAC_DST_HS_BUS_SEL3                              (((REG32(ADR_SBUS_CFG3_2))                                  & 0x00007800 ) >> 11)
#define GET_SBUS_DMAC_SGI3                                         (((REG32(ADR_SBUS_SGR3))                                    & 0x000fffff ) >> 0)
#define GET_SBUS_DMAC_SGC3                                         (((REG32(ADR_SBUS_SGR3))                                    & 0xfff00000 ) >> 20)
#define GET_SBUS_DMAC_DSI3                                         (((REG32(ADR_SBUS_DSR3))                                    & 0x000fffff ) >> 0)
#define GET_SBUS_DMAC_DSC3                                         (((REG32(ADR_SBUS_DSR3))                                    & 0xfff00000 ) >> 20)
#define GET_SBUS_DMAC_SAR4                                         (((REG32(ADR_SBUS_SAR4))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_DAR4                                         (((REG32(ADR_SBUS_DAR4))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_LLP4                                         (((REG32(ADR_SBUS_LLP4))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_INTR_EN4                                     (((REG32(ADR_SBUS_CTL4_1))                                  & 0x00000001 ) >> 0)
#define GET_SBUS_DMAC_DST_TR_WIDTH4                                (((REG32(ADR_SBUS_CTL4_1))                                  & 0x0000000e ) >> 1)
#define GET_SBUS_DMAC_SRC_TR_WIDTH4                                (((REG32(ADR_SBUS_CTL4_1))                                  & 0x00000070 ) >> 4)
#define GET_SBUS_DMAC_DINC4                                        (((REG32(ADR_SBUS_CTL4_1))                                  & 0x00000180 ) >> 7)
#define GET_SBUS_DMAC_SINC4                                        (((REG32(ADR_SBUS_CTL4_1))                                  & 0x00000600 ) >> 9)
#define GET_SBUS_DMAC_DST_MSIZE4                                   (((REG32(ADR_SBUS_CTL4_1))                                  & 0x00003800 ) >> 11)
#define GET_SBUS_DMAC_SRC_MSIZE4                                   (((REG32(ADR_SBUS_CTL4_1))                                  & 0x0001c000 ) >> 14)
#define GET_SBUS_DMAC_FC_MODE4                                     (((REG32(ADR_SBUS_CTL4_1))                                  & 0x00700000 ) >> 20)
#define GET_SBUS_LLP_DST4_EN                                       (((REG32(ADR_SBUS_CTL4_1))                                  & 0x08000000 ) >> 27)
#define GET_SBUS_LLP_SRC4_EN                                       (((REG32(ADR_SBUS_CTL4_1))                                  & 0x10000000 ) >> 28)
#define GET_SBUS_DMAC_BLOCK4                                       (((REG32(ADR_SBUS_CTL4_2))                                  & 0x00000fff ) >> 0)
#define GET_SBUS_DMAC_CH4_PRIOR                                    (((REG32(ADR_SBUS_CFG4_1))                                  & 0x00000020 ) >> 5)
#define GET_SBUS_DMAC_HS_SEL_DST4                                  (((REG32(ADR_SBUS_CFG4_1))                                  & 0x00000400 ) >> 10)
#define GET_SBUS_DMAC_HS_SEL_SRC4                                  (((REG32(ADR_SBUS_CFG4_1))                                  & 0x00000800 ) >> 11)
#define GET_SBUS_DMAC_MAX_BURST_LEN4                               (((REG32(ADR_SBUS_CFG4_1))                                  & 0x3ff00000 ) >> 20)
#define GET_SBUS_RELOAD_SRC4                                       (((REG32(ADR_SBUS_CFG4_1))                                  & 0x40000000 ) >> 30)
#define GET_SBUS_RELOAD_DSC4                                       (((REG32(ADR_SBUS_CFG4_1))                                  & 0x80000000 ) >> 31)
#define GET_SBUS_DMAC_SRC_HS_BUS_SEL4                              (((REG32(ADR_SBUS_CFG4_2))                                  & 0x00000780 ) >> 7)
#define GET_SBUS_DMAC_DST_HS_BUS_SEL4                              (((REG32(ADR_SBUS_CFG4_2))                                  & 0x00007800 ) >> 11)
#define GET_SBUS_DMAC_SGI4                                         (((REG32(ADR_SBUS_SGR4))                                    & 0x000fffff ) >> 0)
#define GET_SBUS_DMAC_SGC4                                         (((REG32(ADR_SBUS_SGR4))                                    & 0xfff00000 ) >> 20)
#define GET_SBUS_DMAC_DSI4                                         (((REG32(ADR_SBUS_DSR4))                                    & 0x000fffff ) >> 0)
#define GET_SBUS_DMAC_DSC4                                         (((REG32(ADR_SBUS_DSR4))                                    & 0xfff00000 ) >> 20)
#define GET_SBUS_DMAC_SAR5                                         (((REG32(ADR_SBUS_SAR5))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_DAR5                                         (((REG32(ADR_SBUS_DAR5))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_LLP5                                         (((REG32(ADR_SBUS_LLP5))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_INTR_EN5                                     (((REG32(ADR_SBUS_CTL5_1))                                  & 0x00000001 ) >> 0)
#define GET_SBUS_DMAC_DST_TR_WIDTH5                                (((REG32(ADR_SBUS_CTL5_1))                                  & 0x0000000e ) >> 1)
#define GET_SBUS_DMAC_SRC_TR_WIDTH5                                (((REG32(ADR_SBUS_CTL5_1))                                  & 0x00000070 ) >> 4)
#define GET_SBUS_DMAC_DINC5                                        (((REG32(ADR_SBUS_CTL5_1))                                  & 0x00000180 ) >> 7)
#define GET_SBUS_DMAC_SINC5                                        (((REG32(ADR_SBUS_CTL5_1))                                  & 0x00000600 ) >> 9)
#define GET_SBUS_DMAC_DST_MSIZE5                                   (((REG32(ADR_SBUS_CTL5_1))                                  & 0x00003800 ) >> 11)
#define GET_SBUS_DMAC_SRC_MSIZE5                                   (((REG32(ADR_SBUS_CTL5_1))                                  & 0x0001c000 ) >> 14)
#define GET_SBUS_DMAC_FC_MODE5                                     (((REG32(ADR_SBUS_CTL5_1))                                  & 0x00700000 ) >> 20)
#define GET_SBUS_LLP_DST5_EN                                       (((REG32(ADR_SBUS_CTL5_1))                                  & 0x08000000 ) >> 27)
#define GET_SBUS_LLP_SRC5_EN                                       (((REG32(ADR_SBUS_CTL5_1))                                  & 0x10000000 ) >> 28)
#define GET_SBUS_DMAC_BLOCK5                                       (((REG32(ADR_SBUS_CTL5_2))                                  & 0x00000fff ) >> 0)
#define GET_SBUS_DMAC_CH5_PRIOR                                    (((REG32(ADR_SBUS_CFG5_1))                                  & 0x00000020 ) >> 5)
#define GET_SBUS_DMAC_HS_SEL_DST5                                  (((REG32(ADR_SBUS_CFG5_1))                                  & 0x00000400 ) >> 10)
#define GET_SBUS_DMAC_HS_SEL_SRC5                                  (((REG32(ADR_SBUS_CFG5_1))                                  & 0x00000800 ) >> 11)
#define GET_SBUS_DMAC_MAX_BURST_LEN5                               (((REG32(ADR_SBUS_CFG5_1))                                  & 0x3ff00000 ) >> 20)
#define GET_SBUS_RELOAD_SRC5                                       (((REG32(ADR_SBUS_CFG5_1))                                  & 0x40000000 ) >> 30)
#define GET_SBUS_RELOAD_DSC5                                       (((REG32(ADR_SBUS_CFG5_1))                                  & 0x80000000 ) >> 31)
#define GET_SBUS_DMAC_SRC_HS_BUS_SEL5                              (((REG32(ADR_SBUS_CFG5_2))                                  & 0x00000780 ) >> 7)
#define GET_SBUS_DMAC_DST_HS_BUS_SEL5                              (((REG32(ADR_SBUS_CFG5_2))                                  & 0x00007800 ) >> 11)
#define GET_SBUS_DMAC_SGI5                                         (((REG32(ADR_SBUS_SGR5))                                    & 0x000fffff ) >> 0)
#define GET_SBUS_DMAC_SGC5                                         (((REG32(ADR_SBUS_SGR5))                                    & 0xfff00000 ) >> 20)
#define GET_SBUS_DMAC_DSI5                                         (((REG32(ADR_SBUS_DSR5))                                    & 0x000fffff ) >> 0)
#define GET_SBUS_DMAC_DSC5                                         (((REG32(ADR_SBUS_DSR5))                                    & 0xfff00000 ) >> 20)
#define GET_SBUS_DMAC_SAR6                                         (((REG32(ADR_SBUS_SAR6))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_DAR6                                         (((REG32(ADR_SBUS_DAR6))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_LLP6                                         (((REG32(ADR_SBUS_LLP6))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_INTR_EN6                                     (((REG32(ADR_SBUS_CTL6_1))                                  & 0x00000001 ) >> 0)
#define GET_SBUS_DMAC_DST_TR_WIDTH6                                (((REG32(ADR_SBUS_CTL6_1))                                  & 0x0000000e ) >> 1)
#define GET_SBUS_DMAC_SRC_TR_WIDTH6                                (((REG32(ADR_SBUS_CTL6_1))                                  & 0x00000070 ) >> 4)
#define GET_SBUS_DMAC_DINC6                                        (((REG32(ADR_SBUS_CTL6_1))                                  & 0x00000180 ) >> 7)
#define GET_SBUS_DMAC_SINC6                                        (((REG32(ADR_SBUS_CTL6_1))                                  & 0x00000600 ) >> 9)
#define GET_SBUS_DMAC_DST_MSIZE6                                   (((REG32(ADR_SBUS_CTL6_1))                                  & 0x00003800 ) >> 11)
#define GET_SBUS_DMAC_SRC_MSIZE6                                   (((REG32(ADR_SBUS_CTL6_1))                                  & 0x0001c000 ) >> 14)
#define GET_SBUS_DMAC_FC_MODE6                                     (((REG32(ADR_SBUS_CTL6_1))                                  & 0x00700000 ) >> 20)
#define GET_SBUS_LLP_DST6_EN                                       (((REG32(ADR_SBUS_CTL6_1))                                  & 0x08000000 ) >> 27)
#define GET_SBUS_LLP_SRC6_EN                                       (((REG32(ADR_SBUS_CTL6_1))                                  & 0x10000000 ) >> 28)
#define GET_SBUS_DMAC_BLOCK6                                       (((REG32(ADR_SBUS_CTL6_2))                                  & 0x00000fff ) >> 0)
#define GET_SBUS_DMAC_CH6_PRIOR                                    (((REG32(ADR_SBUS_CFG6_1))                                  & 0x00000020 ) >> 5)
#define GET_SBUS_DMAC_HS_SEL_DST6                                  (((REG32(ADR_SBUS_CFG6_1))                                  & 0x00000400 ) >> 10)
#define GET_SBUS_DMAC_HS_SEL_SRC6                                  (((REG32(ADR_SBUS_CFG6_1))                                  & 0x00000800 ) >> 11)
#define GET_SBUS_DMAC_MAX_BURST_LEN6                               (((REG32(ADR_SBUS_CFG6_1))                                  & 0x3ff00000 ) >> 20)
#define GET_SBUS_RELOAD_SRC6                                       (((REG32(ADR_SBUS_CFG6_1))                                  & 0x40000000 ) >> 30)
#define GET_SBUS_RELOAD_DSC6                                       (((REG32(ADR_SBUS_CFG6_1))                                  & 0x80000000 ) >> 31)
#define GET_SBUS_DMAC_SRC_HS_BUS_SEL6                              (((REG32(ADR_SBUS_CFG6_2))                                  & 0x00000780 ) >> 7)
#define GET_SBUS_DMAC_DST_HS_BUS_SEL6                              (((REG32(ADR_SBUS_CFG6_2))                                  & 0x00007800 ) >> 11)
#define GET_SBUS_DMAC_SGI6                                         (((REG32(ADR_SBUS_SGR6))                                    & 0x000fffff ) >> 0)
#define GET_SBUS_DMAC_SGC6                                         (((REG32(ADR_SBUS_SGR6))                                    & 0xfff00000 ) >> 20)
#define GET_SBUS_DMAC_DSI6                                         (((REG32(ADR_SBUS_DSR6))                                    & 0x000fffff ) >> 0)
#define GET_SBUS_DMAC_DSC6                                         (((REG32(ADR_SBUS_DSR6))                                    & 0xfff00000 ) >> 20)
#define GET_SBUS_DMAC_SAR7                                         (((REG32(ADR_SBUS_SAR7))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_DAR7                                         (((REG32(ADR_SBUS_DAR7))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_LLP7                                         (((REG32(ADR_SBUS_LLP7))                                    & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_INTR_EN7                                     (((REG32(ADR_SBUS_CTL7_1))                                  & 0x00000001 ) >> 0)
#define GET_SBUS_DMAC_DST_TR_WIDTH7                                (((REG32(ADR_SBUS_CTL7_1))                                  & 0x0000000e ) >> 1)
#define GET_SBUS_DMAC_SRC_TR_WIDTH7                                (((REG32(ADR_SBUS_CTL7_1))                                  & 0x00000070 ) >> 4)
#define GET_SBUS_DMAC_DINC7                                        (((REG32(ADR_SBUS_CTL7_1))                                  & 0x00000180 ) >> 7)
#define GET_SBUS_DMAC_SINC7                                        (((REG32(ADR_SBUS_CTL7_1))                                  & 0x00000600 ) >> 9)
#define GET_SBUS_DMAC_DST_MSIZE7                                   (((REG32(ADR_SBUS_CTL7_1))                                  & 0x00003800 ) >> 11)
#define GET_SBUS_DMAC_SRC_MSIZE7                                   (((REG32(ADR_SBUS_CTL7_1))                                  & 0x0001c000 ) >> 14)
#define GET_SBUS_DMAC_FC_MODE7                                     (((REG32(ADR_SBUS_CTL7_1))                                  & 0x00700000 ) >> 20)
#define GET_SBUS_LLP_DST7_EN                                       (((REG32(ADR_SBUS_CTL7_1))                                  & 0x08000000 ) >> 27)
#define GET_SBUS_LLP_SRC7_E7                                       (((REG32(ADR_SBUS_CTL7_1))                                  & 0x10000000 ) >> 28)
#define GET_SBUS_DMAC_BLOCK7                                       (((REG32(ADR_SBUS_CTL7_2))                                  & 0x00000fff ) >> 0)
#define GET_SBUS_DMAC_CH7_PRIOR                                    (((REG32(ADR_SBUS_CFG7_1))                                  & 0x00000020 ) >> 5)
#define GET_SBUS_DMAC_HS_SEL_DST7                                  (((REG32(ADR_SBUS_CFG7_1))                                  & 0x00000400 ) >> 10)
#define GET_SBUS_DMAC_HS_SEL_SRC7                                  (((REG32(ADR_SBUS_CFG7_1))                                  & 0x00000800 ) >> 11)
#define GET_SBUS_DMAC_MAX_BURST_LEN7                               (((REG32(ADR_SBUS_CFG7_1))                                  & 0x3ff00000 ) >> 20)
#define GET_SBUS_RELOAD_SRC7                                       (((REG32(ADR_SBUS_CFG7_1))                                  & 0x40000000 ) >> 30)
#define GET_SBUS_RELOAD_DSC7                                       (((REG32(ADR_SBUS_CFG7_1))                                  & 0x80000000 ) >> 31)
#define GET_SBUS_DMAC_SRC_HS_BUS_SEL7                              (((REG32(ADR_SBUS_CFG7_2))                                  & 0x00000780 ) >> 7)
#define GET_SBUS_DMAC_DST_HS_BUS_SEL7                              (((REG32(ADR_SBUS_CFG7_2))                                  & 0x00007800 ) >> 11)
#define GET_SBUS_DMAC_SGI7                                         (((REG32(ADR_SBUS_SGR7))                                    & 0x000fffff ) >> 0)
#define GET_SBUS_DMAC_SGC7                                         (((REG32(ADR_SBUS_SGR7))                                    & 0xfff00000 ) >> 20)
#define GET_SBUS_DMAC_DSI7                                         (((REG32(ADR_SBUS_DSR7))                                    & 0x000fffff ) >> 0)
#define GET_SBUS_DMAC_DSC7                                         (((REG32(ADR_SBUS_DSR7))                                    & 0xfff00000 ) >> 20)
#define GET_SBUS_DMAC_ISR                                          (((REG32(ADR_SBUS_INTRSTATUSREG))                           & 0x000000ff ) >> 0)
#define GET_SBUS_DMAC_CH_DEMASK_TR                                 (((REG32(ADR_SBUS_MASKTR))                                  & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_CH_DEMASK_ERR                                (((REG32(ADR_SBUS_MASKERR))                                 & 0xffffffff ) >> 0)
#define GET_SBUS_DMAC_CH0_CLR_TR                                   (((REG32(ADR_SBUS_CLRTR))                                   & 0x00000001 ) >> 0)
#define GET_SBUS_DMAC_CH1_CLR_TR                                   (((REG32(ADR_SBUS_CLRTR))                                   & 0x00000002 ) >> 1)
#define GET_SBUS_DMAC_CH2_CLR_TR                                   (((REG32(ADR_SBUS_CLRTR))                                   & 0x00000004 ) >> 2)
#define GET_SBUS_DMAC_CH3_CLR_TR                                   (((REG32(ADR_SBUS_CLRTR))                                   & 0x00000008 ) >> 3)
#define GET_SBUS_DMAC_CH4_CLR_TR                                   (((REG32(ADR_SBUS_CLRTR))                                   & 0x00000010 ) >> 4)
#define GET_SBUS_DMAC_CH5_CLR_TR                                   (((REG32(ADR_SBUS_CLRTR))                                   & 0x00000020 ) >> 5)
#define GET_SBUS_DMAC_CH6_CLR_TR                                   (((REG32(ADR_SBUS_CLRTR))                                   & 0x00000040 ) >> 6)
#define GET_SBUS_DMAC_CH7_CLR_TR                                   (((REG32(ADR_SBUS_CLRTR))                                   & 0x00000080 ) >> 7)
#define GET_SBUS_DMAC_CH0_CLR_ERR                                  (((REG32(ADR_SBUS_CLRERR))                                  & 0x00000001 ) >> 0)
#define GET_SBUS_DMAC_CH1_CLR_ERR                                  (((REG32(ADR_SBUS_CLRERR))                                  & 0x00000002 ) >> 1)
#define GET_SBUS_DMAC_CH2_CLR_ERR                                  (((REG32(ADR_SBUS_CLRERR))                                  & 0x00000004 ) >> 2)
#define GET_SBUS_DMAC_CH3_CLR_ERR                                  (((REG32(ADR_SBUS_CLRERR))                                  & 0x00000008 ) >> 3)
#define GET_SBUS_DMAC_CH4_CLR_ERR                                  (((REG32(ADR_SBUS_CLRERR))                                  & 0x00000010 ) >> 4)
#define GET_SBUS_DMAC_CH5_CLR_ERR                                  (((REG32(ADR_SBUS_CLRERR))                                  & 0x00000020 ) >> 5)
#define GET_SBUS_DMAC_CH6_CLR_ERR                                  (((REG32(ADR_SBUS_CLRERR))                                  & 0x00000040 ) >> 6)
#define GET_SBUS_DMAC_CH7_CLR_ERR                                  (((REG32(ADR_SBUS_CLRERR))                                  & 0x00000080 ) >> 7)
#define GET_SBUS_DMAC_DISEN_SHS_SRC_REQ                            (((REG32(ADR_SBUS_SHS_SRC_REQ_CFG))                         & 0x0000ffff ) >> 0)
#define GET_SBUS_DMAC_DISEN_SHS_DST_REQ                            (((REG32(ADR_SBUS_SHS_DST_REQ_CFG))                         & 0x0000ffff ) >> 0)
#define GET_SBUS_DMAC_DISEN_SHS_SRC_SREQ                           (((REG32(ADR_SBUS_SHS_SRC_SREQ_CFG))                        & 0x0000ffff ) >> 0)
#define GET_SBUS_DMAC_DISEN_SHS_DST_SREQ                           (((REG32(ADR_SBUS_SHS_DST_SREQ_CFG))                        & 0x0000ffff ) >> 0)
#define GET_SBUS_DMAC_EN                                           (((REG32(ADR_SBUS_DMA_EN))                                  & 0x00000001 ) >> 0)
#define GET_SBUS_DMAC_CH_EN                                        (((REG32(ADR_SBUS_CH_EN))                                   & 0x0000ffff ) >> 0)
#define GET_DMAC_SAR0                                              (((REG32(ADR_SAR0))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_DAR0                                              (((REG32(ADR_DAR0))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_LLP0                                              (((REG32(ADR_LLP0))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_INTR_EN0                                          (((REG32(ADR_CTL0_1))                                       & 0x00000001 ) >> 0)
#define GET_DMAC_DST_TR_WIDTH0                                     (((REG32(ADR_CTL0_1))                                       & 0x0000000e ) >> 1)
#define GET_DMAC_SRC_TR_WIDTH0                                     (((REG32(ADR_CTL0_1))                                       & 0x00000070 ) >> 4)
#define GET_DMAC_DINC0                                             (((REG32(ADR_CTL0_1))                                       & 0x00000180 ) >> 7)
#define GET_DMAC_SINC0                                             (((REG32(ADR_CTL0_1))                                       & 0x00000600 ) >> 9)
#define GET_DMAC_DST_MSIZE0                                        (((REG32(ADR_CTL0_1))                                       & 0x00003800 ) >> 11)
#define GET_DMAC_SRC_MSIZE0                                        (((REG32(ADR_CTL0_1))                                       & 0x0001c000 ) >> 14)
#define GET_DMAC_FC_MODE0                                          (((REG32(ADR_CTL0_1))                                       & 0x00700000 ) >> 20)
#define GET_LLP_DST0_EN                                            (((REG32(ADR_CTL0_1))                                       & 0x08000000 ) >> 27)
#define GET_LLP_SRC0_EN                                            (((REG32(ADR_CTL0_1))                                       & 0x10000000 ) >> 28)
#define GET_DMAC_BLOCK0                                            (((REG32(ADR_CTL0_2))                                       & 0x00000fff ) >> 0)
#define GET_DMAC_CH0_PRIOR                                         (((REG32(ADR_CFG0_1))                                       & 0x00000020 ) >> 5)
#define GET_DMAC_HS_SEL_DST0                                       (((REG32(ADR_CFG0_1))                                       & 0x00000400 ) >> 10)
#define GET_DMAC_HS_SEL_SRC0                                       (((REG32(ADR_CFG0_1))                                       & 0x00000800 ) >> 11)
#define GET_DMAC_MAX_BURST_LEN0                                    (((REG32(ADR_CFG0_1))                                       & 0x3ff00000 ) >> 20)
#define GET_RELOAD_SRC0                                            (((REG32(ADR_CFG0_1))                                       & 0x40000000 ) >> 30)
#define GET_RELOAD_DSC0                                            (((REG32(ADR_CFG0_1))                                       & 0x80000000 ) >> 31)
#define GET_DMAC_SRC_HS_BUS_SEL0                                   (((REG32(ADR_CFG0_2))                                       & 0x00000780 ) >> 7)
#define GET_DMAC_DST_HS_BUS_SEL0                                   (((REG32(ADR_CFG0_2))                                       & 0x00007800 ) >> 11)
#define GET_DMAC_SGI0                                              (((REG32(ADR_SGR0))                                         & 0x000fffff ) >> 0)
#define GET_DMAC_SGC0                                              (((REG32(ADR_SGR0))                                         & 0xfff00000 ) >> 20)
#define GET_DMAC_DSI0                                              (((REG32(ADR_DSR0))                                         & 0x000fffff ) >> 0)
#define GET_DMAC_DSC0                                              (((REG32(ADR_DSR0))                                         & 0xfff00000 ) >> 20)
#define GET_DMAC_SAR1                                              (((REG32(ADR_SAR1))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_DAR1                                              (((REG32(ADR_DAR1))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_LLP1                                              (((REG32(ADR_LLP1))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_INTR_EN1                                          (((REG32(ADR_CTL1_1))                                       & 0x00000001 ) >> 0)
#define GET_DMAC_DST_TR_WIDTH1                                     (((REG32(ADR_CTL1_1))                                       & 0x0000000e ) >> 1)
#define GET_DMAC_SRC_TR_WIDTH1                                     (((REG32(ADR_CTL1_1))                                       & 0x00000070 ) >> 4)
#define GET_DMAC_DINC1                                             (((REG32(ADR_CTL1_1))                                       & 0x00000180 ) >> 7)
#define GET_DMAC_SINC1                                             (((REG32(ADR_CTL1_1))                                       & 0x00000600 ) >> 9)
#define GET_DMAC_DST_MSIZE1                                        (((REG32(ADR_CTL1_1))                                       & 0x00003800 ) >> 11)
#define GET_DMAC_SRC_MSIZE1                                        (((REG32(ADR_CTL1_1))                                       & 0x0001c000 ) >> 14)
#define GET_DMAC_FC_MODE1                                          (((REG32(ADR_CTL1_1))                                       & 0x00700000 ) >> 20)
#define GET_LLP_DST1_EN                                            (((REG32(ADR_CTL1_1))                                       & 0x08000000 ) >> 27)
#define GET_LLP_SRC1_EN                                            (((REG32(ADR_CTL1_1))                                       & 0x10000000 ) >> 28)
#define GET_DMAC_BLOCK1                                            (((REG32(ADR_CTL1_2))                                       & 0x00000fff ) >> 0)
#define GET_DMAC_CH1_PRIOR                                         (((REG32(ADR_CFG1_1))                                       & 0x00000020 ) >> 5)
#define GET_DMAC_HS_SEL_DST1                                       (((REG32(ADR_CFG1_1))                                       & 0x00000400 ) >> 10)
#define GET_DMAC_HS_SEL_SRC1                                       (((REG32(ADR_CFG1_1))                                       & 0x00000800 ) >> 11)
#define GET_DMAC_MAX_BURST_LEN1                                    (((REG32(ADR_CFG1_1))                                       & 0x3ff00000 ) >> 20)
#define GET_RELOAD_SRC1                                            (((REG32(ADR_CFG1_1))                                       & 0x40000000 ) >> 30)
#define GET_RELOAD_DSC1                                            (((REG32(ADR_CFG1_1))                                       & 0x80000000 ) >> 31)
#define GET_DMAC_SRC_HS_BUS_SEL1                                   (((REG32(ADR_CFG1_2))                                       & 0x00000780 ) >> 7)
#define GET_DMAC_DST_HS_BUS_SEL1                                   (((REG32(ADR_CFG1_2))                                       & 0x00007800 ) >> 11)
#define GET_DMAC_SGI1                                              (((REG32(ADR_SGR1))                                         & 0x000fffff ) >> 0)
#define GET_DMAC_SGC1                                              (((REG32(ADR_SGR1))                                         & 0xfff00000 ) >> 20)
#define GET_DMAC_DSI1                                              (((REG32(ADR_DSR1))                                         & 0x000fffff ) >> 0)
#define GET_DMAC_DSC1                                              (((REG32(ADR_DSR1))                                         & 0xfff00000 ) >> 20)
#define GET_DMAC_SAR2                                              (((REG32(ADR_SAR2))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_DAR2                                              (((REG32(ADR_DAR2))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_LLP2                                              (((REG32(ADR_LLP2))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_INTR_EN2                                          (((REG32(ADR_CTL2_1))                                       & 0x00000001 ) >> 0)
#define GET_DMAC_DST_TR_WIDTH2                                     (((REG32(ADR_CTL2_1))                                       & 0x0000000e ) >> 1)
#define GET_DMAC_SRC_TR_WIDTH2                                     (((REG32(ADR_CTL2_1))                                       & 0x00000070 ) >> 4)
#define GET_DMAC_DINC2                                             (((REG32(ADR_CTL2_1))                                       & 0x00000180 ) >> 7)
#define GET_DMAC_SINC2                                             (((REG32(ADR_CTL2_1))                                       & 0x00000600 ) >> 9)
#define GET_DMAC_DST_MSIZE2                                        (((REG32(ADR_CTL2_1))                                       & 0x00003800 ) >> 11)
#define GET_DMAC_SRC_MSIZE2                                        (((REG32(ADR_CTL2_1))                                       & 0x0001c000 ) >> 14)
#define GET_DMAC_FC_MODE2                                          (((REG32(ADR_CTL2_1))                                       & 0x00700000 ) >> 20)
#define GET_LLP_DST2_EN                                            (((REG32(ADR_CTL2_1))                                       & 0x08000000 ) >> 27)
#define GET_LLP_SRC2_EN                                            (((REG32(ADR_CTL2_1))                                       & 0x10000000 ) >> 28)
#define GET_DMAC_BLOCK2                                            (((REG32(ADR_CTL2_2))                                       & 0x00000fff ) >> 0)
#define GET_DMAC_CH2_PRIOR                                         (((REG32(ADR_CFG2_1))                                       & 0x00000020 ) >> 5)
#define GET_DMAC_HS_SEL_DST2                                       (((REG32(ADR_CFG2_1))                                       & 0x00000400 ) >> 10)
#define GET_DMAC_HS_SEL_SRC2                                       (((REG32(ADR_CFG2_1))                                       & 0x00000800 ) >> 11)
#define GET_DMAC_MAX_BURST_LEN2                                    (((REG32(ADR_CFG2_1))                                       & 0x3ff00000 ) >> 20)
#define GET_RELOAD_SRC2                                            (((REG32(ADR_CFG2_1))                                       & 0x40000000 ) >> 30)
#define GET_RELOAD_DSC2                                            (((REG32(ADR_CFG2_1))                                       & 0x80000000 ) >> 31)
#define GET_DMAC_SRC_HS_BUS_SEL2                                   (((REG32(ADR_CFG2_2))                                       & 0x00000780 ) >> 7)
#define GET_DMAC_DST_HS_BUS_SEL2                                   (((REG32(ADR_CFG2_2))                                       & 0x00007800 ) >> 11)
#define GET_DMAC_SGI2                                              (((REG32(ADR_SGR2))                                         & 0x000fffff ) >> 0)
#define GET_DMAC_SGC2                                              (((REG32(ADR_SGR2))                                         & 0xfff00000 ) >> 20)
#define GET_DMAC_DSI2                                              (((REG32(ADR_DSR2))                                         & 0x000fffff ) >> 0)
#define GET_DMAC_DSC2                                              (((REG32(ADR_DSR2))                                         & 0xfff00000 ) >> 20)
#define GET_DMAC_SAR3                                              (((REG32(ADR_SAR3))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_DAR3                                              (((REG32(ADR_DAR3))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_LLP3                                              (((REG32(ADR_LLP3))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_INTR_EN3                                          (((REG32(ADR_CTL3_1))                                       & 0x00000001 ) >> 0)
#define GET_DMAC_DST_TR_WIDTH3                                     (((REG32(ADR_CTL3_1))                                       & 0x0000000e ) >> 1)
#define GET_DMAC_SRC_TR_WIDTH3                                     (((REG32(ADR_CTL3_1))                                       & 0x00000070 ) >> 4)
#define GET_DMAC_DINC3                                             (((REG32(ADR_CTL3_1))                                       & 0x00000180 ) >> 7)
#define GET_DMAC_SINC3                                             (((REG32(ADR_CTL3_1))                                       & 0x00000600 ) >> 9)
#define GET_DMAC_DST_MSIZE3                                        (((REG32(ADR_CTL3_1))                                       & 0x00003800 ) >> 11)
#define GET_DMAC_SRC_MSIZE3                                        (((REG32(ADR_CTL3_1))                                       & 0x0001c000 ) >> 14)
#define GET_DMAC_FC_MODE3                                          (((REG32(ADR_CTL3_1))                                       & 0x00700000 ) >> 20)
#define GET_LLP_DST3_EN                                            (((REG32(ADR_CTL3_1))                                       & 0x08000000 ) >> 27)
#define GET_LLP_SRC3_EN                                            (((REG32(ADR_CTL3_1))                                       & 0x10000000 ) >> 28)
#define GET_DMAC_BLOCK3                                            (((REG32(ADR_CTL3_2))                                       & 0x00000fff ) >> 0)
#define GET_DMAC_CH3_PRIOR                                         (((REG32(ADR_CFG3_1))                                       & 0x00000020 ) >> 5)
#define GET_DMAC_HS_SEL_DST3                                       (((REG32(ADR_CFG3_1))                                       & 0x00000400 ) >> 10)
#define GET_DMAC_HS_SEL_SRC3                                       (((REG32(ADR_CFG3_1))                                       & 0x00000800 ) >> 11)
#define GET_DMAC_MAX_BURST_LEN3                                    (((REG32(ADR_CFG3_1))                                       & 0x3ff00000 ) >> 20)
#define GET_RELOAD_SRC3                                            (((REG32(ADR_CFG3_1))                                       & 0x40000000 ) >> 30)
#define GET_RELOAD_DSC3                                            (((REG32(ADR_CFG3_1))                                       & 0x80000000 ) >> 31)
#define GET_DMAC_SRC_HS_BUS_SEL3                                   (((REG32(ADR_CFG3_2))                                       & 0x00000780 ) >> 7)
#define GET_DMAC_DST_HS_BUS_SEL3                                   (((REG32(ADR_CFG3_2))                                       & 0x00007800 ) >> 11)
#define GET_DMAC_SGI3                                              (((REG32(ADR_SGR3))                                         & 0x000fffff ) >> 0)
#define GET_DMAC_SGC3                                              (((REG32(ADR_SGR3))                                         & 0xfff00000 ) >> 20)
#define GET_DMAC_DSI3                                              (((REG32(ADR_DSR3))                                         & 0x000fffff ) >> 0)
#define GET_DMAC_DSC3                                              (((REG32(ADR_DSR3))                                         & 0xfff00000 ) >> 20)
#define GET_DMAC_SAR4                                              (((REG32(ADR_SAR4))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_DAR4                                              (((REG32(ADR_DAR4))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_LLP4                                              (((REG32(ADR_LLP4))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_INTR_EN4                                          (((REG32(ADR_CTL4_1))                                       & 0x00000001 ) >> 0)
#define GET_DMAC_DST_TR_WIDTH4                                     (((REG32(ADR_CTL4_1))                                       & 0x0000000e ) >> 1)
#define GET_DMAC_SRC_TR_WIDTH4                                     (((REG32(ADR_CTL4_1))                                       & 0x00000070 ) >> 4)
#define GET_DMAC_DINC4                                             (((REG32(ADR_CTL4_1))                                       & 0x00000180 ) >> 7)
#define GET_DMAC_SINC4                                             (((REG32(ADR_CTL4_1))                                       & 0x00000600 ) >> 9)
#define GET_DMAC_DST_MSIZE4                                        (((REG32(ADR_CTL4_1))                                       & 0x00003800 ) >> 11)
#define GET_DMAC_SRC_MSIZE4                                        (((REG32(ADR_CTL4_1))                                       & 0x0001c000 ) >> 14)
#define GET_DMAC_FC_MODE4                                          (((REG32(ADR_CTL4_1))                                       & 0x00700000 ) >> 20)
#define GET_LLP_DST4_EN                                            (((REG32(ADR_CTL4_1))                                       & 0x08000000 ) >> 27)
#define GET_LLP_SRC4_EN                                            (((REG32(ADR_CTL4_1))                                       & 0x10000000 ) >> 28)
#define GET_DMAC_BLOCK4                                            (((REG32(ADR_CTL4_2))                                       & 0x00000fff ) >> 0)
#define GET_DMAC_CH4_PRIOR                                         (((REG32(ADR_CFG4_1))                                       & 0x00000020 ) >> 5)
#define GET_DMAC_HS_SEL_DST4                                       (((REG32(ADR_CFG4_1))                                       & 0x00000400 ) >> 10)
#define GET_DMAC_HS_SEL_SRC4                                       (((REG32(ADR_CFG4_1))                                       & 0x00000800 ) >> 11)
#define GET_DMAC_MAX_BURST_LEN4                                    (((REG32(ADR_CFG4_1))                                       & 0x3ff00000 ) >> 20)
#define GET_RELOAD_SRC4                                            (((REG32(ADR_CFG4_1))                                       & 0x40000000 ) >> 30)
#define GET_RELOAD_DSC4                                            (((REG32(ADR_CFG4_1))                                       & 0x80000000 ) >> 31)
#define GET_DMAC_SRC_HS_BUS_SEL4                                   (((REG32(ADR_CFG4_2))                                       & 0x00000780 ) >> 7)
#define GET_DMAC_DST_HS_BUS_SEL4                                   (((REG32(ADR_CFG4_2))                                       & 0x00007800 ) >> 11)
#define GET_DMAC_SGI4                                              (((REG32(ADR_SGR4))                                         & 0x000fffff ) >> 0)
#define GET_DMAC_SGC4                                              (((REG32(ADR_SGR4))                                         & 0xfff00000 ) >> 20)
#define GET_DMAC_DSI4                                              (((REG32(ADR_DSR4))                                         & 0x000fffff ) >> 0)
#define GET_DMAC_DSC4                                              (((REG32(ADR_DSR4))                                         & 0xfff00000 ) >> 20)
#define GET_DMAC_SAR5                                              (((REG32(ADR_SAR5))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_DAR5                                              (((REG32(ADR_DAR5))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_LLP5                                              (((REG32(ADR_LLP5))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_INTR_EN5                                          (((REG32(ADR_CTL5_1))                                       & 0x00000001 ) >> 0)
#define GET_DMAC_DST_TR_WIDTH5                                     (((REG32(ADR_CTL5_1))                                       & 0x0000000e ) >> 1)
#define GET_DMAC_SRC_TR_WIDTH5                                     (((REG32(ADR_CTL5_1))                                       & 0x00000070 ) >> 4)
#define GET_DMAC_DINC5                                             (((REG32(ADR_CTL5_1))                                       & 0x00000180 ) >> 7)
#define GET_DMAC_SINC5                                             (((REG32(ADR_CTL5_1))                                       & 0x00000600 ) >> 9)
#define GET_DMAC_DST_MSIZE5                                        (((REG32(ADR_CTL5_1))                                       & 0x00003800 ) >> 11)
#define GET_DMAC_SRC_MSIZE5                                        (((REG32(ADR_CTL5_1))                                       & 0x0001c000 ) >> 14)
#define GET_DMAC_FC_MODE5                                          (((REG32(ADR_CTL5_1))                                       & 0x00700000 ) >> 20)
#define GET_LLP_DST5_EN                                            (((REG32(ADR_CTL5_1))                                       & 0x08000000 ) >> 27)
#define GET_LLP_SRC5_EN                                            (((REG32(ADR_CTL5_1))                                       & 0x10000000 ) >> 28)
#define GET_DMAC_BLOCK5                                            (((REG32(ADR_CTL5_2))                                       & 0x00000fff ) >> 0)
#define GET_DMAC_CH5_PRIOR                                         (((REG32(ADR_CFG5_1))                                       & 0x00000020 ) >> 5)
#define GET_DMAC_HS_SEL_DST5                                       (((REG32(ADR_CFG5_1))                                       & 0x00000400 ) >> 10)
#define GET_DMAC_HS_SEL_SRC5                                       (((REG32(ADR_CFG5_1))                                       & 0x00000800 ) >> 11)
#define GET_DMAC_MAX_BURST_LEN5                                    (((REG32(ADR_CFG5_1))                                       & 0x3ff00000 ) >> 20)
#define GET_RELOAD_SRC5                                            (((REG32(ADR_CFG5_1))                                       & 0x40000000 ) >> 30)
#define GET_RELOAD_DSC5                                            (((REG32(ADR_CFG5_1))                                       & 0x80000000 ) >> 31)
#define GET_DMAC_SRC_HS_BUS_SEL5                                   (((REG32(ADR_CFG5_2))                                       & 0x00000780 ) >> 7)
#define GET_DMAC_DST_HS_BUS_SEL5                                   (((REG32(ADR_CFG5_2))                                       & 0x00007800 ) >> 11)
#define GET_DMAC_SGI5                                              (((REG32(ADR_SGR5))                                         & 0x000fffff ) >> 0)
#define GET_DMAC_SGC5                                              (((REG32(ADR_SGR5))                                         & 0xfff00000 ) >> 20)
#define GET_DMAC_DSI5                                              (((REG32(ADR_DSR5))                                         & 0x000fffff ) >> 0)
#define GET_DMAC_DSC5                                              (((REG32(ADR_DSR5))                                         & 0xfff00000 ) >> 20)
#define GET_DMAC_SAR6                                              (((REG32(ADR_SAR6))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_DAR6                                              (((REG32(ADR_DAR6))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_LLP6                                              (((REG32(ADR_LLP6))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_INTR_EN6                                          (((REG32(ADR_CTL6_1))                                       & 0x00000001 ) >> 0)
#define GET_DMAC_DST_TR_WIDTH6                                     (((REG32(ADR_CTL6_1))                                       & 0x0000000e ) >> 1)
#define GET_DMAC_SRC_TR_WIDTH6                                     (((REG32(ADR_CTL6_1))                                       & 0x00000070 ) >> 4)
#define GET_DMAC_DINC6                                             (((REG32(ADR_CTL6_1))                                       & 0x00000180 ) >> 7)
#define GET_DMAC_SINC6                                             (((REG32(ADR_CTL6_1))                                       & 0x00000600 ) >> 9)
#define GET_DMAC_DST_MSIZE6                                        (((REG32(ADR_CTL6_1))                                       & 0x00003800 ) >> 11)
#define GET_DMAC_SRC_MSIZE6                                        (((REG32(ADR_CTL6_1))                                       & 0x0001c000 ) >> 14)
#define GET_DMAC_FC_MODE6                                          (((REG32(ADR_CTL6_1))                                       & 0x00700000 ) >> 20)
#define GET_LLP_DST6_EN                                            (((REG32(ADR_CTL6_1))                                       & 0x08000000 ) >> 27)
#define GET_LLP_SRC6_EN                                            (((REG32(ADR_CTL6_1))                                       & 0x10000000 ) >> 28)
#define GET_DMAC_BLOCK6                                            (((REG32(ADR_CTL6_2))                                       & 0x00000fff ) >> 0)
#define GET_DMAC_CH6_PRIOR                                         (((REG32(ADR_CFG6_1))                                       & 0x00000020 ) >> 5)
#define GET_DMAC_HS_SEL_DST6                                       (((REG32(ADR_CFG6_1))                                       & 0x00000400 ) >> 10)
#define GET_DMAC_HS_SEL_SRC6                                       (((REG32(ADR_CFG6_1))                                       & 0x00000800 ) >> 11)
#define GET_DMAC_MAX_BURST_LEN6                                    (((REG32(ADR_CFG6_1))                                       & 0x3ff00000 ) >> 20)
#define GET_RELOAD_SRC6                                            (((REG32(ADR_CFG6_1))                                       & 0x40000000 ) >> 30)
#define GET_RELOAD_DSC6                                            (((REG32(ADR_CFG6_1))                                       & 0x80000000 ) >> 31)
#define GET_DMAC_SRC_HS_BUS_SEL6                                   (((REG32(ADR_CFG6_2))                                       & 0x00000780 ) >> 7)
#define GET_DMAC_DST_HS_BUS_SEL6                                   (((REG32(ADR_CFG6_2))                                       & 0x00007800 ) >> 11)
#define GET_DMAC_SGI6                                              (((REG32(ADR_SGR6))                                         & 0x000fffff ) >> 0)
#define GET_DMAC_SGC6                                              (((REG32(ADR_SGR6))                                         & 0xfff00000 ) >> 20)
#define GET_DMAC_DSI6                                              (((REG32(ADR_DSR6))                                         & 0x000fffff ) >> 0)
#define GET_DMAC_DSC6                                              (((REG32(ADR_DSR6))                                         & 0xfff00000 ) >> 20)
#define GET_DMAC_SAR7                                              (((REG32(ADR_SAR7))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_DAR7                                              (((REG32(ADR_DAR7))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_LLP7                                              (((REG32(ADR_LLP7))                                         & 0xffffffff ) >> 0)
#define GET_DMAC_INTR_EN7                                          (((REG32(ADR_CTL7_1))                                       & 0x00000001 ) >> 0)
#define GET_DMAC_DST_TR_WIDTH7                                     (((REG32(ADR_CTL7_1))                                       & 0x0000000e ) >> 1)
#define GET_DMAC_SRC_TR_WIDTH7                                     (((REG32(ADR_CTL7_1))                                       & 0x00000070 ) >> 4)
#define GET_DMAC_DINC7                                             (((REG32(ADR_CTL7_1))                                       & 0x00000180 ) >> 7)
#define GET_DMAC_SINC7                                             (((REG32(ADR_CTL7_1))                                       & 0x00000600 ) >> 9)
#define GET_DMAC_DST_MSIZE7                                        (((REG32(ADR_CTL7_1))                                       & 0x00003800 ) >> 11)
#define GET_DMAC_SRC_MSIZE7                                        (((REG32(ADR_CTL7_1))                                       & 0x0001c000 ) >> 14)
#define GET_DMAC_FC_MODE7                                          (((REG32(ADR_CTL7_1))                                       & 0x00700000 ) >> 20)
#define GET_LLP_DST7_EN                                            (((REG32(ADR_CTL7_1))                                       & 0x08000000 ) >> 27)
#define GET_LLP_SRC7_E7                                            (((REG32(ADR_CTL7_1))                                       & 0x10000000 ) >> 28)
#define GET_DMAC_BLOCK7                                            (((REG32(ADR_CTL7_2))                                       & 0x00000fff ) >> 0)
#define GET_DMAC_CH7_PRIOR                                         (((REG32(ADR_CFG7_1))                                       & 0x00000020 ) >> 5)
#define GET_DMAC_HS_SEL_DST7                                       (((REG32(ADR_CFG7_1))                                       & 0x00000400 ) >> 10)
#define GET_DMAC_HS_SEL_SRC7                                       (((REG32(ADR_CFG7_1))                                       & 0x00000800 ) >> 11)
#define GET_DMAC_MAX_BURST_LEN7                                    (((REG32(ADR_CFG7_1))                                       & 0x3ff00000 ) >> 20)
#define GET_RELOAD_SRC7                                            (((REG32(ADR_CFG7_1))                                       & 0x40000000 ) >> 30)
#define GET_RELOAD_DSC7                                            (((REG32(ADR_CFG7_1))                                       & 0x80000000 ) >> 31)
#define GET_DMAC_SRC_HS_BUS_SEL7                                   (((REG32(ADR_CFG7_2))                                       & 0x00000780 ) >> 7)
#define GET_DMAC_DST_HS_BUS_SEL7                                   (((REG32(ADR_CFG7_2))                                       & 0x00007800 ) >> 11)
#define GET_DMAC_SGI7                                              (((REG32(ADR_SGR7))                                         & 0x000fffff ) >> 0)
#define GET_DMAC_SGC7                                              (((REG32(ADR_SGR7))                                         & 0xfff00000 ) >> 20)
#define GET_DMAC_DSI7                                              (((REG32(ADR_DSR7))                                         & 0x000fffff ) >> 0)
#define GET_DMAC_DSC7                                              (((REG32(ADR_DSR7))                                         & 0xfff00000 ) >> 20)
#define GET_DMAC_ISR                                               (((REG32(ADR_INTRSTATUSREG))                                & 0x000000ff ) >> 0)
#define GET_DMAC_CH_DEMASK_TR                                      (((REG32(ADR_MASKTR))                                       & 0xffffffff ) >> 0)
#define GET_DMAC_CH_DEMASK_ERR                                     (((REG32(ADR_MASKERR))                                      & 0xffffffff ) >> 0)
#define GET_DMAC_CH0_CLR_TR                                        (((REG32(ADR_CLRTR))                                        & 0x00000001 ) >> 0)
#define GET_DMAC_CH1_CLR_TR                                        (((REG32(ADR_CLRTR))                                        & 0x00000002 ) >> 1)
#define GET_DMAC_CH2_CLR_TR                                        (((REG32(ADR_CLRTR))                                        & 0x00000004 ) >> 2)
#define GET_DMAC_CH3_CLR_TR                                        (((REG32(ADR_CLRTR))                                        & 0x00000008 ) >> 3)
#define GET_DMAC_CH4_CLR_TR                                        (((REG32(ADR_CLRTR))                                        & 0x00000010 ) >> 4)
#define GET_DMAC_CH5_CLR_TR                                        (((REG32(ADR_CLRTR))                                        & 0x00000020 ) >> 5)
#define GET_DMAC_CH6_CLR_TR                                        (((REG32(ADR_CLRTR))                                        & 0x00000040 ) >> 6)
#define GET_DMAC_CH7_CLR_TR                                        (((REG32(ADR_CLRTR))                                        & 0x00000080 ) >> 7)
#define GET_DMAC_CH0_CLR_ERR                                       (((REG32(ADR_CLRERR))                                       & 0x00000001 ) >> 0)
#define GET_DMAC_CH1_CLR_ERR                                       (((REG32(ADR_CLRERR))                                       & 0x00000002 ) >> 1)
#define GET_DMAC_CH2_CLR_ERR                                       (((REG32(ADR_CLRERR))                                       & 0x00000004 ) >> 2)
#define GET_DMAC_CH3_CLR_ERR                                       (((REG32(ADR_CLRERR))                                       & 0x00000008 ) >> 3)
#define GET_DMAC_CH4_CLR_ERR                                       (((REG32(ADR_CLRERR))                                       & 0x00000010 ) >> 4)
#define GET_DMAC_CH5_CLR_ERR                                       (((REG32(ADR_CLRERR))                                       & 0x00000020 ) >> 5)
#define GET_DMAC_CH6_CLR_ERR                                       (((REG32(ADR_CLRERR))                                       & 0x00000040 ) >> 6)
#define GET_DMAC_CH7_CLR_ERR                                       (((REG32(ADR_CLRERR))                                       & 0x00000080 ) >> 7)
#define GET_DMAC_DISEN_SHS_SRC_REQ                                 (((REG32(ADR_SHS_SRC_REQ_CFG))                              & 0x0000ffff ) >> 0)
#define GET_DMAC_DISEN_SHS_DST_REQ                                 (((REG32(ADR_SHS_DST_REQ_CFG))                              & 0x0000ffff ) >> 0)
#define GET_DMAC_DISEN_SHS_SRC_SREQ                                (((REG32(ADR_SHS_SRC_SREQ_CFG))                             & 0x0000ffff ) >> 0)
#define GET_DMAC_DISEN_SHS_DST_SREQ                                (((REG32(ADR_SHS_DST_SREQ_CFG))                             & 0x0000ffff ) >> 0)
#define GET_DMAC_EN                                                (((REG32(ADR_DMA_EN))                                       & 0x00000001 ) >> 0)
#define GET_DMAC_CH_EN                                             (((REG32(ADR_CH_EN))                                        & 0x0000ffff ) >> 0)

// the following is for setting CSR fields

// please define platform dependent REG32_R/REG32_W
// #define REG32_R(_REG_) (*(volatile u32 *) _REG_)
// #define REG32_W(_REG_,_val_) (*(volatile u32 *) _REG_ = _val_)
#define SET_REG(_REG_, _VAL_, _SHIFT_, _MASK_) \
         ({u32 reg = REG32_R(_REG_); reg =((((_VAL_) << _SHIFT_) & ~_MASK_) | (reg & _MASK_)); REG32_W(_REG_, reg); reg;})

#define SET_DMA1_SW_RST(_VAL_)                                            SET_REG(ADR_BRG_SW_RST,_VAL_,0,0xfffffffe)
#define SET_MAC_SW_RST(_VAL_)                                             SET_REG(ADR_BRG_SW_RST,_VAL_,1,0xfffffffd)
#define SET_SDIO_SW_RST(_VAL_)                                            SET_REG(ADR_BRG_SW_RST,_VAL_,3,0xfffffff7)
#define SET_SPI_SLV_SW_RST(_VAL_)                                         SET_REG(ADR_BRG_SW_RST,_VAL_,4,0xffffffef)
#define SET_UART_SW_RST(_VAL_)                                            SET_REG(ADR_BRG_SW_RST,_VAL_,5,0xffffffdf)
#define SET_DMA_SW_RST(_VAL_)                                             SET_REG(ADR_BRG_SW_RST,_VAL_,6,0xffffffbf)
#define SET_WDT_SW_RST(_VAL_)                                             SET_REG(ADR_BRG_SW_RST,_VAL_,7,0xffffff7f)
#define SET_I2C_SLV_SW_RST(_VAL_)                                         SET_REG(ADR_BRG_SW_RST,_VAL_,8,0xfffffeff)
#define SET_INT_CTL_SW_RST(_VAL_)                                         SET_REG(ADR_BRG_SW_RST,_VAL_,9,0xfffffdff)
#define SET_BTCX_SW_RST(_VAL_)                                            SET_REG(ADR_BRG_SW_RST,_VAL_,10,0xfffffbff)
#define SET_DAT_UART1_SW_RST(_VAL_)                                       SET_REG(ADR_BRG_SW_RST,_VAL_,11,0xfffff7ff)
#define SET_US0TMR_SW_RST(_VAL_)                                          SET_REG(ADR_BRG_SW_RST,_VAL_,12,0xffffefff)
#define SET_US1TMR_SW_RST(_VAL_)                                          SET_REG(ADR_BRG_SW_RST,_VAL_,13,0xffffdfff)
#define SET_US2TMR_SW_RST(_VAL_)                                          SET_REG(ADR_BRG_SW_RST,_VAL_,14,0xffffbfff)
#define SET_US3TMR_SW_RST(_VAL_)                                          SET_REG(ADR_BRG_SW_RST,_VAL_,15,0xffff7fff)
#define SET_MS0TMR_SW_RST(_VAL_)                                          SET_REG(ADR_BRG_SW_RST,_VAL_,16,0xfffeffff)
#define SET_MS1TMR_SW_RST(_VAL_)                                          SET_REG(ADR_BRG_SW_RST,_VAL_,17,0xfffdffff)
#define SET_MS2TMR_SW_RST(_VAL_)                                          SET_REG(ADR_BRG_SW_RST,_VAL_,18,0xfffbffff)
#define SET_MS3TMR_SW_RST(_VAL_)                                          SET_REG(ADR_BRG_SW_RST,_VAL_,19,0xfff7ffff)
#define SET_PLF_SW_RST(_VAL_)                                             SET_REG(ADR_BRG_SW_RST,_VAL_,20,0xffefffff)
#define SET_ALL_SW_RST(_VAL_)                                             SET_REG(ADR_BRG_SW_RST,_VAL_,21,0xffdfffff)
#define SET_DAT_UART_SW_RST(_VAL_)                                        SET_REG(ADR_BRG_SW_RST,_VAL_,22,0xffbfffff)
#define SET_I2C0_SW_RST(_VAL_)                                            SET_REG(ADR_BRG_SW_RST,_VAL_,23,0xff7fffff)
#define SET_I2C1_SW_RST(_VAL_)                                            SET_REG(ADR_BRG_SW_RST,_VAL_,24,0xfeffffff)
#define SET_I2S_SW_RST(_VAL_)                                             SET_REG(ADR_BRG_SW_RST,_VAL_,25,0xfdffffff)
#define SET_I2S1_SW_RST(_VAL_)                                            SET_REG(ADR_BRG_SW_RST,_VAL_,26,0xfbffffff)
#define SET_SPISLV0_SW_RST(_VAL_)                                         SET_REG(ADR_BRG_SW_RST,_VAL_,27,0xf7ffffff)
#define SET_SPISLV1_SW_RST(_VAL_)                                         SET_REG(ADR_BRG_SW_RST,_VAL_,28,0xefffffff)
#define SET_SPIMAS0_SW_RST(_VAL_)                                         SET_REG(ADR_BRG_SW_RST,_VAL_,29,0xdfffffff)
#define SET_SPIMAS1_SW_RST(_VAL_)                                         SET_REG(ADR_BRG_SW_RST,_VAL_,30,0xbfffffff)
#define SET_SPIMAS2_SW_RST(_VAL_)                                         SET_REG(ADR_BRG_SW_RST,_VAL_,31,0x7fffffff)
#define SET_RG_REBOOT(_VAL_)                                              SET_REG(ADR_BOOT,_VAL_,0,0xfffffffe)
#define SET_TRAP_IMG_FLS(_VAL_)                                           SET_REG(ADR_BOOT,_VAL_,16,0xfffeffff)
#define SET_TRAP_REBOOT(_VAL_)                                            SET_REG(ADR_BOOT,_VAL_,17,0xfffdffff)
#define SET_TRAP_BOOT_FLS(_VAL_)                                          SET_REG(ADR_BOOT,_VAL_,18,0xfffbffff)
#define SET_CHIP_ID_31_0(_VAL_)                                           SET_REG(ADR_CHIP_ID_0,_VAL_,0,0x00000000)
#define SET_CHIP_ID_63_32(_VAL_)                                          SET_REG(ADR_CHIP_ID_1,_VAL_,0,0x00000000)
#define SET_CHIP_ID_95_64(_VAL_)                                          SET_REG(ADR_CHIP_ID_2,_VAL_,0,0x00000000)
#define SET_CHIP_ID_127_96(_VAL_)                                         SET_REG(ADR_CHIP_ID_3,_VAL_,0,0x00000000)
#define SET_CLK_DIGI_SEL(_VAL_)                                           SET_REG(ADR_CLOCK_SELECTION,_VAL_,0,0xffffffe0)
#define SET_SYS_CLK_EN(_VAL_)                                             SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,0,0xfffffffe)
#define SET_MAC_CLK_EN(_VAL_)                                             SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,1,0xfffffffd)
#define SET_FLASH_CLK_EN(_VAL_)                                           SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,2,0xfffffffb)
#define SET_SDIO_CLK_EN(_VAL_)                                            SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,3,0xfffffff7)
#define SET_SPI_SLV_CLK_EN(_VAL_)                                         SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,4,0xffffffef)
#define SET_UART_CLK_EN(_VAL_)                                            SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,5,0xffffffdf)
#define SET_DMA_CLK_EN(_VAL_)                                             SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,6,0xffffffbf)
#define SET_WDT_CLK_EN(_VAL_)                                             SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,7,0xffffff7f)
#define SET_I2C_SLV_CLK_EN(_VAL_)                                         SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,8,0xfffffeff)
#define SET_INT_CTL_CLK_EN(_VAL_)                                         SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,9,0xfffffdff)
#define SET_BTCX_CLK_EN(_VAL_)                                            SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,10,0xfffffbff)
#define SET_EFS_CLK_EN(_VAL_)                                             SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,11,0xfffff7ff)
#define SET_US0TMR_CLK_EN(_VAL_)                                          SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,12,0xffffefff)
#define SET_US1TMR_CLK_EN(_VAL_)                                          SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,13,0xffffdfff)
#define SET_US2TMR_CLK_EN(_VAL_)                                          SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,14,0xffffbfff)
#define SET_US3TMR_CLK_EN(_VAL_)                                          SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,15,0xffff7fff)
#define SET_MS0TMR_CLK_EN(_VAL_)                                          SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,16,0xfffeffff)
#define SET_MS1TMR_CLK_EN(_VAL_)                                          SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,17,0xfffdffff)
#define SET_MS2TMR_CLK_EN(_VAL_)                                          SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,18,0xfffbffff)
#define SET_MS3TMR_CLK_EN(_VAL_)                                          SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,19,0xfff7ffff)
#define SET_SPI_MST2CBRA_CLK_EN(_VAL_)                                    SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,20,0xffefffff)
#define SET_AHB2PKT_CLK_EN(_VAL_)                                         SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,21,0xffdfffff)
#define SET_PWM_CLK_EN(_VAL_)                                             SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,22,0xffbfffff)
#define SET_I2C0_CLK_EN(_VAL_)                                            SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,23,0xff7fffff)
#define SET_RESET_N_CPUN10(_VAL_)                                         SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,24,0xfeffffff)
#define SET_PHY_IQ_LOG_CLK_EN(_VAL_)                                      SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,28,0xefffffff)
#define SET_SPIMAS0_CLK_EN(_VAL_)                                         SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,29,0xdfffffff)
#define SET_I2S_PCLK_EN(_VAL_)                                            SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,30,0xbfffffff)
#define SET_SECU_CLK_EN(_VAL_)                                            SET_REG(ADR_PLATFORM_CLOCK_ENABLE,_VAL_,31,0x7fffffff)
#define SET_CLK_EN_PHYRF40M(_VAL_)                                        SET_REG(ADR_SYS_CSR_CLOCK_ENABLE,_VAL_,0,0xfffffffe)
#define SET_CLK_EN_PHYRF80M(_VAL_)                                        SET_REG(ADR_SYS_CSR_CLOCK_ENABLE,_VAL_,1,0xfffffffd)
#define SET_CLK_EN_160M_PHY(_VAL_)                                        SET_REG(ADR_SYS_CSR_CLOCK_ENABLE,_VAL_,2,0xfffffffb)
#define SET_I2C1_CLK_EN(_VAL_)                                            SET_REG(ADR_SYS_CSR_CLOCK_ENABLE,_VAL_,3,0xfffffff7)
#define SET_SPIMAS1_CLK_EN(_VAL_)                                         SET_REG(ADR_SYS_CSR_CLOCK_ENABLE,_VAL_,4,0xffffffef)
#define SET_SPIMAS2_CLK_EN(_VAL_)                                         SET_REG(ADR_SYS_CSR_CLOCK_ENABLE,_VAL_,5,0xffffffdf)
#define SET_SPISLV0_CLK_EN(_VAL_)                                         SET_REG(ADR_SYS_CSR_CLOCK_ENABLE,_VAL_,6,0xffffffbf)
#define SET_SPISLV1_CLK_EN(_VAL_)                                         SET_REG(ADR_SYS_CSR_CLOCK_ENABLE,_VAL_,7,0xffffff7f)
#define SET_DMA1_CLK_EN(_VAL_)                                            SET_REG(ADR_SYS_CSR_CLOCK_ENABLE,_VAL_,8,0xfffffeff)
#define SET_UART1_CLK_EN(_VAL_)                                           SET_REG(ADR_SYS_CSR_CLOCK_ENABLE,_VAL_,9,0xfffffdff)
#define SET_BTCX_CSR_CLK_EN(_VAL_)                                        SET_REG(ADR_SYS_CSR_CLOCK_ENABLE,_VAL_,10,0xfffffbff)
#define SET_CLK_EN_MBIST(_VAL_)                                           SET_REG(ADR_SYS_CSR_CLOCK_ENABLE,_VAL_,11,0xfffff7ff)
#define SET_DBG_UART_CLK_EN(_VAL_)                                        SET_REG(ADR_SYS_CSR_CLOCK_ENABLE,_VAL_,12,0xffffefff)
#define SET_I2S1_PCLK_EN(_VAL_)                                           SET_REG(ADR_SYS_CSR_CLOCK_ENABLE,_VAL_,13,0xffffdfff)
#define SET_BLE_LL_CLK_EN(_VAL_)                                          SET_REG(ADR_SYS_CSR_CLOCK_ENABLE,_VAL_,14,0xffffbfff)
#define SET_R_BOOTSTRAP_SAMPLE(_VAL_)                                     SET_REG(ADR_BOOTSTRAP_SAMPLE,_VAL_,0,0xfffffff0)
#define SET_N10_CORE_CURRENT_PC(_VAL_)                                    SET_REG(ADR_N10_DBG1,_VAL_,0,0x00000000)
#define SET_N10_STANDBY_REQ(_VAL_)                                        SET_REG(ADR_N10_DBG2,_VAL_,27,0xf7ffffff)
#define SET_N10_CORE_STANDBY_MODE(_VAL_)                                  SET_REG(ADR_N10_DBG2,_VAL_,28,0xefffffff)
#define SET_N10_CORE_DEBUG_MODE(_VAL_)                                    SET_REG(ADR_N10_DBG2,_VAL_,29,0xdfffffff)
#define SET_N10_STANDBY(_VAL_)                                            SET_REG(ADR_N10_DBG2,_VAL_,30,0xbfffffff)
#define SET_N10_WAKEUP_OK(_VAL_)                                          SET_REG(ADR_N10_DBG2,_VAL_,31,0x7fffffff)
#define SET_SYS_CLOCK_STATE(_VAL_)                                        SET_REG(ADR_ROPMUSTATE,_VAL_,0,0xfffffff8)
#define SET_ROM_READ_PROT(_VAL_)                                          SET_REG(ADR_ROM_READ_PROT,_VAL_,0,0xfffffffe)
#define SET_GPIO_STOP_SEL(_VAL_)                                          SET_REG(ADR_GPIO_IQ_LOG_STOP,_VAL_,0,0xff800000)
#define SET_GPIO_STOP_POL(_VAL_)                                          SET_REG(ADR_GPIO_IQ_LOG_STOP,_VAL_,30,0xbfffffff)
#define SET_GPIO_STOP_EN(_VAL_)                                           SET_REG(ADR_GPIO_IQ_LOG_STOP,_VAL_,31,0x7fffffff)
#define SET_CLK_FLS_SEL(_VAL_)                                            SET_REG(ADR_SECU_AND_FLASH_CLOCK_SELECTION,_VAL_,0,0xfffffff0)
#define SET_CLK_SECU_SEL(_VAL_)                                           SET_REG(ADR_SECU_AND_FLASH_CLOCK_SELECTION,_VAL_,4,0xffffff0f)
#define SET_CLK_BLE_LL_SEL(_VAL_)                                         SET_REG(ADR_SECU_AND_FLASH_CLOCK_SELECTION,_VAL_,8,0xfffff0ff)
#define SET_CLK_PWM_SEL(_VAL_)                                            SET_REG(ADR_SECU_AND_FLASH_CLOCK_SELECTION,_VAL_,12,0xffff0fff)
#define SET_CLK_FLS_DIV(_VAL_)                                            SET_REG(ADR_SECU_AND_FLASH_CLOCK_SELECTION,_VAL_,16,0xfffcffff)
#define SET_FLASHBRG_SPLIT_DISABLE(_VAL_)                                 SET_REG(ADR_FLASH_BRIDGE_SPLIT_DISABLE,_VAL_,0,0xfffffffe)
#define SET_TB_ADR_SEL(_VAL_)                                             SET_REG(ADR_TB_ADR_SEL,_VAL_,0,0xffff0000)
#define SET_TB_CS(_VAL_)                                                  SET_REG(ADR_TB_ADR_SEL,_VAL_,31,0x7fffffff)
#define SET_TB_RDATA(_VAL_)                                               SET_REG(ADR_TB_RDATA,_VAL_,0,0x00000000)
#define SET_UART_W2B_EN(_VAL_)                                            SET_REG(ADR_UART_W2B,_VAL_,0,0xfffffffe)
#define SET_XTAL_INVERT_2_BLE_LL(_VAL_)                                   SET_REG(ADR_XTAL_CLK_EDGE,_VAL_,0,0xfffffffe)
#define SET_XTAL_INVERT_2_SECU(_VAL_)                                     SET_REG(ADR_XTAL_CLK_EDGE,_VAL_,1,0xfffffffd)
#define SET_SYSCTRL_CMD(_VAL_)                                            SET_REG(ADR_SYSCTRL_COMMAND,_VAL_,0,0x00000000)
#define SET_CLK_FBUS_SEL(_VAL_)                                           SET_REG(ADR_FBUS_CLK_SEL,_VAL_,0,0xffffff80)
#define SET_SYS_RTC_ON(_VAL_)                                             SET_REG(ADR_SYSCTRL_STATUS,_VAL_,0,0xfffffffe)
#define SET_SYS_XOSC_ON(_VAL_)                                            SET_REG(ADR_SYSCTRL_STATUS,_VAL_,1,0xfffffffd)
#define SET_SYS_DPLL_ON(_VAL_)                                            SET_REG(ADR_SYSCTRL_STATUS,_VAL_,2,0xfffffffb)
#define SET_FSM_SYSCTRL(_VAL_)                                            SET_REG(ADR_SYSCTRL_STATUS,_VAL_,8,0xffffe0ff)
#define SET_EILM_STATUS_MASK(_VAL_)                                       SET_REG(ADR_EILM_ERR_INFO,_VAL_,0,0xfffffffe)
#define SET_EILM_ERR_INFO(_VAL_)                                          SET_REG(ADR_EILM_ERR_INFO,_VAL_,1,0x00000001)
#define SET_EDLM_STATUS_MASK(_VAL_)                                       SET_REG(ADR_EDLM_ERR_INFO,_VAL_,0,0xfffffffe)
#define SET_EDLM_ERR_INFO(_VAL_)                                          SET_REG(ADR_EDLM_ERR_INFO,_VAL_,1,0x00000001)
#define SET_SRAM0_PG_STATE(_VAL_)                                         SET_REG(ADR_SRAM_PG_STATUS0,_VAL_,0,0xfffffffc)
#define SET_SRAM1_PG_STATE(_VAL_)                                         SET_REG(ADR_SRAM_PG_STATUS0,_VAL_,2,0xfffffff3)
#define SET_SRAM2_PG_STATE(_VAL_)                                         SET_REG(ADR_SRAM_PG_STATUS0,_VAL_,4,0xffffffcf)
#define SET_SRAM3_PG_STATE(_VAL_)                                         SET_REG(ADR_SRAM_PG_STATUS0,_VAL_,6,0xffffff3f)
#define SET_SRAM4_PG_STATE(_VAL_)                                         SET_REG(ADR_SRAM_PG_STATUS0,_VAL_,8,0xfffffcff)
#define SET_SRAM5_PG_STATE(_VAL_)                                         SET_REG(ADR_SRAM_PG_STATUS0,_VAL_,10,0xfffff3ff)
#define SET_SRAM6_PG_STATE(_VAL_)                                         SET_REG(ADR_SRAM_PG_STATUS0,_VAL_,12,0xffffcfff)
#define SET_SRAM7_PG_STATE(_VAL_)                                         SET_REG(ADR_SRAM_PG_STATUS0,_VAL_,14,0xffff3fff)
#define SET_SRAM8_PG_STATE(_VAL_)                                         SET_REG(ADR_SRAM_PG_STATUS0,_VAL_,16,0xfffcffff)
#define SET_SRAM9_PG_STATE(_VAL_)                                         SET_REG(ADR_SRAM_PG_STATUS0,_VAL_,18,0xfff3ffff)
#define SET_SRAM10_PG_STATE(_VAL_)                                        SET_REG(ADR_SRAM_PG_STATUS1,_VAL_,0,0xfffffffc)
#define SET_SRAM11_PG_STATE(_VAL_)                                        SET_REG(ADR_SRAM_PG_STATUS1,_VAL_,2,0xfffffff3)
#define SET_SRAM12_PG_STATE(_VAL_)                                        SET_REG(ADR_SRAM_PG_STATUS1,_VAL_,4,0xffffffcf)
#define SET_SRAM13_PG_STATE(_VAL_)                                        SET_REG(ADR_SRAM_PG_STATUS1,_VAL_,6,0xffffff3f)
#define SET_SRAM14_PG_STATE(_VAL_)                                        SET_REG(ADR_SRAM_PG_STATUS1,_VAL_,8,0xfffffcff)
#define SET_SRAM15_PG_STATE(_VAL_)                                        SET_REG(ADR_SRAM_PG_STATUS1,_VAL_,10,0xfffff3ff)
#define SET_SRAM16_PG_STATE(_VAL_)                                        SET_REG(ADR_SRAM_PG_STATUS1,_VAL_,12,0xffffcfff)
#define SET_RINGOSC_WRITE_TARGET(_VAL_)                                   SET_REG(ADR_RINGOSCWRITE,_VAL_,0,0xff000000)
#define SET_RINGOSC_READ_START(_VAL_)                                     SET_REG(ADR_RINGOSCWRITE,_VAL_,24,0xfeffffff)
#define SET_RINGOSC_ENABLE(_VAL_)                                         SET_REG(ADR_RINGOSCWRITE,_VAL_,25,0xfdffffff)
#define SET_RINGOSC_READ_VALUE(_VAL_)                                     SET_REG(ADR_RINGOSCREAD,_VAL_,0,0xff000000)
#define SET_HBUSREQ_LOCK(_VAL_)                                           SET_REG(ADR_HBUSREQ_LOCK,_VAL_,0,0xffffe000)
#define SET_HBURST_LOCK(_VAL_)                                            SET_REG(ADR_HBURST_LOCK,_VAL_,0,0xffffe000)
#define SET_AHB_BUS_ERR_ADDR(_VAL_)                                       SET_REG(ADR_AHB_BUS_ERR_ADR,_VAL_,0,0x00000000)
#define SET_AHB_BUS_ERR_INFO(_VAL_)                                       SET_REG(ADR_AHB_BUS_ERR_INFO,_VAL_,0,0xfffffffc)
#define SET_TOP_SW_PWR_ON1_OUTPUT_PWR_ON1_1_0_0(_VAL_)                    SET_REG(ADR_POWER_SW_INFO,_VAL_,0,0xfffffffe)
#define SET_TOP_SW_PWR_ON2_OUTPUT_PWR_ON2_1_0_0(_VAL_)                    SET_REG(ADR_POWER_SW_INFO,_VAL_,1,0xfffffffd)
#define SET_TOP_SW_PWR_ON3_OUTPUT_PWR_ON3_1_0_0(_VAL_)                    SET_REG(ADR_POWER_SW_INFO,_VAL_,2,0xfffffffb)
#define SET_TOP_SW_PWR_ON5_OUTPUT_PWR_ON5_1_0_0(_VAL_)                    SET_REG(ADR_POWER_SW_INFO,_VAL_,3,0xfffffff7)
#define SET_VIAROM_EMA(_VAL_)                                             SET_REG(ADR_VIAROM_EMA,_VAL_,0,0xfffffff8)
#define SET_TEST_MODE0(_VAL_)                                             SET_REG(ADR_TEST_MODE,_VAL_,0,0xfffffffe)
#define SET_TEST_MODE1(_VAL_)                                             SET_REG(ADR_TEST_MODE,_VAL_,1,0xfffffffd)
#define SET_TEST_MODE2(_VAL_)                                             SET_REG(ADR_TEST_MODE,_VAL_,2,0xfffffffb)
#define SET_TEST_MODE3(_VAL_)                                             SET_REG(ADR_TEST_MODE,_VAL_,3,0xfffffff7)
#define SET_TEST_MODE4(_VAL_)                                             SET_REG(ADR_TEST_MODE,_VAL_,4,0xffffffef)
#define SET_TEST_MODE_ALL(_VAL_)                                          SET_REG(ADR_TEST_MODE,_VAL_,5,0xffffffdf)
#define SET_CLK_EN_CPUN10(_VAL_)                                          SET_REG(ADR_MANUAL_RESET_N,_VAL_,1,0xfffffffd)
#define SET_N10_WARM_RESET_N(_VAL_)                                       SET_REG(ADR_MANUAL_RESET_N,_VAL_,2,0xfffffffb)
#define SET_FW_EVENT(_VAL_)                                               SET_REG(ADR_DEBUG_FIRMWARE_EVENT_FLAG,_VAL_,0,0x00000000)
#define SET_HOST_EVENT(_VAL_)                                             SET_REG(ADR_DEBUG_HOST_EVENT_FLAG,_VAL_,0,0x00000000)
#define SET_CHIP_INFO_ID_31_0(_VAL_)                                      SET_REG(ADR_CHIP_INFO_ID_0,_VAL_,0,0x00000000)
#define SET_CHIP_INFO_ID_63_32(_VAL_)                                     SET_REG(ADR_CHIP_INFO_ID_1,_VAL_,0,0x00000000)
#define SET_CHIP_VER(_VAL_)                                               SET_REG(ADR_CHIP_TYPE_VER,_VAL_,0,0xff000000)
#define SET_CHIP_TYPE(_VAL_)                                              SET_REG(ADR_CHIP_TYPE_VER,_VAL_,24,0x00ffffff)
#define SET_CHIP_DATE_YYYYMMDD(_VAL_)                                     SET_REG(ADR_CHIP_DATE_YYYYMMDD,_VAL_,0,0x00000000)
#define SET_CHIP_DATE_00HHMMSS(_VAL_)                                     SET_REG(ADR_CHIP_DATE_00HHMMSS,_VAL_,0,0xff000000)
#define SET_CHIP_GITSHA_31_0(_VAL_)                                       SET_REG(ADR_CHIP_GITSHA_0,_VAL_,0,0x00000000)
#define SET_CHIP_GITSHA_63_32(_VAL_)                                      SET_REG(ADR_CHIP_GITSHA_1,_VAL_,0,0x00000000)
#define SET_CHIP_GITSHA_95_64(_VAL_)                                      SET_REG(ADR_CHIP_GITSHA_2,_VAL_,0,0x00000000)
#define SET_CHIP_GITSHA_127_96(_VAL_)                                     SET_REG(ADR_CHIP_GITSHA_3,_VAL_,0,0x00000000)
#define SET_CHIP_GITSHA_159_128(_VAL_)                                    SET_REG(ADR_CHIP_GITSHA_4,_VAL_,0,0x00000000)
#define SET_N10CFG_DEFAULT_IVB(_VAL_)                                     SET_REG(ADR_N10CFG_DEF_IVB,_VAL_,0,0xffff0000)
#define SET_CHIP_INFO_FPGA_TAG(_VAL_)                                     SET_REG(ADR_CHIP_INFO_FPGATAG,_VAL_,0,0x00000000)
#define SET_SYS_PMU_MODE_TRAN_INT(_VAL_)                                  SET_REG(ADR_PMU_MODE_TRAN_INT,_VAL_,0,0xfffffffe)
#define SET_DBG_WRITE_TO_FINISH_SIM(_VAL_)                                SET_REG(ADR_DEBUG_SIM_FINISH,_VAL_,0,0xfffffffe)
#define SET_DATA_SPI_WAKEUP(_VAL_)                                        SET_REG(ADR_ALWAYS_ON_CFG00,_VAL_,0,0xfffffffe)
#define SET_WAKE_SOON_WITH_SCK(_VAL_)                                     SET_REG(ADR_SDIO_RESET_WAKE_CFG,_VAL_,0,0xfffffffe)
#define SET_ALLOW_SD_SPI_RESET(_VAL_)                                     SET_REG(ADR_SDIO_RESET_WAKE_CFG,_VAL_,1,0xfffffffd)
#define SET_WDT_MCU_RESET(_VAL_)                                          SET_REG(ADR_BOOT_INFO,_VAL_,0,0xfffffffe)
#define SET_WDT_SYS_RESET(_VAL_)                                          SET_REG(ADR_BOOT_INFO,_VAL_,1,0xfffffffd)
#define SET_SDIO_CMD52_06H_RESET(_VAL_)                                   SET_REG(ADR_BOOT_INFO,_VAL_,2,0xfffffffb)
#define SET_DATA_SPI_RESET(_VAL_)                                         SET_REG(ADR_BOOT_INFO,_VAL_,3,0xfffffff7)
#define SET_UART_NRTS(_VAL_)                                              SET_REG(ADR_SPARE_UART_INFO,_VAL_,0,0xfffffffe)
#define SET_UART_NCTS(_VAL_)                                              SET_REG(ADR_SPARE_UART_INFO,_VAL_,1,0xfffffffd)
#define SET_NORMAL_PWR_ON1(_VAL_)                                         SET_REG(ADR_POWER_ON_OFF_CTRL,_VAL_,0,0xfffffffe)
#define SET_NORMAL_PWR_ON2(_VAL_)                                         SET_REG(ADR_POWER_ON_OFF_CTRL,_VAL_,1,0xfffffffd)
#define SET_NORMAL_PWR_ON3(_VAL_)                                         SET_REG(ADR_POWER_ON_OFF_CTRL,_VAL_,2,0xfffffffb)
#define SET_NORMAL_PWR_ON5(_VAL_)                                         SET_REG(ADR_POWER_ON_OFF_CTRL,_VAL_,3,0xfffffff7)
#define SET_SUSPEND_PWR_ON1(_VAL_)                                        SET_REG(ADR_POWER_ON_OFF_CTRL,_VAL_,4,0xffffffef)
#define SET_SUSPEND_PWR_ON2(_VAL_)                                        SET_REG(ADR_POWER_ON_OFF_CTRL,_VAL_,5,0xffffffdf)
#define SET_SUSPEND_PWR_ON3(_VAL_)                                        SET_REG(ADR_POWER_ON_OFF_CTRL,_VAL_,6,0xffffffbf)
#define SET_SUSPEND_PWR_ON5(_VAL_)                                        SET_REG(ADR_POWER_ON_OFF_CTRL,_VAL_,7,0xffffff7f)
#define SET_NORMAL_ISO_ON1(_VAL_)                                         SET_REG(ADR_POWER_ON_OFF_CTRL,_VAL_,8,0xfffffeff)
#define SET_NORMAL_ISO_ON2(_VAL_)                                         SET_REG(ADR_POWER_ON_OFF_CTRL,_VAL_,9,0xfffffdff)
#define SET_NORMAL_ISO_ON3(_VAL_)                                         SET_REG(ADR_POWER_ON_OFF_CTRL,_VAL_,10,0xfffffbff)
#define SET_NORMAL_ISO_ON5(_VAL_)                                         SET_REG(ADR_POWER_ON_OFF_CTRL,_VAL_,11,0xfffff7ff)
#define SET_HOST_WAKE_WIFI(_VAL_)                                         SET_REG(ADR_HOST_WAKE_WIFI_CTRL,_VAL_,0,0x00000000)
#define SET_PRESCALER_US(_VAL_)                                           SET_REG(ADR_PRESCALER_USTIMER,_VAL_,0,0xfffffe00)
#define SET_RTC_TIMER_WAKE_PMU_EN(_VAL_)                                  SET_REG(ADR_WAKE_PMU_ENABLE,_VAL_,0,0xfffffffe)
#define SET_DTIM_TIMER_WAKE_PMU_EN(_VAL_)                                 SET_REG(ADR_WAKE_PMU_ENABLE,_VAL_,2,0xfffffffb)
#define SET_N10_PWR_CTRL_EN(_VAL_)                                        SET_REG(ADR_N10_SUSPEND_TO_RAM_EN,_VAL_,0,0xfffffffe)
#define SET_NO_CACHE_INIT(_VAL_)                                          SET_REG(ADR_N10_SUSPEND_TO_RAM_EN,_VAL_,1,0xfffffffd)
#define SET_N10_PWR_CTRL_STATE_BASE(_VAL_)                                SET_REG(ADR_N10_SUSPEND_TO_RAM_EN,_VAL_,2,0x00000003)
#define SET_TEMP_BIT0(_VAL_)                                              SET_REG(ADR_CLKGATEDCFG_SETTING,_VAL_,0,0xfffffffe)
#define SET_TEMP_BIT1(_VAL_)                                              SET_REG(ADR_CLKGATEDCFG_SETTING,_VAL_,1,0xfffffffd)
#define SET_SAME_TIME_CLK_GATED_EN(_VAL_)                                 SET_REG(ADR_CLKGATEDCFG_SETTING,_VAL_,31,0x7fffffff)
#define SET_DTIM_BEACON_EARLY_TERMINATE_EN(_VAL_)                         SET_REG(ADR_DTIM_PHY_SETTING,_VAL_,0,0xfffffffe)
#define SET_DTIM_RX_LISTEN_BONLY_MODE_EN(_VAL_)                           SET_REG(ADR_DTIM_PHY_SETTING,_VAL_,1,0xfffffffd)
#define SET_PATCH00_EN(_VAL_)                                             SET_REG(ADR_ROM_PATCH00_0,_VAL_,0,0xfffffffe)
#define SET_PATCH00_ADDR(_VAL_)                                           SET_REG(ADR_ROM_PATCH00_0,_VAL_,2,0xfffc0003)
#define SET_PATCH00_DATA(_VAL_)                                           SET_REG(ADR_ROM_PATCH00_1,_VAL_,0,0x00000000)
#define SET_PATCH01_EN(_VAL_)                                             SET_REG(ADR_ROM_PATCH01_0,_VAL_,0,0xfffffffe)
#define SET_PATCH01_ADDR(_VAL_)                                           SET_REG(ADR_ROM_PATCH01_0,_VAL_,2,0xfffc0003)
#define SET_PATCH01_DATA(_VAL_)                                           SET_REG(ADR_ROM_PATCH01_1,_VAL_,0,0x00000000)
#define SET_HOST_WAKE_WIFI_POL(_VAL_)                                     SET_REG(ADR_HOST_WAKE_WIFI_POL,_VAL_,0,0x00000000)
#define SET_PWM_RESET(_VAL_)                                              SET_REG(ADR_PWM_RESET,_VAL_,0,0xfffffffe)
#define SET_SYS_N10_IVB_VAL(_VAL_)                                        SET_REG(ADR_N10CFG_SETTING,_VAL_,16,0x0000ffff)
#define SET_SRAM0_PG_MODE(_VAL_)                                          SET_REG(ADR_SRAM_PG_CTRL0,_VAL_,0,0xfffffffc)
#define SET_SRAM1_PG_MODE(_VAL_)                                          SET_REG(ADR_SRAM_PG_CTRL0,_VAL_,2,0xfffffff3)
#define SET_SRAM2_PG_MODE(_VAL_)                                          SET_REG(ADR_SRAM_PG_CTRL0,_VAL_,4,0xffffffcf)
#define SET_SRAM3_PG_MODE(_VAL_)                                          SET_REG(ADR_SRAM_PG_CTRL0,_VAL_,6,0xffffff3f)
#define SET_SRAM4_PG_MODE(_VAL_)                                          SET_REG(ADR_SRAM_PG_CTRL0,_VAL_,8,0xfffffcff)
#define SET_SRAM5_PG_MODE(_VAL_)                                          SET_REG(ADR_SRAM_PG_CTRL0,_VAL_,10,0xfffff3ff)
#define SET_SRAM6_PG_MODE(_VAL_)                                          SET_REG(ADR_SRAM_PG_CTRL0,_VAL_,12,0xffffcfff)
#define SET_SRAM7_PG_MODE(_VAL_)                                          SET_REG(ADR_SRAM_PG_CTRL0,_VAL_,14,0xffff3fff)
#define SET_SRAM8_PG_MODE(_VAL_)                                          SET_REG(ADR_SRAM_PG_CTRL0,_VAL_,16,0xfffcffff)
#define SET_SRAM9_PG_MODE(_VAL_)                                          SET_REG(ADR_SRAM_PG_CTRL0,_VAL_,18,0xfff3ffff)
#define SET_SRAM10_PG_MODE(_VAL_)                                         SET_REG(ADR_SRAM_PG_CTRL1,_VAL_,0,0xfffffffc)
#define SET_SRAM11_PG_MODE(_VAL_)                                         SET_REG(ADR_SRAM_PG_CTRL1,_VAL_,2,0xfffffff3)
#define SET_SRAM12_PG_MODE(_VAL_)                                         SET_REG(ADR_SRAM_PG_CTRL1,_VAL_,4,0xffffffcf)
#define SET_SRAM13_PG_MODE(_VAL_)                                         SET_REG(ADR_SRAM_PG_CTRL1,_VAL_,6,0xffffff3f)
#define SET_SRAM14_PG_MODE(_VAL_)                                         SET_REG(ADR_SRAM_PG_CTRL1,_VAL_,8,0xfffffcff)
#define SET_SRAM15_PG_MODE(_VAL_)                                         SET_REG(ADR_SRAM_PG_CTRL1,_VAL_,10,0xfffff3ff)
#define SET_SRAM16_PG_MODE(_VAL_)                                         SET_REG(ADR_SRAM_PG_CTRL1,_VAL_,12,0xffffcfff)
#define SET_SRAM0_PMU_WAKEUP_EN(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_WAKEUP,_VAL_,0,0xfffffffe)
#define SET_SRAM1_PMU_WAKEUP_EN(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_WAKEUP,_VAL_,1,0xfffffffd)
#define SET_SRAM2_PMU_WAKEUP_EN(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_WAKEUP,_VAL_,2,0xfffffffb)
#define SET_SRAM3_PMU_WAKEUP_EN(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_WAKEUP,_VAL_,3,0xfffffff7)
#define SET_SRAM4_PMU_WAKEUP_EN(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_WAKEUP,_VAL_,4,0xffffffef)
#define SET_SRAM5_PMU_WAKEUP_EN(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_WAKEUP,_VAL_,5,0xffffffdf)
#define SET_SRAM6_PMU_WAKEUP_EN(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_WAKEUP,_VAL_,6,0xffffffbf)
#define SET_SRAM7_PMU_WAKEUP_EN(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_WAKEUP,_VAL_,7,0xffffff7f)
#define SET_SRAM8_PMU_WAKEUP_EN(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_WAKEUP,_VAL_,8,0xfffffeff)
#define SET_SRAM9_PMU_WAKEUP_EN(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_WAKEUP,_VAL_,9,0xfffffdff)
#define SET_SRAM10_PMU_WAKEUP_EN(_VAL_)                                   SET_REG(ADR_SRAM_PG_PMU_WAKEUP,_VAL_,10,0xfffffbff)
#define SET_SRAM11_PMU_WAKEUP_EN(_VAL_)                                   SET_REG(ADR_SRAM_PG_PMU_WAKEUP,_VAL_,11,0xfffff7ff)
#define SET_SRAM12_PMU_WAKEUP_EN(_VAL_)                                   SET_REG(ADR_SRAM_PG_PMU_WAKEUP,_VAL_,12,0xffffefff)
#define SET_SRAM13_PMU_WAKEUP_EN(_VAL_)                                   SET_REG(ADR_SRAM_PG_PMU_WAKEUP,_VAL_,13,0xffffdfff)
#define SET_SRAM14_PMU_WAKEUP_EN(_VAL_)                                   SET_REG(ADR_SRAM_PG_PMU_WAKEUP,_VAL_,14,0xffffbfff)
#define SET_SRAM15_PMU_WAKEUP_EN(_VAL_)                                   SET_REG(ADR_SRAM_PG_PMU_WAKEUP,_VAL_,15,0xffff7fff)
#define SET_SRAM16_PMU_WAKEUP_EN(_VAL_)                                   SET_REG(ADR_SRAM_PG_PMU_WAKEUP,_VAL_,16,0xfffeffff)
#define SET_SRAM0_PMU_SLEEP_EN(_VAL_)                                     SET_REG(ADR_SRAM_PG_PMU_SLEEP_EN,_VAL_,0,0xfffffffe)
#define SET_SRAM1_PMU_SLEEP_EN(_VAL_)                                     SET_REG(ADR_SRAM_PG_PMU_SLEEP_EN,_VAL_,1,0xfffffffd)
#define SET_SRAM2_PMU_SLEEP_EN(_VAL_)                                     SET_REG(ADR_SRAM_PG_PMU_SLEEP_EN,_VAL_,2,0xfffffffb)
#define SET_SRAM3_PMU_SLEEP_EN(_VAL_)                                     SET_REG(ADR_SRAM_PG_PMU_SLEEP_EN,_VAL_,3,0xfffffff7)
#define SET_SRAM4_PMU_SLEEP_EN(_VAL_)                                     SET_REG(ADR_SRAM_PG_PMU_SLEEP_EN,_VAL_,4,0xffffffef)
#define SET_SRAM5_PMU_SLEEP_EN(_VAL_)                                     SET_REG(ADR_SRAM_PG_PMU_SLEEP_EN,_VAL_,5,0xffffffdf)
#define SET_SRAM6_PMU_SLEEP_EN(_VAL_)                                     SET_REG(ADR_SRAM_PG_PMU_SLEEP_EN,_VAL_,6,0xffffffbf)
#define SET_SRAM7_PMU_SLEEP_EN(_VAL_)                                     SET_REG(ADR_SRAM_PG_PMU_SLEEP_EN,_VAL_,7,0xffffff7f)
#define SET_SRAM8_PMU_SLEEP_EN(_VAL_)                                     SET_REG(ADR_SRAM_PG_PMU_SLEEP_EN,_VAL_,8,0xfffffeff)
#define SET_SRAM9_PMU_SLEEP_EN(_VAL_)                                     SET_REG(ADR_SRAM_PG_PMU_SLEEP_EN,_VAL_,9,0xfffffdff)
#define SET_SRAM10_PMU_SLEEP_EN(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_SLEEP_EN,_VAL_,10,0xfffffbff)
#define SET_SRAM11_PMU_SLEEP_EN(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_SLEEP_EN,_VAL_,11,0xfffff7ff)
#define SET_SRAM12_PMU_SLEEP_EN(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_SLEEP_EN,_VAL_,12,0xffffefff)
#define SET_SRAM13_PMU_SLEEP_EN(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_SLEEP_EN,_VAL_,13,0xffffdfff)
#define SET_SRAM14_PMU_SLEEP_EN(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_SLEEP_EN,_VAL_,14,0xffffbfff)
#define SET_SRAM15_PMU_SLEEP_EN(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_SLEEP_EN,_VAL_,15,0xffff7fff)
#define SET_SRAM16_PMU_SLEEP_EN(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_SLEEP_EN,_VAL_,16,0xfffeffff)
#define SET_SRAM0_MANUAL_WAKEUP(_VAL_)                                    SET_REG(ADR_SRAM_PG_MANUAL_WAKEUP,_VAL_,0,0xfffffffe)
#define SET_SRAM1_MANUAL_WAKEUP(_VAL_)                                    SET_REG(ADR_SRAM_PG_MANUAL_WAKEUP,_VAL_,1,0xfffffffd)
#define SET_SRAM2_MANUAL_WAKEUP(_VAL_)                                    SET_REG(ADR_SRAM_PG_MANUAL_WAKEUP,_VAL_,2,0xfffffffb)
#define SET_SRAM3_MANUAL_WAKEUP(_VAL_)                                    SET_REG(ADR_SRAM_PG_MANUAL_WAKEUP,_VAL_,3,0xfffffff7)
#define SET_SRAM4_MANUAL_WAKEUP(_VAL_)                                    SET_REG(ADR_SRAM_PG_MANUAL_WAKEUP,_VAL_,4,0xffffffef)
#define SET_SRAM5_MANUAL_WAKEUP(_VAL_)                                    SET_REG(ADR_SRAM_PG_MANUAL_WAKEUP,_VAL_,5,0xffffffdf)
#define SET_SRAM6_MANUAL_WAKEUP(_VAL_)                                    SET_REG(ADR_SRAM_PG_MANUAL_WAKEUP,_VAL_,6,0xffffffbf)
#define SET_SRAM7_MANUAL_WAKEUP(_VAL_)                                    SET_REG(ADR_SRAM_PG_MANUAL_WAKEUP,_VAL_,7,0xffffff7f)
#define SET_SRAM8_MANUAL_WAKEUP(_VAL_)                                    SET_REG(ADR_SRAM_PG_MANUAL_WAKEUP,_VAL_,8,0xfffffeff)
#define SET_SRAM9_MANUAL_WAKEUP(_VAL_)                                    SET_REG(ADR_SRAM_PG_MANUAL_WAKEUP,_VAL_,9,0xfffffdff)
#define SET_SRAM10_MANUAL_WAKEUP(_VAL_)                                   SET_REG(ADR_SRAM_PG_MANUAL_WAKEUP,_VAL_,10,0xfffffbff)
#define SET_SRAM11_MANUAL_WAKEUP(_VAL_)                                   SET_REG(ADR_SRAM_PG_MANUAL_WAKEUP,_VAL_,11,0xfffff7ff)
#define SET_SRAM12_MANUAL_WAKEUP(_VAL_)                                   SET_REG(ADR_SRAM_PG_MANUAL_WAKEUP,_VAL_,12,0xffffefff)
#define SET_SRAM13_MANUAL_WAKEUP(_VAL_)                                   SET_REG(ADR_SRAM_PG_MANUAL_WAKEUP,_VAL_,13,0xffffdfff)
#define SET_SRAM14_MANUAL_WAKEUP(_VAL_)                                   SET_REG(ADR_SRAM_PG_MANUAL_WAKEUP,_VAL_,14,0xffffbfff)
#define SET_SRAM15_MANUAL_WAKEUP(_VAL_)                                   SET_REG(ADR_SRAM_PG_MANUAL_WAKEUP,_VAL_,15,0xffff7fff)
#define SET_SRAM16_MANUAL_WAKEUP(_VAL_)                                   SET_REG(ADR_SRAM_PG_MANUAL_WAKEUP,_VAL_,16,0xfffeffff)
#define SET_PMU_SRAM0_RETENTION(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_RETENTION,_VAL_,0,0xfffffffe)
#define SET_PMU_SRAM1_RETENTION(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_RETENTION,_VAL_,1,0xfffffffd)
#define SET_PMU_SRAM2_RETENTION(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_RETENTION,_VAL_,2,0xfffffffb)
#define SET_PMU_SRAM3_RETENTION(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_RETENTION,_VAL_,3,0xfffffff7)
#define SET_PMU_SRAM4_RETENTION(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_RETENTION,_VAL_,4,0xffffffef)
#define SET_PMU_SRAM5_RETENTION(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_RETENTION,_VAL_,5,0xffffffdf)
#define SET_PMU_SRAM6_RETENTION(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_RETENTION,_VAL_,6,0xffffffbf)
#define SET_PMU_SRAM7_RETENTION(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_RETENTION,_VAL_,7,0xffffff7f)
#define SET_PMU_SRAM8_RETENTION(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_RETENTION,_VAL_,8,0xfffffeff)
#define SET_PMU_SRAM9_RETENTION(_VAL_)                                    SET_REG(ADR_SRAM_PG_PMU_RETENTION,_VAL_,9,0xfffffdff)
#define SET_PMU_SRAM10_RETENTION(_VAL_)                                   SET_REG(ADR_SRAM_PG_PMU_RETENTION,_VAL_,10,0xfffffbff)
#define SET_PMU_SRAM11_RETENTION(_VAL_)                                   SET_REG(ADR_SRAM_PG_PMU_RETENTION,_VAL_,11,0xfffff7ff)
#define SET_PMU_SRAM12_RETENTION(_VAL_)                                   SET_REG(ADR_SRAM_PG_PMU_RETENTION,_VAL_,12,0xffffefff)
#define SET_PMU_SRAM13_RETENTION(_VAL_)                                   SET_REG(ADR_SRAM_PG_PMU_RETENTION,_VAL_,13,0xffffdfff)
#define SET_PMU_SRAM14_RETENTION(_VAL_)                                   SET_REG(ADR_SRAM_PG_PMU_RETENTION,_VAL_,14,0xffffbfff)
#define SET_PMU_SRAM15_RETENTION(_VAL_)                                   SET_REG(ADR_SRAM_PG_PMU_RETENTION,_VAL_,15,0xffff7fff)
#define SET_PMU_SRAM16_RETENTION(_VAL_)                                   SET_REG(ADR_SRAM_PG_PMU_RETENTION,_VAL_,16,0xfffeffff)
#define SET_SRAM_PG_CONCATE_EN(_VAL_)                                     SET_REG(ADR_SRAM_PG_CONCATE,_VAL_,0,0xfffe0000)
#define SET_HOST_WAKE_WIFI_2(_VAL_)                                       SET_REG(ADR_HOST_WAKE_WIFI_CTRL_2,_VAL_,0,0xffffffc0)
#define SET_HOST_WAKE_WIFI_POL_2(_VAL_)                                   SET_REG(ADR_HOST_WAKE_WIFI_POL_2,_VAL_,0,0xffffffc0)
#define SET_FASTRFGL_EMA(_VAL_)                                           SET_REG(ADR_FASTRFGL_PARA,_VAL_,0,0xfffffff8)
#define SET_FASTRFGL_EMAW(_VAL_)                                          SET_REG(ADR_FASTRFGL_PARA,_VAL_,3,0xffffffe7)
#define SET_FASTRFGL_EMAS(_VAL_)                                          SET_REG(ADR_FASTRFGL_PARA,_VAL_,5,0xffffffdf)
#define SET_FASTRFGL_RAWL(_VAL_)                                          SET_REG(ADR_FASTRFGL_PARA,_VAL_,6,0xffffffbf)
#define SET_FASTRFGL_RAWLM(_VAL_)                                         SET_REG(ADR_FASTRFGL_PARA,_VAL_,7,0xfffffe7f)
#define SET_FASTRFGL_WABL(_VAL_)                                          SET_REG(ADR_FASTRFGL_PARA,_VAL_,9,0xfffffdff)
#define SET_FASTRFGL_WABLM(_VAL_)                                         SET_REG(ADR_FASTRFGL_PARA,_VAL_,10,0xfffff3ff)
#define SET_SLOWSRAM_EMA(_VAL_)                                           SET_REG(ADR_SLOWSRAM_PARA,_VAL_,0,0xfffffff8)
#define SET_SLOWSRAM_EMAW(_VAL_)                                          SET_REG(ADR_SLOWSRAM_PARA,_VAL_,3,0xffffffe7)
#define SET_SLOWSRAM_EMAS(_VAL_)                                          SET_REG(ADR_SLOWSRAM_PARA,_VAL_,5,0xffffffdf)
#define SET_SLOWSRAM_RAWL(_VAL_)                                          SET_REG(ADR_SLOWSRAM_PARA,_VAL_,6,0xffffffbf)
#define SET_SLOWSRAM_RAWLM(_VAL_)                                         SET_REG(ADR_SLOWSRAM_PARA,_VAL_,7,0xfffffe7f)
#define SET_SLOWSRAM_WABL(_VAL_)                                          SET_REG(ADR_SLOWSRAM_PARA,_VAL_,9,0xfffffdff)
#define SET_SLOWSRAM_WABLM(_VAL_)                                         SET_REG(ADR_SLOWSRAM_PARA,_VAL_,10,0xffffe3ff)
#define SET_SLOWRF_EMA(_VAL_)                                             SET_REG(ADR_SLOWSRAM_PARA,_VAL_,20,0xff8fffff)
#define SET_SLOWRF_EMAW(_VAL_)                                            SET_REG(ADR_SLOWSRAM_PARA,_VAL_,23,0xfe7fffff)
#define SET_SLOWRF_EMAS(_VAL_)                                            SET_REG(ADR_SLOWSRAM_PARA,_VAL_,25,0xfdffffff)
#define SET_SLOWRF_RAWL(_VAL_)                                            SET_REG(ADR_SLOWSRAM_PARA,_VAL_,26,0xfbffffff)
#define SET_SLOWRF_RAWLM(_VAL_)                                           SET_REG(ADR_SLOWSRAM_PARA,_VAL_,27,0xe7ffffff)
#define SET_SLOWRF_WABL(_VAL_)                                            SET_REG(ADR_SLOWSRAM_PARA,_VAL_,29,0xdfffffff)
#define SET_SLOWRF_WABLM(_VAL_)                                           SET_REG(ADR_SLOWSRAM_PARA,_VAL_,30,0x3fffffff)
#define SET_FASTSRAM_EMA(_VAL_)                                           SET_REG(ADR_FASTSRAM_PARA,_VAL_,0,0xfffffff8)
#define SET_FASTSRAM_EMAW(_VAL_)                                          SET_REG(ADR_FASTSRAM_PARA,_VAL_,3,0xffffffe7)
#define SET_FASTSRAM_EMAS(_VAL_)                                          SET_REG(ADR_FASTSRAM_PARA,_VAL_,5,0xffffffdf)
#define SET_FASTSRAM_RAWL(_VAL_)                                          SET_REG(ADR_FASTSRAM_PARA,_VAL_,6,0xffffffbf)
#define SET_FASTSRAM_RAWLM(_VAL_)                                         SET_REG(ADR_FASTSRAM_PARA,_VAL_,7,0xfffffe7f)
#define SET_FASTSRAM_WABL(_VAL_)                                          SET_REG(ADR_FASTSRAM_PARA,_VAL_,9,0xfffffdff)
#define SET_FASTSRAM_WABLM(_VAL_)                                         SET_REG(ADR_FASTSRAM_PARA,_VAL_,10,0xfffff3ff)
#define SET_FASTRF_EMA(_VAL_)                                             SET_REG(ADR_FASTSRAM_PARA,_VAL_,16,0xfff8ffff)
#define SET_FASTRF_EMAW(_VAL_)                                            SET_REG(ADR_FASTSRAM_PARA,_VAL_,19,0xffe7ffff)
#define SET_FASTRF_EMAS(_VAL_)                                            SET_REG(ADR_FASTSRAM_PARA,_VAL_,21,0xffdfffff)
#define SET_FASTRF_RAWL(_VAL_)                                            SET_REG(ADR_FASTSRAM_PARA,_VAL_,22,0xffbfffff)
#define SET_FASTRF_RAWLM(_VAL_)                                           SET_REG(ADR_FASTSRAM_PARA,_VAL_,23,0xfe7fffff)
#define SET_FASTRF_WABL(_VAL_)                                            SET_REG(ADR_FASTSRAM_PARA,_VAL_,25,0xfdffffff)
#define SET_FASTRF_WABLM(_VAL_)                                           SET_REG(ADR_FASTSRAM_PARA,_VAL_,26,0xf3ffffff)
#define SET_FAKE_TEST_MODE(_VAL_)                                         SET_REG(ADR_FAKE_TEST_MODE,_VAL_,0,0xfffffffe)
#define SET_SYSCTRL_PMU_MODE(_VAL_)                                       SET_REG(ADR_SYSCTRL_PMU_MODE,_VAL_,0,0xfffffff8)
#define SET_SYSCTRL_CMD_LOG(_VAL_)                                        SET_REG(ADR_SYSCTRL_CMD_LOG,_VAL_,0,0x00000000)
#define SET_ONP_TOGGLE_PWR_LATENCY(_VAL_)                                 SET_REG(ADR_SYSCTRL_ONP_PWR_LATENCY,_VAL_,0,0xffffffc0)
#define SET_ABNORMAL_RETURN(_VAL_)                                        SET_REG(ADR_SYSCTRL_ABNORMAL_FLAG,_VAL_,0,0xfffffffe)
#define SET_LPSRAM_WP(_VAL_)                                              SET_REG(ADR_LOCKABLE_0,_VAL_,0,0xfffffff0)
#define SET_BOOT_STATE_0(_VAL_)                                           SET_REG(ADR_LOCKABLE_1,_VAL_,0,0x00000000)
#define SET_BOOT_STATE_1(_VAL_)                                           SET_REG(ADR_LOCKABLE_2,_VAL_,0,0x00000000)
#define SET_NORMAL_RESET_ON1(_VAL_)                                       SET_REG(ADR_TOP_RST_CTRL,_VAL_,0,0xfffffffe)
#define SET_NORMAL_RESET_ON2(_VAL_)                                       SET_REG(ADR_TOP_RST_CTRL,_VAL_,1,0xfffffffd)
#define SET_NORMAL_RESET_ON3(_VAL_)                                       SET_REG(ADR_TOP_RST_CTRL,_VAL_,2,0xfffffffb)
#define SET_NORMAL_RESET_ON5(_VAL_)                                       SET_REG(ADR_TOP_RST_CTRL,_VAL_,3,0xfffffff7)
#define SET_SECURE_PASSWD(_VAL_)                                          SET_REG(ADR_SECURE_PASSWORD_REG,_VAL_,0,0xffffff00)
#define SET_SECURE_TRIGGER_PRE(_VAL_)                                     SET_REG(ADR_SECURE_CTRL,_VAL_,0,0xfffffffe)
#define SET_SECURE_RE_ENTER_PRE(_VAL_)                                    SET_REG(ADR_SECURE_CTRL,_VAL_,1,0xfffffffd)
#define SET_EDM_CLOSE(_VAL_)                                              SET_REG(ADR_SECURE_CTRL,_VAL_,2,0xfffffffb)
#define SET_EDM_LOCK(_VAL_)                                               SET_REG(ADR_SECURE_CTRL,_VAL_,3,0xfffffff7)
#define SET_EDM_RESTRICT_ACCESS(_VAL_)                                    SET_REG(ADR_SECURE_CTRL,_VAL_,4,0xffffffef)
#define SET_EDM_TRUSTED_DEBUG_EXIT(_VAL_)                                 SET_REG(ADR_SECURE_CTRL,_VAL_,5,0xffffffdf)
#define SET_EDM_UNLOCK_FAIL_CNT(_VAL_)                                    SET_REG(ADR_SECURE_CTRL,_VAL_,8,0xffff00ff)
#define SET_FAIL_STATUS(_VAL_)                                            SET_REG(ADR_SECURE_CTRL,_VAL_,29,0x9fffffff)
#define SET_SECURE_RESULT(_VAL_)                                          SET_REG(ADR_SECURE_CTRL,_VAL_,31,0x7fffffff)
#define SET_EDM_PASSWD_0(_VAL_)                                           SET_REG(ADR_EDM_PASSWD_0,_VAL_,0,0x00000000)
#define SET_EDM_PASSWD_1(_VAL_)                                           SET_REG(ADR_EDM_PASSWD_1,_VAL_,0,0x00000000)
#define SET_EDM_PASSWD_2(_VAL_)                                           SET_REG(ADR_EDM_PASSWD_2,_VAL_,0,0x00000000)
#define SET_EDM_PASSWD_3(_VAL_)                                           SET_REG(ADR_EDM_PASSWD_3,_VAL_,0,0x00000000)
#define SET_CSR_EFUSE0_WPROT_0(_VAL_)                                     SET_REG(ADR_EFUSE0_PROT_0,_VAL_,0,0x00000000)
#define SET_CSR_EFUSE0_WPROT_1(_VAL_)                                     SET_REG(ADR_EFUSE0_PROT_1,_VAL_,0,0x00000000)
#define SET_CSR_EFUSE1_WPROT(_VAL_)                                       SET_REG(ADR_EFUSE1_PROT,_VAL_,0,0xffffff00)
#define SET_CSR_EFUSE_AUTO_REPAIR_OFF(_VAL_)                              SET_REG(ADR_EFUSE_CTRL,_VAL_,0,0xfffffffe)
#define SET_CLOCK_CAPABILITY(_VAL_)                                       SET_REG(ADR_MCU_CAPABILITIES,_VAL_,0,0xfffffffe)
#define SET_DLM_CAPABILITY(_VAL_)                                         SET_REG(ADR_MCU_CAPABILITIES,_VAL_,8,0xfffffeff)
#define SET_GLOBAL_SRAM_CAPABILITY(_VAL_)                                 SET_REG(ADR_GLOBAL_SRAM_CAPABILITES,_VAL_,0,0xfffffffc)
#define SET_QSPI_CAPABILITY(_VAL_)                                        SET_REG(ADR_FLASH_CAPABILITES,_VAL_,0,0xfffffffe)
#define SET_TU0_TM_INIT_VALUE_15_0(_VAL_)                                 SET_REG(ADR_TU0_MICROSECOND_TIMER,_VAL_,0,0xffff0000)
#define SET_TU0_TM_MODE(_VAL_)                                            SET_REG(ADR_TU0_MICROSECOND_TIMER,_VAL_,16,0xfffeffff)
#define SET_TU0_TM_INT_STS_DONE(_VAL_)                                    SET_REG(ADR_TU0_MICROSECOND_TIMER,_VAL_,17,0xfffdffff)
#define SET_TU0_TM_INT_MASK(_VAL_)                                        SET_REG(ADR_TU0_MICROSECOND_TIMER,_VAL_,18,0xfffbffff)
#define SET_TU0_TM_INIT_VALUE_31_19(_VAL_)                                SET_REG(ADR_TU0_MICROSECOND_TIMER,_VAL_,19,0x0007ffff)
#define SET_TU0_TM_CUR_VALUERW(_VAL_)                                     SET_REG(ADR_TU0_CURRENT_MICROSECOND_TIME_VALUE,_VAL_,0,0x00000000)
#define SET_TU0_TM_MODE32RW(_VAL_)                                        SET_REG(ADR_TU0_MICROSECOND_TIMER_LOCAL_PRESCALE,_VAL_,31,0x7fffffff)
#define SET_TU0_TM32_MODE(_VAL_)                                          SET_REG(ADR_TU0_MICROSECOND_TIMER32,_VAL_,0,0xfffffffe)
#define SET_TU0_TM32_INT_STS_DONE(_VAL_)                                  SET_REG(ADR_TU0_MICROSECOND_TIMER32,_VAL_,1,0xfffffffd)
#define SET_TU0_TM32_INT_MASK(_VAL_)                                      SET_REG(ADR_TU0_MICROSECOND_TIMER32,_VAL_,2,0xfffffffb)
#define SET_TU1_TM_INIT_VALUE_15_0(_VAL_)                                 SET_REG(ADR_TU1_MICROSECOND_TIMER,_VAL_,0,0xffff0000)
#define SET_TU1_TM_MODE(_VAL_)                                            SET_REG(ADR_TU1_MICROSECOND_TIMER,_VAL_,16,0xfffeffff)
#define SET_TU1_TM_INT_STS_DONE(_VAL_)                                    SET_REG(ADR_TU1_MICROSECOND_TIMER,_VAL_,17,0xfffdffff)
#define SET_TU1_TM_INT_MASK(_VAL_)                                        SET_REG(ADR_TU1_MICROSECOND_TIMER,_VAL_,18,0xfffbffff)
#define SET_TU1_TM_INIT_VALUE_31_19(_VAL_)                                SET_REG(ADR_TU1_MICROSECOND_TIMER,_VAL_,19,0x0007ffff)
#define SET_TU1_TM_CUR_VALUERW(_VAL_)                                     SET_REG(ADR_TU1_CURRENT_MICROSECOND_TIME_VALUE,_VAL_,0,0x00000000)
#define SET_TU1_TM_MODE32RW(_VAL_)                                        SET_REG(ADR_TU1_MICROSECOND_TIMER_LOCAL_PRESCALE,_VAL_,31,0x7fffffff)
#define SET_TU1_TM32_MODE(_VAL_)                                          SET_REG(ADR_TU1_MICROSECOND_TIMER32,_VAL_,0,0xfffffffe)
#define SET_TU1_TM32_INT_STS_DONE(_VAL_)                                  SET_REG(ADR_TU1_MICROSECOND_TIMER32,_VAL_,1,0xfffffffd)
#define SET_TU1_TM32_INT_MASK(_VAL_)                                      SET_REG(ADR_TU1_MICROSECOND_TIMER32,_VAL_,2,0xfffffffb)
#define SET_TU2_TM_INIT_VALUE_15_0(_VAL_)                                 SET_REG(ADR_TU2_MICROSECOND_TIMER,_VAL_,0,0xffff0000)
#define SET_TU2_TM_MODE(_VAL_)                                            SET_REG(ADR_TU2_MICROSECOND_TIMER,_VAL_,16,0xfffeffff)
#define SET_TU2_TM_INT_STS_DONE(_VAL_)                                    SET_REG(ADR_TU2_MICROSECOND_TIMER,_VAL_,17,0xfffdffff)
#define SET_TU2_TM_INT_MASK(_VAL_)                                        SET_REG(ADR_TU2_MICROSECOND_TIMER,_VAL_,18,0xfffbffff)
#define SET_TU2_TM_INIT_VALUE_31_19(_VAL_)                                SET_REG(ADR_TU2_MICROSECOND_TIMER,_VAL_,19,0x0007ffff)
#define SET_TU2_TM_CUR_VALUERW(_VAL_)                                     SET_REG(ADR_TU2_CURRENT_MICROSECOND_TIME_VALUE,_VAL_,0,0x00000000)
#define SET_TU2_TM_MODE32RW(_VAL_)                                        SET_REG(ADR_TU2_MICROSECOND_TIMER_LOCAL_PRESCALE,_VAL_,31,0x7fffffff)
#define SET_TU2_TM32_MODE(_VAL_)                                          SET_REG(ADR_TU2_MICROSECOND_TIMER32,_VAL_,0,0xfffffffe)
#define SET_TU2_TM32_INT_STS_DONE(_VAL_)                                  SET_REG(ADR_TU2_MICROSECOND_TIMER32,_VAL_,1,0xfffffffd)
#define SET_TU2_TM32_INT_MASK(_VAL_)                                      SET_REG(ADR_TU2_MICROSECOND_TIMER32,_VAL_,2,0xfffffffb)
#define SET_TU3_TM_INIT_VALUE_15_0(_VAL_)                                 SET_REG(ADR_TU3_MICROSECOND_TIMER,_VAL_,0,0xffff0000)
#define SET_TU3_TM_MODE(_VAL_)                                            SET_REG(ADR_TU3_MICROSECOND_TIMER,_VAL_,16,0xfffeffff)
#define SET_TU3_TM_INT_STS_DONE(_VAL_)                                    SET_REG(ADR_TU3_MICROSECOND_TIMER,_VAL_,17,0xfffdffff)
#define SET_TU3_TM_INT_MASK(_VAL_)                                        SET_REG(ADR_TU3_MICROSECOND_TIMER,_VAL_,18,0xfffbffff)
#define SET_TU3_TM_INIT_VALUE_31_19(_VAL_)                                SET_REG(ADR_TU3_MICROSECOND_TIMER,_VAL_,19,0x0007ffff)
#define SET_TU3_TM_CUR_VALUERW(_VAL_)                                     SET_REG(ADR_TU3_CURRENT_MICROSECOND_TIME_VALUE,_VAL_,0,0x00000000)
#define SET_TU3_TM_MODE32RW(_VAL_)                                        SET_REG(ADR_TU3_MICROSECOND_TIMER_LOCAL_PRESCALE,_VAL_,31,0x7fffffff)
#define SET_TU3_TM32_MODE(_VAL_)                                          SET_REG(ADR_TU3_MICROSECOND_TIMER32,_VAL_,0,0xfffffffe)
#define SET_TU3_TM32_INT_STS_DONE(_VAL_)                                  SET_REG(ADR_TU3_MICROSECOND_TIMER32,_VAL_,1,0xfffffffd)
#define SET_TU3_TM32_INT_MASK(_VAL_)                                      SET_REG(ADR_TU3_MICROSECOND_TIMER32,_VAL_,2,0xfffffffb)
#define SET_TM0_TM_INIT_VALUE_15_0(_VAL_)                                 SET_REG(ADR_TM0_MILLISECOND_TIMER,_VAL_,0,0xffff0000)
#define SET_TM0_TM_MODE(_VAL_)                                            SET_REG(ADR_TM0_MILLISECOND_TIMER,_VAL_,16,0xfffeffff)
#define SET_TM0_TM_INT_STS_DONE(_VAL_)                                    SET_REG(ADR_TM0_MILLISECOND_TIMER,_VAL_,17,0xfffdffff)
#define SET_TM0_TM_INT_MASK(_VAL_)                                        SET_REG(ADR_TM0_MILLISECOND_TIMER,_VAL_,18,0xfffbffff)
#define SET_TM0_TM_INIT_VALUE_31_19(_VAL_)                                SET_REG(ADR_TM0_MILLISECOND_TIMER,_VAL_,19,0x0007ffff)
#define SET_TM0_TM_CUR_VALUERW(_VAL_)                                     SET_REG(ADR_TM0_CURRENT_MILLISECOND_TIME_VALUE,_VAL_,0,0x00000000)
#define SET_TM0_TM_MODE32RW(_VAL_)                                        SET_REG(ADR_TM0_MILLISECOND_TIMER_LOCAL_PRESCALE,_VAL_,31,0x7fffffff)
#define SET_TM0_TM32_MODE(_VAL_)                                          SET_REG(ADR_TM0_MILLISECOND_TIMER32,_VAL_,0,0xfffffffe)
#define SET_TM0_TM32_INT_STS_DONE(_VAL_)                                  SET_REG(ADR_TM0_MILLISECOND_TIMER32,_VAL_,1,0xfffffffd)
#define SET_TM0_TM32_INT_MASK(_VAL_)                                      SET_REG(ADR_TM0_MILLISECOND_TIMER32,_VAL_,2,0xfffffffb)
#define SET_TM1_TM_INIT_VALUE_15_0(_VAL_)                                 SET_REG(ADR_TM1_MILLISECOND_TIMER,_VAL_,0,0xffff0000)
#define SET_TM1_TM_MODE(_VAL_)                                            SET_REG(ADR_TM1_MILLISECOND_TIMER,_VAL_,16,0xfffeffff)
#define SET_TM1_TM_INT_STS_DONE(_VAL_)                                    SET_REG(ADR_TM1_MILLISECOND_TIMER,_VAL_,17,0xfffdffff)
#define SET_TM1_TM_INT_MASK(_VAL_)                                        SET_REG(ADR_TM1_MILLISECOND_TIMER,_VAL_,18,0xfffbffff)
#define SET_TM1_TM_INIT_VALUE_31_19(_VAL_)                                SET_REG(ADR_TM1_MILLISECOND_TIMER,_VAL_,19,0x0007ffff)
#define SET_TM1_TM_CUR_VALUERW(_VAL_)                                     SET_REG(ADR_TM1_CURRENT_MILLISECOND_TIME_VALUE,_VAL_,0,0x00000000)
#define SET_TM1_TM_MODE32RW(_VAL_)                                        SET_REG(ADR_TM1_MILLISECOND_TIMER_LOCAL_PRESCALE,_VAL_,31,0x7fffffff)
#define SET_TM1_TM32_MODE(_VAL_)                                          SET_REG(ADR_TM1_MILLISECOND_TIMER32,_VAL_,0,0xfffffffe)
#define SET_TM1_TM32_INT_STS_DONE(_VAL_)                                  SET_REG(ADR_TM1_MILLISECOND_TIMER32,_VAL_,1,0xfffffffd)
#define SET_TM1_TM32_INT_MASK(_VAL_)                                      SET_REG(ADR_TM1_MILLISECOND_TIMER32,_VAL_,2,0xfffffffb)
#define SET_TM2_TM_INIT_VALUE_15_0(_VAL_)                                 SET_REG(ADR_TM2_MILLISECOND_TIMER,_VAL_,0,0xffff0000)
#define SET_TM2_TM_MODE(_VAL_)                                            SET_REG(ADR_TM2_MILLISECOND_TIMER,_VAL_,16,0xfffeffff)
#define SET_TM2_TM_INT_STS_DONE(_VAL_)                                    SET_REG(ADR_TM2_MILLISECOND_TIMER,_VAL_,17,0xfffdffff)
#define SET_TM2_TM_INT_MASK(_VAL_)                                        SET_REG(ADR_TM2_MILLISECOND_TIMER,_VAL_,18,0xfffbffff)
#define SET_TM2_TM_INIT_VALUE_31_19(_VAL_)                                SET_REG(ADR_TM2_MILLISECOND_TIMER,_VAL_,19,0x0007ffff)
#define SET_TM2_TM_CUR_VALUERW(_VAL_)                                     SET_REG(ADR_TM2_CURRENT_MILLISECOND_TIME_VALUE,_VAL_,0,0x00000000)
#define SET_TM2_TM_MODE32RW(_VAL_)                                        SET_REG(ADR_TM2_MILLISECOND_TIMER_LOCAL_PRESCALE,_VAL_,31,0x7fffffff)
#define SET_TM2_TM32_MODE(_VAL_)                                          SET_REG(ADR_TM2_MILLISECOND_TIMER32,_VAL_,0,0xfffffffe)
#define SET_TM2_TM32_INT_STS_DONE(_VAL_)                                  SET_REG(ADR_TM2_MILLISECOND_TIMER32,_VAL_,1,0xfffffffd)
#define SET_TM2_TM32_INT_MASK(_VAL_)                                      SET_REG(ADR_TM2_MILLISECOND_TIMER32,_VAL_,2,0xfffffffb)
#define SET_TM3_TM_INIT_VALUE_15_0(_VAL_)                                 SET_REG(ADR_TM3_MILLISECOND_TIMER,_VAL_,0,0xffff0000)
#define SET_TM3_TM_MODE(_VAL_)                                            SET_REG(ADR_TM3_MILLISECOND_TIMER,_VAL_,16,0xfffeffff)
#define SET_TM3_TM_INT_STS_DONE(_VAL_)                                    SET_REG(ADR_TM3_MILLISECOND_TIMER,_VAL_,17,0xfffdffff)
#define SET_TM3_TM_INT_MASK(_VAL_)                                        SET_REG(ADR_TM3_MILLISECOND_TIMER,_VAL_,18,0xfffbffff)
#define SET_TM3_TM_INIT_VALUE_31_19(_VAL_)                                SET_REG(ADR_TM3_MILLISECOND_TIMER,_VAL_,19,0x0007ffff)
#define SET_TM3_TM_CUR_VALUERW(_VAL_)                                     SET_REG(ADR_TM3_CURRENT_MILLISECOND_TIME_VALUE,_VAL_,0,0x00000000)
#define SET_TM3_TM_MODE32RW(_VAL_)                                        SET_REG(ADR_TM3_MILLISECOND_TIMER_LOCAL_PRESCALE,_VAL_,31,0x7fffffff)
#define SET_TM3_TM32_MODE(_VAL_)                                          SET_REG(ADR_TM3_MILLISECOND_TIMER32,_VAL_,0,0xfffffffe)
#define SET_TM3_TM32_INT_STS_DONE(_VAL_)                                  SET_REG(ADR_TM3_MILLISECOND_TIMER32,_VAL_,1,0xfffffffd)
#define SET_TM3_TM32_INT_MASK(_VAL_)                                      SET_REG(ADR_TM3_MILLISECOND_TIMER32,_VAL_,2,0xfffffffb)
#define SET_MCU_WDT_TIME_CNT(_VAL_)                                       SET_REG(ADR_MCU_WDOG_REG,_VAL_,0,0xffff0000)
#define SET_MCU_WDT_INT_CNT_OFS(_VAL_)                                    SET_REG(ADR_MCU_WDOG_REG,_VAL_,16,0xff00ffff)
#define SET_MCU_WDT_INT(_VAL_)                                            SET_REG(ADR_MCU_WDOG_REG,_VAL_,29,0xdfffffff)
#define SET_MCU_WDT_STATUS(_VAL_)                                         SET_REG(ADR_MCU_WDOG_REG,_VAL_,30,0xbfffffff)
#define SET_MCU_WDOG_ENA(_VAL_)                                           SET_REG(ADR_MCU_WDOG_REG,_VAL_,31,0x7fffffff)
#define SET_SYS_WDT_TIME_CNT(_VAL_)                                       SET_REG(ADR_SYS_WDOG_REG,_VAL_,0,0xffff0000)
#define SET_SYS_WDT_INT_CNT_OFS(_VAL_)                                    SET_REG(ADR_SYS_WDOG_REG,_VAL_,16,0xff00ffff)
#define SET_SYS_WDT_INT(_VAL_)                                            SET_REG(ADR_SYS_WDOG_REG,_VAL_,29,0xdfffffff)
#define SET_SYS_WDT_STATUS(_VAL_)                                         SET_REG(ADR_SYS_WDOG_REG,_VAL_,30,0xbfffffff)
#define SET_SYS_WDOG_ENA(_VAL_)                                           SET_REG(ADR_SYS_WDOG_REG,_VAL_,31,0x7fffffff)
#define SET_PWM_INI_VALUE_PERIOD_0(_VAL_)                                 SET_REG(ADR_PWM_0_PERIOD,_VAL_,0,0xff000000)
#define SET_PWM_INI_VALUE_P_0(_VAL_)                                      SET_REG(ADR_PWM_0_SET_DUTYH,_VAL_,0,0xff000000)
#define SET_PWM_INI_VALUE_PERIOD_1(_VAL_)                                 SET_REG(ADR_PWM_1_PERIOD,_VAL_,0,0xff000000)
#define SET_PWM_INI_VALUE_P_1(_VAL_)                                      SET_REG(ADR_PWM_1_SET_DUTYH,_VAL_,0,0xff000000)
#define SET_PWM_INI_VALUE_PERIOD_2(_VAL_)                                 SET_REG(ADR_PWM_2_PERIOD,_VAL_,0,0xff000000)
#define SET_PWM_INI_VALUE_P_2(_VAL_)                                      SET_REG(ADR_PWM_2_SET_DUTYH,_VAL_,0,0xff000000)
#define SET_PWM_INI_VALUE_PERIOD_3(_VAL_)                                 SET_REG(ADR_PWM_3_PERIOD,_VAL_,0,0xff000000)
#define SET_PWM_INI_VALUE_P_3(_VAL_)                                      SET_REG(ADR_PWM_3_SET_DUTYH,_VAL_,0,0xff000000)
#define SET_PWM_INI_VALUE_PERIOD_4(_VAL_)                                 SET_REG(ADR_PWM_4_PERIOD,_VAL_,0,0xff000000)
#define SET_PWM_INI_VALUE_P_4(_VAL_)                                      SET_REG(ADR_PWM_4_SET_DUTYH,_VAL_,0,0xff000000)
#define SET_PWM_INI_VALUE_PERIOD_5(_VAL_)                                 SET_REG(ADR_PWM_5_PERIOD,_VAL_,0,0xff000000)
#define SET_PWM_INI_VALUE_P_5(_VAL_)                                      SET_REG(ADR_PWM_5_SET_DUTYH,_VAL_,0,0xff000000)
#define SET_PWM_INI_VALUE_PERIOD_6(_VAL_)                                 SET_REG(ADR_PWM_6_PERIOD,_VAL_,0,0xff000000)
#define SET_PWM_INI_VALUE_P_6(_VAL_)                                      SET_REG(ADR_PWM_6_SET_DUTYH,_VAL_,0,0xff000000)
#define SET_PWM_INI_VALUE_PERIOD_7(_VAL_)                                 SET_REG(ADR_PWM_7_PERIOD,_VAL_,0,0xff000000)
#define SET_PWM_INI_VALUE_P_7(_VAL_)                                      SET_REG(ADR_PWM_7_SET_DUTYH,_VAL_,0,0xff000000)
#define SET_PWM_INVERT_0(_VAL_)                                           SET_REG(ADR_PWM_CTRL,_VAL_,0,0xfffffffe)
#define SET_PWM_INVERT_1(_VAL_)                                           SET_REG(ADR_PWM_CTRL,_VAL_,1,0xfffffffd)
#define SET_PWM_INVERT_2(_VAL_)                                           SET_REG(ADR_PWM_CTRL,_VAL_,2,0xfffffffb)
#define SET_PWM_INVERT_3(_VAL_)                                           SET_REG(ADR_PWM_CTRL,_VAL_,3,0xfffffff7)
#define SET_PWM_INVERT_4(_VAL_)                                           SET_REG(ADR_PWM_CTRL,_VAL_,4,0xffffffef)
#define SET_PWM_INVERT_5(_VAL_)                                           SET_REG(ADR_PWM_CTRL,_VAL_,5,0xffffffdf)
#define SET_PWM_INVERT_6(_VAL_)                                           SET_REG(ADR_PWM_CTRL,_VAL_,6,0xffffffbf)
#define SET_PWM_INVERT_7(_VAL_)                                           SET_REG(ADR_PWM_CTRL,_VAL_,7,0xffffff7f)
#define SET_PWM_ALWAYSON_0(_VAL_)                                         SET_REG(ADR_PWM_CTRL,_VAL_,8,0xfffffeff)
#define SET_PWM_ALWAYSON_1(_VAL_)                                         SET_REG(ADR_PWM_CTRL,_VAL_,9,0xfffffdff)
#define SET_PWM_ALWAYSON_2(_VAL_)                                         SET_REG(ADR_PWM_CTRL,_VAL_,10,0xfffffbff)
#define SET_PWM_ALWAYSON_3(_VAL_)                                         SET_REG(ADR_PWM_CTRL,_VAL_,11,0xfffff7ff)
#define SET_PWM_ALWAYSON_4(_VAL_)                                         SET_REG(ADR_PWM_CTRL,_VAL_,12,0xffffefff)
#define SET_PWM_ALWAYSON_5(_VAL_)                                         SET_REG(ADR_PWM_CTRL,_VAL_,13,0xffffdfff)
#define SET_PWM_ALWAYSON_6(_VAL_)                                         SET_REG(ADR_PWM_CTRL,_VAL_,14,0xffffbfff)
#define SET_PWM_ALWAYSON_7(_VAL_)                                         SET_REG(ADR_PWM_CTRL,_VAL_,15,0xffff7fff)
#define SET_PWM_SETTING_UPDATE_0(_VAL_)                                   SET_REG(ADR_PWM_CTRL,_VAL_,16,0xfffeffff)
#define SET_PWM_SETTING_UPDATE_1(_VAL_)                                   SET_REG(ADR_PWM_CTRL,_VAL_,17,0xfffdffff)
#define SET_PWM_SETTING_UPDATE_2(_VAL_)                                   SET_REG(ADR_PWM_CTRL,_VAL_,18,0xfffbffff)
#define SET_PWM_SETTING_UPDATE_3(_VAL_)                                   SET_REG(ADR_PWM_CTRL,_VAL_,19,0xfff7ffff)
#define SET_PWM_SETTING_UPDATE_4(_VAL_)                                   SET_REG(ADR_PWM_CTRL,_VAL_,20,0xffefffff)
#define SET_PWM_SETTING_UPDATE_5(_VAL_)                                   SET_REG(ADR_PWM_CTRL,_VAL_,21,0xffdfffff)
#define SET_PWM_SETTING_UPDATE_6(_VAL_)                                   SET_REG(ADR_PWM_CTRL,_VAL_,22,0xffbfffff)
#define SET_PWM_SETTING_UPDATE_7(_VAL_)                                   SET_REG(ADR_PWM_CTRL,_VAL_,23,0xff7fffff)
#define SET_PWM_ENABLE_0(_VAL_)                                           SET_REG(ADR_PWM_CTRL,_VAL_,24,0xfeffffff)
#define SET_PWM_ENABLE_1(_VAL_)                                           SET_REG(ADR_PWM_CTRL,_VAL_,25,0xfdffffff)
#define SET_PWM_ENABLE_2(_VAL_)                                           SET_REG(ADR_PWM_CTRL,_VAL_,26,0xfbffffff)
#define SET_PWM_ENABLE_3(_VAL_)                                           SET_REG(ADR_PWM_CTRL,_VAL_,27,0xf7ffffff)
#define SET_PWM_ENABLE_4(_VAL_)                                           SET_REG(ADR_PWM_CTRL,_VAL_,28,0xefffffff)
#define SET_PWM_ENABLE_5(_VAL_)                                           SET_REG(ADR_PWM_CTRL,_VAL_,29,0xdfffffff)
#define SET_PWM_ENABLE_6(_VAL_)                                           SET_REG(ADR_PWM_CTRL,_VAL_,30,0xbfffffff)
#define SET_PWM_ENABLE_7(_VAL_)                                           SET_REG(ADR_PWM_CTRL,_VAL_,31,0x7fffffff)
#define SET_TAS0(_VAL_)                                                   SET_REG(ADR_TAS0,_VAL_,0,0xfffffffe)
#define SET_TAS1(_VAL_)                                                   SET_REG(ADR_TAS1,_VAL_,0,0xfffffffe)
#define SET_TAS2(_VAL_)                                                   SET_REG(ADR_TAS2,_VAL_,0,0xfffffffe)
#define SET_TAS3(_VAL_)                                                   SET_REG(ADR_TAS3,_VAL_,0,0xfffffffe)
#define SET_TAS4(_VAL_)                                                   SET_REG(ADR_TAS4,_VAL_,0,0xfffffffe)
#define SET_TAS5(_VAL_)                                                   SET_REG(ADR_TAS5,_VAL_,0,0xfffffffe)
#define SET_TAS6(_VAL_)                                                   SET_REG(ADR_TAS6,_VAL_,0,0xfffffffe)
#define SET_TAS7(_VAL_)                                                   SET_REG(ADR_TAS7,_VAL_,0,0xfffffffe)
#define SET_MANUAL_IO     (_VAL_)                                         SET_REG(ADR_MANUAL_IO     ,_VAL_,0,0x00000000)
#define SET_MANUAL_IO_37_32(_VAL_)                                        SET_REG(ADR_MANUAL_IO_37_32,_VAL_,0,0xffffffc0)
#define SET_MANUAL_PUE     (_VAL_)                                        SET_REG(ADR_MANUAL_PUE     ,_VAL_,0,0x00000000)
#define SET_MANUAL_PUE_37_32(_VAL_)                                       SET_REG(ADR_MANUAL_PUE_37_32,_VAL_,0,0xffffffc0)
#define SET_MANUAL_PDE     (_VAL_)                                        SET_REG(ADR_MANUAL_PDE     ,_VAL_,0,0x00000000)
#define SET_MANUAL_PDE_37_32(_VAL_)                                       SET_REG(ADR_MANUAL_PDE_37_32,_VAL_,0,0xffffffc0)
#define SET_MANUAL_DS     (_VAL_)                                         SET_REG(ADR_MANUAL_DS     ,_VAL_,0,0x00000000)
#define SET_MANUAL_DS_37_32(_VAL_)                                        SET_REG(ADR_MANUAL_DS_37_32,_VAL_,0,0xffffffc0)
#define SET_IO_PO     (_VAL_)                                             SET_REG(ADR_IO_PO     ,_VAL_,0,0x00000000)
#define SET_IO_PO_37_32(_VAL_)                                            SET_REG(ADR_IO_PO_37_32,_VAL_,0,0xffffffc0)
#define SET_IO_PI     (_VAL_)                                             SET_REG(ADR_IO_PI     ,_VAL_,0,0x00000000)
#define SET_IO_PI_37_32(_VAL_)                                            SET_REG(ADR_IO_PI_37_32,_VAL_,0,0xffffffc0)
#define SET_IO_PIE     (_VAL_)                                            SET_REG(ADR_IO_PIE     ,_VAL_,0,0x00000000)
#define SET_IO_PIE_37_32(_VAL_)                                           SET_REG(ADR_IO_PIE_37_32,_VAL_,0,0xffffffc0)
#define SET_IO_POEN     (_VAL_)                                           SET_REG(ADR_IO_POEN     ,_VAL_,0,0x00000000)
#define SET_IO_POEN_37_32(_VAL_)                                          SET_REG(ADR_IO_POEN_37_32,_VAL_,0,0xffffffc0)
#define SET_IO_PUE     (_VAL_)                                            SET_REG(ADR_IO_PUE     ,_VAL_,0,0x00000000)
#define SET_IO_PUE_37_32(_VAL_)                                           SET_REG(ADR_IO_PUE_37_32,_VAL_,0,0xffffffc0)
#define SET_IO_PDE     (_VAL_)                                            SET_REG(ADR_IO_PDE     ,_VAL_,0,0x00000000)
#define SET_IO_PDE_37_32(_VAL_)                                           SET_REG(ADR_IO_PDE_37_32,_VAL_,0,0xffffffc0)
#define SET_IO_DS     (_VAL_)                                             SET_REG(ADR_IO_DS     ,_VAL_,0,0x00000000)
#define SET_IO_DS_37_32(_VAL_)                                            SET_REG(ADR_IO_DS_37_32,_VAL_,0,0xffffffc0)
#define SET_MANUAL_GPIO     (_VAL_)                                       SET_REG(ADR_MANUAL_GPIO     ,_VAL_,0,0x00000000)
#define SET_MANUAL_GPIO_37_32(_VAL_)                                      SET_REG(ADR_MANUAL_GPIO_37_32,_VAL_,0,0xffffffc0)
#define SET_SEL_ADC0(_VAL_)                                               SET_REG(ADR_IO_FUNC_SEL0,_VAL_,0,0xfffffffe)
#define SET_SEL_ADC1(_VAL_)                                               SET_REG(ADR_IO_FUNC_SEL0,_VAL_,1,0xfffffffd)
#define SET_SEL_ADC2(_VAL_)                                               SET_REG(ADR_IO_FUNC_SEL0,_VAL_,2,0xfffffffb)
#define SET_SEL_ADC3(_VAL_)                                               SET_REG(ADR_IO_FUNC_SEL0,_VAL_,3,0xfffffff7)
#define SET_SEL_ADC4(_VAL_)                                               SET_REG(ADR_IO_FUNC_SEL0,_VAL_,4,0xffffffef)
#define SET_SEL_ADC5(_VAL_)                                               SET_REG(ADR_IO_FUNC_SEL0,_VAL_,5,0xffffffdf)
#define SET_SEL_ADC6(_VAL_)                                               SET_REG(ADR_IO_FUNC_SEL0,_VAL_,6,0xffffffbf)
#define SET_SEL_ADC7(_VAL_)                                               SET_REG(ADR_IO_FUNC_SEL0,_VAL_,7,0xffffff7f)
#define SET_SEL_ANTSW(_VAL_)                                              SET_REG(ADR_IO_FUNC_SEL0,_VAL_,8,0xfffffeff)
#define SET_SEL_ANTSW_II(_VAL_)                                           SET_REG(ADR_IO_FUNC_SEL0,_VAL_,9,0xfffffdff)
#define SET_SEL_BTCX(_VAL_)                                               SET_REG(ADR_IO_FUNC_SEL0,_VAL_,10,0xfffffbff)
#define SET_SEL_BTCX_II(_VAL_)                                            SET_REG(ADR_IO_FUNC_SEL0,_VAL_,11,0xfffff7ff)
#define SET_SEL_UART0(_VAL_)                                              SET_REG(ADR_IO_FUNC_SEL0,_VAL_,12,0xffffefff)
#define SET_SEL_UART0_II(_VAL_)                                           SET_REG(ADR_IO_FUNC_SEL0,_VAL_,13,0xffffdfff)
#define SET_SEL_UART1(_VAL_)                                              SET_REG(ADR_IO_FUNC_SEL0,_VAL_,14,0xffffbfff)
#define SET_SEL_UART1_II(_VAL_)                                           SET_REG(ADR_IO_FUNC_SEL0,_VAL_,15,0xffff7fff)
#define SET_SEL_UART2(_VAL_)                                              SET_REG(ADR_IO_FUNC_SEL0,_VAL_,16,0xfffeffff)
#define SET_SEL_UART2_II(_VAL_)                                           SET_REG(ADR_IO_FUNC_SEL0,_VAL_,17,0xfffdffff)
#define SET_SEL_UART2_III(_VAL_)                                          SET_REG(ADR_IO_FUNC_SEL0,_VAL_,18,0xfffbffff)
#define SET_SEL_UART2_RTSCTS(_VAL_)                                       SET_REG(ADR_IO_FUNC_SEL0,_VAL_,19,0xfff7ffff)
#define SET_SEL_I2C0(_VAL_)                                               SET_REG(ADR_IO_FUNC_SEL0,_VAL_,20,0xffefffff)
#define SET_SEL_I2C0_II(_VAL_)                                            SET_REG(ADR_IO_FUNC_SEL0,_VAL_,21,0xffdfffff)
#define SET_SEL_I2C1(_VAL_)                                               SET_REG(ADR_IO_FUNC_SEL0,_VAL_,22,0xffbfffff)
#define SET_SEL_PDMTX0(_VAL_)                                             SET_REG(ADR_IO_FUNC_SEL0,_VAL_,23,0xff7fffff)
#define SET_SEL_PDMTX0_II(_VAL_)                                          SET_REG(ADR_IO_FUNC_SEL0,_VAL_,24,0xfeffffff)
#define SET_SEL_PDMRX0(_VAL_)                                             SET_REG(ADR_IO_FUNC_SEL0,_VAL_,25,0xfdffffff)
#define SET_SEL_PDMRX0_II(_VAL_)                                          SET_REG(ADR_IO_FUNC_SEL0,_VAL_,26,0xfbffffff)
#define SET_SEL_PDMRX1(_VAL_)                                             SET_REG(ADR_IO_FUNC_SEL0,_VAL_,27,0xf7ffffff)
#define SET_SEL_PDMRX1_II(_VAL_)                                          SET_REG(ADR_IO_FUNC_SEL0,_VAL_,28,0xefffffff)
#define SET_SEL_I2S0(_VAL_)                                               SET_REG(ADR_IO_FUNC_SEL1,_VAL_,0,0xfffffffe)
#define SET_SEL_I2S1(_VAL_)                                               SET_REG(ADR_IO_FUNC_SEL1,_VAL_,1,0xfffffffd)
#define SET_SEL_I2S0_MCLK(_VAL_)                                          SET_REG(ADR_IO_FUNC_SEL1,_VAL_,2,0xfffffffb)
#define SET_SEL_I2S0_MCLK_II(_VAL_)                                       SET_REG(ADR_IO_FUNC_SEL1,_VAL_,3,0xfffffff7)
#define SET_SEL_I2S0_MCLK_III(_VAL_)                                      SET_REG(ADR_IO_FUNC_SEL1,_VAL_,4,0xffffffef)
#define SET_SEL_SPIMAS0(_VAL_)                                            SET_REG(ADR_IO_FUNC_SEL1,_VAL_,5,0xffffffdf)
#define SET_SEL_SPIMAS0_CSN(_VAL_)                                        SET_REG(ADR_IO_FUNC_SEL1,_VAL_,6,0xffffffbf)
#define SET_SEL_SPIMAS0_CSN_II(_VAL_)                                     SET_REG(ADR_IO_FUNC_SEL1,_VAL_,7,0xffffff7f)
#define SET_SEL_SPIMAS1(_VAL_)                                            SET_REG(ADR_IO_FUNC_SEL1,_VAL_,8,0xfffffeff)
#define SET_SEL_SPIMAS2(_VAL_)                                            SET_REG(ADR_IO_FUNC_SEL1,_VAL_,9,0xfffffdff)
#define SET_SEL_SPIMAS2_CSN(_VAL_)                                        SET_REG(ADR_IO_FUNC_SEL1,_VAL_,10,0xfffffbff)
#define SET_SEL_SPIMAS2_CSN_II(_VAL_)                                     SET_REG(ADR_IO_FUNC_SEL1,_VAL_,11,0xfffff7ff)
#define SET_SEL_SPISLV0(_VAL_)                                            SET_REG(ADR_IO_FUNC_SEL1,_VAL_,12,0xffffefff)
#define SET_SEL_SPISLV0_CSN(_VAL_)                                        SET_REG(ADR_IO_FUNC_SEL1,_VAL_,13,0xffffdfff)
#define SET_SEL_SPISLV0_CSN_II(_VAL_)                                     SET_REG(ADR_IO_FUNC_SEL1,_VAL_,14,0xffffbfff)
#define SET_SEL_SPISLV1(_VAL_)                                            SET_REG(ADR_IO_FUNC_SEL1,_VAL_,15,0xffff7fff)
#define SET_SEL_PSRAM_CSN(_VAL_)                                          SET_REG(ADR_IO_FUNC_SEL1,_VAL_,16,0xfffeffff)
#define SET_SEL_FLASH(_VAL_)                                              SET_REG(ADR_IO_FUNC_SEL1,_VAL_,17,0xfffdffff)
#define SET_SEL_SDIO_IOT(_VAL_)                                           SET_REG(ADR_IO_FUNC_SEL1,_VAL_,18,0xfffbffff)
#define SET_SEL_SPIDATA_IOT(_VAL_)                                        SET_REG(ADR_IO_FUNC_SEL1,_VAL_,19,0xfff7ffff)
#define SET_SPI_RAW_DATA(_VAL_)                                           SET_REG(ADR_IO_FUNC_SEL1,_VAL_,20,0xffefffff)
#define SET_SEL_GPO_INT     (_VAL_)                                       SET_REG(ADR_INT_THRU_GPIO     ,_VAL_,0,0x00000000)
#define SET_SEL_GPO_INT_37_32(_VAL_)                                      SET_REG(ADR_INT_THRU_GPIO_37_32,_VAL_,0,0xffffffc0)
#define SET_SEL_GPO_INT1     (_VAL_)                                      SET_REG(ADR_INT_THRU_GPIO1     ,_VAL_,0,0x00000000)
#define SET_SEL_GPO_INT1_37_32(_VAL_)                                     SET_REG(ADR_INT_THRU_GPIO1_37_32,_VAL_,0,0xffffffc0)
#define SET_ROM_START_INDEX(_VAL_)                                        SET_REG(ADR_BIST_CTRL,_VAL_,0,0xfffffff0)
#define SET_ROM_END_INDEX(_VAL_)                                          SET_REG(ADR_BIST_CTRL,_VAL_,8,0xfffff0ff)
#define SET_ROMCRC32_GOLDEN(_VAL_)                                        SET_REG(ADR_BIST_CTRL1,_VAL_,0,0x00000000)
#define SET_ROMCRC32_RESULT(_VAL_)                                        SET_REG(ADR_BIST_CTRL2,_VAL_,0,0x00000000)
#define SET_SEL_MEM_BIST(_VAL_)                                           SET_REG(ADR_BIST_CTRL3,_VAL_,0,0xfffffffe)
#define SET_GPIO_23_DS5V(_VAL_)                                           SET_REG(ADR_IO5V_OD_CTRL,_VAL_,0,0xfffffffe)
#define SET_GPIO_24_DS5V(_VAL_)                                           SET_REG(ADR_IO5V_OD_CTRL,_VAL_,1,0xfffffffd)
#define SET_SEL_DEBUG(_VAL_)                                              SET_REG(ADR_IO_MISC_FUNC_SEL,_VAL_,0,0xfffffffe)
#define SET_SEL_DTIM(_VAL_)                                               SET_REG(ADR_IO_MISC_FUNC_SEL,_VAL_,1,0xfffffffd)
#define SET_SEL_MAC_IFS(_VAL_)                                            SET_REG(ADR_IO_MISC_FUNC_SEL,_VAL_,2,0xfffffffb)
#define SET_SEL_RF(_VAL_)                                                 SET_REG(ADR_IO_MISC_FUNC_SEL,_VAL_,3,0xfffffff7)
#define SET_SEL_RTC_RC32K_EXT(_VAL_)                                      SET_REG(ADR_IO_MISC_FUNC_SEL,_VAL_,4,0xffffffef)
#define SET_SEL_DBGI2C_SLV(_VAL_)                                         SET_REG(ADR_IO_MISC_FUNC_SEL,_VAL_,5,0xffffffdf)
#define SET_SEL_DBGSPI_SLV(_VAL_)                                         SET_REG(ADR_IO_MISC_FUNC_SEL,_VAL_,7,0xffffff7f)
#define SET_SEL_DBGSPI_SLV_MISO(_VAL_)                                    SET_REG(ADR_IO_MISC_FUNC_SEL,_VAL_,8,0xfffffeff)
#define SET_SEL_DBGSPI_SLV_MISO_II(_VAL_)                                 SET_REG(ADR_IO_MISC_FUNC_SEL,_VAL_,9,0xfffffdff)
#define SET_GPIO_00_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE,_VAL_,0,0xfffffffe)
#define SET_GPIO_01_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE,_VAL_,1,0xfffffffd)
#define SET_GPIO_02_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE,_VAL_,2,0xfffffffb)
#define SET_GPIO_03_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE,_VAL_,3,0xfffffff7)
#define SET_GPIO_04_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE,_VAL_,4,0xffffffef)
#define SET_GPIO_05_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE,_VAL_,5,0xffffffdf)
#define SET_GPIO_06_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE,_VAL_,6,0xffffffbf)
#define SET_GPIO_14_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE,_VAL_,14,0xffffbfff)
#define SET_GPIO_15_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE,_VAL_,15,0xffff7fff)
#define SET_GPIO_16_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE,_VAL_,16,0xfffeffff)
#define SET_GPIO_25_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE,_VAL_,25,0xfdffffff)
#define SET_GPIO_26_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE,_VAL_,26,0xfbffffff)
#define SET_GPIO_27_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE,_VAL_,27,0xf7ffffff)
#define SET_GPIO_29_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE,_VAL_,29,0xdfffffff)
#define SET_GPIO_30_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE,_VAL_,30,0xbfffffff)
#define SET_GPIO_31_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE,_VAL_,31,0x7fffffff)
#define SET_GPIO_32_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE_37_32,_VAL_,0,0xfffffffe)
#define SET_GPIO_33_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE_37_32,_VAL_,1,0xfffffffd)
#define SET_GPIO_35_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE_37_32,_VAL_,3,0xfffffff7)
#define SET_GPIO_36_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE_37_32,_VAL_,4,0xffffffef)
#define SET_GPIO_37_IO_PP_MODE(_VAL_)                                     SET_REG(ADR_IO_GPIO_PP_MODE_37_32,_VAL_,5,0xffffffdf)
#define SET_I2CS_ADDR_DC(_VAL_)                                           SET_REG(ADR_I2CS_ID_ADDR,_VAL_,0,0xfffffffe)
#define SET_I2CS_ADDR(_VAL_)                                              SET_REG(ADR_I2CS_ID_ADDR,_VAL_,1,0xffffff01)
#define SET_I2CS_INT(_VAL_)                                               SET_REG(ADR_I2CS_STATUS,_VAL_,0,0xffffffe0)
#define SET_I2CS_IDLE(_VAL_)                                              SET_REG(ADR_I2CS_STATUS,_VAL_,10,0xfffffbff)
#define SET_I2CS_TIME_OUT_CNT(_VAL_)                                      SET_REG(ADR_I2CS_TIME_CNT,_VAL_,0,0xffff0000)
#define SET_I2CS_STATE(_VAL_)                                             SET_REG(ADR_I2CS_STATE,_VAL_,0,0xffffff00)
#define SET_I2CS_DATA_CONFIG(_VAL_)                                       SET_REG(ADR_I2CS_CTRL,_VAL_,0,0xfffffffe)
#define SET_I2CS_HOLD_BUS_EN(_VAL_)                                       SET_REG(ADR_I2CS_CTRL,_VAL_,1,0xfffffffd)
#define SET_SPECIFY_IO     (_VAL_)                                        SET_REG(ADR_SPECIFIC_GPIO     ,_VAL_,0,0x00000000)
#define SET_SPECIFY_IO_37_32(_VAL_)                                       SET_REG(ADR_SPECIFIC_GPIO_37_32,_VAL_,0,0xffffffc0)
#define SET_SPECIFY_PWM0     (_VAL_)                                      SET_REG(ADR_SPECIFIC_PWM0_TO_GPIO     ,_VAL_,0,0x00000000)
#define SET_SPECIFY_PWM0_37_32(_VAL_)                                     SET_REG(ADR_SPECIFIC_PWM0_TO_GPIO_37_32,_VAL_,0,0xffffffc0)
#define SET_SPECIFY_PWM1     (_VAL_)                                      SET_REG(ADR_SPECIFIC_PWM1_TO_GPIO     ,_VAL_,0,0x00000000)
#define SET_SPECIFY_PWM1_37_32(_VAL_)                                     SET_REG(ADR_SPECIFIC_PWM1_TO_GPIO_37_32,_VAL_,0,0xffffffc0)
#define SET_SPECIFY_PWM2     (_VAL_)                                      SET_REG(ADR_SPECIFIC_PWM2_TO_GPIO     ,_VAL_,0,0x00000000)
#define SET_SPECIFY_PWM2_37_32(_VAL_)                                     SET_REG(ADR_SPECIFIC_PWM2_TO_GPIO_37_32,_VAL_,0,0xffffffc0)
#define SET_SPECIFY_PWM3     (_VAL_)                                      SET_REG(ADR_SPECIFIC_PWM3_TO_GPIO     ,_VAL_,0,0x00000000)
#define SET_SPECIFY_PWM3_37_32(_VAL_)                                     SET_REG(ADR_SPECIFIC_PWM3_TO_GPIO_37_32,_VAL_,0,0xffffffc0)
#define SET_SPECIFY_PWM4     (_VAL_)                                      SET_REG(ADR_SPECIFIC_PWM4_TO_GPIO     ,_VAL_,0,0x00000000)
#define SET_SPECIFY_PWM4_37_32(_VAL_)                                     SET_REG(ADR_SPECIFIC_PWM4_TO_GPIO_37_32,_VAL_,0,0xffffffc0)
#define SET_SPECIFY_PWM5     (_VAL_)                                      SET_REG(ADR_SPECIFIC_PWM5_TO_GPIO     ,_VAL_,0,0x00000000)
#define SET_SPECIFY_PWM5_37_32(_VAL_)                                     SET_REG(ADR_SPECIFIC_PWM5_TO_GPIO_37_32,_VAL_,0,0xffffffc0)
#define SET_SPECIFY_PWM6     (_VAL_)                                      SET_REG(ADR_SPECIFIC_PWM6_TO_GPIO     ,_VAL_,0,0x00000000)
#define SET_SPECIFY_PWM6_37_32(_VAL_)                                     SET_REG(ADR_SPECIFIC_PWM6_TO_GPIO_37_32,_VAL_,0,0xffffffc0)
#define SET_SPECIFY_PWM7     (_VAL_)                                      SET_REG(ADR_SPECIFIC_PWM7_TO_GPIO     ,_VAL_,0,0x00000000)
#define SET_SPECIFY_PWM7_37_32(_VAL_)                                     SET_REG(ADR_SPECIFIC_PWM7_TO_GPIO_37_32,_VAL_,0,0xffffffc0)
#define SET_MASK_RX_INT(_VAL_)                                            SET_REG(ADR_INT_MASK_REG,_VAL_,0,0xfffffffe)
#define SET_EDCA4_LOW_THR_INT_MASK(_VAL_)                                 SET_REG(ADR_INT_MASK_REG,_VAL_,1,0xfffffffd)
#define SET_MASK_SOC_SYSTEM_INT(_VAL_)                                    SET_REG(ADR_INT_MASK_REG,_VAL_,2,0xfffffffb)
#define SET_EDCA0_LOW_THR_INT_MASK(_VAL_)                                 SET_REG(ADR_INT_MASK_REG,_VAL_,3,0xfffffff7)
#define SET_EDCA1_LOW_THR_INT_MASK(_VAL_)                                 SET_REG(ADR_INT_MASK_REG,_VAL_,4,0xffffffef)
#define SET_EDCA2_LOW_THR_INT_MASK(_VAL_)                                 SET_REG(ADR_INT_MASK_REG,_VAL_,5,0xffffffdf)
#define SET_EDCA3_LOW_THR_INT_MASK(_VAL_)                                 SET_REG(ADR_INT_MASK_REG,_VAL_,6,0xffffffbf)
#define SET_TX_LIMIT_INT_MASK(_VAL_)                                      SET_REG(ADR_INT_MASK_REG,_VAL_,7,0xffffff7f)
#define SET_RX_INT(_VAL_)                                                 SET_REG(ADR_INT_STATUS_REG,_VAL_,0,0xfffffffe)
#define SET_EDCA4_LOW_THR_INT_STS(_VAL_)                                  SET_REG(ADR_INT_STATUS_REG,_VAL_,1,0xfffffffd)
#define SET_SOC_SYSTEM_INT_STATUS(_VAL_)                                  SET_REG(ADR_INT_STATUS_REG,_VAL_,2,0xfffffffb)
#define SET_EDCA0_LOW_THR_INT_STS(_VAL_)                                  SET_REG(ADR_INT_STATUS_REG,_VAL_,3,0xfffffff7)
#define SET_EDCA1_LOW_THR_INT_STS(_VAL_)                                  SET_REG(ADR_INT_STATUS_REG,_VAL_,4,0xffffffef)
#define SET_EDCA2_LOW_THR_INT_STS(_VAL_)                                  SET_REG(ADR_INT_STATUS_REG,_VAL_,5,0xffffffdf)
#define SET_EDCA3_LOW_THR_INT_STS(_VAL_)                                  SET_REG(ADR_INT_STATUS_REG,_VAL_,6,0xffffffbf)
#define SET_TX_LIMIT_INT_STS(_VAL_)                                       SET_REG(ADR_INT_STATUS_REG,_VAL_,7,0xffffff7f)
#define SET_HOST_TRIGGERED_RX_INT(_VAL_)                                  SET_REG(ADR_INT_STATUS_REG,_VAL_,8,0xfffffeff)
#define SET_HOST_TRIGGERED_TX_INT(_VAL_)                                  SET_REG(ADR_INT_STATUS_REG,_VAL_,9,0xfffffdff)
#define SET_SOC_TRIGGER_RX_INT(_VAL_)                                     SET_REG(ADR_INT_STATUS_REG,_VAL_,10,0xfffffbff)
#define SET_SOC_TRIGGER_TX_INT(_VAL_)                                     SET_REG(ADR_INT_STATUS_REG,_VAL_,11,0xfffff7ff)
#define SET_RDY_FOR_TX_RX(_VAL_)                                          SET_REG(ADR_FN1_STATUS_REG,_VAL_,0,0xfffffffe)
#define SET_RDY_FOR_FW_DOWNLOAD(_VAL_)                                    SET_REG(ADR_FN1_STATUS_REG,_VAL_,1,0xfffffffd)
#define SET_ILLEGAL_CMD_RESP_OPTION(_VAL_)                                SET_REG(ADR_FN1_STATUS_REG,_VAL_,2,0xfffffffb)
#define SET_SDIO_TRX_DATA_SEQUENCE(_VAL_)                                 SET_REG(ADR_FN1_STATUS_REG,_VAL_,3,0xfffffff7)
#define SET_GPIO_INT_TRIGGER_OPTION(_VAL_)                                SET_REG(ADR_FN1_STATUS_REG,_VAL_,4,0xffffffef)
#define SET_TRIGGER_FUNCTION_SETTING(_VAL_)                               SET_REG(ADR_FN1_STATUS_REG,_VAL_,5,0xffffff9f)
#define SET_CMD52_ABORT_RESPONSE(_VAL_)                                   SET_REG(ADR_FN1_STATUS_REG,_VAL_,7,0xffffff7f)
#define SET_CARD_RCA_REG(_VAL_)                                           SET_REG(ADR_CARD_RCA_REG,_VAL_,0,0xffff0000)
#define SET_IO_REG_PORT_DLY_RESP(_VAL_)                                   SET_REG(ADR_IO_REG_PORT_DLY_RESP,_VAL_,0,0xfffffff0)
#define SET_SDIO_CARD_STATUS_REG(_VAL_)                                   SET_REG(ADR_SDIO_CARD_STATUS_REG,_VAL_,0,0x00000000)
#define SET_R5_RESPONSE_FLAG(_VAL_)                                       SET_REG(ADR_R5_RESP_FLAG_OUT_TIMING,_VAL_,0,0xffffff00)
#define SET_MCU_TO_SDIO_INFO_MASK(_VAL_)                                  SET_REG(ADR_R5_RESP_FLAG_OUT_TIMING,_VAL_,16,0xfffeffff)
#define SET_INT_THROUGH_PIN(_VAL_)                                        SET_REG(ADR_R5_RESP_FLAG_OUT_TIMING,_VAL_,17,0xfffdffff)
#define SET_DIRECT_INT_MUX_MODE(_VAL_)                                    SET_REG(ADR_R5_RESP_FLAG_OUT_TIMING,_VAL_,18,0xfffbffff)
#define SET_SD_CMD_IN_DLY_SEL(_VAL_)                                      SET_REG(ADR_SDIO_DELAY_CHAIN_0,_VAL_,0,0xfffffff8)
#define SET_SD_CMD_OUT_DLY_SEL(_VAL_)                                     SET_REG(ADR_SDIO_DELAY_CHAIN_0,_VAL_,4,0xffffff8f)
#define SET_SD_DAT_3_IN_DLY_SEL(_VAL_)                                    SET_REG(ADR_SDIO_DELAY_CHAIN_0,_VAL_,8,0xfffff8ff)
#define SET_SD_DAT_3_OUT_DLY_SEL(_VAL_)                                   SET_REG(ADR_SDIO_DELAY_CHAIN_0,_VAL_,12,0xffff8fff)
#define SET_SD_DAT_2_IN_DLY_SEL(_VAL_)                                    SET_REG(ADR_SDIO_DELAY_CHAIN_0,_VAL_,16,0xfff8ffff)
#define SET_SD_DAT_2_OUT_DLY_SEL(_VAL_)                                   SET_REG(ADR_SDIO_DELAY_CHAIN_0,_VAL_,20,0xff8fffff)
#define SET_SD_DAT_1_IN_DLY_SEL(_VAL_)                                    SET_REG(ADR_SDIO_DELAY_CHAIN_0,_VAL_,24,0xf8ffffff)
#define SET_SD_DAT_1_OUT_DLY_SEL(_VAL_)                                   SET_REG(ADR_SDIO_DELAY_CHAIN_0,_VAL_,28,0x8fffffff)
#define SET_SD_DAT_0_IN_DLY_SEL(_VAL_)                                    SET_REG(ADR_SDIO_DELAY_CHAIN_1,_VAL_,0,0xfffffff8)
#define SET_SD_DAT_0_OUT_DLY_SEL(_VAL_)                                   SET_REG(ADR_SDIO_DELAY_CHAIN_1,_VAL_,4,0xffffff8f)
#define SET_FN1_DMA_START_ADDR_REG(_VAL_)                                 SET_REG(ADR_FN1_DMA_START_ADDR_REG,_VAL_,0,0x00000000)
#define SET_SDIO_TO_MCU_INFO(_VAL_)                                       SET_REG(ADR_FN1_INT_CTRL_RESET,_VAL_,0,0xffffff00)
#define SET_SDIO_PARTIAL_RESET(_VAL_)                                     SET_REG(ADR_FN1_INT_CTRL_RESET,_VAL_,8,0xfffffeff)
#define SET_SDIO_ALL_RESET(_VAL_)                                         SET_REG(ADR_FN1_INT_CTRL_RESET,_VAL_,9,0xfffffdff)
#define SET_PERI_MAC_ALL_RESET(_VAL_)                                     SET_REG(ADR_FN1_INT_CTRL_RESET,_VAL_,10,0xfffffbff)
#define SET_MAC_ALL_RESET(_VAL_)                                          SET_REG(ADR_FN1_INT_CTRL_RESET,_VAL_,11,0xfffff7ff)
#define SET_AHB_BRIDGE_RESET(_VAL_)                                       SET_REG(ADR_FN1_INT_CTRL_RESET,_VAL_,12,0xffffefff)
#define SET_PMU_WAKE_INT(_VAL_)                                           SET_REG(ADR_FN1_INT_CTRL_RESET,_VAL_,22,0xffbfffff)
#define SET_PMU_WAKE_REG(_VAL_)                                           SET_REG(ADR_FN1_INT_CTRL_RESET,_VAL_,24,0xfeffffff)
#define SET_MCU_TO_SDIO_INFO(_VAL_)                                       SET_REG(ADR_MCU_NOTIFY_HOST_EVENT,_VAL_,0,0xffffff00)
#define SET_RAW_IDLE(_VAL_)                                               SET_REG(ADR_MCU_NOTIFY_HOST_EVENT,_VAL_,8,0xfffffeff)
#define SET_PEDGE_MODE(_VAL_)                                             SET_REG(ADR_MCU_NOTIFY_HOST_EVENT,_VAL_,9,0xfffffdff)
#define SET_RAW_CLEAR(_VAL_)                                              SET_REG(ADR_MCU_NOTIFY_HOST_EVENT,_VAL_,10,0xfffffbff)
#define SET_RAW_STATE(_VAL_)                                              SET_REG(ADR_MCU_NOTIFY_HOST_EVENT,_VAL_,11,0xffffe7ff)
#define SET_FN1_DMA_RD_START_ADDR_REG(_VAL_)                              SET_REG(ADR_FN1_DMA_RD_START_ADDR_REG,_VAL_,0,0x00000000)
#define SET_IO_REG_RIA_RD_BASE_ADDR(_VAL_)                                SET_REG(ADR_IO_REG_RIA_RD_BASE_ADDR,_VAL_,0,0xfff00000)
#define SET_CCCR_00H_REG(_VAL_)                                           SET_REG(ADR_CCCR_00H_REG,_VAL_,0,0xffffff00)
#define SET_CCCR_02H_REG(_VAL_)                                           SET_REG(ADR_CCCR_00H_REG,_VAL_,16,0xff00ffff)
#define SET_CCCR_03H_REG(_VAL_)                                           SET_REG(ADR_CCCR_00H_REG,_VAL_,24,0x00ffffff)
#define SET_CCCR_04H_REG(_VAL_)                                           SET_REG(ADR_CCCR_04H_REG,_VAL_,0,0xffffff00)
#define SET_CCCR_05H_REG(_VAL_)                                           SET_REG(ADR_CCCR_04H_REG,_VAL_,8,0xffff00ff)
#define SET_CCCR_06H_REG(_VAL_)                                           SET_REG(ADR_CCCR_04H_REG,_VAL_,16,0xfff0ffff)
#define SET_CCCR_07H_REG(_VAL_)                                           SET_REG(ADR_CCCR_04H_REG,_VAL_,24,0x00ffffff)
#define SET_SUPPORT_DIRECT_COMMAND_SDIO(_VAL_)                            SET_REG(ADR_CCCR_08H_REG,_VAL_,0,0xfffffffe)
#define SET_SUPPORT_MULTIPLE_BLOCK_TRANSFER(_VAL_)                        SET_REG(ADR_CCCR_08H_REG,_VAL_,1,0xfffffffd)
#define SET_SUPPORT_READ_WAIT(_VAL_)                                      SET_REG(ADR_CCCR_08H_REG,_VAL_,2,0xfffffffb)
#define SET_SUPPORT_BUS_CONTROL(_VAL_)                                    SET_REG(ADR_CCCR_08H_REG,_VAL_,3,0xfffffff7)
#define SET_SUPPORT_BLOCK_GAP_INTERRUPT(_VAL_)                            SET_REG(ADR_CCCR_08H_REG,_VAL_,4,0xffffffef)
#define SET_ENABLE_BLOCK_GAP_INTERRUPT(_VAL_)                             SET_REG(ADR_CCCR_08H_REG,_VAL_,5,0xffffffdf)
#define SET_LOW_SPEED_CARD(_VAL_)                                         SET_REG(ADR_CCCR_08H_REG,_VAL_,6,0xffffffbf)
#define SET_LOW_SPEED_CARD_4BIT(_VAL_)                                    SET_REG(ADR_CCCR_08H_REG,_VAL_,7,0xffffff7f)
#define SET_COMMON_CIS_PONTER(_VAL_)                                      SET_REG(ADR_CCCR_08H_REG,_VAL_,8,0xfe0000ff)
#define SET_SD_SSDR50(_VAL_)                                              SET_REG(ADR_CCCR_14H_REG,_VAL_,24,0xfeffffff)
#define SET_SD_SSDR104(_VAL_)                                             SET_REG(ADR_CCCR_14H_REG,_VAL_,25,0xfdffffff)
#define SET_SUPPORT_HIGH_SPEED(_VAL_)                                     SET_REG(ADR_CCCR_13H_REG,_VAL_,24,0xfeffffff)
#define SET_BSS(_VAL_)                                                    SET_REG(ADR_CCCR_13H_REG,_VAL_,25,0xf1ffffff)
#define SET_FBR_100H_REG(_VAL_)                                           SET_REG(ADR_FBR_100H_REG,_VAL_,0,0xfffffff0)
#define SET_CSASUPPORT(_VAL_)                                             SET_REG(ADR_FBR_100H_REG,_VAL_,6,0xffffffbf)
#define SET_ENABLECSA(_VAL_)                                              SET_REG(ADR_FBR_100H_REG,_VAL_,7,0xffffff7f)
#define SET_FBR_101H_REG(_VAL_)                                           SET_REG(ADR_FBR_100H_REG,_VAL_,8,0xffff00ff)
#define SET_FBR_109H_REG(_VAL_)                                           SET_REG(ADR_FBR_109H_REG,_VAL_,8,0xfe0000ff)
#define SET_F0_CIS_CONTENT_REG_31_0(_VAL_)                                SET_REG(ADR_F0_CIS_CONTENT_REG_0,_VAL_,0,0x00000000)
#define SET_F0_CIS_CONTENT_REG_63_32(_VAL_)                               SET_REG(ADR_F0_CIS_CONTENT_REG_1,_VAL_,0,0x00000000)
#define SET_F0_CIS_CONTENT_REG_95_64(_VAL_)                               SET_REG(ADR_F0_CIS_CONTENT_REG_2,_VAL_,0,0x00000000)
#define SET_F0_CIS_CONTENT_REG_127_96(_VAL_)                              SET_REG(ADR_F0_CIS_CONTENT_REG_3,_VAL_,0,0x00000000)
#define SET_F0_CIS_CONTENT_REG_159_128(_VAL_)                             SET_REG(ADR_F0_CIS_CONTENT_REG_4,_VAL_,0,0x00000000)
#define SET_F0_CIS_CONTENT_REG_191_160(_VAL_)                             SET_REG(ADR_F0_CIS_CONTENT_REG_5,_VAL_,0,0x00000000)
#define SET_F0_CIS_CONTENT_REG_223_192(_VAL_)                             SET_REG(ADR_F0_CIS_CONTENT_REG_6,_VAL_,0,0x00000000)
#define SET_F0_CIS_CONTENT_REG_255_224(_VAL_)                             SET_REG(ADR_F0_CIS_CONTENT_REG_7,_VAL_,0,0x00000000)
#define SET_F0_CIS_CONTENT_REG_287_256(_VAL_)                             SET_REG(ADR_F0_CIS_CONTENT_REG_8,_VAL_,0,0x00000000)
#define SET_F0_CIS_CONTENT_REG_319_288(_VAL_)                             SET_REG(ADR_F0_CIS_CONTENT_REG_9,_VAL_,0,0x00000000)
#define SET_F0_CIS_CONTENT_REG_351_320(_VAL_)                             SET_REG(ADR_F0_CIS_CONTENT_REG_10,_VAL_,0,0x00000000)
#define SET_F0_CIS_CONTENT_REG_383_352(_VAL_)                             SET_REG(ADR_F0_CIS_CONTENT_REG_11,_VAL_,0,0x00000000)
#define SET_F0_CIS_CONTENT_REG_415_384(_VAL_)                             SET_REG(ADR_F0_CIS_CONTENT_REG_12,_VAL_,0,0x00000000)
#define SET_F0_CIS_CONTENT_REG_447_416(_VAL_)                             SET_REG(ADR_F0_CIS_CONTENT_REG_13,_VAL_,0,0x00000000)
#define SET_F0_CIS_CONTENT_REG_479_448(_VAL_)                             SET_REG(ADR_F0_CIS_CONTENT_REG_14,_VAL_,0,0x00000000)
#define SET_F0_CIS_CONTENT_REG_511_480(_VAL_)                             SET_REG(ADR_F0_CIS_CONTENT_REG_15,_VAL_,0,0x00000000)
#define SET_F1_CIS_CONTENT_REG_31_0(_VAL_)                                SET_REG(ADR_F1_CIS_CONTENT_REG_0,_VAL_,0,0x00000000)
#define SET_F1_CIS_CONTENT_REG_63_32(_VAL_)                               SET_REG(ADR_F1_CIS_CONTENT_REG_1,_VAL_,0,0x00000000)
#define SET_F1_CIS_CONTENT_REG_95_64(_VAL_)                               SET_REG(ADR_F1_CIS_CONTENT_REG_2,_VAL_,0,0x00000000)
#define SET_F1_CIS_CONTENT_REG_127_96(_VAL_)                              SET_REG(ADR_F1_CIS_CONTENT_REG_3,_VAL_,0,0x00000000)
#define SET_F1_CIS_CONTENT_REG_159_128(_VAL_)                             SET_REG(ADR_F1_CIS_CONTENT_REG_4,_VAL_,0,0x00000000)
#define SET_F1_CIS_CONTENT_REG_191_160(_VAL_)                             SET_REG(ADR_F1_CIS_CONTENT_REG_5,_VAL_,0,0x00000000)
#define SET_F1_CIS_CONTENT_REG_223_192(_VAL_)                             SET_REG(ADR_F1_CIS_CONTENT_REG_6,_VAL_,0,0x00000000)
#define SET_F1_CIS_CONTENT_REG_255_224(_VAL_)                             SET_REG(ADR_F1_CIS_CONTENT_REG_7,_VAL_,0,0x00000000)
#define SET_F1_CIS_CONTENT_REG_287_256(_VAL_)                             SET_REG(ADR_F1_CIS_CONTENT_REG_8,_VAL_,0,0x00000000)
#define SET_F1_CIS_CONTENT_REG_319_288(_VAL_)                             SET_REG(ADR_F1_CIS_CONTENT_REG_9,_VAL_,0,0x00000000)
#define SET_F1_CIS_CONTENT_REG_351_320(_VAL_)                             SET_REG(ADR_F1_CIS_CONTENT_REG_10,_VAL_,0,0x00000000)
#define SET_F1_CIS_CONTENT_REG_383_352(_VAL_)                             SET_REG(ADR_F1_CIS_CONTENT_REG_11,_VAL_,0,0x00000000)
#define SET_F1_CIS_CONTENT_REG_415_384(_VAL_)                             SET_REG(ADR_F1_CIS_CONTENT_REG_12,_VAL_,0,0x00000000)
#define SET_F1_CIS_CONTENT_REG_447_416(_VAL_)                             SET_REG(ADR_F1_CIS_CONTENT_REG_13,_VAL_,0,0x00000000)
#define SET_F1_CIS_CONTENT_REG_479_448(_VAL_)                             SET_REG(ADR_F1_CIS_CONTENT_REG_14,_VAL_,0,0x00000000)
#define SET_F1_CIS_CONTENT_REG_511_480(_VAL_)                             SET_REG(ADR_F1_CIS_CONTENT_REG_15,_VAL_,0,0x00000000)
#define SET_SPARE_MEM(_VAL_)                                              SET_REG(ADR_SPI_MODE,_VAL_,0,0xffffff00)
#define SET_TX_SEG(_VAL_)                                                 SET_REG(ADR_TX_SEG,_VAL_,0,0x00000000)
#define SET_CLK_WIDTH(_VAL_)                                              SET_REG(ADR_SPI_TO_PHY_PARAM1,_VAL_,0,0xffff0000)
#define SET_CSN_INTER(_VAL_)                                              SET_REG(ADR_SPI_TO_PHY_PARAM1,_VAL_,16,0x0000ffff)
#define SET_BACK_DLY(_VAL_)                                               SET_REG(ADR_SPI_TO_PHY_PARAM2,_VAL_,0,0xffff0000)
#define SET_FRONT_DLY(_VAL_)                                              SET_REG(ADR_SPI_TO_PHY_PARAM2,_VAL_,16,0x0000ffff)
#define SET_UART_DATA(_VAL_)                                              SET_REG(ADR_UART_DATA,_VAL_,0,0xffffff00)
#define SET_DATA_RDY_IE(_VAL_)                                            SET_REG(ADR_UART_IER,_VAL_,0,0xfffffffe)
#define SET_THR_EMPTY_IE(_VAL_)                                           SET_REG(ADR_UART_IER,_VAL_,1,0xfffffffd)
#define SET_RX_LINESTS_IE(_VAL_)                                          SET_REG(ADR_UART_IER,_VAL_,2,0xfffffffb)
#define SET_MDM_STS_IE(_VAL_)                                             SET_REG(ADR_UART_IER,_VAL_,3,0xfffffff7)
#define SET_TX_THRH_IE(_VAL_)                                             SET_REG(ADR_UART_IER,_VAL_,4,0xffffffef)
#define SET_TX_THRL_IE(_VAL_)                                             SET_REG(ADR_UART_IER,_VAL_,5,0xffffffdf)
#define SET_FIFO_EN(_VAL_)                                                SET_REG(ADR_UART_FCR,_VAL_,0,0xfffffffe)
#define SET_RXFIFO_RST(_VAL_)                                             SET_REG(ADR_UART_FCR,_VAL_,1,0xfffffffd)
#define SET_TXFIFO_RST(_VAL_)                                             SET_REG(ADR_UART_FCR,_VAL_,2,0xfffffffb)
#define SET_DMA_MODE(_VAL_)                                               SET_REG(ADR_UART_FCR,_VAL_,3,0xfffffff7)
#define SET_EN_AUTO_RTS(_VAL_)                                            SET_REG(ADR_UART_FCR,_VAL_,4,0xffffffef)
#define SET_EN_AUTO_CTS(_VAL_)                                            SET_REG(ADR_UART_FCR,_VAL_,5,0xffffffdf)
#define SET_RXFIFO_TRGLVL(_VAL_)                                          SET_REG(ADR_UART_FCR,_VAL_,6,0xffffff3f)
#define SET_WORD_LEN(_VAL_)                                               SET_REG(ADR_UART_LCR,_VAL_,0,0xfffffffc)
#define SET_STOP_BIT(_VAL_)                                               SET_REG(ADR_UART_LCR,_VAL_,2,0xfffffffb)
#define SET_PARITY_EN(_VAL_)                                              SET_REG(ADR_UART_LCR,_VAL_,3,0xfffffff7)
#define SET_EVEN_PARITY(_VAL_)                                            SET_REG(ADR_UART_LCR,_VAL_,4,0xffffffef)
#define SET_FORCE_PARITY(_VAL_)                                           SET_REG(ADR_UART_LCR,_VAL_,5,0xffffffdf)
#define SET_SET_BREAK(_VAL_)                                              SET_REG(ADR_UART_LCR,_VAL_,6,0xffffffbf)
#define SET_DLAB(_VAL_)                                                   SET_REG(ADR_UART_LCR,_VAL_,7,0xffffff7f)
#define SET_DTR(_VAL_)                                                    SET_REG(ADR_UART_MCR,_VAL_,0,0xfffffffe)
#define SET_RTS(_VAL_)                                                    SET_REG(ADR_UART_MCR,_VAL_,1,0xfffffffd)
#define SET_OUT_1(_VAL_)                                                  SET_REG(ADR_UART_MCR,_VAL_,2,0xfffffffb)
#define SET_OUT_2(_VAL_)                                                  SET_REG(ADR_UART_MCR,_VAL_,3,0xfffffff7)
#define SET_LOOP_BACK(_VAL_)                                              SET_REG(ADR_UART_MCR,_VAL_,4,0xffffffef)
#define SET_DE_RTS(_VAL_)                                                 SET_REG(ADR_UART_MCR,_VAL_,5,0xffffffdf)
#define SET_DATA_RDY(_VAL_)                                               SET_REG(ADR_UART_LSR,_VAL_,0,0xfffffffe)
#define SET_OVERRUN_ERR(_VAL_)                                            SET_REG(ADR_UART_LSR,_VAL_,1,0xfffffffd)
#define SET_PARITY_ERR(_VAL_)                                             SET_REG(ADR_UART_LSR,_VAL_,2,0xfffffffb)
#define SET_FRAMING_ERR(_VAL_)                                            SET_REG(ADR_UART_LSR,_VAL_,3,0xfffffff7)
#define SET_BREAK_INT(_VAL_)                                              SET_REG(ADR_UART_LSR,_VAL_,4,0xffffffef)
#define SET_THR_EMPTY(_VAL_)                                              SET_REG(ADR_UART_LSR,_VAL_,5,0xffffffdf)
#define SET_TX_EMPTY(_VAL_)                                               SET_REG(ADR_UART_LSR,_VAL_,6,0xffffffbf)
#define SET_FIFODATA_ERR(_VAL_)                                           SET_REG(ADR_UART_LSR,_VAL_,7,0xffffff7f)
#define SET_DELTA_CTS(_VAL_)                                              SET_REG(ADR_UART_MSR,_VAL_,0,0xfffffffe)
#define SET_DELTA_DSR(_VAL_)                                              SET_REG(ADR_UART_MSR,_VAL_,1,0xfffffffd)
#define SET_TRAILEDGE_RI(_VAL_)                                           SET_REG(ADR_UART_MSR,_VAL_,2,0xfffffffb)
#define SET_DELTA_CD(_VAL_)                                               SET_REG(ADR_UART_MSR,_VAL_,3,0xfffffff7)
#define SET_CTS(_VAL_)                                                    SET_REG(ADR_UART_MSR,_VAL_,4,0xffffffef)
#define SET_DSR(_VAL_)                                                    SET_REG(ADR_UART_MSR,_VAL_,5,0xffffffdf)
#define SET_RI(_VAL_)                                                     SET_REG(ADR_UART_MSR,_VAL_,6,0xffffffbf)
#define SET_CD(_VAL_)                                                     SET_REG(ADR_UART_MSR,_VAL_,7,0xffffff7f)
#define SET_BRDC_DIV(_VAL_)                                               SET_REG(ADR_UART_SPR,_VAL_,0,0xffff0000)
#define SET_RTHR_L(_VAL_)                                                 SET_REG(ADR_UART_RTHR,_VAL_,0,0xfffffff0)
#define SET_RTHR_H(_VAL_)                                                 SET_REG(ADR_UART_RTHR,_VAL_,4,0xffffff0f)
#define SET_INT_IDCODE(_VAL_)                                             SET_REG(ADR_UART_ISR,_VAL_,0,0xfffffff0)
#define SET_RX_IDLE(_VAL_)                                                SET_REG(ADR_UART_ISR,_VAL_,4,0xffffffef)
#define SET_TX_IDLE(_VAL_)                                                SET_REG(ADR_UART_ISR,_VAL_,5,0xffffffdf)
#define SET_FIFOS_ENABLED(_VAL_)                                          SET_REG(ADR_UART_ISR,_VAL_,6,0xffffff3f)
#define SET_TTHR_L(_VAL_)                                                 SET_REG(ADR_UART_TTHR,_VAL_,0,0xfffffff0)
#define SET_TTHR_H(_VAL_)                                                 SET_REG(ADR_UART_TTHR,_VAL_,4,0xffffff0f)
#define SET_RX_RECIEVED(_VAL_)                                            SET_REG(ADR_UART_INT_MAP,_VAL_,0,0xfffffffe)
#define SET_RX_FIFO_TO(_VAL_)                                             SET_REG(ADR_UART_INT_MAP,_VAL_,1,0xfffffffd)
#define SET_TX_L(_VAL_)                                                   SET_REG(ADR_UART_INT_MAP,_VAL_,2,0xfffffffb)
#define SET_TX_H(_VAL_)                                                   SET_REG(ADR_UART_INT_MAP,_VAL_,3,0xfffffff7)
#define SET_TX_EMPTY2(_VAL_)                                              SET_REG(ADR_UART_INT_MAP,_VAL_,4,0xffffffef)
#define SET_OVERRUN(_VAL_)                                                SET_REG(ADR_UART_INT_MAP,_VAL_,5,0xffffffdf)
#define SET_FRAMING(_VAL_)                                                SET_REG(ADR_UART_INT_MAP,_VAL_,6,0xffffffbf)
#define SET_BREAK(_VAL_)                                                  SET_REG(ADR_UART_INT_MAP,_VAL_,7,0xffffff7f)
#define SET_PARITY(_VAL_)                                                 SET_REG(ADR_UART_INT_MAP,_VAL_,8,0xfffffeff)
#define SET_MODEN_INT(_VAL_)                                              SET_REG(ADR_UART_INT_MAP,_VAL_,9,0xfffffdff)
#define SET_ROP_A(_VAL_)                                                  SET_REG(ADR_UART_POINTER,_VAL_,0,0xfffffff0)
#define SET_RIP_A(_VAL_)                                                  SET_REG(ADR_UART_POINTER,_VAL_,4,0xffffff0f)
#define SET_TOP_A(_VAL_)                                                  SET_REG(ADR_UART_POINTER,_VAL_,8,0xfffff0ff)
#define SET_TIP_A(_VAL_)                                                  SET_REG(ADR_UART_POINTER,_VAL_,12,0xffff0fff)
#define SET_HSUART_RXD(_VAL_)                                             SET_REG(ADR_HSUART_TRX_CHAR,_VAL_,0,0xffffff00)
#define SET_HSUART_ENABRXBUFF(_VAL_)                                      SET_REG(ADR_HSUART_INTRRUPT_ENABLE,_VAL_,0,0xfffffffe)
#define SET_HSUART_ENABTXBUFF(_VAL_)                                      SET_REG(ADR_HSUART_INTRRUPT_ENABLE,_VAL_,1,0xfffffffd)
#define SET_HSUART_ENABLNSTAT(_VAL_)                                      SET_REG(ADR_HSUART_INTRRUPT_ENABLE,_VAL_,2,0xfffffffb)
#define SET_HSUART_ENABMDSTAT(_VAL_)                                      SET_REG(ADR_HSUART_INTRRUPT_ENABLE,_VAL_,3,0xfffffff7)
#define SET_HSUART_ENABCTXTHR(_VAL_)                                      SET_REG(ADR_HSUART_INTRRUPT_ENABLE,_VAL_,4,0xffffffef)
#define SET_HSUART_ENABDMARXEND(_VAL_)                                    SET_REG(ADR_HSUART_INTRRUPT_ENABLE,_VAL_,6,0xffffffbf)
#define SET_HSUART_ENABDMATXEND(_VAL_)                                    SET_REG(ADR_HSUART_INTRRUPT_ENABLE,_VAL_,7,0xffffff7f)
#define SET_HSUART_FIFOE(_VAL_)                                           SET_REG(ADR_HSUART_FIFO_CTRL,_VAL_,0,0xfffffffe)
#define SET_HSUART_RX_FIFO_RST(_VAL_)                                     SET_REG(ADR_HSUART_FIFO_CTRL,_VAL_,1,0xfffffffd)
#define SET_HSUART_TX_FIFO_RST(_VAL_)                                     SET_REG(ADR_HSUART_FIFO_CTRL,_VAL_,2,0xfffffffb)
#define SET_HSUART_DMA(_VAL_)                                             SET_REG(ADR_HSUART_FIFO_CTRL,_VAL_,3,0xfffffff7)
#define SET_HSUART_SUSPEND_RXDMA(_VAL_)                                   SET_REG(ADR_HSUART_FIFO_CTRL,_VAL_,4,0xffffffef)
#define SET_HSUART_RX_TRIG_LV(_VAL_)                                      SET_REG(ADR_HSUART_FIFO_CTRL,_VAL_,6,0xffffff3f)
#define SET_HSUART_WLS(_VAL_)                                             SET_REG(ADR_HSUART_LINE_CTRL,_VAL_,0,0xfffffffc)
#define SET_HSUART_STB(_VAL_)                                             SET_REG(ADR_HSUART_LINE_CTRL,_VAL_,2,0xfffffffb)
#define SET_HSUART_PEN(_VAL_)                                             SET_REG(ADR_HSUART_LINE_CTRL,_VAL_,3,0xfffffff7)
#define SET_HSUART_SP_EPS(_VAL_)                                          SET_REG(ADR_HSUART_LINE_CTRL,_VAL_,4,0xffffffcf)
#define SET_HSUART_SB(_VAL_)                                              SET_REG(ADR_HSUART_LINE_CTRL,_VAL_,6,0xffffffbf)
#define SET_HSUART_DLAB(_VAL_)                                            SET_REG(ADR_HSUART_LINE_CTRL,_VAL_,7,0xffffff7f)
#define SET_HSUART_DTS(_VAL_)                                             SET_REG(ADR_HSUART_MODEM_CTRL,_VAL_,0,0xfffffffe)
#define SET_HSUART_RTS(_VAL_)                                             SET_REG(ADR_HSUART_MODEM_CTRL,_VAL_,1,0xfffffffd)
#define SET_HSUART_OUT1(_VAL_)                                            SET_REG(ADR_HSUART_MODEM_CTRL,_VAL_,2,0xfffffffb)
#define SET_HSUART_OUT2(_VAL_)                                            SET_REG(ADR_HSUART_MODEM_CTRL,_VAL_,3,0xfffffff7)
#define SET_HSUART_LOOP1(_VAL_)                                           SET_REG(ADR_HSUART_MODEM_CTRL,_VAL_,4,0xffffffef)
#define SET_HSUART_ARTS(_VAL_)                                            SET_REG(ADR_HSUART_MODEM_CTRL,_VAL_,6,0xffffffbf)
#define SET_HSUART_ACTS(_VAL_)                                            SET_REG(ADR_HSUART_MODEM_CTRL,_VAL_,7,0xffffff7f)
#define SET_HSUART_DR(_VAL_)                                              SET_REG(ADR_HSUART_LINE_STATUS,_VAL_,0,0xfffffffe)
#define SET_HSUART_OE(_VAL_)                                              SET_REG(ADR_HSUART_LINE_STATUS,_VAL_,1,0xfffffffd)
#define SET_HSUART_PE(_VAL_)                                              SET_REG(ADR_HSUART_LINE_STATUS,_VAL_,2,0xfffffffb)
#define SET_HSUART_FE(_VAL_)                                              SET_REG(ADR_HSUART_LINE_STATUS,_VAL_,3,0xfffffff7)
#define SET_HSUART_BI(_VAL_)                                              SET_REG(ADR_HSUART_LINE_STATUS,_VAL_,4,0xffffffef)
#define SET_HSUART_THRE(_VAL_)                                            SET_REG(ADR_HSUART_LINE_STATUS,_VAL_,5,0xffffffdf)
#define SET_HSUART_TSRE(_VAL_)                                            SET_REG(ADR_HSUART_LINE_STATUS,_VAL_,6,0xffffffbf)
#define SET_HSUART_ERF(_VAL_)                                             SET_REG(ADR_HSUART_LINE_STATUS,_VAL_,7,0xffffff7f)
#define SET_HSUART_DCTS(_VAL_)                                            SET_REG(ADR_HSUART_MODEM_STATUS,_VAL_,0,0xfffffffe)
#define SET_HSUART_DDSR(_VAL_)                                            SET_REG(ADR_HSUART_MODEM_STATUS,_VAL_,1,0xfffffffd)
#define SET_HSUART_TERI(_VAL_)                                            SET_REG(ADR_HSUART_MODEM_STATUS,_VAL_,2,0xfffffffb)
#define SET_HSUART_DDCD(_VAL_)                                            SET_REG(ADR_HSUART_MODEM_STATUS,_VAL_,3,0xfffffff7)
#define SET_HSUART_CTS(_VAL_)                                             SET_REG(ADR_HSUART_MODEM_STATUS,_VAL_,4,0xffffffef)
#define SET_HSUART_DSR(_VAL_)                                             SET_REG(ADR_HSUART_MODEM_STATUS,_VAL_,5,0xffffffdf)
#define SET_HSUART_RI(_VAL_)                                              SET_REG(ADR_HSUART_MODEM_STATUS,_VAL_,6,0xffffffbf)
#define SET_HSUART_DCR(_VAL_)                                             SET_REG(ADR_HSUART_MODEM_STATUS,_VAL_,7,0xffffff7f)
#define SET_HSUART_SCR(_VAL_)                                             SET_REG(ADR_HSUART_SCRATCH_BOARD,_VAL_,0,0xffffff00)
#define SET_HSUART_RTS_AUTO_TH_L(_VAL_)                                   SET_REG(ADR_HSUART_FIFO_THRESHOLD,_VAL_,0,0xffffffe0)
#define SET_HSUART_RTS_AUTO_TH_H(_VAL_)                                   SET_REG(ADR_HSUART_FIFO_THRESHOLD,_VAL_,8,0xffffe0ff)
#define SET_HSUART_TX_THR_L(_VAL_)                                        SET_REG(ADR_HSUART_FIFO_THRESHOLD,_VAL_,16,0xffe0ffff)
#define SET_HSUART_TX_THR_H(_VAL_)                                        SET_REG(ADR_HSUART_FIFO_THRESHOLD,_VAL_,24,0xe0ffffff)
#define SET_HSUART_IIR(_VAL_)                                             SET_REG(ADR_HSUART_INTERRUPT_STATUS,_VAL_,0,0xfffffff0)
#define SET_HSUART_RXDMA_DONE(_VAL_)                                      SET_REG(ADR_HSUART_INTERRUPT_STATUS,_VAL_,4,0xffffffef)
#define SET_HSUART_TXDMA_DONE(_VAL_)                                      SET_REG(ADR_HSUART_INTERRUPT_STATUS,_VAL_,5,0xffffffdf)
#define SET_HSUART_IFOFOE0(_VAL_)                                         SET_REG(ADR_HSUART_INTERRUPT_STATUS,_VAL_,6,0xffffffbf)
#define SET_HSUART_IFIFOE1(_VAL_)                                         SET_REG(ADR_HSUART_INTERRUPT_STATUS,_VAL_,7,0xffffff7f)
#define SET_HSUART_DIV(_VAL_)                                             SET_REG(ADR_HSUART_DIV_FRAC,_VAL_,0,0xffff0000)
#define SET_HSUART_FRAC(_VAL_)                                            SET_REG(ADR_HSUART_DIV_FRAC,_VAL_,16,0xff00ffff)
#define SET_HSUART_INT(_VAL_)                                             SET_REG(ADR_HSUART_EXPANSION_INTERRUPT_STATUS,_VAL_,0,0xffff0000)
#define SET_HSUART_DMA_RX_STR_ADDR(_VAL_)                                 SET_REG(ADR_HSUART_DMA_RX_STR_ADDR,_VAL_,0,0x00000000)
#define SET_HSUART_DMA_RX_END_ADDR(_VAL_)                                 SET_REG(ADR_HSUART_DMA_RX_END_ADDR,_VAL_,0,0x00000000)
#define SET_HSUART_DMA_RX_WPT(_VAL_)                                      SET_REG(ADR_HSUART_DMA_RX_WPT,_VAL_,0,0x00000000)
#define SET_HSUART_DMA_RX_RPT(_VAL_)                                      SET_REG(ADR_HSUART_DMA_RX_RPT,_VAL_,0,0x00000000)
#define SET_HSUART_DMA_TX_STR_ADDR(_VAL_)                                 SET_REG(ADR_HSUART_DMA_TX_STR_ADDR,_VAL_,0,0x00000000)
#define SET_HSUART_DMA_TX_END_ADDR(_VAL_)                                 SET_REG(ADR_HSUART_DMA_TX_END_ADDR,_VAL_,0,0x00000000)
#define SET_HSUART_DMA_TX_WPT(_VAL_)                                      SET_REG(ADR_HSUART_DMA_TX_WPT,_VAL_,0,0x00000000)
#define SET_HSUART_DMA_TX_RPT(_VAL_)                                      SET_REG(ADR_HSUART_DMA_TX_RPT,_VAL_,0,0x00000000)
#define SET_HSUART1_RXD(_VAL_)                                            SET_REG(ADR_HSUART1_TRX_CHAR,_VAL_,0,0xffffff00)
#define SET_HSUART1_ENABRXBUFF(_VAL_)                                     SET_REG(ADR_HSUART1_INTRRUPT_ENABLE,_VAL_,0,0xfffffffe)
#define SET_HSUART1_ENABTXBUFF(_VAL_)                                     SET_REG(ADR_HSUART1_INTRRUPT_ENABLE,_VAL_,1,0xfffffffd)
#define SET_HSUART1_ENABLNSTAT(_VAL_)                                     SET_REG(ADR_HSUART1_INTRRUPT_ENABLE,_VAL_,2,0xfffffffb)
#define SET_HSUART1_ENABMDSTAT(_VAL_)                                     SET_REG(ADR_HSUART1_INTRRUPT_ENABLE,_VAL_,3,0xfffffff7)
#define SET_HSUART1_ENABCTXTHR(_VAL_)                                     SET_REG(ADR_HSUART1_INTRRUPT_ENABLE,_VAL_,4,0xffffffef)
#define SET_HSUART1_ENABDMARXEND(_VAL_)                                   SET_REG(ADR_HSUART1_INTRRUPT_ENABLE,_VAL_,6,0xffffffbf)
#define SET_HSUART1_ENABDMATXEND(_VAL_)                                   SET_REG(ADR_HSUART1_INTRRUPT_ENABLE,_VAL_,7,0xffffff7f)
#define SET_HSUART1_FIFOE(_VAL_)                                          SET_REG(ADR_HSUART1_FIFO_CTRL,_VAL_,0,0xfffffffe)
#define SET_HSUART1_RX_FIFO_RST(_VAL_)                                    SET_REG(ADR_HSUART1_FIFO_CTRL,_VAL_,1,0xfffffffd)
#define SET_HSUART1_TX_FIFO_RST(_VAL_)                                    SET_REG(ADR_HSUART1_FIFO_CTRL,_VAL_,2,0xfffffffb)
#define SET_HSUART1_DMA(_VAL_)                                            SET_REG(ADR_HSUART1_FIFO_CTRL,_VAL_,3,0xfffffff7)
#define SET_HSUART1_SUSPEND_RXDMA(_VAL_)                                  SET_REG(ADR_HSUART1_FIFO_CTRL,_VAL_,4,0xffffffef)
#define SET_HSUART1_RX_TRIG_LV(_VAL_)                                     SET_REG(ADR_HSUART1_FIFO_CTRL,_VAL_,6,0xffffff3f)
#define SET_HSUART1_WLS(_VAL_)                                            SET_REG(ADR_HSUART1_LINE_CTRL,_VAL_,0,0xfffffffc)
#define SET_HSUART1_STB(_VAL_)                                            SET_REG(ADR_HSUART1_LINE_CTRL,_VAL_,2,0xfffffffb)
#define SET_HSUART1_PEN(_VAL_)                                            SET_REG(ADR_HSUART1_LINE_CTRL,_VAL_,3,0xfffffff7)
#define SET_HSUART1_SP_EPS(_VAL_)                                         SET_REG(ADR_HSUART1_LINE_CTRL,_VAL_,4,0xffffffcf)
#define SET_HSUART1_SB(_VAL_)                                             SET_REG(ADR_HSUART1_LINE_CTRL,_VAL_,6,0xffffffbf)
#define SET_HSUART1_DLAB(_VAL_)                                           SET_REG(ADR_HSUART1_LINE_CTRL,_VAL_,7,0xffffff7f)
#define SET_HSUART1_DTS(_VAL_)                                            SET_REG(ADR_HSUART1_MODEM_CTRL,_VAL_,0,0xfffffffe)
#define SET_HSUART1_RTS(_VAL_)                                            SET_REG(ADR_HSUART1_MODEM_CTRL,_VAL_,1,0xfffffffd)
#define SET_HSUART1_OUT1(_VAL_)                                           SET_REG(ADR_HSUART1_MODEM_CTRL,_VAL_,2,0xfffffffb)
#define SET_HSUART1_OUT2(_VAL_)                                           SET_REG(ADR_HSUART1_MODEM_CTRL,_VAL_,3,0xfffffff7)
#define SET_HSUART1_LOOP1(_VAL_)                                          SET_REG(ADR_HSUART1_MODEM_CTRL,_VAL_,4,0xffffffef)
#define SET_HSUART1_ARTS(_VAL_)                                           SET_REG(ADR_HSUART1_MODEM_CTRL,_VAL_,6,0xffffffbf)
#define SET_HSUART1_ACTS(_VAL_)                                           SET_REG(ADR_HSUART1_MODEM_CTRL,_VAL_,7,0xffffff7f)
#define SET_HSUART1_DR(_VAL_)                                             SET_REG(ADR_HSUART1_LINE_STATUS,_VAL_,0,0xfffffffe)
#define SET_HSUART1_OE(_VAL_)                                             SET_REG(ADR_HSUART1_LINE_STATUS,_VAL_,1,0xfffffffd)
#define SET_HSUART1_PE(_VAL_)                                             SET_REG(ADR_HSUART1_LINE_STATUS,_VAL_,2,0xfffffffb)
#define SET_HSUART1_FE(_VAL_)                                             SET_REG(ADR_HSUART1_LINE_STATUS,_VAL_,3,0xfffffff7)
#define SET_HSUART1_BI(_VAL_)                                             SET_REG(ADR_HSUART1_LINE_STATUS,_VAL_,4,0xffffffef)
#define SET_HSUART1_THRE(_VAL_)                                           SET_REG(ADR_HSUART1_LINE_STATUS,_VAL_,5,0xffffffdf)
#define SET_HSUART1_TSRE(_VAL_)                                           SET_REG(ADR_HSUART1_LINE_STATUS,_VAL_,6,0xffffffbf)
#define SET_HSUART1_ERF(_VAL_)                                            SET_REG(ADR_HSUART1_LINE_STATUS,_VAL_,7,0xffffff7f)
#define SET_HSUART1_DCTS(_VAL_)                                           SET_REG(ADR_HSUART1_MODEM_STATUS,_VAL_,0,0xfffffffe)
#define SET_HSUART1_DDSR(_VAL_)                                           SET_REG(ADR_HSUART1_MODEM_STATUS,_VAL_,1,0xfffffffd)
#define SET_HSUART1_TERI(_VAL_)                                           SET_REG(ADR_HSUART1_MODEM_STATUS,_VAL_,2,0xfffffffb)
#define SET_HSUART1_DDCD(_VAL_)                                           SET_REG(ADR_HSUART1_MODEM_STATUS,_VAL_,3,0xfffffff7)
#define SET_HSUART1_CTS(_VAL_)                                            SET_REG(ADR_HSUART1_MODEM_STATUS,_VAL_,4,0xffffffef)
#define SET_HSUART1_DSR(_VAL_)                                            SET_REG(ADR_HSUART1_MODEM_STATUS,_VAL_,5,0xffffffdf)
#define SET_HSUART1_RI(_VAL_)                                             SET_REG(ADR_HSUART1_MODEM_STATUS,_VAL_,6,0xffffffbf)
#define SET_HSUART1_DCR(_VAL_)                                            SET_REG(ADR_HSUART1_MODEM_STATUS,_VAL_,7,0xffffff7f)
#define SET_HSUART1_SCR(_VAL_)                                            SET_REG(ADR_HSUART1_SCRATCH_BOARD,_VAL_,0,0xffffff00)
#define SET_HSUART1_RTS_AUTO_TH_L(_VAL_)                                  SET_REG(ADR_HSUART1_FIFO_THRESHOLD,_VAL_,0,0xffffffe0)
#define SET_HSUART1_RTS_AUTO_TH_H(_VAL_)                                  SET_REG(ADR_HSUART1_FIFO_THRESHOLD,_VAL_,8,0xffffe0ff)
#define SET_HSUART1_TX_THR_L(_VAL_)                                       SET_REG(ADR_HSUART1_FIFO_THRESHOLD,_VAL_,16,0xffe0ffff)
#define SET_HSUART1_TX_THR_H(_VAL_)                                       SET_REG(ADR_HSUART1_FIFO_THRESHOLD,_VAL_,24,0xe0ffffff)
#define SET_HSUART1_IIR(_VAL_)                                            SET_REG(ADR_HSUART1_INTERRUPT_STATUS,_VAL_,0,0xfffffff0)
#define SET_HSUART1_RXDMA_DONE(_VAL_)                                     SET_REG(ADR_HSUART1_INTERRUPT_STATUS,_VAL_,4,0xffffffef)
#define SET_HSUART1_TXDMA_DONE(_VAL_)                                     SET_REG(ADR_HSUART1_INTERRUPT_STATUS,_VAL_,5,0xffffffdf)
#define SET_HSUART1_IFOFOE0(_VAL_)                                        SET_REG(ADR_HSUART1_INTERRUPT_STATUS,_VAL_,6,0xffffffbf)
#define SET_HSUART1_IFIFOE1(_VAL_)                                        SET_REG(ADR_HSUART1_INTERRUPT_STATUS,_VAL_,7,0xffffff7f)
#define SET_HSUART1_DIV(_VAL_)                                            SET_REG(ADR_HSUART1_DIV_FRAC,_VAL_,0,0xffff0000)
#define SET_HSUART1_FRAC(_VAL_)                                           SET_REG(ADR_HSUART1_DIV_FRAC,_VAL_,16,0xff00ffff)
#define SET_HSUART1_INT(_VAL_)                                            SET_REG(ADR_HSUART1_EXPANSION_INTERRUPT_STATUS,_VAL_,0,0xffff0000)
#define SET_HSUART1_DMA_RX_STR_ADDR(_VAL_)                                SET_REG(ADR_HSUART1_DMA_RX_STR_ADDR,_VAL_,0,0x00000000)
#define SET_HSUART1_DMA_RX_END_ADDR(_VAL_)                                SET_REG(ADR_HSUART1_DMA_RX_END_ADDR,_VAL_,0,0x00000000)
#define SET_HSUART1_DMA_RX_WPT(_VAL_)                                     SET_REG(ADR_HSUART1_DMA_RX_WPT,_VAL_,0,0x00000000)
#define SET_HSUART1_DMA_RX_RPT(_VAL_)                                     SET_REG(ADR_HSUART1_DMA_RX_RPT,_VAL_,0,0x00000000)
#define SET_HSUART1_DMA_TX_STR_ADDR(_VAL_)                                SET_REG(ADR_HSUART1_DMA_TX_STR_ADDR,_VAL_,0,0x00000000)
#define SET_HSUART1_DMA_TX_END_ADDR(_VAL_)                                SET_REG(ADR_HSUART1_DMA_TX_END_ADDR,_VAL_,0,0x00000000)
#define SET_HSUART1_DMA_TX_WPT(_VAL_)                                     SET_REG(ADR_HSUART1_DMA_TX_WPT,_VAL_,0,0x00000000)
#define SET_HSUART1_DMA_TX_RPT(_VAL_)                                     SET_REG(ADR_HSUART1_DMA_TX_RPT,_VAL_,0,0x00000000)
#define SET_RG_EN_AIN(_VAL_)                                              SET_REG(ADR_IOTADC_CTRL_0,_VAL_,0,0xffffff00)
#define SET_RG_EN_SEN_EXT(_VAL_)                                          SET_REG(ADR_IOTADC_CTRL_0,_VAL_,8,0xfffffeff)
#define SET_RG_EN_SEN_TMP(_VAL_)                                          SET_REG(ADR_IOTADC_CTRL_0,_VAL_,9,0xfffffdff)
#define SET_RG_EN_SEN_VDD(_VAL_)                                          SET_REG(ADR_IOTADC_CTRL_0,_VAL_,10,0xfffffbff)
#define SET_RG_EN_IOTADC(_VAL_)                                           SET_REG(ADR_IOTADC_CTRL_0,_VAL_,11,0xfffff7ff)
#define SET_RG_EN_IOTADC_CS(_VAL_)                                        SET_REG(ADR_IOTADC_CTRL_0,_VAL_,12,0xffffefff)
#define SET_RG_EN_IOTADC_OPA(_VAL_)                                       SET_REG(ADR_IOTADC_CTRL_0,_VAL_,13,0xffffdfff)
#define SET_RG_EN_IOTADC_OPABYP(_VAL_)                                    SET_REG(ADR_IOTADC_CTRL_0,_VAL_,14,0xffffbfff)
#define SET_RG_EN_IOTADC_OPADIV2(_VAL_)                                   SET_REG(ADR_IOTADC_CTRL_0,_VAL_,15,0xffff7fff)
#define SET_RG_EN_IOTADC_VCM(_VAL_)                                       SET_REG(ADR_IOTADC_CTRL_0,_VAL_,16,0xfffeffff)
#define SET_RG_EN_IOTADC_VREF(_VAL_)                                      SET_REG(ADR_IOTADC_CTRL_0,_VAL_,17,0xfffdffff)
#define SET_RG_EN_IOTADC_VREFP_EXT(_VAL_)                                 SET_REG(ADR_IOTADC_CTRL_0,_VAL_,18,0xfffbffff)
#define SET_RG_EN_IOTADC_VREFP_1D8V(_VAL_)                                SET_REG(ADR_IOTADC_CTRL_0,_VAL_,19,0xfff7ffff)
#define SET_RG_EN_IOTADC_VREFP_DRVX2(_VAL_)                               SET_REG(ADR_IOTADC_CTRL_0,_VAL_,20,0xffefffff)
#define SET_RG_IOTADC_VCMP_LV(_VAL_)                                      SET_REG(ADR_IOTADC_CTRL_1,_VAL_,0,0xfffffff0)
#define SET_RG_IOTADC_VCMN_LV(_VAL_)                                      SET_REG(ADR_IOTADC_CTRL_1,_VAL_,4,0xffffff0f)
#define SET_RG_IOTADC_VREFP_HIRLV(_VAL_)                                  SET_REG(ADR_IOTADC_CTRL_1,_VAL_,8,0xfffff0ff)
#define SET_RG_IOTADC_VREFP_LORLV(_VAL_)                                  SET_REG(ADR_IOTADC_CTRL_1,_VAL_,12,0xffff0fff)
#define SET_RG_EN_TEST(_VAL_)                                             SET_REG(ADR_IOTADC_CTRL_1,_VAL_,16,0xfffeffff)
#define SET_RG_EN_TSEL(_VAL_)                                             SET_REG(ADR_IOTADC_CTRL_1,_VAL_,17,0xfff9ffff)
#define SET_RG_IOTADC_CLK_SEL(_VAL_)                                      SET_REG(ADR_IOTADC_CTRL_1,_VAL_,19,0xffc7ffff)
#define SET_RG_IOTADC_CLK_LS(_VAL_)                                       SET_REG(ADR_IOTADC_CTRL_1,_VAL_,22,0xffbfffff)
#define SET_RG_CLK32K_SEL_IOT(_VAL_)                                      SET_REG(ADR_IOTADC_CTRL_1,_VAL_,23,0xff7fffff)
#define SET_RG_IOTADC_CLK20M_MAN(_VAL_)                                   SET_REG(ADR_IOTADC_CTRL_1,_VAL_,24,0xfeffffff)
#define SET_IOTADC_AUXILIARY_CLK_FREQUENCY(_VAL_)                         SET_REG(ADR_IOTADC_CTRL_2,_VAL_,0,0xfffffffc)
#define SET_IOTADC_CLK_KP_INV(_VAL_)                                      SET_REG(ADR_IOTADC_CTRL_2,_VAL_,2,0xfffffffb)
#define SET_IOTADC_STS_DR(_VAL_)                                          SET_REG(ADR_IOTADC_STS,_VAL_,0,0xfffffffe)
#define SET_IOTADC_STS_FULL(_VAL_)                                        SET_REG(ADR_IOTADC_STS,_VAL_,8,0xfffffeff)
#define SET_IOTADC_STS_OE(_VAL_)                                          SET_REG(ADR_IOTADC_STS,_VAL_,9,0xfffffdff)
#define SET_IOTADC_STS_PIPE(_VAL_)                                        SET_REG(ADR_IOTADC_STS,_VAL_,16,0xff00ffff)
#define SET_IOTADC_DATA(_VAL_)                                            SET_REG(ADR_IOTADC_DATA,_VAL_,0,0x00000000)
#define SET_IOTADC_FIFO_THD(_VAL_)                                        SET_REG(ADR_IOTADC_FIFO_CTRL,_VAL_,0,0xfffffff8)
#define SET_IOTADC_FIFO_RST(_VAL_)                                        SET_REG(ADR_IOTADC_FIFO_CTRL,_VAL_,3,0xfffffff7)
#define SET_RG_EN_IOTADC_CAL(_VAL_)                                       SET_REG(ADR_IOTADC_CAL,_VAL_,0,0xfffffffe)
#define SET_RG_IOTADC_CALVHI(_VAL_)                                       SET_REG(ADR_IOTADC_CAL,_VAL_,1,0xfffffffd)
#define SET_RG_IOTADC_CALVSEL(_VAL_)                                      SET_REG(ADR_IOTADC_CAL,_VAL_,2,0xfffffffb)
#define SET_RG_IOTADC_DMY(_VAL_)                                          SET_REG(ADR_IOTADC_DMY,_VAL_,0,0xffffffc0)
#define SET_IOTADC_CH_SEL_PIPE_0(_VAL_)                                   SET_REG(ADR_IOTADC_CH_SEL,_VAL_,0,0xfffffff0)
#define SET_IOTADC_CH_SEL_PIPE_1(_VAL_)                                   SET_REG(ADR_IOTADC_CH_SEL,_VAL_,4,0xffffff0f)
#define SET_IOTADC_CH_SEL_PIPE_2(_VAL_)                                   SET_REG(ADR_IOTADC_CH_SEL,_VAL_,8,0xfffff0ff)
#define SET_IOTADC_CH_SEL_PIPE_3(_VAL_)                                   SET_REG(ADR_IOTADC_CH_SEL,_VAL_,12,0xffff0fff)
#define SET_IOTADC_CH_SEL_PIPE_4(_VAL_)                                   SET_REG(ADR_IOTADC_CH_SEL,_VAL_,16,0xfff0ffff)
#define SET_IOTADC_CH_SEL_PIPE_5(_VAL_)                                   SET_REG(ADR_IOTADC_CH_SEL,_VAL_,20,0xff0fffff)
#define SET_IOTADC_CH_SEL_PIPE_6(_VAL_)                                   SET_REG(ADR_IOTADC_CH_SEL,_VAL_,24,0xf0ffffff)
#define SET_IOTADC_CH_SEL_PIPE_7(_VAL_)                                   SET_REG(ADR_IOTADC_CH_SEL,_VAL_,28,0x0fffffff)
#define SET_IOTADC_TRIGGER_SIGNAL_SEL_PIPE_0(_VAL_)                       SET_REG(ADR_IOTADC_TRIGGLE_SIGNAL_SEL_0,_VAL_,0,0xffffffc0)
#define SET_IOTADC_TRIGGER_SIGNAL_SEL_PIPE_1(_VAL_)                       SET_REG(ADR_IOTADC_TRIGGLE_SIGNAL_SEL_0,_VAL_,8,0xffffc0ff)
#define SET_IOTADC_TRIGGER_SIGNAL_SEL_PIPE_2(_VAL_)                       SET_REG(ADR_IOTADC_TRIGGLE_SIGNAL_SEL_0,_VAL_,16,0xffc0ffff)
#define SET_IOTADC_TRIGGER_SIGNAL_SEL_PIPE_3(_VAL_)                       SET_REG(ADR_IOTADC_TRIGGLE_SIGNAL_SEL_0,_VAL_,24,0xc0ffffff)
#define SET_IOTADC_TRIGGER_SIGNAL_SEL_PIPE_4(_VAL_)                       SET_REG(ADR_IOTADC_TRIGGLE_SIGNAL_SEL_1,_VAL_,0,0xffffffc0)
#define SET_IOTADC_TRIGGER_SIGNAL_SEL_PIPE_5(_VAL_)                       SET_REG(ADR_IOTADC_TRIGGLE_SIGNAL_SEL_1,_VAL_,8,0xffffc0ff)
#define SET_IOTADC_TRIGGER_SIGNAL_SEL_PIPE_6(_VAL_)                       SET_REG(ADR_IOTADC_TRIGGLE_SIGNAL_SEL_1,_VAL_,16,0xffc0ffff)
#define SET_IOTADC_TRIGGER_SIGNAL_SEL_PIPE_7(_VAL_)                       SET_REG(ADR_IOTADC_TRIGGLE_SIGNAL_SEL_1,_VAL_,24,0xc0ffffff)
#define SET_IOTADC_PIPE_0_LATCH(_VAL_)                                    SET_REG(ADR_IOTADC_LATCH,_VAL_,0,0xfffffffe)
#define SET_IOTADC_PIPE_1_LATCH(_VAL_)                                    SET_REG(ADR_IOTADC_LATCH,_VAL_,1,0xfffffffd)
#define SET_IOTADC_PIPE_2_LATCH(_VAL_)                                    SET_REG(ADR_IOTADC_LATCH,_VAL_,2,0xfffffffb)
#define SET_IOTADC_PIPE_3_LATCH(_VAL_)                                    SET_REG(ADR_IOTADC_LATCH,_VAL_,3,0xfffffff7)
#define SET_IOTADC_PIPE_4_LATCH(_VAL_)                                    SET_REG(ADR_IOTADC_LATCH,_VAL_,4,0xffffffef)
#define SET_IOTADC_PIPE_5_LATCH(_VAL_)                                    SET_REG(ADR_IOTADC_LATCH,_VAL_,5,0xffffffdf)
#define SET_IOTADC_PIPE_6_LATCH(_VAL_)                                    SET_REG(ADR_IOTADC_LATCH,_VAL_,6,0xffffffbf)
#define SET_IOTADC_PIPE_7_LATCH(_VAL_)                                    SET_REG(ADR_IOTADC_LATCH,_VAL_,7,0xffffff7f)
#define SET_IOTADC_TRIGGER_EVENT_EN_PIPE_0(_VAL_)                         SET_REG(ADR_IOTADC_TRIGGER_EVENT_EN_0,_VAL_,0,0xffffff00)
#define SET_IOTADC_TRIGGER_EVENT_EN_PIPE_1(_VAL_)                         SET_REG(ADR_IOTADC_TRIGGER_EVENT_EN_0,_VAL_,16,0xff00ffff)
#define SET_IOTADC_TRIGGER_EVENT_EN_PIPE_2(_VAL_)                         SET_REG(ADR_IOTADC_TRIGGER_EVENT_EN_1,_VAL_,0,0xffffff00)
#define SET_IOTADC_TRIGGER_EVENT_EN_PIPE_3(_VAL_)                         SET_REG(ADR_IOTADC_TRIGGER_EVENT_EN_1,_VAL_,16,0xff00ffff)
#define SET_IOTADC_TRIGGER_EVENT_EN_PIPE_4(_VAL_)                         SET_REG(ADR_IOTADC_TRIGGER_EVENT_EN_2,_VAL_,0,0xffffff00)
#define SET_IOTADC_TRIGGER_EVENT_EN_PIPE_5(_VAL_)                         SET_REG(ADR_IOTADC_TRIGGER_EVENT_EN_2,_VAL_,16,0xff00ffff)
#define SET_IOTADC_TRIGGER_EVENT_EN_PIPE_6(_VAL_)                         SET_REG(ADR_IOTADC_TRIGGER_EVENT_EN_3,_VAL_,0,0xffffff00)
#define SET_IOTADC_TRIGGER_EVENT_EN_PIPE_7(_VAL_)                         SET_REG(ADR_IOTADC_TRIGGER_EVENT_EN_3,_VAL_,16,0xff00ffff)
#define SET_IOTADC_DECIMATE_ORDER_PIPE_0(_VAL_)                           SET_REG(ADR_IOTADC_DECIMATE_0,_VAL_,0,0xfffffff8)
#define SET_IOTADC_DECIMATE_ORDER_PIPE_1(_VAL_)                           SET_REG(ADR_IOTADC_DECIMATE_0,_VAL_,8,0xfffff8ff)
#define SET_IOTADC_DECIMATE_ORDER_PIPE_2(_VAL_)                           SET_REG(ADR_IOTADC_DECIMATE_0,_VAL_,16,0xfff8ffff)
#define SET_IOTADC_DECIMATE_ORDER_PIPE_3(_VAL_)                           SET_REG(ADR_IOTADC_DECIMATE_0,_VAL_,24,0xf8ffffff)
#define SET_IOTADC_DECIMATE_ORDER_PIPE_4(_VAL_)                           SET_REG(ADR_IOTADC_DECIMATE_1,_VAL_,0,0xfffffff8)
#define SET_IOTADC_DECIMATE_ORDER_PIPE_5(_VAL_)                           SET_REG(ADR_IOTADC_DECIMATE_1,_VAL_,8,0xfffff8ff)
#define SET_IOTADC_DECIMATE_ORDER_PIPE_6(_VAL_)                           SET_REG(ADR_IOTADC_DECIMATE_1,_VAL_,16,0xfff8ffff)
#define SET_IOTADC_DECIMATE_ORDER_PIPE_7(_VAL_)                           SET_REG(ADR_IOTADC_DECIMATE_1,_VAL_,24,0xf8ffffff)
#define SET_IOTADC_DELAY_PIPE_0(_VAL_)                                    SET_REG(ADR_IOTADC_DELAY_0,_VAL_,0,0xfffff000)
#define SET_IOTADC_DELAY_PIPE_1(_VAL_)                                    SET_REG(ADR_IOTADC_DELAY_0,_VAL_,16,0xf000ffff)
#define SET_IOTADC_DELAY_PIPE_2(_VAL_)                                    SET_REG(ADR_IOTADC_DELAY_1,_VAL_,0,0xfffff000)
#define SET_IOTADC_DELAY_PIPE_3(_VAL_)                                    SET_REG(ADR_IOTADC_DELAY_1,_VAL_,16,0xf000ffff)
#define SET_IOTADC_DELAY_PIPE_4(_VAL_)                                    SET_REG(ADR_IOTADC_DELAY_2,_VAL_,0,0xfffff000)
#define SET_IOTADC_DELAY_PIPE_5(_VAL_)                                    SET_REG(ADR_IOTADC_DELAY_2,_VAL_,16,0xf000ffff)
#define SET_IOTADC_DELAY_PIPE_6(_VAL_)                                    SET_REG(ADR_IOTADC_DELAY_3,_VAL_,0,0xfffff000)
#define SET_IOTADC_DELAY_PIPE_7(_VAL_)                                    SET_REG(ADR_IOTADC_DELAY_3,_VAL_,16,0xf000ffff)
#define SET_IOTADC_FORGET_FACTOR_PIPE_0(_VAL_)                            SET_REG(ADR_IOTADC_FORGET_FACTOR_0,_VAL_,0,0xfffffff8)
#define SET_IOTADC_FORGET_FACTOR_PIPE_1(_VAL_)                            SET_REG(ADR_IOTADC_FORGET_FACTOR_0,_VAL_,8,0xfffff8ff)
#define SET_IOTADC_FORGET_FACTOR_PIPE_2(_VAL_)                            SET_REG(ADR_IOTADC_FORGET_FACTOR_0,_VAL_,16,0xfff8ffff)
#define SET_IOTADC_FORGET_FACTOR_PIPE_3(_VAL_)                            SET_REG(ADR_IOTADC_FORGET_FACTOR_0,_VAL_,24,0xf8ffffff)
#define SET_IOTADC_FORGET_FACTOR_PIPE_4(_VAL_)                            SET_REG(ADR_IOTADC_FORGET_FACTOR_1,_VAL_,0,0xfffffff8)
#define SET_IOTADC_FORGET_FACTOR_PIPE_5(_VAL_)                            SET_REG(ADR_IOTADC_FORGET_FACTOR_1,_VAL_,8,0xfffff8ff)
#define SET_IOTADC_FORGET_FACTOR_PIPE_6(_VAL_)                            SET_REG(ADR_IOTADC_FORGET_FACTOR_1,_VAL_,16,0xfff8ffff)
#define SET_IOTADC_FORGET_FACTOR_PIPE_7(_VAL_)                            SET_REG(ADR_IOTADC_FORGET_FACTOR_1,_VAL_,24,0xf8ffffff)
#define SET_IOTADC_LATCH_THRESHOLD_PIPE_0(_VAL_)                          SET_REG(ADR_IOTADC_LATCH_THRESHOLD_0,_VAL_,0,0xfffff000)
#define SET_IOTADC_LATCH_GEQ_PIPE_0(_VAL_)                                SET_REG(ADR_IOTADC_LATCH_THRESHOLD_0,_VAL_,12,0xffffefff)
#define SET_IOTADC_LATCH_THRESHOLD_PIPE_1(_VAL_)                          SET_REG(ADR_IOTADC_LATCH_THRESHOLD_0,_VAL_,16,0xf000ffff)
#define SET_IOTADC_LATCH_GEQ_PIPE_1(_VAL_)                                SET_REG(ADR_IOTADC_LATCH_THRESHOLD_0,_VAL_,28,0xefffffff)
#define SET_IOTADC_LATCH_THRESHOLD_PIPE_2(_VAL_)                          SET_REG(ADR_IOTADC_LATCH_THRESHOLD_1,_VAL_,0,0xfffff000)
#define SET_IOTADC_LATCH_GEQ_PIPE_2(_VAL_)                                SET_REG(ADR_IOTADC_LATCH_THRESHOLD_1,_VAL_,12,0xffffefff)
#define SET_IOTADC_LATCH_THRESHOLD_PIPE_3(_VAL_)                          SET_REG(ADR_IOTADC_LATCH_THRESHOLD_1,_VAL_,16,0xf000ffff)
#define SET_IOTADC_LATCH_GEQ_PIPE_3(_VAL_)                                SET_REG(ADR_IOTADC_LATCH_THRESHOLD_1,_VAL_,28,0xefffffff)
#define SET_IOTADC_LATCH_THRESHOLD_PIPE_4(_VAL_)                          SET_REG(ADR_IOTADC_LATCH_THRESHOLD_2,_VAL_,0,0xfffff000)
#define SET_IOTADC_LATCH_GEQ_PIPE_4(_VAL_)                                SET_REG(ADR_IOTADC_LATCH_THRESHOLD_2,_VAL_,12,0xffffefff)
#define SET_IOTADC_LATCH_THRESHOLD_PIPE_5(_VAL_)                          SET_REG(ADR_IOTADC_LATCH_THRESHOLD_2,_VAL_,16,0xf000ffff)
#define SET_IOTADC_LATCH_GEQ_PIPE_5(_VAL_)                                SET_REG(ADR_IOTADC_LATCH_THRESHOLD_2,_VAL_,28,0xefffffff)
#define SET_IOTADC_LATCH_THRESHOLD_PIPE_6(_VAL_)                          SET_REG(ADR_IOTADC_LATCH_THRESHOLD_3,_VAL_,0,0xfffff000)
#define SET_IOTADC_LATCH_GEQ_PIPE_6(_VAL_)                                SET_REG(ADR_IOTADC_LATCH_THRESHOLD_3,_VAL_,12,0xffffefff)
#define SET_IOTADC_LATCH_THRESHOLD_PIPE_7(_VAL_)                          SET_REG(ADR_IOTADC_LATCH_THRESHOLD_3,_VAL_,16,0xf000ffff)
#define SET_IOTADC_LATCH_GEQ_PIPE_7(_VAL_)                                SET_REG(ADR_IOTADC_LATCH_THRESHOLD_3,_VAL_,28,0xefffffff)
#define SET_IOTADC_IRQ_EN_PIPE_0(_VAL_)                                   SET_REG(ADR_IOTADC_PIPE_IRQ,_VAL_,0,0xfffffffe)
#define SET_IOTADC_IRQ_EN_PIPE_1(_VAL_)                                   SET_REG(ADR_IOTADC_PIPE_IRQ,_VAL_,1,0xfffffffd)
#define SET_IOTADC_IRQ_EN_PIPE_2(_VAL_)                                   SET_REG(ADR_IOTADC_PIPE_IRQ,_VAL_,2,0xfffffffb)
#define SET_IOTADC_IRQ_EN_PIPE_3(_VAL_)                                   SET_REG(ADR_IOTADC_PIPE_IRQ,_VAL_,3,0xfffffff7)
#define SET_IOTADC_IRQ_EN_PIPE_4(_VAL_)                                   SET_REG(ADR_IOTADC_PIPE_IRQ,_VAL_,4,0xffffffef)
#define SET_IOTADC_IRQ_EN_PIPE_5(_VAL_)                                   SET_REG(ADR_IOTADC_PIPE_IRQ,_VAL_,5,0xffffffdf)
#define SET_IOTADC_IRQ_EN_PIPE_6(_VAL_)                                   SET_REG(ADR_IOTADC_PIPE_IRQ,_VAL_,6,0xffffffbf)
#define SET_IOTADC_IRQ_EN_PIPE_7(_VAL_)                                   SET_REG(ADR_IOTADC_PIPE_IRQ,_VAL_,7,0xffffff7f)
#define SET_IOTADC_FIFO_SRC_EN_PIPE_0(_VAL_)                              SET_REG(ADR_IOTADC_FIFO_SRC_MASK,_VAL_,0,0xfffffffe)
#define SET_IOTADC_FIFO_SRC_EN_PIPE_1(_VAL_)                              SET_REG(ADR_IOTADC_FIFO_SRC_MASK,_VAL_,1,0xfffffffd)
#define SET_IOTADC_FIFO_SRC_EN_PIPE_2(_VAL_)                              SET_REG(ADR_IOTADC_FIFO_SRC_MASK,_VAL_,2,0xfffffffb)
#define SET_IOTADC_FIFO_SRC_EN_PIPE_3(_VAL_)                              SET_REG(ADR_IOTADC_FIFO_SRC_MASK,_VAL_,3,0xfffffff7)
#define SET_IOTADC_FIFO_SRC_EN_PIPE_4(_VAL_)                              SET_REG(ADR_IOTADC_FIFO_SRC_MASK,_VAL_,4,0xffffffef)
#define SET_IOTADC_FIFO_SRC_EN_PIPE_5(_VAL_)                              SET_REG(ADR_IOTADC_FIFO_SRC_MASK,_VAL_,5,0xffffffdf)
#define SET_IOTADC_FIFO_SRC_EN_PIPE_6(_VAL_)                              SET_REG(ADR_IOTADC_FIFO_SRC_MASK,_VAL_,6,0xffffffbf)
#define SET_IOTADC_FIFO_SRC_EN_PIPE_7(_VAL_)                              SET_REG(ADR_IOTADC_FIFO_SRC_MASK,_VAL_,7,0xffffff7f)
#define SET_IOT_ADC_PIPE_0_DATA(_VAL_)                                    SET_REG(ADR_IOTADC_LATCH_0,_VAL_,0,0xfffff000)
#define SET_IOT_ADC_PIPE_0_IDX(_VAL_)                                     SET_REG(ADR_IOTADC_LATCH_0,_VAL_,12,0xffff0fff)
#define SET_IOT_ADC_PIPE_1_DATA(_VAL_)                                    SET_REG(ADR_IOTADC_LATCH_1,_VAL_,0,0xfffff000)
#define SET_IOT_ADC_PIPE_1_IDX(_VAL_)                                     SET_REG(ADR_IOTADC_LATCH_1,_VAL_,12,0xffff0fff)
#define SET_IOT_ADC_PIPE_2_DATA(_VAL_)                                    SET_REG(ADR_IOTADC_LATCH_2,_VAL_,0,0xfffff000)
#define SET_IOT_ADC_PIPE_2_IDX(_VAL_)                                     SET_REG(ADR_IOTADC_LATCH_2,_VAL_,12,0xffff0fff)
#define SET_IOT_ADC_PIPE_3_DATA(_VAL_)                                    SET_REG(ADR_IOTADC_LATCH_3,_VAL_,0,0xfffff000)
#define SET_IOT_ADC_PIPE_3_IDX(_VAL_)                                     SET_REG(ADR_IOTADC_LATCH_3,_VAL_,12,0xffff0fff)
#define SET_IOT_ADC_PIPE_4_DATA(_VAL_)                                    SET_REG(ADR_IOTADC_LATCH_4,_VAL_,0,0xfffff000)
#define SET_IOT_ADC_PIPE_4_IDX(_VAL_)                                     SET_REG(ADR_IOTADC_LATCH_4,_VAL_,12,0xffff0fff)
#define SET_IOT_ADC_PIPE_5_DATA(_VAL_)                                    SET_REG(ADR_IOTADC_LATCH_5,_VAL_,0,0xfffff000)
#define SET_IOT_ADC_PIPE_5_IDX(_VAL_)                                     SET_REG(ADR_IOTADC_LATCH_5,_VAL_,12,0xffff0fff)
#define SET_IOT_ADC_PIPE_6_DATA(_VAL_)                                    SET_REG(ADR_IOTADC_LATCH_6,_VAL_,0,0xfffff000)
#define SET_IOT_ADC_PIPE_6_IDX(_VAL_)                                     SET_REG(ADR_IOTADC_LATCH_6,_VAL_,12,0xffff0fff)
#define SET_IOT_ADC_PIPE_7_DATA(_VAL_)                                    SET_REG(ADR_IOTADC_LATCH_7,_VAL_,0,0xfffff000)
#define SET_IOT_ADC_PIPE_7_IDX(_VAL_)                                     SET_REG(ADR_IOTADC_LATCH_7,_VAL_,12,0xffff0fff)
#define SET_IOT_ADC_VDD(_VAL_)                                            SET_REG(ADR_IOTADC_LATCH_VDD,_VAL_,0,0xfffff000)
#define SET_IOT_ADC_VDD_VALID(_VAL_)                                      SET_REG(ADR_IOTADC_LATCH_VDD,_VAL_,12,0xffffefff)
#define SET_IOT_ADC_TMP(_VAL_)                                            SET_REG(ADR_IOTADC_LATCH_TMP,_VAL_,0,0xfffff000)
#define SET_IOT_ADC_TMP_VALID(_VAL_)                                      SET_REG(ADR_IOTADC_LATCH_TMP,_VAL_,12,0xffffefff)
#define SET_MANUAL_T_ADDR(_VAL_)                                          SET_REG(ADR_MANUAL_MODE_TX_ADDR,_VAL_,0,0x00000000)
#define SET_MANUAL_R_ADDR(_VAL_)                                          SET_REG(ADR_MANUAL_MODE_RX_ADDR,_VAL_,0,0x00000000)
#define SET_FLASH_FRONT_DLY(_VAL_)                                        SET_REG(ADR_SPI_PARAM,_VAL_,0,0xfffffff0)
#define SET_FLASH_BACK_DLY(_VAL_)                                         SET_REG(ADR_SPI_PARAM,_VAL_,4,0xffffff0f)
#define SET_CSN_DLY(_VAL_)                                                SET_REG(ADR_SPI_PARAM,_VAL_,8,0xfffff0ff)
#define SET_INDICATOR(_VAL_)                                              SET_REG(ADR_SPI_PARAM,_VAL_,12,0xfff00fff)
#define SET_DUMY_DLY(_VAL_)                                               SET_REG(ADR_SPI_PARAM,_VAL_,20,0xff0fffff)
#define SET_MEM_SEL(_VAL_)                                                SET_REG(ADR_SPI_PARAM,_VAL_,24,0xfeffffff)
#define SET_SPI_BUSY(_VAL_)                                               SET_REG(ADR_SPI_PARAM2,_VAL_,0,0xfffffffe)
#define SET_SPI_FLASH_MODE(_VAL_)                                         SET_REG(ADR_SPI_PARAM2,_VAL_,1,0xfffffff9)
#define SET_MANUAL_MODE_BUSY(_VAL_)                                       SET_REG(ADR_SPI_PARAM2,_VAL_,3,0xfffffff7)
#define SET_FLS_PREFETCH_EN(_VAL_)                                        SET_REG(ADR_SPI_PARAM2,_VAL_,4,0xffffffef)
#define SET_WRAP_EN(_VAL_)                                                SET_REG(ADR_SPI_PARAM2,_VAL_,5,0xffffffdf)
#define SET_CONTINUE_R_EN(_VAL_)                                          SET_REG(ADR_SPI_PARAM2,_VAL_,6,0xffffffbf)
#define SET_MANUAL_T_LEN(_VAL_)                                           SET_REG(ADR_SPI_TX_LEN,_VAL_,0,0xffff0000)
#define SET_MANUAL_R_LEN(_VAL_)                                           SET_REG(ADR_SPI_RX_LEN,_VAL_,0,0xffff0000)
#define SET_BIT1_WR_CMD(_VAL_)                                            SET_REG(ADR_CMD_SET,_VAL_,0,0xffffff00)
#define SET_BIT1_RD_CMD(_VAL_)                                            SET_REG(ADR_CMD_SET,_VAL_,8,0xffff00ff)
#define SET_BIT2_RD_CMD(_VAL_)                                            SET_REG(ADR_CMD_SET,_VAL_,16,0xff00ffff)
#define SET_BIT4_RD_CMD(_VAL_)                                            SET_REG(ADR_CMD_SET,_VAL_,24,0x00ffffff)
#define SET_BIT4_WR_CMD(_VAL_)                                            SET_REG(ADR_CMD_SET_1,_VAL_,0,0xffffff00)
#define SET_FLS_CLK_IN_DLY_SEL(_VAL_)                                     SET_REG(ADR_FLASH_IO0_DLY,_VAL_,0,0xfffffff8)
#define SET_FLS_CLK_OUT_DLY_SEL(_VAL_)                                    SET_REG(ADR_FLASH_IO0_DLY,_VAL_,4,0xffffff8f)
#define SET_FLS_MOSI_IN_DLY_SEL(_VAL_)                                    SET_REG(ADR_FLASH_IO0_DLY,_VAL_,8,0xfffff8ff)
#define SET_FLS_MOSI_OUT_DLY_SEL(_VAL_)                                   SET_REG(ADR_FLASH_IO0_DLY,_VAL_,12,0xffff8fff)
#define SET_FLS_MISO_IN_DLY_SEL(_VAL_)                                    SET_REG(ADR_FLASH_IO0_DLY,_VAL_,16,0xfff8ffff)
#define SET_FLS_MISO_OUT_DLY_SEL(_VAL_)                                   SET_REG(ADR_FLASH_IO0_DLY,_VAL_,20,0xff8fffff)
#define SET_FLS_WP_IN_DLY_SEL(_VAL_)                                      SET_REG(ADR_FLASH_IO0_DLY,_VAL_,24,0xf8ffffff)
#define SET_FLS_WP_OUT_DLY_SEL(_VAL_)                                     SET_REG(ADR_FLASH_IO0_DLY,_VAL_,28,0x8fffffff)
#define SET_FLS_NC_IN_DLY_SEL(_VAL_)                                      SET_REG(ADR_FLASH_IO1_DLY,_VAL_,0,0xfffffff8)
#define SET_FLS_NC_OUT_DLY_SEL(_VAL_)                                     SET_REG(ADR_FLASH_IO1_DLY,_VAL_,4,0xffffff8f)
#define SET_SPI_F_MISO_CLK_SEL(_VAL_)                                     SET_REG(ADR_FLASH_IO1_DLY,_VAL_,8,0xfffffeff)
#define SET_SPI_FEEDBACK_CLK_SEL(_VAL_)                                   SET_REG(ADR_FLASH_IO1_DLY,_VAL_,12,0xffffefff)
#define SET_FLS_INS_START_ADDR(_VAL_)                                     SET_REG(ADR_FLS_INS_SPACE_START_ADDR,_VAL_,0,0xff000000)
#define SET_FLS_INS_END_ADDR(_VAL_)                                       SET_REG(ADR_FLS_INS_SPACE_END_ADDR,_VAL_,0,0xff000000)
#define SET_INS_BUF_CLR(_VAL_)                                            SET_REG(ADR_BUFFER_CLEAR_ERROR_FLAG_CLEAR,_VAL_,0,0xfffffffe)
#define SET_RW_BUF_CLR(_VAL_)                                             SET_REG(ADR_BUFFER_CLEAR_ERROR_FLAG_CLEAR,_VAL_,1,0xfffffffd)
#define SET_ERR_FLAG_CLR(_VAL_)                                           SET_REG(ADR_BUFFER_CLEAR_ERROR_FLAG_CLEAR,_VAL_,2,0xfffffffb)
#define SET_PS_PREFETCH_EN(_VAL_)                                         SET_REG(ADR_PSRAM_PARAM,_VAL_,0,0xfffffffe)
#define SET_PS_INS_START_ADDR(_VAL_)                                      SET_REG(ADR_PSRAM_INS_SPACE_START_ADDR,_VAL_,0,0xff000000)
#define SET_PS_INS_END_ADDR(_VAL_)                                        SET_REG(ADR_PSRAM_INS_SPACE_END_ADDR,_VAL_,0,0xff000000)
#define SET_FLASH_ADDR_OFSET(_VAL_)                                       SET_REG(ADR_FLASH_ADDR_OFSET,_VAL_,0,0xfffffe00)
#define SET_FLS_SW_RST(_VAL_)                                             SET_REG(ADR_FLASH_CTRL_RST,_VAL_,0,0xfffffffe)
#define SET_FLS_RST_CMD_EN(_VAL_)                                         SET_REG(ADR_FLASH_RST_CMD,_VAL_,0,0xfffffffe)
#define SET_FLS_RST_CMD(_VAL_)                                            SET_REG(ADR_FLASH_RST_CMD,_VAL_,1,0xfffffffd)
#define SET_MASK_TYPHOST_INT_MAP_02(_VAL_)                                SET_REG(ADR_MASK_TYPHOST_INT_MAP_02,_VAL_,0,0x00000000)
#define SET_RAW_TYPHOST_INT_MAP_02(_VAL_)                                 SET_REG(ADR_RAW_TYPHOST_INT_MAP_02,_VAL_,0,0x00000000)
#define SET_POSTMASK_TYPHOST_INT_MAP_02(_VAL_)                            SET_REG(ADR_POSTMASK_TYPHOST_INT_MAP_02,_VAL_,0,0x00000000)
#define SET_MASK_TYPHOST_INT_MAP_15(_VAL_)                                SET_REG(ADR_MASK_TYPHOST_INT_MAP_15,_VAL_,0,0x00000000)
#define SET_RAW_TYPHOST_INT_MAP_15(_VAL_)                                 SET_REG(ADR_RAW_TYPHOST_INT_MAP_15,_VAL_,0,0x00000000)
#define SET_POSTMASK_TYPHOST_INT_MAP_15(_VAL_)                            SET_REG(ADR_POSTMASK_TYPHOST_INT_MAP_15,_VAL_,0,0x00000000)
#define SET_MASK_TYPHOST_INT_MAP_31(_VAL_)                                SET_REG(ADR_MASK_TYPHOST_INT_MAP_31,_VAL_,0,0x00000000)
#define SET_RAW_TYPHOST_INT_MAP_31(_VAL_)                                 SET_REG(ADR_RAW_TYPHOST_INT_MAP_31,_VAL_,0,0x00000000)
#define SET_POSTMASK_TYPHOST_INT_MAP_31(_VAL_)                            SET_REG(ADR_POSTMASK_TYPHOST_INT_MAP_31,_VAL_,0,0x00000000)
#define SET_MASK_TYPHOST_INT_MAP(_VAL_)                                   SET_REG(ADR_MASK_TYPHOST_INT_MAP,_VAL_,0,0x00000000)
#define SET_RAW_TYPHOST_INT_MAP(_VAL_)                                    SET_REG(ADR_RAW_TYPHOST_INT_MAP,_VAL_,0,0x00000000)
#define SET_POSTMASK_TYPHOST_INT_MAP(_VAL_)                               SET_REG(ADR_POSTMASK_TYPHOST_INT_MAP,_VAL_,0,0x00000000)
#define SET_SUMMARY_TYPHOST_INT_MAP(_VAL_)                                SET_REG(ADR_SUMMARY_TYPHOST_INT_MAP,_VAL_,0,0xfffffffe)
#define SET_MASK_TYPMCU_INT_MAP_02(_VAL_)                                 SET_REG(ADR_MASK_TYPMCU_INT_MAP_02,_VAL_,0,0x00000000)
#define SET_RAW_TYPMCU_INT_MAP_02(_VAL_)                                  SET_REG(ADR_RAW_TYPMCU_INT_MAP_02,_VAL_,0,0x00000000)
#define SET_POSTMASK_TYPMCU_INT_MAP_02(_VAL_)                             SET_REG(ADR_POSTMASK_TYPMCU_INT_MAP_02,_VAL_,0,0x00000000)
#define SET_MASK_TYPMCU_INT_MAP_15(_VAL_)                                 SET_REG(ADR_MASK_TYPMCU_INT_MAP_15,_VAL_,0,0x00000000)
#define SET_RAW_TYPMCU_INT_MAP_15(_VAL_)                                  SET_REG(ADR_RAW_TYPMCU_INT_MAP_15,_VAL_,0,0x00000000)
#define SET_POSTMASK_TYPMCU_INT_MAP_15(_VAL_)                             SET_REG(ADR_POSTMASK_TYPMCU_INT_MAP_15,_VAL_,0,0x00000000)
#define SET_MASK_TYPMCU_INT_MAP_31(_VAL_)                                 SET_REG(ADR_MASK_TYPMCU_INT_MAP_31,_VAL_,0,0x00000000)
#define SET_RAW_TYPMCU_INT_MAP_31(_VAL_)                                  SET_REG(ADR_RAW_TYPMCU_INT_MAP_31,_VAL_,0,0x00000000)
#define SET_POSTMASK_TYPMCU_INT_MAP_31(_VAL_)                             SET_REG(ADR_POSTMASK_TYPMCU_INT_MAP_31,_VAL_,0,0x00000000)
#define SET_MASK_TYPMCU_INT_MAP(_VAL_)                                    SET_REG(ADR_MASK_TYPMCU_INT_MAP,_VAL_,0,0x00000000)
#define SET_RAW_TYPMCU_INT_MAP(_VAL_)                                     SET_REG(ADR_RAW_TYPMCU_INT_MAP,_VAL_,0,0x00000000)
#define SET_POSTMASK_TYPMCU_INT_MAP(_VAL_)                                SET_REG(ADR_POSTMASK_TYPMCU_INT_MAP,_VAL_,0,0x00000000)
#define SET_SUMMARY_TYPMCU_INT_MAP(_VAL_)                                 SET_REG(ADR_SUMMARY_TYPMCU_INT_MAP,_VAL_,0,0xfffffffe)
#define SET_INT_WIFI_PHY(_VAL_)                                           SET_REG(ADR_CLR_INT_STS2,_VAL_,23,0xff7fffff)
#define SET_INT_UART_DBG_RX_TOUT(_VAL_)                                   SET_REG(ADR_CLR_INT_STS2,_VAL_,26,0xfbffffff)
#define SET_INT_UART_DATA_RX_TOUT(_VAL_)                                  SET_REG(ADR_CLR_INT_STS2,_VAL_,30,0xbfffffff)
#define SET_INT_RTC_CAL_RDY(_VAL_)                                        SET_REG(ADR_CLR_INT_STS1,_VAL_,7,0xffffff7f)
#define SET_INT_ALC_TIMEOUT(_VAL_)                                        SET_REG(ADR_CLR_INT_STS1,_VAL_,8,0xfffffeff)
#define SET_INT_REQ_LOCK(_VAL_)                                           SET_REG(ADR_CLR_INT_STS1,_VAL_,9,0xfffffdff)
#define SET_INT_TX_LIMIT(_VAL_)                                           SET_REG(ADR_CLR_INT_STS1,_VAL_,10,0xfffffbff)
#define SET_INT_ID_THOLD_RX(_VAL_)                                        SET_REG(ADR_CLR_INT_STS1,_VAL_,11,0xfffff7ff)
#define SET_INT_ID_THOLD_TX(_VAL_)                                        SET_REG(ADR_CLR_INT_STS1,_VAL_,12,0xffffefff)
#define SET_INT_ID_DOUBLE_RLS(_VAL_)                                      SET_REG(ADR_CLR_INT_STS1,_VAL_,13,0xffffdfff)
#define SET_INT_RX_ID_LEN_THOLD(_VAL_)                                    SET_REG(ADR_CLR_INT_STS1,_VAL_,14,0xffffbfff)
#define SET_INT_TX_ID_LEN_THOLD(_VAL_)                                    SET_REG(ADR_CLR_INT_STS1,_VAL_,15,0xffff7fff)
#define SET_INT_ALL_ID_LEN_THOLD(_VAL_)                                   SET_REG(ADR_CLR_INT_STS1,_VAL_,16,0xfffeffff)
#define SET_INT_TRASH_CAN(_VAL_)                                          SET_REG(ADR_CLR_INT_STS1,_VAL_,17,0xfffdffff)
#define SET_INT_MB_LOWTHOLD(_VAL_)                                        SET_REG(ADR_CLR_INT_STS1,_VAL_,18,0xfffbffff)
#define SET_INT_EDCA0_LOWTHOLD(_VAL_)                                     SET_REG(ADR_CLR_INT_STS1,_VAL_,20,0xffefffff)
#define SET_INT_EDCA1_LOWTHOLD(_VAL_)                                     SET_REG(ADR_CLR_INT_STS1,_VAL_,21,0xffdfffff)
#define SET_INT_EDCA2_LOWTHOLD(_VAL_)                                     SET_REG(ADR_CLR_INT_STS1,_VAL_,22,0xffbfffff)
#define SET_INT_EDCA3_LOWTHOLD(_VAL_)                                     SET_REG(ADR_CLR_INT_STS1,_VAL_,23,0xff7fffff)
#define SET_PHY_LP_INTRUP(_VAL_)                                          SET_REG(ADR_CLR_INT_STS1,_VAL_,31,0x7fffffff)
#define SET_INT_SDIO_WAKE(_VAL_)                                          SET_REG(ADR_CLR_INT_STS0,_VAL_,2,0xfffffffb)
#define SET_INT_SPIMST0(_VAL_)                                            SET_REG(ADR_CLR_INT_STS0,_VAL_,3,0xfffffff7)
#define SET_INT_FLASH_DMA_DONE(_VAL_)                                     SET_REG(ADR_CLR_INT_STS0,_VAL_,6,0xffffffbf)
#define SET_INT_DMAC0_INT_COMBINED(_VAL_)                                 SET_REG(ADR_CLR_INT_STS0,_VAL_,9,0xfffffdff)
#define SET_INT_DMAC1_INT_COMBINED(_VAL_)                                 SET_REG(ADR_CLR_INT_STS0,_VAL_,10,0xfffffbff)
#define SET_INT_I2S(_VAL_)                                                SET_REG(ADR_CLR_INT_STS0,_VAL_,16,0xfffeffff)
#define SET_INT_CPU_ALT(_VAL_)                                            SET_REG(ADR_CLR_INT_STS0,_VAL_,18,0xfffbffff)
#define SET_INT_CPU(_VAL_)                                                SET_REG(ADR_CLR_INT_STS0,_VAL_,19,0xfff7ffff)
#define SET_INT_US_TIMER_0(_VAL_)                                         SET_REG(ADR_CLR_INT_STS0,_VAL_,20,0xffefffff)
#define SET_INT_US_TIMER_1(_VAL_)                                         SET_REG(ADR_CLR_INT_STS0,_VAL_,21,0xffdfffff)
#define SET_INT_US_TIMER_2(_VAL_)                                         SET_REG(ADR_CLR_INT_STS0,_VAL_,22,0xffbfffff)
#define SET_INT_US_TIMER_3(_VAL_)                                         SET_REG(ADR_CLR_INT_STS0,_VAL_,23,0xff7fffff)
#define SET_INT_MS_TIMER_0(_VAL_)                                         SET_REG(ADR_CLR_INT_STS0,_VAL_,24,0xfeffffff)
#define SET_INT_MS_TIMER_1(_VAL_)                                         SET_REG(ADR_CLR_INT_STS0,_VAL_,25,0xfdffffff)
#define SET_INT_MS_TIMER_2(_VAL_)                                         SET_REG(ADR_CLR_INT_STS0,_VAL_,26,0xfbffffff)
#define SET_INT_MS_TIMER_3(_VAL_)                                         SET_REG(ADR_CLR_INT_STS0,_VAL_,27,0xf7ffffff)
#define SET_INT_I2C0(_VAL_)                                               SET_REG(ADR_CLR_INT_STS0,_VAL_,28,0xefffffff)
#define SET_INT_HCI(_VAL_)                                                SET_REG(ADR_CLR_INT_STS0,_VAL_,29,0xdfffffff)
#define SET_INT_CO_DMA(_VAL_)                                             SET_REG(ADR_CLR_INT_STS0,_VAL_,30,0xbfffffff)
#define SET_MASK_TYPHOST_INT_MAP1(_VAL_)                                  SET_REG(ADR_MASK_TYPHOST_INT_MAP1,_VAL_,0,0x00000000)
#define SET_POSTMASK_TYPHOST_INT_MAP1(_VAL_)                              SET_REG(ADR_POSTMASK_TYPHOST_INT_MAP1,_VAL_,0,0x00000000)
#define SET_SUMMARY_TYPHOST_INT_MAP1(_VAL_)                               SET_REG(ADR_SUMMARY_TYPHOST_INT_MAP1,_VAL_,0,0xfffffffe)
#define SET_INT_I2C1(_VAL_)                                               SET_REG(ADR_CLR_INT_STS3,_VAL_,2,0xfffffffb)
#define SET_INT_SPIMST1(_VAL_)                                            SET_REG(ADR_CLR_INT_STS3,_VAL_,3,0xfffffff7)
#define SET_INT_SPIMST2(_VAL_)                                            SET_REG(ADR_CLR_INT_STS3,_VAL_,4,0xffffffef)
#define SET_INT_SPISLV0(_VAL_)                                            SET_REG(ADR_CLR_INT_STS3,_VAL_,5,0xffffffdf)
#define SET_INT_SPISLV1(_VAL_)                                            SET_REG(ADR_CLR_INT_STS3,_VAL_,6,0xffffffbf)
#define SET_INT_I2S1(_VAL_)                                               SET_REG(ADR_CLR_INT_STS3,_VAL_,7,0xffffff7f)
#define SET_INT_UART1_DATA_RX_TOUT(_VAL_)                                 SET_REG(ADR_CLR_INT_STS3,_VAL_,30,0xbfffffff)
#define SET_KEEP_SPISLV1_INT(_VAL_)                                       SET_REG(ADR_KEEP_PERI_INTR_MODE,_VAL_,0,0xfffffffe)
#define SET_KEEP_SPISLV0_INT(_VAL_)                                       SET_REG(ADR_KEEP_PERI_INTR_MODE,_VAL_,1,0xfffffffd)
#define SET_KEEP_SPIMAS2_INT(_VAL_)                                       SET_REG(ADR_KEEP_PERI_INTR_MODE,_VAL_,2,0xfffffffb)
#define SET_KEEP_SPIMAS1_INT(_VAL_)                                       SET_REG(ADR_KEEP_PERI_INTR_MODE,_VAL_,3,0xfffffff7)
#define SET_KEEP_SPIMAS0_INT(_VAL_)                                       SET_REG(ADR_KEEP_PERI_INTR_MODE,_VAL_,4,0xffffffef)
#define SET_KEEP_I2C1_INT(_VAL_)                                          SET_REG(ADR_KEEP_PERI_INTR_MODE,_VAL_,5,0xffffffdf)
#define SET_KEEP_I2C0_INT(_VAL_)                                          SET_REG(ADR_KEEP_PERI_INTR_MODE,_VAL_,6,0xffffffbf)
#define SET_KEEP_I2STRX_INT(_VAL_)                                        SET_REG(ADR_KEEP_PERI_INTR_MODE,_VAL_,7,0xffffff7f)
#define SET_KEEP_I2STRX1_INT(_VAL_)                                       SET_REG(ADR_KEEP_PERI_INTR_MODE,_VAL_,8,0xfffffeff)
#define SET_KEEP_DMAC_INT(_VAL_)                                          SET_REG(ADR_KEEP_PERI_INTR_MODE,_VAL_,30,0xbfffffff)
#define SET_KEEP_DMAC1_INT(_VAL_)                                         SET_REG(ADR_KEEP_PERI_INTR_MODE,_VAL_,31,0x7fffffff)
#define SET_INT_BLE_LL_TOP0(_VAL_)                                        SET_REG(ADR_CLR_INT_STS4,_VAL_,0,0xfffffffe)
#define SET_INT_BLE_LL_TOP1(_VAL_)                                        SET_REG(ADR_CLR_INT_STS4,_VAL_,1,0xfffffffd)
#define SET_INT_BLE_LL_TOP2(_VAL_)                                        SET_REG(ADR_CLR_INT_STS4,_VAL_,2,0xfffffffb)
#define SET_INT_BLE_LL_TOP3(_VAL_)                                        SET_REG(ADR_CLR_INT_STS4,_VAL_,3,0xfffffff7)
#define SET_INT_BLE_LL_TOP4(_VAL_)                                        SET_REG(ADR_CLR_INT_STS4,_VAL_,4,0xffffffef)
#define SET_MASK_TYPMCU_INT_MAP_04(_VAL_)                                 SET_REG(ADR_MASK_TYPMCU_INT_MAP_04,_VAL_,0,0x00000000)
#define SET_RAW_TYPMCU_INT_MAP_04(_VAL_)                                  SET_REG(ADR_RAW_TYPMCU_INT_MAP_04,_VAL_,0,0x00000000)
#define SET_POSTMASK_TYPMCU_INT_MAP_04(_VAL_)                             SET_REG(ADR_POSTMASK_TYPMCU_INT_MAP_04,_VAL_,0,0x00000000)
#define SET_MASK_TYPMCU_INT_MAP_05(_VAL_)                                 SET_REG(ADR_MASK_TYPMCU_INT_MAP_05,_VAL_,0,0x00000000)
#define SET_RAW_TYPMCU_INT_MAP_05(_VAL_)                                  SET_REG(ADR_RAW_TYPMCU_INT_MAP_05,_VAL_,0,0x00000000)
#define SET_POSTMASK_TYPMCU_INT_MAP_05(_VAL_)                             SET_REG(ADR_POSTMASK_TYPMCU_INT_MAP_05,_VAL_,0,0x00000000)
#define SET_MASK_TYPMCU_INT_MAP_11(_VAL_)                                 SET_REG(ADR_MASK_TYPMCU_INT_MAP_11,_VAL_,0,0x00000000)
#define SET_RAW_TYPMCU_INT_MAP_11(_VAL_)                                  SET_REG(ADR_RAW_TYPMCU_INT_MAP_11,_VAL_,0,0x00000000)
#define SET_POSTMASK_TYPMCU_INT_MAP_11(_VAL_)                             SET_REG(ADR_POSTMASK_TYPMCU_INT_MAP_11,_VAL_,0,0x00000000)
#define SET_BLE_SW_MSG_INT(_VAL_)                                         SET_REG(ADR_BLE_SW0,_VAL_,0,0xfffffffe)
#define SET_BLE_SW_EVT_INT(_VAL_)                                         SET_REG(ADR_BLE_SW1,_VAL_,0,0xfffffffe)
#define SET_BLE_SW_SV_INT(_VAL_)                                          SET_REG(ADR_BLE_SW2,_VAL_,0,0xfffffffe)
#define SET_MASK_TYPMCU_INT_MAP_30(_VAL_)                                 SET_REG(ADR_MASK_TYPMCU_INT_MAP_30,_VAL_,0,0x00000000)
#define SET_RAW_TYPMCU_INT_MAP_30(_VAL_)                                  SET_REG(ADR_RAW_TYPMCU_INT_MAP_30,_VAL_,0,0x00000000)
#define SET_POSTMASK_TYPMCU_INT_MAP_30(_VAL_)                             SET_REG(ADR_POSTMASK_TYPMCU_INT_MAP_30,_VAL_,0,0x00000000)
#define SET_MASK_TYPMCU_INT_MAP_30_1(_VAL_)                               SET_REG(ADR_MASK_TYPMCU_INT_MAP_30_1,_VAL_,0,0x00000000)
#define SET_RAW_TYPMCU_INT_MAP_30_1(_VAL_)                                SET_REG(ADR_RAW_TYPMCU_INT_MAP_30_1,_VAL_,0,0x00000000)
#define SET_POSTMASK_TYPMCU_INT_MAP_30_1(_VAL_)                           SET_REG(ADR_POSTMASK_TYPMCU_INT_MAP_30_1,_VAL_,0,0x00000000)
#define SET_INT_GPI_SUB_00(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_00_TO_07,_VAL_,0,0xfffffff0)
#define SET_INT_GPI_SUB_01(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_00_TO_07,_VAL_,4,0xffffff0f)
#define SET_INT_GPI_SUB_02(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_00_TO_07,_VAL_,8,0xfffff0ff)
#define SET_INT_GPI_SUB_03(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_00_TO_07,_VAL_,12,0xffff0fff)
#define SET_INT_GPI_SUB_04(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_00_TO_07,_VAL_,16,0xfff0ffff)
#define SET_INT_GPI_SUB_05(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_00_TO_07,_VAL_,20,0xff0fffff)
#define SET_INT_GPI_SUB_06(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_00_TO_07,_VAL_,24,0xf0ffffff)
#define SET_INT_GPI_SUB_07(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_00_TO_07,_VAL_,28,0x0fffffff)
#define SET_INT_GPI_SUB_08(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_08_TO_15,_VAL_,0,0xfffffff0)
#define SET_INT_GPI_SUB_09(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_08_TO_15,_VAL_,4,0xffffff0f)
#define SET_INT_GPI_SUB_10(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_08_TO_15,_VAL_,8,0xfffff0ff)
#define SET_INT_GPI_SUB_11(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_08_TO_15,_VAL_,12,0xffff0fff)
#define SET_INT_GPI_SUB_12(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_08_TO_15,_VAL_,16,0xfff0ffff)
#define SET_INT_GPI_SUB_13(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_08_TO_15,_VAL_,20,0xff0fffff)
#define SET_INT_GPI_SUB_14(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_08_TO_15,_VAL_,24,0xf0ffffff)
#define SET_INT_GPI_SUB_15(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_08_TO_15,_VAL_,28,0x0fffffff)
#define SET_INT_GPI_SUB_16(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_16_TO_23,_VAL_,0,0xfffffff0)
#define SET_INT_GPI_SUB_17(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_16_TO_23,_VAL_,4,0xffffff0f)
#define SET_INT_GPI_SUB_18(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_16_TO_23,_VAL_,8,0xfffff0ff)
#define SET_INT_GPI_SUB_19(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_16_TO_23,_VAL_,12,0xffff0fff)
#define SET_INT_GPI_SUB_20(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_16_TO_23,_VAL_,16,0xfff0ffff)
#define SET_INT_GPI_SUB_21(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_16_TO_23,_VAL_,20,0xff0fffff)
#define SET_INT_GPI_SUB_22(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_16_TO_23,_VAL_,24,0xf0ffffff)
#define SET_INT_GPI_SUB_23(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_16_TO_23,_VAL_,28,0x0fffffff)
#define SET_INT_GPI_SUB_24(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_24_TO_31,_VAL_,0,0xfffffff0)
#define SET_INT_GPI_SUB_25(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_24_TO_31,_VAL_,4,0xffffff0f)
#define SET_INT_GPI_SUB_26(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_24_TO_31,_VAL_,8,0xfffff0ff)
#define SET_INT_GPI_SUB_27(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_24_TO_31,_VAL_,12,0xffff0fff)
#define SET_INT_GPI_SUB_28(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_24_TO_31,_VAL_,16,0xfff0ffff)
#define SET_INT_GPI_SUB_29(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_24_TO_31,_VAL_,20,0xff0fffff)
#define SET_INT_GPI_SUB_30(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_24_TO_31,_VAL_,24,0xf0ffffff)
#define SET_INT_GPI_SUB_31(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_24_TO_31,_VAL_,28,0x0fffffff)
#define SET_INT_GPI_SUB_32(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_32_TO_37,_VAL_,0,0xfffffff0)
#define SET_INT_GPI_SUB_33(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_32_TO_37,_VAL_,4,0xffffff0f)
#define SET_INT_GPI_SUB_34(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_32_TO_37,_VAL_,8,0xfffff0ff)
#define SET_INT_GPI_SUB_35(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_32_TO_37,_VAL_,12,0xffff0fff)
#define SET_INT_GPI_SUB_36(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_32_TO_37,_VAL_,16,0xfff0ffff)
#define SET_INT_GPI_SUB_37(_VAL_)                                         SET_REG(ADR_GPIO_INTERRUPT_BANK_32_TO_37,_VAL_,20,0xff0fffff)
#define SET_INT_GPI_MODE_00(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_00_TO_07,_VAL_,0,0xfffffff8)
#define SET_INT_GPI_MODE_01(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_00_TO_07,_VAL_,4,0xffffff8f)
#define SET_INT_GPI_MODE_02(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_00_TO_07,_VAL_,8,0xfffff8ff)
#define SET_INT_GPI_MODE_03(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_00_TO_07,_VAL_,12,0xffff8fff)
#define SET_INT_GPI_MODE_04(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_00_TO_07,_VAL_,16,0xfff8ffff)
#define SET_INT_GPI_MODE_05(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_00_TO_07,_VAL_,20,0xff8fffff)
#define SET_INT_GPI_MODE_06(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_00_TO_07,_VAL_,24,0xf8ffffff)
#define SET_INT_GPI_MODE_07(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_00_TO_07,_VAL_,28,0x8fffffff)
#define SET_INT_GPI_MODE_08(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_08_TO_15,_VAL_,0,0xfffffff8)
#define SET_INT_GPI_MODE_09(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_08_TO_15,_VAL_,4,0xffffff8f)
#define SET_INT_GPI_MODE_10(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_08_TO_15,_VAL_,8,0xfffff8ff)
#define SET_INT_GPI_MODE_11(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_08_TO_15,_VAL_,12,0xffff8fff)
#define SET_INT_GPI_MODE_12(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_08_TO_15,_VAL_,16,0xfff8ffff)
#define SET_INT_GPI_MODE_13(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_08_TO_15,_VAL_,20,0xff8fffff)
#define SET_INT_GPI_MODE_14(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_08_TO_15,_VAL_,24,0xf8ffffff)
#define SET_INT_GPI_MODE_15(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_08_TO_15,_VAL_,28,0x8fffffff)
#define SET_INT_GPI_MODE_16(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_16_TO_23,_VAL_,0,0xfffffff8)
#define SET_INT_GPI_MODE_17(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_16_TO_23,_VAL_,4,0xffffff8f)
#define SET_INT_GPI_MODE_18(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_16_TO_23,_VAL_,8,0xfffff8ff)
#define SET_INT_GPI_MODE_19(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_16_TO_23,_VAL_,12,0xffff8fff)
#define SET_INT_GPI_MODE_20(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_16_TO_23,_VAL_,16,0xfff8ffff)
#define SET_INT_GPI_MODE_21(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_16_TO_23,_VAL_,20,0xff8fffff)
#define SET_INT_GPI_MODE_22(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_16_TO_23,_VAL_,24,0xf8ffffff)
#define SET_INT_GPI_MODE_23(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_16_TO_23,_VAL_,28,0x8fffffff)
#define SET_INT_GPI_MODE_24(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_24_TO_31,_VAL_,0,0xfffffff8)
#define SET_INT_GPI_MODE_25(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_24_TO_31,_VAL_,4,0xffffff8f)
#define SET_INT_GPI_MODE_26(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_24_TO_31,_VAL_,8,0xfffff8ff)
#define SET_INT_GPI_MODE_27(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_24_TO_31,_VAL_,12,0xffff8fff)
#define SET_INT_GPI_MODE_28(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_24_TO_31,_VAL_,16,0xfff8ffff)
#define SET_INT_GPI_MODE_29(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_24_TO_31,_VAL_,20,0xff8fffff)
#define SET_INT_GPI_MODE_30(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_24_TO_31,_VAL_,24,0xf8ffffff)
#define SET_INT_GPI_MODE_31(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_24_TO_31,_VAL_,28,0x8fffffff)
#define SET_INT_GPI_MODE_32(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_32_TO_37,_VAL_,0,0xfffffff8)
#define SET_INT_GPI_MODE_33(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_32_TO_37,_VAL_,4,0xffffff8f)
#define SET_INT_GPI_MODE_34(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_32_TO_37,_VAL_,8,0xfffff8ff)
#define SET_INT_GPI_MODE_35(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_32_TO_37,_VAL_,12,0xffff8fff)
#define SET_INT_GPI_MODE_36(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_32_TO_37,_VAL_,16,0xfff8ffff)
#define SET_INT_GPI_MODE_37(_VAL_)                                        SET_REG(ADR_GPIO_INTERRUPT_MODE_32_TO_37,_VAL_,20,0xff8fffff)
#define SET_GPO_INT_POL(_VAL_)                                            SET_REG(ADR_GPIO_INTERRUPT_POL,_VAL_,31,0x7fffffff)
#define SET_PATCH02_EN(_VAL_)                                             SET_REG(ADR_ROM_PATCH02_0,_VAL_,0,0xfffffffe)
#define SET_PATCH02_ADDR(_VAL_)                                           SET_REG(ADR_ROM_PATCH02_0,_VAL_,2,0xfffc0003)
#define SET_PATCH02_DATA(_VAL_)                                           SET_REG(ADR_ROM_PATCH02_1,_VAL_,0,0x00000000)
#define SET_PATCH03_EN(_VAL_)                                             SET_REG(ADR_ROM_PATCH03_0,_VAL_,0,0xfffffffe)
#define SET_PATCH03_ADDR(_VAL_)                                           SET_REG(ADR_ROM_PATCH03_0,_VAL_,2,0xfffc0003)
#define SET_PATCH03_DATA(_VAL_)                                           SET_REG(ADR_ROM_PATCH03_1,_VAL_,0,0x00000000)
#define SET_PATCH04_EN(_VAL_)                                             SET_REG(ADR_ROM_PATCH04_0,_VAL_,0,0xfffffffe)
#define SET_PATCH04_ADDR(_VAL_)                                           SET_REG(ADR_ROM_PATCH04_0,_VAL_,2,0xfffc0003)
#define SET_PATCH04_DATA(_VAL_)                                           SET_REG(ADR_ROM_PATCH04_1,_VAL_,0,0x00000000)
#define SET_PATCH05_EN(_VAL_)                                             SET_REG(ADR_ROM_PATCH05_0,_VAL_,0,0xfffffffe)
#define SET_PATCH05_ADDR(_VAL_)                                           SET_REG(ADR_ROM_PATCH05_0,_VAL_,2,0xfffc0003)
#define SET_PATCH05_DATA(_VAL_)                                           SET_REG(ADR_ROM_PATCH05_1,_VAL_,0,0x00000000)
#define SET_PATCH06_EN(_VAL_)                                             SET_REG(ADR_ROM_PATCH06_0,_VAL_,0,0xfffffffe)
#define SET_PATCH06_ADDR(_VAL_)                                           SET_REG(ADR_ROM_PATCH06_0,_VAL_,2,0xfffc0003)
#define SET_PATCH06_DATA(_VAL_)                                           SET_REG(ADR_ROM_PATCH06_1,_VAL_,0,0x00000000)
#define SET_PATCH07_EN(_VAL_)                                             SET_REG(ADR_ROM_PATCH07_0,_VAL_,0,0xfffffffe)
#define SET_PATCH07_ADDR(_VAL_)                                           SET_REG(ADR_ROM_PATCH07_0,_VAL_,2,0xfffc0003)
#define SET_PATCH07_DATA(_VAL_)                                           SET_REG(ADR_ROM_PATCH07_1,_VAL_,0,0x00000000)
#define SET_PATCH08_EN(_VAL_)                                             SET_REG(ADR_ROM_PATCH08_0,_VAL_,0,0xfffffffe)
#define SET_PATCH08_ADDR(_VAL_)                                           SET_REG(ADR_ROM_PATCH08_0,_VAL_,2,0xfffc0003)
#define SET_PATCH08_DATA(_VAL_)                                           SET_REG(ADR_ROM_PATCH08_1,_VAL_,0,0x00000000)
#define SET_PATCH09_EN(_VAL_)                                             SET_REG(ADR_ROM_PATCH09_0,_VAL_,0,0xfffffffe)
#define SET_PATCH09_ADDR(_VAL_)                                           SET_REG(ADR_ROM_PATCH09_0,_VAL_,2,0xfffc0003)
#define SET_PATCH09_DATA(_VAL_)                                           SET_REG(ADR_ROM_PATCH09_1,_VAL_,0,0x00000000)
#define SET_PATCH10_EN(_VAL_)                                             SET_REG(ADR_ROM_PATCH10_0,_VAL_,0,0xfffffffe)
#define SET_PATCH10_ADDR(_VAL_)                                           SET_REG(ADR_ROM_PATCH10_0,_VAL_,2,0xfffc0003)
#define SET_PATCH10_DATA(_VAL_)                                           SET_REG(ADR_ROM_PATCH10_1,_VAL_,0,0x00000000)
#define SET_PATCH11_EN(_VAL_)                                             SET_REG(ADR_ROM_PATCH11_0,_VAL_,0,0xfffffffe)
#define SET_PATCH11_ADDR(_VAL_)                                           SET_REG(ADR_ROM_PATCH11_0,_VAL_,2,0xfffc0003)
#define SET_PATCH11_DATA(_VAL_)                                           SET_REG(ADR_ROM_PATCH11_1,_VAL_,0,0x00000000)
#define SET_PATCH12_EN(_VAL_)                                             SET_REG(ADR_ROM_PATCH12_0,_VAL_,0,0xfffffffe)
#define SET_PATCH12_ADDR(_VAL_)                                           SET_REG(ADR_ROM_PATCH12_0,_VAL_,2,0xfffc0003)
#define SET_PATCH12_DATA(_VAL_)                                           SET_REG(ADR_ROM_PATCH12_1,_VAL_,0,0x00000000)
#define SET_PATCH13_EN(_VAL_)                                             SET_REG(ADR_ROM_PATCH13_0,_VAL_,0,0xfffffffe)
#define SET_PATCH13_ADDR(_VAL_)                                           SET_REG(ADR_ROM_PATCH13_0,_VAL_,2,0xfffc0003)
#define SET_PATCH13_DATA(_VAL_)                                           SET_REG(ADR_ROM_PATCH13_1,_VAL_,0,0x00000000)
#define SET_PATCH14_EN(_VAL_)                                             SET_REG(ADR_ROM_PATCH14_0,_VAL_,0,0xfffffffe)
#define SET_PATCH14_ADDR(_VAL_)                                           SET_REG(ADR_ROM_PATCH14_0,_VAL_,2,0xfffc0003)
#define SET_PATCH14_DATA(_VAL_)                                           SET_REG(ADR_ROM_PATCH14_1,_VAL_,0,0x00000000)
#define SET_PATCH15_EN(_VAL_)                                             SET_REG(ADR_ROM_PATCH15_0,_VAL_,0,0xfffffffe)
#define SET_PATCH15_ADDR(_VAL_)                                           SET_REG(ADR_ROM_PATCH15_0,_VAL_,2,0xfffc0003)
#define SET_PATCH15_DATA(_VAL_)                                           SET_REG(ADR_ROM_PATCH15_1,_VAL_,0,0x00000000)
#define SET_SEL_SRAM_BIST_RESULT(_VAL_)                                   SET_REG(ADR_MEM_BIST_CTRL,_VAL_,0,0xffffffc0)
#define SET_MEM_BIST_RESET(_VAL_)                                         SET_REG(ADR_MEM_BIST_CTRL,_VAL_,30,0x3fffffff)
#define SET_MEM_BIST_ERR_FINISH(_VAL_)                                    SET_REG(ADR_MEM_BIST_MUX_RESULT_0,_VAL_,0,0xffffff80)
#define SET_SRAM_BIST_ERR_ADDR_1(_VAL_)                                   SET_REG(ADR_MEM_BIST_MUX_RESULT_0,_VAL_,16,0x0000ffff)
#define SET_SRAM_BIST_ERR_ADDR_3_2(_VAL_)                                 SET_REG(ADR_MEM_BIST_MUX_RESULT_1,_VAL_,0,0x00000000)
#define SET_SRAM_BIST_FINISH_RESULT(_VAL_)                                SET_REG(ADR_SRAM_BIST_FINISH_RESULT,_VAL_,0,0xf0000000)
#define SET_SRAM_BIST_ERROR_RESULT(_VAL_)                                 SET_REG(ADR_SRAM_BIST_ERROR_RESULT,_VAL_,0,0xf0000000)
#define SET_INT_BROWNOUT_LOWBATTERY(_VAL_)                                SET_REG(ADR_BROWNOUT_INT,_VAL_,0,0xfffffffe)
#define SET_LOWBATTERY_SAMPLE_MIN_COUNT(_VAL_)                            SET_REG(ADR_BROWNOUT_SETUP,_VAL_,0,0xfffffff0)
#define SET_I2S0_PDM_TX(_VAL_)                                            SET_REG(ADR_I2S0_PDM_TX_CFG,_VAL_,0,0xfffffffe)
#define SET_I2S0_RG_PDM_TX_EN(_VAL_)                                      SET_REG(ADR_I2S0_PDM_TX_CFG,_VAL_,1,0xfffffffd)
#define SET_I2S0_RG_PDM_TX_DAT_MSB_INV(_VAL_)                             SET_REG(ADR_I2S0_PDM_TX_CFG,_VAL_,2,0xfffffffb)
#define SET_I2S0_RG_PDM_TX_STEREO_EN(_VAL_)                               SET_REG(ADR_I2S0_PDM_TX_CFG,_VAL_,3,0xfffffff7)
#define SET_I2S0_PDM_TX_BIT_RESO(_VAL_)                                   SET_REG(ADR_I2S0_PDM_TX_CFG,_VAL_,4,0xffffffcf)
#define SET_I2S0_RG_PDM_TX_RESAMP_EN(_VAL_)                               SET_REG(ADR_I2S0_PDM_TX_CFG,_VAL_,6,0xffffffbf)
#define SET_I2S0_RG_PDM_TX_SDM_EN(_VAL_)                                  SET_REG(ADR_I2S0_PDM_TX_CFG,_VAL_,7,0xffffff7f)
#define SET_I2S0_PDM_TX_MONO_CTRL(_VAL_)                                  SET_REG(ADR_I2S0_PDM_TX_CFG,_VAL_,8,0xfffffcff)
#define SET_I2S0_RG_PDM_TX_OUT_BW(_VAL_)                                  SET_REG(ADR_I2S0_PDM_TX_OUT_BW,_VAL_,0,0xffffffe0)
#define SET_I2S0_RG_TX_LR_SWAP(_VAL_)                                     SET_REG(ADR_I2S0_PDM_TX_OUT_BW,_VAL_,8,0xfffffeff)
#define SET_I2S0_RG_TX_RESAMP_K(_VAL_)                                    SET_REG(ADR_I2S0_PDM_TX_RESAMP_K,_VAL_,0,0xffffffc0)
#define SET_I2S0_RG_TX_RESAMP_N(_VAL_)                                    SET_REG(ADR_I2S0_PDM_TX_RESAMP_N,_VAL_,0,0xfffff800)
#define SET_I2S0_RG_TX_RESAMP_M(_VAL_)                                    SET_REG(ADR_I2S0_PDM_TX_RESAMP_M,_VAL_,0,0xfffff000)
#define SET_I2S0_RG_TX_RESAMP_INV_M_MANT(_VAL_)                           SET_REG(ADR_I2S0_PDM_TX_RESAMP_INV_M_MANT,_VAL_,0,0xfffff800)
#define SET_I2S0_RG_TX_RESAMP_INV_M_EXP(_VAL_)                            SET_REG(ADR_I2S0_PDM_TX_RESAMP_INV_M_EXP,_VAL_,0,0xfffffff0)
#define SET_I2S0_RG_TX_AMP_OUT_SCALING(_VAL_)                             SET_REG(ADR_I2S0_PDM_TX_AMP_OUT_SCALING,_VAL_,0,0xffffff00)
#define SET_I2S0_RG_PDM_TX_SCALING_LEAKY_FACTOR(_VAL_)                    SET_REG(ADR_I2S0_PDM_TX_SCALING_LEAKY_FACTOR,_VAL_,0,0xfffffff8)
#define SET_I2S0_RO_PDM_TX_CNTRO(_VAL_)                                   SET_REG(ADR_I2S0_PDM_TX_DEBUG,_VAL_,16,0x0000ffff)
#define SET_I2S0_PDM_RX(_VAL_)                                            SET_REG(ADR_I2S0_PDM_RX_CFG,_VAL_,0,0xfffffffe)
#define SET_I2S0_RG_PDM_EN(_VAL_)                                         SET_REG(ADR_I2S0_PDM_RX_CFG,_VAL_,1,0xfffffffd)
#define SET_I2S0_RG_PDM_LOW_POWER_MODE(_VAL_)                             SET_REG(ADR_I2S0_PDM_RX_CFG,_VAL_,2,0xfffffffb)
#define SET_I2S0_RG_PDM_STEREO_EN(_VAL_)                                  SET_REG(ADR_I2S0_PDM_RX_CFG,_VAL_,3,0xfffffff7)
#define SET_I2S0_PDM_LOOP_BACK(_VAL_)                                     SET_REG(ADR_I2S0_PDM_RX_CFG,_VAL_,4,0xffffffef)
#define SET_I2S0_RG_PDM_RESAMP_EN(_VAL_)                                  SET_REG(ADR_I2S0_PDM_RX_CFG,_VAL_,6,0xffffffbf)
#define SET_I2S0_RG_PDM_SDM_EN(_VAL_)                                     SET_REG(ADR_I2S0_PDM_RX_CFG,_VAL_,7,0xffffff7f)
#define SET_I2S0_RG_RX_DATA_BIT_ALIGN(_VAL_)                              SET_REG(ADR_I2S0_PDM_RX_CFG,_VAL_,8,0xfffffeff)
#define SET_I2S0_PDM_RX_PHASE_CYCLE(_VAL_)                                SET_REG(ADR_I2S0_PDM_RX_PHASE_CYCLE,_VAL_,0,0xffffff00)
#define SET_I2S0_RO_PDM_RX_CNTRO(_VAL_)                                   SET_REG(ADR_I2S0_PDM_RX_DEBUG,_VAL_,16,0x0000ffff)
#define SET_I2S0_RG_RX_RESAMP_K(_VAL_)                                    SET_REG(ADR_I2S0_PDM_RX_RESAMP_K,_VAL_,0,0xffffffc0)
#define SET_I2S0_RG_RX_RESAMP_N(_VAL_)                                    SET_REG(ADR_I2S0_PDM_RX_RESAMP_N,_VAL_,0,0xfffff800)
#define SET_I2S0_RG_RX_RESAMP_M(_VAL_)                                    SET_REG(ADR_I2S0_PDM_RX_RESAMP_M,_VAL_,0,0xfffff000)
#define SET_I2S0_RG_RX_RESAMP_INV_M_MANT(_VAL_)                           SET_REG(ADR_I2S0_PDM_RX_RESAMP_INV_M_MANT,_VAL_,0,0xfffff800)
#define SET_I2S0_RG_RX_RESAMP_INV_M_EXP(_VAL_)                            SET_REG(ADR_I2S0_PDM_RX_RESAMP_INV_M_EXP,_VAL_,0,0xfffffff0)
#define SET_I2S0_RG_PDM_RX_FIR_LPF_DS4X_SCALE(_VAL_)                      SET_REG(ADR_I2S0_PDM_RX_FIR_LPF_DS4X_SCALE,_VAL_,0,0xffffff00)
#define SET_I2S1_PDM_RX(_VAL_)                                            SET_REG(ADR_I2S1_PDM_RX_CFG,_VAL_,0,0xfffffffe)
#define SET_I2S1_RG_PDM_EN(_VAL_)                                         SET_REG(ADR_I2S1_PDM_RX_CFG,_VAL_,1,0xfffffffd)
#define SET_I2S1_RG_PDM_LOW_POWER_MODE(_VAL_)                             SET_REG(ADR_I2S1_PDM_RX_CFG,_VAL_,2,0xfffffffb)
#define SET_I2S1_RG_PDM_STEREO_EN(_VAL_)                                  SET_REG(ADR_I2S1_PDM_RX_CFG,_VAL_,3,0xfffffff7)
#define SET_I2S1_RG_PDM_RESAMP_EN(_VAL_)                                  SET_REG(ADR_I2S1_PDM_RX_CFG,_VAL_,6,0xffffffbf)
#define SET_I2S1_RG_PDM_SDM_EN(_VAL_)                                     SET_REG(ADR_I2S1_PDM_RX_CFG,_VAL_,7,0xffffff7f)
#define SET_I2S1_RG_RX_DATA_BIT_ALIGN(_VAL_)                              SET_REG(ADR_I2S1_PDM_RX_CFG,_VAL_,8,0xfffffeff)
#define SET_I2S1_PDM_RX_PHASE_CYCLE(_VAL_)                                SET_REG(ADR_I2S1_PDM_RX_PHASE_CYCLE,_VAL_,0,0xffffff00)
#define SET_I2S1_RO_PDM_RX_CNTRO(_VAL_)                                   SET_REG(ADR_I2S1_PDM_RX_DEBUG,_VAL_,16,0x0000ffff)
#define SET_I2S1_RG_RX_RESAMP_K(_VAL_)                                    SET_REG(ADR_I2S1_PDM_RX_RESAMP_K,_VAL_,0,0xffffffc0)
#define SET_I2S1_RG_RX_RESAMP_N(_VAL_)                                    SET_REG(ADR_I2S1_PDM_RX_RESAMP_N,_VAL_,0,0xfffff800)
#define SET_I2S1_RG_RX_RESAMP_M(_VAL_)                                    SET_REG(ADR_I2S1_PDM_RX_RESAMP_M,_VAL_,0,0xfffff000)
#define SET_I2S1_RG_RX_RESAMP_INV_M_MANT(_VAL_)                           SET_REG(ADR_I2S1_PDM_RX_RESAMP_INV_M_MANT,_VAL_,0,0xfffff800)
#define SET_I2S1_RG_RX_RESAMP_INV_M_EXP(_VAL_)                            SET_REG(ADR_I2S1_PDM_RX_RESAMP_INV_M_EXP,_VAL_,0,0xfffffff0)
#define SET_I2S1_RG_PDM_RX_FIR_LPF_DS4X_SCALE(_VAL_)                      SET_REG(ADR_I2S1_PDM_RX_FIR_LPF_DS4X_SCALE,_VAL_,0,0xffffff00)
#define SET_I2S0_RG_PDM_TONE_RATE(_VAL_)                                  SET_REG(ADR_I2S0_PDM_RX_PATH_CONTROL,_VAL_,0,0xffff0000)
#define SET_I2S0_RG_PDM_TONE_GEN_EN(_VAL_)                                SET_REG(ADR_I2S0_PDM_RX_PATH_CONTROL,_VAL_,16,0xfffeffff)
#define SET_I2S0_RG_PDM_TONE_FS(_VAL_)                                    SET_REG(ADR_I2S0_PDM_RX_PATH_CONTROL,_VAL_,17,0xfff9ffff)
#define SET_I2S0_RG_PDM_SAMP_PHASE_OFFSET(_VAL_)                          SET_REG(ADR_I2S0_PDM_RX_PATH_CONTROL,_VAL_,20,0xffcfffff)
#define SET_I2S0_RG_PDM_MONO_CONTROL(_VAL_)                               SET_REG(ADR_I2S0_PDM_RX_PATH_CONTROL,_VAL_,24,0xfcffffff)
#define SET_I2S0_RG_RX_RESAMPLER_PATH_SEL(_VAL_)                          SET_REG(ADR_I2S0_PDM_RX_PATH_CONTROL,_VAL_,28,0xefffffff)
#define SET_I2S1_RG_PDM_TONE_RATE(_VAL_)                                  SET_REG(ADR_I2S1_PDM_RX_PATH_CONTROL,_VAL_,0,0xffff0000)
#define SET_I2S1_RG_PDM_TONE_GEN_EN(_VAL_)                                SET_REG(ADR_I2S1_PDM_RX_PATH_CONTROL,_VAL_,16,0xfffeffff)
#define SET_I2S1_RG_PDM_TONE_FS(_VAL_)                                    SET_REG(ADR_I2S1_PDM_RX_PATH_CONTROL,_VAL_,17,0xfff9ffff)
#define SET_I2S1_RG_PDM_SAMP_PHASE_OFFSET(_VAL_)                          SET_REG(ADR_I2S1_PDM_RX_PATH_CONTROL,_VAL_,20,0xffcfffff)
#define SET_I2S1_RG_PDM_MONO_CONTROL(_VAL_)                               SET_REG(ADR_I2S1_PDM_RX_PATH_CONTROL,_VAL_,24,0xfcffffff)
#define SET_I2S1_RG_RX_RESAMPLER_PATH_SEL(_VAL_)                          SET_REG(ADR_I2S1_PDM_RX_PATH_CONTROL,_VAL_,28,0xefffffff)
#define SET_I2S0_MASTER(_VAL_)                                            SET_REG(ADR_I2S0MAS_CFG,_VAL_,0,0xfffffffe)
#define SET_I2S0_WS_DLY_1T(_VAL_)                                         SET_REG(ADR_I2S0MAS_CFG,_VAL_,1,0xfffffffd)
#define SET_I2S0_MCLK_FRAC(_VAL_)                                         SET_REG(ADR_I2S0DIV_MCLK_CFG,_VAL_,0,0xffff0000)
#define SET_I2S0_MCLK_INTG(_VAL_)                                         SET_REG(ADR_I2S0DIV_MCLK_CFG,_VAL_,16,0xfc00ffff)
#define SET_I2S0_BCLK_FRAC(_VAL_)                                         SET_REG(ADR_I2S0DIV_BCLK_CFG,_VAL_,0,0xffff0000)
#define SET_I2S0_BCLK_INTG(_VAL_)                                         SET_REG(ADR_I2S0DIV_BCLK_CFG,_VAL_,16,0xffc0ffff)
#define SET_I2S1_MASTER(_VAL_)                                            SET_REG(ADR_I2S1MAS_CFG,_VAL_,0,0xfffffffe)
#define SET_I2S1_WS_DLY_1T(_VAL_)                                         SET_REG(ADR_I2S1MAS_CFG,_VAL_,1,0xfffffffd)
#define SET_I2S1_MCLK_FRAC(_VAL_)                                         SET_REG(ADR_I2S1DIV_MCLK_CFG,_VAL_,0,0xffff0000)
#define SET_I2S1_MCLK_INTG(_VAL_)                                         SET_REG(ADR_I2S1DIV_MCLK_CFG,_VAL_,16,0xfc00ffff)
#define SET_I2S1_BCLK_FRAC(_VAL_)                                         SET_REG(ADR_I2S1DIV_BCLK_CFG,_VAL_,0,0xffff0000)
#define SET_I2S1_BCLK_INTG(_VAL_)                                         SET_REG(ADR_I2S1DIV_BCLK_CFG,_VAL_,16,0xffc0ffff)
#define SET_I2S0_RG_PDM_TX_SDM_NEW_OVLD_RST_EN(_VAL_)                     SET_REG(ADR_I2S0_PDM_TX_SDM_NEW_REG,_VAL_,30,0xbfffffff)
#define SET_I2S0_RG_PDM_TX_SDM_NEW_SEL(_VAL_)                             SET_REG(ADR_I2S0_PDM_TX_SDM_NEW_REG,_VAL_,31,0x7fffffff)
#define SET_CTMR_EN(_VAL_)                                                SET_REG(ADR_CTMR_CON,_VAL_,0,0xffffff00)
#define SET_TMR_PRESCALAR(_VAL_)                                          SET_REG(ADR_CTMR_CON,_VAL_,16,0xff00ffff)
#define SET_CTMR_SRC_0_GPI_SEL(_VAL_)                                     SET_REG(ADR_CTMR_SRC_0,_VAL_,0,0xffffffc0)
#define SET_CTMR_SRC_1_GPI_SEL(_VAL_)                                     SET_REG(ADR_CTMR_SRC_0,_VAL_,8,0xffffc0ff)
#define SET_CTMR_SRC_2_GPI_SEL(_VAL_)                                     SET_REG(ADR_CTMR_SRC_0,_VAL_,16,0xffc0ffff)
#define SET_CTMR_SRC_3_GPI_SEL(_VAL_)                                     SET_REG(ADR_CTMR_SRC_0,_VAL_,24,0xc0ffffff)
#define SET_CTMR_SRC_4_GPI_SEL(_VAL_)                                     SET_REG(ADR_CTMR_SRC_1,_VAL_,0,0xffffffc0)
#define SET_CTMR_SRC_5_GPI_SEL(_VAL_)                                     SET_REG(ADR_CTMR_SRC_1,_VAL_,8,0xffffc0ff)
#define SET_CTMR_SRC_6_GPI_SEL(_VAL_)                                     SET_REG(ADR_CTMR_SRC_1,_VAL_,16,0xffc0ffff)
#define SET_CTMR_SRC_7_GPI_SEL(_VAL_)                                     SET_REG(ADR_CTMR_SRC_1,_VAL_,24,0xc0ffffff)
#define SET_CTMR_SRC_8_GPO_SEL(_VAL_)                                     SET_REG(ADR_CTMR_SRC_2,_VAL_,0,0xffffffc0)
#define SET_CTMR_SRC_9_GPO_SEL(_VAL_)                                     SET_REG(ADR_CTMR_SRC_2,_VAL_,8,0xffffc0ff)
#define SET_CTMR_SRC_12_SW(_VAL_)                                         SET_REG(ADR_CTMR_SRC_3,_VAL_,0,0xfffffffe)
#define SET_CTMR_SRC_13_SW(_VAL_)                                         SET_REG(ADR_CTMR_SRC_4,_VAL_,0,0xfffffffe)
#define SET_CTMR_0_AS_TMR(_VAL_)                                          SET_REG(ADR_CTMR_0_MOD,_VAL_,0,0xfffffffe)
#define SET_CTMR_0_SRC_EDGE_SEL(_VAL_)                                    SET_REG(ADR_CTMR_0_MOD,_VAL_,1,0xfffffffd)
#define SET_CTMR_0_SRC_SEL(_VAL_)                                         SET_REG(ADR_CTMR_0_MOD,_VAL_,8,0xfffff0ff)
#define SET_CTMR_0_GATE_POLICY_SRC_0_SEL(_VAL_)                           SET_REG(ADR_CTMR_0_GATE_POLICY_SRC,_VAL_,0,0xfffffff0)
#define SET_CTMR_0_GATE_POLICY_SRC_1_SEL(_VAL_)                           SET_REG(ADR_CTMR_0_GATE_POLICY_SRC,_VAL_,4,0xffffff0f)
#define SET_CTMR_0_GATE_POLICY_SRC_2_SEL(_VAL_)                           SET_REG(ADR_CTMR_0_GATE_POLICY_SRC,_VAL_,8,0xfffff0ff)
#define SET_CTMR_0_GATE_POLICY_SRC_3_SEL(_VAL_)                           SET_REG(ADR_CTMR_0_GATE_POLICY_SRC,_VAL_,12,0xffff0fff)
#define SET_CTMR_0_GATE_POLICY(_VAL_)                                     SET_REG(ADR_CTMR_0_GATE_POLICY,_VAL_,0,0x00000000)
#define SET_CTMR_0_GATE_SET(_VAL_)                                        SET_REG(ADR_CTMR_0_GATE_SET,_VAL_,0,0xfffffffe)
#define SET_CTMR_0(_VAL_)                                                 SET_REG(ADR_CTMR_0,_VAL_,0,0xffff0000)
#define SET_CTMR_1_AS_TMR(_VAL_)                                          SET_REG(ADR_CTMR_1_MOD,_VAL_,0,0xfffffffe)
#define SET_CTMR_1_SRC_EDGE_SEL(_VAL_)                                    SET_REG(ADR_CTMR_1_MOD,_VAL_,1,0xfffffffd)
#define SET_CTMR_1_SRC_SEL(_VAL_)                                         SET_REG(ADR_CTMR_1_MOD,_VAL_,8,0xfffff0ff)
#define SET_CTMR_1_GATE_POLICY_SRC_0_SEL(_VAL_)                           SET_REG(ADR_CTMR_1_GATE_POLICY_SRC,_VAL_,0,0xfffffff0)
#define SET_CTMR_1_GATE_POLICY_SRC_1_SEL(_VAL_)                           SET_REG(ADR_CTMR_1_GATE_POLICY_SRC,_VAL_,4,0xffffff0f)
#define SET_CTMR_1_GATE_POLICY_SRC_2_SEL(_VAL_)                           SET_REG(ADR_CTMR_1_GATE_POLICY_SRC,_VAL_,8,0xfffff0ff)
#define SET_CTMR_1_GATE_POLICY_SRC_3_SEL(_VAL_)                           SET_REG(ADR_CTMR_1_GATE_POLICY_SRC,_VAL_,12,0xffff0fff)
#define SET_CTMR_1_GATE_POLICY(_VAL_)                                     SET_REG(ADR_CTMR_1_GATE_POLICY,_VAL_,0,0x00000000)
#define SET_CTMR_1_GATE_SET(_VAL_)                                        SET_REG(ADR_CTMR_1_GATE_SET,_VAL_,0,0xfffffffe)
#define SET_CTMR_1(_VAL_)                                                 SET_REG(ADR_CTMR_1,_VAL_,0,0xffff0000)
#define SET_CTMR_2_AS_TMR(_VAL_)                                          SET_REG(ADR_CTMR_2_MOD,_VAL_,0,0xfffffffe)
#define SET_CTMR_2_SRC_EDGE_SEL(_VAL_)                                    SET_REG(ADR_CTMR_2_MOD,_VAL_,1,0xfffffffd)
#define SET_CTMR_2_SRC_SEL(_VAL_)                                         SET_REG(ADR_CTMR_2_MOD,_VAL_,8,0xfffff0ff)
#define SET_CTMR_2_GATE_POLICY_SRC_0_SEL(_VAL_)                           SET_REG(ADR_CTMR_2_GATE_POLICY_SRC,_VAL_,0,0xfffffff0)
#define SET_CTMR_2_GATE_POLICY_SRC_1_SEL(_VAL_)                           SET_REG(ADR_CTMR_2_GATE_POLICY_SRC,_VAL_,4,0xffffff0f)
#define SET_CTMR_2_GATE_POLICY_SRC_2_SEL(_VAL_)                           SET_REG(ADR_CTMR_2_GATE_POLICY_SRC,_VAL_,8,0xfffff0ff)
#define SET_CTMR_2_GATE_POLICY_SRC_3_SEL(_VAL_)                           SET_REG(ADR_CTMR_2_GATE_POLICY_SRC,_VAL_,12,0xffff0fff)
#define SET_CTMR_2_GATE_POLICY(_VAL_)                                     SET_REG(ADR_CTMR_2_GATE_POLICY,_VAL_,0,0x00000000)
#define SET_CTMR_2_GATE_SET(_VAL_)                                        SET_REG(ADR_CTMR_2_GATE_SET,_VAL_,0,0xfffffffe)
#define SET_CTMR_2(_VAL_)                                                 SET_REG(ADR_CTMR_2,_VAL_,0,0xffff0000)
#define SET_CTMR_3_AS_TMR(_VAL_)                                          SET_REG(ADR_CTMR_3_MOD,_VAL_,0,0xfffffffe)
#define SET_CTMR_3_SRC_EDGE_SEL(_VAL_)                                    SET_REG(ADR_CTMR_3_MOD,_VAL_,1,0xfffffffd)
#define SET_CTMR_3_SRC_SEL(_VAL_)                                         SET_REG(ADR_CTMR_3_MOD,_VAL_,8,0xfffff0ff)
#define SET_CTMR_3_GATE_POLICY_SRC_0_SEL(_VAL_)                           SET_REG(ADR_CTMR_3_GATE_POLICY_SRC,_VAL_,0,0xfffffff0)
#define SET_CTMR_3_GATE_POLICY_SRC_1_SEL(_VAL_)                           SET_REG(ADR_CTMR_3_GATE_POLICY_SRC,_VAL_,4,0xffffff0f)
#define SET_CTMR_3_GATE_POLICY_SRC_2_SEL(_VAL_)                           SET_REG(ADR_CTMR_3_GATE_POLICY_SRC,_VAL_,8,0xfffff0ff)
#define SET_CTMR_3_GATE_POLICY_SRC_3_SEL(_VAL_)                           SET_REG(ADR_CTMR_3_GATE_POLICY_SRC,_VAL_,12,0xffff0fff)
#define SET_CTMR_3_GATE_POLICY(_VAL_)                                     SET_REG(ADR_CTMR_3_GATE_POLICY,_VAL_,0,0x00000000)
#define SET_CTMR_3_GATE_SET(_VAL_)                                        SET_REG(ADR_CTMR_3_GATE_SET,_VAL_,0,0xfffffffe)
#define SET_CTMR_3(_VAL_)                                                 SET_REG(ADR_CTMR_3,_VAL_,0,0xffff0000)
#define SET_CTMR_4_AS_TMR(_VAL_)                                          SET_REG(ADR_CTMR_4_MOD,_VAL_,0,0xfffffffe)
#define SET_CTMR_4_SRC_EDGE_SEL(_VAL_)                                    SET_REG(ADR_CTMR_4_MOD,_VAL_,1,0xfffffffd)
#define SET_CTMR_4_SRC_SEL(_VAL_)                                         SET_REG(ADR_CTMR_4_MOD,_VAL_,8,0xfffff0ff)
#define SET_CTMR_4_GATE_POLICY_SRC_0_SEL(_VAL_)                           SET_REG(ADR_CTMR_4_GATE_POLICY_SRC,_VAL_,0,0xfffffff0)
#define SET_CTMR_4_GATE_POLICY_SRC_1_SEL(_VAL_)                           SET_REG(ADR_CTMR_4_GATE_POLICY_SRC,_VAL_,4,0xffffff0f)
#define SET_CTMR_4_GATE_POLICY_SRC_2_SEL(_VAL_)                           SET_REG(ADR_CTMR_4_GATE_POLICY_SRC,_VAL_,8,0xfffff0ff)
#define SET_CTMR_4_GATE_POLICY_SRC_3_SEL(_VAL_)                           SET_REG(ADR_CTMR_4_GATE_POLICY_SRC,_VAL_,12,0xffff0fff)
#define SET_CTMR_4_GATE_POLICY(_VAL_)                                     SET_REG(ADR_CTMR_4_GATE_POLICY,_VAL_,0,0x00000000)
#define SET_CTMR_4_GATE_SET(_VAL_)                                        SET_REG(ADR_CTMR_4_GATE_SET,_VAL_,0,0xfffffffe)
#define SET_CTMR_4(_VAL_)                                                 SET_REG(ADR_CTMR_4,_VAL_,0,0xffff0000)
#define SET_CTMR_5_AS_TMR(_VAL_)                                          SET_REG(ADR_CTMR_5_MOD,_VAL_,0,0xfffffffe)
#define SET_CTMR_5_SRC_EDGE_SEL(_VAL_)                                    SET_REG(ADR_CTMR_5_MOD,_VAL_,1,0xfffffffd)
#define SET_CTMR_5_SRC_SEL(_VAL_)                                         SET_REG(ADR_CTMR_5_MOD,_VAL_,8,0xfffff0ff)
#define SET_CTMR_5_GATE_POLICY_SRC_0_SEL(_VAL_)                           SET_REG(ADR_CTMR_5_GATE_POLICY_SRC,_VAL_,0,0xfffffff0)
#define SET_CTMR_5_GATE_POLICY_SRC_1_SEL(_VAL_)                           SET_REG(ADR_CTMR_5_GATE_POLICY_SRC,_VAL_,4,0xffffff0f)
#define SET_CTMR_5_GATE_POLICY_SRC_2_SEL(_VAL_)                           SET_REG(ADR_CTMR_5_GATE_POLICY_SRC,_VAL_,8,0xfffff0ff)
#define SET_CTMR_5_GATE_POLICY_SRC_3_SEL(_VAL_)                           SET_REG(ADR_CTMR_5_GATE_POLICY_SRC,_VAL_,12,0xffff0fff)
#define SET_CTMR_5_GATE_POLICY(_VAL_)                                     SET_REG(ADR_CTMR_5_GATE_POLICY,_VAL_,0,0x00000000)
#define SET_CTMR_5_GATE_SET(_VAL_)                                        SET_REG(ADR_CTMR_5_GATE_SET,_VAL_,0,0xfffffffe)
#define SET_CTMR_5(_VAL_)                                                 SET_REG(ADR_CTMR_5,_VAL_,0,0xffff0000)
#define SET_CTMR_6_AS_TMR(_VAL_)                                          SET_REG(ADR_CTMR_6_MOD,_VAL_,0,0xfffffffe)
#define SET_CTMR_6_SRC_EDGE_SEL(_VAL_)                                    SET_REG(ADR_CTMR_6_MOD,_VAL_,1,0xfffffffd)
#define SET_CTMR_6_SRC_SEL(_VAL_)                                         SET_REG(ADR_CTMR_6_MOD,_VAL_,8,0xfffff0ff)
#define SET_CTMR_6_GATE_POLICY_SRC_0_SEL(_VAL_)                           SET_REG(ADR_CTMR_6_GATE_POLICY_SRC,_VAL_,0,0xfffffff0)
#define SET_CTMR_6_GATE_POLICY_SRC_1_SEL(_VAL_)                           SET_REG(ADR_CTMR_6_GATE_POLICY_SRC,_VAL_,4,0xffffff0f)
#define SET_CTMR_6_GATE_POLICY_SRC_2_SEL(_VAL_)                           SET_REG(ADR_CTMR_6_GATE_POLICY_SRC,_VAL_,8,0xfffff0ff)
#define SET_CTMR_6_GATE_POLICY_SRC_3_SEL(_VAL_)                           SET_REG(ADR_CTMR_6_GATE_POLICY_SRC,_VAL_,12,0xffff0fff)
#define SET_CTMR_6_GATE_POLICY(_VAL_)                                     SET_REG(ADR_CTMR_6_GATE_POLICY,_VAL_,0,0x00000000)
#define SET_CTMR_6_GATE_SET(_VAL_)                                        SET_REG(ADR_CTMR_6_GATE_SET,_VAL_,0,0xfffffffe)
#define SET_CTMR_6(_VAL_)                                                 SET_REG(ADR_CTMR_6,_VAL_,0,0xffff0000)
#define SET_CTMR_7_AS_TMR(_VAL_)                                          SET_REG(ADR_CTMR_7_MOD,_VAL_,0,0xfffffffe)
#define SET_CTMR_7_SRC_EDGE_SEL(_VAL_)                                    SET_REG(ADR_CTMR_7_MOD,_VAL_,1,0xfffffffd)
#define SET_CTMR_7_SRC_SEL(_VAL_)                                         SET_REG(ADR_CTMR_7_MOD,_VAL_,8,0xfffff0ff)
#define SET_CTMR_7_GATE_POLICY_SRC_0_SEL(_VAL_)                           SET_REG(ADR_CTMR_7_GATE_POLICY_SRC,_VAL_,0,0xfffffff0)
#define SET_CTMR_7_GATE_POLICY_SRC_1_SEL(_VAL_)                           SET_REG(ADR_CTMR_7_GATE_POLICY_SRC,_VAL_,4,0xffffff0f)
#define SET_CTMR_7_GATE_POLICY_SRC_2_SEL(_VAL_)                           SET_REG(ADR_CTMR_7_GATE_POLICY_SRC,_VAL_,8,0xfffff0ff)
#define SET_CTMR_7_GATE_POLICY_SRC_3_SEL(_VAL_)                           SET_REG(ADR_CTMR_7_GATE_POLICY_SRC,_VAL_,12,0xffff0fff)
#define SET_CTMR_7_GATE_POLICY(_VAL_)                                     SET_REG(ADR_CTMR_7_GATE_POLICY,_VAL_,0,0x00000000)
#define SET_CTMR_7_GATE_SET(_VAL_)                                        SET_REG(ADR_CTMR_7_GATE_SET,_VAL_,0,0xfffffffe)
#define SET_CTMR_7(_VAL_)                                                 SET_REG(ADR_CTMR_7,_VAL_,0,0xffff0000)
#define SET_CTMR_IRQ(_VAL_)                                               SET_REG(ADR_CTMR_IRQ,_VAL_,0,0xffffff00)
#define SET_TX_ON_DEMAND_ENA(_VAL_)                                       SET_REG(ADR_CONTROL,_VAL_,1,0xfffffffd)
#define SET_RX_2_HOST(_VAL_)                                              SET_REG(ADR_CONTROL,_VAL_,2,0xfffffffb)
#define SET_AUTO_SEQNO(_VAL_)                                             SET_REG(ADR_CONTROL,_VAL_,3,0xfffffff7)
#define SET_BYPASS_TX_PARSER_ENCAP(_VAL_)                                 SET_REG(ADR_CONTROL,_VAL_,4,0xffffffef)
#define SET_HDR_STRIP(_VAL_)                                              SET_REG(ADR_CONTROL,_VAL_,5,0xffffffdf)
#define SET_ERP_PROTECT(_VAL_)                                            SET_REG(ADR_CONTROL,_VAL_,6,0xffffff3f)
#define SET_PRO_VER(_VAL_)                                                SET_REG(ADR_CONTROL,_VAL_,8,0xfffffcff)
#define SET_TXQ_ID0(_VAL_)                                                SET_REG(ADR_CONTROL,_VAL_,12,0xffff8fff)
#define SET_TXQ_ID1(_VAL_)                                                SET_REG(ADR_CONTROL,_VAL_,16,0xfff8ffff)
#define SET_TX_ETHER_TRAP_EN(_VAL_)                                       SET_REG(ADR_CONTROL,_VAL_,20,0xffefffff)
#define SET_RX_ETHER_TRAP_EN(_VAL_)                                       SET_REG(ADR_CONTROL,_VAL_,21,0xffdfffff)
#define SET_RX_NULL_TRAP_EN(_VAL_)                                        SET_REG(ADR_CONTROL,_VAL_,22,0xffbfffff)
#define SET_TRX_DEBUG_CNT_ENA(_VAL_)                                      SET_REG(ADR_CONTROL,_VAL_,28,0xefffffff)
#define SET_HCI_TX_AGG_EN(_VAL_)                                          SET_REG(ADR_HCI_TRX_MODE,_VAL_,0,0xfffffffe)
#define SET_HCI_RX_EN(_VAL_)                                              SET_REG(ADR_HCI_TRX_MODE,_VAL_,1,0xfffffffd)
#define SET_HCI_RX_FORM_1(_VAL_)                                          SET_REG(ADR_HCI_TRX_MODE,_VAL_,30,0xbfffffff)
#define SET_HCI_RX_FORM_0(_VAL_)                                          SET_REG(ADR_HCI_TRX_MODE,_VAL_,31,0x7fffffff)
#define SET_TX_FLOW_CTRL(_VAL_)                                           SET_REG(ADR_TX_FLOW_0,_VAL_,0,0xffff0000)
#define SET_TX_FLOW_MGMT(_VAL_)                                           SET_REG(ADR_TX_FLOW_0,_VAL_,16,0x0000ffff)
#define SET_TX_FLOW_DATA(_VAL_)                                           SET_REG(ADR_TX_FLOW_1,_VAL_,0,0x00000000)
#define SET_SD_RX_LEN(_VAL_)                                              SET_REG(ADR_REMAINING_RX_PACKET_LENGTH,_VAL_,0,0xffff0000)
#define SET_RX_ACCU_LEN(_VAL_)                                            SET_REG(ADR_RX_PACKET_LENGTH_STATUS,_VAL_,0,0xffff0000)
#define SET_HCI_RX_LEN(_VAL_)                                             SET_REG(ADR_RX_PACKET_LENGTH_STATUS,_VAL_,16,0x0000ffff)
#define SET_DOT11RTSTHRESHOLD(_VAL_)                                      SET_REG(ADR_THRESHOLD,_VAL_,16,0x0000ffff)
#define SET_TX_ERR_RECOVER(_VAL_)                                         SET_REG(ADR_TX_ERROR_RECEOVERY,_VAL_,0,0xfffffffe)
#define SET_TX_ERR_FIRST_4B_EN(_VAL_)                                     SET_REG(ADR_TX_ERROR_RECEOVERY,_VAL_,1,0xfffffffd)
#define SET_RX_INT_TIMEOUT(_VAL_)                                         SET_REG(ADR_TX_ERROR_RECEOVERY,_VAL_,16,0x0000ffff)
#define SET_TXF_ID(_VAL_)                                                 SET_REG(ADR_TXFID_INCREASE,_VAL_,0,0xffffffc0)
#define SET_SEQ_CTRL(_VAL_)                                               SET_REG(ADR_GLOBAL_SEQUENCE,_VAL_,0,0xffff0000)
#define SET_DBG_ADDR_EN(_VAL_)                                            SET_REG(ADR_HCI_REG_0X2C,_VAL_,0,0xfffffffe)
#define SET_DBG_ADDR_FENCE(_VAL_)                                         SET_REG(ADR_HCI_REG_0X2C,_VAL_,8,0xffff00ff)
#define SET_TX_PBOFFSET(_VAL_)                                            SET_REG(ADR_HCI_TX_RX_INFO_SIZE,_VAL_,0,0xffffff00)
#define SET_TX_INFO_SIZE(_VAL_)                                           SET_REG(ADR_HCI_TX_RX_INFO_SIZE,_VAL_,8,0xffff00ff)
#define SET_RX_INFO_SIZE(_VAL_)                                           SET_REG(ADR_HCI_TX_RX_INFO_SIZE,_VAL_,16,0xff00ffff)
#define SET_RX_LAST_PHY_SIZE(_VAL_)                                       SET_REG(ADR_HCI_TX_RX_INFO_SIZE,_VAL_,24,0x00ffffff)
#define SET_TX_INFO_CLEAR_SIZE(_VAL_)                                     SET_REG(ADR_HCI_TX_INFO_CLEAR,_VAL_,0,0xffffffc0)
#define SET_TX_INFO_CLEAR_ENABLE(_VAL_)                                   SET_REG(ADR_HCI_TX_INFO_CLEAR,_VAL_,8,0xfffffeff)
#define SET_RX_PER_RD_LEN(_VAL_)                                          SET_REG(ADR_HCI_TO_PKTBUF_SETTING,_VAL_,0,0xffffffc0)
#define SET_MANUAL_HCI_ALLOC_EN(_VAL_)                                    SET_REG(ADR_HCI_MANUAL_ALLOC,_VAL_,0,0xfffffffe)
#define SET_MANUAL_HCI_ALLOC_SIZE(_VAL_)                                  SET_REG(ADR_HCI_MANUAL_ALLOC_ACTION,_VAL_,0,0xffff0000)
#define SET_MANUAL_ALLOC_ID(_VAL_)                                        SET_REG(ADR_HCI_MANUAL_ALLOC_STATUS,_VAL_,0,0xffffff80)
#define SET_HAS_MANUAL_BUF(_VAL_)                                         SET_REG(ADR_HCI_MANUAL_ALLOC_STATUS,_VAL_,7,0xffffff7f)
#define SET_DOUBLE_ALLOC_ERR(_VAL_)                                       SET_REG(ADR_HCI_MANUAL_ALLOC_STATUS,_VAL_,8,0xfffffeff)
#define SET_NO_ALLOC_ERR(_VAL_)                                           SET_REG(ADR_HCI_MANUAL_ALLOC_STATUS,_VAL_,9,0xfffffdff)
#define SET_TXTRAP_ETHTYPE1(_VAL_)                                        SET_REG(ADR_TX_ETHER_TYPE_1,_VAL_,0,0xffff0000)
#define SET_TXTRAP_ETHTYPE0(_VAL_)                                        SET_REG(ADR_TX_ETHER_TYPE_1,_VAL_,16,0x0000ffff)
#define SET_RXTRAP_ETHTYPE1(_VAL_)                                        SET_REG(ADR_RX_ETHER_TYPE_1,_VAL_,0,0xffff0000)
#define SET_RXTRAP_ETHTYPE0(_VAL_)                                        SET_REG(ADR_RX_ETHER_TYPE_1,_VAL_,16,0x0000ffff)
#define SET_TX_PKT_SEND_LEN(_VAL_)                                        SET_REG(ADR_TX_PACKET_LENGTH,_VAL_,0,0xffff0000)
#define SET_TX_SDIO_PKT_LEN(_VAL_)                                        SET_REG(ADR_TX_PACKET_LENGTH,_VAL_,16,0x0000ffff)
#define SET_TX_PKT_SEND_ID(_VAL_)                                         SET_REG(ADR_TX_PACKET_ID,_VAL_,0,0xffffff80)
#define SET_HCI_PENDING_RX_MPDU_CNT(_VAL_)                                SET_REG(ADR_RX_RESCUE_HELPER,_VAL_,0,0xffffffe0)
#define SET_HCI_RX_HALT(_VAL_)                                            SET_REG(ADR_RX_RESCUE_HELPER,_VAL_,8,0xfffffeff)
#define SET_HIF_LOOP_BACK(_VAL_)                                          SET_REG(ADR_RX_RESCUE_HELPER,_VAL_,9,0xfffffdff)
#define SET_HCI_RX_MPDU_DEQUE(_VAL_)                                      SET_REG(ADR_RX_RESCUE_HELPER,_VAL_,31,0x7fffffff)
#define SET_HCI_BULK_IN_HOST_SIZE(_VAL_)                                  SET_REG(ADR_HCI_FORCE_PRE_BULK_IN,_VAL_,0,0xfffe0000)
#define SET_HCI_BULK_IN_TIME_OUT(_VAL_)                                   SET_REG(ADR_HCI_BULK_IN_TIME_OUT_VALUE,_VAL_,0,0x00000000)
#define SET_HCI_MONITOR_REG0(_VAL_)                                       SET_REG(ADR_HCI_STATE_DEBUG_MODE_0,_VAL_,0,0x00000000)
#define SET_HCI_MONITOR_REG2(_VAL_)                                       SET_REG(ADR_HCI_STATE_DEBUG_MODE_2,_VAL_,0,0x00000000)
#define SET_HCI_MONITOR_REG3(_VAL_)                                       SET_REG(ADR_HCI_STATE_DEBUG_MODE_3,_VAL_,0,0x00000000)
#define SET_HCI_MONITOR_REG4(_VAL_)                                       SET_REG(ADR_HCI_STATE_DEBUG_MODE_4,_VAL_,0,0x00000000)
#define SET_HCI_MONITOR_REG5(_VAL_)                                       SET_REG(ADR_HCI_STATE_DEBUG_MODE_5,_VAL_,0,0x00000000)
#define SET_SDIO_TX_INVALID_CNT(_VAL_)                                    SET_REG(ADR_HCI_STATE_DEBUG_MODE_6,_VAL_,0,0x00000000)
#define SET_HCI_MB_MAX_CNT(_VAL_)                                         SET_REG(ADR_HCI_STATE_DEBUG_MODE_7,_VAL_,0,0xffffff00)
#define SET_HCI_PROC_CNT(_VAL_)                                           SET_REG(ADR_HCI_STATE_DEBUG_MODE_7,_VAL_,8,0xffff00ff)
#define SET_SDIO_TRANS_CNT(_VAL_)                                         SET_REG(ADR_HCI_STATE_DEBUG_MODE_7,_VAL_,16,0xff00ffff)
#define SET_TX_ON_DEMAND_LENGTH(_VAL_)                                    SET_REG(ADR_HCI_TX_ON_DEMAND_LENGTH,_VAL_,0,0x00000000)
#define SET_HCI_TX_ALLOC_CNT(_VAL_)                                       SET_REG(ADR_HCI_TX_ALLOC_SUCCESS_COUNT,_VAL_,0,0x00000000)
#define SET_HCI_TX_ALLOC_TIME(_VAL_)                                      SET_REG(ADR_HCI_TX_ALLOC_SPENDING_TIME,_VAL_,0,0x00000000)
#define SET_RX_PKT_TRAP_COUNTER(_VAL_)                                    SET_REG(ADR_RX_TRAP_COUNT,_VAL_,0,0x00000000)
#define SET_TX_PKT_TRAP_COUNTER(_VAL_)                                    SET_REG(ADR_TX_TRAP_COUNT,_VAL_,0,0x00000000)
#define SET_RX_PKT_DROP_COUNTER(_VAL_)                                    SET_REG(ADR_RX_DROP_COUNT,_VAL_,0,0x00000000)
#define SET_TX_PKT_DROP_COUNTER(_VAL_)                                    SET_REG(ADR_TX_DROP_COUNT,_VAL_,0,0x00000000)
#define SET_HOST_EVENT_COUNTER(_VAL_)                                     SET_REG(ADR_RX_HOST_EVENT_COUNT,_VAL_,0,0x00000000)
#define SET_HOST_CMD_COUNTER(_VAL_)                                       SET_REG(ADR_TX_HOST_COMMAND_COUNT,_VAL_,0,0x00000000)
#define SET_RX_PKT_COUNTER(_VAL_)                                         SET_REG(ADR_RX_PACKET_COUNTER,_VAL_,0,0x00000000)
#define SET_TX_PKT_COUNTER(_VAL_)                                         SET_REG(ADR_TX_PACKET_COUNTER,_VAL_,0,0x00000000)
#define SET_HOST_RX_FAIL_COUNTER(_VAL_)                                   SET_REG(ADR_SDIO_RX_FAIL_COUNT,_VAL_,0,0x00000000)
#define SET_HOST_TX_FAIL_COUNTER(_VAL_)                                   SET_REG(ADR_SDIO_TX_FAIL_COUNT,_VAL_,0,0x00000000)
#define SET_CORRECT_RATE_REP_LEN(_VAL_)                                   SET_REG(ADR_CORRECT_RATE_REPORT_LENGTH,_VAL_,0,0xfffffffe)
#define SET_TX_PKT_SEND_TO_RX(_VAL_)                                      SET_REG(ADR_TX_PACKET_SEND_TO_RX_DIRECTLY,_VAL_,0,0xfffffffe)
#define SET_PEERPS_REJECT_ENABLE(_VAL_)                                   SET_REG(ADR_POWER_SAVING_PEER_REJECT_FUNCTION,_VAL_,0,0xfffffffe)
#define SET_TRANS_FULL_PKT_AMPDU1P2(_VAL_)                                SET_REG(ADR_POWER_SAVING_PEER_REJECT_FUNCTION,_VAL_,4,0xffffffef)
#define SET_TX_RX_TRAP_HW_ID_SELECT_ENABLE(_VAL_)                         SET_REG(ADR_TX_RX_TRAP_HW_ID_SELECTION_FUNCTION,_VAL_,0,0xfffffffe)
#define SET_TX_TRAP_HW_ID(_VAL_)                                          SET_REG(ADR_TX_RX_TRAP_HW_ID_SELECTION_FUNCTION,_VAL_,4,0xffffff0f)
#define SET_RX_TRAP_HW_ID(_VAL_)                                          SET_REG(ADR_TX_RX_TRAP_HW_ID_SELECTION_FUNCTION,_VAL_,8,0xfffff0ff)
#define SET_RX_DEBUG_HCI_EXP_0(_VAL_)                                     SET_REG(ADR_RX_HCI_EXP_0_CTRL,_VAL_,0,0xfffffffe)
#define SET_RX_DEBUG_HCI_EXP_0_RND_MODE(_VAL_)                            SET_REG(ADR_RX_HCI_EXP_0_CTRL,_VAL_,4,0xffffffcf)
#define SET_RX_DEBUG_HCI_EXP_0_LENGHT_LIMIT_MIN(_VAL_)                    SET_REG(ADR_RX_HCI_EXP_0_LEN,_VAL_,0,0xffff0000)
#define SET_RX_DEBUG_HCI_EXP_0_LENGHT_LIMIT_MAX(_VAL_)                    SET_REG(ADR_RX_HCI_EXP_0_LEN,_VAL_,16,0x0000ffff)
#define SET_RX_AGG_CNT(_VAL_)                                             SET_REG(ADR_FORCE_RX_AGGREGATION_MODE,_VAL_,0,0xfffffff0)
#define SET_RX_AGG_METHOD_3(_VAL_)                                        SET_REG(ADR_FORCE_RX_AGGREGATION_MODE,_VAL_,7,0xffffff7f)
#define SET_RX_AGG_TIMER_RELOAD_VALUE(_VAL_)                              SET_REG(ADR_FORCE_RX_AGGREGATION_MODE,_VAL_,16,0x0000ffff)
#define SET_BYPASS_REASONCODE_EN(_VAL_)                                   SET_REG(ADR_BYPASS_REASONCODE_EN,_VAL_,0,0xfffffffe)
#define SET_CO_REG_LAGACY(_VAL_)                                          SET_REG(ADR_CO_REG_LAGACY,_VAL_,0,0xfffffffe)
#define SET_EFS_TSUP_PD_PS(_VAL_)                                         SET_REG(ADR_EFUSE_TIME_SET1,_VAL_,0,0xffffff00)
#define SET_EFS_TSUP_PS(_VAL_)                                            SET_REG(ADR_EFUSE_TIME_SET1,_VAL_,8,0xfffff0ff)
#define SET_EFS_TSUP_PS_CS(_VAL_)                                         SET_REG(ADR_EFUSE_TIME_SET1,_VAL_,12,0xffff0fff)
#define SET_EFS_TSUP_CS(_VAL_)                                            SET_REG(ADR_EFUSE_TIME_SET1,_VAL_,16,0xfff8ffff)
#define SET_EFS_TSUP_PG(_VAL_)                                            SET_REG(ADR_EFUSE_TIME_SET1,_VAL_,20,0xff8fffff)
#define SET_EFS_TSUP_A(_VAL_)                                             SET_REG(ADR_EFUSE_TIME_SET1,_VAL_,24,0xf8ffffff)
#define SET_EFS_THP_A(_VAL_)                                              SET_REG(ADR_EFUSE_TIME_SET1,_VAL_,28,0x8fffffff)
#define SET_EFS_TPGM(_VAL_)                                               SET_REG(ADR_EFUSE_TIME_SET2,_VAL_,0,0xfffff800)
#define SET_EFS_THP_PG(_VAL_)                                             SET_REG(ADR_EFUSE_TIME_SET2,_VAL_,12,0xffff8fff)
#define SET_EFS_THP_CS(_VAL_)                                             SET_REG(ADR_EFUSE_TIME_SET2,_VAL_,16,0xfff8ffff)
#define SET_EFS_THP_PS_CS(_VAL_)                                          SET_REG(ADR_EFUSE_TIME_SET2,_VAL_,20,0xff0fffff)
#define SET_EFS_TRD(_VAL_)                                                SET_REG(ADR_EFS_TIME_SET3,_VAL_,0,0xffffffc0)
#define SET_EFS_TSUR_A(_VAL_)                                             SET_REG(ADR_EFS_TIME_SET3,_VAL_,8,0xfffff8ff)
#define SET_EFS_THR_A(_VAL_)                                              SET_REG(ADR_EFS_TIME_SET3,_VAL_,12,0xffff8fff)
#define SET_EFS_TSUR_LD(_VAL_)                                            SET_REG(ADR_EFS_TIME_SET3,_VAL_,16,0xfff8ffff)
#define SET_EFS_THR_LD(_VAL_)                                             SET_REG(ADR_EFS_TIME_SET3,_VAL_,20,0xff8fffff)
#define SET_EFS_PD_MODE(_VAL_)                                            SET_REG(ADR_EFUSE_MODE_KICK,_VAL_,0,0xfffffffe)
#define SET_EFS_EXIT_PD_MODE(_VAL_)                                       SET_REG(ADR_EFUSE_MODE_KICK,_VAL_,4,0xffffffef)
#define SET_EFS_STANDBY_MODE(_VAL_)                                       SET_REG(ADR_EFUSE_MODE_KICK,_VAL_,8,0xfffffeff)
#define SET_EFS_COLDBOOT_MODE(_VAL_)                                      SET_REG(ADR_EFUSE_MODE_KICK,_VAL_,10,0xfffffbff)
#define SET_EFS_APGM_MODE(_VAL_)                                          SET_REG(ADR_EFUSE_MODE_KICK,_VAL_,12,0xffffefff)
#define SET_EFS_ARD_MODE(_VAL_)                                           SET_REG(ADR_EFUSE_MODE_KICK,_VAL_,16,0xfffeffff)
#define SET_EFS_RPGM_MODE(_VAL_)                                          SET_REG(ADR_EFUSE_MODE_KICK,_VAL_,20,0xffefffff)
#define SET_EFS_RRD_MODE(_VAL_)                                           SET_REG(ADR_EFUSE_MODE_KICK,_VAL_,24,0xfeffffff)
#define SET_EFS_MR_RD_EN(_VAL_)                                           SET_REG(ADR_EFUSE_MODE_SET,_VAL_,0,0xfffffffe)
#define SET_EFS_ACCESS_SEL(_VAL_)                                         SET_REG(ADR_EFUSE_MODE_SET,_VAL_,4,0xffffffef)
#define SET_EFS_ARD_FLAG(_VAL_)                                           SET_REG(ADR_EFUSE_STATUS,_VAL_,0,0xfffffffe)
#define SET_EFS_PGM_STATE(_VAL_)                                          SET_REG(ADR_EFUSE_STATUS,_VAL_,8,0xffffc0ff)
#define SET_EFS_RD_STATE(_VAL_)                                           SET_REG(ADR_EFUSE_STATUS,_VAL_,16,0xffc0ffff)
#define SET_EFS_CTRL_STATE(_VAL_)                                         SET_REG(ADR_EFUSE_STATUS,_VAL_,24,0xc0ffffff)
#define SET_EFS_PROG_DONE(_VAL_)                                          SET_REG(ADR_EFUSE_STATUS2,_VAL_,0,0xfffffffe)
#define SET_EFS_RD_BUF_DAT_RDY(_VAL_)                                     SET_REG(ADR_EFUSE_STATUS3,_VAL_,0,0xfffffffe)
#define SET_EFS_RIR_RD_BUF_0(_VAL_)                                       SET_REG(ADR_EFS_RF_BUF0,_VAL_,0,0x00000000)
#define SET_EFS_RIR_RD_BUF_1(_VAL_)                                       SET_REG(ADR_EFS_RF_BUF1,_VAL_,0,0x00000000)
#define SET_EFS_RF_RIR(_VAL_)                                             SET_REG(ADR_EFS_RF_REG,_VAL_,0,0xfffffff0)
#define SET_EFS_RIR_RD_FLAG(_VAL_)                                        SET_REG(ADR_EFS_RF_REG,_VAL_,4,0xffffffef)
#define SET_EFS_WORD_0(_VAL_)                                             SET_REG(ADR_EFUSE_WDATA_0_0,_VAL_,0,0x00000000)
#define SET_EFS_WORD_1(_VAL_)                                             SET_REG(ADR_EFUSE_WDATA_0_1,_VAL_,0,0x00000000)
#define SET_EFS_RD_BUF_0(_VAL_)                                           SET_REG(ADR_EFUSE_RDATA_BUF,_VAL_,0,0x00000000)
#define SET_MRX_MCAST_TB0_31_0(_VAL_)                                     SET_REG(ADR_MRX_MCAST_TB0_0,_VAL_,0,0x00000000)
#define SET_MRX_MCAST_TB0_47_32(_VAL_)                                    SET_REG(ADR_MRX_MCAST_TB0_1,_VAL_,0,0xffff0000)
#define SET_MRX_MCAST_MASK0_31_0(_VAL_)                                   SET_REG(ADR_MRX_MCAST_MK0_0,_VAL_,0,0x00000000)
#define SET_MRX_MCAST_MASK0_47_32(_VAL_)                                  SET_REG(ADR_MRX_MCAST_MK0_1,_VAL_,0,0xffff0000)
#define SET_MRX_MCAST_CTRL_0(_VAL_)                                       SET_REG(ADR_MRX_MCAST_CTRL0,_VAL_,0,0xfffffffc)
#define SET_MRX_MCAST_TB1_31_0(_VAL_)                                     SET_REG(ADR_MRX_MCAST_TB1_0,_VAL_,0,0x00000000)
#define SET_MRX_MCAST_TB1_47_32(_VAL_)                                    SET_REG(ADR_MRX_MCAST_TB1_1,_VAL_,0,0xffff0000)
#define SET_MRX_MCAST_MASK1_31_0(_VAL_)                                   SET_REG(ADR_MRX_MCAST_MK1_0,_VAL_,0,0x00000000)
#define SET_MRX_MCAST_MASK1_47_32(_VAL_)                                  SET_REG(ADR_MRX_MCAST_MK1_1,_VAL_,0,0xffff0000)
#define SET_MRX_MCAST_CTRL_1(_VAL_)                                       SET_REG(ADR_MRX_MCAST_CTRL1,_VAL_,0,0xfffffffc)
#define SET_MRX_MCAST_TB2_31_0(_VAL_)                                     SET_REG(ADR_MRX_MCAST_TB2_0,_VAL_,0,0x00000000)
#define SET_MRX_MCAST_TB2_47_32(_VAL_)                                    SET_REG(ADR_MRX_MCAST_TB2_1,_VAL_,0,0xffff0000)
#define SET_MRX_MCAST_MASK2_31_0(_VAL_)                                   SET_REG(ADR_MRX_MCAST_MK2_0,_VAL_,0,0x00000000)
#define SET_MRX_MCAST_MASK2_47_32(_VAL_)                                  SET_REG(ADR_MRX_MCAST_MK2_1,_VAL_,0,0xffff0000)
#define SET_MRX_MCAST_CTRL_2(_VAL_)                                       SET_REG(ADR_MRX_MCAST_CTRL2,_VAL_,0,0xfffffffc)
#define SET_MRX_MCAST_TB3_31_0(_VAL_)                                     SET_REG(ADR_MRX_MCAST_TB3_0,_VAL_,0,0x00000000)
#define SET_MRX_MCAST_TB3_47_32(_VAL_)                                    SET_REG(ADR_MRX_MCAST_TB3_1,_VAL_,0,0xffff0000)
#define SET_MRX_MCAST_MASK3_31_0(_VAL_)                                   SET_REG(ADR_MRX_MCAST_MK3_0,_VAL_,0,0x00000000)
#define SET_MRX_MCAST_MASK3_47_32(_VAL_)                                  SET_REG(ADR_MRX_MCAST_MK3_1,_VAL_,0,0xffff0000)
#define SET_MRX_MCAST_CTRL_3(_VAL_)                                       SET_REG(ADR_MRX_MCAST_CTRL3,_VAL_,0,0xfffffffc)
#define SET_MRX_PHY_INFO(_VAL_)                                           SET_REG(ADR_MRX_PHY_INFO,_VAL_,0,0x00000000)
#define SET_DBG_BA_TYPE(_VAL_)                                            SET_REG(ADR_MRX_BA_DBG,_VAL_,0,0xffffffc0)
#define SET_DBG_BA_SEQ(_VAL_)                                             SET_REG(ADR_MRX_BA_DBG,_VAL_,8,0xfff000ff)
#define SET_MRX_FLT_TB0(_VAL_)                                            SET_REG(ADR_MRX_FLT_TB0,_VAL_,0,0xffff8000)
#define SET_MRX_FLT_TB1(_VAL_)                                            SET_REG(ADR_MRX_FLT_TB1,_VAL_,0,0xffff8000)
#define SET_MRX_FLT_TB2(_VAL_)                                            SET_REG(ADR_MRX_FLT_TB2,_VAL_,0,0xffff8000)
#define SET_MRX_FLT_TB3(_VAL_)                                            SET_REG(ADR_MRX_FLT_TB3,_VAL_,0,0xffff8000)
#define SET_MRX_FLT_TB4(_VAL_)                                            SET_REG(ADR_MRX_FLT_TB4,_VAL_,0,0xffff8000)
#define SET_MRX_FLT_TB5(_VAL_)                                            SET_REG(ADR_MRX_FLT_TB5,_VAL_,0,0xffff8000)
#define SET_MRX_FLT_TB6(_VAL_)                                            SET_REG(ADR_MRX_FLT_TB6,_VAL_,0,0xffff8000)
#define SET_MRX_FLT_TB7(_VAL_)                                            SET_REG(ADR_MRX_FLT_TB7,_VAL_,0,0xffff8000)
#define SET_MRX_FLT_TB8(_VAL_)                                            SET_REG(ADR_MRX_FLT_TB8,_VAL_,0,0xffff8000)
#define SET_MRX_FLT_TB9(_VAL_)                                            SET_REG(ADR_MRX_FLT_TB9,_VAL_,0,0xffff8000)
#define SET_MRX_FLT_TB10(_VAL_)                                           SET_REG(ADR_MRX_FLT_TB10,_VAL_,0,0xffff8000)
#define SET_MRX_FLT_TB11(_VAL_)                                           SET_REG(ADR_MRX_FLT_TB11,_VAL_,0,0xffff8000)
#define SET_MRX_FLT_TB12(_VAL_)                                           SET_REG(ADR_MRX_FLT_TB12,_VAL_,0,0xffff8000)
#define SET_MRX_FLT_TB13(_VAL_)                                           SET_REG(ADR_MRX_FLT_TB13,_VAL_,0,0xffff8000)
#define SET_MRX_FLT_TB14(_VAL_)                                           SET_REG(ADR_MRX_FLT_TB14,_VAL_,0,0xffff8000)
#define SET_MRX_FLT_TB15(_VAL_)                                           SET_REG(ADR_MRX_FLT_TB15,_VAL_,0,0xffff8000)
#define SET_MRX_FLT_EN0(_VAL_)                                            SET_REG(ADR_MRX_FLT_EN0,_VAL_,0,0xffff0000)
#define SET_MRX_FLT_EN1(_VAL_)                                            SET_REG(ADR_MRX_FLT_EN1,_VAL_,0,0xffff0000)
#define SET_MRX_FLT_EN2(_VAL_)                                            SET_REG(ADR_MRX_FLT_EN2,_VAL_,0,0xffff0000)
#define SET_MRX_FLT_EN3(_VAL_)                                            SET_REG(ADR_MRX_FLT_EN3,_VAL_,0,0xffff0000)
#define SET_MRX_FLT_EN4(_VAL_)                                            SET_REG(ADR_MRX_FLT_EN4,_VAL_,0,0xffff0000)
#define SET_MRX_FLT_EN5(_VAL_)                                            SET_REG(ADR_MRX_FLT_EN5,_VAL_,0,0xffff0000)
#define SET_MRX_FLT_EN6(_VAL_)                                            SET_REG(ADR_MRX_FLT_EN6,_VAL_,0,0xffff0000)
#define SET_MRX_FLT_EN7(_VAL_)                                            SET_REG(ADR_MRX_FLT_EN7,_VAL_,0,0xffff0000)
#define SET_MRX_FLT_EN8(_VAL_)                                            SET_REG(ADR_MRX_FLT_EN8,_VAL_,0,0xffff0000)
#define SET_MRX_LEN_FLT(_VAL_)                                            SET_REG(ADR_MRX_LEN_FLT,_VAL_,0,0xffff0000)
#define SET_RX_FLOW_DATA(_VAL_)                                           SET_REG(ADR_RX_FLOW_DATA,_VAL_,0,0x00000000)
#define SET_RX_FLOW_MNG(_VAL_)                                            SET_REG(ADR_RX_FLOW_MNG,_VAL_,0,0xffff0000)
#define SET_RX_FLOW_CTRL(_VAL_)                                           SET_REG(ADR_RX_FLOW_CTRL,_VAL_,0,0xffff0000)
#define SET_MRX_STP_EN(_VAL_)                                             SET_REG(ADR_RX_TIME_STAMP_CFG,_VAL_,0,0xfffffffe)
#define SET_MRX_STP_OFST(_VAL_)                                           SET_REG(ADR_RX_TIME_STAMP_CFG,_VAL_,8,0xffff00ff)
#define SET_DBG_FF_FULL(_VAL_)                                            SET_REG(ADR_DBG_FF_FULL,_VAL_,0,0xffff0000)
#define SET_DBG_FF_FULL_CLR(_VAL_)                                        SET_REG(ADR_DBG_FF_FULL,_VAL_,31,0x7fffffff)
#define SET_DBG_WFF_FULL(_VAL_)                                           SET_REG(ADR_DBG_WFF_FULL,_VAL_,0,0xffff0000)
#define SET_DBG_WFF_FULL_CLR(_VAL_)                                       SET_REG(ADR_DBG_WFF_FULL,_VAL_,31,0x7fffffff)
#define SET_DBG_MB_FULL(_VAL_)                                            SET_REG(ADR_DBG_MB_FULL,_VAL_,0,0xffff0000)
#define SET_DBG_MB_FULL_CLR(_VAL_)                                        SET_REG(ADR_DBG_MB_FULL,_VAL_,31,0x7fffffff)
#define SET_BA_CTRL(_VAL_)                                                SET_REG(ADR_BA_CTRL,_VAL_,0,0xfffffffc)
#define SET_BA_DBG_EN(_VAL_)                                              SET_REG(ADR_BA_CTRL,_VAL_,2,0xfffffffb)
#define SET_BA_AGRE_EN(_VAL_)                                             SET_REG(ADR_BA_CTRL,_VAL_,3,0xfffffff7)
#define SET_RXDESC_TIMESTAMP_EN(_VAL_)                                    SET_REG(ADR_BA_CTRL,_VAL_,4,0xffffffef)
#define SET_BA_TA_31_0(_VAL_)                                             SET_REG(ADR_BA_TA_0,_VAL_,0,0x00000000)
#define SET_BA_TA_47_32(_VAL_)                                            SET_REG(ADR_BA_TA_1,_VAL_,0,0xffff0000)
#define SET_BA_TID(_VAL_)                                                 SET_REG(ADR_BA_TID,_VAL_,0,0xfffffff0)
#define SET_BA_ST_SEQ(_VAL_)                                              SET_REG(ADR_BA_ST_SEQ,_VAL_,0,0xfffff000)
#define SET_BA_SB0(_VAL_)                                                 SET_REG(ADR_BA_SB0,_VAL_,0,0x00000000)
#define SET_BA_SB1(_VAL_)                                                 SET_REG(ADR_BA_SB1,_VAL_,0,0x00000000)
#define SET_MRX_WD(_VAL_)                                                 SET_REG(ADR_MRX_WATCH_DOG,_VAL_,0,0xfffe0000)
#define SET_ACK_GEN_EN(_VAL_)                                             SET_REG(ADR_ACK_GEN_EN,_VAL_,0,0xfffffffe)
#define SET_BA_GEN_EN(_VAL_)                                              SET_REG(ADR_ACK_GEN_EN,_VAL_,1,0xfffffffd)
#define SET_ACK_GEN_DUR(_VAL_)                                            SET_REG(ADR_ACK_GEN_PARA,_VAL_,0,0xffff0000)
#define SET_ACK_GEN_INFO(_VAL_)                                           SET_REG(ADR_ACK_GEN_PARA,_VAL_,16,0xff00ffff)
#define SET_ACK_GEN_RA_31_0(_VAL_)                                        SET_REG(ADR_ACK_GEN_RA_0,_VAL_,0,0x00000000)
#define SET_ACK_GEN_RA_47_32(_VAL_)                                       SET_REG(ADR_ACK_GEN_RA_1,_VAL_,0,0xffff0000)
#define SET_MIB_LEN_FAIL(_VAL_)                                           SET_REG(ADR_MIB_LEN_FAIL,_VAL_,0,0xffff0000)
#define SET_TRAP_HW_ID(_VAL_)                                             SET_REG(ADR_TRAP_HW_ID,_VAL_,0,0xfffffff0)
#define SET_ID_IN_USE(_VAL_)                                              SET_REG(ADR_ID_IN_USE,_VAL_,0,0xffffff00)
#define SET_MRX_ERR(_VAL_)                                                SET_REG(ADR_MRX_ERR,_VAL_,0,0x00000000)
#define SET_DESC_PACKET_LENGTH(_VAL_)                                     SET_REG(ADR_DESC_PACKET_LENGTH,_VAL_,0,0xffff0000)
#define SET_DESC_RATE(_VAL_)                                              SET_REG(ADR_DESC_RATE,_VAL_,0,0xffffff00)
#define SET_DESC_L_RATE(_VAL_)                                            SET_REG(ADR_DESC_RATE,_VAL_,8,0xfffff8ff)
#define SET_DESC_L_LENGTH(_VAL_)                                          SET_REG(ADR_DESC_L_LENGTH,_VAL_,0,0xfffff000)
#define SET_RATE_MASK_SAMPLE(_VAL_)                                       SET_REG(ADR_DESC_DBG,_VAL_,0,0xffffff00)
#define SET_RATE_VALE_SAMPLE(_VAL_)                                       SET_REG(ADR_DESC_DBG,_VAL_,8,0xffff00ff)
#define SET_DESC_SAMPLED(_VAL_)                                           SET_REG(ADR_DESC_DBG,_VAL_,16,0xfffeffff)
#define SET_DESC_SAMPLE_CLEAR(_VAL_)                                      SET_REG(ADR_DESC_DBG,_VAL_,17,0xfffdffff)
#define SET_RO_PKT_REAL_TIME(_VAL_)                                       SET_REG(ADR_RO_PKT_REAL_TIME,_VAL_,0,0xff800000)
#define SET_RO_PKT_HDR_SUBTYPE(_VAL_)                                     SET_REG(ADR_RO_WIFI_HDR,_VAL_,0,0xfffffff0)
#define SET_RO_PKT_HDR_TYPE(_VAL_)                                        SET_REG(ADR_RO_WIFI_HDR,_VAL_,4,0xffffffcf)
#define SET_RO_RXEND_TO_TX_GAP_CNT(_VAL_)                                 SET_REG(ADR_RO_RXEND_TO_TX_GAP,_VAL_,0,0xffff0000)
#define SET_RO_SAMPLED_RX_IFS_DELTA_US(_VAL_)                             SET_REG(ADR_RO_SAMPLED_RX_IFS_DELTA_US,_VAL_,0,0xffffffe0)
#define SET_GRP_WSID(_VAL_)                                               SET_REG(ADR_GROUP_WSID,_VAL_,0,0xfffffff0)
#define SET_ADDR1A_SEL(_VAL_)                                             SET_REG(ADR_HDR_ADDR_SEL,_VAL_,0,0xfffffffc)
#define SET_ADDR2A_SEL(_VAL_)                                             SET_REG(ADR_HDR_ADDR_SEL,_VAL_,2,0xfffffff3)
#define SET_ADDR3A_SEL(_VAL_)                                             SET_REG(ADR_HDR_ADDR_SEL,_VAL_,4,0xffffffcf)
#define SET_ADDR1B_SEL(_VAL_)                                             SET_REG(ADR_HDR_ADDR_SEL,_VAL_,6,0xffffff3f)
#define SET_ADDR2B_SEL(_VAL_)                                             SET_REG(ADR_HDR_ADDR_SEL,_VAL_,8,0xfffffcff)
#define SET_ADDR3B_SEL(_VAL_)                                             SET_REG(ADR_HDR_ADDR_SEL,_VAL_,10,0xfffff3ff)
#define SET_ADDR3C_SEL(_VAL_)                                             SET_REG(ADR_HDR_ADDR_SEL,_VAL_,12,0xffffcfff)
#define SET_FRM_CTRL(_VAL_)                                               SET_REG(ADR_FRAME_TYPE_CNTR_SET,_VAL_,0,0xffffffc0)
#define SET_SCOREBOAD_SIZE(_VAL_)                                         SET_REG(ADR_AMPDU_SCOREBOAD_SIZE,_VAL_,0,0xffffff80)
#define SET_MASK_ABNORMAL_CRC(_VAL_)                                      SET_REG(ADR_CHANNEL,_VAL_,0,0xfffffffe)
#define SET_PS_EN(_VAL_)                                                  SET_REG(ADR_CHANNEL,_VAL_,1,0xfffffffd)
#define SET_MULTI_AMPDU_W_EN(_VAL_)                                       SET_REG(ADR_CHANNEL,_VAL_,2,0xfffffffb)
#define SET_BEACON_EARLY_TERMINATE_DROP_EN(_VAL_)                         SET_REG(ADR_CHANNEL,_VAL_,3,0xfffffff7)
#define SET_BA_H_QUEUE_EN(_VAL_)                                          SET_REG(ADR_HIGH_PRIORITY_FRM_HW_ID,_VAL_,0,0xfffffffe)
#define SET_EOSP_H_QUEUE_EN(_VAL_)                                        SET_REG(ADR_HIGH_PRIORITY_FRM_HW_ID,_VAL_,1,0xfffffffd)
#define SET_EOSP_HW_ID(_VAL_)                                             SET_REG(ADR_HIGH_PRIORITY_FRM_HW_ID,_VAL_,2,0xffffffc3)
#define SET_BA_HW_ID(_VAL_)                                               SET_REG(ADR_HIGH_PRIORITY_FRM_HW_ID,_VAL_,6,0xfffffc3f)
#define SET_IDX_EXTEND(_VAL_)                                             SET_REG(ADR_DUAL_IDX_EXTEND,_VAL_,0,0xfffffffe)
#define SET_MRX_FLT_EN9(_VAL_)                                            SET_REG(ADR_MRX_FLT_EN9,_VAL_,0,0xffff0000)
#define SET_MRX_FLT_EN10(_VAL_)                                           SET_REG(ADR_MRX_FLT_EN10,_VAL_,0,0xffff0000)
#define SET_MAC_ROLE0_VALID(_VAL_)                                        SET_REG(ADR_MAC_ROLE_VLD_FLG,_VAL_,0,0xfffffffe)
#define SET_MAC_ROLE1_VALID(_VAL_)                                        SET_REG(ADR_MAC_ROLE_VLD_FLG,_VAL_,1,0xfffffffd)
#define SET_RO_PPDU_RX_DESC_WORD0(_VAL_)                                  SET_REG(ADR_PPDU_RX_PHY_INFO_W0,_VAL_,0,0x00000000)
#define SET_RO_PPDU_RX_DESC_WORD1(_VAL_)                                  SET_REG(ADR_PPDU_RX_PHY_INFO_W1,_VAL_,0,0x00000000)
#define SET_RO_PPDU_RX_DESC_WORD2(_VAL_)                                  SET_REG(ADR_PPDU_RX_PHY_INFO_W2,_VAL_,0,0x00000000)
#define SET_RO_APU2MRX_FRAME_LENGTH(_VAL_)                                SET_REG(ADR_APU2MRX_FRAME_LEN,_VAL_,0,0xffff0000)
#define SET_PPDU_RX_LEN_FLT(_VAL_)                                        SET_REG(ADR_PPDU_RX_LEN_FLT,_VAL_,0,0xffff0000)
#define SET_PPDU_RX_AMPDU_SIG(_VAL_)                                      SET_REG(ADR_PPDU_RX_AMPDU_SIG,_VAL_,0,0xffffff00)
#define SET_APU_ALWAYS_RINC_IGNORE_LOCAL_WFF_FULL(_VAL_)                  SET_REG(ADR_MRX_DEAGG_CFG,_VAL_,0,0xfffffffe)
#define SET_MRX_WR_PHY_DES_EN(_VAL_)                                      SET_REG(ADR_MRX_WR_PHY_DES,_VAL_,0,0xfffffffe)
#define SET_CSR_PHY_INFO(_VAL_)                                           SET_REG(ADR_PHY_INFO,_VAL_,0,0xffff8000)
#define SET_AMPDU_SIG(_VAL_)                                              SET_REG(ADR_AMPDU_SIG,_VAL_,0,0xffffff00)
#define SET_MIB_AMPDU(_VAL_)                                              SET_REG(ADR_MIB_AMPDU,_VAL_,0,0x00000000)
#define SET_LEN_FLT(_VAL_)                                                SET_REG(ADR_LEN_FLT,_VAL_,0,0xffff0000)
#define SET_MIB_DELIMITER(_VAL_)                                          SET_REG(ADR_MIB_DELIMITER,_VAL_,0,0xffff0000)
#define SET_MTX_INT_Q0_Q_EMPTY(_VAL_)                                     SET_REG(ADR_MTX_INT_STS,_VAL_,16,0xfffeffff)
#define SET_MTX_INT_Q0_TXOP_RUNOUT(_VAL_)                                 SET_REG(ADR_MTX_INT_STS,_VAL_,17,0xfffdffff)
#define SET_MTX_INT_Q1_Q_EMPTY(_VAL_)                                     SET_REG(ADR_MTX_INT_STS,_VAL_,18,0xfffbffff)
#define SET_MTX_INT_Q1_TXOP_RUNOUT(_VAL_)                                 SET_REG(ADR_MTX_INT_STS,_VAL_,19,0xfff7ffff)
#define SET_MTX_INT_Q2_Q_EMPTY(_VAL_)                                     SET_REG(ADR_MTX_INT_STS,_VAL_,20,0xffefffff)
#define SET_MTX_INT_Q2_TXOP_RUNOUT(_VAL_)                                 SET_REG(ADR_MTX_INT_STS,_VAL_,21,0xffdfffff)
#define SET_MTX_INT_Q3_Q_EMPTY(_VAL_)                                     SET_REG(ADR_MTX_INT_STS,_VAL_,22,0xffbfffff)
#define SET_MTX_INT_Q3_TXOP_RUNOUT(_VAL_)                                 SET_REG(ADR_MTX_INT_STS,_VAL_,23,0xff7fffff)
#define SET_MTX_INT_Q4_Q_EMPTY(_VAL_)                                     SET_REG(ADR_MTX_INT_STS,_VAL_,24,0xfeffffff)
#define SET_MTX_INT_Q4_TXOP_RUNOUT(_VAL_)                                 SET_REG(ADR_MTX_INT_STS,_VAL_,25,0xfdffffff)
#define SET_MTX_INT_Q5_Q_EMPTY(_VAL_)                                     SET_REG(ADR_MTX_INT_STS,_VAL_,26,0xfbffffff)
#define SET_MTX_INT_Q5_TXOP_RUNOUT(_VAL_)                                 SET_REG(ADR_MTX_INT_STS,_VAL_,27,0xf7ffffff)
#define SET_MTX_EN_INT_Q0_Q_EMPTY(_VAL_)                                  SET_REG(ADR_MTX_INT_EN,_VAL_,16,0xfffeffff)
#define SET_MTX_EN_INT_Q0_TXOP_RUNOUT(_VAL_)                              SET_REG(ADR_MTX_INT_EN,_VAL_,17,0xfffdffff)
#define SET_MTX_EN_INT_Q1_Q_EMPTY(_VAL_)                                  SET_REG(ADR_MTX_INT_EN,_VAL_,18,0xfffbffff)
#define SET_MTX_EN_INT_Q1_TXOP_RUNOUT(_VAL_)                              SET_REG(ADR_MTX_INT_EN,_VAL_,19,0xfff7ffff)
#define SET_MTX_EN_INT_Q2_Q_EMPTY(_VAL_)                                  SET_REG(ADR_MTX_INT_EN,_VAL_,20,0xffefffff)
#define SET_MTX_EN_INT_Q2_TXOP_RUNOUT(_VAL_)                              SET_REG(ADR_MTX_INT_EN,_VAL_,21,0xffdfffff)
#define SET_MTX_EN_INT_Q3_Q_EMPTY(_VAL_)                                  SET_REG(ADR_MTX_INT_EN,_VAL_,22,0xffbfffff)
#define SET_MTX_EN_INT_Q3_TXOP_RUNOUT(_VAL_)                              SET_REG(ADR_MTX_INT_EN,_VAL_,23,0xff7fffff)
#define SET_MTX_EN_INT_Q4_Q_EMPTY(_VAL_)                                  SET_REG(ADR_MTX_INT_EN,_VAL_,24,0xfeffffff)
#define SET_MTX_EN_INT_Q4_TXOP_RUNOUT(_VAL_)                              SET_REG(ADR_MTX_INT_EN,_VAL_,25,0xfdffffff)
#define SET_MTX_EN_INT_Q5_Q_EMPTY(_VAL_)                                  SET_REG(ADR_MTX_INT_EN,_VAL_,26,0xfbffffff)
#define SET_MTX_EN_INT_Q5_TXOP_RUNOUT(_VAL_)                              SET_REG(ADR_MTX_INT_EN,_VAL_,27,0xf7ffffff)
#define SET_MTX_MTX2PHY_SLOW(_VAL_)                                       SET_REG(ADR_MTX_MISC_EN,_VAL_,0,0xfffffffe)
#define SET_MTX_M2M_SLOW_PRD(_VAL_)                                       SET_REG(ADR_MTX_MISC_EN,_VAL_,1,0xfffffff1)
#define SET_MACTX_OPT_DONTFILL_RETRY_FOR_AMPDU(_VAL_)                     SET_REG(ADR_MTX_MISC_EN,_VAL_,4,0xffffffef)
#define SET_MTX_AMPDU_CRC8_AUTO(_VAL_)                                    SET_REG(ADR_MTX_MISC_EN,_VAL_,5,0xffffffdf)
#define SET_MTX_BLOCKTX_IGNORE_BT_BUSY(_VAL_)                             SET_REG(ADR_MTX_MISC_EN,_VAL_,6,0xffffffbf)
#define SET_MTX_RAW_DATA_MODE(_VAL_)                                      SET_REG(ADR_MTX_MISC_EN,_VAL_,7,0xffffff7f)
#define SET_FIX_BA_RA_ERROR(_VAL_)                                        SET_REG(ADR_MTX_MISC_EN,_VAL_,8,0xfffffeff)
#define SET_MTX_BLOCKTX_IGNORE_TOMAC_TX_IP(_VAL_)                         SET_REG(ADR_MTX_MISC_EN,_VAL_,11,0xfffff7ff)
#define SET_MTX_BLOCKTX_IGNORE_TOMAC_RX_EN(_VAL_)                         SET_REG(ADR_MTX_MISC_EN,_VAL_,12,0xffffefff)
#define SET_MTX_BLOCKTX_IGNORE_TOMAC_CCA_CS(_VAL_)                        SET_REG(ADR_MTX_MISC_EN,_VAL_,13,0xffffdfff)
#define SET_MTX_BLOCKTX_IGNORE_TOMAC_CCA_ED_SECONDARY(_VAL_)              SET_REG(ADR_MTX_MISC_EN,_VAL_,14,0xffffbfff)
#define SET_MTX_BLOCKTX_IGNORE_TOMAC_CCA_ED_PRIMARY(_VAL_)                SET_REG(ADR_MTX_MISC_EN,_VAL_,15,0xffff7fff)
#define SET_MTX_HALT_Q_MB(_VAL_)                                          SET_REG(ADR_MTX_MISC_EN,_VAL_,16,0xff80ffff)
#define SET_MTX_IGNORE_PHYRX_IFS_DELTATIME(_VAL_)                         SET_REG(ADR_MTX_MISC_EN,_VAL_,24,0xfeffffff)
#define SET_MTX_SELFSTA_PS(_VAL_)                                         SET_REG(ADR_MTX_MISC_EN,_VAL_,25,0xfdffffff)
#define SET_MTX_BTCX_PS_ON_TX(_VAL_)                                      SET_REG(ADR_MTX_MISC_EN,_VAL_,26,0xf3ffffff)
#define SET_NO_PKT_BUF_REDUCTION(_VAL_)                                   SET_REG(ADR_MTX_TX_REPORT_OPTION,_VAL_,0,0xfffffffe)
#define SET_NO_REDUCE_TXALLFAIL_PKT(_VAL_)                                SET_REG(ADR_MTX_TX_REPORT_OPTION,_VAL_,2,0xfffffffb)
#define SET_NO_REDUCE_PKT_PEERPS_MPDU(_VAL_)                              SET_REG(ADR_MTX_TX_REPORT_OPTION,_VAL_,4,0xffffffef)
#define SET_NO_REDUCE_PKT_PEERPS_AMPDUV1P2(_VAL_)                         SET_REG(ADR_MTX_TX_REPORT_OPTION,_VAL_,6,0xffffffbf)
#define SET_NO_REDUCE_PKT_PEERPS_AMPDUV1P3(_VAL_)                         SET_REG(ADR_MTX_TX_REPORT_OPTION,_VAL_,7,0xffffff7f)
#define SET_RO_PTC_SCHEDULE(_VAL_)                                        SET_REG(ADR_MTX_STATUS0,_VAL_,0,0xfffffff0)
#define SET_RO_FSM_MTXPTC(_VAL_)                                          SET_REG(ADR_MTX_STATUS0,_VAL_,4,0xffffff8f)
#define SET_RO_ACT_MASK_6_0(_VAL_)                                        SET_REG(ADR_MTX_STATUS0,_VAL_,8,0xffff80ff)
#define SET_RO_CAND_MASK_6_0(_VAL_)                                       SET_REG(ADR_MTX_STATUS0,_VAL_,16,0xff80ffff)
#define SET_RO_WAIT_RESPONSE_PHASE(_VAL_)                                 SET_REG(ADR_MTX_STATUS0,_VAL_,24,0xfcffffff)
#define SET_RO_FSM_MTXHALT(_VAL_)                                         SET_REG(ADR_MTX_STATUS0,_VAL_,28,0xcfffffff)
#define SET_RO_FSM_MTXDMA(_VAL_)                                          SET_REG(ADR_MTX_STATUS4,_VAL_,0,0xfffffff8)
#define SET_RO_FSM_MTXPHYTX(_VAL_)                                        SET_REG(ADR_MTX_STATUS4,_VAL_,4,0xffffff8f)
#define SET_RO_MTXDMA_CMD(_VAL_)                                          SET_REG(ADR_MTX_STATUS4,_VAL_,8,0xffff80ff)
#define SET_RO_TXOP_INTERVAL(_VAL_)                                       SET_REG(ADR_MTX_STATUS4,_VAL_,16,0x0000ffff)
#define SET_MTX_HALT_MODE0(_VAL_)                                         SET_REG(ADR_MTX_HALT_OPTION,_VAL_,0,0xfffffffe)
#define SET_BLOCK_BCN0_TXQ(_VAL_)                                         SET_REG(ADR_MTX_HALT_OPTION,_VAL_,8,0xfffffeff)
#define SET_BLOCK_BCN1_TXQ(_VAL_)                                         SET_REG(ADR_MTX_HALT_OPTION,_VAL_,9,0xfffffdff)
#define SET_BLOCK_BTCTS_TXQ(_VAL_)                                        SET_REG(ADR_MTX_HALT_OPTION,_VAL_,10,0xfffffbff)
#define SET_BLOCK_TXQ(_VAL_)                                              SET_REG(ADR_MTX_HALT_OPTION,_VAL_,16,0xff80ffff)
#define SET_MTX_HALT_IGNORE_TXREQ_EN(_VAL_)                               SET_REG(ADR_MTX_HALT_OPTION,_VAL_,24,0xfeffffff)
#define SET_MTX_HALT_IGNORE_RXREQ_EN(_VAL_)                               SET_REG(ADR_MTX_HALT_OPTION,_VAL_,25,0xfdffffff)
#define SET_BLOCK_EXT_TXQ(_VAL_)                                          SET_REG(ADR_MTX_HALT_OPTION,_VAL_,26,0xe3ffffff)
#define SET_DBG_PHYTX_PROCEED(_VAL_)                                      SET_REG(ADR_MTX_PHYTX_DBG1,_VAL_,0,0xfffffffe)
#define SET_MTX_MIB_CNT0(_VAL_)                                           SET_REG(ADR_MTX_MIB_WSID0,_VAL_,0,0xc0000000)
#define SET_MTX_MIB_EN0(_VAL_)                                            SET_REG(ADR_MTX_MIB_WSID0,_VAL_,30,0xbfffffff)
#define SET_MTX_MIB_CNT1(_VAL_)                                           SET_REG(ADR_MTX_MIB_WSID1,_VAL_,0,0xc0000000)
#define SET_MTX_MIB_EN1(_VAL_)                                            SET_REG(ADR_MTX_MIB_WSID1,_VAL_,30,0xbfffffff)
#define SET_MTX_MIB_CNT2(_VAL_)                                           SET_REG(ADR_MTX_MIB_WSID2,_VAL_,0,0xc0000000)
#define SET_MTX_MIB_EN2(_VAL_)                                            SET_REG(ADR_MTX_MIB_WSID2,_VAL_,30,0xbfffffff)
#define SET_MTX_MIB_CNT3(_VAL_)                                           SET_REG(ADR_MTX_MIB_WSID3,_VAL_,0,0xc0000000)
#define SET_MTX_MIB_EN3(_VAL_)                                            SET_REG(ADR_MTX_MIB_WSID3,_VAL_,30,0xbfffffff)
#define SET_MTX_MIB_CNT4(_VAL_)                                           SET_REG(ADR_MTX_MIB_WSID4,_VAL_,0,0xc0000000)
#define SET_MTX_MIB_EN4(_VAL_)                                            SET_REG(ADR_MTX_MIB_WSID4,_VAL_,30,0xbfffffff)
#define SET_MTX_MIB_CNT5(_VAL_)                                           SET_REG(ADR_MTX_MIB_WSID5,_VAL_,0,0xc0000000)
#define SET_MTX_MIB_EN5(_VAL_)                                            SET_REG(ADR_MTX_MIB_WSID5,_VAL_,30,0xbfffffff)
#define SET_MTX_MIB_CNT6(_VAL_)                                           SET_REG(ADR_MTX_MIB_WSID6,_VAL_,0,0xc0000000)
#define SET_MTX_MIB_EN6(_VAL_)                                            SET_REG(ADR_MTX_MIB_WSID6,_VAL_,30,0xbfffffff)
#define SET_MTX_MIB_CNT7(_VAL_)                                           SET_REG(ADR_MTX_MIB_WSID7,_VAL_,0,0xc0000000)
#define SET_MTX_MIB_EN7(_VAL_)                                            SET_REG(ADR_MTX_MIB_WSID7,_VAL_,30,0xbfffffff)
#define SET_MTX_MIB_CNT8(_VAL_)                                           SET_REG(ADR_MTX_MIB_WSID8,_VAL_,0,0xc0000000)
#define SET_MTX_MIB_EN8(_VAL_)                                            SET_REG(ADR_MTX_MIB_WSID8,_VAL_,30,0xbfffffff)
#define SET_ROLE0_BEACON_HW_TX(_VAL_)                                     SET_REG(ADR_HWBEACONTX_ENABLE,_VAL_,0,0xfffffffe)
#define SET_ROLE1_BEACON_HW_TX(_VAL_)                                     SET_REG(ADR_HWBEACONTX_ENABLE,_VAL_,1,0xfffffffd)
#define SET_RO_HWBEACONTX_ROLE0_ONGOING_PKTIDX(_VAL_)                     SET_REG(ADR_HWBEACONTX_ENABLE,_VAL_,8,0xfffffcff)
#define SET_RO_HWBEACONTX_ROLE1_ONGOING_PKTIDX(_VAL_)                     SET_REG(ADR_HWBEACONTX_ENABLE,_VAL_,10,0xfffff3ff)
#define SET_RO_HWBEACONTX_ROLE0_INUSE_PKTIDX(_VAL_)                       SET_REG(ADR_HWBEACONTX_ENABLE,_VAL_,12,0xffffcfff)
#define SET_RO_HWBEACONTX_ROLE1_INUSE_PKTIDX(_VAL_)                       SET_REG(ADR_HWBEACONTX_ENABLE,_VAL_,14,0xffff3fff)
#define SET_BEACON_TX_ROLE0_DTIM_OFFSET(_VAL_)                            SET_REG(ADR_HWBEACONTX_CFG_DTIMFILL_OFFSET,_VAL_,0,0xffffff00)
#define SET_BEACON_TX_ROLE0_DTIM_PERIOD(_VAL_)                            SET_REG(ADR_HWBEACONTX_CFG_DTIMFILL_OFFSET,_VAL_,8,0xffff00ff)
#define SET_BEACON_TX_ROLE1_DTIM_OFFSET(_VAL_)                            SET_REG(ADR_HWBEACONTX_CFG_DTIMFILL_OFFSET,_VAL_,16,0xff00ffff)
#define SET_BEACON_TX_ROLE1_DTIM_PERIOD(_VAL_)                            SET_REG(ADR_HWBEACONTX_CFG_DTIMFILL_OFFSET,_VAL_,24,0x00ffffff)
#define SET_BEACON_TX_ROLE0_PKTID0(_VAL_)                                 SET_REG(ADR_HWBEACONTX_CFG_PKTID_R0PKT0,_VAL_,0,0xffffff80)
#define SET_BEACON_TX_ROLE0_PKTID1(_VAL_)                                 SET_REG(ADR_HWBEACONTX_CFG_PKTID_R0PKT1,_VAL_,0,0xffffff80)
#define SET_BEACON_TX_ROLE1_PKTID0(_VAL_)                                 SET_REG(ADR_HWBEACONTX_CFG_PKTID_R1PKT0,_VAL_,0,0xffffff80)
#define SET_BEACON_TX_ROLE1_PKTID1(_VAL_)                                 SET_REG(ADR_HWBEACONTX_CFG_PKTID_R1PKT1,_VAL_,0,0xffffff80)
#define SET_MAC_TX_PS_UNLOCK(_VAL_)                                       SET_REG(ADR_MTX_PEER_PS_LOCK,_VAL_,0,0xfffffe00)
#define SET_MAC_TX_PEER_PS_LOCK_EN(_VAL_)                                 SET_REG(ADR_MTX_PEER_PS_LOCK,_VAL_,14,0xffffbfff)
#define SET_MAC_TX_PEER_PS_LOCK_AUTOLOCK_EN(_VAL_)                        SET_REG(ADR_MTX_PEER_PS_LOCK,_VAL_,15,0xffff7fff)
#define SET_MAC_TX_PS_LOCK(_VAL_)                                         SET_REG(ADR_MTX_PEER_PS_LOCK,_VAL_,16,0xfe00ffff)
#define SET_MAC_TX_PS_LOCK_STATUS(_VAL_)                                  SET_REG(ADR_MTX_PEER_LOCK_STATUS,_VAL_,0,0xfffffe00)
#define SET_MTX_RATERPT_HWID(_VAL_)                                       SET_REG(ADR_MTX_RATERPT,_VAL_,0,0xfffffff0)
#define SET_CTYPE_RATE_RPT(_VAL_)                                         SET_REG(ADR_MTX_RATERPT,_VAL_,4,0xffffff8f)
#define SET_MTX_DBGOPT_FORCE_TXMAJOR_RATE(_VAL_)                          SET_REG(ADR_MTX_DBGOPT_FORCE_RATE,_VAL_,0,0xffffff00)
#define SET_MTX_DBGOPT_FORCE_TXCTRL_RATE(_VAL_)                           SET_REG(ADR_MTX_DBGOPT_FORCE_RATE,_VAL_,8,0xffff00ff)
#define SET_MTX_DBGOPT_FORCE_DO_RTS_CTS_MODE(_VAL_)                       SET_REG(ADR_MTX_DBGOPT_FORCE_RATE,_VAL_,16,0xfffcffff)
#define SET_MTX_DBGOPT_FORCE_TXMAJOR_RATE_EN(_VAL_)                       SET_REG(ADR_MTX_DBGOPT_FORCE_RATE_ENABLE,_VAL_,0,0xfffffffe)
#define SET_MTX_DBGOPT_FORCE_TXCTRL_RATE_EN(_VAL_)                        SET_REG(ADR_MTX_DBGOPT_FORCE_RATE_ENABLE,_VAL_,2,0xfffffffb)
#define SET_MTX_DBGOPT_FORCE_DO_RTS_CTS_MODE_EN(_VAL_)                    SET_REG(ADR_MTX_DBGOPT_FORCE_RATE_ENABLE,_VAL_,4,0xffffffef)
#define SET_HWBEACON_ROLE0_DTIM_COUNT(_VAL_)                              SET_REG(ADR_HWBEACON_ROLE0_DTIM_OVERWRITE,_VAL_,0,0xffffff00)
#define SET_HWBEACON_ROLE1_DTIM_COUNT(_VAL_)                              SET_REG(ADR_HWBEACON_ROLE1_DTIM_OVERWRITE,_VAL_,0,0xffffff00)
#define SET_RO_PHYTXIP_TIMEOUT_CNT(_VAL_)                                 SET_REG(ADR_MTX_DBG_PHYTXIPTIMEOUT,_VAL_,0,0xfffffff0)
#define SET_DBG_PHYTXIP_TIMEOUT_RECOVERY(_VAL_)                           SET_REG(ADR_MTX_DBG_PHYTXIPTIMEOUT,_VAL_,8,0xfffffeff)
#define SET_DBG_MTX_IGNORE_NAV(_VAL_)                                     SET_REG(ADR_MTX_DBG_MORE,_VAL_,0,0xfffffffe)
#define SET_MTX_AIFSN_IGNORE_PHY_CCA(_VAL_)                               SET_REG(ADR_MTX_DBG_MORE,_VAL_,1,0xfffffffd)
#define SET_MTX_CCA_CHECK_ON_TXDMA_FSM(_VAL_)                             SET_REG(ADR_MTX_DBG_MORE,_VAL_,2,0xfffffffb)
#define SET_MTX_CCA_CHECK_IGNORE_ON_MTXPTC_FSM(_VAL_)                     SET_REG(ADR_MTX_DBG_MORE,_VAL_,3,0xfffffff7)
#define SET_MTX_IGNORE_RX_DONE_IN_TX_PROCESSING(_VAL_)                    SET_REG(ADR_MTX_DBG_MORE,_VAL_,4,0xffffffef)
#define SET_RO_IFSAIR1(_VAL_)                                             SET_REG(ADR_MTX_DBG_ROIFSAIR1,_VAL_,0,0x00000000)
#define SET_RO_IFSAIR2(_VAL_)                                             SET_REG(ADR_MTX_DBG_ROIFSAIR2,_VAL_,0,0x00000000)
#define SET_MTX_BCN_PKT_ID0(_VAL_)                                        SET_REG(ADR_MTX_BCN_PKT_SET0,_VAL_,0,0xffffff80)
#define SET_MTX_BCN_PKT_ID1(_VAL_)                                        SET_REG(ADR_MTX_BCN_PKT_SET1,_VAL_,0,0xffffff80)
#define SET_MTX_DTIM_OFST0(_VAL_)                                         SET_REG(ADR_MTX_BCN_DTIM_SET0,_VAL_,0,0xfffffc00)
#define SET_MTX_DTIM_OFST1(_VAL_)                                         SET_REG(ADR_MTX_BCN_DTIM_SET1,_VAL_,0,0xfffffc00)
#define SET_MTX_DTIM_NUM(_VAL_)                                           SET_REG(ADR_MTX_BCN_DTIM_CONFG,_VAL_,0,0xffffff00)
#define SET_MTX_INT_DTIM_NUM(_VAL_)                                       SET_REG(ADR_MTX_BCN_DTIM_CONFG,_VAL_,8,0xffff00ff)
#define SET_MTX_INT_DTIM(_VAL_)                                           SET_REG(ADR_MTX_BCN_DTIM_INT_W1CLR,_VAL_,0,0xfffffffe)
#define SET_MTX_INT_BCN(_VAL_)                                            SET_REG(ADR_MTX_BCN_INT_STS,_VAL_,0,0xfffffffe)
#define SET_MTX_EN_INT_BCN(_VAL_)                                         SET_REG(ADR_MTX_BCN_EN_INT,_VAL_,1,0xfffffffd)
#define SET_MTX_EN_INT_DTIM(_VAL_)                                        SET_REG(ADR_MTX_BCN_EN_INT,_VAL_,3,0xfffffff7)
#define SET_MTX_BCN_TIMER_EN(_VAL_)                                       SET_REG(ADR_MTX_BCN_EN_MISC,_VAL_,0,0xfffffffe)
#define SET_MTX_TIME_STAMP_AUTO_FILL(_VAL_)                               SET_REG(ADR_MTX_BCN_EN_MISC,_VAL_,1,0xfffffffd)
#define SET_MTX_DTIM_CNT_AUTO_FILL(_VAL_)                                 SET_REG(ADR_MTX_BCN_EN_MISC,_VAL_,3,0xfffffff7)
#define SET_MTX_TSF_TIMER_EN(_VAL_)                                       SET_REG(ADR_MTX_BCN_EN_MISC,_VAL_,5,0xffffffdf)
#define SET_TXQ5_DTIM_BEACON_BURST_MNG(_VAL_)                             SET_REG(ADR_MTX_BCN_EN_MISC,_VAL_,16,0xfffeffff)
#define SET_MTX_BCN_AUTO_SEQ_NO(_VAL_)                                    SET_REG(ADR_MTX_BCN_EN_MISC,_VAL_,17,0xfffdffff)
#define SET_HWBEACON_SEQNUM_UPDATE_RULE(_VAL_)                            SET_REG(ADR_MTX_BCN_EN_MISC,_VAL_,18,0xfffbffff)
#define SET_HWBEACON_DTIMCNT_UPDATE_RULE(_VAL_)                           SET_REG(ADR_MTX_BCN_EN_MISC,_VAL_,19,0xfff7ffff)
#define SET_MTX_BCN_PKTID_CH_LOCK(_VAL_)                                  SET_REG(ADR_MTX_BCN_MISC,_VAL_,0,0xfffffffe)
#define SET_MTX_BCN_CFG_VLD(_VAL_)                                        SET_REG(ADR_MTX_BCN_MISC,_VAL_,1,0xfffffff9)
#define SET_MTX_AUTO_BCN_ONGOING(_VAL_)                                   SET_REG(ADR_MTX_BCN_MISC,_VAL_,3,0xfffffff7)
#define SET_MTX_BCN_TIMER(_VAL_)                                          SET_REG(ADR_MTX_BCN_MISC,_VAL_,16,0x0000ffff)
#define SET_MTX_BCN_PERIOD(_VAL_)                                         SET_REG(ADR_MTX_BCN_PRD,_VAL_,0,0xffff0000)
#define SET_MTX_BCN_TSF_L(_VAL_)                                          SET_REG(ADR_MTX_BCN_TSF_L,_VAL_,0,0x00000000)
#define SET_MTX_BCN_TSF_U(_VAL_)                                          SET_REG(ADR_MTX_BCN_TSF_U,_VAL_,0,0x00000000)
#define SET_HWBEACON_ROLE0_SEQ_NUM(_VAL_)                                 SET_REG(ADR_HWBEACON_ROLE0_SEQNUM_OVERWRITE,_VAL_,0,0xfffff000)
#define SET_TOUT_B(_VAL_)                                                 SET_REG(ADR_MTX_TIME_TOUT,_VAL_,0,0xffffff00)
#define SET_TOUT_AGN(_VAL_)                                               SET_REG(ADR_MTX_TIME_TOUT,_VAL_,8,0xffff00ff)
#define SET_EIFS_IN_SLOT(_VAL_)                                           SET_REG(ADR_MTX_TIME_TOUT,_VAL_,16,0xffc0ffff)
#define SET_TXSIFS_SUB_MIN(_VAL_)                                         SET_REG(ADR_MTX_TIME_IFS,_VAL_,0,0xfffffff0)
#define SET_TXSIFS_SUB_MAX(_VAL_)                                         SET_REG(ADR_MTX_TIME_IFS,_VAL_,4,0xffffff0f)
#define SET_SLOTTIME(_VAL_)                                               SET_REG(ADR_MTX_TIME_IFS,_VAL_,8,0xffffe0ff)
#define SET_SIFS(_VAL_)                                                   SET_REG(ADR_MTX_TIME_IFS,_VAL_,16,0xffe0ffff)
#define SET_NAVCS_PHYCS_FALL_OFFSET_STEP(_VAL_)                           SET_REG(ADR_MTX_TIME_FINETUNE,_VAL_,0,0xffffff80)
#define SET_TX_IP_FALL_OFFSET_STEP(_VAL_)                                 SET_REG(ADR_MTX_TIME_FINETUNE,_VAL_,8,0xffff80ff)
#define SET_PHYTXSTART_NCYCLE(_VAL_)                                      SET_REG(ADR_MTX_TIME_FINETUNE,_VAL_,16,0xff80ffff)
#define SET_SIGEXT(_VAL_)                                                 SET_REG(ADR_MTX_TIME_FINETUNE,_VAL_,24,0xf0ffffff)
#define SET_MAC_CLK_FREQ(_VAL_)                                           SET_REG(ADR_MTX_TIME_FINETUNE,_VAL_,28,0xcfffffff)
#define SET_RO_MTX_TX_EN(_VAL_)                                           SET_REG(ADR_MTX_STATUS,_VAL_,20,0xffefffff)
#define SET_RO_MAC_TX_FIFO_WINC(_VAL_)                                    SET_REG(ADR_MTX_STATUS,_VAL_,21,0xffdfffff)
#define SET_RO_MAC_TX_FIFO_WFULL_MX(_VAL_)                                SET_REG(ADR_MTX_STATUS,_VAL_,22,0xffbfffff)
#define SET_RO_MAC_TX_FIFO_WEMPTY(_VAL_)                                  SET_REG(ADR_MTX_STATUS,_VAL_,23,0xff7fffff)
#define SET_TOMAC_TX_IP(_VAL_)                                            SET_REG(ADR_MTX_STATUS,_VAL_,24,0xfeffffff)
#define SET_TOMAC_ED_CCA_PRIMARY_MX(_VAL_)                                SET_REG(ADR_MTX_STATUS,_VAL_,28,0xefffffff)
#define SET_TOMAC_ED_CCA_SECONDARY_MX(_VAL_)                              SET_REG(ADR_MTX_STATUS,_VAL_,29,0xdfffffff)
#define SET_TOMAC_CS_CCA_MX(_VAL_)                                        SET_REG(ADR_MTX_STATUS,_VAL_,30,0xbfffffff)
#define SET_BT_BUSY(_VAL_)                                                SET_REG(ADR_MTX_STATUS,_VAL_,31,0x7fffffff)
#define SET_MTX_DBG_PHYRX_IFS_DELTATIME(_VAL_)                            SET_REG(ADR_MTX_PHYRXIFS_DBG,_VAL_,0,0xfffff800)
#define SET_BTCTS2S_VQ_AIFSN(_VAL_)                                       SET_REG(ADR_MTX_BTCTS2S_VQ_EDCAPARA,_VAL_,0,0xfffffff0)
#define SET_BTCTS2S_VQ_ECWMIN(_VAL_)                                      SET_REG(ADR_MTX_BTCTS2S_VQ_EDCAPARA,_VAL_,8,0xfffff0ff)
#define SET_BTCTS2S_VQ_ECWMAX(_VAL_)                                      SET_REG(ADR_MTX_BTCTS2S_VQ_EDCAPARA,_VAL_,12,0xffff0fff)
#define SET_BTCTS2S_RATE(_VAL_)                                           SET_REG(ADR_MTX_BTCTS2S_VQ_EDCAPARA,_VAL_,16,0xff00ffff)
#define SET_HWBEACON_ROLE1_SEQ_NUM(_VAL_)                                 SET_REG(ADR_HWBEACON_ROLE1_SEQNUM_OVERWRITE,_VAL_,0,0xfffff000)
#define SET_RO_ACT_MASK(_VAL_)                                            SET_REG(ADR_MTX_STATUS_Q_MASK,_VAL_,0,0xfffffc00)
#define SET_RO_CAND_MASK(_VAL_)                                           SET_REG(ADR_MTX_STATUS_Q_MASK,_VAL_,16,0xfc00ffff)
#define SET_RO_IFSST0(_VAL_)                                              SET_REG(ADR_MTX_DBG_IFSAIRRO0,_VAL_,0,0x00000000)
#define SET_RO_IFSST1(_VAL_)                                              SET_REG(ADR_MTX_DBG_IFSAIRRO1,_VAL_,0,0x00000000)
#define SET_RO_IFSST2(_VAL_)                                              SET_REG(ADR_MTX_DBG_IFSAIRRO2,_VAL_,0,0x00000000)
#define SET_RO_IFSST3(_VAL_)                                              SET_REG(ADR_MTX_DBG_IFSAIRRO3,_VAL_,0,0x00000000)
#define SET_MTX_NAV(_VAL_)                                                SET_REG(ADR_MTX_NAV,_VAL_,0,0xffff0000)
#define SET_RO_MTX_BASE1(_VAL_)                                           SET_REG(ADR_MTX_DBG_RO_BASE1,_VAL_,0,0x00000000)
#define SET_RO_MTX_BASE2(_VAL_)                                           SET_REG(ADR_MTX_DBG_RO_BASE2,_VAL_,0,0x00000000)
#define SET_RO_MTX_BASE3(_VAL_)                                           SET_REG(ADR_MTX_DBG_RO_BASE3,_VAL_,0,0x00000000)
#define SET_TXQ0_MTX_Q_RND_MODE(_VAL_)                                    SET_REG(ADR_TXQ0_MTX_Q_MISC_EN,_VAL_,0,0xfffffff8)
#define SET_TXQ0_MTX_Q_MB_NO_RLS(_VAL_)                                   SET_REG(ADR_TXQ0_MTX_Q_MISC_EN,_VAL_,4,0xffffffef)
#define SET_TXQ0_Q_RETRYBOOST_EN(_VAL_)                                   SET_REG(ADR_TXQ0_MTX_Q_MISC_EN,_VAL_,30,0xbfffffff)
#define SET_TXQ0_Q_NULLDATAFRAME_GEN_EN(_VAL_)                            SET_REG(ADR_TXQ0_MTX_Q_MISC_EN,_VAL_,31,0x7fffffff)
#define SET_TXQ0_MTX_Q_AIFSN(_VAL_)                                       SET_REG(ADR_TXQ0_MTX_Q_AIFSN,_VAL_,0,0xfffffff0)
#define SET_TXQ0_MTX_Q_ECWMIN(_VAL_)                                      SET_REG(ADR_TXQ0_MTX_Q_AIFSN,_VAL_,8,0xfffff0ff)
#define SET_TXQ0_MTX_Q_ECWMAX(_VAL_)                                      SET_REG(ADR_TXQ0_MTX_Q_AIFSN,_VAL_,12,0xffff0fff)
#define SET_TXQ0_MTX_Q_TXOP_LIMIT(_VAL_)                                  SET_REG(ADR_TXQ0_MTX_Q_AIFSN,_VAL_,16,0x0000ffff)
#define SET_TXQ0_MTX_Q_BKF_CNT_FIX(_VAL_)                                 SET_REG(ADR_TXQ0_MTX_Q_BKF_CNT_DBG,_VAL_,0,0xffff0000)
#define SET_TXQ0_RO_FSM_TXQ(_VAL_)                                        SET_REG(ADR_TXQ0_MTX_Q_HWDBG,_VAL_,0,0xfffffffc)
#define SET_TXQ0_RO_TRY_CNT(_VAL_)                                        SET_REG(ADR_TXQ0_MTX_Q_HWDBG,_VAL_,4,0xffffff0f)
#define SET_TXQ0_RO_RATESET_IDX(_VAL_)                                    SET_REG(ADR_TXQ0_MTX_Q_HWDBG,_VAL_,8,0xfffffcff)
#define SET_TXQ0_RO_AIFS_CNT(_VAL_)                                       SET_REG(ADR_TXQ0_MTX_Q_HWDBG,_VAL_,12,0xffff0fff)
#define SET_TXQ0_RO_BKF_CNT(_VAL_)                                        SET_REG(ADR_TXQ0_MTX_Q_HWDBG,_VAL_,16,0x0000ffff)
#define SET_TXQ0_RO_PKTID(_VAL_)                                          SET_REG(ADR_TXQ0_MTX_Q_HWDBG2,_VAL_,0,0xffffff80)
#define SET_TXQ0_RND_BKF_SEED(_VAL_)                                      SET_REG(ADR_TXQ0_MTX_BKF_SEED,_VAL_,0,0xffff0000)
#define SET_TXQ1_MTX_Q_RND_MODE(_VAL_)                                    SET_REG(ADR_TXQ1_MTX_Q_MISC_EN,_VAL_,0,0xfffffff8)
#define SET_TXQ1_MTX_Q_MB_NO_RLS(_VAL_)                                   SET_REG(ADR_TXQ1_MTX_Q_MISC_EN,_VAL_,4,0xffffffef)
#define SET_TXQ1_Q_RETRYBOOST_EN(_VAL_)                                   SET_REG(ADR_TXQ1_MTX_Q_MISC_EN,_VAL_,30,0xbfffffff)
#define SET_TXQ1_Q_NULLDATAFRAME_GEN_EN(_VAL_)                            SET_REG(ADR_TXQ1_MTX_Q_MISC_EN,_VAL_,31,0x7fffffff)
#define SET_TXQ1_MTX_Q_AIFSN(_VAL_)                                       SET_REG(ADR_TXQ1_MTX_Q_AIFSN,_VAL_,0,0xfffffff0)
#define SET_TXQ1_MTX_Q_ECWMIN(_VAL_)                                      SET_REG(ADR_TXQ1_MTX_Q_AIFSN,_VAL_,8,0xfffff0ff)
#define SET_TXQ1_MTX_Q_ECWMAX(_VAL_)                                      SET_REG(ADR_TXQ1_MTX_Q_AIFSN,_VAL_,12,0xffff0fff)
#define SET_TXQ1_MTX_Q_TXOP_LIMIT(_VAL_)                                  SET_REG(ADR_TXQ1_MTX_Q_AIFSN,_VAL_,16,0x0000ffff)
#define SET_TXQ1_MTX_Q_BKF_CNT_FIX(_VAL_)                                 SET_REG(ADR_TXQ1_MTX_Q_BKF_CNT_DBG,_VAL_,0,0xffff0000)
#define SET_TXQ1_RO_FSM_TXQ(_VAL_)                                        SET_REG(ADR_TXQ1_MTX_Q_HWDBG,_VAL_,0,0xfffffffc)
#define SET_TXQ1_RO_TRY_CNT(_VAL_)                                        SET_REG(ADR_TXQ1_MTX_Q_HWDBG,_VAL_,4,0xffffff0f)
#define SET_TXQ1_RO_RATESET_IDX(_VAL_)                                    SET_REG(ADR_TXQ1_MTX_Q_HWDBG,_VAL_,8,0xfffffcff)
#define SET_TXQ1_RO_AIFS_CNT(_VAL_)                                       SET_REG(ADR_TXQ1_MTX_Q_HWDBG,_VAL_,12,0xffff0fff)
#define SET_TXQ1_RO_BKF_CNT(_VAL_)                                        SET_REG(ADR_TXQ1_MTX_Q_HWDBG,_VAL_,16,0x0000ffff)
#define SET_TXQ1_RO_PKTID(_VAL_)                                          SET_REG(ADR_TXQ1_MTX_Q_HWDBG2,_VAL_,0,0xffffff80)
#define SET_TXQ1_RND_BKF_SEED(_VAL_)                                      SET_REG(ADR_TXQ1_MTX_BKF_SEED,_VAL_,0,0xffff0000)
#define SET_TXQ2_MTX_Q_RND_MODE(_VAL_)                                    SET_REG(ADR_TXQ2_MTX_Q_MISC_EN,_VAL_,0,0xfffffff8)
#define SET_TXQ2_MTX_Q_MB_NO_RLS(_VAL_)                                   SET_REG(ADR_TXQ2_MTX_Q_MISC_EN,_VAL_,4,0xffffffef)
#define SET_TXQ2_Q_RETRYBOOST_EN(_VAL_)                                   SET_REG(ADR_TXQ2_MTX_Q_MISC_EN,_VAL_,30,0xbfffffff)
#define SET_TXQ2_Q_NULLDATAFRAME_GEN_EN(_VAL_)                            SET_REG(ADR_TXQ2_MTX_Q_MISC_EN,_VAL_,31,0x7fffffff)
#define SET_TXQ2_MTX_Q_AIFSN(_VAL_)                                       SET_REG(ADR_TXQ2_MTX_Q_AIFSN,_VAL_,0,0xfffffff0)
#define SET_TXQ2_MTX_Q_ECWMIN(_VAL_)                                      SET_REG(ADR_TXQ2_MTX_Q_AIFSN,_VAL_,8,0xfffff0ff)
#define SET_TXQ2_MTX_Q_ECWMAX(_VAL_)                                      SET_REG(ADR_TXQ2_MTX_Q_AIFSN,_VAL_,12,0xffff0fff)
#define SET_TXQ2_MTX_Q_TXOP_LIMIT(_VAL_)                                  SET_REG(ADR_TXQ2_MTX_Q_AIFSN,_VAL_,16,0x0000ffff)
#define SET_TXQ2_MTX_Q_BKF_CNT_FIX(_VAL_)                                 SET_REG(ADR_TXQ2_MTX_Q_BKF_CNT_DBG,_VAL_,0,0xffff0000)
#define SET_TXQ2_RO_FSM_TXQ(_VAL_)                                        SET_REG(ADR_TXQ2_MTX_Q_HWDBG,_VAL_,0,0xfffffffc)
#define SET_TXQ2_RO_TRY_CNT(_VAL_)                                        SET_REG(ADR_TXQ2_MTX_Q_HWDBG,_VAL_,4,0xffffff0f)
#define SET_TXQ2_RO_RATESET_IDX(_VAL_)                                    SET_REG(ADR_TXQ2_MTX_Q_HWDBG,_VAL_,8,0xfffffcff)
#define SET_TXQ2_RO_AIFS_CNT(_VAL_)                                       SET_REG(ADR_TXQ2_MTX_Q_HWDBG,_VAL_,12,0xffff0fff)
#define SET_TXQ2_RO_BKF_CNT(_VAL_)                                        SET_REG(ADR_TXQ2_MTX_Q_HWDBG,_VAL_,16,0x0000ffff)
#define SET_TXQ2_RO_PKTID(_VAL_)                                          SET_REG(ADR_TXQ2_MTX_Q_HWDBG2,_VAL_,0,0xffffff80)
#define SET_TXQ2_RND_BKF_SEED(_VAL_)                                      SET_REG(ADR_TXQ2_MTX_BKF_SEED,_VAL_,0,0xffff0000)
#define SET_TXQ3_MTX_Q_RND_MODE(_VAL_)                                    SET_REG(ADR_TXQ3_MTX_Q_MISC_EN,_VAL_,0,0xfffffff8)
#define SET_TXQ3_MTX_Q_MB_NO_RLS(_VAL_)                                   SET_REG(ADR_TXQ3_MTX_Q_MISC_EN,_VAL_,4,0xffffffef)
#define SET_TXQ3_Q_RETRYBOOST_EN(_VAL_)                                   SET_REG(ADR_TXQ3_MTX_Q_MISC_EN,_VAL_,30,0xbfffffff)
#define SET_TXQ3_Q_NULLDATAFRAME_GEN_EN(_VAL_)                            SET_REG(ADR_TXQ3_MTX_Q_MISC_EN,_VAL_,31,0x7fffffff)
#define SET_TXQ3_MTX_Q_AIFSN(_VAL_)                                       SET_REG(ADR_TXQ3_MTX_Q_AIFSN,_VAL_,0,0xfffffff0)
#define SET_TXQ3_MTX_Q_ECWMIN(_VAL_)                                      SET_REG(ADR_TXQ3_MTX_Q_AIFSN,_VAL_,8,0xfffff0ff)
#define SET_TXQ3_MTX_Q_ECWMAX(_VAL_)                                      SET_REG(ADR_TXQ3_MTX_Q_AIFSN,_VAL_,12,0xffff0fff)
#define SET_TXQ3_MTX_Q_TXOP_LIMIT(_VAL_)                                  SET_REG(ADR_TXQ3_MTX_Q_AIFSN,_VAL_,16,0x0000ffff)
#define SET_TXQ3_MTX_Q_BKF_CNT_FIX(_VAL_)                                 SET_REG(ADR_TXQ3_MTX_Q_BKF_CNT_DBG,_VAL_,0,0xffff0000)
#define SET_TXQ3_RO_FSM_TXQ(_VAL_)                                        SET_REG(ADR_TXQ3_MTX_Q_HWDBG,_VAL_,0,0xfffffffc)
#define SET_TXQ3_RO_TRY_CNT(_VAL_)                                        SET_REG(ADR_TXQ3_MTX_Q_HWDBG,_VAL_,4,0xffffff0f)
#define SET_TXQ3_RO_RATESET_IDX(_VAL_)                                    SET_REG(ADR_TXQ3_MTX_Q_HWDBG,_VAL_,8,0xfffffcff)
#define SET_TXQ3_RO_AIFS_CNT(_VAL_)                                       SET_REG(ADR_TXQ3_MTX_Q_HWDBG,_VAL_,12,0xffff0fff)
#define SET_TXQ3_RO_BKF_CNT(_VAL_)                                        SET_REG(ADR_TXQ3_MTX_Q_HWDBG,_VAL_,16,0x0000ffff)
#define SET_TXQ3_RO_PKTID(_VAL_)                                          SET_REG(ADR_TXQ3_MTX_Q_HWDBG2,_VAL_,0,0xffffff80)
#define SET_TXQ3_RND_BKF_SEED(_VAL_)                                      SET_REG(ADR_TXQ3_MTX_BKF_SEED,_VAL_,0,0xffff0000)
#define SET_TXQ4_MTX_Q_RND_MODE(_VAL_)                                    SET_REG(ADR_TXQ4_MTX_Q_MISC_EN,_VAL_,0,0xfffffff8)
#define SET_TXQ4_MTX_Q_MB_NO_RLS(_VAL_)                                   SET_REG(ADR_TXQ4_MTX_Q_MISC_EN,_VAL_,4,0xffffffef)
#define SET_TXQ4_Q_RETRYBOOST_EN(_VAL_)                                   SET_REG(ADR_TXQ4_MTX_Q_MISC_EN,_VAL_,30,0xbfffffff)
#define SET_TXQ4_Q_NULLDATAFRAME_GEN_EN(_VAL_)                            SET_REG(ADR_TXQ4_MTX_Q_MISC_EN,_VAL_,31,0x7fffffff)
#define SET_TXQ4_MTX_Q_AIFSN(_VAL_)                                       SET_REG(ADR_TXQ4_MTX_Q_AIFSN,_VAL_,0,0xfffffff0)
#define SET_TXQ4_MTX_Q_ECWMIN(_VAL_)                                      SET_REG(ADR_TXQ4_MTX_Q_AIFSN,_VAL_,8,0xfffff0ff)
#define SET_TXQ4_MTX_Q_ECWMAX(_VAL_)                                      SET_REG(ADR_TXQ4_MTX_Q_AIFSN,_VAL_,12,0xffff0fff)
#define SET_TXQ4_MTX_Q_TXOP_LIMIT(_VAL_)                                  SET_REG(ADR_TXQ4_MTX_Q_AIFSN,_VAL_,16,0x0000ffff)
#define SET_TXQ4_MTX_Q_BKF_CNT_FIX(_VAL_)                                 SET_REG(ADR_TXQ4_MTX_Q_BKF_CNT_DBG,_VAL_,0,0xffff0000)
#define SET_TXQ4_RO_FSM_TXQ(_VAL_)                                        SET_REG(ADR_TXQ4_MTX_Q_HWDBG,_VAL_,0,0xfffffffc)
#define SET_TXQ4_RO_TRY_CNT(_VAL_)                                        SET_REG(ADR_TXQ4_MTX_Q_HWDBG,_VAL_,4,0xffffff0f)
#define SET_TXQ4_RO_RATESET_IDX(_VAL_)                                    SET_REG(ADR_TXQ4_MTX_Q_HWDBG,_VAL_,8,0xfffffcff)
#define SET_TXQ4_RO_AIFS_CNT(_VAL_)                                       SET_REG(ADR_TXQ4_MTX_Q_HWDBG,_VAL_,12,0xffff0fff)
#define SET_TXQ4_RO_BKF_CNT(_VAL_)                                        SET_REG(ADR_TXQ4_MTX_Q_HWDBG,_VAL_,16,0x0000ffff)
#define SET_TXQ4_RO_PKTID(_VAL_)                                          SET_REG(ADR_TXQ4_MTX_Q_HWDBG2,_VAL_,0,0xffffff80)
#define SET_TXQ4_RND_BKF_SEED(_VAL_)                                      SET_REG(ADR_TXQ4_MTX_BKF_SEED,_VAL_,0,0xffff0000)
#define SET_TXQ5_MTX_Q_RND_MODE(_VAL_)                                    SET_REG(ADR_TXQ5_MTX_Q_MISC_EN,_VAL_,0,0xfffffff8)
#define SET_TXQ5_MTX_Q_MB_NO_RLS(_VAL_)                                   SET_REG(ADR_TXQ5_MTX_Q_MISC_EN,_VAL_,4,0xffffffef)
#define SET_TXQ5_Q_RETRYBOOST_EN(_VAL_)                                   SET_REG(ADR_TXQ5_MTX_Q_MISC_EN,_VAL_,30,0xbfffffff)
#define SET_TXQ5_Q_NULLDATAFRAME_GEN_EN(_VAL_)                            SET_REG(ADR_TXQ5_MTX_Q_MISC_EN,_VAL_,31,0x7fffffff)
#define SET_TXQ5_MTX_Q_AIFSN(_VAL_)                                       SET_REG(ADR_TXQ5_MTX_Q_AIFSN,_VAL_,0,0xfffffff0)
#define SET_TXQ5_MTX_Q_ECWMIN(_VAL_)                                      SET_REG(ADR_TXQ5_MTX_Q_AIFSN,_VAL_,8,0xfffff0ff)
#define SET_TXQ5_MTX_Q_ECWMAX(_VAL_)                                      SET_REG(ADR_TXQ5_MTX_Q_AIFSN,_VAL_,12,0xffff0fff)
#define SET_TXQ5_MTX_Q_TXOP_LIMIT(_VAL_)                                  SET_REG(ADR_TXQ5_MTX_Q_AIFSN,_VAL_,16,0x0000ffff)
#define SET_TXQ5_MTX_Q_BKF_CNT_FIX(_VAL_)                                 SET_REG(ADR_TXQ5_MTX_Q_BKF_CNT_DBG,_VAL_,0,0xffff0000)
#define SET_TXQ5_RO_FSM_TXQ(_VAL_)                                        SET_REG(ADR_TXQ5_MTX_Q_HWDBG,_VAL_,0,0xfffffffc)
#define SET_TXQ5_RO_TRY_CNT(_VAL_)                                        SET_REG(ADR_TXQ5_MTX_Q_HWDBG,_VAL_,4,0xffffff0f)
#define SET_TXQ5_RO_RATESET_IDX(_VAL_)                                    SET_REG(ADR_TXQ5_MTX_Q_HWDBG,_VAL_,8,0xfffffcff)
#define SET_TXQ5_RO_AIFS_CNT(_VAL_)                                       SET_REG(ADR_TXQ5_MTX_Q_HWDBG,_VAL_,12,0xffff0fff)
#define SET_TXQ5_RO_BKF_CNT(_VAL_)                                        SET_REG(ADR_TXQ5_MTX_Q_HWDBG,_VAL_,16,0x0000ffff)
#define SET_TXQ5_RO_PKTID(_VAL_)                                          SET_REG(ADR_TXQ5_MTX_Q_HWDBG2,_VAL_,0,0xffffff80)
#define SET_TXQ5_RND_BKF_SEED(_VAL_)                                      SET_REG(ADR_TXQ5_MTX_BKF_SEED,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_EXCEPTION(_VAL_)                             SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_EXCEPTION,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_00(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_00,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_01(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_01,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_02(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_02,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_03(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_03,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_11(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_11,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_12(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_12,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_13(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_13,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_80(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_80,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_81(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_81,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_82(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_82,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_83(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_83,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_84(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_84,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_85(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_85,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_86(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_86,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_87(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_87,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_C0(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_C0,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_C1(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_C1,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_C2(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_C2,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_C3(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_C3,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_C4(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_C4,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_C5(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_C5,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_C6(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_C6,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_C7(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_C7,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_D0(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_D0,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_D1(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_D1,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_D2(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_D2,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_D3(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_D3,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_D4(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_D4,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_D5(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_D5,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_D6(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_D6,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_D7(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_D7,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_F0(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_F0,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_F1(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_F1,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_F2(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_F2,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_F3(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_F3,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_F4(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_F4,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_F5(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_F5,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_F6(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_F6,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_F7(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_F7,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_INFO_EXCEPTION(_VAL_)                             SET_REG(ADR_MTX_RESPFRM_INFO_TABLE_EXCEPTION,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_00(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_00,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_01(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_01,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_02(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_02,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_03(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_03,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_11(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_11,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_12(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_12,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_13(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_13,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_90_B0(_VAL_)                                 SET_REG(ADR_MTX_RESPFRM_INFO_90_B0,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_91_B1(_VAL_)                                 SET_REG(ADR_MTX_RESPFRM_INFO_91_B1,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_92_B2(_VAL_)                                 SET_REG(ADR_MTX_RESPFRM_INFO_92_B2,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_93_B3(_VAL_)                                 SET_REG(ADR_MTX_RESPFRM_INFO_93_B3,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_94_B4(_VAL_)                                 SET_REG(ADR_MTX_RESPFRM_INFO_94_B4,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_95_B5(_VAL_)                                 SET_REG(ADR_MTX_RESPFRM_INFO_95_B5,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_96_B6(_VAL_)                                 SET_REG(ADR_MTX_RESPFRM_INFO_96_B6,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_97_B7(_VAL_)                                 SET_REG(ADR_MTX_RESPFRM_INFO_97_B7,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_C0(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_C0,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_C1(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_C1,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_C2(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_C2,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_C3(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_C3,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_C4(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_C4,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_C5(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_C5,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_C6(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_C6,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_C7(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_C7,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_D0(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_D0,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_D1(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_D1,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_D2(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_D2,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_D3(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_D3,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_D4(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_D4,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_D5(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_D5,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_D6(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_D6,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_D7(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_D7,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_F0(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_F0,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_F1(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_F1,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_F2(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_F2,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_F3(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_F3,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_F4(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_F4,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_F5(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_F5,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_F6(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_F6,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_F7(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_F7,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_RATE_C8(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_C8,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_C9(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_C9,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_CA(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_CA,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_CB(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_CB,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_CC(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_CC,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_CD(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_CD,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_CE(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_CE,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_CF(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_CF,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_E0(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_E0,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_E1(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_E1,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_E2(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_E2,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_E3(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_E3,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_E4(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_E4,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_E5(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_E5,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_E6(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_E6,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_E7(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_E7,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_E8(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_E8,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_E9(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_E9,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_EA(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_EA,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_EB(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_EB,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_EC(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_EC,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_ED(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_ED,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_EE(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_EE,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_RATE_EF(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_RATE_TABLE_EF,_VAL_,0,0xffff0000)
#define SET_MTX_RESPFRM_INFO_10(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_10,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_20(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_20,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_21(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_21,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_22(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_22,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_23(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_23,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_30(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_30,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_31(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_31,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_32(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_32,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_33(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_33,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_80_A0(_VAL_)                                 SET_REG(ADR_MTX_RESPFRM_INFO_80_A0,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_81_A1(_VAL_)                                 SET_REG(ADR_MTX_RESPFRM_INFO_81_A1,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_82_A2(_VAL_)                                 SET_REG(ADR_MTX_RESPFRM_INFO_82_A2,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_83_A3(_VAL_)                                 SET_REG(ADR_MTX_RESPFRM_INFO_83_A3,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_84_A4(_VAL_)                                 SET_REG(ADR_MTX_RESPFRM_INFO_84_A4,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_85_A5(_VAL_)                                 SET_REG(ADR_MTX_RESPFRM_INFO_85_A5,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_86_A6(_VAL_)                                 SET_REG(ADR_MTX_RESPFRM_INFO_86_A6,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_87_A7(_VAL_)                                 SET_REG(ADR_MTX_RESPFRM_INFO_87_A7,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_C8(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_C8,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_C9(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_C9,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_CA(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_CA,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_CB(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_CB,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_CC(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_CC,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_CD(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_CD,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_CE(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_CE,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_CF(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_CF,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_E0(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_E0,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_E1(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_E1,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_E2(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_E2,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_E3(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_E3,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_E4(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_E4,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_E5(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_E5,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_E6(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_E6,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_E7(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_E7,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_E8(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_E8,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_E9(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_E9,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_EA(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_EA,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_EB(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_EB,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_EC(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_EC,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_ED(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_ED,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_EE(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_EE,_VAL_,0,0xffe00000)
#define SET_MTX_RESPFRM_INFO_EF(_VAL_)                                    SET_REG(ADR_MTX_RESPFRM_INFO_EF,_VAL_,0,0xffe00000)
#define SET_VALID0(_VAL_)                                                 SET_REG(ADR_WSID0,_VAL_,0,0xfffffffe)
#define SET_PEER_QOS_EN0(_VAL_)                                           SET_REG(ADR_WSID0,_VAL_,1,0xfffffffd)
#define SET_PEER_OP_MODE0(_VAL_)                                          SET_REG(ADR_WSID0,_VAL_,2,0xfffffff3)
#define SET_PEER_HT_MODE0(_VAL_)                                          SET_REG(ADR_WSID0,_VAL_,4,0xffffffcf)
#define SET_PEER_MAC0_31_0(_VAL_)                                         SET_REG(ADR_PEER_MAC0_0,_VAL_,0,0x00000000)
#define SET_PEER_MAC0_47_32(_VAL_)                                        SET_REG(ADR_PEER_MAC0_1,_VAL_,0,0xffff0000)
#define SET_TX_ACK_POLICY_0_0(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_0_0,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_0_0(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_0_0,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_0_1(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_0_1,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_0_1(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_0_1,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_0_2(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_0_2,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_0_2(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_0_2,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_0_3(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_0_3,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_0_3(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_0_3,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_0_4(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_0_4,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_0_4(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_0_4,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_0_5(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_0_5,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_0_5(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_0_5,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_0_6(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_0_6,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_0_6(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_0_6,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_0_7(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_0_7,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_0_7(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_0_7,_VAL_,0,0xfffff000)
#define SET_VALID1(_VAL_)                                                 SET_REG(ADR_WSID1,_VAL_,0,0xfffffffe)
#define SET_PEER_QOS_EN1(_VAL_)                                           SET_REG(ADR_WSID1,_VAL_,1,0xfffffffd)
#define SET_PEER_OP_MODE1(_VAL_)                                          SET_REG(ADR_WSID1,_VAL_,2,0xfffffff3)
#define SET_PEER_HT_MODE1(_VAL_)                                          SET_REG(ADR_WSID1,_VAL_,4,0xffffffcf)
#define SET_PEER_MAC1_31_0(_VAL_)                                         SET_REG(ADR_PEER_MAC1_0,_VAL_,0,0x00000000)
#define SET_PEER_MAC1_47_32(_VAL_)                                        SET_REG(ADR_PEER_MAC1_1,_VAL_,0,0xffff0000)
#define SET_TX_ACK_POLICY_1_0(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_1_0,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_1_0(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_1_0,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_1_1(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_1_1,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_1_1(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_1_1,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_1_2(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_1_2,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_1_2(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_1_2,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_1_3(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_1_3,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_1_3(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_1_3,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_1_4(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_1_4,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_1_4(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_1_4,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_1_5(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_1_5,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_1_5(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_1_5,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_1_6(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_1_6,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_1_6(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_1_6,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_1_7(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_1_7,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_1_7(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_1_7,_VAL_,0,0xfffff000)
#define SET_CH1_PRI(_VAL_)                                                SET_REG(ADR_PACKET_ID_ALLOCATION_PRIORITY,_VAL_,0,0xfffffffc)
#define SET_CH2_PRI(_VAL_)                                                SET_REG(ADR_PACKET_ID_ALLOCATION_PRIORITY,_VAL_,8,0xfffffcff)
#define SET_CH3_PRI(_VAL_)                                                SET_REG(ADR_PACKET_ID_ALLOCATION_PRIORITY,_VAL_,16,0xfffcffff)
#define SET_RG_MAC_LPBK(_VAL_)                                            SET_REG(ADR_MAC_MODE,_VAL_,0,0xfffffffe)
#define SET_RG_MAC_M2M(_VAL_)                                             SET_REG(ADR_MAC_MODE,_VAL_,1,0xfffffffd)
#define SET_RG_PHY_LPBK(_VAL_)                                            SET_REG(ADR_MAC_MODE,_VAL_,2,0xfffffffb)
#define SET_RG_LPBK_RX_EN(_VAL_)                                          SET_REG(ADR_MAC_MODE,_VAL_,3,0xfffffff7)
#define SET_EXT_MAC_MODE(_VAL_)                                           SET_REG(ADR_MAC_MODE,_VAL_,4,0xffffffef)
#define SET_EXT_PHY_MODE(_VAL_)                                           SET_REG(ADR_MAC_MODE,_VAL_,5,0xffffffdf)
#define SET_HCI_SW_RST(_VAL_)                                             SET_REG(ADR_ALL_SOFTWARE_RESET,_VAL_,0,0xfffffffe)
#define SET_CO_PROC_SW_RST(_VAL_)                                         SET_REG(ADR_ALL_SOFTWARE_RESET,_VAL_,1,0xfffffffd)
#define SET_MTX_SW_RST(_VAL_)                                             SET_REG(ADR_ALL_SOFTWARE_RESET,_VAL_,2,0xfffffffb)
#define SET_MTX_MISC_SW_RST(_VAL_)                                        SET_REG(ADR_ALL_SOFTWARE_RESET,_VAL_,3,0xfffffff7)
#define SET_MTX_QUE_SW_RST(_VAL_)                                         SET_REG(ADR_ALL_SOFTWARE_RESET,_VAL_,4,0xffffffef)
#define SET_MTX_CHST_SW_RST(_VAL_)                                        SET_REG(ADR_ALL_SOFTWARE_RESET,_VAL_,5,0xffffffdf)
#define SET_MTX_BCN_SW_RST(_VAL_)                                         SET_REG(ADR_ALL_SOFTWARE_RESET,_VAL_,6,0xffffffbf)
#define SET_MRX_SW_RST(_VAL_)                                             SET_REG(ADR_ALL_SOFTWARE_RESET,_VAL_,7,0xffffff7f)
#define SET_AMPDU_SW_RST(_VAL_)                                           SET_REG(ADR_ALL_SOFTWARE_RESET,_VAL_,8,0xfffffeff)
#define SET_MMU_SW_RST(_VAL_)                                             SET_REG(ADR_ALL_SOFTWARE_RESET,_VAL_,9,0xfffffdff)
#define SET_ID_MNG_SW_RST(_VAL_)                                          SET_REG(ADR_ALL_SOFTWARE_RESET,_VAL_,11,0xfffff7ff)
#define SET_MBOX_SW_RST(_VAL_)                                            SET_REG(ADR_ALL_SOFTWARE_RESET,_VAL_,12,0xffffefff)
#define SET_SCRT_SW_RST(_VAL_)                                            SET_REG(ADR_ALL_SOFTWARE_RESET,_VAL_,13,0xffffdfff)
#define SET_MIC_SW_RST(_VAL_)                                             SET_REG(ADR_ALL_SOFTWARE_RESET,_VAL_,14,0xffffbfff)
#define SET_CO_PROC_ENG_RST(_VAL_)                                        SET_REG(ADR_ENG_SOFTWARE_RESET,_VAL_,1,0xfffffffd)
#define SET_MTX_MISC_ENG_RST(_VAL_)                                       SET_REG(ADR_ENG_SOFTWARE_RESET,_VAL_,3,0xfffffff7)
#define SET_MTX_QUE_ENG_RST(_VAL_)                                        SET_REG(ADR_ENG_SOFTWARE_RESET,_VAL_,4,0xffffffef)
#define SET_MTX_CHST_ENG_RST(_VAL_)                                       SET_REG(ADR_ENG_SOFTWARE_RESET,_VAL_,5,0xffffffdf)
#define SET_MTX_BCN_ENG_RST(_VAL_)                                        SET_REG(ADR_ENG_SOFTWARE_RESET,_VAL_,6,0xffffffbf)
#define SET_MRX_ENG_RST(_VAL_)                                            SET_REG(ADR_ENG_SOFTWARE_RESET,_VAL_,7,0xffffff7f)
#define SET_AMPDU_ENG_RST(_VAL_)                                          SET_REG(ADR_ENG_SOFTWARE_RESET,_VAL_,8,0xfffffeff)
#define SET_ID_MNG_ENG_RST(_VAL_)                                         SET_REG(ADR_ENG_SOFTWARE_RESET,_VAL_,14,0xffffbfff)
#define SET_MBOX_ENG_RST(_VAL_)                                           SET_REG(ADR_ENG_SOFTWARE_RESET,_VAL_,15,0xffff7fff)
#define SET_SCRT_ENG_RST(_VAL_)                                           SET_REG(ADR_ENG_SOFTWARE_RESET,_VAL_,16,0xfffeffff)
#define SET_MIC_ENG_RST(_VAL_)                                            SET_REG(ADR_ENG_SOFTWARE_RESET,_VAL_,17,0xfffdffff)
#define SET_CO_PROC_CSR_RST(_VAL_)                                        SET_REG(ADR_CSR_SOFTWARE_RESET,_VAL_,1,0xfffffffd)
#define SET_MTX_MISC_CSR_RST(_VAL_)                                       SET_REG(ADR_CSR_SOFTWARE_RESET,_VAL_,3,0xfffffff7)
#define SET_MTX_QUE0_CSR_RST(_VAL_)                                       SET_REG(ADR_CSR_SOFTWARE_RESET,_VAL_,4,0xffffffef)
#define SET_MTX_QUE1_CSR_RST(_VAL_)                                       SET_REG(ADR_CSR_SOFTWARE_RESET,_VAL_,5,0xffffffdf)
#define SET_MTX_QUE2_CSR_RST(_VAL_)                                       SET_REG(ADR_CSR_SOFTWARE_RESET,_VAL_,6,0xffffffbf)
#define SET_MTX_QUE3_CSR_RST(_VAL_)                                       SET_REG(ADR_CSR_SOFTWARE_RESET,_VAL_,7,0xffffff7f)
#define SET_MTX_QUE4_CSR_RST(_VAL_)                                       SET_REG(ADR_CSR_SOFTWARE_RESET,_VAL_,8,0xfffffeff)
#define SET_MTX_QUE5_CSR_RST(_VAL_)                                       SET_REG(ADR_CSR_SOFTWARE_RESET,_VAL_,9,0xfffffdff)
#define SET_MRX_CSR_RST(_VAL_)                                            SET_REG(ADR_CSR_SOFTWARE_RESET,_VAL_,10,0xfffffbff)
#define SET_AMPDU_CSR_RST(_VAL_)                                          SET_REG(ADR_CSR_SOFTWARE_RESET,_VAL_,11,0xfffff7ff)
#define SET_SCRT_CSR_RST(_VAL_)                                           SET_REG(ADR_CSR_SOFTWARE_RESET,_VAL_,13,0xffffdfff)
#define SET_ID_MNG_CSR_RST(_VAL_)                                         SET_REG(ADR_CSR_SOFTWARE_RESET,_VAL_,14,0xffffbfff)
#define SET_MBOX_CSR_RST(_VAL_)                                           SET_REG(ADR_CSR_SOFTWARE_RESET,_VAL_,15,0xffff7fff)
#define SET_HCI_CLK_EN(_VAL_)                                             SET_REG(ADR_MAC_CLOCK_ENABLE,_VAL_,0,0xfffffffe)
#define SET_CO_PROC_CLK_EN(_VAL_)                                         SET_REG(ADR_MAC_CLOCK_ENABLE,_VAL_,1,0xfffffffd)
#define SET_MTX_MISC_CLK_EN(_VAL_)                                        SET_REG(ADR_MAC_CLOCK_ENABLE,_VAL_,3,0xfffffff7)
#define SET_MTX_QUE_CLK_EN(_VAL_)                                         SET_REG(ADR_MAC_CLOCK_ENABLE,_VAL_,4,0xffffffef)
#define SET_MRX_CLK_EN(_VAL_)                                             SET_REG(ADR_MAC_CLOCK_ENABLE,_VAL_,5,0xffffffdf)
#define SET_AMPDU_CLK_EN(_VAL_)                                           SET_REG(ADR_MAC_CLOCK_ENABLE,_VAL_,6,0xffffffbf)
#define SET_MMU_CLK_EN(_VAL_)                                             SET_REG(ADR_MAC_CLOCK_ENABLE,_VAL_,7,0xffffff7f)
#define SET_ID_MNG_CLK_EN(_VAL_)                                          SET_REG(ADR_MAC_CLOCK_ENABLE,_VAL_,9,0xfffffdff)
#define SET_MBOX_CLK_EN(_VAL_)                                            SET_REG(ADR_MAC_CLOCK_ENABLE,_VAL_,10,0xfffffbff)
#define SET_SCRT_CLK_EN(_VAL_)                                            SET_REG(ADR_MAC_CLOCK_ENABLE,_VAL_,11,0xfffff7ff)
#define SET_MIC_CLK_EN(_VAL_)                                             SET_REG(ADR_MAC_CLOCK_ENABLE,_VAL_,12,0xffffefff)
#define SET_MIB_CLK_EN(_VAL_)                                             SET_REG(ADR_MAC_CLOCK_ENABLE,_VAL_,13,0xffffdfff)
#define SET_HCI_ENG_CLK_EN(_VAL_)                                         SET_REG(ADR_MAC_ENGINE_CLOCK_ENABLE,_VAL_,0,0xfffffffe)
#define SET_CO_PROC_ENG_CLK_EN(_VAL_)                                     SET_REG(ADR_MAC_ENGINE_CLOCK_ENABLE,_VAL_,1,0xfffffffd)
#define SET_MTX_MISC_ENG_CLK_EN(_VAL_)                                    SET_REG(ADR_MAC_ENGINE_CLOCK_ENABLE,_VAL_,3,0xfffffff7)
#define SET_MTX_QUE_ENG_CLK_EN(_VAL_)                                     SET_REG(ADR_MAC_ENGINE_CLOCK_ENABLE,_VAL_,4,0xffffffef)
#define SET_MRX_ENG_CLK_EN(_VAL_)                                         SET_REG(ADR_MAC_ENGINE_CLOCK_ENABLE,_VAL_,5,0xffffffdf)
#define SET_AMPDU_ENG_CLK_EN(_VAL_)                                       SET_REG(ADR_MAC_ENGINE_CLOCK_ENABLE,_VAL_,6,0xffffffbf)
#define SET_ID_MNG_ENG_CLK_EN(_VAL_)                                      SET_REG(ADR_MAC_ENGINE_CLOCK_ENABLE,_VAL_,12,0xffffefff)
#define SET_MBOX_ENG_CLK_EN(_VAL_)                                        SET_REG(ADR_MAC_ENGINE_CLOCK_ENABLE,_VAL_,13,0xffffdfff)
#define SET_SCRT_ENG_CLK_EN(_VAL_)                                        SET_REG(ADR_MAC_ENGINE_CLOCK_ENABLE,_VAL_,14,0xffffbfff)
#define SET_MIC_ENG_CLK_EN(_VAL_)                                         SET_REG(ADR_MAC_ENGINE_CLOCK_ENABLE,_VAL_,15,0xffff7fff)
#define SET_CO_PROC_CSR_CLK_EN(_VAL_)                                     SET_REG(ADR_MAC_CSR_CLOCK_ENABLE,_VAL_,1,0xfffffffd)
#define SET_MRX_CSR_CLK_EN(_VAL_)                                         SET_REG(ADR_MAC_CSR_CLOCK_ENABLE,_VAL_,10,0xfffffbff)
#define SET_AMPDU_CSR_CLK_EN(_VAL_)                                       SET_REG(ADR_MAC_CSR_CLOCK_ENABLE,_VAL_,11,0xfffff7ff)
#define SET_SCRT_CSR_CLK_EN(_VAL_)                                        SET_REG(ADR_MAC_CSR_CLOCK_ENABLE,_VAL_,13,0xffffdfff)
#define SET_ID_MNG_CSR_CLK_EN(_VAL_)                                      SET_REG(ADR_MAC_CSR_CLOCK_ENABLE,_VAL_,14,0xffffbfff)
#define SET_MBOX_CSR_CLK_EN(_VAL_)                                        SET_REG(ADR_MAC_CSR_CLOCK_ENABLE,_VAL_,15,0xffff7fff)
#define SET_OP_MODE(_VAL_)                                                SET_REG(ADR_GLBLE_SET,_VAL_,0,0xfffffffc)
#define SET_HT_MODE(_VAL_)                                                SET_REG(ADR_GLBLE_SET,_VAL_,2,0xfffffff3)
#define SET_QOS_EN(_VAL_)                                                 SET_REG(ADR_GLBLE_SET,_VAL_,4,0xffffffef)
#define SET_PB_OFFSET(_VAL_)                                              SET_REG(ADR_GLBLE_SET,_VAL_,8,0xffff00ff)
#define SET_SNIFFER_MODE(_VAL_)                                           SET_REG(ADR_GLBLE_SET,_VAL_,16,0xfffeffff)
#define SET_DUP_FLT(_VAL_)                                                SET_REG(ADR_GLBLE_SET,_VAL_,17,0xfffdffff)
#define SET_TX_PKT_RSVD(_VAL_)                                            SET_REG(ADR_GLBLE_SET,_VAL_,18,0xffe3ffff)
#define SET_AMPDU_SNIFFER(_VAL_)                                          SET_REG(ADR_GLBLE_SET,_VAL_,21,0xffdfffff)
#define SET_CCMP_H_SEL(_VAL_)                                             SET_REG(ADR_GLBLE_SET,_VAL_,22,0xffbfffff)
#define SET_LUT_SEL_V2(_VAL_)                                             SET_REG(ADR_GLBLE_SET,_VAL_,23,0xff7fffff)
#define SET_HDR_KEY_ID_APPEND(_VAL_)                                      SET_REG(ADR_GLBLE_SET,_VAL_,24,0xfeffffff)
#define SET_DECRYPT_BIT_APPEND(_VAL_)                                     SET_REG(ADR_GLBLE_SET,_VAL_,25,0xfdffffff)
#define SET_REASON_TRAP0(_VAL_)                                           SET_REG(ADR_REASON_TRAP0,_VAL_,0,0x00000000)
#define SET_REASON_TRAP1(_VAL_)                                           SET_REG(ADR_REASON_TRAP1,_VAL_,0,0x00000000)
#define SET_BSSID_31_0(_VAL_)                                             SET_REG(ADR_BSSID_0,_VAL_,0,0x00000000)
#define SET_BSSID_47_32(_VAL_)                                            SET_REG(ADR_BSSID_1,_VAL_,0,0xffff0000)
#define SET_STA_MAC_31_0(_VAL_)                                           SET_REG(ADR_STA_MAC_0,_VAL_,0,0x00000000)
#define SET_STA_MAC_47_32(_VAL_)                                          SET_REG(ADR_STA_MAC_1,_VAL_,0,0xffff0000)
#define SET_PAIR_SCRT(_VAL_)                                              SET_REG(ADR_SCRT_SET,_VAL_,0,0xfffffff8)
#define SET_GRP_SCRT(_VAL_)                                               SET_REG(ADR_SCRT_SET,_VAL_,3,0xffffffc7)
#define SET_SCRT_PKT_ID(_VAL_)                                            SET_REG(ADR_SCRT_SET,_VAL_,6,0xffffe03f)
#define SET_SCRT_RPLY_IGNORE(_VAL_)                                       SET_REG(ADR_SCRT_SET,_VAL_,16,0xfffeffff)
#define SET_SCRT_STATE(_VAL_)                                             SET_REG(ADR_SCRT_STATE,_VAL_,0,0xfffffff0)
#define SET_BSSID1_31_0(_VAL_)                                            SET_REG(ADR_BSSID1_0,_VAL_,0,0x00000000)
#define SET_BSSID1_47_32(_VAL_)                                           SET_REG(ADR_BSSID1_1,_VAL_,0,0xffff0000)
#define SET_STA_MAC1_31_0(_VAL_)                                          SET_REG(ADR_STA_MAC1_0,_VAL_,0,0x00000000)
#define SET_STA_MAC1_47_32(_VAL_)                                         SET_REG(ADR_STA_MAC1_1,_VAL_,0,0xffff0000)
#define SET_OP_MODE1(_VAL_)                                               SET_REG(ADR_OP_MODE1,_VAL_,0,0xfffffffc)
#define SET_MAC_TIMESTAMP_ENABLE(_VAL_)                                   SET_REG(ADR_MAC_TIMESTAMP_CFG,_VAL_,0,0xfffffffe)
#define SET_MAC_TIMESTAMP_L(_VAL_)                                        SET_REG(ADR_MAC_TIMESTAMP_L_RO_OVERWRITE,_VAL_,0,0x00000000)
#define SET_MAC_TIMESTAMP_U(_VAL_)                                        SET_REG(ADR_MAC_TIMESTAMP_U_RO_OVERWRITE,_VAL_,0,0x00000000)
#define SET_ROLE0_BEACON_TBTT_TIMER_ENABLE(_VAL_)                         SET_REG(ADR_BEACON_TIMER_ROLE0_CFG,_VAL_,0,0xfffffffe)
#define SET_ROLE0_BEACON_SENDER(_VAL_)                                    SET_REG(ADR_BEACON_TIMER_ROLE0_CFG,_VAL_,1,0xfffffffd)
#define SET_ROLE0_BEACON_TBTT_IN_TU(_VAL_)                                SET_REG(ADR_BEACON_TIMER_ROLE0_TBTT,_VAL_,0,0xffff0000)
#define SET_RO_ROLE0_BEACON_TBTT_TIMER_COUNT(_VAL_)                       SET_REG(ADR_BEACON_TIMER_ROLE0_TBTT,_VAL_,16,0x0000ffff)
#define SET_ROLE0_BEACON_TBTT_TIMER_ALIGN(_VAL_)                          SET_REG(ADR_BEACON_TIMER_ROLE0_TIME_ALIGN,_VAL_,0,0xfffffffe)
#define SET_ROLE1_BEACON_TBTT_TIMER_ENABLE(_VAL_)                         SET_REG(ADR_BEACON_TIMER_ROLE1_CFG,_VAL_,0,0xfffffffe)
#define SET_ROLE1_BEACON_SENDER(_VAL_)                                    SET_REG(ADR_BEACON_TIMER_ROLE1_CFG,_VAL_,1,0xfffffffd)
#define SET_ROLE1_BEACON_TBTT_IN_TU(_VAL_)                                SET_REG(ADR_BEACON_TIMER_ROLE1_TBTT,_VAL_,0,0xffff0000)
#define SET_RO_ROLE1_BEACON_TBTT_TIMER_COUNT(_VAL_)                       SET_REG(ADR_BEACON_TIMER_ROLE1_TBTT,_VAL_,16,0x0000ffff)
#define SET_ROLE1_BEACON_TBTT_TIMER_ALIGN(_VAL_)                          SET_REG(ADR_BEACON_TIMER_ROLE1_TIME_ALIGN,_VAL_,0,0xfffffffe)
#define SET_WMTPVAL_WIFI_RX_IDLE(_VAL_)                                   SET_REG(ADR_WMTP_VALCONF_0,_VAL_,0,0xffffff00)
#define SET_WMTPVAL_OVERWRITE_ASRXIDLE_ENABLE(_VAL_)                      SET_REG(ADR_WMTP_VALCONF_0,_VAL_,31,0x7fffffff)
#define SET_WMTPVAL_WIFI_RX_CHECKING(_VAL_)                               SET_REG(ADR_WMTP_VALCONF_1,_VAL_,8,0xffff00ff)
#define SET_WMTPVAL_WIFI_RX_IDLE_WAIT_RESPONSE(_VAL_)                     SET_REG(ADR_WMTP_VALCONF_1,_VAL_,16,0xff00ffff)
#define SET_WMTPVAL_WIFI_RX_IDLE_WAIT_VITAL(_VAL_)                        SET_REG(ADR_WMTP_VALCONF_1,_VAL_,24,0x00ffffff)
#define SET_WMTPVAL_WIFI_RX_ELSE(_VAL_)                                   SET_REG(ADR_WMTP_VALCONF_2,_VAL_,0,0xffffff00)
#define SET_WMTPVAL_WIFI_RX_WANTED(_VAL_)                                 SET_REG(ADR_WMTP_VALCONF_2,_VAL_,8,0xffff00ff)
#define SET_WMTPVAL_WIFI_RX_RESPONSE(_VAL_)                               SET_REG(ADR_WMTP_VALCONF_2,_VAL_,16,0xff00ffff)
#define SET_WMTPVAL_WIFI_RX_VITAL(_VAL_)                                  SET_REG(ADR_WMTP_VALCONF_2,_VAL_,24,0x00ffffff)
#define SET_WMTPVAL_WIFI_TX_NORMAL(_VAL_)                                 SET_REG(ADR_WMTP_VALCONF_3,_VAL_,0,0xffffff00)
#define SET_WMTPVAL_WIFI_TX_RESPONSE(_VAL_)                               SET_REG(ADR_WMTP_VALCONF_3,_VAL_,8,0xffff00ff)
#define SET_WMTPVAL_WIFI_TX_VITAL(_VAL_)                                  SET_REG(ADR_WMTP_VALCONF_3,_VAL_,16,0xff00ffff)
#define SET_BTCX_MAC_RX_EXTEND_VAL(_VAL_)                                 SET_REG(ADR_BTCX_WIFI_RX_EXTEND,_VAL_,0,0xffff0000)
#define SET_BTCX_MAC_RX_EXTEND_EN(_VAL_)                                  SET_REG(ADR_BTCX_WIFI_RX_EXTEND,_VAL_,16,0xfffeffff)
#define SET_BTCX_MAC_EDCCA_EXTEND_EN(_VAL_)                               SET_REG(ADR_BTCX_WIFI_RX_EXTEND,_VAL_,17,0xfffdffff)
#define SET_WMTP_AUTOPROMOTE_TX_BEACON(_VAL_)                             SET_REG(ADR_WMTP_OPTION_0,_VAL_,0,0xfffffffe)
#define SET_WMTP_FORPTA_TXCTS2SELF(_VAL_)                                 SET_REG(ADR_WMTP_OPTION_0,_VAL_,1,0xfffffffd)
#define SET_WMTP_ROLE0_BEACON_RX_LOSS_TOLERANCE_ENABLE(_VAL_)             SET_REG(ADR_WMTP_OPTION_0,_VAL_,4,0xffffffef)
#define SET_WMTP_ROLE0_BEACON_RX_LOSS_TOLERANCE_NUM(_VAL_)                SET_REG(ADR_WMTP_OPTION_0,_VAL_,8,0xffffc0ff)
#define SET_WMTP_ROLE1_BEACON_RX_LOSS_TOLERANCE_ENABLE(_VAL_)             SET_REG(ADR_WMTP_OPTION_0,_VAL_,20,0xffefffff)
#define SET_WMTP_ROLE1_BEACON_RX_LOSS_TOLERANCE_NUM(_VAL_)                SET_REG(ADR_WMTP_OPTION_0,_VAL_,24,0xc0ffffff)
#define SET_WMTP_BIST_MANUAL_ENABLE(_VAL_)                                SET_REG(ADR_WMTP_DBG_0,_VAL_,0,0xfffffffe)
#define SET_WMTP_BIST_MANUAL_WIFI_MODE(_VAL_)                             SET_REG(ADR_WMTP_DBG_0,_VAL_,4,0xfffffe0f)
#define SET_WMTP_FORCE_WIFI_EN(_VAL_)                                     SET_REG(ADR_WMTP_MISC,_VAL_,0,0xfffffffe)
#define SET_BLE_HALT_WIFI_MODE(_VAL_)                                     SET_REG(ADR_WMTP_MISC,_VAL_,1,0xfffffffd)
#define SET_MACTRXTOWMTP_WIFI_RX_IDLE(_VAL_)                              SET_REG(ADR_WMTP_WIFI_STATE_RO,_VAL_,0,0xfffffffe)
#define SET_MACTRXTOWMTP_WIFI_RX_IDLE_WAIT_VITAL(_VAL_)                   SET_REG(ADR_WMTP_WIFI_STATE_RO,_VAL_,1,0xfffffffd)
#define SET_MACTRXTOWMTP_WIFI_RX_IDLE_WAIT_RESPONSE(_VAL_)                SET_REG(ADR_WMTP_WIFI_STATE_RO,_VAL_,2,0xfffffffb)
#define SET_MACTRXTOWMTP_WIFI_RX_CHECKING(_VAL_)                          SET_REG(ADR_WMTP_WIFI_STATE_RO,_VAL_,3,0xfffffff7)
#define SET_MACTRXTOWMTP_WIFI_RX_VITAL(_VAL_)                             SET_REG(ADR_WMTP_WIFI_STATE_RO,_VAL_,4,0xffffffef)
#define SET_MACTRXTOWMTP_WIFI_RX_RESPONSE(_VAL_)                          SET_REG(ADR_WMTP_WIFI_STATE_RO,_VAL_,5,0xffffffdf)
#define SET_MACTRXTOWMTP_WIFI_RX_WANTED(_VAL_)                            SET_REG(ADR_WMTP_WIFI_STATE_RO,_VAL_,6,0xffffffbf)
#define SET_MACTRXTOWMTP_WIFI_RX_ELSE(_VAL_)                              SET_REG(ADR_WMTP_WIFI_STATE_RO,_VAL_,7,0xffffff7f)
#define SET_MACTRXTOWMTP_WIFI_TX_VITAL(_VAL_)                             SET_REG(ADR_WMTP_WIFI_STATE_RO,_VAL_,8,0xfffffeff)
#define SET_MACTRXTOWMTP_WIFI_TX_RESPONSE(_VAL_)                          SET_REG(ADR_WMTP_WIFI_STATE_RO,_VAL_,9,0xfffffdff)
#define SET_MACTRXTOWMTP_WIFI_TX_NORMAL(_VAL_)                            SET_REG(ADR_WMTP_WIFI_STATE_RO,_VAL_,10,0xfffffbff)
#define SET_WMTPTOPTA_WIFI_PRIORITY(_VAL_)                                SET_REG(ADR_WMTP_PTAIF_RO,_VAL_,0,0xffffff00)
#define SET_PTATOWMTP_BT_BUSY(_VAL_)                                      SET_REG(ADR_WMTP_PTAIF_RO,_VAL_,8,0xfffffeff)
#define SET_PTATOWMTP_WIFI_GRANT(_VAL_)                                   SET_REG(ADR_WMTP_PTAIF_RO,_VAL_,9,0xfffffdff)
#define SET_PTATOWMTP_WIFI_RF_READY(_VAL_)                                SET_REG(ADR_WMTP_PTAIF_RO,_VAL_,10,0xfffffbff)
#define SET_PTATOWMTP_WIFI_RX_ABORT_INT(_VAL_)                            SET_REG(ADR_WMTP_PTAIF_RO,_VAL_,11,0xfffff7ff)
#define SET_PTATOWMTP_WIFI_TX_ABORT_INT(_VAL_)                            SET_REG(ADR_WMTP_PTAIF_RO,_VAL_,12,0xffffefff)
#define SET_WMTPTOPTA_WIFI_RX(_VAL_)                                      SET_REG(ADR_WMTP_PTAIF_RO,_VAL_,13,0xffffdfff)
#define SET_WMTPTOPTA_WIFI_TX(_VAL_)                                      SET_REG(ADR_WMTP_PTAIF_RO,_VAL_,14,0xffffbfff)
#define SET_PTATOWMTP_CURRENT_BT_END_TIME(_VAL_)                          SET_REG(ADR_WMTP_PTAIF_RO,_VAL_,16,0xf000ffff)
#define SET_SCRT_BIP_EXCEPTION(_VAL_)                                     SET_REG(ADR_PMF_SETTING,_VAL_,0,0xfffffffe)
#define SET_PMF_MODE(_VAL_)                                               SET_REG(ADR_PMF_SETTING,_VAL_,1,0xfffffffd)
#define SET_BT_COEXIST_EN(_VAL_)                                          SET_REG(ADR_BTCX_MODE_SEL,_VAL_,0,0xfffffffe)
#define SET_BT_ONLY_MODE(_VAL_)                                           SET_REG(ADR_BTCX_MODE_SEL,_VAL_,1,0xfffffffd)
#define SET_BTCX_MODE(_VAL_)                                              SET_REG(ADR_BTCX_MODE_SEL,_VAL_,4,0xffffff8f)
#define SET_BT_PTI_BIT_NUM(_VAL_)                                         SET_REG(ADR_BTCX_MODE_SEL,_VAL_,8,0xfffffeff)
#define SET_BTCX_WIFI_PAD_BIT_SEL(_VAL_)                                  SET_REG(ADR_BTCX_MODE_SEL,_VAL_,12,0xffffefff)
#define SET_ANT_SW_MANUAL_EN(_VAL_)                                       SET_REG(ADR_ANT_SW_CTRL,_VAL_,0,0xfffffffe)
#define SET_MANUL_SW_WL_TX(_VAL_)                                         SET_REG(ADR_ANT_SW_CTRL,_VAL_,1,0xfffffffd)
#define SET_MANUL_SW_WL_RX(_VAL_)                                         SET_REG(ADR_ANT_SW_CTRL,_VAL_,2,0xfffffffb)
#define SET_MANUL_SW_BT(_VAL_)                                            SET_REG(ADR_ANT_SW_CTRL,_VAL_,3,0xfffffff7)
#define SET_WIFI_TX_SW_POL(_VAL_)                                         SET_REG(ADR_ANT_SW_CTRL,_VAL_,4,0xffffffef)
#define SET_WIFI_RX_SW_POL(_VAL_)                                         SET_REG(ADR_ANT_SW_CTRL,_VAL_,5,0xffffffdf)
#define SET_BT_SW_POL(_VAL_)                                              SET_REG(ADR_ANT_SW_CTRL,_VAL_,6,0xffffffbf)
#define SET_SWITCH_1P2T_EN(_VAL_)                                         SET_REG(ADR_ANT_SW_CTRL,_VAL_,7,0xffffff7f)
#define SET_BT_IN_PROCESS_POL(_VAL_)                                      SET_REG(ADR_ANT_SW_CTRL,_VAL_,8,0xfffffeff)
#define SET_BT_TX_POL(_VAL_)                                              SET_REG(ADR_ANT_SW_CTRL,_VAL_,9,0xfffffdff)
#define SET_BT_RX_POL(_VAL_)                                              SET_REG(ADR_ANT_SW_CTRL,_VAL_,10,0xfffffbff)
#define SET_WIFI_TX_POL(_VAL_)                                            SET_REG(ADR_ANT_SW_CTRL,_VAL_,11,0xfffff7ff)
#define SET_WIFI_RX_POL(_VAL_)                                            SET_REG(ADR_ANT_SW_CTRL,_VAL_,12,0xffffefff)
#define SET_BT_PTI0_POL(_VAL_)                                            SET_REG(ADR_ANT_SW_CTRL,_VAL_,13,0xffffdfff)
#define SET_BT_PTI1_POL(_VAL_)                                            SET_REG(ADR_ANT_SW_CTRL,_VAL_,14,0xffffbfff)
#define SET_BT_PTI2_POL(_VAL_)                                            SET_REG(ADR_ANT_SW_CTRL,_VAL_,15,0xffff7fff)
#define SET_BT_PTI3_POL(_VAL_)                                            SET_REG(ADR_ANT_SW_CTRL,_VAL_,16,0xfffeffff)
#define SET_DUAL_ANTENNA_EN(_VAL_)                                        SET_REG(ADR_DUAL_ANT_SET,_VAL_,0,0xfffffffe)
#define SET_DUAL_ANT_ABORT_SEL(_VAL_)                                     SET_REG(ADR_DUAL_ANT_SET,_VAL_,4,0xffffff0f)
#define SET_ANT_WLAN_TX_SWITCH(_VAL_)                                     SET_REG(ADR_ANT_SW_STATUS,_VAL_,0,0xfffffffe)
#define SET_ANT_WLAN_RX_SWITCH(_VAL_)                                     SET_REG(ADR_ANT_SW_STATUS,_VAL_,1,0xfffffffd)
#define SET_ANT_BT_SWITCH(_VAL_)                                          SET_REG(ADR_ANT_SW_STATUS,_VAL_,2,0xfffffffb)
#define SET_WIFI_GRANT(_VAL_)                                             SET_REG(ADR_ANT_SW_STATUS,_VAL_,4,0xffffffef)
#define SET_BT_GRANT(_VAL_)                                               SET_REG(ADR_ANT_SW_STATUS,_VAL_,5,0xffffffdf)
#define SET_WIFI_REQ_MSK(_VAL_)                                           SET_REG(ADR_BCTX_INTERFACE_SET0,_VAL_,0,0xfffffffc)
#define SET_BT_REQ_MSK(_VAL_)                                             SET_REG(ADR_BCTX_INTERFACE_SET0,_VAL_,4,0xffffffcf)
#define SET_FORCE_USE_BT(_VAL_)                                           SET_REG(ADR_BCTX_INTERFACE_SET0,_VAL_,8,0xfffffcff)
#define SET_FORCE_USE_WIFI(_VAL_)                                         SET_REG(ADR_BCTX_INTERFACE_SET0,_VAL_,12,0xffffcfff)
#define SET_BT_WIFI_PRI_EQUAL_SEL(_VAL_)                                  SET_REG(ADR_BCTX_INTERFACE_SET0,_VAL_,16,0xfffeffff)
#define SET_PRI_CHANGE_IMM_EN(_VAL_)                                      SET_REG(ADR_BCTX_INTERFACE_SET0,_VAL_,20,0xffefffff)
#define SET_BT_PRI_WEIGHT_BASE(_VAL_)                                     SET_REG(ADR_PTA_PRI_WEIGHT_SET0,_VAL_,0,0xffffffc0)
#define SET_WIFI_PRI_WEIGHT_BASE(_VAL_)                                   SET_REG(ADR_PTA_PRI_WEIGHT_SET0,_VAL_,8,0xffffc0ff)
#define SET_EXT_BT_PRI_WEIGHT(_VAL_)                                      SET_REG(ADR_PTA_PRI_WEIGHT_SET0,_VAL_,16,0xffc0ffff)
#define SET_FW_BT_HIGH_PRI_WEIGHT(_VAL_)                                  SET_REG(ADR_PTA_PRI_WEIGHT_SET1,_VAL_,0,0xffffffc0)
#define SET_FW_WIFI_HIGH_PRI_WEIGHT(_VAL_)                                SET_REG(ADR_PTA_PRI_WEIGHT_SET1,_VAL_,8,0xffffc0ff)
#define SET_WIFI_PRI_WEIGHT(_VAL_)                                        SET_REG(ADR_PTA_PRI_WEIGHT_STATUS,_VAL_,0,0xffffff00)
#define SET_BT_PRI_WEIGHT(_VAL_)                                          SET_REG(ADR_PTA_PRI_WEIGHT_STATUS,_VAL_,8,0xffff00ff)
#define SET_BT_3WIRE_PRI_SMP_TIME(_VAL_)                                  SET_REG(ADR_BTCX_3WIRE_SET,_VAL_,0,0xffffff00)
#define SET_BT_3WIRE_STA_SMP_TIME(_VAL_)                                  SET_REG(ADR_BTCX_3WIRE_SET,_VAL_,8,0xffff00ff)
#define SET_BT_HIGH_PRI_PERIOD_SEL(_VAL_)                                 SET_REG(ADR_BT_HIGH_PRI_PERIOD,_VAL_,0,0xfffffffc)
#define SET_BTCX_AUTO_HIGH_DUTY_EN(_VAL_)                                 SET_REG(ADR_BT_HIGH_PRI_PERIOD,_VAL_,4,0xffffffef)
#define SET_BT_AUTO_HIGH_PRI_PERIOD(_VAL_)                                SET_REG(ADR_BTCX_AUTO_HIGH_DUTY_SET0,_VAL_,0,0x00000000)
#define SET_WIFI_AUTO_HIGH_PRI_PERIOD(_VAL_)                              SET_REG(ADR_BTCX_AUTO_HIGH_DUTY_SET1,_VAL_,0,0x00000000)
#define SET_BTCX_SCHEDULE_SEED1(_VAL_)                                    SET_REG(ADR_BTCX_SCHEDULE_SEED,_VAL_,0,0xffffff00)
#define SET_BTCX_SCHEDULE_SEED2(_VAL_)                                    SET_REG(ADR_BTCX_SCHEDULE_SEED,_VAL_,16,0xff00ffff)
#define SET_BT_3WIRE_REQ(_VAL_)                                           SET_REG(ADR_BTCX_3WIRE_INFO,_VAL_,0,0xfffffffe)
#define SET_BT_3WIRE_PRI(_VAL_)                                           SET_REG(ADR_BTCX_3WIRE_INFO,_VAL_,1,0xfffffffd)
#define SET_BT_3WIRE_WLAN_ACT(_VAL_)                                      SET_REG(ADR_BTCX_3WIRE_INFO,_VAL_,2,0xfffffffb)
#define SET_BT_3WIRE_TX(_VAL_)                                            SET_REG(ADR_BTCX_3WIRE_INFO,_VAL_,3,0xfffffff7)
#define SET_BT_3WIRE_RX(_VAL_)                                            SET_REG(ADR_BTCX_3WIRE_INFO,_VAL_,4,0xffffffef)
#define SET_BT_REQ_CNT_NOT_EQ(_VAL_)                                      SET_REG(ADR_BTCX_3WIRE_INFO,_VAL_,5,0xffffffdf)
#define SET_WIFI_CNT(_VAL_)                                               SET_REG(ADR_BTCX_TRANS_COUNT1,_VAL_,0,0xffff0000)
#define SET_BT_CNT(_VAL_)                                                 SET_REG(ADR_BTCX_TRANS_COUNT1,_VAL_,16,0x0000ffff)
#define SET_BT_TX_CNT(_VAL_)                                              SET_REG(ADR_BTCX_TRANS_COUNT2,_VAL_,0,0xffff0000)
#define SET_BT_RX_CNT(_VAL_)                                              SET_REG(ADR_BTCX_TRANS_COUNT2,_VAL_,16,0x0000ffff)
#define SET_WIFI_TX_CNT(_VAL_)                                            SET_REG(ADR_BTCX_TRANS_COUNT3,_VAL_,0,0xffff0000)
#define SET_WIFI_RX_CNT(_VAL_)                                            SET_REG(ADR_BTCX_TRANS_COUNT3,_VAL_,16,0x0000ffff)
#define SET_BT_BREAK_WIFI_CNT(_VAL_)                                      SET_REG(ADR_BTCX_TRANS_COUNT4,_VAL_,0,0xffff0000)
#define SET_WIFI_BREAK_BT_CNT(_VAL_)                                      SET_REG(ADR_BTCX_TRANS_COUNT4,_VAL_,16,0x0000ffff)
#define SET_BTCX_TRANS_CNT_EN(_VAL_)                                      SET_REG(ADR_BTCX_TRANS_COUNT_CLR,_VAL_,0,0xfffffffe)
#define SET_WIFI_CNT_CLR(_VAL_)                                           SET_REG(ADR_BTCX_TRANS_COUNT_CLR,_VAL_,4,0xffffffef)
#define SET_BT_CNT_CLR(_VAL_)                                             SET_REG(ADR_BTCX_TRANS_COUNT_CLR,_VAL_,5,0xffffffdf)
#define SET_BT_TX_CNT_CLR(_VAL_)                                          SET_REG(ADR_BTCX_TRANS_COUNT_CLR,_VAL_,6,0xffffffbf)
#define SET_BT_RX_CNT_CLR(_VAL_)                                          SET_REG(ADR_BTCX_TRANS_COUNT_CLR,_VAL_,7,0xffffff7f)
#define SET_WIFI_TX_CNT_CLR(_VAL_)                                        SET_REG(ADR_BTCX_TRANS_COUNT_CLR,_VAL_,8,0xfffffeff)
#define SET_WIFI_RX_CNT_CLR(_VAL_)                                        SET_REG(ADR_BTCX_TRANS_COUNT_CLR,_VAL_,9,0xfffffdff)
#define SET_BT_BREAK_WIFI_CNT_CLR(_VAL_)                                  SET_REG(ADR_BTCX_TRANS_COUNT_CLR,_VAL_,10,0xfffffbff)
#define SET_WIFI_BREAK_BT_CNT_CLR(_VAL_)                                  SET_REG(ADR_BTCX_TRANS_COUNT_CLR,_VAL_,11,0xfffff7ff)
#define SET_BT_REQ_CNT_CLR(_VAL_)                                         SET_REG(ADR_BTCX_TRANS_COUNT_CLR,_VAL_,12,0xffffefff)
#define SET_BT_REQ_NOT_GRANT_CNT_CLR(_VAL_)                               SET_REG(ADR_BTCX_TRANS_COUNT_CLR,_VAL_,13,0xffffdfff)
#define SET_BT_3WIRE_EXT_REQ_CNT_CLR(_VAL_)                               SET_REG(ADR_BTCX_TRANS_COUNT_CLR,_VAL_,14,0xffffbfff)
#define SET_BT_REQ_CNT_NOT_EQ_CLR(_VAL_)                                  SET_REG(ADR_BTCX_TRANS_COUNT_CLR,_VAL_,15,0xffff7fff)
#define SET_BTCX_BAND_SMP_CNT_EN(_VAL_)                                   SET_REG(ADR_BTCX_BAND_CNT0,_VAL_,0,0xfffffffe)
#define SET_BTCX_BAND_SMP_CNT_CLR(_VAL_)                                  SET_REG(ADR_BTCX_BAND_CNT0,_VAL_,4,0xffffffef)
#define SET_BTCX_BAND_SMP_TIME_RANGE(_VAL_)                               SET_REG(ADR_BTCX_BAND_CNT1,_VAL_,0,0x00000000)
#define SET_BTCX_BAND_SMP_TICK_TIME(_VAL_)                                SET_REG(ADR_BTCX_BAND_CNT2,_VAL_,0,0xffff0000)
#define SET_CURR_BTCX_BAND_SMP_TIME(_VAL_)                                SET_REG(ADR_BTCX_BAND_CNT3,_VAL_,0,0x00000000)
#define SET_BTCX_BAND_SMP_BT_CNT(_VAL_)                                   SET_REG(ADR_BTCX_BAND_CNT4,_VAL_,0,0x00000000)
#define SET_BTCX_BAND_SMP_WIFI_CNT(_VAL_)                                 SET_REG(ADR_BTCX_BAND_CNT5,_VAL_,0,0x00000000)
#define SET_BTCX_BAND_SMP_NO_CONN_CNT(_VAL_)                              SET_REG(ADR_BTCX_BAND_CNT6,_VAL_,0,0x00000000)
#define SET_BT_REQ_CNT(_VAL_)                                             SET_REG(ADR_BTCX_TRANS_COUNT5,_VAL_,0,0xffff0000)
#define SET_BT_REQ_NOT_GRANT_CNT(_VAL_)                                   SET_REG(ADR_BTCX_TRANS_COUNT5,_VAL_,16,0x0000ffff)
#define SET_BT_LONG_REQ_DET_EN(_VAL_)                                     SET_REG(ADR_BTCX_LONG_REQ_DET,_VAL_,0,0xfffffffe)
#define SET_BT_LONG_REQ_MASK(_VAL_)                                       SET_REG(ADR_BTCX_LONG_REQ_DET,_VAL_,1,0xfffffffd)
#define SET_BT_LONG_REQ_MASK_CLR(_VAL_)                                   SET_REG(ADR_BTCX_LONG_REQ_DET,_VAL_,2,0xfffffffb)
#define SET_BT_LONG_REQ_TIMER(_VAL_)                                      SET_REG(ADR_BTCX_LONG_REQ_DET,_VAL_,4,0xfffff00f)
#define SET_CURR_BT_LONG_REQ_TIME(_VAL_)                                  SET_REG(ADR_BTCX_LONG_REQ_DET,_VAL_,16,0xff00ffff)
#define SET_BTCX_PAD_DEBOUNCE_EN(_VAL_)                                   SET_REG(ADR_BTCX_PAD_DEB,_VAL_,0,0xfffffffe)
#define SET_BTCX_PAD_DEB_LOW_THD(_VAL_)                                   SET_REG(ADR_BTCX_PAD_DEB,_VAL_,8,0xffff00ff)
#define SET_BTCX_PAD_DEB_HIGH_THD(_VAL_)                                  SET_REG(ADR_BTCX_PAD_DEB,_VAL_,16,0xff00ffff)
#define SET_BT_REQ_BREAK_DET_EN(_VAL_)                                    SET_REG(ADR_BTCX_BT_REQ_BREAK_DET,_VAL_,0,0xfffffffe)
#define SET_BT_3WIRE_EXT_REQ_CNT(_VAL_)                                   SET_REG(ADR_BT_3WIRE_REQ_CNT,_VAL_,0,0xffff0000)
#define SET_G0_PKT_CLS_MIB_EN(_VAL_)                                      SET_REG(ADR_MIB_EN,_VAL_,2,0xfffffffb)
#define SET_G0_PKT_CLS_ONGOING(_VAL_)                                     SET_REG(ADR_MIB_EN,_VAL_,3,0xfffffff7)
#define SET_G1_PKT_CLS_MIB_EN(_VAL_)                                      SET_REG(ADR_MIB_EN,_VAL_,4,0xffffffef)
#define SET_G1_PKT_CLS_ONGOING(_VAL_)                                     SET_REG(ADR_MIB_EN,_VAL_,5,0xffffffdf)
#define SET_Q0_PKT_CLS_MIB_EN(_VAL_)                                      SET_REG(ADR_MIB_EN,_VAL_,6,0xffffffbf)
#define SET_Q0_PKT_CLS_ONGOING(_VAL_)                                     SET_REG(ADR_MIB_EN,_VAL_,7,0xffffff7f)
#define SET_Q1_PKT_CLS_MIB_EN(_VAL_)                                      SET_REG(ADR_MIB_EN,_VAL_,8,0xfffffeff)
#define SET_Q1_PKT_CLS_ONGOING(_VAL_)                                     SET_REG(ADR_MIB_EN,_VAL_,9,0xfffffdff)
#define SET_Q2_PKT_CLS_MIB_EN(_VAL_)                                      SET_REG(ADR_MIB_EN,_VAL_,10,0xfffffbff)
#define SET_Q2_PKT_CLS_ONGOING(_VAL_)                                     SET_REG(ADR_MIB_EN,_VAL_,11,0xfffff7ff)
#define SET_Q3_PKT_CLS_MIB_EN(_VAL_)                                      SET_REG(ADR_MIB_EN,_VAL_,12,0xffffefff)
#define SET_Q3_PKT_CLS_ONGOING(_VAL_)                                     SET_REG(ADR_MIB_EN,_VAL_,13,0xffffdfff)
#define SET_SCRT_PKT_CLS_MIB_EN(_VAL_)                                    SET_REG(ADR_MIB_EN,_VAL_,14,0xffffbfff)
#define SET_SCRT_PKT_CLS_ONGOING(_VAL_)                                   SET_REG(ADR_MIB_EN,_VAL_,15,0xffff7fff)
#define SET_MISC_PKT_CLS_MIB_EN(_VAL_)                                    SET_REG(ADR_MIB_EN,_VAL_,16,0xfffeffff)
#define SET_MISC_PKT_CLS_ONGOING(_VAL_)                                   SET_REG(ADR_MIB_EN,_VAL_,17,0xfffdffff)
#define SET_MTX_WSID0_SUCC(_VAL_)                                         SET_REG(ADR_MTX_WSID0_SUCC,_VAL_,0,0xffff0000)
#define SET_MTX_WSID0_FRM(_VAL_)                                          SET_REG(ADR_MTX_WSID0_FRM,_VAL_,0,0xffff0000)
#define SET_MTX_WSID0_RETRY(_VAL_)                                        SET_REG(ADR_MTX_WSID0_RETRY,_VAL_,0,0xffff0000)
#define SET_MTX_WSID0_TOTAL(_VAL_)                                        SET_REG(ADR_MTX_WSID0_TOTAL,_VAL_,0,0xffff0000)
#define SET_MTX_GRP(_VAL_)                                                SET_REG(ADR_MTX_GROUP,_VAL_,0,0xfff00000)
#define SET_MTX_FAIL(_VAL_)                                               SET_REG(ADR_MTX_FAIL,_VAL_,0,0xffff0000)
#define SET_MTX_RETRY(_VAL_)                                              SET_REG(ADR_MTX_RETRY,_VAL_,0,0xfff00000)
#define SET_MTX_MULTI_RETRY(_VAL_)                                        SET_REG(ADR_MTX_MULTI_RETRY,_VAL_,0,0xfff00000)
#define SET_MTX_RTS_SUCC(_VAL_)                                           SET_REG(ADR_MTX_RTS_SUCCESS,_VAL_,0,0xffff0000)
#define SET_MTX_RTS_FAIL(_VAL_)                                           SET_REG(ADR_MTX_RTS_FAIL,_VAL_,0,0xffff0000)
#define SET_MTX_ACK_FAIL(_VAL_)                                           SET_REG(ADR_MTX_ACK_FAIL,_VAL_,0,0xffff0000)
#define SET_MTX_FRM(_VAL_)                                                SET_REG(ADR_MTX_FRM,_VAL_,0,0xfff00000)
#define SET_MTX_ACK_TX(_VAL_)                                             SET_REG(ADR_MTX_ACK_TX,_VAL_,0,0xffff0000)
#define SET_MTX_CTS_TX(_VAL_)                                             SET_REG(ADR_MTX_CTS_TX,_VAL_,0,0xffff0000)
#define SET_MRX_DUP(_VAL_)                                                SET_REG(ADR_MRX_DUP_FRM,_VAL_,0,0xffff0000)
#define SET_MRX_FRG(_VAL_)                                                SET_REG(ADR_MRX_FRG_FRM,_VAL_,0,0xfff00000)
#define SET_MRX_GRP(_VAL_)                                                SET_REG(ADR_MRX_GROUP_FRM,_VAL_,0,0xfff00000)
#define SET_MRX_FCS_ERR(_VAL_)                                            SET_REG(ADR_MRX_FCS_ERR,_VAL_,0,0xffff0000)
#define SET_MRX_FCS_SUC(_VAL_)                                            SET_REG(ADR_MRX_FCS_SUCC,_VAL_,0,0xffff0000)
#define SET_MRX_MISS(_VAL_)                                               SET_REG(ADR_MRX_MISS,_VAL_,0,0xffff0000)
#define SET_MRX_ALC_FAIL(_VAL_)                                           SET_REG(ADR_MRX_ALC_FAIL,_VAL_,0,0xffff0000)
#define SET_MRX_DAT_NTF(_VAL_)                                            SET_REG(ADR_MRX_DAT_NTF,_VAL_,0,0xffff0000)
#define SET_MRX_RTS_NTF(_VAL_)                                            SET_REG(ADR_MRX_RTS_NTF,_VAL_,0,0xffff0000)
#define SET_MRX_CTS_NTF(_VAL_)                                            SET_REG(ADR_MRX_CTS_NTF,_VAL_,0,0xffff0000)
#define SET_MRX_ACK_NTF(_VAL_)                                            SET_REG(ADR_MRX_ACK_NTF,_VAL_,0,0xffff0000)
#define SET_MRX_BA_NTF(_VAL_)                                             SET_REG(ADR_MRX_BA_NTF,_VAL_,0,0xffff0000)
#define SET_MRX_DATA_NTF(_VAL_)                                           SET_REG(ADR_MRX_DATA_NTF,_VAL_,0,0xffff0000)
#define SET_MRX_MNG_NTF(_VAL_)                                            SET_REG(ADR_MRX_MNG_NTF,_VAL_,0,0xffff0000)
#define SET_MRX_DAT_CRC_NTF(_VAL_)                                        SET_REG(ADR_MRX_DAT_CRC_NTF,_VAL_,0,0xffff0000)
#define SET_MRX_BAR_NTF(_VAL_)                                            SET_REG(ADR_MRX_BAR_NTF,_VAL_,0,0xffff0000)
#define SET_MRX_MB_MISS(_VAL_)                                            SET_REG(ADR_MRX_MB_MISS,_VAL_,0,0xffff0000)
#define SET_MRX_NIDLE_MISS(_VAL_)                                         SET_REG(ADR_MRX_NIDLE_MISS,_VAL_,0,0xffff0000)
#define SET_MRX_CSR_NTF(_VAL_)                                            SET_REG(ADR_MRX_CSR_NTF,_VAL_,0,0xffff0000)
#define SET_DBG_Q0_SUCC(_VAL_)                                            SET_REG(ADR_DBG_Q0_FRM_SUCCESS,_VAL_,0,0xffff0000)
#define SET_DBG_Q0_FAIL(_VAL_)                                            SET_REG(ADR_DBG_Q0_FRM_FAIL,_VAL_,0,0xffff0000)
#define SET_DBG_Q0_ACK_SUCC(_VAL_)                                        SET_REG(ADR_DBG_Q0_ACK_SUCCESS,_VAL_,0,0xffff0000)
#define SET_DBG_Q0_ACK_FAIL(_VAL_)                                        SET_REG(ADR_DBG_Q0_ACK_FAIL,_VAL_,0,0xffff0000)
#define SET_DBG_Q1_SUCC(_VAL_)                                            SET_REG(ADR_DBG_Q1_FRM_SUCCESS,_VAL_,0,0xffff0000)
#define SET_DBG_Q1_FAIL(_VAL_)                                            SET_REG(ADR_DBG_Q1_FRM_FAIL,_VAL_,0,0xffff0000)
#define SET_DBG_Q1_ACK_SUCC(_VAL_)                                        SET_REG(ADR_DBG_Q1_ACK_SUCCESS,_VAL_,0,0xffff0000)
#define SET_DBG_Q1_ACK_FAIL(_VAL_)                                        SET_REG(ADR_DBG_Q1_ACK_FAIL,_VAL_,0,0xffff0000)
#define SET_DBG_Q2_SUCC(_VAL_)                                            SET_REG(ADR_DBG_Q2_FRM_SUCCESS,_VAL_,0,0xffff0000)
#define SET_DBG_Q2_FAIL(_VAL_)                                            SET_REG(ADR_DBG_Q2_FRM_FAIL,_VAL_,0,0xffff0000)
#define SET_DBG_Q2_ACK_SUCC(_VAL_)                                        SET_REG(ADR_DBG_Q2_ACK_SUCCESS,_VAL_,0,0xffff0000)
#define SET_DBG_Q2_ACK_FAIL(_VAL_)                                        SET_REG(ADR_DBG_Q2_ACK_FAIL,_VAL_,0,0xffff0000)
#define SET_DBG_Q3_SUCC(_VAL_)                                            SET_REG(ADR_DBG_Q3_FRM_SUCCESS,_VAL_,0,0xffff0000)
#define SET_DBG_Q3_FAIL(_VAL_)                                            SET_REG(ADR_DBG_Q3_FRM_FAIL,_VAL_,0,0xffff0000)
#define SET_DBG_Q3_ACK_SUCC(_VAL_)                                        SET_REG(ADR_DBG_Q3_ACK_SUCCESS,_VAL_,0,0xffff0000)
#define SET_DBG_Q3_ACK_FAIL(_VAL_)                                        SET_REG(ADR_DBG_Q3_ACK_FAIL,_VAL_,0,0xffff0000)
#define SET_SCRT_TKIP_CERR(_VAL_)                                         SET_REG(ADR_MIB_SCRT_TKIP0,_VAL_,0,0xfff00000)
#define SET_SCRT_TKIP_MIC_ERR(_VAL_)                                      SET_REG(ADR_MIB_SCRT_TKIP1,_VAL_,0,0xfff00000)
#define SET_SCRT_TKIP_RPLY(_VAL_)                                         SET_REG(ADR_MIB_SCRT_TKIP2,_VAL_,0,0xfff00000)
#define SET_SCRT_CCMP_RPLY(_VAL_)                                         SET_REG(ADR_MIB_SCRT_CCMP0,_VAL_,0,0xfff00000)
#define SET_SCRT_CCMP_CERR(_VAL_)                                         SET_REG(ADR_MIB_SCRT_CCMP1,_VAL_,0,0xfff00000)
#define SET_DBG_LEN_CRC_FAIL(_VAL_)                                       SET_REG(ADR_DBG_LEN_CRC_FAIL,_VAL_,0,0xffff0000)
#define SET_DBG_LEN_ALC_FAIL(_VAL_)                                       SET_REG(ADR_DBG_LEN_ALC_FAIL,_VAL_,0,0xffff0000)
#define SET_DBG_AMPDU_PASS(_VAL_)                                         SET_REG(ADR_DBG_AMPDU_PASS,_VAL_,0,0xffff0000)
#define SET_DBG_AMPDU_FAIL(_VAL_)                                         SET_REG(ADR_DBG_AMPDU_FAIL,_VAL_,0,0xffff0000)
#define SET_RXID_ALC_CNT_FAIL(_VAL_)                                      SET_REG(ADR_ID_ALC_FAIL1,_VAL_,0,0xffff0000)
#define SET_RXID_ALC_LEN_FAIL(_VAL_)                                      SET_REG(ADR_ID_ALC_FAIL2,_VAL_,0,0xffff0000)
#define SET_MIB_G1_DBG_INT_EN(_VAL_)                                      SET_REG(ADR_MIB_G1_DBG_INT_EN,_VAL_,0,0xfffffffe)
#define SET_MIB_G1_DBG_INT(_VAL_)                                         SET_REG(ADR_MIB_G1_DBG_INT_STS,_VAL_,0,0xfffffffe)
#define SET_MIB_G1_DBG_SEL(_VAL_)                                         SET_REG(ADR_MIB_G1_DBG_SEL,_VAL_,0,0xe0000000)
#define SET_MIB_G1_DBG_TGT_VALUE(_VAL_)                                   SET_REG(ADR_MIB_G1_DBG_TGT_VAL,_VAL_,0,0xfff00000)
#define SET_BEACON_FILTER_EN(_VAL_)                                       SET_REG(ADR_MAC_DTIM_CTRL,_VAL_,0,0xfffffffe)
#define SET_MAC_DTIM_CTRL_RST(_VAL_)                                      SET_REG(ADR_MAC_DTIM_CTRL,_VAL_,1,0xfffffffd)
#define SET_CUR_TSF_TIMESTAMP_L(_VAL_)                                    SET_REG(ADR_CUR_TSF_TIMESTAMP_L,_VAL_,0,0x00000000)
#define SET_CUR_TSF_TIMESTAMP_H(_VAL_)                                    SET_REG(ADR_CUR_TSF_TIMESTAMP_H,_VAL_,0,0x00000000)
#define SET_TOLERANCE_MAX(_VAL_)                                          SET_REG(ADR_TSF_OFFSET_TOLERANCE_MAX,_VAL_,0,0x00000000)
#define SET_TOLERANCE_MIN(_VAL_)                                          SET_REG(ADR_TSF_OFFSET_TOLERANCE_MIN,_VAL_,0,0x00000000)
#define SET_SUCCESS_CNT(_VAL_)                                            SET_REG(ADR_SUCCESS_CNT,_VAL_,0,0xffff0000)
#define SET_FAIL_CNT(_VAL_)                                               SET_REG(ADR_FAIL_CNT,_VAL_,0,0xffff0000)
#define SET_FSM_STATE(_VAL_)                                              SET_REG(ADR_FSM_STATUS,_VAL_,0,0xfffffff8)
#define SET_ANCHOR_EN(_VAL_)                                              SET_REG(ADR_LL_ENGINE_EN,_VAL_,0,0xfffffffe)
#define SET_AIR_PROTOCOL_EN(_VAL_)                                        SET_REG(ADR_LL_ENGINE_EN,_VAL_,1,0xfffffffd)
#define SET_AIR_EVENT_MANAGER_EN(_VAL_)                                   SET_REG(ADR_LL_ENGINE_EN,_VAL_,2,0xfffffffb)
#define SET_ACK_MANAGER_EN(_VAL_)                                         SET_REG(ADR_LL_ENGINE_EN,_VAL_,3,0xfffffff7)
#define SET_PDU_ASSEMBLE_EN(_VAL_)                                        SET_REG(ADR_LL_ENGINE_EN,_VAL_,4,0xffffffef)
#define SET_PDU_DISASSEMBLE_EN(_VAL_)                                     SET_REG(ADR_LL_ENGINE_EN,_VAL_,5,0xffffffdf)
#define SET_TX_RING_RD_MANAGER_EN(_VAL_)                                  SET_REG(ADR_LL_ENGINE_EN,_VAL_,6,0xffffffbf)
#define SET_RX_RING_WR_MANAGER_EN(_VAL_)                                  SET_REG(ADR_LL_ENGINE_EN,_VAL_,7,0xffffff7f)
#define SET_LL_DEVFILTER_ENABLE(_VAL_)                                    SET_REG(ADR_LL_ENGINE_EN,_VAL_,8,0xfffffeff)
#define SET_LL_ROLE(_VAL_)                                                SET_REG(ADR_LL_STATE_ROLE,_VAL_,0,0xfffffff0)
#define SET_LL_STATE(_VAL_)                                               SET_REG(ADR_LL_STATE_ROLE,_VAL_,4,0xffffff0f)
#define SET_LL_CH_TYPE(_VAL_)                                             SET_REG(ADR_LL_SET0,_VAL_,0,0xfffffffe)
#define SET_LL_CONN_ID(_VAL_)                                             SET_REG(ADR_LL_SET0,_VAL_,4,0xffffff0f)
#define SET_LL_CH(_VAL_)                                                  SET_REG(ADR_LL_SET0,_VAL_,8,0xffffc0ff)
#define SET_LONG_PDU_EN(_VAL_)                                            SET_REG(ADR_LL_LONG_PDU_EN,_VAL_,0,0xfffffffe)
#define SET_TX_ADDR_VALUE_31_0(_VAL_)                                     SET_REG(ADR_LL_TX_ADDR_VALUE_0,_VAL_,0,0x00000000)
#define SET_TX_ADDR_VALUE_47_32(_VAL_)                                    SET_REG(ADR_LL_TX_ADDR_VALUE_1,_VAL_,0,0xffff0000)
#define SET_TX_ADDR_TYPE(_VAL_)                                           SET_REG(ADR_LL_TX_ADDR_VALUE_1,_VAL_,16,0xfffeffff)
#define SET_PHY_ACC_ADDR(_VAL_)                                           SET_REG(ADR_LL_PHY_INFO0,_VAL_,0,0x00000000)
#define SET_PHY_CRC_INIT(_VAL_)                                           SET_REG(ADR_LL_PHY_INFO1,_VAL_,0,0xff000000)
#define SET_PHY_DWLFSR_SEED(_VAL_)                                        SET_REG(ADR_LL_PHY_INFO1,_VAL_,24,0x80ffffff)
#define SET_MANUAL_RF_CH_SW_EN(_VAL_)                                     SET_REG(ADR_LL_PHY_INFO2,_VAL_,0,0xfffffffe)
#define SET_MANUAL_RF_CH_SW(_VAL_)                                        SET_REG(ADR_LL_PHY_INFO2,_VAL_,4,0xffffffef)
#define SET_PHY_TX_PWR(_VAL_)                                             SET_REG(ADR_LL_TX_PHY_INFO,_VAL_,0,0xffffff00)
#define SET_RX_RSSI_1ST(_VAL_)                                            SET_REG(ADR_LL_RX_RSSI_INFO,_VAL_,0,0xffffff00)
#define SET_RX_ACCESS_TIME_1ST(_VAL_)                                     SET_REG(ADR_LL_RX_RSSI_INFO,_VAL_,8,0xf00000ff)
#define SET_RX_RSSI_1ST_FLG(_VAL_)                                        SET_REG(ADR_LL_RX_RSSI_INFO,_VAL_,30,0xbfffffff)
#define SET_RX_ACC_TIME_1ST_FLG(_VAL_)                                    SET_REG(ADR_LL_RX_RSSI_INFO,_VAL_,31,0x7fffffff)
#define SET_PHY_RX_ENA(_VAL_)                                             SET_REG(ADR_RF_PHY_EN,_VAL_,0,0xfffffffe)
#define SET_RF_RX_ENA(_VAL_)                                              SET_REG(ADR_RF_PHY_EN,_VAL_,4,0xffffffef)
#define SET_PHY_TX_ENA(_VAL_)                                             SET_REG(ADR_TXQ_PHY_EN,_VAL_,0,0xfffffffe)
#define SET_RF_TX_ENA(_VAL_)                                              SET_REG(ADR_TXQ_PHY_EN,_VAL_,4,0xffffffef)
#define SET_RF_PHY_AUTO_DISA(_VAL_)                                       SET_REG(ADR_RF_PHY_AUTO_DISA_EN,_VAL_,0,0xfffffffe)
#define SET_MANUAL_TX_RING_ACKED_NOTIFY(_VAL_)                            SET_REG(ADR_OTHER_MANUAL_SET,_VAL_,0,0xfffffffe)
#define SET_PRESCALER_LLTIMER(_VAL_)                                      SET_REG(ADR_LL_PRESCALER_USTIMER,_VAL_,0,0xfffffe00)
#define SET_TX_PDU_LEN(_VAL_)                                             SET_REG(ADR_LL_DBG_INFO,_VAL_,0,0xffffff00)
#define SET_RX_PAYLOAD_LEN(_VAL_)                                         SET_REG(ADR_LL_DBG_INFO,_VAL_,8,0xffff00ff)
#define SET_LL_AHB1_REQ_SEL(_VAL_)                                        SET_REG(ADR_LL_AHB_SET,_VAL_,0,0xfffffffc)
#define SET_LL_AHB2_REQ_SEL(_VAL_)                                        SET_REG(ADR_LL_AHB_SET,_VAL_,4,0xffffffcf)
#define SET_LL_AHB3_REQ_SEL(_VAL_)                                        SET_REG(ADR_LL_AHB_SET,_VAL_,8,0xfffffcff)
#define SET_LL_AHB4_REQ_SEL(_VAL_)                                        SET_REG(ADR_LL_AHB_SET,_VAL_,12,0xffffcfff)
#define SET_LL_CLK_ASYNC_EN(_VAL_)                                        SET_REG(ADR_LL_CLK_CFG,_VAL_,0,0xfffffffe)
#define SET_DMA_INCR4(_VAL_)                                              SET_REG(ADR_LL_DMA_INCR4_CFG,_VAL_,0,0xfffffffe)
#define SET_PHY_RX_END_MANUAL_SET(_VAL_)                                  SET_REG(ADR_LL_SPARE_REG,_VAL_,4,0xffffffef)
#define SET_BLE_LL_CTRL_SW_RST(_VAL_)                                     SET_REG(ADR_BLE_LL_SW_RST,_VAL_,0,0xfffffffe)
#define SET_BLE_LL_REG_SW_RST(_VAL_)                                      SET_REG(ADR_BLE_LL_SW_RST,_VAL_,1,0xfffffffd)
#define SET_TX_RING_DUMY2_POLICY_SIG0_SEL(_VAL_)                          SET_REG(ADR_TX_RING_DUMY2_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_TX_RING_DUMY2_POLICY_SIG1_SEL(_VAL_)                          SET_REG(ADR_TX_RING_DUMY2_POLICY_0,_VAL_,6,0xfffff03f)
#define SET_TX_RING_DUMY2_POLICY_SIG2_SEL(_VAL_)                          SET_REG(ADR_TX_RING_DUMY2_POLICY_0,_VAL_,12,0xfffc0fff)
#define SET_TX_RING_DUMY2_POLICY_SIG3_SEL(_VAL_)                          SET_REG(ADR_TX_RING_DUMY2_POLICY_0,_VAL_,18,0xff03ffff)
#define SET_TX_RING_DUMY2_POLICY_MANUAL_VALUE(_VAL_)                      SET_REG(ADR_TX_RING_DUMY2_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_TX_RING_DUMY2_POLICY_MANUAL_EN(_VAL_)                         SET_REG(ADR_TX_RING_DUMY2_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_TX_RING_DUMY2_POLICY_W1C(_VAL_)                               SET_REG(ADR_TX_RING_DUMY2_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_TX_RING_DUMY2_POLICY_W1S(_VAL_)                               SET_REG(ADR_TX_RING_DUMY2_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_TX_RING_DUMY2_POLICY(_VAL_)                                   SET_REG(ADR_TX_RING_DUMY2_POLICY_2,_VAL_,0,0x00000000)
#define SET_AEM_DUMY2_POLICY_SIG0_SEL(_VAL_)                              SET_REG(ADR_AEM_DUMY2_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_AEM_DUMY2_POLICY_SIG1_SEL(_VAL_)                              SET_REG(ADR_AEM_DUMY2_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_AEM_DUMY2_POLICY_SIG2_SEL(_VAL_)                              SET_REG(ADR_AEM_DUMY2_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_AEM_DUMY2_POLICY_SIG3_SEL(_VAL_)                              SET_REG(ADR_AEM_DUMY2_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_AEM_DUMY2_POLICY_MANUAL_VALUE(_VAL_)                          SET_REG(ADR_AEM_DUMY2_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_AEM_DUMY2_POLICY_MANUAL_EN(_VAL_)                             SET_REG(ADR_AEM_DUMY2_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_AEM_DUMY2_POLICY_W1C(_VAL_)                                   SET_REG(ADR_AEM_DUMY2_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_AEM_DUMY2_POLICY_W1S(_VAL_)                                   SET_REG(ADR_AEM_DUMY2_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_AEM_DUMY2_POLICY(_VAL_)                                       SET_REG(ADR_AEM_DUMY2_POLICY_2,_VAL_,0,0x00000000)
#define SET_TX_EXT_BUF_DBG_ADDR(_VAL_)                                    SET_REG(ADR_TX_EXT_BUF_DEBUG_0,_VAL_,0,0xffffff00)
#define SET_TX_EXT_BUF_DBG_EN(_VAL_)                                      SET_REG(ADR_TX_EXT_BUF_DEBUG_0,_VAL_,8,0xfffffeff)
#define SET_TX_EXT_BUF_DBG_RDATA(_VAL_)                                   SET_REG(ADR_TX_EXT_BUF_DEBUG_1,_VAL_,0,0x00000000)
#define SET_RX_EXT_BUF_DBG_ADDR(_VAL_)                                    SET_REG(ADR_RX_EXT_BUF_DEBUG_0,_VAL_,0,0xffffff00)
#define SET_RX_EXT_BUF_DBG_EN(_VAL_)                                      SET_REG(ADR_RX_EXT_BUF_DEBUG_0,_VAL_,8,0xfffffeff)
#define SET_RX_EXT_BUF_DBG_RDATA(_VAL_)                                   SET_REG(ADR_RX_EXT_BUF_DEBUG_1,_VAL_,0,0x00000000)
#define SET_LL_RX_RAW_MODE(_VAL_)                                         SET_REG(ADR_LL_RX_PDU_RAW_MODE,_VAL_,0,0xfffffffe)
#define SET_LL_RX_RAW_MODE_PDU_LENG(_VAL_)                                SET_REG(ADR_LL_RX_PDU_RAW_MODE,_VAL_,8,0xffff00ff)
#define SET_LL_RX_CRC_BIT_CORRECT_EN(_VAL_)                               SET_REG(ADR_LL_DISASSEMBLE_SET0,_VAL_,0,0xfffffffe)
#define SET_LL_PDU_DISA_FILTER_POLICY_ADV(_VAL_)                          SET_REG(ADR_LL_DISASSEMBLE_POLICY0,_VAL_,0,0xffffc000)
#define SET_LL_PDU_DISA_FILTER_POLICY_SCAN(_VAL_)                         SET_REG(ADR_LL_DISASSEMBLE_POLICY0,_VAL_,16,0xc000ffff)
#define SET_LL_PDU_DISA_FILTER_POLICY_INIT(_VAL_)                         SET_REG(ADR_LL_DISASSEMBLE_POLICY1,_VAL_,0,0xffffc000)
#define SET_CFG_INTERPRET_HDR(_VAL_)                                      SET_REG(ADR_LL_RX_INTERPRET_SET0,_VAL_,0,0xfffffffe)
#define SET_CFG_INTERPRET_PAYLOAD(_VAL_)                                  SET_REG(ADR_LL_RX_INTERPRET_SET0,_VAL_,1,0xfffffffd)
#define SET_CFG_INTERPRET_LOG(_VAL_)                                      SET_REG(ADR_LL_RX_INTERPRET_SET0,_VAL_,2,0xfffffffb)
#define SET_CFG_INTERPRET_NOTIFY(_VAL_)                                   SET_REG(ADR_LL_RX_INTERPRET_SET0,_VAL_,3,0xfffffff7)
#define SET_LL_PDU_TYPE_COMPOSE_EN(_VAL_)                                 SET_REG(ADR_LL_RX_PDU_COMPOSE,_VAL_,0,0xfffffffe)
#define SET_LL_PDU_TYPE_CONSTANT_EN(_VAL_)                                SET_REG(ADR_LL_RX_PDU_COMPOSE,_VAL_,4,0xffffffef)
#define SET_LL_PDU_TYPE_CONSTANT_VALUE(_VAL_)                             SET_REG(ADR_LL_RX_PDU_COMPOSE,_VAL_,16,0xf000ffff)
#define SET_LL_RX_PDU_LOG_EN(_VAL_)                                       SET_REG(ADR_LL_LOG_SET0,_VAL_,0,0xffffff80)
#define SET_LL_RX_HASH_VALID(_VAL_)                                       SET_REG(ADR_LL_HASH_SET_0,_VAL_,0,0xffffff00)
#define SET_LL_RX_HASH_KEY_MASK_DAT_CH(_VAL_)                             SET_REG(ADR_LL_HASH_KEY_MASK,_VAL_,0,0xffffff00)
#define SET_LL_RX_HASH_KEY_MASK_ADV_CH(_VAL_)                             SET_REG(ADR_LL_HASH_KEY_MASK,_VAL_,16,0xff00ffff)
#define SET_LL_RX_HASH_ENTRY0_KEY(_VAL_)                                  SET_REG(ADR_LL_HASH_KEY0,_VAL_,0,0xffff0000)
#define SET_LL_RX_HASH_ENTRY0_ACTION(_VAL_)                               SET_REG(ADR_LL_HASH_KEY0,_VAL_,16,0xff00ffff)
#define SET_LL_RX_HASH_ENTRY1_KEY(_VAL_)                                  SET_REG(ADR_LL_HASH_KEY1,_VAL_,0,0xffff0000)
#define SET_LL_RX_HASH_ENTRY1_ACTION(_VAL_)                               SET_REG(ADR_LL_HASH_KEY1,_VAL_,16,0xff00ffff)
#define SET_LL_RX_HASH_ENTRY2_KEY(_VAL_)                                  SET_REG(ADR_LL_HASH_KEY2,_VAL_,0,0xffff0000)
#define SET_LL_RX_HASH_ENTRY2_ACTION(_VAL_)                               SET_REG(ADR_LL_HASH_KEY2,_VAL_,16,0xff00ffff)
#define SET_LL_RX_HASH_ENTRY3_KEY(_VAL_)                                  SET_REG(ADR_LL_HASH_KEY3,_VAL_,0,0xffff0000)
#define SET_LL_RX_HASH_ENTRY3_ACTION(_VAL_)                               SET_REG(ADR_LL_HASH_KEY3,_VAL_,16,0xff00ffff)
#define SET_LL_RX_HASH_ENTRY4_KEY(_VAL_)                                  SET_REG(ADR_LL_HASH_KEY4,_VAL_,0,0xffff0000)
#define SET_LL_RX_HASH_ENTRY4_ACTION(_VAL_)                               SET_REG(ADR_LL_HASH_KEY4,_VAL_,16,0xff00ffff)
#define SET_LL_RX_HASH_ENTRY5_KEY(_VAL_)                                  SET_REG(ADR_LL_HASH_KEY5,_VAL_,0,0xffff0000)
#define SET_LL_RX_HASH_ENTRY5_ACTION(_VAL_)                               SET_REG(ADR_LL_HASH_KEY5,_VAL_,16,0xff00ffff)
#define SET_LL_RX_HASH_ENTRY6_KEY(_VAL_)                                  SET_REG(ADR_LL_HASH_KEY6,_VAL_,0,0xffff0000)
#define SET_LL_RX_HASH_ENTRY6_ACTION(_VAL_)                               SET_REG(ADR_LL_HASH_KEY6,_VAL_,16,0xff00ffff)
#define SET_LL_RX_HASH_ENTRY7_KEY(_VAL_)                                  SET_REG(ADR_LL_HASH_KEY7,_VAL_,0,0xffff0000)
#define SET_LL_RX_HASH_ENTRY7_ACTION(_VAL_)                               SET_REG(ADR_LL_HASH_KEY7,_VAL_,16,0xff00ffff)
#define SET_ACCUM_TX_NO_ACK_CNT_EN(_VAL_)                                 SET_REG(ADR_ACCUM_TX_NO_ACK_CNT,_VAL_,0,0xfffffffe)
#define SET_TX_NO_ACK_CNT_AUTO_CLR_EN(_VAL_)                              SET_REG(ADR_ACCUM_TX_NO_ACK_CNT,_VAL_,4,0xffffffef)
#define SET_ACCUM_TX_NO_ACK_CNT_INIT_VALUE(_VAL_)                         SET_REG(ADR_ACCUM_TX_NO_ACK_CNT,_VAL_,8,0xffff00ff)
#define SET_AEM_TX_NO_ACK_CNT_MINUEND(_VAL_)                              SET_REG(ADR_AEM_TX_NO_ACK_CON,_VAL_,0,0xffffff00)
#define SET_AEM_TX_NO_ACK_CNT_SUB_BIT_MASK(_VAL_)                         SET_REG(ADR_AEM_TX_NO_ACK_CON,_VAL_,8,0xffff00ff)
#define SET_AEM_TX_NO_ACK_CNT_LESS(_VAL_)                                 SET_REG(ADR_AEM_TX_NO_ACK_CON,_VAL_,16,0xfffeffff)
#define SET_AEM_TX_NO_ACK_CNT_EQUAL(_VAL_)                                SET_REG(ADR_AEM_TX_NO_ACK_CON,_VAL_,17,0xfffdffff)
#define SET_AEM_TX_NO_ACK_CNT_LARGE(_VAL_)                                SET_REG(ADR_AEM_TX_NO_ACK_CON,_VAL_,18,0xfffbffff)
#define SET_ACCUM_RX_CRC_ERROR_CNT_EN(_VAL_)                              SET_REG(ADR_ACCUM_RX_CRC_ERROR_CNT,_VAL_,0,0xfffffffe)
#define SET_RX_CRC_ERROR_CNT_AUTO_CLR_EN(_VAL_)                           SET_REG(ADR_ACCUM_RX_CRC_ERROR_CNT,_VAL_,4,0xffffffef)
#define SET_ACCUM_RX_CRC_ERROR_CNT_INIT_VALUE(_VAL_)                      SET_REG(ADR_ACCUM_RX_CRC_ERROR_CNT,_VAL_,8,0xffff00ff)
#define SET_AEM_RX_CRC_ERROR_CNT_MINUEND(_VAL_)                           SET_REG(ADR_AEM_RX_CRC_ERR_CON,_VAL_,0,0xffffff00)
#define SET_AEM_RX_CRC_ERROR_CNT_SUB_BIT_MASK(_VAL_)                      SET_REG(ADR_AEM_RX_CRC_ERR_CON,_VAL_,8,0xffff00ff)
#define SET_AEM_RX_CRC_ERROR_CNT_LESS(_VAL_)                              SET_REG(ADR_AEM_RX_CRC_ERR_CON,_VAL_,16,0xfffeffff)
#define SET_AEM_RX_CRC_ERROR_CNT_EQUAL(_VAL_)                             SET_REG(ADR_AEM_RX_CRC_ERR_CON,_VAL_,17,0xfffdffff)
#define SET_AEM_RX_CRC_ERROR_CNT_LARGE(_VAL_)                             SET_REG(ADR_AEM_RX_CRC_ERR_CON,_VAL_,18,0xfffbffff)
#define SET_RX_PDU_VALID_POLICY_SIG0_SEL(_VAL_)                           SET_REG(ADR_RX_PDU_VALID_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_RX_PDU_VALID_POLICY_SIG1_SEL(_VAL_)                           SET_REG(ADR_RX_PDU_VALID_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_RX_PDU_VALID_POLICY_SIG2_SEL(_VAL_)                           SET_REG(ADR_RX_PDU_VALID_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_RX_PDU_VALID_POLICY_SIG3_SEL(_VAL_)                           SET_REG(ADR_RX_PDU_VALID_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_RX_PDU_VALID_POLICY_MANUAL_VALUE(_VAL_)                       SET_REG(ADR_RX_PDU_VALID_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_RX_PDU_VALID_POLICY_MANUAL_EN(_VAL_)                          SET_REG(ADR_RX_PDU_VALID_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_RX_PDU_VALID_POLICY_W1C(_VAL_)                                SET_REG(ADR_RX_PDU_VALID_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_RX_PDU_VALID_POLICY_W1S(_VAL_)                                SET_REG(ADR_RX_PDU_VALID_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_RX_PDU_VALID_POLICY(_VAL_)                                    SET_REG(ADR_RX_PDU_VALID_POLICY_2,_VAL_,0,0x00000000)
#define SET_XPDU_IRQ_POLICY_SIG0_SEL(_VAL_)                               SET_REG(ADR_XPDU_IRQ_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_XPDU_IRQ_POLICY_SIG1_SEL(_VAL_)                               SET_REG(ADR_XPDU_IRQ_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_XPDU_IRQ_POLICY_SIG2_SEL(_VAL_)                               SET_REG(ADR_XPDU_IRQ_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_XPDU_IRQ_POLICY_SIG3_SEL(_VAL_)                               SET_REG(ADR_XPDU_IRQ_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_XPDU_IRQ_POLICY_MANUAL_VALUE(_VAL_)                           SET_REG(ADR_XPDU_IRQ_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_XPDU_IRQ_POLICY_MANUAL_EN(_VAL_)                              SET_REG(ADR_XPDU_IRQ_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_XPDU_IRQ_POLICY_W1C(_VAL_)                                    SET_REG(ADR_XPDU_IRQ_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_XPDU_IRQ_POLICY_W1S(_VAL_)                                    SET_REG(ADR_XPDU_IRQ_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_XPDU_IRQ_POLICY(_VAL_)                                        SET_REG(ADR_XPDU_IRQ_POLICY_2,_VAL_,0,0x00000000)
#define SET_DUMY_POLICY_SIG0_SEL(_VAL_)                                   SET_REG(ADR_DUMY_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_DUMY_POLICY_SIG1_SEL(_VAL_)                                   SET_REG(ADR_DUMY_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_DUMY_POLICY_SIG2_SEL(_VAL_)                                   SET_REG(ADR_DUMY_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_DUMY_POLICY_SIG3_SEL(_VAL_)                                   SET_REG(ADR_DUMY_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_DUMY_POLICY_MANUAL_VALUE(_VAL_)                               SET_REG(ADR_DUMY_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_DUMY_POLICY_MANUAL_EN(_VAL_)                                  SET_REG(ADR_DUMY_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_DUMY_POLICY_W1C(_VAL_)                                        SET_REG(ADR_DUMY_IRQ_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_DUMY_POLICY_W1S(_VAL_)                                        SET_REG(ADR_DUMY_IRQ_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_DUMY_POLICY(_VAL_)                                            SET_REG(ADR_DUMY_IRQ_POLICY_2,_VAL_,0,0x00000000)
#define SET_NEW_DATA_MANUAL_INVALID(_VAL_)                                SET_REG(ADR_NEW_DATA_INFO,_VAL_,0,0xfffffffe)
#define SET_NEW_DATA_MANUAL_SET(_VAL_)                                    SET_REG(ADR_NEW_DATA_INFO,_VAL_,1,0xfffffffd)
#define SET_NEW_DATA_MANUAL_OVERWRITE(_VAL_)                              SET_REG(ADR_NEW_DATA_INFO,_VAL_,2,0xfffffffb)
#define SET_NEW_DATA_MANUAL_VALID(_VAL_)                                  SET_REG(ADR_NEW_DATA_INFO,_VAL_,4,0xffffffef)
#define SET_NEW_DATA_MANUAL_VALUE(_VAL_)                                  SET_REG(ADR_NEW_DATA_INFO,_VAL_,8,0xfffffeff)
#define SET_NEW_DATA_INFO_VALID(_VAL_)                                    SET_REG(ADR_NEW_DATA_INFO,_VAL_,16,0xfffeffff)
#define SET_NEW_DATA_INFO_VALUE(_VAL_)                                    SET_REG(ADR_NEW_DATA_INFO,_VAL_,24,0xfeffffff)
#define SET_TX_ADDR_FILTER_DECISION_MANUAL_INVALID(_VAL_)                 SET_REG(ADR_TX_ADDR_FILT_DECISION_INFO,_VAL_,0,0xfffffffe)
#define SET_TX_ADDR_FILTER_DECISION_MANUAL_SET(_VAL_)                     SET_REG(ADR_TX_ADDR_FILT_DECISION_INFO,_VAL_,1,0xfffffffd)
#define SET_TX_ADDR_FILTER_DECISION_MANUAL_OVERWRITE(_VAL_)               SET_REG(ADR_TX_ADDR_FILT_DECISION_INFO,_VAL_,2,0xfffffffb)
#define SET_TX_ADDR_FILTER_DECISION_MANUAL_VALID(_VAL_)                   SET_REG(ADR_TX_ADDR_FILT_DECISION_INFO,_VAL_,4,0xffffffef)
#define SET_TX_ADDR_FILTER_DECISION_MANUAL_VALUE(_VAL_)                   SET_REG(ADR_TX_ADDR_FILT_DECISION_INFO,_VAL_,8,0xfffffeff)
#define SET_TX_ADDR_FILTER_DECISION_INFO_VALID(_VAL_)                     SET_REG(ADR_TX_ADDR_FILT_DECISION_INFO,_VAL_,16,0xfffeffff)
#define SET_TX_ADDR_FILTER_DECISION_INFO_VALUE(_VAL_)                     SET_REG(ADR_TX_ADDR_FILT_DECISION_INFO,_VAL_,24,0xfeffffff)
#define SET_RX_ADDR_FILTER_DECISION_MANUAL_INVALID(_VAL_)                 SET_REG(ADR_RX_ADDR_FILT_DECISION_INFO,_VAL_,0,0xfffffffe)
#define SET_RX_ADDR_FILTER_DECISION_MANUAL_SET(_VAL_)                     SET_REG(ADR_RX_ADDR_FILT_DECISION_INFO,_VAL_,1,0xfffffffd)
#define SET_RX_ADDR_FILTER_DECISION_MANUAL_OVERWRITE(_VAL_)               SET_REG(ADR_RX_ADDR_FILT_DECISION_INFO,_VAL_,2,0xfffffffb)
#define SET_RX_ADDR_FILTER_DECISION_MANUAL_VALID(_VAL_)                   SET_REG(ADR_RX_ADDR_FILT_DECISION_INFO,_VAL_,4,0xffffffef)
#define SET_RX_ADDR_FILTER_DECISION_MANUAL_VALUE(_VAL_)                   SET_REG(ADR_RX_ADDR_FILT_DECISION_INFO,_VAL_,8,0xfffffeff)
#define SET_RX_ADDR_FILTER_DECISION_INFO_VALID(_VAL_)                     SET_REG(ADR_RX_ADDR_FILT_DECISION_INFO,_VAL_,16,0xfffeffff)
#define SET_RX_ADDR_FILTER_DECISION_INFO_VALUE(_VAL_)                     SET_REG(ADR_RX_ADDR_FILT_DECISION_INFO,_VAL_,24,0xfeffffff)
#define SET_AS_ACK_ADV_MANUAL_INVALID(_VAL_)                              SET_REG(ADR_AS_ACK_ADV_INFO,_VAL_,0,0xfffffffe)
#define SET_AS_ACK_ADV_MANUAL_SET(_VAL_)                                  SET_REG(ADR_AS_ACK_ADV_INFO,_VAL_,1,0xfffffffd)
#define SET_AS_ACK_ADV_MANUAL_OVERWRITE(_VAL_)                            SET_REG(ADR_AS_ACK_ADV_INFO,_VAL_,2,0xfffffffb)
#define SET_AS_ACK_ADV_MANUAL_VALID(_VAL_)                                SET_REG(ADR_AS_ACK_ADV_INFO,_VAL_,4,0xffffffef)
#define SET_AS_ACK_ADV_MANUAL_VALUE(_VAL_)                                SET_REG(ADR_AS_ACK_ADV_INFO,_VAL_,8,0xfffffeff)
#define SET_AS_ACK_ADV_INFO_VALID(_VAL_)                                  SET_REG(ADR_AS_ACK_ADV_INFO,_VAL_,16,0xfffeffff)
#define SET_AS_ACK_ADV_INFO_VALUE(_VAL_)                                  SET_REG(ADR_AS_ACK_ADV_INFO,_VAL_,24,0xfeffffff)
#define SET_AS_ACK_DATA_MANUAL_INVALID(_VAL_)                             SET_REG(ADR_AS_ACK_DATA_INFO,_VAL_,0,0xfffffffe)
#define SET_AS_ACK_DATA_MANUAL_SET(_VAL_)                                 SET_REG(ADR_AS_ACK_DATA_INFO,_VAL_,1,0xfffffffd)
#define SET_AS_ACK_DATA_MANUAL_OVERWRITE(_VAL_)                           SET_REG(ADR_AS_ACK_DATA_INFO,_VAL_,2,0xfffffffb)
#define SET_AS_ACK_DATA_MANUAL_VALID(_VAL_)                               SET_REG(ADR_AS_ACK_DATA_INFO,_VAL_,4,0xffffffef)
#define SET_AS_ACK_DATA_MANUAL_VALUE(_VAL_)                               SET_REG(ADR_AS_ACK_DATA_INFO,_VAL_,8,0xfffffeff)
#define SET_AS_ACK_DATA_INFO_VALID(_VAL_)                                 SET_REG(ADR_AS_ACK_DATA_INFO,_VAL_,16,0xfffeffff)
#define SET_AS_ACK_DATA_INFO_VALUE(_VAL_)                                 SET_REG(ADR_AS_ACK_DATA_INFO,_VAL_,24,0xfeffffff)
#define SET_NON_NULL_MANUAL_INVALID(_VAL_)                                SET_REG(ADR_NON_NULL_INFO,_VAL_,0,0xfffffffe)
#define SET_NON_NULL_MANUAL_SET(_VAL_)                                    SET_REG(ADR_NON_NULL_INFO,_VAL_,1,0xfffffffd)
#define SET_NON_NULL_MANUAL_OVERWRITE(_VAL_)                              SET_REG(ADR_NON_NULL_INFO,_VAL_,2,0xfffffffb)
#define SET_NON_NULL_MANUAL_VALID(_VAL_)                                  SET_REG(ADR_NON_NULL_INFO,_VAL_,4,0xffffffef)
#define SET_NON_NULL_MANUAL_VALUE(_VAL_)                                  SET_REG(ADR_NON_NULL_INFO,_VAL_,8,0xfffffeff)
#define SET_NON_NULL_INFO_VALID(_VAL_)                                    SET_REG(ADR_NON_NULL_INFO,_VAL_,16,0xfffeffff)
#define SET_NON_NULL_INFO_VALUE(_VAL_)                                    SET_REG(ADR_NON_NULL_INFO,_VAL_,24,0xfeffffff)
#define SET_TX_ADDR_FILTER_HIT_MANUAL_INVALID(_VAL_)                      SET_REG(ADR_TX_ADDR_FILTER_HIT_INFO,_VAL_,0,0xfffffffe)
#define SET_TX_ADDR_FILTER_HIT_MANUAL_SET(_VAL_)                          SET_REG(ADR_TX_ADDR_FILTER_HIT_INFO,_VAL_,1,0xfffffffd)
#define SET_TX_ADDR_FILTER_HIT_MANUAL_OVERWRITE(_VAL_)                    SET_REG(ADR_TX_ADDR_FILTER_HIT_INFO,_VAL_,2,0xfffffffb)
#define SET_TX_ADDR_FILTER_HIT_MANUAL_VALID(_VAL_)                        SET_REG(ADR_TX_ADDR_FILTER_HIT_INFO,_VAL_,4,0xffffffef)
#define SET_TX_ADDR_FILTER_HIT_MANUAL_VALUE(_VAL_)                        SET_REG(ADR_TX_ADDR_FILTER_HIT_INFO,_VAL_,8,0xfffffeff)
#define SET_TX_ADDR_FILTER_HIT_INFO_VALID(_VAL_)                          SET_REG(ADR_TX_ADDR_FILTER_HIT_INFO,_VAL_,16,0xfffeffff)
#define SET_TX_ADDR_FILTER_HIT_INFO_VALUE(_VAL_)                          SET_REG(ADR_TX_ADDR_FILTER_HIT_INFO,_VAL_,24,0xfeffffff)
#define SET_RX_ADDR_FILTER_HIT_MANUAL_INVALID(_VAL_)                      SET_REG(ADR_RX_ADDR_FILTER_HIT_INFO,_VAL_,0,0xfffffffe)
#define SET_RX_ADDR_FILTER_HIT_MANUAL_SET(_VAL_)                          SET_REG(ADR_RX_ADDR_FILTER_HIT_INFO,_VAL_,1,0xfffffffd)
#define SET_RX_ADDR_FILTER_HIT_MANUAL_OVERWRITE(_VAL_)                    SET_REG(ADR_RX_ADDR_FILTER_HIT_INFO,_VAL_,2,0xfffffffb)
#define SET_RX_ADDR_FILTER_HIT_MANUAL_VALID(_VAL_)                        SET_REG(ADR_RX_ADDR_FILTER_HIT_INFO,_VAL_,4,0xffffffef)
#define SET_RX_ADDR_FILTER_HIT_MANUAL_VALUE(_VAL_)                        SET_REG(ADR_RX_ADDR_FILTER_HIT_INFO,_VAL_,8,0xfffffeff)
#define SET_RX_ADDR_FILTER_HIT_INFO_VALID(_VAL_)                          SET_REG(ADR_RX_ADDR_FILTER_HIT_INFO,_VAL_,16,0xfffeffff)
#define SET_RX_ADDR_FILTER_HIT_INFO_VALUE(_VAL_)                          SET_REG(ADR_RX_ADDR_FILTER_HIT_INFO,_VAL_,24,0xfeffffff)
#define SET_TX_ADDR_FILTER_RESULT_MANUAL_INVALID(_VAL_)                   SET_REG(ADR_TX_ADDR_FILTER_RESULT_INFO,_VAL_,0,0xfffffffe)
#define SET_TX_ADDR_FILTER_RESULT_MANUAL_SET(_VAL_)                       SET_REG(ADR_TX_ADDR_FILTER_RESULT_INFO,_VAL_,1,0xfffffffd)
#define SET_TX_ADDR_FILTER_RESULT_MANUAL_OVERWRITE(_VAL_)                 SET_REG(ADR_TX_ADDR_FILTER_RESULT_INFO,_VAL_,2,0xfffffffb)
#define SET_TX_ADDR_FILTER_RESULT_MANUAL_VALID(_VAL_)                     SET_REG(ADR_TX_ADDR_FILTER_RESULT_INFO,_VAL_,4,0xffffffef)
#define SET_TX_ADDR_FILTER_RESULT_MANUAL_VALUE(_VAL_)                     SET_REG(ADR_TX_ADDR_FILTER_RESULT_INFO,_VAL_,8,0xffff00ff)
#define SET_TX_ADDR_FILTER_RESULT_INFO_VALID(_VAL_)                       SET_REG(ADR_TX_ADDR_FILTER_RESULT_INFO,_VAL_,16,0xfffeffff)
#define SET_TX_ADDR_FILTER_RESULT_INFO_VALUE(_VAL_)                       SET_REG(ADR_TX_ADDR_FILTER_RESULT_INFO,_VAL_,24,0x00ffffff)
#define SET_ADDR_TYPE_PEER_MANUAL_INVALID(_VAL_)                          SET_REG(ADR_ADDR_TYPE_PEER_INFO_1,_VAL_,0,0xfffffffe)
#define SET_ADDR_TYPE_PEER_MANUAL_SET(_VAL_)                              SET_REG(ADR_ADDR_TYPE_PEER_INFO_1,_VAL_,1,0xfffffffd)
#define SET_ADDR_TYPE_PEER_MANUAL_OVERWRITE(_VAL_)                        SET_REG(ADR_ADDR_TYPE_PEER_INFO_1,_VAL_,2,0xfffffffb)
#define SET_ADDR_TYPE_PEER_MANUAL_VALID(_VAL_)                            SET_REG(ADR_ADDR_TYPE_PEER_INFO_1,_VAL_,4,0xffffffef)
#define SET_ADDR_TYPE_PEER_INFO_VALID(_VAL_)                              SET_REG(ADR_ADDR_TYPE_PEER_INFO_1,_VAL_,16,0xfffeffff)
#define SET_ADDR_TYPE_PEER_MANUAL_VALUE_31_0(_VAL_)                       SET_REG(ADR_ADDR_TYPE_PEER_INFO_2_0,_VAL_,0,0x00000000)
#define SET_ADDR_TYPE_PEER_MANUAL_VALUE_48_32(_VAL_)                      SET_REG(ADR_ADDR_TYPE_PEER_INFO_2_1,_VAL_,0,0xfffe0000)
#define SET_ADDR_TYPE_PEER_INFO_VALUE_31_0(_VAL_)                         SET_REG(ADR_ADDR_TYPE_PEER_INFO_3_0,_VAL_,0,0x00000000)
#define SET_ADDR_TYPE_PEER_INFO_VALUE_48_32(_VAL_)                        SET_REG(ADR_ADDR_TYPE_PEER_INFO_3_1,_VAL_,0,0xfffe0000)
#define SET_DISASSEMBLER_POLICY_SRC_BUS_31_0(_VAL_)                       SET_REG(ADR_DISASSEBLER_POLICY_SRC_SRC_0,_VAL_,0,0x00000000)
#define SET_DISASSEMBLER_POLICY_SRC_BUS_63_32(_VAL_)                      SET_REG(ADR_DISASSEBLER_POLICY_SRC_SRC_1,_VAL_,0,0x00000000)
#define SET_RX_CRC_INFO(_VAL_)                                            SET_REG(ADR_RX_CRC_STATUS_0,_VAL_,0,0xff000000)
#define SET_RX_CRC_OK(_VAL_)                                              SET_REG(ADR_RX_CRC_STATUS_1,_VAL_,0,0xfffffffe)
#define SET_RX_CRC_ERR_BF(_VAL_)                                          SET_REG(ADR_RX_CRC_STATUS_1,_VAL_,4,0xffffffef)
#define SET_RX_CRC_ERR_BN(_VAL_)                                          SET_REG(ADR_RX_CRC_STATUS_1,_VAL_,8,0xfff000ff)
#define SET_RX_PWR(_VAL_)                                                 SET_REG(ADR_RX_PWR_STATUS,_VAL_,0,0xffffff00)
#define SET_RX_BUF_LOAD_MANUAL_EN(_VAL_)                                  SET_REG(ADR_RX_BUF_MANUAL_MODE,_VAL_,0,0xfffffffe)
#define SET_RX_HASH_NO_HIT(_VAL_)                                         SET_REG(ADR_RX_INFO,_VAL_,0,0xfffffffe)
#define SET_RX_HASH_HIT_NUM(_VAL_)                                        SET_REG(ADR_RX_INFO,_VAL_,4,0xffffff0f)
#define SET_TX_NO_ACK_CNT(_VAL_)                                          SET_REG(ADR_ACCUM_INFO,_VAL_,0,0xffffff00)
#define SET_RX_CRC_ERROR_CNT(_VAL_)                                       SET_REG(ADR_ACCUM_INFO,_VAL_,8,0xffff00ff)
#define SET_RX_LONG_PDU_LEN_EXCEED(_VAL_)                                 SET_REG(ADR_RX_LONG_PDU_EXCEED,_VAL_,0,0xfffffffe)
#define SET_RX_RING_DESC_BASE_ADDR(_VAL_)                                 SET_REG(ADR_CSR_RX_RING_CTRL_0,_VAL_,0,0x00000000)
#define SET_RX_RING_ENTRY_BASE_ADDR(_VAL_)                                SET_REG(ADR_CSR_RX_RING_CTRL_1,_VAL_,0,0x00000000)
#define SET_RX_RING_RD_VPTR(_VAL_)                                        SET_REG(ADR_CSR_RX_RING_CTRL_2,_VAL_,0,0xffffff00)
#define SET_RX_RING_WR_VPTR(_VAL_)                                        SET_REG(ADR_CSR_RX_RING_CTRL_2,_VAL_,8,0xffff00ff)
#define SET_RX_RING_SIZE(_VAL_)                                           SET_REG(ADR_CSR_RX_RING_CTRL_3,_VAL_,0,0xffffff00)
#define SET_RX_LONG_PDU_BUF_ADDR(_VAL_)                                   SET_REG(ADR_RX_RING_LONG_PDU_BUF_ADDR,_VAL_,0,0x00000000)
#define SET_RX_LONG_PDU_MAX_LEN(_VAL_)                                    SET_REG(ADR_RX_RING_LONG_PDU_MAX_LEN,_VAL_,0,0xffffff00)
#define SET_RX_RING_RX_DMA_SRC(_VAL_)                                     SET_REG(ADR_CSR_RX_RING_CTRL_4,_VAL_,0,0x00000000)
#define SET_RXQ_DMA_BADR_EN(_VAL_)                                        SET_REG(ADR_CSR_RX_RING_TXQ_DMA,_VAL_,0,0xfffffffe)
#define SET_RXQ_DMA_DST_INC(_VAL_)                                        SET_REG(ADR_CSR_RX_RING_TXQ_DMA,_VAL_,1,0xfffffffd)
#define SET_RXQ_DMA_SRC_INC(_VAL_)                                        SET_REG(ADR_CSR_RX_RING_TXQ_DMA,_VAL_,2,0xfffffffb)
#define SET_RXQ_DMA_DST_SIZE(_VAL_)                                       SET_REG(ADR_CSR_RX_RING_TXQ_DMA,_VAL_,3,0xffffffc7)
#define SET_RXQ_DMA_SRC_SIZE(_VAL_)                                       SET_REG(ADR_CSR_RX_RING_TXQ_DMA,_VAL_,6,0xfffffe3f)
#define SET_RX_RING_FULL_MASKINT(_VAL_)                                   SET_REG(ADR_CSR_RX_RING_INT,_VAL_,0,0xfffffffe)
#define SET_RX_RING_FULL_CLRINT(_VAL_)                                    SET_REG(ADR_CSR_RX_RING_INT,_VAL_,1,0xfffffffd)
#define SET_RX_RING_STORE_END_MASKINT(_VAL_)                              SET_REG(ADR_CSR_RX_RING_INT,_VAL_,2,0xfffffffb)
#define SET_RX_RING_STORE_END_CLRINT(_VAL_)                               SET_REG(ADR_CSR_RX_RING_INT,_VAL_,3,0xfffffff7)
#define SET_LL_RX_RING_STORE_END_INT(_VAL_)                               SET_REG(ADR_INT_RX_RING,_VAL_,0,0xfffffffe)
#define SET_LL_RX_RING_FULL_INT(_VAL_)                                    SET_REG(ADR_INT_RX_RING,_VAL_,8,0xfffffeff)
#define SET_RO_LL_RX_RING_ENTRY_CNT(_VAL_)                                SET_REG(ADR_DBG_RX_RING_CNT,_VAL_,0,0xffffff00)
#define SET_RO_LL_RX_RING_WR_ENTRY_ADDR(_VAL_)                            SET_REG(ADR_DBG_RX_RING_WR_ADDR,_VAL_,0,0x00000000)
#define SET_LL_DEVFILTER_WHITELIST_DEV0_ADDR_31_0(_VAL_)                  SET_REG(ADR_CSR_TX_WHITELIST_ADDR0_0,_VAL_,0,0x00000000)
#define SET_LL_DEVFILTER_WHITELIST_DEV0_ADDR_47_32(_VAL_)                 SET_REG(ADR_CSR_TX_WHITELIST_ADDR0_1,_VAL_,0,0xffff0000)
#define SET_LL_DEVFILTER_WHITELIST_DEV0_TYPE(_VAL_)                       SET_REG(ADR_CSR_TX_WHITELIST_ADDR0_1,_VAL_,16,0xfffeffff)
#define SET_LL_DEVFILTER_WHITELIST_DEV1_ADDR_31_0(_VAL_)                  SET_REG(ADR_CSR_TX_WHITELIST_ADDR1_0,_VAL_,0,0x00000000)
#define SET_LL_DEVFILTER_WHITELIST_DEV1_ADDR_47_32(_VAL_)                 SET_REG(ADR_CSR_TX_WHITELIST_ADDR1_1,_VAL_,0,0xffff0000)
#define SET_LL_DEVFILTER_WHITELIST_DEV1_TYPE(_VAL_)                       SET_REG(ADR_CSR_TX_WHITELIST_ADDR1_1,_VAL_,16,0xfffeffff)
#define SET_LL_DEVFILTER_WHITELIST_DEV2_ADDR_31_0(_VAL_)                  SET_REG(ADR_CSR_TX_WHITELIST_ADDR2_0,_VAL_,0,0x00000000)
#define SET_LL_DEVFILTER_WHITELIST_DEV2_ADDR_47_32(_VAL_)                 SET_REG(ADR_CSR_TX_WHITELIST_ADDR2_1,_VAL_,0,0xffff0000)
#define SET_LL_DEVFILTER_WHITELIST_DEV2_TYPE(_VAL_)                       SET_REG(ADR_CSR_TX_WHITELIST_ADDR2_1,_VAL_,16,0xfffeffff)
#define SET_LL_DEVFILTER_WHITELIST_DEV3_ADDR_31_0(_VAL_)                  SET_REG(ADR_CSR_TX_WHITELIST_ADDR3_0,_VAL_,0,0x00000000)
#define SET_LL_DEVFILTER_WHITELIST_DEV3_ADDR_47_32(_VAL_)                 SET_REG(ADR_CSR_TX_WHITELIST_ADDR3_1,_VAL_,0,0xffff0000)
#define SET_LL_DEVFILTER_WHITELIST_DEV3_TYPE(_VAL_)                       SET_REG(ADR_CSR_TX_WHITELIST_ADDR3_1,_VAL_,16,0xfffeffff)
#define SET_LL_DEVFILTER_WHITELIST_DEV4_ADDR_31_0(_VAL_)                  SET_REG(ADR_CSR_TX_WHITELIST_ADDR4_0,_VAL_,0,0x00000000)
#define SET_LL_DEVFILTER_WHITELIST_DEV4_ADDR_47_32(_VAL_)                 SET_REG(ADR_CSR_TX_WHITELIST_ADDR4_1,_VAL_,0,0xffff0000)
#define SET_LL_DEVFILTER_WHITELIST_DEV4_TYPE(_VAL_)                       SET_REG(ADR_CSR_TX_WHITELIST_ADDR4_1,_VAL_,16,0xfffeffff)
#define SET_LL_DEVFILTER_WHITELIST_DEV5_ADDR_31_0(_VAL_)                  SET_REG(ADR_CSR_TX_WHITELIST_ADDR5_0,_VAL_,0,0x00000000)
#define SET_LL_DEVFILTER_WHITELIST_DEV5_ADDR_47_32(_VAL_)                 SET_REG(ADR_CSR_TX_WHITELIST_ADDR5_1,_VAL_,0,0xffff0000)
#define SET_LL_DEVFILTER_WHITELIST_DEV5_TYPE(_VAL_)                       SET_REG(ADR_CSR_TX_WHITELIST_ADDR5_1,_VAL_,16,0xfffeffff)
#define SET_LL_DEVFILTER_WHITELIST_DEV6_ADDR_31_0(_VAL_)                  SET_REG(ADR_CSR_TX_WHITELIST_ADDR6_0,_VAL_,0,0x00000000)
#define SET_LL_DEVFILTER_WHITELIST_DEV6_ADDR_47_32(_VAL_)                 SET_REG(ADR_CSR_TX_WHITELIST_ADDR6_1,_VAL_,0,0xffff0000)
#define SET_LL_DEVFILTER_WHITELIST_DEV6_TYPE(_VAL_)                       SET_REG(ADR_CSR_TX_WHITELIST_ADDR6_1,_VAL_,16,0xfffeffff)
#define SET_LL_DEVFILTER_WHITELIST_DEV7_ADDR_31_0(_VAL_)                  SET_REG(ADR_CSR_TX_WHITELIST_ADDR7_0,_VAL_,0,0x00000000)
#define SET_LL_DEVFILTER_WHITELIST_DEV7_ADDR_47_32(_VAL_)                 SET_REG(ADR_CSR_TX_WHITELIST_ADDR7_1,_VAL_,0,0xffff0000)
#define SET_LL_DEVFILTER_WHITELIST_DEV7_TYPE(_VAL_)                       SET_REG(ADR_CSR_TX_WHITELIST_ADDR7_1,_VAL_,16,0xfffeffff)
#define SET_LL_DEVFILTER_WHITELIST_ENABLE(_VAL_)                          SET_REG(ADR_CSR_TX_WHITELIST_BASE0,_VAL_,0,0xffffff00)
#define SET_LL_DEVFILTER_WHITELIST_MASK(_VAL_)                            SET_REG(ADR_CSR_TX_WHITELIST_BASE1,_VAL_,0,0xfff00000)
#define SET_LL_TX_RAW_MODE(_VAL_)                                         SET_REG(ADR_LL_TX_PDU_RAW_MODE,_VAL_,0,0xfffffffe)
#define SET_LL_TX_RAW_MODE_PDU_LENG(_VAL_)                                SET_REG(ADR_LL_TX_PDU_RAW_MODE,_VAL_,8,0xffff00ff)
#define SET_LL_TX_ADV_HDR_TBL_VALID(_VAL_)                                SET_REG(ADR_LL_TX_TBL_SET0,_VAL_,0,0xffffff00)
#define SET_LL_TX_ADV_HDR_TBL_VALUE0(_VAL_)                               SET_REG(ADR_LL_TX_TBL_VALUE0,_VAL_,0,0xffffff00)
#define SET_LL_TX_ADV_HDR_TBL_VALUE1(_VAL_)                               SET_REG(ADR_LL_TX_TBL_VALUE0,_VAL_,8,0xffff00ff)
#define SET_LL_TX_ADV_HDR_TBL_VALUE2(_VAL_)                               SET_REG(ADR_LL_TX_TBL_VALUE0,_VAL_,16,0xff00ffff)
#define SET_LL_TX_ADV_HDR_TBL_VALUE3(_VAL_)                               SET_REG(ADR_LL_TX_TBL_VALUE0,_VAL_,24,0x00ffffff)
#define SET_LL_TX_ADV_HDR_TBL_VALUE4(_VAL_)                               SET_REG(ADR_LL_TX_TBL_VALUE1,_VAL_,0,0xffffff00)
#define SET_LL_TX_ADV_HDR_TBL_VALUE5(_VAL_)                               SET_REG(ADR_LL_TX_TBL_VALUE1,_VAL_,8,0xffff00ff)
#define SET_LL_TX_ADV_HDR_TBL_VALUE6(_VAL_)                               SET_REG(ADR_LL_TX_TBL_VALUE1,_VAL_,16,0xff00ffff)
#define SET_LL_TX_ADV_HDR_TBL_VALUE7(_VAL_)                               SET_REG(ADR_LL_TX_TBL_VALUE1,_VAL_,24,0x00ffffff)
#define SET_CFG_ADV_HDR_BUILD_RX_ADDR(_VAL_)                              SET_REG(ADR_LL_ADV_HDR_BUILD_SET0,_VAL_,0,0xfffffffe)
#define SET_CFG_ADV_HDR_BUILD_TX_ADDR(_VAL_)                              SET_REG(ADR_LL_ADV_HDR_BUILD_SET0,_VAL_,1,0xfffffffd)
#define SET_CFG_ADV_HDR_BUILD_TYPE(_VAL_)                                 SET_REG(ADR_LL_ADV_HDR_BUILD_SET0,_VAL_,2,0xfffffffb)
#define SET_CFG_ADV_PAYLOAD_BUILD_RX_ADDR(_VAL_)                          SET_REG(ADR_LL_PAYLOAD_BUILD_SET0,_VAL_,0,0xfffffffe)
#define SET_CFG_ADV_PAYLOAD_BUILD_TX_ADDR(_VAL_)                          SET_REG(ADR_LL_PAYLOAD_BUILD_SET0,_VAL_,1,0xfffffffd)
#define SET_DATA_HDR_BUILD_MD_OV_VALUE(_VAL_)                             SET_REG(ADR_LL_DAT_HDR_BUILD_SET,_VAL_,0,0xfffffffe)
#define SET_DATA_HDR_BUILD_MD_OV(_VAL_)                                   SET_REG(ADR_LL_DAT_HDR_BUILD_SET,_VAL_,1,0xfffffffd)
#define SET_DATA_HDR_BUILD_MD(_VAL_)                                      SET_REG(ADR_LL_DAT_HDR_BUILD_SET,_VAL_,2,0xfffffffb)
#define SET_DATA_HDR_BUILD_SN_OV_VALUE(_VAL_)                             SET_REG(ADR_LL_DAT_HDR_BUILD_SET,_VAL_,3,0xfffffff7)
#define SET_DATA_HDR_BUILD_SN_OV(_VAL_)                                   SET_REG(ADR_LL_DAT_HDR_BUILD_SET,_VAL_,4,0xffffffef)
#define SET_DATA_HDR_BUILD_SN(_VAL_)                                      SET_REG(ADR_LL_DAT_HDR_BUILD_SET,_VAL_,5,0xffffffdf)
#define SET_DATA_HDR_BUILD_NESN_OV_VALUE(_VAL_)                           SET_REG(ADR_LL_DAT_HDR_BUILD_SET,_VAL_,6,0xffffffbf)
#define SET_DATA_HDR_BUILD_NESN_OV(_VAL_)                                 SET_REG(ADR_LL_DAT_HDR_BUILD_SET,_VAL_,7,0xffffff7f)
#define SET_DATA_HDR_BUILD_NESN(_VAL_)                                    SET_REG(ADR_LL_DAT_HDR_BUILD_SET,_VAL_,8,0xfffffeff)
#define SET_DATA_HDR_BUILD_TYPE(_VAL_)                                    SET_REG(ADR_LL_DAT_HDR_BUILD_SET,_VAL_,9,0xfffffdff)
#define SET_RG_DATA_HDR_BUILD(_VAL_)                                      SET_REG(ADR_LL_DAT_HDR_BUILD_SET,_VAL_,16,0xfffeffff)
#define SET_TX_PDU_REQ_MANUAL(_VAL_)                                      SET_REG(ADR_TX_PDU_REQ_SET,_VAL_,0,0xfffffffe)
#define SET_DECISION_TX_ADV_HDR_BUILD_MANUAL_INVALID(_VAL_)               SET_REG(ADR_TX_ADV_HDR_BUILD_INFO,_VAL_,0,0xfffffffe)
#define SET_DECISION_TX_ADV_HDR_BUILD_MANUAL_SET(_VAL_)                   SET_REG(ADR_TX_ADV_HDR_BUILD_INFO,_VAL_,1,0xfffffffd)
#define SET_DECISION_TX_ADV_HDR_BUILD_MANUAL_OVERWRITE(_VAL_)             SET_REG(ADR_TX_ADV_HDR_BUILD_INFO,_VAL_,2,0xfffffffb)
#define SET_DECISION_TX_ADV_HDR_BUILD_MANUAL_VALID(_VAL_)                 SET_REG(ADR_TX_ADV_HDR_BUILD_INFO,_VAL_,4,0xffffffef)
#define SET_DECISION_TX_ADV_HDR_BUILD_MANUAL_VALUE(_VAL_)                 SET_REG(ADR_TX_ADV_HDR_BUILD_INFO,_VAL_,8,0xfffffeff)
#define SET_DECISION_TX_ADV_HDR_BUILD_INFO_VALID(_VAL_)                   SET_REG(ADR_TX_ADV_HDR_BUILD_INFO,_VAL_,16,0xfffeffff)
#define SET_DECISION_TX_ADV_HDR_BUILD_INFO_VALUE(_VAL_)                   SET_REG(ADR_TX_ADV_HDR_BUILD_INFO,_VAL_,24,0xfeffffff)
#define SET_DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_INVALID(_VAL_)   SET_REG(ADR_TX_ADV_PLOAD_TX_ADR_BUILD_INFO,_VAL_,0,0xfffffffe)
#define SET_DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_SET(_VAL_)       SET_REG(ADR_TX_ADV_PLOAD_TX_ADR_BUILD_INFO,_VAL_,1,0xfffffffd)
#define SET_DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_OVERWRITE(_VAL_) SET_REG(ADR_TX_ADV_PLOAD_TX_ADR_BUILD_INFO,_VAL_,2,0xfffffffb)
#define SET_DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_VALID(_VAL_)     SET_REG(ADR_TX_ADV_PLOAD_TX_ADR_BUILD_INFO,_VAL_,4,0xffffffef)
#define SET_DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_VALUE(_VAL_)     SET_REG(ADR_TX_ADV_PLOAD_TX_ADR_BUILD_INFO,_VAL_,8,0xfffffeff)
#define SET_DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_INFO_VALID(_VAL_)       SET_REG(ADR_TX_ADV_PLOAD_TX_ADR_BUILD_INFO,_VAL_,16,0xfffeffff)
#define SET_DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_INFO_VALUE(_VAL_)       SET_REG(ADR_TX_ADV_PLOAD_TX_ADR_BUILD_INFO,_VAL_,24,0xfeffffff)
#define SET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_INVALID(_VAL_)   SET_REG(ADR_TX_ADV_PLOAD_RX_ADR_BUILD_INFO,_VAL_,0,0xfffffffe)
#define SET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_SET(_VAL_)       SET_REG(ADR_TX_ADV_PLOAD_RX_ADR_BUILD_INFO,_VAL_,1,0xfffffffd)
#define SET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_OVERWRITE(_VAL_) SET_REG(ADR_TX_ADV_PLOAD_RX_ADR_BUILD_INFO,_VAL_,2,0xfffffffb)
#define SET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_VALID(_VAL_)     SET_REG(ADR_TX_ADV_PLOAD_RX_ADR_BUILD_INFO,_VAL_,4,0xffffffef)
#define SET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_VALUE(_VAL_)     SET_REG(ADR_TX_ADV_PLOAD_RX_ADR_BUILD_INFO,_VAL_,8,0xfffffeff)
#define SET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_INFO_VALID(_VAL_)       SET_REG(ADR_TX_ADV_PLOAD_RX_ADR_BUILD_INFO,_VAL_,16,0xfffeffff)
#define SET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_INFO_VALUE(_VAL_)       SET_REG(ADR_TX_ADV_PLOAD_RX_ADR_BUILD_INFO,_VAL_,24,0xfeffffff)
#define SET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_INVALID(_VAL_)     SET_REG(ADR_TX_ADV_PLOAD_RX_ADR_SRC_INFO,_VAL_,0,0xfffffffe)
#define SET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_SET(_VAL_)         SET_REG(ADR_TX_ADV_PLOAD_RX_ADR_SRC_INFO,_VAL_,1,0xfffffffd)
#define SET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_OVERWRITE(_VAL_)   SET_REG(ADR_TX_ADV_PLOAD_RX_ADR_SRC_INFO,_VAL_,2,0xfffffffb)
#define SET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_VALID(_VAL_)       SET_REG(ADR_TX_ADV_PLOAD_RX_ADR_SRC_INFO,_VAL_,4,0xffffffef)
#define SET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_VALUE(_VAL_)       SET_REG(ADR_TX_ADV_PLOAD_RX_ADR_SRC_INFO,_VAL_,8,0xfffffeff)
#define SET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_INFO_VALID(_VAL_)         SET_REG(ADR_TX_ADV_PLOAD_RX_ADR_SRC_INFO,_VAL_,16,0xfffeffff)
#define SET_DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_INFO_VALUE(_VAL_)         SET_REG(ADR_TX_ADV_PLOAD_RX_ADR_SRC_INFO,_VAL_,24,0xfeffffff)
#define SET_DATA_SN_OWN_MANUAL_INVALID(_VAL_)                             SET_REG(ADR_DATA_SN_OWN_INFO,_VAL_,0,0xfffffffe)
#define SET_DATA_SN_OWN_MANUAL_SET(_VAL_)                                 SET_REG(ADR_DATA_SN_OWN_INFO,_VAL_,1,0xfffffffd)
#define SET_DATA_SN_OWN_MANUAL_OVERWRITE(_VAL_)                           SET_REG(ADR_DATA_SN_OWN_INFO,_VAL_,2,0xfffffffb)
#define SET_DATA_SN_OWN_MANUAL_VALID(_VAL_)                               SET_REG(ADR_DATA_SN_OWN_INFO,_VAL_,4,0xffffffef)
#define SET_DATA_SN_OWN_MANUAL_VALUE(_VAL_)                               SET_REG(ADR_DATA_SN_OWN_INFO,_VAL_,8,0xfffffeff)
#define SET_DATA_SN_OWN_INFO_VALID(_VAL_)                                 SET_REG(ADR_DATA_SN_OWN_INFO,_VAL_,16,0xfffeffff)
#define SET_DATA_SN_OWN_INFO_VALUE(_VAL_)                                 SET_REG(ADR_DATA_SN_OWN_INFO,_VAL_,24,0xfeffffff)
#define SET_DATA_MD_OWN_MANUAL_INVALID(_VAL_)                             SET_REG(ADR_DATA_MD_INFO,_VAL_,0,0xfffffffe)
#define SET_DATA_MD_OWN_MANUAL_SET(_VAL_)                                 SET_REG(ADR_DATA_MD_INFO,_VAL_,1,0xfffffffd)
#define SET_DATA_MD_OWN_MANUAL_OVERWRITE(_VAL_)                           SET_REG(ADR_DATA_MD_INFO,_VAL_,2,0xfffffffb)
#define SET_DATA_MD_OWN_MANUAL_VALID(_VAL_)                               SET_REG(ADR_DATA_MD_INFO,_VAL_,4,0xffffffef)
#define SET_DATA_MD_OWN_MANUAL_VALUE(_VAL_)                               SET_REG(ADR_DATA_MD_INFO,_VAL_,8,0xfffffeff)
#define SET_DATA_MD_OWN_INFO_VALID(_VAL_)                                 SET_REG(ADR_DATA_MD_INFO,_VAL_,16,0xfffeffff)
#define SET_DATA_MD_OWN_INFO_VALUE(_VAL_)                                 SET_REG(ADR_DATA_MD_INFO,_VAL_,24,0xfeffffff)
#define SET_TX_DUMY_POLICY_SIG0_SEL(_VAL_)                                SET_REG(ADR_TX_DUMY_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_TX_DUMY_POLICY_SIG1_SEL(_VAL_)                                SET_REG(ADR_TX_DUMY_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_TX_DUMY_POLICY_SIG2_SEL(_VAL_)                                SET_REG(ADR_TX_DUMY_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_TX_DUMY_POLICY_SIG3_SEL(_VAL_)                                SET_REG(ADR_TX_DUMY_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_TX_DUMY_POLICY_MANUAL_VALUE(_VAL_)                            SET_REG(ADR_TX_DUMY_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_TX_DUMY_POLICY_MANUAL_EN(_VAL_)                               SET_REG(ADR_TX_DUMY_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_TX_DUMY_POLICY_W1C(_VAL_)                                     SET_REG(ADR_TX_DUMY_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_TX_DUMY_POLICY_W1S(_VAL_)                                     SET_REG(ADR_TX_DUMY_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_TX_DUMY_POLICY(_VAL_)                                         SET_REG(ADR_TX_DUMY_POLICY_2,_VAL_,0,0x00000000)
#define SET_PDU_ASSEMBLE_IRQ_POLICY_SIG0_SEL(_VAL_)                       SET_REG(ADR_PDU_ASSEMBLE_IRQ_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_PDU_ASSEMBLE_IRQ_POLICY_SIG1_SEL(_VAL_)                       SET_REG(ADR_PDU_ASSEMBLE_IRQ_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_PDU_ASSEMBLE_IRQ_POLICY_SIG2_SEL(_VAL_)                       SET_REG(ADR_PDU_ASSEMBLE_IRQ_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_PDU_ASSEMBLE_IRQ_POLICY_SIG3_SEL(_VAL_)                       SET_REG(ADR_PDU_ASSEMBLE_IRQ_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_PDU_ASSEMBLE_IRQ_POLICY_MANUAL_VALUE(_VAL_)                   SET_REG(ADR_PDU_ASSEMBLE_IRQ_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_PDU_ASSEMBLE_IRQ_POLICY_MANUAL_EN(_VAL_)                      SET_REG(ADR_PDU_ASSEMBLE_IRQ_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_PDU_ASSEMBLE_IRQ_POLICY_W1C(_VAL_)                            SET_REG(ADR_PDU_ASSEMBLE_IRQ_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_PDU_ASSEMBLE_IRQ_POLICY_W1S(_VAL_)                            SET_REG(ADR_PDU_ASSEMBLE_IRQ_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_PDU_ASSEMBLE_IRQ_POLICY(_VAL_)                                SET_REG(ADR_PDU_ASSEMBLE_IRQ_POLICY_2,_VAL_,0,0x00000000)
#define SET_ASSEMBLER_POLICY_SRC_BUS_31_0(_VAL_)                          SET_REG(ADR_ASSEBLER_POLICY_SRC_BUS_0,_VAL_,0,0x00000000)
#define SET_ASSEMBLER_POLICY_SRC_BUS_63_32(_VAL_)                         SET_REG(ADR_ASSEBLER_POLICY_SRC_BUS_1,_VAL_,0,0x00000000)
#define SET_TBL_LOOKUP_NO_HIT(_VAL_)                                      SET_REG(ADR_LL_TX_TBL_INFO,_VAL_,0,0xfffffffe)
#define SET_TX_RING_DESC_BASE_ADDR(_VAL_)                                 SET_REG(ADR_CSR_TX_RING_CTRL_0,_VAL_,0,0x00000000)
#define SET_TX_RING_ENTRY_BASE_ADDR(_VAL_)                                SET_REG(ADR_CSR_TX_RING_CTRL_1,_VAL_,0,0x00000000)
#define SET_TX_RING_RD_VPTR(_VAL_)                                        SET_REG(ADR_CSR_TX_RING_CTRL_2,_VAL_,0,0xffffff00)
#define SET_TX_RING_WR_VPTR(_VAL_)                                        SET_REG(ADR_CSR_TX_RING_CTRL_2,_VAL_,8,0xffff00ff)
#define SET_TX_RING_SIZE(_VAL_)                                           SET_REG(ADR_CSR_TX_RING_CTRL_3,_VAL_,0,0xffffff80)
#define SET_TX_LONG_PDU_BUF_ADDR(_VAL_)                                   SET_REG(ADR_TX_RING_LONG_PDU_BUF_ADDR,_VAL_,0,0x00000000)
#define SET_RG_NULL_ADDR(_VAL_)                                           SET_REG(ADR_CSR_TX_RING_CTRL_5,_VAL_,0,0x00000000)
#define SET_TX_DATA_SN_OWN_POLICY_SIG0_SEL(_VAL_)                         SET_REG(ADR_TX_DATA_SN_OWN_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_TX_DATA_SN_OWN_POLICY_SIG1_SEL(_VAL_)                         SET_REG(ADR_TX_DATA_SN_OWN_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_TX_DATA_SN_OWN_POLICY_SIG2_SEL(_VAL_)                         SET_REG(ADR_TX_DATA_SN_OWN_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_TX_DATA_SN_OWN_POLICY_SIG3_SEL(_VAL_)                         SET_REG(ADR_TX_DATA_SN_OWN_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_TX_DATA_SN_OWN_POLICY_MANUAL_VALUE(_VAL_)                     SET_REG(ADR_TX_DATA_SN_OWN_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_TX_DATA_SN_OWN_POLICY_MANUAL_EN(_VAL_)                        SET_REG(ADR_TX_DATA_SN_OWN_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_TX_DATA_SN_OWN_POLICY_W1C(_VAL_)                              SET_REG(ADR_TX_DATA_SN_OWN_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_TX_DATA_SN_OWN_POLICY_W1S(_VAL_)                              SET_REG(ADR_TX_DATA_SN_OWN_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_TX_DATA_SN_OWN_POLICY(_VAL_)                                  SET_REG(ADR_TX_DATA_SN_OWN_POLICY_2,_VAL_,0,0x00000000)
#define SET_TX_DATA_MD_OWN_POLICY_SIG0_SEL(_VAL_)                         SET_REG(ADR_TX_DATA_MD_OWN_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_TX_DATA_MD_OWN_POLICY_SIG1_SEL(_VAL_)                         SET_REG(ADR_TX_DATA_MD_OWN_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_TX_DATA_MD_OWN_POLICY_SIG2_SEL(_VAL_)                         SET_REG(ADR_TX_DATA_MD_OWN_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_TX_DATA_MD_OWN_POLICY_SIG3_SEL(_VAL_)                         SET_REG(ADR_TX_DATA_MD_OWN_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_TX_DATA_MD_OWN_POLICY_MANUAL_VALUE(_VAL_)                     SET_REG(ADR_TX_DATA_MD_OWN_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_TX_DATA_MD_OWN_POLICY_MANUAL_EN(_VAL_)                        SET_REG(ADR_TX_DATA_MD_OWN_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_TX_DATA_MD_OWN_POLICY_W1C(_VAL_)                              SET_REG(ADR_TX_DATA_MD_OWN_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_TX_DATA_MD_OWN_POLICY_W1S(_VAL_)                              SET_REG(ADR_TX_DATA_MD_OWN_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_TX_DATA_MD_OWN_POLICY(_VAL_)                                  SET_REG(ADR_TX_DATA_MD_OWN_POLICY_2,_VAL_,0,0x00000000)
#define SET_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG0_SEL(_VAL_)             SET_REG(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG1_SEL(_VAL_)             SET_REG(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG2_SEL(_VAL_)             SET_REG(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG3_SEL(_VAL_)             SET_REG(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_MANUAL_VALUE(_VAL_)         SET_REG(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_MANUAL_EN(_VAL_)            SET_REG(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_W1C(_VAL_)                  SET_REG(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_W1S(_VAL_)                  SET_REG(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_TX_RING_RD_VPTR_INC_NOTIFY_POLICY(_VAL_)                      SET_REG(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_2,_VAL_,0,0x00000000)
#define SET_DMA_SRC_NULL_POLICY_SIG0_SEL(_VAL_)                           SET_REG(ADR_DMA_SRC_NULL_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_DMA_SRC_NULL_POLICY_SIG1_SEL(_VAL_)                           SET_REG(ADR_DMA_SRC_NULL_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_DMA_SRC_NULL_POLICY_SIG2_SEL(_VAL_)                           SET_REG(ADR_DMA_SRC_NULL_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_DMA_SRC_NULL_POLICY_SIG3_SEL(_VAL_)                           SET_REG(ADR_DMA_SRC_NULL_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_DMA_SRC_NULL_POLICY_MANUAL_VALUE(_VAL_)                       SET_REG(ADR_DMA_SRC_NULL_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_DMA_SRC_NULL_POLICY_MANUAL_EN(_VAL_)                          SET_REG(ADR_DMA_SRC_NULL_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_DMA_SRC_NULL_POLICY_W1C(_VAL_)                                SET_REG(ADR_DMA_SRC_NULL_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_DMA_SRC_NULL_POLICY_W1S(_VAL_)                                SET_REG(ADR_DMA_SRC_NULL_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_DMA_SRC_NULL_POLICY(_VAL_)                                    SET_REG(ADR_DMA_SRC_NULL_POLICY_2,_VAL_,0,0x00000000)
#define SET_TX_RING_DUMY_POLICY_SIG0_SEL(_VAL_)                           SET_REG(ADR_TX_RING_DUMY_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_TX_RING_DUMY_POLICY_SIG1_SEL(_VAL_)                           SET_REG(ADR_TX_RING_DUMY_POLICY_0,_VAL_,6,0xfffff03f)
#define SET_TX_RING_DUMY_POLICY_SIG2_SEL(_VAL_)                           SET_REG(ADR_TX_RING_DUMY_POLICY_0,_VAL_,12,0xfffc0fff)
#define SET_TX_RING_DUMY_POLICY_SIG3_SEL(_VAL_)                           SET_REG(ADR_TX_RING_DUMY_POLICY_0,_VAL_,18,0xff03ffff)
#define SET_TX_RING_DUMY_POLICY_MANUAL_VALUE(_VAL_)                       SET_REG(ADR_TX_RING_DUMY_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_TX_RING_DUMY_POLICY_MANUAL_EN(_VAL_)                          SET_REG(ADR_TX_RING_DUMY_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_TX_RING_DUMY_POLICY_W1C(_VAL_)                                SET_REG(ADR_TX_RING_DUMY_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_TX_RING_DUMY_POLICY_W1S(_VAL_)                                SET_REG(ADR_TX_RING_DUMY_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_TX_RING_DUMY_POLICY(_VAL_)                                    SET_REG(ADR_TX_RING_DUMY_POLICY_2,_VAL_,0,0x00000000)
#define SET_PDU_LOAD_NOTIFY_POLICY_SIG0_SEL(_VAL_)                        SET_REG(ADR_PDU_LOAD_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_PDU_LOAD_NOTIFY_POLICY_SIG1_SEL(_VAL_)                        SET_REG(ADR_PDU_LOAD_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_PDU_LOAD_NOTIFY_POLICY_SIG2_SEL(_VAL_)                        SET_REG(ADR_PDU_LOAD_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_PDU_LOAD_NOTIFY_POLICY_SIG3_SEL(_VAL_)                        SET_REG(ADR_PDU_LOAD_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_PDU_LOAD_NOTIFY_POLICY_MANUAL_VALUE(_VAL_)                    SET_REG(ADR_PDU_LOAD_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_PDU_LOAD_NOTIFY_POLICY_MANUAL_EN(_VAL_)                       SET_REG(ADR_PDU_LOAD_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_PDU_LOAD_NOTIFY_POLICY_W1C(_VAL_)                             SET_REG(ADR_PDU_LOAD_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_PDU_LOAD_NOTIFY_POLICY_W1S(_VAL_)                             SET_REG(ADR_PDU_LOAD_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_PDU_LOAD_NOTIFY_POLICY(_VAL_)                                 SET_REG(ADR_PDU_LOAD_POLICY_2,_VAL_,0,0x00000000)
#define SET_NULL_LOAD_NOTIFY_POLICY_SIG0_SEL(_VAL_)                       SET_REG(ADR_NULL_LOAD_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_NULL_LOAD_NOTIFY_POLICY_SIG1_SEL(_VAL_)                       SET_REG(ADR_NULL_LOAD_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_NULL_LOAD_NOTIFY_POLICY_SIG2_SEL(_VAL_)                       SET_REG(ADR_NULL_LOAD_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_NULL_LOAD_NOTIFY_POLICY_SIG3_SEL(_VAL_)                       SET_REG(ADR_NULL_LOAD_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_NULL_LOAD_NOTIFY_POLICY_MANUAL_VALUE(_VAL_)                   SET_REG(ADR_NULL_LOAD_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_NULL_LOAD_NOTIFY_POLICY_MANUAL_EN(_VAL_)                      SET_REG(ADR_NULL_LOAD_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_NULL_LOAD_NOTIFY_POLICY_W1C(_VAL_)                            SET_REG(ADR_NULL_LOAD_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_NULL_LOAD_NOTIFY_POLICY_W1S(_VAL_)                            SET_REG(ADR_NULL_LOAD_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_NULL_LOAD_NOTIFY_POLICY(_VAL_)                                SET_REG(ADR_NULL_LOAD_POLICY_2,_VAL_,0,0x00000000)
#define SET_TX_RING_POLICY_SRC_BUS_31_0(_VAL_)                            SET_REG(ADR_TX_RING_POLICY_SRC_BUS_0,_VAL_,0,0x00000000)
#define SET_TX_RING_POLICY_SRC_BUS_63_32(_VAL_)                           SET_REG(ADR_TX_RING_POLICY_SRC_BUS_1,_VAL_,0,0x00000000)
#define SET_RG_TX_RING_ENTRY_DMA_LENGTH(_VAL_)                            SET_REG(ADR_CSR_TX_RING_TXQ_DMA_3,_VAL_,0,0xffff0000)
#define SET_TX_RING_DMA_DST_BASE_ADDR(_VAL_)                              SET_REG(ADR_CSR_TX_RING_CTRL_4,_VAL_,0,0x00000000)
#define SET_TXQ_DMA_BADR_EN(_VAL_)                                        SET_REG(ADR_CSR_TX_RING_TXQ_DMA,_VAL_,0,0xfffffffe)
#define SET_TXQ_DMA_DST_INC(_VAL_)                                        SET_REG(ADR_CSR_TX_RING_TXQ_DMA,_VAL_,1,0xfffffffd)
#define SET_TXQ_DMA_SRC_INC(_VAL_)                                        SET_REG(ADR_CSR_TX_RING_TXQ_DMA,_VAL_,2,0xfffffffb)
#define SET_TXQ_DMA_DST_SIZE(_VAL_)                                       SET_REG(ADR_CSR_TX_RING_TXQ_DMA,_VAL_,3,0xffffffc7)
#define SET_TXQ_DMA_SRC_SIZE(_VAL_)                                       SET_REG(ADR_CSR_TX_RING_TXQ_DMA,_VAL_,6,0xfffffe3f)
#define SET_RING_LOADED_END_INT(_VAL_)                                    SET_REG(ADR_INT_TX_RING,_VAL_,0,0xfffffffe)
#define SET_RING_FULL_INT(_VAL_)                                          SET_REG(ADR_INT_TX_RING,_VAL_,8,0xfffffeff)
#define SET_ENTRY_CNT(_VAL_)                                              SET_REG(ADR_DBG_TX_ENTRY_CNT,_VAL_,0,0xffffff00)
#define SET_ENTRY_ADDR(_VAL_)                                             SET_REG(ADR_DBG_TX_RING_RD_ADDR,_VAL_,0,0x00000000)
#define SET_ENTRY_TX_CNT(_VAL_)                                           SET_REG(ADR_DBG_TX_CNT,_VAL_,0,0xffff0000)
#define SET_ENTRY_TX_NULL_CNT(_VAL_)                                      SET_REG(ADR_DBG_TX_CNT,_VAL_,16,0x0000ffff)
#define SET_TX_RING_ENTRY_OFFSET(_VAL_)                                   SET_REG(ADR_TX_RING_ENTRY_OFFSET,_VAL_,0,0xffff0000)
#define SET_RING_EMPTY_INT(_VAL_)                                         SET_REG(ADR_CSR_TX_RING_INT,_VAL_,0,0xfffffffe)
#define SET_ACM_TX_ADV_HDR_TBL_VALID(_VAL_)                               SET_REG(ADR_ACM_TX_TBL_SET0,_VAL_,0,0xffffff00)
#define SET_ACM_TX_ADV_HDR_TBL_VALUE0(_VAL_)                              SET_REG(ADR_ACM_TX_TBL_VALUE0,_VAL_,0,0xfffffc00)
#define SET_ACM_TX_ADV_HDR_TBL_VALUE1(_VAL_)                              SET_REG(ADR_ACM_TX_TBL_VALUE0,_VAL_,16,0xfc00ffff)
#define SET_ACM_TX_ADV_HDR_TBL_VALUE2(_VAL_)                              SET_REG(ADR_ACM_TX_TBL_VALUE1,_VAL_,0,0xfffffc00)
#define SET_ACM_TX_ADV_HDR_TBL_VALUE3(_VAL_)                              SET_REG(ADR_ACM_TX_TBL_VALUE1,_VAL_,16,0xfc00ffff)
#define SET_ACM_TX_ADV_HDR_TBL_VALUE4(_VAL_)                              SET_REG(ADR_ACM_TX_TBL_VALUE2,_VAL_,0,0xfffffc00)
#define SET_ACM_TX_ADV_HDR_TBL_VALUE5(_VAL_)                              SET_REG(ADR_ACM_TX_TBL_VALUE2,_VAL_,16,0xfc00ffff)
#define SET_ACM_TX_ADV_HDR_TBL_VALUE6(_VAL_)                              SET_REG(ADR_ACM_TX_TBL_VALUE3,_VAL_,0,0xfffffc00)
#define SET_ACM_TX_ADV_HDR_TBL_VALUE7(_VAL_)                              SET_REG(ADR_ACM_TX_TBL_VALUE3,_VAL_,16,0xfc00ffff)
#define SET_AS_ACK_ADV_HDR_EXPAND_MANUAL_INVALID(_VAL_)                   SET_REG(ADR_AS_ACK_ADV_HDR_EXP_AND_INFO,_VAL_,0,0xfffffffe)
#define SET_AS_ACK_ADV_HDR_EXPAND_MANUAL_SET(_VAL_)                       SET_REG(ADR_AS_ACK_ADV_HDR_EXP_AND_INFO,_VAL_,1,0xfffffffd)
#define SET_AS_ACK_ADV_HDR_EXPAND_MANUAL_OVERWRITE(_VAL_)                 SET_REG(ADR_AS_ACK_ADV_HDR_EXP_AND_INFO,_VAL_,2,0xfffffffb)
#define SET_AS_ACK_ADV_HDR_EXPAND_MANUAL_VALID(_VAL_)                     SET_REG(ADR_AS_ACK_ADV_HDR_EXP_AND_INFO,_VAL_,4,0xffffffef)
#define SET_AS_ACK_ADV_HDR_EXPAND_MANUAL_VALUE(_VAL_)                     SET_REG(ADR_AS_ACK_ADV_HDR_EXP_AND_INFO,_VAL_,8,0xffff80ff)
#define SET_AS_ACK_ADV_HDR_EXPAND_INFO_VALID(_VAL_)                       SET_REG(ADR_AS_ACK_ADV_HDR_EXP_AND_INFO,_VAL_,16,0xfffeffff)
#define SET_AS_ACK_ADV_HDR_EXPAND_INFO_VALUE(_VAL_)                       SET_REG(ADR_AS_ACK_ADV_HDR_EXP_AND_INFO,_VAL_,24,0x80ffffff)
#define SET_AS_ACK_DATA_NESN_PEER_MANUAL_INVALID(_VAL_)                   SET_REG(ADR_AS_ACK_DATA_NESN_PEER_INFO,_VAL_,0,0xfffffffe)
#define SET_AS_ACK_DATA_NESN_PEER_MANUAL_SET(_VAL_)                       SET_REG(ADR_AS_ACK_DATA_NESN_PEER_INFO,_VAL_,1,0xfffffffd)
#define SET_AS_ACK_DATA_NESN_PEER_MANUAL_OVERWRITE(_VAL_)                 SET_REG(ADR_AS_ACK_DATA_NESN_PEER_INFO,_VAL_,2,0xfffffffb)
#define SET_AS_ACK_DATA_NESN_PEER_MANUAL_VALID(_VAL_)                     SET_REG(ADR_AS_ACK_DATA_NESN_PEER_INFO,_VAL_,4,0xffffffef)
#define SET_AS_ACK_DATA_NESN_PEER_MANUAL_VALUE(_VAL_)                     SET_REG(ADR_AS_ACK_DATA_NESN_PEER_INFO,_VAL_,8,0xfffffeff)
#define SET_AS_ACK_DATA_NESN_PEER_INFO_VALID(_VAL_)                       SET_REG(ADR_AS_ACK_DATA_NESN_PEER_INFO,_VAL_,16,0xfffeffff)
#define SET_AS_ACK_DATA_NESN_PEER_INFO_VALUE(_VAL_)                       SET_REG(ADR_AS_ACK_DATA_NESN_PEER_INFO,_VAL_,24,0xfeffffff)
#define SET_DATA_NESN_OWN_MANUAL_INVALID(_VAL_)                           SET_REG(ADR_DATA_NESN_OWN_INFO,_VAL_,0,0xfffffffe)
#define SET_DATA_NESN_OWN_MANUAL_SET(_VAL_)                               SET_REG(ADR_DATA_NESN_OWN_INFO,_VAL_,1,0xfffffffd)
#define SET_DATA_NESN_OWN_MANUAL_OVERWRITE(_VAL_)                         SET_REG(ADR_DATA_NESN_OWN_INFO,_VAL_,2,0xfffffffb)
#define SET_DATA_NESN_OWN_MANUAL_VALID(_VAL_)                             SET_REG(ADR_DATA_NESN_OWN_INFO,_VAL_,4,0xffffffef)
#define SET_DATA_NESN_OWN_MANUAL_VALUE(_VAL_)                             SET_REG(ADR_DATA_NESN_OWN_INFO,_VAL_,8,0xfffffeff)
#define SET_DATA_NESN_OWN_INFO_VALID(_VAL_)                               SET_REG(ADR_DATA_NESN_OWN_INFO,_VAL_,16,0xfffeffff)
#define SET_DATA_NESN_OWN_INFO_VALUE(_VAL_)                               SET_REG(ADR_DATA_NESN_OWN_INFO,_VAL_,24,0xfeffffff)
#define SET_ACM_DATA_MD_POLICY_SIG0_SEL(_VAL_)                            SET_REG(ADR_ACM_DATA_MD_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_ACM_DATA_MD_POLICY_SIG1_SEL(_VAL_)                            SET_REG(ADR_ACM_DATA_MD_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_ACM_DATA_MD_POLICY_SIG2_SEL(_VAL_)                            SET_REG(ADR_ACM_DATA_MD_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_ACM_DATA_MD_POLICY_SIG3_SEL(_VAL_)                            SET_REG(ADR_ACM_DATA_MD_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_ACM_DATA_MD_POLICY_MANUAL_VALUE(_VAL_)                        SET_REG(ADR_ACM_DATA_MD_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_ACM_DATA_MD_POLICY_MANUAL_EN(_VAL_)                           SET_REG(ADR_ACM_DATA_MD_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_ACM_DATA_MD_POLICY_W1C(_VAL_)                                 SET_REG(ADR_ACM_DATA_MD_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_ACM_DATA_MD_POLICY_W1S(_VAL_)                                 SET_REG(ADR_ACM_DATA_MD_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_ACM_DATA_MD_POLICY(_VAL_)                                     SET_REG(ADR_ACM_DATA_MD_POLICY_2,_VAL_,0,0x00000000)
#define SET_ACM_DUMY_POLICY_SIG0_SEL(_VAL_)                               SET_REG(ADR_ACM_DUMY_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_ACM_DUMY_POLICY_SIG1_SEL(_VAL_)                               SET_REG(ADR_ACM_DUMY_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_ACM_DUMY_POLICY_SIG2_SEL(_VAL_)                               SET_REG(ADR_ACM_DUMY_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_ACM_DUMY_POLICY_SIG3_SEL(_VAL_)                               SET_REG(ADR_ACM_DUMY_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_ACM_DUMY_POLICY_MANUAL_VALUE(_VAL_)                           SET_REG(ADR_ACM_DUMY_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_ACM_DUMY_POLICY_MANUAL_EN(_VAL_)                              SET_REG(ADR_ACM_DUMY_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_ACM_DUMY_POLICY_W1C(_VAL_)                                    SET_REG(ADR_ACM_DUMY_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_ACM_DUMY_POLICY_W1S(_VAL_)                                    SET_REG(ADR_ACM_DUMY_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_ACM_DUMY_POLICY(_VAL_)                                        SET_REG(ADR_ACM_DUMY_POLICY_2,_VAL_,0,0x00000000)
#define SET_ACM_POLICY_SRC_BUS_31_0(_VAL_)                                SET_REG(ADR_ACM_POLICY_SRC_BUS_0,_VAL_,0,0x00000000)
#define SET_ACM_POLICY_SRC_BUS_63_32(_VAL_)                               SET_REG(ADR_ACM_POLICY_SRC_BUS_1,_VAL_,0,0x00000000)
#define SET_ACM_TBL_LOOKUP_NO_HIT(_VAL_)                                  SET_REG(ADR_ACM_TX_TBL_INFO,_VAL_,0,0xfffffffe)
#define SET_ACM_TBL_VALUE(_VAL_)                                          SET_REG(ADR_ACM_TX_TBL_INFO,_VAL_,16,0xfc00ffff)
#define SET_AEM_ACCUM_0_ACCU_THOLD(_VAL_)                                 SET_REG(ADR_AEM_ACCUMULATOR_0,_VAL_,0,0xffffff00)
#define SET_AEM_ACCUM_0_INIT_VALUE(_VAL_)                                 SET_REG(ADR_AEM_ACCUMULATOR_0,_VAL_,8,0xffff00ff)
#define SET_AEM_ACCUM_0_INC_SEL(_VAL_)                                    SET_REG(ADR_AEM_ACCUMULATOR_0,_VAL_,16,0xffc0ffff)
#define SET_AEM_ACCUM_0_EN(_VAL_)                                         SET_REG(ADR_AEM_ACCUMULATOR_0,_VAL_,24,0xfeffffff)
#define SET_AEM_SIGNAL_ANCHOR_AT_TX(_VAL_)                                SET_REG(ADR_AEM_SIG_ANCHOR_TX,_VAL_,0,0xfffffffe)
#define SET_AEM_ACCUM_1_ACCU_THOLD(_VAL_)                                 SET_REG(ADR_AEM_ACCUMULATOR_1,_VAL_,0,0xffffff00)
#define SET_AEM_ACCUM_1_INIT_VALUE(_VAL_)                                 SET_REG(ADR_AEM_ACCUMULATOR_1,_VAL_,8,0xffff00ff)
#define SET_AEM_ACCUM_1_INC_SEL(_VAL_)                                    SET_REG(ADR_AEM_ACCUMULATOR_1,_VAL_,16,0xffc0ffff)
#define SET_AEM_ACCUM_1_EN(_VAL_)                                         SET_REG(ADR_AEM_ACCUMULATOR_1,_VAL_,24,0xfeffffff)
#define SET_AEM_SYNC_POLICY_SIG0_SEL(_VAL_)                               SET_REG(ADR_AEM_SYNC_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_AEM_SYNC_POLICY_SIG1_SEL(_VAL_)                               SET_REG(ADR_AEM_SYNC_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_AEM_SYNC_POLICY_SIG2_SEL(_VAL_)                               SET_REG(ADR_AEM_SYNC_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_AEM_SYNC_POLICY_SIG3_SEL(_VAL_)                               SET_REG(ADR_AEM_SYNC_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_AEM_SYNC_POLICY_MANUAL_VALUE(_VAL_)                           SET_REG(ADR_AEM_SYNC_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_AEM_SYNC_POLICY_MANUAL_EN(_VAL_)                              SET_REG(ADR_AEM_SYNC_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_AEM_SYNC_POLICY_W1C(_VAL_)                                    SET_REG(ADR_AEM_SYNC_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_AEM_SYNC_POLICY_W1S(_VAL_)                                    SET_REG(ADR_AEM_SYNC_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_AEM_SYNC_POLICY(_VAL_)                                        SET_REG(ADR_AEM_SYNC_POLICY_2,_VAL_,0,0x00000000)
#define SET_RF_LONG_CALI_POLICY_SIG0_SEL(_VAL_)                           SET_REG(ADR_RF_LONG_CALI_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_RF_LONG_CALI_POLICY_SIG1_SEL(_VAL_)                           SET_REG(ADR_RF_LONG_CALI_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_RF_LONG_CALI_POLICY_SIG2_SEL(_VAL_)                           SET_REG(ADR_RF_LONG_CALI_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_RF_LONG_CALI_POLICY_SIG3_SEL(_VAL_)                           SET_REG(ADR_RF_LONG_CALI_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_RF_LONG_CALI_POLICY_MANUAL_VALUE(_VAL_)                       SET_REG(ADR_RF_LONG_CALI_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_RF_LONG_CALI_POLICY_MANUAL_EN(_VAL_)                          SET_REG(ADR_RF_LONG_CALI_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_RF_LONG_CALI_POLICY_W1C(_VAL_)                                SET_REG(ADR_RF_LONG_CALI_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_RF_LONG_CALI_POLICY_W1S(_VAL_)                                SET_REG(ADR_RF_LONG_CALI_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_RF_LONG_CALI_POLICY(_VAL_)                                    SET_REG(ADR_RF_LONG_CALI_POLICY_2,_VAL_,0,0x00000000)
#define SET_RX_TIMEOUT_POLICY_SIG0_SEL(_VAL_)                             SET_REG(ADR_RX_TIMEOUT_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_RX_TIMEOUT_POLICY_SIG1_SEL(_VAL_)                             SET_REG(ADR_RX_TIMEOUT_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_RX_TIMEOUT_POLICY_SIG2_SEL(_VAL_)                             SET_REG(ADR_RX_TIMEOUT_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_RX_TIMEOUT_POLICY_SIG3_SEL(_VAL_)                             SET_REG(ADR_RX_TIMEOUT_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_RX_TIMEOUT_POLICY_MANUAL_VALUE(_VAL_)                         SET_REG(ADR_RX_TIMEOUT_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_RX_TIMEOUT_POLICY_MANUAL_EN(_VAL_)                            SET_REG(ADR_RX_TIMEOUT_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_RX_TIMEOUT_POLICY_W1C(_VAL_)                                  SET_REG(ADR_RX_TIMEOUT_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_RX_TIMEOUT_POLICY_W1S(_VAL_)                                  SET_REG(ADR_RX_TIMEOUT_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_RX_TIMEOUT_POLICY(_VAL_)                                      SET_REG(ADR_RX_TIMEOUT_POLICY_2,_VAL_,0,0x00000000)
#define SET_AIR_EVENT_IP_POLICY_SIG0_SEL(_VAL_)                           SET_REG(ADR_AIR_EVNT_IP_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_AIR_EVENT_IP_POLICY_SIG1_SEL(_VAL_)                           SET_REG(ADR_AIR_EVNT_IP_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_AIR_EVENT_IP_POLICY_SIG2_SEL(_VAL_)                           SET_REG(ADR_AIR_EVNT_IP_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_AIR_EVENT_IP_POLICY_SIG3_SEL(_VAL_)                           SET_REG(ADR_AIR_EVNT_IP_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_AIR_EVENT_IP_POLICY_MANUAL_VALUE(_VAL_)                       SET_REG(ADR_AIR_EVNT_IP_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_AIR_EVENT_IP_POLICY_MANUAL_EN(_VAL_)                          SET_REG(ADR_AIR_EVNT_IP_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_AIR_EVENT_IP_POLICY_W1C(_VAL_)                                SET_REG(ADR_AIR_EVNT_IP_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_AIR_EVENT_IP_POLICY_W1S(_VAL_)                                SET_REG(ADR_AIR_EVNT_IP_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_AIR_EVENT_IP_POLICY(_VAL_)                                    SET_REG(ADR_AIR_EVNT_IP_POLICY_2,_VAL_,0,0x00000000)
#define SET_HARD_END_POLICY_SIG0_SEL(_VAL_)                               SET_REG(ADR_HARD_END_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_HARD_END_POLICY_SIG1_SEL(_VAL_)                               SET_REG(ADR_HARD_END_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_HARD_END_POLICY_SIG2_SEL(_VAL_)                               SET_REG(ADR_HARD_END_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_HARD_END_POLICY_SIG3_SEL(_VAL_)                               SET_REG(ADR_HARD_END_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_HARD_END_POLICY_MANUAL_VALUE(_VAL_)                           SET_REG(ADR_HARD_END_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_HARD_END_POLICY_MANUAL_EN(_VAL_)                              SET_REG(ADR_HARD_END_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_HARD_END_POLICY_W1C(_VAL_)                                    SET_REG(ADR_HARD_END_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_HARD_END_POLICY_W1S(_VAL_)                                    SET_REG(ADR_HARD_END_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_HARD_END_POLICY(_VAL_)                                        SET_REG(ADR_HARD_END_POLICY_2,_VAL_,0,0x00000000)
#define SET_DATA_SOFT_END_POLICY_SIG0_SEL(_VAL_)                          SET_REG(ADR_DATA_SOFT_END_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_DATA_SOFT_END_POLICY_SIG1_SEL(_VAL_)                          SET_REG(ADR_DATA_SOFT_END_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_DATA_SOFT_END_POLICY_SIG2_SEL(_VAL_)                          SET_REG(ADR_DATA_SOFT_END_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_DATA_SOFT_END_POLICY_SIG3_SEL(_VAL_)                          SET_REG(ADR_DATA_SOFT_END_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_DATA_SOFT_END_POLICY_MANUAL_VALUE(_VAL_)                      SET_REG(ADR_DATA_SOFT_END_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_DATA_SOFT_END_POLICY_MANUAL_EN(_VAL_)                         SET_REG(ADR_DATA_SOFT_END_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_DATA_SOFT_END_POLICY_W1C(_VAL_)                               SET_REG(ADR_DATA_SOFT_END_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_DATA_SOFT_END_POLICY_W1S(_VAL_)                               SET_REG(ADR_DATA_SOFT_END_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_DATA_SOFT_END_POLICY(_VAL_)                                   SET_REG(ADR_DATA_SOFT_END_POLICY_2,_VAL_,0,0x00000000)
#define SET_TX_REQ_POLICY_SIG0_SEL(_VAL_)                                 SET_REG(ADR_TX_REQ_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_TX_REQ_POLICY_SIG1_SEL(_VAL_)                                 SET_REG(ADR_TX_REQ_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_TX_REQ_POLICY_SIG2_SEL(_VAL_)                                 SET_REG(ADR_TX_REQ_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_TX_REQ_POLICY_SIG3_SEL(_VAL_)                                 SET_REG(ADR_TX_REQ_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_TX_REQ_POLICY_MANUAL_VALUE(_VAL_)                             SET_REG(ADR_TX_REQ_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_TX_REQ_POLICY_MANUAL_EN(_VAL_)                                SET_REG(ADR_TX_REQ_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_TX_REQ_POLICY_W1C(_VAL_)                                      SET_REG(ADR_TX_REQ_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_TX_REQ_POLICY_W1S(_VAL_)                                      SET_REG(ADR_TX_REQ_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_TX_REQ_POLICY(_VAL_)                                          SET_REG(ADR_TX_REQ_POLICY_2,_VAL_,0,0x00000000)
#define SET_RX_REQ_POLICY_SIG0_SEL(_VAL_)                                 SET_REG(ADR_RX_REQ_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_RX_REQ_POLICY_SIG1_SEL(_VAL_)                                 SET_REG(ADR_RX_REQ_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_RX_REQ_POLICY_SIG2_SEL(_VAL_)                                 SET_REG(ADR_RX_REQ_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_RX_REQ_POLICY_SIG3_SEL(_VAL_)                                 SET_REG(ADR_RX_REQ_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_RX_REQ_POLICY_MANUAL_VALUE(_VAL_)                             SET_REG(ADR_RX_REQ_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_RX_REQ_POLICY_MANUAL_EN(_VAL_)                                SET_REG(ADR_RX_REQ_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_RX_REQ_POLICY_W1C(_VAL_)                                      SET_REG(ADR_RX_REQ_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_RX_REQ_POLICY_W1S(_VAL_)                                      SET_REG(ADR_RX_REQ_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_RX_REQ_POLICY(_VAL_)                                          SET_REG(ADR_RX_REQ_POLICY_2,_VAL_,0,0x00000000)
#define SET_AEM_IRQ0_POLICY_SIG0_SEL(_VAL_)                               SET_REG(ADR_AEM_IRQ0_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_AEM_IRQ0_POLICY_SIG1_SEL(_VAL_)                               SET_REG(ADR_AEM_IRQ0_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_AEM_IRQ0_POLICY_SIG2_SEL(_VAL_)                               SET_REG(ADR_AEM_IRQ0_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_AEM_IRQ0_POLICY_SIG3_SEL(_VAL_)                               SET_REG(ADR_AEM_IRQ0_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_AEM_IRQ0_POLICY_MANUAL_VALUE(_VAL_)                           SET_REG(ADR_AEM_IRQ0_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_AEM_IRQ0_POLICY_MANUAL_EN(_VAL_)                              SET_REG(ADR_AEM_IRQ0_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_AEM_IRQ0_POLICY_W1C(_VAL_)                                    SET_REG(ADR_AEM_IRQ0_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_AEM_IRQ0_POLICY_W1S(_VAL_)                                    SET_REG(ADR_AEM_IRQ0_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_AEM_IRQ0_POLICY(_VAL_)                                        SET_REG(ADR_AEM_IRQ0_POLICY_2,_VAL_,0,0x00000000)
#define SET_AEM_IRQ1_POLICY_SIG0_SEL(_VAL_)                               SET_REG(ADR_AEM_IRQ1_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_AEM_IRQ1_POLICY_SIG1_SEL(_VAL_)                               SET_REG(ADR_AEM_IRQ1_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_AEM_IRQ1_POLICY_SIG2_SEL(_VAL_)                               SET_REG(ADR_AEM_IRQ1_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_AEM_IRQ1_POLICY_SIG3_SEL(_VAL_)                               SET_REG(ADR_AEM_IRQ1_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_AEM_IRQ1_POLICY_MANUAL_VALUE(_VAL_)                           SET_REG(ADR_AEM_IRQ1_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_AEM_IRQ1_POLICY_MANUAL_EN(_VAL_)                              SET_REG(ADR_AEM_IRQ1_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_AEM_IRQ1_POLICY_W1C(_VAL_)                                    SET_REG(ADR_AEM_IRQ1_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_AEM_IRQ1_POLICY_W1S(_VAL_)                                    SET_REG(ADR_AEM_IRQ1_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_AEM_IRQ1_POLICY(_VAL_)                                        SET_REG(ADR_AEM_IRQ1_POLICY_2,_VAL_,0,0x00000000)
#define SET_AEM_DUMY0_POLICY_SIG0_SEL(_VAL_)                              SET_REG(ADR_AEM_DUMY0_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_AEM_DUMY0_POLICY_SIG1_SEL(_VAL_)                              SET_REG(ADR_AEM_DUMY0_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_AEM_DUMY0_POLICY_SIG2_SEL(_VAL_)                              SET_REG(ADR_AEM_DUMY0_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_AEM_DUMY0_POLICY_SIG3_SEL(_VAL_)                              SET_REG(ADR_AEM_DUMY0_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_AEM_DUMY0_POLICY_MANUAL_VALUE(_VAL_)                          SET_REG(ADR_AEM_DUMY0_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_AEM_DUMY0_POLICY_MANUAL_EN(_VAL_)                             SET_REG(ADR_AEM_DUMY0_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_AEM_DUMY0_POLICY_W1C(_VAL_)                                   SET_REG(ADR_AEM_DUMY0_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_AEM_DUMY0_POLICY_W1S(_VAL_)                                   SET_REG(ADR_AEM_DUMY0_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_AEM_DUMY0_POLICY(_VAL_)                                       SET_REG(ADR_AEM_DUMY0_POLICY_2,_VAL_,0,0x00000000)
#define SET_AEM_DUMY1_POLICY_SIG0_SEL(_VAL_)                              SET_REG(ADR_AEM_DUMY1_POLICY_0,_VAL_,0,0xffffffc0)
#define SET_AEM_DUMY1_POLICY_SIG1_SEL(_VAL_)                              SET_REG(ADR_AEM_DUMY1_POLICY_0,_VAL_,8,0xffffc0ff)
#define SET_AEM_DUMY1_POLICY_SIG2_SEL(_VAL_)                              SET_REG(ADR_AEM_DUMY1_POLICY_0,_VAL_,16,0xffc0ffff)
#define SET_AEM_DUMY1_POLICY_SIG3_SEL(_VAL_)                              SET_REG(ADR_AEM_DUMY1_POLICY_0,_VAL_,24,0xc0ffffff)
#define SET_AEM_DUMY1_POLICY_MANUAL_VALUE(_VAL_)                          SET_REG(ADR_AEM_DUMY1_POLICY_0,_VAL_,30,0xbfffffff)
#define SET_AEM_DUMY1_POLICY_MANUAL_EN(_VAL_)                             SET_REG(ADR_AEM_DUMY1_POLICY_0,_VAL_,31,0x7fffffff)
#define SET_AEM_DUMY1_POLICY_W1C(_VAL_)                                   SET_REG(ADR_AEM_DUMY1_POLICY_1,_VAL_,0,0xfffffffe)
#define SET_AEM_DUMY1_POLICY_W1S(_VAL_)                                   SET_REG(ADR_AEM_DUMY1_POLICY_1,_VAL_,1,0xfffffffd)
#define SET_AEM_DUMY1_POLICY(_VAL_)                                       SET_REG(ADR_AEM_DUMY1_POLICY_2,_VAL_,0,0x00000000)
#define SET_AEM_POLICY_SRC_BUS_31_0(_VAL_)                                SET_REG(ADR_AEM_POLICY_SRC_BUS_0,_VAL_,0,0x00000000)
#define SET_AEM_POLICY_SRC_BUS_63_32(_VAL_)                               SET_REG(ADR_AEM_POLICY_SRC_BUS_1,_VAL_,0,0x00000000)
#define SET_AEM_ACCUM_0_ACC_CNT(_VAL_)                                    SET_REG(ADR_AEM_ACCUM_INFO,_VAL_,0,0xffffff00)
#define SET_AEM_ACCUM_1_ACC_CNT(_VAL_)                                    SET_REG(ADR_AEM_ACCUM_INFO,_VAL_,8,0xffff00ff)
#define SET_AEM_HALF_DUPLEX_STATE(_VAL_)                                  SET_REG(ADR_AEM_HALF_DUPLEX_INFO,_VAL_,0,0xfffffff8)
#define SET_AIRPRO_RX_ACCESS_TIMEOUT_TICK_SEL(_VAL_)                      SET_REG(ADR_AIRPRO_TICKMAP_0,_VAL_,0,0xfffffff8)
#define SET_AIRPRO_PHY_RX_EN_TICK_SEL(_VAL_)                              SET_REG(ADR_AIRPRO_TICKMAP_0,_VAL_,4,0xffffff8f)
#define SET_AIRPRO_RF_RX_EN_TICK_SEL(_VAL_)                               SET_REG(ADR_AIRPRO_TICKMAP_0,_VAL_,8,0xfffff8ff)
#define SET_AIRPRO_LONG_RF_RX_EN_TICK_SEL(_VAL_)                          SET_REG(ADR_AIRPRO_TICKMAP_0,_VAL_,12,0xffff8fff)
#define SET_AIRPRO_PHY_TX_EN_TICK_SEL(_VAL_)                              SET_REG(ADR_AIRPRO_TICKMAP_0,_VAL_,16,0xfff8ffff)
#define SET_AIRPRO_RF_TX_EN_TICK_SEL(_VAL_)                               SET_REG(ADR_AIRPRO_TICKMAP_0,_VAL_,20,0xff8fffff)
#define SET_AIRPRO_LONG_RF_TX_EN_TICK_SEL(_VAL_)                          SET_REG(ADR_AIRPRO_TICKMAP_0,_VAL_,24,0xf8ffffff)
#define SET_AIRPRO_PDU_REQ_TICK_SEL(_VAL_)                                SET_REG(ADR_AIRPRO_TICKMAP_0,_VAL_,28,0x8fffffff)
#define SET_AIRPRO_ALARM1_AS_RX(_VAL_)                                    SET_REG(ADR_AIRPRO_TICKMAP_1,_VAL_,0,0xfffffffe)
#define SET_AIRPRO_ALARM1_AS_TX(_VAL_)                                    SET_REG(ADR_AIRPRO_TICKMAP_1,_VAL_,1,0xfffffffd)
#define SET_AIRPRO_ALARM0_AS_RX(_VAL_)                                    SET_REG(ADR_AIRPRO_TICKMAP_1,_VAL_,2,0xfffffffb)
#define SET_AIRPRO_ALARM0_AS_TX(_VAL_)                                    SET_REG(ADR_AIRPRO_TICKMAP_1,_VAL_,3,0xfffffff7)
#define SET_RG_POLICY_GPI(_VAL_)                                          SET_REG(ADR_AIRPRO_POLICY_GPI,_VAL_,0,0xfffffff0)
#define SET_RG_FOLLOWER0_OFFSET(_VAL_)                                    SET_REG(ADR_AIRPRO_FOLLOWER_0_CONTROL,_VAL_,0,0xfffff000)
#define SET_RG_FOLLOWER0_TRIGGER_SRC(_VAL_)                               SET_REG(ADR_AIRPRO_FOLLOWER_0_CONTROL,_VAL_,16,0xffc0ffff)
#define SET_RG_FOLLOWER1_OFFSET(_VAL_)                                    SET_REG(ADR_AIRPRO_FOLLOWER_1_CONTROL,_VAL_,0,0xfffff000)
#define SET_RG_FOLLOWER1_TRIGGER_SRC(_VAL_)                               SET_REG(ADR_AIRPRO_FOLLOWER_1_CONTROL,_VAL_,16,0xffc0ffff)
#define SET_RG_AIRPROTOCOL_ALARM0_EN(_VAL_)                               SET_REG(ADR_AIRPRO_ALARM0_EN,_VAL_,0,0xfffffffe)
#define SET_RG_AIRPROTOCOL_ALARM0_TIME(_VAL_)                             SET_REG(ADR_AIRPRO_ALARM0_TIME,_VAL_,0,0xfffff000)
#define SET_RG_AIRPROTOCOL_ALARM0_WINDOW_OFFSET_EARLY(_VAL_)              SET_REG(ADR_AIRPRO_ALARM0_OFFSET_EARLY,_VAL_,0,0xfffff000)
#define SET_RG_AIRPROTOCOL_ALARM0_WINDOW_OFFSET_LATE(_VAL_)               SET_REG(ADR_AIRPRO_ALARM0_OFFSET_LATE,_VAL_,0,0xfffff000)
#define SET_RG_AIRPROTOCOL_ALARM0_NOTIFY0_OFFSET(_VAL_)                   SET_REG(ADR_AIRPRO_ALARM0_NOTIFY0_OFFSET,_VAL_,0,0xfffff000)
#define SET_RG_AIRPROTOCOL_ALARM0_NOTIFY1_OFFSET(_VAL_)                   SET_REG(ADR_AIRPRO_ALARM0_NOTIFY1_OFFSET,_VAL_,0,0xfffff000)
#define SET_RG_AIRPROTOCOL_ALARM0_NOTIFY2_OFFSET(_VAL_)                   SET_REG(ADR_AIRPRO_ALARM0_NOTIFY2_OFFSET,_VAL_,0,0xfffff000)
#define SET_RG_AIRPROTOCOL_ALARM0_NOTIFY3_OFFSET(_VAL_)                   SET_REG(ADR_AIRPRO_ALARM0_NOTIFY3_OFFSET,_VAL_,0,0xfffff000)
#define SET_RG_AIRPROTOCOL_ALARM0_NOTIFY4_OFFSET(_VAL_)                   SET_REG(ADR_AIRPRO_ALARM0_NOTIFY4_OFFSET,_VAL_,0,0xfffff000)
#define SET_RG_AIRPROTOCOL_ALARM0_IRQ_MASK(_VAL_)                         SET_REG(ADR_AIRPRO_ALARM0_IRQ_MASK,_VAL_,0,0xffffff00)
#define SET_RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_0(_VAL_)                      SET_REG(ADR_AIRPRO_ALARM0_IRQ_CLEAR,_VAL_,0,0xfffffffe)
#define SET_RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_1(_VAL_)                      SET_REG(ADR_AIRPRO_ALARM0_IRQ_CLEAR,_VAL_,1,0xfffffffd)
#define SET_RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_2(_VAL_)                      SET_REG(ADR_AIRPRO_ALARM0_IRQ_CLEAR,_VAL_,2,0xfffffffb)
#define SET_RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_3(_VAL_)                      SET_REG(ADR_AIRPRO_ALARM0_IRQ_CLEAR,_VAL_,3,0xfffffff7)
#define SET_RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_4(_VAL_)                      SET_REG(ADR_AIRPRO_ALARM0_IRQ_CLEAR,_VAL_,4,0xffffffef)
#define SET_RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_5(_VAL_)                      SET_REG(ADR_AIRPRO_ALARM0_IRQ_CLEAR,_VAL_,5,0xffffffdf)
#define SET_RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_6(_VAL_)                      SET_REG(ADR_AIRPRO_ALARM0_IRQ_CLEAR,_VAL_,6,0xffffffbf)
#define SET_RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_7(_VAL_)                      SET_REG(ADR_AIRPRO_ALARM0_IRQ_CLEAR,_VAL_,7,0xffffff7f)
#define SET_AIR_PROTOCOL_ALARM0_IRQ_REASON(_VAL_)                         SET_REG(ADR_AIRPRO_ALARM_0_IRQ_REASON,_VAL_,0,0xffffff00)
#define SET_AIR_PROTOCOL_ALARM0_IRQ(_VAL_)                                SET_REG(ADR_AIRPRO_ALARM_0_IRQ_REASON,_VAL_,8,0xfffffeff)
#define SET_RG_AIRPROTOCOL_ALARM1_EN(_VAL_)                               SET_REG(ADR_AIRPRO_ALARM1_EN,_VAL_,0,0xfffffffe)
#define SET_RG_AIRPROTOCOL_ALARM1_TIME(_VAL_)                             SET_REG(ADR_AIRPRO_ALARM1_TIME,_VAL_,0,0xfffff000)
#define SET_RG_AIRPROTOCOL_ALARM1_WINDOW_OFFSET_EARLY(_VAL_)              SET_REG(ADR_AIRPRO_ALARM1_OFFSET_EARLY,_VAL_,0,0xfffff000)
#define SET_RG_AIRPROTOCOL_ALARM1_WINDOW_OFFSET_LATE(_VAL_)               SET_REG(ADR_AIRPRO_ALARM1_OFFSET_LATE,_VAL_,0,0xfffff000)
#define SET_RG_AIRPROTOCOL_ALARM1_NOTIFY0_OFFSET(_VAL_)                   SET_REG(ADR_AIRPRO_ALARM1_NOTIFY0_OFFSET,_VAL_,0,0xfffff000)
#define SET_RG_AIRPROTOCOL_ALARM1_NOTIFY1_OFFSET(_VAL_)                   SET_REG(ADR_AIRPRO_ALARM1_NOTIFY1_OFFSET,_VAL_,0,0xfffff000)
#define SET_RG_AIRPROTOCOL_ALARM1_NOTIFY2_OFFSET(_VAL_)                   SET_REG(ADR_AIRPRO_ALARM1_NOTIFY2_OFFSET,_VAL_,0,0xfffff000)
#define SET_RG_AIRPROTOCOL_ALARM1_NOTIFY3_OFFSET(_VAL_)                   SET_REG(ADR_AIRPRO_ALARM1_NOTIFY3_OFFSET,_VAL_,0,0xfffff000)
#define SET_RG_AIRPROTOCOL_ALARM1_NOTIFY4_OFFSET(_VAL_)                   SET_REG(ADR_AIRPRO_ALARM1_NOTIFY4_OFFSET,_VAL_,0,0xfffff000)
#define SET_RG_AIRPROTOCOL_ALARM1_IRQ_MASK(_VAL_)                         SET_REG(ADR_AIRPRO_ALARM1_IRQ_MASK,_VAL_,0,0xffffff00)
#define SET_RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_0(_VAL_)                      SET_REG(ADR_AIRPRO_ALARM1_IRQ_CLEAR,_VAL_,0,0xfffffffe)
#define SET_RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_1(_VAL_)                      SET_REG(ADR_AIRPRO_ALARM1_IRQ_CLEAR,_VAL_,1,0xfffffffd)
#define SET_RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_2(_VAL_)                      SET_REG(ADR_AIRPRO_ALARM1_IRQ_CLEAR,_VAL_,2,0xfffffffb)
#define SET_RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_3(_VAL_)                      SET_REG(ADR_AIRPRO_ALARM1_IRQ_CLEAR,_VAL_,3,0xfffffff7)
#define SET_RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_4(_VAL_)                      SET_REG(ADR_AIRPRO_ALARM1_IRQ_CLEAR,_VAL_,4,0xffffffef)
#define SET_RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_5(_VAL_)                      SET_REG(ADR_AIRPRO_ALARM1_IRQ_CLEAR,_VAL_,5,0xffffffdf)
#define SET_RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_6(_VAL_)                      SET_REG(ADR_AIRPRO_ALARM1_IRQ_CLEAR,_VAL_,6,0xffffffbf)
#define SET_RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_7(_VAL_)                      SET_REG(ADR_AIRPRO_ALARM1_IRQ_CLEAR,_VAL_,7,0xffffff7f)
#define SET_AIR_PROTOCOL_ALARM1_IRQ_REASON(_VAL_)                         SET_REG(ADR_AIRPRO_ALARM_1_IRQ_REASON,_VAL_,0,0xffffff00)
#define SET_AIR_PROTOCOL_ALARM1_IRQ(_VAL_)                                SET_REG(ADR_AIRPRO_ALARM_1_IRQ_REASON,_VAL_,8,0xfffffeff)
#define SET_ALARM0_BY_FOLLOWER0_POLICY_SEL0(_VAL_)                        SET_REG(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_SIGNAL,_VAL_,0,0xffffffc0)
#define SET_ALARM0_BY_FOLLOWER0_POLICY_SEL1(_VAL_)                        SET_REG(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_SIGNAL,_VAL_,8,0xffffc0ff)
#define SET_ALARM0_BY_FOLLOWER0_POLICY_SEL2(_VAL_)                        SET_REG(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_SIGNAL,_VAL_,16,0xffc0ffff)
#define SET_ALARM0_BY_FOLLOWER0_POLICY_SEL3(_VAL_)                        SET_REG(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_SIGNAL,_VAL_,24,0xc0ffffff)
#define SET_ALARM0_BY_FOLLOWER0_POLICY_MANUAL_VALUE(_VAL_)                SET_REG(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_SIGNAL,_VAL_,30,0xbfffffff)
#define SET_ALARM0_BY_FOLLOWER0_POLICY_MANUAL_EN(_VAL_)                   SET_REG(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_SIGNAL,_VAL_,31,0x7fffffff)
#define SET_ALARM0_BY_FOLLOWER0_POLICY_W1C(_VAL_)                         SET_REG(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_W1C_W1S,_VAL_,0,0xfffffffe)
#define SET_ALARM0_BY_FOLLOWER0_POLICY_W1S(_VAL_)                         SET_REG(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_W1C_W1S,_VAL_,1,0xfffffffd)
#define SET_ALARM0_BY_FOLLOWER0_POLICY(_VAL_)                             SET_REG(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_POLICY,_VAL_,0,0x00000000)
#define SET_ALARM1_BY_FOLLOWER1_POLICY_SEL0(_VAL_)                        SET_REG(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_SIGNAL,_VAL_,0,0xffffffc0)
#define SET_ALARM1_BY_FOLLOWER1_POLICY_SEL1(_VAL_)                        SET_REG(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_SIGNAL,_VAL_,8,0xffffc0ff)
#define SET_ALARM1_BY_FOLLOWER1_POLICY_SEL2(_VAL_)                        SET_REG(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_SIGNAL,_VAL_,16,0xffc0ffff)
#define SET_ALARM1_BY_FOLLOWER1_POLICY_SEL3(_VAL_)                        SET_REG(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_SIGNAL,_VAL_,24,0xc0ffffff)
#define SET_ALARM1_BY_FOLLOWER1_POLICY_MANUAL_VALUE(_VAL_)                SET_REG(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_SIGNAL,_VAL_,30,0xbfffffff)
#define SET_ALARM1_BY_FOLLOWER1_POLICY_MANUAL_EN(_VAL_)                   SET_REG(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_SIGNAL,_VAL_,31,0x7fffffff)
#define SET_ALARM1_BY_FOLLOWER1_POLICY_W1C(_VAL_)                         SET_REG(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_W1C_W1S,_VAL_,0,0xfffffffe)
#define SET_ALARM1_BY_FOLLOWER1_POLICY_W1S(_VAL_)                         SET_REG(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_W1C_W1S,_VAL_,1,0xfffffffd)
#define SET_ALARM1_BY_FOLLOWER1_POLICY(_VAL_)                             SET_REG(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_POLICY,_VAL_,0,0x00000000)
#define SET_FOLLOWER0_EN_POLICY_SEL0(_VAL_)                               SET_REG(ADR_AIRPRO_POLICY_FOLLOWER0_EN_SIGNAL,_VAL_,0,0xffffffc0)
#define SET_FOLLOWER0_EN_POLICY_SEL1(_VAL_)                               SET_REG(ADR_AIRPRO_POLICY_FOLLOWER0_EN_SIGNAL,_VAL_,8,0xffffc0ff)
#define SET_FOLLOWER0_EN_POLICY_SEL2(_VAL_)                               SET_REG(ADR_AIRPRO_POLICY_FOLLOWER0_EN_SIGNAL,_VAL_,16,0xffc0ffff)
#define SET_FOLLOWER0_EN_POLICY_SEL3(_VAL_)                               SET_REG(ADR_AIRPRO_POLICY_FOLLOWER0_EN_SIGNAL,_VAL_,24,0xc0ffffff)
#define SET_FOLLOWER0_EN_POLICY_MANUAL_VALUE(_VAL_)                       SET_REG(ADR_AIRPRO_POLICY_FOLLOWER0_EN_SIGNAL,_VAL_,30,0xbfffffff)
#define SET_FOLLOWER0_EN_POLICY_MANUAL_EN(_VAL_)                          SET_REG(ADR_AIRPRO_POLICY_FOLLOWER0_EN_SIGNAL,_VAL_,31,0x7fffffff)
#define SET_FOLLOWER0_EN_POLICY_W1C(_VAL_)                                SET_REG(ADR_AIRPRO_POLICY_FOLLOWER0_EN_W1C_W1S,_VAL_,0,0xfffffffe)
#define SET_FOLLOWER0_EN_POLICY_W1S(_VAL_)                                SET_REG(ADR_AIRPRO_POLICY_FOLLOWER0_EN_W1C_W1S,_VAL_,1,0xfffffffd)
#define SET_FOLLOWER0_EN_POLICY(_VAL_)                                    SET_REG(ADR_AIRPRO_POLICY_FOLLOWER0_EN_POLICY,_VAL_,0,0x00000000)
#define SET_FOLLOWER1_EN_POLICY_SEL0(_VAL_)                               SET_REG(ADR_AIRPRO_POLICY_FOLLOWER1_EN_SIGNAL,_VAL_,0,0xffffffc0)
#define SET_FOLLOWER1_EN_POLICY_SEL1(_VAL_)                               SET_REG(ADR_AIRPRO_POLICY_FOLLOWER1_EN_SIGNAL,_VAL_,8,0xffffc0ff)
#define SET_FOLLOWER1_EN_POLICY_SEL2(_VAL_)                               SET_REG(ADR_AIRPRO_POLICY_FOLLOWER1_EN_SIGNAL,_VAL_,16,0xffc0ffff)
#define SET_FOLLOWER1_EN_POLICY_SEL3(_VAL_)                               SET_REG(ADR_AIRPRO_POLICY_FOLLOWER1_EN_SIGNAL,_VAL_,24,0xc0ffffff)
#define SET_FOLLOWER1_EN_POLICY_MANUAL_VALUE(_VAL_)                       SET_REG(ADR_AIRPRO_POLICY_FOLLOWER1_EN_SIGNAL,_VAL_,30,0xbfffffff)
#define SET_FOLLOWER1_EN_POLICY_MANUAL_EN(_VAL_)                          SET_REG(ADR_AIRPRO_POLICY_FOLLOWER1_EN_SIGNAL,_VAL_,31,0x7fffffff)
#define SET_FOLLOWER1_EN_POLICY_W1C(_VAL_)                                SET_REG(ADR_AIRPRO_POLICY_FOLLOWER1_EN_W1C_W1S,_VAL_,0,0xfffffffe)
#define SET_FOLLOWER1_EN_POLICY_W1S(_VAL_)                                SET_REG(ADR_AIRPRO_POLICY_FOLLOWER1_EN_W1C_W1S,_VAL_,1,0xfffffffd)
#define SET_FOLLOWER1_EN_POLICY(_VAL_)                                    SET_REG(ADR_AIRPRO_POLICY_FOLLOWER1_EN_POLICY,_VAL_,0,0x00000000)
#define SET_RF_TX_EN_R_POLICY_SEL0(_VAL_)                                 SET_REG(ADR_AIRPRO_POLICY_RF_TX_EN_R_SIGNAL,_VAL_,0,0xffffffc0)
#define SET_RF_TX_EN_R_POLICY_SEL1(_VAL_)                                 SET_REG(ADR_AIRPRO_POLICY_RF_TX_EN_R_SIGNAL,_VAL_,8,0xffffc0ff)
#define SET_RF_TX_EN_R_POLICY_SEL2(_VAL_)                                 SET_REG(ADR_AIRPRO_POLICY_RF_TX_EN_R_SIGNAL,_VAL_,16,0xffc0ffff)
#define SET_RF_TX_EN_R_POLICY_SEL3(_VAL_)                                 SET_REG(ADR_AIRPRO_POLICY_RF_TX_EN_R_SIGNAL,_VAL_,24,0xc0ffffff)
#define SET_RF_TX_EN_R_POLICY_MANUAL_VALUE(_VAL_)                         SET_REG(ADR_AIRPRO_POLICY_RF_TX_EN_R_SIGNAL,_VAL_,30,0xbfffffff)
#define SET_RF_TX_EN_R_POLICY_MANUAL_EN(_VAL_)                            SET_REG(ADR_AIRPRO_POLICY_RF_TX_EN_R_SIGNAL,_VAL_,31,0x7fffffff)
#define SET_RF_TX_EN_R_POLICY_W1C(_VAL_)                                  SET_REG(ADR_AIRPRO_POLICY_RF_TX_EN_R_W1C_W1S,_VAL_,0,0xfffffffe)
#define SET_RF_TX_EN_R_POLICY_W1S(_VAL_)                                  SET_REG(ADR_AIRPRO_POLICY_RF_TX_EN_R_W1C_W1S,_VAL_,1,0xfffffffd)
#define SET_RF_TX_EN_R_POLICY(_VAL_)                                      SET_REG(ADR_AIRPRO_POLICY_RF_TX_EN_R_POLICY,_VAL_,0,0x00000000)
#define SET_PHY_TX_EN_R_POLICY_SEL0(_VAL_)                                SET_REG(ADR_AIRPRO_POLICY_PHY_TX_EN_R_SIGNAL,_VAL_,0,0xffffffc0)
#define SET_PHY_TX_EN_R_POLICY_SEL1(_VAL_)                                SET_REG(ADR_AIRPRO_POLICY_PHY_TX_EN_R_SIGNAL,_VAL_,8,0xffffc0ff)
#define SET_PHY_TX_EN_R_POLICY_SEL2(_VAL_)                                SET_REG(ADR_AIRPRO_POLICY_PHY_TX_EN_R_SIGNAL,_VAL_,16,0xffc0ffff)
#define SET_PHY_TX_EN_R_POLICY_SEL3(_VAL_)                                SET_REG(ADR_AIRPRO_POLICY_PHY_TX_EN_R_SIGNAL,_VAL_,24,0xc0ffffff)
#define SET_PHY_TX_EN_R_POLICY_MANUAL_VALUE(_VAL_)                        SET_REG(ADR_AIRPRO_POLICY_PHY_TX_EN_R_SIGNAL,_VAL_,30,0xbfffffff)
#define SET_PHY_TX_EN_R_POLICY_MANUAL_EN(_VAL_)                           SET_REG(ADR_AIRPRO_POLICY_PHY_TX_EN_R_SIGNAL,_VAL_,31,0x7fffffff)
#define SET_PHY_TX_EN_R_POLICY_W1C(_VAL_)                                 SET_REG(ADR_AIRPRO_POLICY_PHY_TX_EN_R_W1C_W1S,_VAL_,0,0xfffffffe)
#define SET_PHY_TX_EN_R_POLICY_W1S(_VAL_)                                 SET_REG(ADR_AIRPRO_POLICY_PHY_TX_EN_R_W1C_W1S,_VAL_,1,0xfffffffd)
#define SET_PHY_TX_EN_R_POLICY(_VAL_)                                     SET_REG(ADR_AIRPRO_POLICY_PHY_TX_EN_R_POLICY,_VAL_,0,0x00000000)
#define SET_RF_RX_EN_R_POLICY_SEL0(_VAL_)                                 SET_REG(ADR_AIRPRO_POLICY_RF_RX_EN_R_SIGNAL,_VAL_,0,0xffffffc0)
#define SET_RF_RX_EN_R_POLICY_SEL1(_VAL_)                                 SET_REG(ADR_AIRPRO_POLICY_RF_RX_EN_R_SIGNAL,_VAL_,8,0xffffc0ff)
#define SET_RF_RX_EN_R_POLICY_SEL2(_VAL_)                                 SET_REG(ADR_AIRPRO_POLICY_RF_RX_EN_R_SIGNAL,_VAL_,16,0xffc0ffff)
#define SET_RF_RX_EN_R_POLICY_SEL3(_VAL_)                                 SET_REG(ADR_AIRPRO_POLICY_RF_RX_EN_R_SIGNAL,_VAL_,24,0xc0ffffff)
#define SET_RF_RX_EN_R_POLICY_MANUAL_VALUE(_VAL_)                         SET_REG(ADR_AIRPRO_POLICY_RF_RX_EN_R_SIGNAL,_VAL_,30,0xbfffffff)
#define SET_RF_RX_EN_R_POLICY_MANUAL_EN(_VAL_)                            SET_REG(ADR_AIRPRO_POLICY_RF_RX_EN_R_SIGNAL,_VAL_,31,0x7fffffff)
#define SET_RF_RX_EN_R_POLICY_W1C(_VAL_)                                  SET_REG(ADR_AIRPRO_POLICY_RF_RX_EN_R_W1C_W1S,_VAL_,0,0xfffffffe)
#define SET_RF_RX_EN_R_POLICY_W1S(_VAL_)                                  SET_REG(ADR_AIRPRO_POLICY_RF_RX_EN_R_W1C_W1S,_VAL_,1,0xfffffffd)
#define SET_RF_RX_EN_R_POLICY(_VAL_)                                      SET_REG(ADR_AIRPRO_POLICY_RF_RX_EN_R_POLICY,_VAL_,0,0x00000000)
#define SET_PHY_RX_EN_R_POLICY_SEL0(_VAL_)                                SET_REG(ADR_AIRPRO_POLICY_PHY_RX_EN_R_SIGNAL,_VAL_,0,0xffffffc0)
#define SET_PHY_RX_EN_R_POLICY_SEL1(_VAL_)                                SET_REG(ADR_AIRPRO_POLICY_PHY_RX_EN_R_SIGNAL,_VAL_,8,0xffffc0ff)
#define SET_PHY_RX_EN_R_POLICY_SEL2(_VAL_)                                SET_REG(ADR_AIRPRO_POLICY_PHY_RX_EN_R_SIGNAL,_VAL_,16,0xffc0ffff)
#define SET_PHY_RX_EN_R_POLICY_SEL3(_VAL_)                                SET_REG(ADR_AIRPRO_POLICY_PHY_RX_EN_R_SIGNAL,_VAL_,24,0xc0ffffff)
#define SET_PHY_RX_EN_R_POLICY_MANUAL_VALUE(_VAL_)                        SET_REG(ADR_AIRPRO_POLICY_PHY_RX_EN_R_SIGNAL,_VAL_,30,0xbfffffff)
#define SET_PHY_RX_EN_R_POLICY_MANUAL_EN(_VAL_)                           SET_REG(ADR_AIRPRO_POLICY_PHY_RX_EN_R_SIGNAL,_VAL_,31,0x7fffffff)
#define SET_PHY_RX_EN_R_POLICY_W1C(_VAL_)                                 SET_REG(ADR_AIRPRO_POLICY_PHY_RX_EN_R_W1C_W1S,_VAL_,0,0xfffffffe)
#define SET_PHY_RX_EN_R_POLICY_W1S(_VAL_)                                 SET_REG(ADR_AIRPRO_POLICY_PHY_RX_EN_R_W1C_W1S,_VAL_,1,0xfffffffd)
#define SET_PHY_RX_EN_R_POLICY(_VAL_)                                     SET_REG(ADR_AIRPRO_POLICY_PHY_RX_EN_R_POLICY,_VAL_,0,0x00000000)
#define SET_RX_ACCESS_TIMEOUT_POLICY_SEL0(_VAL_)                          SET_REG(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_SIGNAL,_VAL_,0,0xffffffc0)
#define SET_RX_ACCESS_TIMEOUT_POLICY_SEL1(_VAL_)                          SET_REG(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_SIGNAL,_VAL_,8,0xffffc0ff)
#define SET_RX_ACCESS_TIMEOUT_POLICY_SEL2(_VAL_)                          SET_REG(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_SIGNAL,_VAL_,16,0xffc0ffff)
#define SET_RX_ACCESS_TIMEOUT_POLICY_SEL3(_VAL_)                          SET_REG(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_SIGNAL,_VAL_,24,0xc0ffffff)
#define SET_RX_ACCESS_TIMEOUT_POLICY_MANUAL_VALUE(_VAL_)                  SET_REG(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_SIGNAL,_VAL_,30,0xbfffffff)
#define SET_RX_ACCESS_TIMEOUT_POLICY_MANUAL_EN(_VAL_)                     SET_REG(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_SIGNAL,_VAL_,31,0x7fffffff)
#define SET_RX_ACCESS_TIMEOUT_POLICY_W1C(_VAL_)                           SET_REG(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_W1C_W1S,_VAL_,0,0xfffffffe)
#define SET_RX_ACCESS_TIMEOUT_POLICY_W1S(_VAL_)                           SET_REG(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_W1C_W1S,_VAL_,1,0xfffffffd)
#define SET_RX_ACCESS_TIMEOUT_POLICY(_VAL_)                               SET_REG(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_POLICY,_VAL_,0,0x00000000)
#define SET_DUMY_POLICY0_POLICY_SEL0(_VAL_)                               SET_REG(ADR_AIRPRO_POLICY_DUMY_POLICY0_SIGNAL,_VAL_,0,0xffffffc0)
#define SET_DUMY_POLICY0_POLICY_SEL1(_VAL_)                               SET_REG(ADR_AIRPRO_POLICY_DUMY_POLICY0_SIGNAL,_VAL_,8,0xffffc0ff)
#define SET_DUMY_POLICY0_POLICY_SEL2(_VAL_)                               SET_REG(ADR_AIRPRO_POLICY_DUMY_POLICY0_SIGNAL,_VAL_,16,0xffc0ffff)
#define SET_DUMY_POLICY0_POLICY_SEL3(_VAL_)                               SET_REG(ADR_AIRPRO_POLICY_DUMY_POLICY0_SIGNAL,_VAL_,24,0xc0ffffff)
#define SET_DUMY_POLICY0_MANUAL_VALUE(_VAL_)                              SET_REG(ADR_AIRPRO_POLICY_DUMY_POLICY0_SIGNAL,_VAL_,30,0xbfffffff)
#define SET_DUMY_POLICY0_MANUAL_EN(_VAL_)                                 SET_REG(ADR_AIRPRO_POLICY_DUMY_POLICY0_SIGNAL,_VAL_,31,0x7fffffff)
#define SET_DUMY_POLICY0_POLICY_W1C(_VAL_)                                SET_REG(ADR_AIRPRO_POLICY_DUMY_POLICY0_W1C_W1S,_VAL_,0,0xfffffffe)
#define SET_DUMY_POLICY0_POLICY_W1S(_VAL_)                                SET_REG(ADR_AIRPRO_POLICY_DUMY_POLICY0_W1C_W1S,_VAL_,1,0xfffffffd)
#define SET_DUMY_POLICY0_POLICY(_VAL_)                                    SET_REG(ADR_AIRPRO_POLICY_DUMY_POLICY0_POLICY,_VAL_,0,0x00000000)
#define SET_DUMY_POLICY1_POLICY_SEL0(_VAL_)                               SET_REG(ADR_AIRPRO_POLICY_DUMY_POLICY1_SIGNAL,_VAL_,0,0xffffffc0)
#define SET_DUMY_POLICY1_POLICY_SEL1(_VAL_)                               SET_REG(ADR_AIRPRO_POLICY_DUMY_POLICY1_SIGNAL,_VAL_,8,0xffffc0ff)
#define SET_DUMY_POLICY1_POLICY_SEL2(_VAL_)                               SET_REG(ADR_AIRPRO_POLICY_DUMY_POLICY1_SIGNAL,_VAL_,16,0xffc0ffff)
#define SET_DUMY_POLICY1_POLICY_SEL3(_VAL_)                               SET_REG(ADR_AIRPRO_POLICY_DUMY_POLICY1_SIGNAL,_VAL_,24,0xc0ffffff)
#define SET_DUMY_POLICY1_MANUAL_VALUE(_VAL_)                              SET_REG(ADR_AIRPRO_POLICY_DUMY_POLICY1_SIGNAL,_VAL_,30,0xbfffffff)
#define SET_DUMY_POLICY1_MANUAL_EN(_VAL_)                                 SET_REG(ADR_AIRPRO_POLICY_DUMY_POLICY1_SIGNAL,_VAL_,31,0x7fffffff)
#define SET_DUMY_POLICY1_POLICY_W1C(_VAL_)                                SET_REG(ADR_AIRPRO_POLICY_DUMY_POLICY1_W1C_W1S,_VAL_,0,0xfffffffe)
#define SET_DUMY_POLICY1_POLICY_W1S(_VAL_)                                SET_REG(ADR_AIRPRO_POLICY_DUMY_POLICY1_W1C_W1S,_VAL_,1,0xfffffffd)
#define SET_DUMY_POLICY1_POLICY(_VAL_)                                    SET_REG(ADR_AIRPRO_POLICY_DUMY_POLICY1_POLICY,_VAL_,0,0x00000000)
#define SET_PDU_REQ_POLICY_SEL0(_VAL_)                                    SET_REG(ADR_AIRPRO_POLICY_PDU_REQ_SIGNAL,_VAL_,0,0xffffffc0)
#define SET_PDU_REQ_POLICY_SEL1(_VAL_)                                    SET_REG(ADR_AIRPRO_POLICY_PDU_REQ_SIGNAL,_VAL_,8,0xffffc0ff)
#define SET_PDU_REQ_POLICY_SEL2(_VAL_)                                    SET_REG(ADR_AIRPRO_POLICY_PDU_REQ_SIGNAL,_VAL_,16,0xffc0ffff)
#define SET_PDU_REQ_POLICY_SEL3(_VAL_)                                    SET_REG(ADR_AIRPRO_POLICY_PDU_REQ_SIGNAL,_VAL_,24,0xc0ffffff)
#define SET_PDU_REQ_POLICY_MANUAL_VALUE(_VAL_)                            SET_REG(ADR_AIRPRO_POLICY_PDU_REQ_SIGNAL,_VAL_,30,0xbfffffff)
#define SET_PDU_REQ_POLICY_MANUAL_EN(_VAL_)                               SET_REG(ADR_AIRPRO_POLICY_PDU_REQ_SIGNAL,_VAL_,31,0x7fffffff)
#define SET_PDU_REQ_POLICY_W1C(_VAL_)                                     SET_REG(ADR_AIRPRO_POLICY_PDU_REQ_W1C_W1S,_VAL_,0,0xfffffffe)
#define SET_PDU_REQ_POLICY_W1S(_VAL_)                                     SET_REG(ADR_AIRPRO_POLICY_PDU_REQ_W1C_W1S,_VAL_,1,0xfffffffd)
#define SET_PDU_REQ_POLICY(_VAL_)                                         SET_REG(ADR_AIRPRO_POLICY_PDU_REQ_POLICY,_VAL_,0,0x00000000)
#define SET_AIRPRO_POLICY_SRC_BUS_31_0(_VAL_)                             SET_REG(ADR_AIRPRO_POLICY_SRC_BUS_0,_VAL_,0,0x00000000)
#define SET_AIRPRO_POLICY_SRC_BUS_63_32(_VAL_)                            SET_REG(ADR_AIRPRO_POLICY_SRC_BUS_1,_VAL_,0,0x00000000)
#define SET_ALARM0_BY_FOLLOWER0_POLICY_OUT(_VAL_)                         SET_REG(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_RDOUT,_VAL_,0,0xfffffffe)
#define SET_ALARM1_BY_FOLLOWER1_POLICY_OUT(_VAL_)                         SET_REG(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_RDOUT,_VAL_,0,0xfffffffe)
#define SET_FOLLOWER0_EN_POLICY_OUT(_VAL_)                                SET_REG(ADR_AIRPRO_POLICY_FOLLOWER0_EN_RDOUT,_VAL_,0,0xfffffffe)
#define SET_FOLLOWER1_EN_POLICY_OUT(_VAL_)                                SET_REG(ADR_AIRPRO_POLICY_FOLLOWER1_EN_RDOUT,_VAL_,0,0xfffffffe)
#define SET_RF_TX_EN_R_POLICY_OUT(_VAL_)                                  SET_REG(ADR_AIRPRO_POLICY_RF_TX_EN_R_RDOUT,_VAL_,0,0xfffffffe)
#define SET_PHY_TX_EN_R_POLICY_OUT(_VAL_)                                 SET_REG(ADR_AIRPRO_POLICY_PHY_TX_EN_R_RDOUT,_VAL_,0,0xfffffffe)
#define SET_RF_RX_EN_R_POLICY_OUT(_VAL_)                                  SET_REG(ADR_AIRPRO_POLICY_RF_RX_EN_R_RDOUT,_VAL_,0,0xfffffffe)
#define SET_PHY_RX_EN_R_POLICY_OUT(_VAL_)                                 SET_REG(ADR_AIRPRO_POLICY_PHY_RX_EN_R_RDOUT,_VAL_,0,0xfffffffe)
#define SET_RX_ACCESS_TIMEOUT_POLICY_OUT(_VAL_)                           SET_REG(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_RDOUT,_VAL_,0,0xfffffffe)
#define SET_DUMY_POLICY0_POLICY_OUT(_VAL_)                                SET_REG(ADR_AIRPRO_POLICY_DUMY_POLICY0_RDOUT,_VAL_,0,0xfffffffe)
#define SET_DUMY_POLICY1_POLICY_OUT(_VAL_)                                SET_REG(ADR_AIRPRO_POLICY_DUMY_POLICY1_RDOUT,_VAL_,0,0xfffffffe)
#define SET_PDU_REQ_POLICY_OUT(_VAL_)                                     SET_REG(ADR_AIRPRO_POLICY_PDU_REQ_RDOUT,_VAL_,0,0xfffffffe)
#define SET_AIR_PROTOCOL_FOLLOW1_ALARM_TIME(_VAL_)                        SET_REG(ADR_AIRPRO_FOLLOWER_01_IRQ_DBG,_VAL_,0,0xfffff000)
#define SET_AIR_PROTOCOL_FOLLOW1_IRQ(_VAL_)                               SET_REG(ADR_AIRPRO_FOLLOWER_01_IRQ_DBG,_VAL_,15,0xffff7fff)
#define SET_AIR_PROTOCOL_FOLLOW0_ALARM_TIME(_VAL_)                        SET_REG(ADR_AIRPRO_FOLLOWER_01_IRQ_DBG,_VAL_,16,0xf000ffff)
#define SET_AIR_PROTOCOL_FOLLOW0_IRQ(_VAL_)                               SET_REG(ADR_AIRPRO_FOLLOWER_01_IRQ_DBG,_VAL_,31,0x7fffffff)
#define SET_RG_ANCHOR0_ENABLE(_VAL_)                                      SET_REG(ADR_CSR_ANCHOR_ALARM_0_EN,_VAL_,0,0xfffffffe)
#define SET_RG_ANCHOR0_TIME(_VAL_)                                        SET_REG(ADR_CSR_ANCHOR_ALARM_0_TIME,_VAL_,0,0xf0000000)
#define SET_RG_ANCHOR0_WINDOW_OFFSET_EARLY(_VAL_)                         SET_REG(ADR_CSR_ANCHOR_ALARM_0_OFFSET_EARLY,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR0_WINDOW_OFFSET_LATE(_VAL_)                          SET_REG(ADR_CSR_ANCHOR_ALARM_0_OFFSET_LATE,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR0_NOTIFY0_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY0,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR0_NOTIFY1_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY1,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR0_NOTIFY2_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY2,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR0_NOTIFY3_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY3,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR0_NOTIFY4_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY4,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR0_IRQ_MASK(_VAL_)                                    SET_REG(ADR_CSR_ANCHOR_ALARM_0_IRQ_MASK,_VAL_,0,0xffffff00)
#define SET_RG_ANCHOR0_IRQ_CLEAR_0(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_0_IRQ_CLEAR,_VAL_,0,0xfffffffe)
#define SET_RG_ANCHOR0_IRQ_CLEAR_1(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_0_IRQ_CLEAR,_VAL_,1,0xfffffffd)
#define SET_RG_ANCHOR0_IRQ_CLEAR_2(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_0_IRQ_CLEAR,_VAL_,2,0xfffffffb)
#define SET_RG_ANCHOR0_IRQ_CLEAR_3(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_0_IRQ_CLEAR,_VAL_,3,0xfffffff7)
#define SET_RG_ANCHOR0_IRQ_CLEAR_4(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_0_IRQ_CLEAR,_VAL_,4,0xffffffef)
#define SET_RG_ANCHOR0_IRQ_CLEAR_5(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_0_IRQ_CLEAR,_VAL_,5,0xffffffdf)
#define SET_RG_ANCHOR0_IRQ_CLEAR_6(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_0_IRQ_CLEAR,_VAL_,6,0xffffffbf)
#define SET_RG_ANCHOR0_IRQ_CLEAR_7(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_0_IRQ_CLEAR,_VAL_,7,0xffffff7f)
#define SET_ANCHOR0_IRQ_REASON(_VAL_)                                     SET_REG(ADR_ANCHOR_IRQ_REASON_0,_VAL_,0,0xffffff00)
#define SET_ANCHOR0_IRQ(_VAL_)                                            SET_REG(ADR_ANCHOR_IRQ_REASON_0,_VAL_,8,0xfffffeff)
#define SET_RG_ANCHOR1_ENABLE(_VAL_)                                      SET_REG(ADR_CSR_ANCHOR_ALARM_1_EN,_VAL_,0,0xfffffffe)
#define SET_RG_ANCHOR1_TIME(_VAL_)                                        SET_REG(ADR_CSR_ANCHOR_ALARM_1_TIME,_VAL_,0,0xf0000000)
#define SET_RG_ANCHOR1_WINDOW_OFFSET_EARLY(_VAL_)                         SET_REG(ADR_CSR_ANCHOR_ALARM_1_OFFSET_EARLY,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR1_WINDOW_OFFSET_LATE(_VAL_)                          SET_REG(ADR_CSR_ANCHOR_ALARM_1_OFFSET_LATE,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR1_NOTIFY0_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY0,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR1_NOTIFY1_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY1,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR1_NOTIFY2_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY2,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR1_NOTIFY3_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY3,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR1_NOTIFY4_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY4,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR1_IRQ_MASK(_VAL_)                                    SET_REG(ADR_CSR_ANCHOR_ALARM_1_IRQ_MASK,_VAL_,0,0xffffff00)
#define SET_RG_ANCHOR1_IRQ_CLEAR_0(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_1_IRQ_CLEAR,_VAL_,0,0xfffffffe)
#define SET_RG_ANCHOR1_IRQ_CLEAR_1(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_1_IRQ_CLEAR,_VAL_,1,0xfffffffd)
#define SET_RG_ANCHOR1_IRQ_CLEAR_2(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_1_IRQ_CLEAR,_VAL_,2,0xfffffffb)
#define SET_RG_ANCHOR1_IRQ_CLEAR_3(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_1_IRQ_CLEAR,_VAL_,3,0xfffffff7)
#define SET_RG_ANCHOR1_IRQ_CLEAR_4(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_1_IRQ_CLEAR,_VAL_,4,0xffffffef)
#define SET_RG_ANCHOR1_IRQ_CLEAR_5(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_1_IRQ_CLEAR,_VAL_,5,0xffffffdf)
#define SET_RG_ANCHOR1_IRQ_CLEAR_6(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_1_IRQ_CLEAR,_VAL_,6,0xffffffbf)
#define SET_RG_ANCHOR1_IRQ_CLEAR_7(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_1_IRQ_CLEAR,_VAL_,7,0xffffff7f)
#define SET_ANCHOR1_IRQ_REASON(_VAL_)                                     SET_REG(ADR_ANCHOR_IRQ_REASON_1,_VAL_,0,0xffffff00)
#define SET_ANCHOR1_IRQ(_VAL_)                                            SET_REG(ADR_ANCHOR_IRQ_REASON_1,_VAL_,8,0xfffffeff)
#define SET_RG_ANCHOR2_ENABLE(_VAL_)                                      SET_REG(ADR_CSR_ANCHOR_ALARM_2_EN,_VAL_,0,0xfffffffe)
#define SET_RG_ANCHOR2_TIME(_VAL_)                                        SET_REG(ADR_CSR_ANCHOR_ALARM_2_TIME,_VAL_,0,0xf0000000)
#define SET_RG_ANCHOR2_WINDOW_OFFSET_EARLY(_VAL_)                         SET_REG(ADR_CSR_ANCHOR_ALARM_2_OFFSET_EARLY,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR2_WINDOW_OFFSET_LATE(_VAL_)                          SET_REG(ADR_CSR_ANCHOR_ALARM_2_OFFSET_LATE,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR2_NOTIFY0_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY0,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR2_NOTIFY1_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY1,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR2_NOTIFY2_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY2,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR2_NOTIFY3_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY3,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR2_NOTIFY4_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY4,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR2_IRQ_MASK(_VAL_)                                    SET_REG(ADR_CSR_ANCHOR_ALARM_2_IRQ_MASK,_VAL_,0,0xffffff00)
#define SET_RG_ANCHOR2_IRQ_CLEAR_0(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_2_IRQ_CLEAR,_VAL_,0,0xfffffffe)
#define SET_RG_ANCHOR2_IRQ_CLEAR_1(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_2_IRQ_CLEAR,_VAL_,1,0xfffffffd)
#define SET_RG_ANCHOR2_IRQ_CLEAR_2(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_2_IRQ_CLEAR,_VAL_,2,0xfffffffb)
#define SET_RG_ANCHOR2_IRQ_CLEAR_3(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_2_IRQ_CLEAR,_VAL_,3,0xfffffff7)
#define SET_RG_ANCHOR2_IRQ_CLEAR_4(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_2_IRQ_CLEAR,_VAL_,4,0xffffffef)
#define SET_RG_ANCHOR2_IRQ_CLEAR_5(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_2_IRQ_CLEAR,_VAL_,5,0xffffffdf)
#define SET_RG_ANCHOR2_IRQ_CLEAR_6(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_2_IRQ_CLEAR,_VAL_,6,0xffffffbf)
#define SET_RG_ANCHOR2_IRQ_CLEAR_7(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_2_IRQ_CLEAR,_VAL_,7,0xffffff7f)
#define SET_ANCHOR2_IRQ_REASON(_VAL_)                                     SET_REG(ADR_ANCHOR_IRQ_REASON_2,_VAL_,0,0xffffff00)
#define SET_ANCHOR2_IRQ(_VAL_)                                            SET_REG(ADR_ANCHOR_IRQ_REASON_2,_VAL_,8,0xfffffeff)
#define SET_RG_ANCHOR3_ENABLE(_VAL_)                                      SET_REG(ADR_CSR_ANCHOR_ALARM_3_EN,_VAL_,0,0xfffffffe)
#define SET_RG_ANCHOR3_TIME(_VAL_)                                        SET_REG(ADR_CSR_ANCHOR_ALARM_3_TIME,_VAL_,0,0xf0000000)
#define SET_RG_ANCHOR3_WINDOW_OFFSET_EARLY(_VAL_)                         SET_REG(ADR_CSR_ANCHOR_ALARM_3_OFFSET_EARLY,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR3_WINDOW_OFFSET_LATE(_VAL_)                          SET_REG(ADR_CSR_ANCHOR_ALARM_3_OFFSET_LATE,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR3_NOTIFY0_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY0,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR3_NOTIFY1_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY1,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR3_NOTIFY2_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY2,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR3_NOTIFY3_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY3,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR3_NOTIFY4_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY4,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR3_IRQ_MASK(_VAL_)                                    SET_REG(ADR_CSR_ANCHOR_ALARM_3_IRQ_MASK,_VAL_,0,0xffffff00)
#define SET_RG_ANCHOR3_IRQ_CLEAR_0(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_3_IRQ_CLEAR,_VAL_,0,0xfffffffe)
#define SET_RG_ANCHOR3_IRQ_CLEAR_1(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_3_IRQ_CLEAR,_VAL_,1,0xfffffffd)
#define SET_RG_ANCHOR3_IRQ_CLEAR_2(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_3_IRQ_CLEAR,_VAL_,2,0xfffffffb)
#define SET_RG_ANCHOR3_IRQ_CLEAR_3(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_3_IRQ_CLEAR,_VAL_,3,0xfffffff7)
#define SET_RG_ANCHOR3_IRQ_CLEAR_4(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_3_IRQ_CLEAR,_VAL_,4,0xffffffef)
#define SET_RG_ANCHOR3_IRQ_CLEAR_5(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_3_IRQ_CLEAR,_VAL_,5,0xffffffdf)
#define SET_RG_ANCHOR3_IRQ_CLEAR_6(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_3_IRQ_CLEAR,_VAL_,6,0xffffffbf)
#define SET_RG_ANCHOR3_IRQ_CLEAR_7(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_3_IRQ_CLEAR,_VAL_,7,0xffffff7f)
#define SET_ANCHOR3_IRQ_REASON(_VAL_)                                     SET_REG(ADR_ANCHOR_IRQ_REASON_3,_VAL_,0,0xffffff00)
#define SET_ANCHOR3_IRQ(_VAL_)                                            SET_REG(ADR_ANCHOR_IRQ_REASON_3,_VAL_,8,0xfffffeff)
#define SET_RG_ANCHOR4_ENABLE(_VAL_)                                      SET_REG(ADR_CSR_ANCHOR_ALARM_4_EN,_VAL_,0,0xfffffffe)
#define SET_RG_ANCHOR4_TIME(_VAL_)                                        SET_REG(ADR_CSR_ANCHOR_ALARM_4_TIME,_VAL_,0,0xf0000000)
#define SET_RG_ANCHOR4_WINDOW_OFFSET_EARLY(_VAL_)                         SET_REG(ADR_CSR_ANCHOR_ALARM_4_OFFSET_EARLY,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR4_WINDOW_OFFSET_LATE(_VAL_)                          SET_REG(ADR_CSR_ANCHOR_ALARM_4_OFFSET_LATE,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR4_NOTIFY0_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY0,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR4_NOTIFY1_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY1,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR4_NOTIFY2_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY2,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR4_NOTIFY3_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY3,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR4_NOTIFY4_OFFSET(_VAL_)                              SET_REG(ADR_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY4,_VAL_,0,0xfff00000)
#define SET_RG_ANCHOR4_IRQ_MASK(_VAL_)                                    SET_REG(ADR_CSR_ANCHOR_ALARM_4_IRQ_MASK,_VAL_,0,0xffffff00)
#define SET_RG_ANCHOR4_IRQ_CLEAR_0(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_4_IRQ_CLEAR,_VAL_,0,0xfffffffe)
#define SET_RG_ANCHOR4_IRQ_CLEAR_1(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_4_IRQ_CLEAR,_VAL_,1,0xfffffffd)
#define SET_RG_ANCHOR4_IRQ_CLEAR_2(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_4_IRQ_CLEAR,_VAL_,2,0xfffffffb)
#define SET_RG_ANCHOR4_IRQ_CLEAR_3(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_4_IRQ_CLEAR,_VAL_,3,0xfffffff7)
#define SET_RG_ANCHOR4_IRQ_CLEAR_4(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_4_IRQ_CLEAR,_VAL_,4,0xffffffef)
#define SET_RG_ANCHOR4_IRQ_CLEAR_5(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_4_IRQ_CLEAR,_VAL_,5,0xffffffdf)
#define SET_RG_ANCHOR4_IRQ_CLEAR_6(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_4_IRQ_CLEAR,_VAL_,6,0xffffffbf)
#define SET_RG_ANCHOR4_IRQ_CLEAR_7(_VAL_)                                 SET_REG(ADR_CSR_ANCHOR_ALARM_4_IRQ_CLEAR,_VAL_,7,0xffffff7f)
#define SET_ANCHOR4_IRQ_REASON(_VAL_)                                     SET_REG(ADR_ANCHOR_IRQ_REASON_4,_VAL_,0,0xffffff00)
#define SET_ANCHOR4_IRQ(_VAL_)                                            SET_REG(ADR_ANCHOR_IRQ_REASON_4,_VAL_,8,0xfffffeff)
#define SET_RG_CLOCK_ENABLE(_VAL_)                                        SET_REG(ADR_ANCHOR_CONTROL,_VAL_,0,0xfffffffe)
#define SET_RG_CLOCK_TIME(_VAL_)                                          SET_REG(ADR_ANCHOR_ACTIVE_TIME,_VAL_,0,0xf0000000)
#define SET_RG_ARBIT_PRIORITY(_VAL_)                                      SET_REG(ADR_ANCHOR_ALARM_PRIORITY,_VAL_,0,0xffffffe0)
#define SET_ACTIVE_ANCHOR_TIME(_VAL_)                                     SET_REG(ADR_ANCHOR_ACTIVE_ALARM_INFO,_VAL_,0,0xf0000000)
#define SET_ACTIVE_ANCHOR_ID(_VAL_)                                       SET_REG(ADR_ANCHOR_ACTIVE_ALARM_INFO,_VAL_,28,0x8fffffff)
#define SET_ACTIVE_ANCHOR_VALID(_VAL_)                                    SET_REG(ADR_ANCHOR_ACTIVE_ALARM_INFO,_VAL_,31,0x7fffffff)
#define SET_DBG_TOUCHLATE(_VAL_)                                          SET_REG(ADR_ANCHOR_DBG,_VAL_,0,0xffffffe0)
#define SET_DBG_TOUCHEARLY(_VAL_)                                         SET_REG(ADR_ANCHOR_DBG,_VAL_,5,0xfffffc1f)
#define SET_RX_PDU_TYPE(_VAL_)                                            SET_REG(ADR_RX_PDU_BUF_0,_VAL_,0,0xfffff000)
#define SET_RX_CONN_ID(_VAL_)                                             SET_REG(ADR_RX_PDU_BUF_0,_VAL_,12,0xffff0fff)
#define SET_RX_PDU_BUF_RSV0(_VAL_)                                        SET_REG(ADR_RX_PDU_BUF_0,_VAL_,16,0xff00ffff)
#define SET_RX_PDU_BUF_RSV1(_VAL_)                                        SET_REG(ADR_RX_PDU_BUF_0,_VAL_,24,0x00ffffff)
#define SET_RX_RSSI(_VAL_)                                                SET_REG(ADR_RX_PDU_BUF_1,_VAL_,0,0xffffff00)
#define SET_RX_ACCESS_TIME(_VAL_)                                         SET_REG(ADR_RX_PDU_BUF_1,_VAL_,8,0xf00000ff)
#define SET_RX_PDU_BUF_RSV2(_VAL_)                                        SET_REG(ADR_RX_PDU_BUF_1,_VAL_,28,0x0fffffff)
#define SET_RX_CH(_VAL_)                                                  SET_REG(ADR_RX_PDU_BUF_2,_VAL_,0,0xffffffc0)
#define SET_RX_PDU_BUF_RSV3(_VAL_)                                        SET_REG(ADR_RX_PDU_BUF_2,_VAL_,6,0xffffff3f)
#define SET_RX_INFO(_VAL_)                                                SET_REG(ADR_RX_PDU_BUF_2,_VAL_,8,0xffff00ff)
#define SET_CONN_EVENT(_VAL_)                                             SET_REG(ADR_RX_PDU_BUF_2,_VAL_,16,0x0000ffff)
#define SET_RX_PDU_HEADER(_VAL_)                                          SET_REG(ADR_RX_PDU_PAYLOAD_0,_VAL_,0,0xffff0000)
#define SET_RX_PDU_PAYLOAD_0(_VAL_)                                       SET_REG(ADR_RX_PDU_PAYLOAD_0,_VAL_,16,0xff00ffff)
#define SET_RX_PDU_PAYLOAD_1(_VAL_)                                       SET_REG(ADR_RX_PDU_PAYLOAD_0,_VAL_,24,0x00ffffff)
#define SET_RX_PDU_PAYLOAD_2(_VAL_)                                       SET_REG(ADR_RX_PDU_PAYLOAD_1_0,_VAL_,0,0xffffff00)
#define SET_RX_PDU_PAYLOAD_3(_VAL_)                                       SET_REG(ADR_RX_PDU_PAYLOAD_1_0,_VAL_,8,0xffff00ff)
#define SET_RX_PDU_PAYLOAD_4(_VAL_)                                       SET_REG(ADR_RX_PDU_PAYLOAD_1_0,_VAL_,16,0xff00ffff)
#define SET_RX_PDU_PAYLOAD_5(_VAL_)                                       SET_REG(ADR_RX_PDU_PAYLOAD_1_0,_VAL_,24,0x00ffffff)
#define SET_RX_PDU_PAYLOAD_6(_VAL_)                                       SET_REG(ADR_RX_PDU_PAYLOAD_1_1,_VAL_,0,0xffffff00)
#define SET_RX_PDU_PAYLOAD_7(_VAL_)                                       SET_REG(ADR_RX_PDU_PAYLOAD_1_1,_VAL_,8,0xffff00ff)
#define SET_RX_PDU_PAYLOAD_8(_VAL_)                                       SET_REG(ADR_RX_PDU_PAYLOAD_1_1,_VAL_,16,0xff00ffff)
#define SET_RX_PDU_PAYLOAD_9(_VAL_)                                       SET_REG(ADR_RX_PDU_PAYLOAD_1_1,_VAL_,24,0x00ffffff)
#define SET_RX_PDU_PAYLOAD_10(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_2,_VAL_,0,0xffffff00)
#define SET_RX_PDU_PAYLOAD_11(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_2,_VAL_,8,0xffff00ff)
#define SET_RX_PDU_PAYLOAD_12(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_2,_VAL_,16,0xff00ffff)
#define SET_RX_PDU_PAYLOAD_13(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_2,_VAL_,24,0x00ffffff)
#define SET_RX_PDU_PAYLOAD_14(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_3,_VAL_,0,0xffffff00)
#define SET_RX_PDU_PAYLOAD_15(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_3,_VAL_,8,0xffff00ff)
#define SET_RX_PDU_PAYLOAD_16(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_3,_VAL_,16,0xff00ffff)
#define SET_RX_PDU_PAYLOAD_17(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_3,_VAL_,24,0x00ffffff)
#define SET_RX_PDU_PAYLOAD_18(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_4,_VAL_,0,0xffffff00)
#define SET_RX_PDU_PAYLOAD_19(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_4,_VAL_,8,0xffff00ff)
#define SET_RX_PDU_PAYLOAD_20(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_4,_VAL_,16,0xff00ffff)
#define SET_RX_PDU_PAYLOAD_21(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_4,_VAL_,24,0x00ffffff)
#define SET_RX_PDU_PAYLOAD_22(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_5,_VAL_,0,0xffffff00)
#define SET_RX_PDU_PAYLOAD_23(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_5,_VAL_,8,0xffff00ff)
#define SET_RX_PDU_PAYLOAD_24(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_5,_VAL_,16,0xff00ffff)
#define SET_RX_PDU_PAYLOAD_25(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_5,_VAL_,24,0x00ffffff)
#define SET_RX_PDU_PAYLOAD_26(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_6,_VAL_,0,0xffffff00)
#define SET_RX_PDU_PAYLOAD_27(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_6,_VAL_,8,0xffff00ff)
#define SET_RX_PDU_PAYLOAD_28(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_6,_VAL_,16,0xff00ffff)
#define SET_RX_PDU_PAYLOAD_29(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_6,_VAL_,24,0x00ffffff)
#define SET_RX_PDU_PAYLOAD_30(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_7,_VAL_,0,0xffffff00)
#define SET_RX_PDU_PAYLOAD_31(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_7,_VAL_,8,0xffff00ff)
#define SET_RX_PDU_PAYLOAD_32(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_7,_VAL_,16,0xff00ffff)
#define SET_RX_PDU_PAYLOAD_33(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_7,_VAL_,24,0x00ffffff)
#define SET_RX_PDU_PAYLOAD_34(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_8,_VAL_,0,0xffffff00)
#define SET_RX_PDU_PAYLOAD_35(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_8,_VAL_,8,0xffff00ff)
#define SET_RX_PDU_PAYLOAD_36(_VAL_)                                      SET_REG(ADR_RX_PDU_PAYLOAD_1_8,_VAL_,16,0xff00ffff)
#define SET_TX_PDU_TYPE(_VAL_)                                            SET_REG(ADR_TX_PDU_BUF_0,_VAL_,0,0xfffff000)
#define SET_TX_CONN_ID(_VAL_)                                             SET_REG(ADR_TX_PDU_BUF_0,_VAL_,12,0xffff0fff)
#define SET_TX_PDU_BUF_RSV0(_VAL_)                                        SET_REG(ADR_TX_PDU_BUF_0,_VAL_,16,0xff00ffff)
#define SET_TX_PAYLOAD_OFFSET(_VAL_)                                      SET_REG(ADR_TX_PDU_BUF_0,_VAL_,24,0x00ffffff)
#define SET_TX_PDU_BUF_RSV1(_VAL_)                                        SET_REG(ADR_TX_PDU_BUF_1,_VAL_,0,0x00000000)
#define SET_TX_PDU_BUF_RSV2(_VAL_)                                        SET_REG(ADR_TX_PDU_BUF_2,_VAL_,0,0x00000000)
#define SET_TX_PDU_HDR(_VAL_)                                             SET_REG(ADR_TX_PDU_PAYLOAD_0,_VAL_,0,0xffff0000)
#define SET_TX_PDU_PAYLOAD_0(_VAL_)                                       SET_REG(ADR_TX_PDU_PAYLOAD_0,_VAL_,16,0xff00ffff)
#define SET_TX_PDU_PAYLOAD_1(_VAL_)                                       SET_REG(ADR_TX_PDU_PAYLOAD_0,_VAL_,24,0x00ffffff)
#define SET_TX_PDU_PAYLOAD_2(_VAL_)                                       SET_REG(ADR_TX_PDU_PAYLOAD_1_0,_VAL_,0,0xffffff00)
#define SET_TX_PDU_PAYLOAD_3(_VAL_)                                       SET_REG(ADR_TX_PDU_PAYLOAD_1_0,_VAL_,8,0xffff00ff)
#define SET_TX_PDU_PAYLOAD_4(_VAL_)                                       SET_REG(ADR_TX_PDU_PAYLOAD_1_0,_VAL_,16,0xff00ffff)
#define SET_TX_PDU_PAYLOAD_5(_VAL_)                                       SET_REG(ADR_TX_PDU_PAYLOAD_1_0,_VAL_,24,0x00ffffff)
#define SET_TX_PDU_PAYLOAD_6(_VAL_)                                       SET_REG(ADR_TX_PDU_PAYLOAD_1_1,_VAL_,0,0xffffff00)
#define SET_TX_PDU_PAYLOAD_7(_VAL_)                                       SET_REG(ADR_TX_PDU_PAYLOAD_1_1,_VAL_,8,0xffff00ff)
#define SET_TX_PDU_PAYLOAD_8(_VAL_)                                       SET_REG(ADR_TX_PDU_PAYLOAD_1_1,_VAL_,16,0xff00ffff)
#define SET_TX_PDU_PAYLOAD_9(_VAL_)                                       SET_REG(ADR_TX_PDU_PAYLOAD_1_1,_VAL_,24,0x00ffffff)
#define SET_TX_PDU_PAYLOAD_10(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_2,_VAL_,0,0xffffff00)
#define SET_TX_PDU_PAYLOAD_11(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_2,_VAL_,8,0xffff00ff)
#define SET_TX_PDU_PAYLOAD_12(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_2,_VAL_,16,0xff00ffff)
#define SET_TX_PDU_PAYLOAD_13(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_2,_VAL_,24,0x00ffffff)
#define SET_TX_PDU_PAYLOAD_14(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_3,_VAL_,0,0xffffff00)
#define SET_TX_PDU_PAYLOAD_15(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_3,_VAL_,8,0xffff00ff)
#define SET_TX_PDU_PAYLOAD_16(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_3,_VAL_,16,0xff00ffff)
#define SET_TX_PDU_PAYLOAD_17(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_3,_VAL_,24,0x00ffffff)
#define SET_TX_PDU_PAYLOAD_18(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_4,_VAL_,0,0xffffff00)
#define SET_TX_PDU_PAYLOAD_19(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_4,_VAL_,8,0xffff00ff)
#define SET_TX_PDU_PAYLOAD_20(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_4,_VAL_,16,0xff00ffff)
#define SET_TX_PDU_PAYLOAD_21(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_4,_VAL_,24,0x00ffffff)
#define SET_TX_PDU_PAYLOAD_22(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_5,_VAL_,0,0xffffff00)
#define SET_TX_PDU_PAYLOAD_23(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_5,_VAL_,8,0xffff00ff)
#define SET_TX_PDU_PAYLOAD_24(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_5,_VAL_,16,0xff00ffff)
#define SET_TX_PDU_PAYLOAD_25(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_5,_VAL_,24,0x00ffffff)
#define SET_TX_PDU_PAYLOAD_26(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_6,_VAL_,0,0xffffff00)
#define SET_TX_PDU_PAYLOAD_27(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_6,_VAL_,8,0xffff00ff)
#define SET_TX_PDU_PAYLOAD_28(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_6,_VAL_,16,0xff00ffff)
#define SET_TX_PDU_PAYLOAD_29(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_6,_VAL_,24,0x00ffffff)
#define SET_TX_PDU_PAYLOAD_30(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_7,_VAL_,0,0xffffff00)
#define SET_TX_PDU_PAYLOAD_31(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_7,_VAL_,8,0xffff00ff)
#define SET_TX_PDU_PAYLOAD_32(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_7,_VAL_,16,0xff00ffff)
#define SET_TX_PDU_PAYLOAD_33(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_7,_VAL_,24,0x00ffffff)
#define SET_TX_PDU_PAYLOAD_34(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_8,_VAL_,0,0xffffff00)
#define SET_TX_PDU_PAYLOAD_35(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_8,_VAL_,8,0xffff00ff)
#define SET_TX_PDU_PAYLOAD_36(_VAL_)                                      SET_REG(ADR_TX_PDU_PAYLOAD_1_8,_VAL_,16,0xff00ffff)
#define SET_VALID2(_VAL_)                                                 SET_REG(ADR_WSID2,_VAL_,0,0xfffffffe)
#define SET_PEER_QOS_EN2(_VAL_)                                           SET_REG(ADR_WSID2,_VAL_,1,0xfffffffd)
#define SET_PEER_OP_MODE2(_VAL_)                                          SET_REG(ADR_WSID2,_VAL_,2,0xfffffff3)
#define SET_PEER_HT_MODE2(_VAL_)                                          SET_REG(ADR_WSID2,_VAL_,4,0xffffffcf)
#define SET_PEER_MAC2_31_0(_VAL_)                                         SET_REG(ADR_PEER_MAC2_0,_VAL_,0,0x00000000)
#define SET_PEER_MAC2_47_32(_VAL_)                                        SET_REG(ADR_PEER_MAC2_1,_VAL_,0,0xffff0000)
#define SET_TX_ACK_POLICY_2_0(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_2_0,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_2_0(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_2_0,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_2_1(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_2_1,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_2_1(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_2_1,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_2_2(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_2_2,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_2_2(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_2_2,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_2_3(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_2_3,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_2_3(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_2_3,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_2_4(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_2_4,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_2_4(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_2_4,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_2_5(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_2_5,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_2_5(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_2_5,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_2_6(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_2_6,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_2_6(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_2_6,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_2_7(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_2_7,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_2_7(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_2_7,_VAL_,0,0xfffff000)
#define SET_VALID3(_VAL_)                                                 SET_REG(ADR_WSID3,_VAL_,0,0xfffffffe)
#define SET_PEER_QOS_EN3(_VAL_)                                           SET_REG(ADR_WSID3,_VAL_,1,0xfffffffd)
#define SET_PEER_OP_MODE3(_VAL_)                                          SET_REG(ADR_WSID3,_VAL_,2,0xfffffff3)
#define SET_PEER_HT_MODE3(_VAL_)                                          SET_REG(ADR_WSID3,_VAL_,4,0xffffffcf)
#define SET_PEER_MAC3_31_0(_VAL_)                                         SET_REG(ADR_PEER_MAC3_0,_VAL_,0,0x00000000)
#define SET_PEER_MAC3_47_32(_VAL_)                                        SET_REG(ADR_PEER_MAC3_1,_VAL_,0,0xffff0000)
#define SET_TX_ACK_POLICY_3_0(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_3_0,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_3_0(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_3_0,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_3_1(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_3_1,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_3_1(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_3_1,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_3_2(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_3_2,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_3_2(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_3_2,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_3_3(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_3_3,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_3_3(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_3_3,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_3_4(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_3_4,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_3_4(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_3_4,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_3_5(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_3_5,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_3_5(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_3_5,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_3_6(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_3_6,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_3_6(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_3_6,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_3_7(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_3_7,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_3_7(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_3_7,_VAL_,0,0xfffff000)
#define SET_VALID4(_VAL_)                                                 SET_REG(ADR_WSID4,_VAL_,0,0xfffffffe)
#define SET_PEER_QOS_EN4(_VAL_)                                           SET_REG(ADR_WSID4,_VAL_,1,0xfffffffd)
#define SET_PEER_OP_MODE4(_VAL_)                                          SET_REG(ADR_WSID4,_VAL_,2,0xfffffff3)
#define SET_PEER_HT_MODE4(_VAL_)                                          SET_REG(ADR_WSID4,_VAL_,4,0xffffffcf)
#define SET_PEER_MAC4_31_0(_VAL_)                                         SET_REG(ADR_PEER_MAC4_0,_VAL_,0,0x00000000)
#define SET_PEER_MAC4_47_32(_VAL_)                                        SET_REG(ADR_PEER_MAC4_1,_VAL_,0,0xffff0000)
#define SET_TX_ACK_POLICY_4_0(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_4_0,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_4_0(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_4_0,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_4_1(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_4_1,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_4_1(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_4_1,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_4_2(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_4_2,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_4_2(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_4_2,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_4_3(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_4_3,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_4_3(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_4_3,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_4_4(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_4_4,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_4_4(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_4_4,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_4_5(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_4_5,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_4_5(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_4_5,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_4_6(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_4_6,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_4_6(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_4_6,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_4_7(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_4_7,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_4_7(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_4_7,_VAL_,0,0xfffff000)
#define SET_VALID5(_VAL_)                                                 SET_REG(ADR_WSID5,_VAL_,0,0xfffffffe)
#define SET_PEER_QOS_EN5(_VAL_)                                           SET_REG(ADR_WSID5,_VAL_,1,0xfffffffd)
#define SET_PEER_OP_MODE5(_VAL_)                                          SET_REG(ADR_WSID5,_VAL_,2,0xfffffff3)
#define SET_PEER_HT_MODE5(_VAL_)                                          SET_REG(ADR_WSID5,_VAL_,4,0xffffffcf)
#define SET_PEER_MAC5_31_0(_VAL_)                                         SET_REG(ADR_PEER_MAC5_0,_VAL_,0,0x00000000)
#define SET_PEER_MAC5_47_32(_VAL_)                                        SET_REG(ADR_PEER_MAC5_1,_VAL_,0,0xffff0000)
#define SET_TX_ACK_POLICY_5_0(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_5_0,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_5_0(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_5_0,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_5_1(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_5_1,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_5_1(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_5_1,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_5_2(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_5_2,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_5_2(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_5_2,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_5_3(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_5_3,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_5_3(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_5_3,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_5_4(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_5_4,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_5_4(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_5_4,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_5_5(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_5_5,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_5_5(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_5_5,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_5_6(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_5_6,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_5_6(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_5_6,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_5_7(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_5_7,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_5_7(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_5_7,_VAL_,0,0xfffff000)
#define SET_VALID6(_VAL_)                                                 SET_REG(ADR_WSID6,_VAL_,0,0xfffffffe)
#define SET_PEER_QOS_EN6(_VAL_)                                           SET_REG(ADR_WSID6,_VAL_,1,0xfffffffd)
#define SET_PEER_OP_MODE6(_VAL_)                                          SET_REG(ADR_WSID6,_VAL_,2,0xfffffff3)
#define SET_PEER_HT_MODE6(_VAL_)                                          SET_REG(ADR_WSID6,_VAL_,4,0xffffffcf)
#define SET_PEER_MAC6_31_0(_VAL_)                                         SET_REG(ADR_PEER_MAC6_0,_VAL_,0,0x00000000)
#define SET_PEER_MAC6_47_32(_VAL_)                                        SET_REG(ADR_PEER_MAC6_1,_VAL_,0,0xffff0000)
#define SET_TX_ACK_POLICY_6_0(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_6_0,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_6_0(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_6_0,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_6_1(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_6_1,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_6_1(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_6_1,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_6_2(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_6_2,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_6_2(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_6_2,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_6_3(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_6_3,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_6_3(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_6_3,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_6_4(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_6_4,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_6_4(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_6_4,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_6_5(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_6_5,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_6_5(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_6_5,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_6_6(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_6_6,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_6_6(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_6_6,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_6_7(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_6_7,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_6_7(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_6_7,_VAL_,0,0xfffff000)
#define SET_VALID7(_VAL_)                                                 SET_REG(ADR_WSID7,_VAL_,0,0xfffffffe)
#define SET_PEER_QOS_EN7(_VAL_)                                           SET_REG(ADR_WSID7,_VAL_,1,0xfffffffd)
#define SET_PEER_OP_MODE7(_VAL_)                                          SET_REG(ADR_WSID7,_VAL_,2,0xfffffff3)
#define SET_PEER_HT_MODE7(_VAL_)                                          SET_REG(ADR_WSID7,_VAL_,4,0xffffffcf)
#define SET_PEER_MAC7_31_0(_VAL_)                                         SET_REG(ADR_PEER_MAC7_0,_VAL_,0,0x00000000)
#define SET_PEER_MAC7_47_32(_VAL_)                                        SET_REG(ADR_PEER_MAC7_1,_VAL_,0,0xffff0000)
#define SET_TX_ACK_POLICY_7_0(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_7_0,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_7_0(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_7_0,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_7_1(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_7_1,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_7_1(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_7_1,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_7_2(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_7_2,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_7_2(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_7_2,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_7_3(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_7_3,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_7_3(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_7_3,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_7_4(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_7_4,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_7_4(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_7_4,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_7_5(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_7_5,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_7_5(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_7_5,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_7_6(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_7_6,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_7_6(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_7_6,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_7_7(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_7_7,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_7_7(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_7_7,_VAL_,0,0xfffff000)
#define SET_VALID8(_VAL_)                                                 SET_REG(ADR_WSID8,_VAL_,0,0xfffffffe)
#define SET_PEER_QOS_EN8(_VAL_)                                           SET_REG(ADR_WSID8,_VAL_,1,0xfffffffd)
#define SET_PEER_OP_MODE8(_VAL_)                                          SET_REG(ADR_WSID8,_VAL_,2,0xfffffff3)
#define SET_PEER_HT_MODE8(_VAL_)                                          SET_REG(ADR_WSID8,_VAL_,4,0xffffffcf)
#define SET_PEER_MAC8_31_0(_VAL_)                                         SET_REG(ADR_PEER_MAC8_0,_VAL_,0,0x00000000)
#define SET_PEER_MAC8_47_32(_VAL_)                                        SET_REG(ADR_PEER_MAC8_1,_VAL_,0,0xffff0000)
#define SET_TX_ACK_POLICY_8_0(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_8_0,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_8_0(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_8_0,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_8_1(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_8_1,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_8_1(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_8_1,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_8_2(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_8_2,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_8_2(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_8_2,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_8_3(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_8_3,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_8_3(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_8_3,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_8_4(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_8_4,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_8_4(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_8_4,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_8_5(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_8_5,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_8_5(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_8_5,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_8_6(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_8_6,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_8_6(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_8_6,_VAL_,0,0xfffff000)
#define SET_TX_ACK_POLICY_8_7(_VAL_)                                      SET_REG(ADR_TX_ACK_POLICY_8_7,_VAL_,0,0xfffffffc)
#define SET_TX_SEQ_CTRL_8_7(_VAL_)                                        SET_REG(ADR_TX_SEQ_CTRL_8_7,_VAL_,0,0xfffff000)
#define SET_SHA_MSG0(_VAL_)                                               SET_REG(ADR_SHA_MSG0,_VAL_,0,0x00000000)
#define SET_SHA_MSG1(_VAL_)                                               SET_REG(ADR_SHA_MSG1,_VAL_,0,0x00000000)
#define SET_SHA_MSG2(_VAL_)                                               SET_REG(ADR_SHA_MSG2,_VAL_,0,0x00000000)
#define SET_SHA_MSG3(_VAL_)                                               SET_REG(ADR_SHA_MSG3,_VAL_,0,0x00000000)
#define SET_SHA_MSG4(_VAL_)                                               SET_REG(ADR_SHA_MSG4,_VAL_,0,0x00000000)
#define SET_SHA_MSG5(_VAL_)                                               SET_REG(ADR_SHA_MSG5,_VAL_,0,0x00000000)
#define SET_SHA_MSG6(_VAL_)                                               SET_REG(ADR_SHA_MSG6,_VAL_,0,0x00000000)
#define SET_SHA_MSG7(_VAL_)                                               SET_REG(ADR_SHA_MSG7,_VAL_,0,0x00000000)
#define SET_SHA_MSG8(_VAL_)                                               SET_REG(ADR_SHA_MSG8,_VAL_,0,0x00000000)
#define SET_SHA_MSG9(_VAL_)                                               SET_REG(ADR_SHA_MSG9,_VAL_,0,0x00000000)
#define SET_SHA_MSG10(_VAL_)                                              SET_REG(ADR_SHA_MSG10,_VAL_,0,0x00000000)
#define SET_SHA_MSG11(_VAL_)                                              SET_REG(ADR_SHA_MSG11,_VAL_,0,0x00000000)
#define SET_SHA_MSG12(_VAL_)                                              SET_REG(ADR_SHA_MSG12,_VAL_,0,0x00000000)
#define SET_SHA_MSG13(_VAL_)                                              SET_REG(ADR_SHA_MSG13,_VAL_,0,0x00000000)
#define SET_SHA_MSG14(_VAL_)                                              SET_REG(ADR_SHA_MSG14,_VAL_,0,0x00000000)
#define SET_SHA_MSG15(_VAL_)                                              SET_REG(ADR_SHA_MSG15,_VAL_,0,0x00000000)
#define SET_SHA_MSG0H(_VAL_)                                              SET_REG(ADR_SHA_MSG0H,_VAL_,0,0x00000000)
#define SET_SHA_MSG1H(_VAL_)                                              SET_REG(ADR_SHA_MSG1H,_VAL_,0,0x00000000)
#define SET_SHA_MSG2H(_VAL_)                                              SET_REG(ADR_SHA_MSG2H,_VAL_,0,0x00000000)
#define SET_SHA_MSG3H(_VAL_)                                              SET_REG(ADR_SHA_MSG3H,_VAL_,0,0x00000000)
#define SET_SHA_MSG4H(_VAL_)                                              SET_REG(ADR_SHA_MSG4H,_VAL_,0,0x00000000)
#define SET_SHA_MSG5H(_VAL_)                                              SET_REG(ADR_SHA_MSG5H,_VAL_,0,0x00000000)
#define SET_SHA_MSG6H(_VAL_)                                              SET_REG(ADR_SHA_MSG6H,_VAL_,0,0x00000000)
#define SET_SHA_MSG7H(_VAL_)                                              SET_REG(ADR_SHA_MSG7H,_VAL_,0,0x00000000)
#define SET_SHA_MSG8H(_VAL_)                                              SET_REG(ADR_SHA_MSG8H,_VAL_,0,0x00000000)
#define SET_SHA_MSG9H(_VAL_)                                              SET_REG(ADR_SHA_MSG9H,_VAL_,0,0x00000000)
#define SET_SHA_MSG10H(_VAL_)                                             SET_REG(ADR_SHA_MSG10H,_VAL_,0,0x00000000)
#define SET_SHA_MSG11H(_VAL_)                                             SET_REG(ADR_SHA_MSG11H,_VAL_,0,0x00000000)
#define SET_SHA_MSG12H(_VAL_)                                             SET_REG(ADR_SHA_MSG12H,_VAL_,0,0x00000000)
#define SET_SHA_MSG13H(_VAL_)                                             SET_REG(ADR_SHA_MSG13H,_VAL_,0,0x00000000)
#define SET_SHA_MSG14H(_VAL_)                                             SET_REG(ADR_SHA_MSG14H,_VAL_,0,0x00000000)
#define SET_SHA_MSG15H(_VAL_)                                             SET_REG(ADR_SHA_MSG15H,_VAL_,0,0x00000000)
#define SET_SHA_COEF_A(_VAL_)                                             SET_REG(ADR_SHA_COEF_A,_VAL_,0,0x00000000)
#define SET_SHA_COEF_B(_VAL_)                                             SET_REG(ADR_SHA_COEF_B,_VAL_,0,0x00000000)
#define SET_SHA_COEF_C(_VAL_)                                             SET_REG(ADR_SHA_COEF_C,_VAL_,0,0x00000000)
#define SET_SHA_COEF_D(_VAL_)                                             SET_REG(ADR_SHA_COEF_D,_VAL_,0,0x00000000)
#define SET_SHA_COEF_E(_VAL_)                                             SET_REG(ADR_SHA_COEF_E,_VAL_,0,0x00000000)
#define SET_SHA_COEF_F(_VAL_)                                             SET_REG(ADR_SHA_COEF_F,_VAL_,0,0x00000000)
#define SET_SHA_COEF_G(_VAL_)                                             SET_REG(ADR_SHA_COEF_G,_VAL_,0,0x00000000)
#define SET_SHA_COEF_H(_VAL_)                                             SET_REG(ADR_SHA_COEF_H,_VAL_,0,0x00000000)
#define SET_SHA_COEF_AH(_VAL_)                                            SET_REG(ADR_SHA_COEF_AH,_VAL_,0,0x00000000)
#define SET_SHA_COEF_BH(_VAL_)                                            SET_REG(ADR_SHA_COEF_BH,_VAL_,0,0x00000000)
#define SET_SHA_COEF_CH(_VAL_)                                            SET_REG(ADR_SHA_COEF_CH,_VAL_,0,0x00000000)
#define SET_SHA_COEF_DH(_VAL_)                                            SET_REG(ADR_SHA_COEF_DH,_VAL_,0,0x00000000)
#define SET_SHA_COEF_EH(_VAL_)                                            SET_REG(ADR_SHA_COEF_EH,_VAL_,0,0x00000000)
#define SET_SHA_COEF_FH(_VAL_)                                            SET_REG(ADR_SHA_COEF_FH,_VAL_,0,0x00000000)
#define SET_SHA_COEF_GH(_VAL_)                                            SET_REG(ADR_SHA_COEF_GH,_VAL_,0,0x00000000)
#define SET_SHA_COEF_HH(_VAL_)                                            SET_REG(ADR_SHA_COEF_HH,_VAL_,0,0x00000000)
#define SET_SHA_MODE(_VAL_)                                               SET_REG(ADR_SHA_CTL,_VAL_,0,0xfffffff8)
#define SET_FIRST_BLK(_VAL_)                                              SET_REG(ADR_SHA_CTL,_VAL_,3,0xfffffff7)
#define SET_SHA_BUSY(_VAL_)                                               SET_REG(ADR_SHA_CTL,_VAL_,4,0xffffffef)
#define SET_SHA_LITTLE(_VAL_)                                             SET_REG(ADR_SHA_CTL,_VAL_,5,0xffffffdf)
#define SET_SHA_START(_VAL_)                                              SET_REG(ADR_SHA_CMD,_VAL_,0,0xfffffffe)
#define SET_SHA_RST(_VAL_)                                                SET_REG(ADR_SHA_CMD,_VAL_,1,0xfffffffd)
#define SET_SHA_LOAD(_VAL_)                                               SET_REG(ADR_SHA_CMD,_VAL_,2,0xfffffffb)
#define SET_AES_CIPHER_EN(_VAL_)                                          SET_REG(ADR_AES_CTRL,_VAL_,0,0xfffffffe)
#define SET_KEY_MODE(_VAL_)                                               SET_REG(ADR_AES_CTRL,_VAL_,1,0xfffffff9)
#define SET_INVERSE_CIPHER(_VAL_)                                         SET_REG(ADR_AES_CTRL,_VAL_,3,0xfffffff7)
#define SET_IVCTR_AUTO_CNT_EN(_VAL_)                                      SET_REG(ADR_AES_CTRL,_VAL_,4,0xffffffef)
#define SET_PREMUX_A_SEL(_VAL_)                                           SET_REG(ADR_AES_MUX_SEL,_VAL_,0,0xfffffffc)
#define SET_PREMUX_B_SEL(_VAL_)                                           SET_REG(ADR_AES_MUX_SEL,_VAL_,2,0xfffffff3)
#define SET_POSTMUX_A_SEL(_VAL_)                                          SET_REG(ADR_AES_MUX_SEL,_VAL_,4,0xffffffcf)
#define SET_PREMUX_BYPASS_SEL(_VAL_)                                      SET_REG(ADR_AES_MUX_SEL,_VAL_,6,0xffffffbf)
#define SET_POSTMUX_BYPASS_SEL(_VAL_)                                     SET_REG(ADR_AES_MUX_SEL,_VAL_,7,0xffffff7f)
#define SET_MUL_MUX_SEL(_VAL_)                                            SET_REG(ADR_AES_MUX_SEL,_VAL_,8,0xfffffeff)
#define SET_MUL_BYPASS_SEL(_VAL_)                                         SET_REG(ADR_AES_MUX_SEL,_VAL_,9,0xfffffdff)
#define SET_AES_KICK(_VAL_)                                               SET_REG(ADR_AES_CMD,_VAL_,0,0xfffffffe)
#define SET_AES_RESET(_VAL_)                                              SET_REG(ADR_AES_CMD,_VAL_,1,0xfffffffd)
#define SET_GEN_KEY(_VAL_)                                                SET_REG(ADR_AES_CMD,_VAL_,2,0xfffffffb)
#define SET_AES_KEY_0(_VAL_)                                              SET_REG(ADR_AES_KEY_0,_VAL_,0,0x00000000)
#define SET_AES_KEY_1(_VAL_)                                              SET_REG(ADR_AES_KEY_1,_VAL_,0,0x00000000)
#define SET_AES_KEY_2(_VAL_)                                              SET_REG(ADR_AES_KEY_2,_VAL_,0,0x00000000)
#define SET_AES_KEY_3(_VAL_)                                              SET_REG(ADR_AES_KEY_3,_VAL_,0,0x00000000)
#define SET_AES_KEY_4(_VAL_)                                              SET_REG(ADR_AES_KEY_4,_VAL_,0,0x00000000)
#define SET_AES_KEY_5(_VAL_)                                              SET_REG(ADR_AES_KEY_5,_VAL_,0,0x00000000)
#define SET_AES_KEY_6(_VAL_)                                              SET_REG(ADR_AES_KEY_6,_VAL_,0,0x00000000)
#define SET_AES_KEY_7(_VAL_)                                              SET_REG(ADR_AES_KEY_7,_VAL_,0,0x00000000)
#define SET_AES_IVCTR_0(_VAL_)                                            SET_REG(ADR_AES_IVCTR_0,_VAL_,0,0x00000000)
#define SET_AES_IVCTR_1(_VAL_)                                            SET_REG(ADR_AES_IVCTR_1,_VAL_,0,0x00000000)
#define SET_AES_IVCTR_2(_VAL_)                                            SET_REG(ADR_AES_IVCTR_2,_VAL_,0,0x00000000)
#define SET_AES_IVCTR_3(_VAL_)                                            SET_REG(ADR_AES_IVCTR_3,_VAL_,0,0x00000000)
#define SET_AES_DIN_0(_VAL_)                                              SET_REG(ADR_AES_DIN_0,_VAL_,0,0x00000000)
#define SET_AES_DIN_1(_VAL_)                                              SET_REG(ADR_AES_DIN_1,_VAL_,0,0x00000000)
#define SET_AES_DIN_2(_VAL_)                                              SET_REG(ADR_AES_DIN_2,_VAL_,0,0x00000000)
#define SET_AES_DIN_3(_VAL_)                                              SET_REG(ADR_AES_DIN_3,_VAL_,0,0x00000000)
#define SET_AES_DOUT_0(_VAL_)                                             SET_REG(ADR_AES_DOUT_0,_VAL_,0,0x00000000)
#define SET_AES_DOUT_1(_VAL_)                                             SET_REG(ADR_AES_DOUT_1,_VAL_,0,0x00000000)
#define SET_AES_DOUT_2(_VAL_)                                             SET_REG(ADR_AES_DOUT_2,_VAL_,0,0x00000000)
#define SET_AES_DOUT_3(_VAL_)                                             SET_REG(ADR_AES_DOUT_3,_VAL_,0,0x00000000)
#define SET_MUL_DIN0_0(_VAL_)                                             SET_REG(ADR_MUL_DIN0_0,_VAL_,0,0x00000000)
#define SET_MUL_DIN0_1(_VAL_)                                             SET_REG(ADR_MUL_DIN0_1,_VAL_,0,0x00000000)
#define SET_MUL_DIN0_2(_VAL_)                                             SET_REG(ADR_MUL_DIN0_2,_VAL_,0,0x00000000)
#define SET_MUL_DIN0_3(_VAL_)                                             SET_REG(ADR_MUL_DIN0_3,_VAL_,0,0x00000000)
#define SET_MUL_DIN1_0(_VAL_)                                             SET_REG(ADR_MUL_DIN1_0,_VAL_,0,0x00000000)
#define SET_MUL_DIN1_1(_VAL_)                                             SET_REG(ADR_MUL_DIN1_1,_VAL_,0,0x00000000)
#define SET_MUL_DIN1_2(_VAL_)                                             SET_REG(ADR_MUL_DIN1_2,_VAL_,0,0x00000000)
#define SET_MUL_DIN1_3(_VAL_)                                             SET_REG(ADR_MUL_DIN1_3,_VAL_,0,0x00000000)
#define SET_MUL_DOUT_0(_VAL_)                                             SET_REG(ADR_MUL_DOUT_0,_VAL_,0,0x00000000)
#define SET_MUL_DOUT_1(_VAL_)                                             SET_REG(ADR_MUL_DOUT_1,_VAL_,0,0x00000000)
#define SET_MUL_DOUT_2(_VAL_)                                             SET_REG(ADR_MUL_DOUT_2,_VAL_,0,0x00000000)
#define SET_MUL_DOUT_3(_VAL_)                                             SET_REG(ADR_MUL_DOUT_3,_VAL_,0,0x00000000)
#define SET_MUL_KICK(_VAL_)                                               SET_REG(ADR_MUL_CMD,_VAL_,0,0xfffffffe)
#define SET_MUL_RESET(_VAL_)                                              SET_REG(ADR_MUL_CMD,_VAL_,1,0xfffffffd)
#define SET_CUR_COP_INST(_VAL_)                                           SET_REG(ADR_CUR_COP_INST,_VAL_,0,0x00000000)
#define SET_LAST_COP_INST(_VAL_)                                          SET_REG(ADR_LAST_COP_INST,_VAL_,0,0x00000000)
#define SET_AES_SETKEY_CNT(_VAL_)                                         SET_REG(ADR_SETKEY_CNT,_VAL_,0,0x00000000)
#define SET_COPIF_VER_CODE(_VAL_)                                         SET_REG(ADR_COPIF_VER,_VAL_,0,0xffffff00)
#define SET_MUL_R_0(_VAL_)                                                SET_REG(ADR_MUL_R_0,_VAL_,0,0x00000000)
#define SET_MUL_R_1(_VAL_)                                                SET_REG(ADR_MUL_R_1,_VAL_,0,0x00000000)
#define SET_MUL_R_2(_VAL_)                                                SET_REG(ADR_MUL_R_2,_VAL_,0,0x00000000)
#define SET_MUL_R_3(_VAL_)                                                SET_REG(ADR_MUL_R_3,_VAL_,0,0x00000000)
#define SET_SEED_SAMPLE_BIT_CNT(_VAL_)                                    SET_REG(ADR_TRNG_CTRL,_VAL_,0,0xffffffc0)
#define SET_SEED_SAMPLE(_VAL_)                                            SET_REG(ADR_TRNG_KICK,_VAL_,0,0xfffffffe)
#define SET_TRNG_EN(_VAL_)                                                SET_REG(ADR_TRNG_KICK,_VAL_,1,0xfffffffd)
#define SET_SAMPLED_SEED(_VAL_)                                           SET_REG(ADR_SAMPLED_SEED,_VAL_,0,0x00000000)
#define SET_SAMPLE_BUSY(_VAL_)                                            SET_REG(ADR_SEED_STATUS,_VAL_,0,0xfffffffe)
#define SET_LFSR_MODE(_VAL_)                                              SET_REG(ADR_LFSR_CTRL,_VAL_,0,0xfffffffc)
#define SET_LFSR_EN(_VAL_)                                                SET_REG(ADR_LFSR_EN,_VAL_,0,0xfffffffe)
#define SET_LFSR_NEXT_CNT(_VAL_)                                          SET_REG(ADR_LFSR_NEXT,_VAL_,0,0xffff0000)
#define SET_LFSR_NEXT(_VAL_)                                              SET_REG(ADR_LFSR_NEXT,_VAL_,16,0xfffeffff)
#define SET_RANDOM_VALUE(_VAL_)                                           SET_REG(ADR_RANDOM_VALUE,_VAL_,0,0x00000000)
#define SET_WAIT_BUSY_CYCLE_CNT(_VAL_)                                    SET_REG(ADR_WAIT_BUSY_CYCLE_CNT,_VAL_,0,0xfffffc00)
#define SET_COPIF_TIMEOUT_VALUE(_VAL_)                                    SET_REG(ADR_COPIF_TIMEOUT_VALUE,_VAL_,0,0x00000000)
#define SET_COPIF_BASE_ADDR(_VAL_)                                        SET_REG(ADR_COPIF_BASE_ADDR,_VAL_,0,0xfffffc00)
#define SET_COPIF_BUSY_TIMEOUT_FLAG(_VAL_)                                SET_REG(ADR_COPIF_ERROR_STATUS,_VAL_,0,0xfffffffe)
#define SET_COPIF_UNSUPPORTED_COPIF_INST_FLAG(_VAL_)                      SET_REG(ADR_COPIF_ERROR_STATUS,_VAL_,1,0xfffffffd)
#define SET_COPIF_ACCESS_INVALID_ADDRESS_FLAG(_VAL_)                      SET_REG(ADR_COPIF_ERROR_STATUS,_VAL_,2,0xfffffffb)
#define SET_COPIF_TIMEOUT_NMI_INT(_VAL_)                                  SET_REG(ADR_COPIF_ERROR_STATUS,_VAL_,3,0xfffffff7)
#define SET_CUR_ABORT_INST(_VAL_)                                         SET_REG(ADR_COPIF_ERROR_STATUS,_VAL_,4,0xffffffef)
#define SET_COPIF_TIMEOUT_TRAP_EN(_VAL_)                                  SET_REG(ADR_COPIF_TRAP,_VAL_,0,0xfffffffe)
#define SET_COPIF_UNSUPPORTED_INST_TRAP_EN(_VAL_)                         SET_REG(ADR_COPIF_TRAP,_VAL_,1,0xfffffffd)
#define SET_COPIF_ACCESS_INVALID_ADDRESS_TRAP_EN(_VAL_)                   SET_REG(ADR_COPIF_TRAP,_VAL_,2,0xfffffffb)
#define SET_COPIF_TIMEOUT_NMI_INT_EN(_VAL_)                               SET_REG(ADR_COPIF_TRAP,_VAL_,3,0xfffffff7)
#define SET_ECCP_EN(_VAL_)                                                SET_REG(ADR_ECCP_CTRL,_VAL_,0,0xfffffffe)
#define SET_ECCP_RESET(_VAL_)                                             SET_REG(ADR_ECCP_CTRL,_VAL_,1,0xfffffffd)
#define SET_ECCP_RESTART(_VAL_)                                           SET_REG(ADR_ECCP_CTRL,_VAL_,2,0xfffffffb)
#define SET_ECCP_START(_VAL_)                                             SET_REG(ADR_ECCP_CTRL,_VAL_,3,0xfffffff7)
#define SET_ECCP_FETCH_START_ADDR(_VAL_)                                  SET_REG(ADR_ECCP_CTRL,_VAL_,4,0xffffc00f)
#define SET_ECCP_MEM_KICK(_VAL_)                                          SET_REG(ADR_ECCP_MEM_OP,_VAL_,0,0xfffffffe)
#define SET_ECCP_WR(_VAL_)                                                SET_REG(ADR_ECCP_MEM_OP,_VAL_,1,0xfffffffd)
#define SET_ECCP_ADDR(_VAL_)                                              SET_REG(ADR_ECCP_MEM_OP,_VAL_,2,0xfffff003)
#define SET_ECCP_WDATA(_VAL_)                                             SET_REG(ADR_ECCP_WDATA,_VAL_,0,0x00000000)
#define SET_ECCP_RDATA(_VAL_)                                             SET_REG(ADR_ECCP_RDATA,_VAL_,0,0x00000000)
#define SET_FETCH_FSM(_VAL_)                                              SET_REG(ADR_ECCP_FSM,_VAL_,0,0xfffffff8)
#define SET_ALU_FSM(_VAL_)                                                SET_REG(ADR_ECCP_FSM,_VAL_,3,0xffffff07)
#define SET_ECCP_BUSY(_VAL_)                                              SET_REG(ADR_ECCP_FSM,_VAL_,8,0xfffffeff)
#define SET_ECC_ROUND(_VAL_)                                              SET_REG(ADR_ECC_ROUND,_VAL_,0,0xfffffc00)
#define SET_ECCP_PN_0(_VAL_)                                              SET_REG(ADR_ECCP_PN_0,_VAL_,0,0x00000000)
#define SET_ECCP_PN_1(_VAL_)                                              SET_REG(ADR_ECCP_PN_1,_VAL_,0,0x00000000)
#define SET_ECCP_PN_2(_VAL_)                                              SET_REG(ADR_ECCP_PN_2,_VAL_,0,0x00000000)
#define SET_ECCP_PN_3(_VAL_)                                              SET_REG(ADR_ECCP_PN_3,_VAL_,0,0x00000000)
#define SET_ECCP_PN_4(_VAL_)                                              SET_REG(ADR_ECCP_PN_4,_VAL_,0,0x00000000)
#define SET_ECCP_PN_5(_VAL_)                                              SET_REG(ADR_ECCP_PN_5,_VAL_,0,0x00000000)
#define SET_ECCP_PN_6(_VAL_)                                              SET_REG(ADR_ECCP_PN_6,_VAL_,0,0x00000000)
#define SET_ECCP_PN_7(_VAL_)                                              SET_REG(ADR_ECCP_PN_7,_VAL_,0,0x00000000)
#define SET_ECCP_INT(_VAL_)                                               SET_REG(ADR_ECCP_INT,_VAL_,0,0xfffffffe)
#define SET_ECCP_INT_EN(_VAL_)                                            SET_REG(ADR_ECCP_INT,_VAL_,1,0xfffffffd)
#define SET_ECCP_INT_CLR(_VAL_)                                           SET_REG(ADR_ECCP_INT,_VAL_,2,0xfffffffb)
#define SET_REG_RD_RDY_CNT(_VAL_)                                         SET_REG(ADR_APP_SEC_REG_RDY,_VAL_,0,0xffffff00)
#define SET_REG_WR_RDY_CNT(_VAL_)                                         SET_REG(ADR_APP_SEC_REG_RDY,_VAL_,8,0xffff00ff)
#define SET_RG_ORIONA_HW_PINSEL(_VAL_)                                    SET_REG(ADR_ORIONA_MODE_REGISTER,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_HS_3WIRE_MANUAL(_VAL_)                              SET_REG(ADR_ORIONA_MODE_REGISTER,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_MODE_MANUAL(_VAL_)                                  SET_REG(ADR_ORIONA_MODE_REGISTER,_VAL_,3,0xfffffff7)
#define SET_RG_ORIONA_MODE(_VAL_)                                         SET_REG(ADR_ORIONA_MODE_REGISTER,_VAL_,4,0xffffff8f)
#define SET_RG_ORIONA_MODUL_SCHEME_MAN(_VAL_)                             SET_REG(ADR_ORIONA_MODE_REGISTER,_VAL_,8,0xfffffeff)
#define SET_RG_ORIONA_MODUL_SCHEME(_VAL_)                                 SET_REG(ADR_ORIONA_MODE_REGISTER,_VAL_,9,0xfffff1ff)
#define SET_RG_ORIONA_CAL_INDEX(_VAL_)                                    SET_REG(ADR_ORIONA_MODE_REGISTER,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_RX_GAIN_MANUAL(_VAL_)                               SET_REG(ADR_ORIONA_2G_5G_RX_GAIN_CONTROL_AND_TRXPAD_SW,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_2GRX_RFGC(_VAL_)                                    SET_REG(ADR_ORIONA_2G_5G_RX_GAIN_CONTROL_AND_TRXPAD_SW,_VAL_,1,0xfffffff9)
#define SET_RG_ORIONA_5GRX_RFGC(_VAL_)                                    SET_REG(ADR_ORIONA_2G_5G_RX_GAIN_CONTROL_AND_TRXPAD_SW,_VAL_,3,0xffffffe7)
#define SET_RG_ORIONA_RX_PGAG(_VAL_)                                      SET_REG(ADR_ORIONA_2G_5G_RX_GAIN_CONTROL_AND_TRXPAD_SW,_VAL_,5,0xfffffe1f)
#define SET_RG_ORIONA_EN_RX_PADSW(_VAL_)                                  SET_REG(ADR_ORIONA_2G_5G_RX_GAIN_CONTROL_AND_TRXPAD_SW,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_EN_RX_TESTNODE(_VAL_)                               SET_REG(ADR_ORIONA_2G_5G_RX_GAIN_CONTROL_AND_TRXPAD_SW,_VAL_,28,0xefffffff)
#define SET_RG_ORIONA_EN_TXLPF_IN_PADSW(_VAL_)                            SET_REG(ADR_ORIONA_2G_5G_RX_GAIN_CONTROL_AND_TRXPAD_SW,_VAL_,29,0xdfffffff)
#define SET_RG_ORIONA_EN_TXLPF_OUT_PADSW(_VAL_)                           SET_REG(ADR_ORIONA_2G_5G_RX_GAIN_CONTROL_AND_TRXPAD_SW,_VAL_,30,0xbfffffff)
#define SET_RG_ORIONA_TXGAIN_PHYCTRL(_VAL_)                               SET_REG(ADR_ORIONA_2G_5G_TX_GAIN_CONTROL,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_2GTX_GAIN_MANUAL(_VAL_)                             SET_REG(ADR_ORIONA_2G_5G_TX_GAIN_CONTROL,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_5GTX_GAIN_MANUAL(_VAL_)                             SET_REG(ADR_ORIONA_2G_5G_TX_GAIN_CONTROL,_VAL_,2,0xfffffffb)
#define SET_RG_ORIONA_2GTX_GAIN(_VAL_)                                    SET_REG(ADR_ORIONA_2G_5G_TX_GAIN_CONTROL,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_5GTX_GAIN(_VAL_)                                    SET_REG(ADR_ORIONA_2G_5G_TX_GAIN_CONTROL,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_5GTX_GAIN_F0(_VAL_)                                 SET_REG(ADR_ORIONA_2G_5G_TX_GAIN_CONTROL,_VAL_,12,0xffff0fff)
#define SET_RG_ORIONA_5GTX_GAIN_F1(_VAL_)                                 SET_REG(ADR_ORIONA_2G_5G_TX_GAIN_CONTROL,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_5GTX_GAIN_F2(_VAL_)                                 SET_REG(ADR_ORIONA_2G_5G_TX_GAIN_CONTROL,_VAL_,20,0xff0fffff)
#define SET_RG_ORIONA_5GTX_GAIN_F3(_VAL_)                                 SET_REG(ADR_ORIONA_2G_5G_TX_GAIN_CONTROL,_VAL_,24,0xf0ffffff)
#define SET_RG_ORIONA_2GRX_RSW_MAN(_VAL_)                                 SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_EN_2GRX_RSW(_VAL_)                                  SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_2GRX_LNA_MAN(_VAL_)                                 SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,2,0xfffffffb)
#define SET_RG_ORIONA_EN_2GRX_LNA(_VAL_)                                  SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,3,0xfffffff7)
#define SET_RG_ORIONA_2GRX_MIXER_MAN(_VAL_)                               SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,4,0xffffffef)
#define SET_RG_ORIONA_EN_2GRX_MIXER(_VAL_)                                SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,5,0xffffffdf)
#define SET_RG_ORIONA_2GRX_TZ_MAN(_VAL_)                                  SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,6,0xffffffbf)
#define SET_RG_ORIONA_EN_2GRX_TZ(_VAL_)                                   SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,7,0xffffff7f)
#define SET_RG_ORIONA_RX_FILTER_MAN(_VAL_)                                SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,10,0xfffffbff)
#define SET_RG_ORIONA_EN_RX_FILTER(_VAL_)                                 SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,11,0xfffff7ff)
#define SET_RG_ORIONA_RX_ADC_MAN(_VAL_)                                   SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_EN_RX_ADC(_VAL_)                                    SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,13,0xffffdfff)
#define SET_RG_ORIONA_2GTX_TSW_MAN(_VAL_)                                 SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,16,0xfffeffff)
#define SET_RG_ORIONA_EN_2GTX_TSW(_VAL_)                                  SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,17,0xfffdffff)
#define SET_RG_ORIONA_2GTX_PA_MAN(_VAL_)                                  SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,18,0xfffbffff)
#define SET_RG_ORIONA_EN_2GTX_PA(_VAL_)                                   SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,19,0xfff7ffff)
#define SET_RG_ORIONA_2GTX_BTPA_MAN(_VAL_)                                SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,20,0xffefffff)
#define SET_RG_ORIONA_EN_2GTX_BTPA(_VAL_)                                 SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,21,0xffdfffff)
#define SET_RG_ORIONA_2GTX_MOD_MAN(_VAL_)                                 SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,22,0xffbfffff)
#define SET_RG_ORIONA_EN_2GTX_MOD(_VAL_)                                  SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,23,0xff7fffff)
#define SET_RG_ORIONA_TX_FILTER_MAN(_VAL_)                                SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_EN_TX_FILTER(_VAL_)                                 SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_TX_DAC_MAN(_VAL_)                                   SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,28,0xefffffff)
#define SET_RG_ORIONA_EN_TX_DAC(_VAL_)                                    SET_REG(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,29,0xdfffffff)
#define SET_RG_ORIONA_5GRX_RSW_MAN(_VAL_)                                 SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_EN_5GRX_RSW(_VAL_)                                  SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_5GRX_LNA_MAN(_VAL_)                                 SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,2,0xfffffffb)
#define SET_RG_ORIONA_EN_5GRX_LNA(_VAL_)                                  SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,3,0xfffffff7)
#define SET_RG_ORIONA_5GRX_MIXER_MAN(_VAL_)                               SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,4,0xffffffef)
#define SET_RG_ORIONA_EN_5GRX_MIXER(_VAL_)                                SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,5,0xffffffdf)
#define SET_RG_ORIONA_5GRX_TZ_MAN(_VAL_)                                  SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,6,0xffffffbf)
#define SET_RG_ORIONA_EN_5GRX_TZ(_VAL_)                                   SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,7,0xffffff7f)
#define SET_RG_ORIONA_TXDAC_CAL_MAN(_VAL_)                                SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,8,0xfffffeff)
#define SET_RG_ORIONA_EN_TXDAC_CAL(_VAL_)                                 SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,9,0xfffffdff)
#define SET_RG_ORIONA_2GTX_SELF_MIXER_MAN(_VAL_)                          SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,10,0xfffffbff)
#define SET_RG_ORIONA_EN_2GTX_SELF_MIXER(_VAL_)                           SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,11,0xfffff7ff)
#define SET_RG_ORIONA_5GTX_SELF_MIXER_MAN(_VAL_)                          SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_EN_5GTX_SELF_MIXER(_VAL_)                           SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,13,0xffffdfff)
#define SET_RG_ORIONA_5GTX_TSW_MAN(_VAL_)                                 SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,16,0xfffeffff)
#define SET_RG_ORIONA_EN_5GTX_TSW(_VAL_)                                  SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,17,0xfffdffff)
#define SET_RG_ORIONA_5GTX_PA_MAN(_VAL_)                                  SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,18,0xfffbffff)
#define SET_RG_ORIONA_EN_5GTX_PA(_VAL_)                                   SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,19,0xfff7ffff)
#define SET_RG_ORIONA_5GTX_MOD_MAN(_VAL_)                                 SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,20,0xffefffff)
#define SET_RG_ORIONA_EN_5GTX_MOD(_VAL_)                                  SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,21,0xffdfffff)
#define SET_RG_ORIONA_2GRX_IQCAL_MAN(_VAL_)                               SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,24,0xfeffffff)
#define SET_RG_ORIONA_EN_2GRX_IQCAL(_VAL_)                                SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,25,0xfdffffff)
#define SET_RG_ORIONA_5GRX_IQCAL_MAN(_VAL_)                               SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_EN_5GRX_IQCAL(_VAL_)                                SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_2GTX_DPD_MAN(_VAL_)                                 SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,28,0xefffffff)
#define SET_RG_ORIONA_EN_2GTX_DPD(_VAL_)                                  SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,29,0xdfffffff)
#define SET_RG_ORIONA_5GTX_DPD_MAN(_VAL_)                                 SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,30,0xbfffffff)
#define SET_RG_ORIONA_EN_5GTX_DPD(_VAL_)                                  SET_REG(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER,_VAL_,31,0x7fffffff)
#define SET_RG_ORIONA_2GRX_LDOFE_MAN(_VAL_)                               SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_EN_2GRX_LDOFE(_VAL_)                                SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_2GTRX_LDOIQDIV_MAN(_VAL_)                           SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,2,0xfffffffb)
#define SET_RG_ORIONA_EN_2GTRX_LDOIQDIV(_VAL_)                            SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,3,0xfffffff7)
#define SET_RG_ORIONA_2GTX_LDOBT_MAN(_VAL_)                               SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,4,0xffffffef)
#define SET_RG_ORIONA_EN_2GTX_LDOBT(_VAL_)                                SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,5,0xffffffdf)
#define SET_RG_ORIONA_5GRX_LDOFEABB_MAN(_VAL_)                            SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,6,0xffffffbf)
#define SET_RG_ORIONA_EN_5GRX_LDOFEABB(_VAL_)                             SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,7,0xffffff7f)
#define SET_RG_ORIONA_5GTRX_LDOIQDIV_MAN(_VAL_)                           SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,8,0xfffffeff)
#define SET_RG_ORIONA_EN_5GTRX_LDOIQDIV(_VAL_)                            SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,9,0xfffffdff)
#define SET_RG_ORIONA_TRX_LDOABB_MAN(_VAL_)                               SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,10,0xfffffbff)
#define SET_RG_ORIONA_EN_TRX_LDOABB(_VAL_)                                SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,11,0xfffff7ff)
#define SET_RG_ORIONA_TX_LDOTXLPF_MAN(_VAL_)                              SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_EN_TX_LDOTXLPF(_VAL_)                               SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,13,0xffffdfff)
#define SET_RG_ORIONA_2GRX_LDOFE_IQUP_MAN(_VAL_)                          SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,14,0xffffbfff)
#define SET_RG_ORIONA_EN_2GRX_LDOFE_IQUP(_VAL_)                           SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,15,0xffff7fff)
#define SET_RG_ORIONA_EN_2GRX_LDOFE_BYP(_VAL_)                            SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,16,0xfffeffff)
#define SET_RG_ORIONA_EN_2GRX_LDOFE_FC(_VAL_)                             SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,17,0xfffdffff)
#define SET_RG_ORIONA_EN_2GTRX_LDOIQDIV_BYP(_VAL_)                        SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,18,0xfffbffff)
#define SET_RG_ORIONA_EN_2GTRX_LDOIQDIV_FC(_VAL_)                         SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,19,0xfff7ffff)
#define SET_RG_ORIONA_EN_2GTRX_LDOIQDIV_IQUP(_VAL_)                       SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,20,0xffefffff)
#define SET_RG_ORIONA_EN_2GTX_LDOBT_BYP(_VAL_)                            SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,21,0xffdfffff)
#define SET_RG_ORIONA_EN_2GTX_LDOBT_FC(_VAL_)                             SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,22,0xffbfffff)
#define SET_RG_ORIONA_EN_2GTX_LDOBT_IQUP(_VAL_)                           SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,23,0xff7fffff)
#define SET_RG_ORIONA_EN_TRX_LDOABB_BYP(_VAL_)                            SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,24,0xfeffffff)
#define SET_RG_ORIONA_EN_TRX_LDOABB_FC(_VAL_)                             SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,25,0xfdffffff)
#define SET_RG_ORIONA_EN_TRX_LDOABB_IQUP(_VAL_)                           SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_EN_TX_LDOTXLPF_BYP(_VAL_)                           SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_EN_TX_LDOTXLPF_FC(_VAL_)                            SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,28,0xefffffff)
#define SET_RG_ORIONA_EN_TX_LDOTXLPF_IQUP(_VAL_)                          SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,29,0xdfffffff)
#define SET_RG_ORIONA_5GRX_LDOFEABB_IQUP_MAN(_VAL_)                       SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,30,0xbfffffff)
#define SET_RG_ORIONA_EN_5GRX_LDOFEABB_IQUP(_VAL_)                        SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL1,_VAL_,31,0x7fffffff)
#define SET_RG_ORIONA_EN_5GRX_LDOFEABB_BYP(_VAL_)                         SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL2,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_EN_5GRX_LDOFEABB_FC(_VAL_)                          SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL2,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_EN_5GTRX_LDOIQDIV_BYP(_VAL_)                        SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL2,_VAL_,2,0xfffffffb)
#define SET_RG_ORIONA_EN_5GTRX_LDOIQDIV_FC(_VAL_)                         SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL2,_VAL_,3,0xfffffff7)
#define SET_RG_ORIONA_EN_5GTRX_LDOIQDIV_IQUP(_VAL_)                       SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL2,_VAL_,4,0xffffffef)
#define SET_RG_ORIONA_2GRX_LDOFE_LEVEL(_VAL_)                             SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL2,_VAL_,6,0xfffffe3f)
#define SET_RG_ORIONA_2GTRX_LDOIQDIV_LEVEL(_VAL_)                         SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL2,_VAL_,9,0xfffff1ff)
#define SET_RG_ORIONA_2GTX_LDOBT_LEVEL(_VAL_)                             SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL2,_VAL_,13,0xffff1fff)
#define SET_RG_ORIONA_TX_LDOTXLPF_LEVEL(_VAL_)                            SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL2,_VAL_,17,0xfff1ffff)
#define SET_RG_ORIONA_TRX_LDOABB_LEVEL(_VAL_)                             SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL2,_VAL_,21,0xff1fffff)
#define SET_RG_ORIONA_5GRX_LDOFEABB_LEVEL(_VAL_)                          SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL2,_VAL_,25,0xf1ffffff)
#define SET_RG_ORIONA_5GTRX_LDOIQDIV_LEVEL(_VAL_)                         SET_REG(ADR_ORIONA_TXRXABB_LDO_CONTROL2,_VAL_,29,0x1fffffff)
#define SET_RG_ORIONA_2GRX_LO_SEL_MAN(_VAL_)                              SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_2GRX_LO_SEL(_VAL_)                                  SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_2GTX_LO_SEL_MAN(_VAL_)                              SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,2,0xfffffffb)
#define SET_RG_ORIONA_2GTX_LO_SEL(_VAL_)                                  SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,3,0xfffffff7)
#define SET_RG_ORIONA_2GRX_IQDIV_INBU_MAN(_VAL_)                          SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,4,0xffffffef)
#define SET_RG_ORIONA_EN_2GRX_IQDIV_INBU(_VAL_)                           SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,5,0xffffffdf)
#define SET_RG_ORIONA_2GRX_IQDIV_CORE_MAN(_VAL_)                          SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,6,0xffffffbf)
#define SET_RG_ORIONA_EN_2GRX_IQDIV_CORE(_VAL_)                           SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,7,0xffffff7f)
#define SET_RG_ORIONA_2GRX_IQDIV_OUTBU_MAN(_VAL_)                         SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,8,0xfffffeff)
#define SET_RG_ORIONA_EN_2GRX_IQDIV_OUTBU(_VAL_)                          SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,9,0xfffffdff)
#define SET_RG_ORIONA_WF_2GRX_IQDIV_CORE_VSEL(_VAL_)                      SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,10,0xfffffbff)
#define SET_RG_ORIONA_WF_2GRX_IQDIV_INBU_VSEL(_VAL_)                      SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,11,0xfffff7ff)
#define SET_RG_ORIONA_WF_2GRX_IQDIV_OUTBU_VSEL(_VAL_)                     SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_WF_2GTRX_DIV2_CORE_VSEL(_VAL_)                      SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,13,0xffff9fff)
#define SET_RG_ORIONA_WF_2GTRX_DIV2_INBU_VSEL(_VAL_)                      SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,15,0xffff7fff)
#define SET_RG_ORIONA_WF_2GTRX_DIV2_OUTBU_VSEL(_VAL_)                     SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,16,0xfffeffff)
#define SET_RG_ORIONA_WF_2GTX_IQDIV_CORE_VSEL(_VAL_)                      SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,17,0xfffdffff)
#define SET_RG_ORIONA_WF_2GTX_IQDIV_INBU_VSEL(_VAL_)                      SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,18,0xfffbffff)
#define SET_RG_ORIONA_WF_2GTX_IQDIV_OUTBU_VSEL(_VAL_)                     SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,19,0xfff7ffff)
#define SET_RG_ORIONA_2GTX_IQDIV_INBU_MAN(_VAL_)                          SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,20,0xffefffff)
#define SET_RG_ORIONA_EN_2GTX_IQDIV_INBU(_VAL_)                           SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,21,0xffdfffff)
#define SET_RG_ORIONA_2GTX_IQDIV_CORE_MAN(_VAL_)                          SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,22,0xffbfffff)
#define SET_RG_ORIONA_EN_2GTX_IQDIV_CORE(_VAL_)                           SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,23,0xff7fffff)
#define SET_RG_ORIONA_2GTX_IQDIV_OUTBU_MAN(_VAL_)                         SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,24,0xfeffffff)
#define SET_RG_ORIONA_EN_2GTX_IQDIV_OUTBU(_VAL_)                          SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,25,0xfdffffff)
#define SET_RG_ORIONA_BT_2GRX_IQDIV_CORE_VSEL(_VAL_)                      SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_BT_2GRX_IQDIV_INBU_VSEL(_VAL_)                      SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_BT_2GRX_IQDIV_OUTBU_VSEL(_VAL_)                     SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,28,0xefffffff)
#define SET_RG_ORIONA_BT_2GTX_IQDIV_CORE_VSEL(_VAL_)                      SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,29,0xdfffffff)
#define SET_RG_ORIONA_BT_2GTX_IQDIV_INBU_VSEL(_VAL_)                      SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,30,0xbfffffff)
#define SET_RG_ORIONA_BT_2GTX_IQDIV_OUTBU_VSEL(_VAL_)                     SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL1,_VAL_,31,0x7fffffff)
#define SET_RG_ORIONA_EN_2GTRX_DIV2_CORE_MAN(_VAL_)                       SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_EN_2GTRX_DIV2_CORE(_VAL_)                           SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_EN_2GTRX_DIV2_INBU_MAN(_VAL_)                       SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,2,0xfffffffb)
#define SET_RG_ORIONA_EN_2GTRX_DIV2_INBU(_VAL_)                           SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,3,0xfffffff7)
#define SET_RG_ORIONA_EN_2GTRX_DIV2_OUTBU_MAN(_VAL_)                      SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,4,0xffffffef)
#define SET_RG_ORIONA_EN_2GTRX_DIV2_OUTBU(_VAL_)                          SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,5,0xffffffdf)
#define SET_RG_ORIONA_BT_2GTRX_DIV2_CORE_VSEL(_VAL_)                      SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,6,0xffffff3f)
#define SET_RG_ORIONA_BT_2GTRX_DIV2_INBU_VSEL(_VAL_)                      SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,8,0xfffffeff)
#define SET_RG_ORIONA_BT_2GTRX_DIV2_OUTBU_VSEL(_VAL_)                     SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,9,0xfffffdff)
#define SET_RG_ORIONA_EN_5GRX_IQDIV_INBU_MAN(_VAL_)                       SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,10,0xfffffbff)
#define SET_RG_ORIONA_EN_5GRX_IQDIV_INBU(_VAL_)                           SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,11,0xfffff7ff)
#define SET_RG_ORIONA_5GRX_IQDIV_CORE_MAN(_VAL_)                          SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_EN_5GRX_IQDIV_CORE(_VAL_)                           SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,13,0xffffdfff)
#define SET_RG_ORIONA_5GRX_IQDIV_OUTBU_MAN(_VAL_)                         SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,14,0xffffbfff)
#define SET_RG_ORIONA_EN_5GRX_IQDIV_OUTBU(_VAL_)                          SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,15,0xffff7fff)
#define SET_RG_ORIONA_5GRX_IQDIV_INBU_VSEL(_VAL_)                         SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,16,0xfffeffff)
#define SET_RG_ORIONA_5GRX_IQDIV_CORE_VSEL(_VAL_)                         SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,17,0xfff9ffff)
#define SET_RG_ORIONA_5GRX_IQDIV_OUTBU_VSEL(_VAL_)                        SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,19,0xfff7ffff)
#define SET_RG_ORIONA_EN_5GTX_IQDIV_INBU_MAN(_VAL_)                       SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,20,0xffefffff)
#define SET_RG_ORIONA_EN_5GTX_IQDIV_INBU(_VAL_)                           SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,21,0xffdfffff)
#define SET_RG_ORIONA_5GTX_IQDIV_CORE_MAN(_VAL_)                          SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,22,0xffbfffff)
#define SET_RG_ORIONA_EN_5GTX_IQDIV_CORE(_VAL_)                           SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,23,0xff7fffff)
#define SET_RG_ORIONA_5GTX_IQDIV_OUTBU_MAN(_VAL_)                         SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,24,0xfeffffff)
#define SET_RG_ORIONA_EN_5GTX_IQDIV_OUTBU(_VAL_)                          SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,25,0xfdffffff)
#define SET_RG_ORIONA_5GTX_IQDIV_INBU_VSEL(_VAL_)                         SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_5GTX_IQDIV_CORE_VSEL(_VAL_)                         SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,27,0xe7ffffff)
#define SET_RG_ORIONA_5GTX_IQDIV_OUTBU_VSEL(_VAL_)                        SET_REG(ADR_ORIONA_2G_5G_IQDIV_CONTROL2,_VAL_,29,0xdfffffff)
#define SET_RG_ORIONA_2GRX_RSWDC(_VAL_)                                   SET_REG(ADR_ORIONA_2G_RX_REGISTER,_VAL_,0,0xfffffff8)
#define SET_RG_ORIONA_2GRX_LNA_SFDC(_VAL_)                                SET_REG(ADR_ORIONA_2G_RX_REGISTER,_VAL_,3,0xffffffc7)
#define SET_RG_ORIONA_2GRX_LNA_MGRATIO(_VAL_)                             SET_REG(ADR_ORIONA_2G_RX_REGISTER,_VAL_,6,0xffffff3f)
#define SET_RG_ORIONA_2GRX_SCA_LOAD(_VAL_)                                SET_REG(ADR_ORIONA_2G_RX_REGISTER,_VAL_,8,0xfffffcff)
#define SET_RG_ORIONA_2GRX_SQDC(_VAL_)                                    SET_REG(ADR_ORIONA_2G_RX_REGISTER,_VAL_,10,0xffffe3ff)
#define SET_RG_ORIONA_2GRX_TZ_CMZ_C(_VAL_)                                SET_REG(ADR_ORIONA_2G_RX_REGISTER,_VAL_,13,0xffff9fff)
#define SET_RG_ORIONA_2GRX_TZ_CMZ_R(_VAL_)                                SET_REG(ADR_ORIONA_2G_RX_REGISTER,_VAL_,15,0xfffe7fff)
#define SET_RG_ORIONA_2GRX_TZ_VCM(_VAL_)                                  SET_REG(ADR_ORIONA_2G_RX_REGISTER,_VAL_,17,0xfff1ffff)
#define SET_RG_ORIONA_2GRX_TZ_OUT_TRISTATE(_VAL_)                         SET_REG(ADR_ORIONA_2G_RX_REGISTER,_VAL_,20,0xffefffff)
#define SET_RG_ORIONA_2GTX_DPD_DIV(_VAL_)                                 SET_REG(ADR_ORIONA_2G_RX_REGISTER,_VAL_,21,0xfe1fffff)
#define SET_RG_ORIONA_2GTX_DPDGM_BIAS(_VAL_)                              SET_REG(ADR_ORIONA_2G_RX_REGISTER,_VAL_,25,0xe1ffffff)
#define SET_RG_ORIONA_EN_2GRX_IREF(_VAL_)                                 SET_REG(ADR_ORIONA_2G_RX_REGISTER,_VAL_,29,0xdfffffff)
#define SET_RG_ORIONA_EN_2GTX_TSSI(_VAL_)                                 SET_REG(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_2GTX_TSSI_DIV(_VAL_)                                SET_REG(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI,_VAL_,1,0xfffffff1)
#define SET_RG_ORIONA_2GTX_TSSI_BIAS(_VAL_)                               SET_REG(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI,_VAL_,4,0xffffff8f)
#define SET_RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GRX(_VAL_)                    SET_REG(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI,_VAL_,7,0xffffff7f)
#define SET_RG_ORIONA_EN_2GTX_TSSI_TESTNODE(_VAL_)                        SET_REG(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI,_VAL_,8,0xfffffeff)
#define SET_RG_ORIONA_2GTX_TSSI_TEST(_VAL_)                               SET_REG(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI,_VAL_,9,0xfffff9ff)
#define SET_RG_ORIONA_EN_5GTX_TSSI(_VAL_)                                 SET_REG(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_5GTX_TSSI_DIV(_VAL_)                                SET_REG(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI,_VAL_,13,0xffff1fff)
#define SET_RG_ORIONA_5GTX_TSSI_BIAS(_VAL_)                               SET_REG(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI,_VAL_,16,0xfff8ffff)
#define SET_RG_ORIONA_RX_REC_LPFCORNER(_VAL_)                             SET_REG(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI,_VAL_,19,0xffe7ffff)
#define SET_RG_ORIONA_EN_RX_REC_TEMP_COMP(_VAL_)                          SET_REG(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI,_VAL_,21,0xffdfffff)
#define SET_RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GRX(_VAL_)                    SET_REG(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI,_VAL_,22,0xffbfffff)
#define SET_RG_ORIONA_EN_5GTX_TSSI_TESTNODE(_VAL_)                        SET_REG(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI,_VAL_,23,0xff7fffff)
#define SET_RG_ORIONA_5GTX_TSSI_TEST(_VAL_)                               SET_REG(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI,_VAL_,24,0xfcffffff)
#define SET_RG_ORIONA_EN_RX_RSSI_TESTNODE(_VAL_)                          SET_REG(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_RX_RSSI_TEST(_VAL_)                                 SET_REG(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI,_VAL_,27,0xe7ffffff)
#define SET_RG_ORIONA_RX_REC_MAN(_VAL_)                                   SET_REG(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI,_VAL_,29,0xdfffffff)
#define SET_RG_ORIONA_EN_RX_REC(_VAL_)                                    SET_REG(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI,_VAL_,30,0xbfffffff)
#define SET_RG_ORIONA_2GWF_RX_HG_LNA_GC(_VAL_)                            SET_REG(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_2GWF_RX_HG_LNAHGN_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER,_VAL_,2,0xffffffc3)
#define SET_RG_ORIONA_2GWF_RX_HG_LNAHGP_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER,_VAL_,6,0xfffffc3f)
#define SET_RG_ORIONA_2GWF_RX_HG_LNALG_BIAS(_VAL_)                        SET_REG(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_ORIONA_2GWF_RX_HG_GM_BIAS(_VAL_)                           SET_REG(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER,_VAL_,14,0xfffc3fff)
#define SET_RG_ORIONA_2GWF_RX_HG_TZ_GC(_VAL_)                             SET_REG(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_ORIONA_2GWF_RX_HG_TZ_GC_BOOST(_VAL_)                       SET_REG(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_ORIONA_2GWF_RX_HG_TZ_CAP(_VAL_)                            SET_REG(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER,_VAL_,22,0xfe3fffff)
#define SET_RG_ORIONA_2GWF_RX_HG_TZI(_VAL_)                               SET_REG(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER,_VAL_,25,0xf1ffffff)
#define SET_RG_ORIONA_2GWF_RX_HG_TZ_IOS(_VAL_)                            SET_REG(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER,_VAL_,28,0xcfffffff)
#define SET_RG_ORIONA_2GWF_RX_MG_LNA_GC(_VAL_)                            SET_REG(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_2GWF_RX_MG_LNAHGN_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER,_VAL_,2,0xffffffc3)
#define SET_RG_ORIONA_2GWF_RX_MG_LNAHGP_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER,_VAL_,6,0xfffffc3f)
#define SET_RG_ORIONA_2GWF_RX_MG_LNALG_BIAS(_VAL_)                        SET_REG(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_ORIONA_2GWF_RX_MG_GM_BIAS(_VAL_)                           SET_REG(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER,_VAL_,14,0xfffc3fff)
#define SET_RG_ORIONA_2GWF_RX_MG_TZ_GC(_VAL_)                             SET_REG(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_ORIONA_2GWF_RX_MG_TZ_GC_BOOST(_VAL_)                       SET_REG(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_ORIONA_2GWF_RX_MG_TZ_CAP(_VAL_)                            SET_REG(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER,_VAL_,22,0xfe3fffff)
#define SET_RG_ORIONA_2GWF_RX_MG_TZI(_VAL_)                               SET_REG(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER,_VAL_,25,0xf1ffffff)
#define SET_RG_ORIONA_2GWF_RX_MG_TZ_IOS(_VAL_)                            SET_REG(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER,_VAL_,28,0xcfffffff)
#define SET_RG_ORIONA_2GWF_RX_LG_LNA_GC(_VAL_)                            SET_REG(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_2GWF_RX_LG_LNAHGN_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER,_VAL_,2,0xffffffc3)
#define SET_RG_ORIONA_2GWF_RX_LG_LNAHGP_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER,_VAL_,6,0xfffffc3f)
#define SET_RG_ORIONA_2GWF_RX_LG_LNALG_BIAS(_VAL_)                        SET_REG(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_ORIONA_2GWF_RX_LG_GM_BIAS(_VAL_)                           SET_REG(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER,_VAL_,14,0xfffc3fff)
#define SET_RG_ORIONA_2GWF_RX_LG_TZ_GC(_VAL_)                             SET_REG(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_ORIONA_2GWF_RX_LG_TZ_GC_BOOST(_VAL_)                       SET_REG(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_ORIONA_2GWF_RX_LG_TZ_CAP(_VAL_)                            SET_REG(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER,_VAL_,22,0xfe3fffff)
#define SET_RG_ORIONA_2GWF_RX_LG_TZI(_VAL_)                               SET_REG(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER,_VAL_,25,0xf1ffffff)
#define SET_RG_ORIONA_2GWF_RX_LG_TZ_IOS(_VAL_)                            SET_REG(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER,_VAL_,28,0xcfffffff)
#define SET_RG_ORIONA_2GWF_RX_ULG_LNA_GC(_VAL_)                           SET_REG(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_2GWF_RX_ULG_LNAHGN_BIAS(_VAL_)                      SET_REG(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER,_VAL_,2,0xffffffc3)
#define SET_RG_ORIONA_2GWF_RX_ULG_LNAHGP_BIAS(_VAL_)                      SET_REG(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER,_VAL_,6,0xfffffc3f)
#define SET_RG_ORIONA_2GWF_RX_ULG_LNALG_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_ORIONA_2GWF_RX_ULG_GM_BIAS(_VAL_)                          SET_REG(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER,_VAL_,14,0xfffc3fff)
#define SET_RG_ORIONA_2GWF_RX_ULG_TZ_GC(_VAL_)                            SET_REG(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_ORIONA_2GWF_RX_ULG_TZ_GC_BOOST(_VAL_)                      SET_REG(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_ORIONA_2GWF_RX_ULG_TZ_CAP(_VAL_)                           SET_REG(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER,_VAL_,22,0xfe3fffff)
#define SET_RG_ORIONA_2GWF_RX_ULG_TZI(_VAL_)                              SET_REG(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER,_VAL_,25,0xf1ffffff)
#define SET_RG_ORIONA_2GWF_RX_ULG_TZ_IOS(_VAL_)                           SET_REG(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER,_VAL_,28,0xcfffffff)
#define SET_RG_ORIONA_2GBT_RX_HG_LNA_GC(_VAL_)                            SET_REG(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_2GBT_RX_HG_LNAHGN_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER,_VAL_,2,0xffffffc3)
#define SET_RG_ORIONA_2GBT_RX_HG_LNAHGP_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER,_VAL_,6,0xfffffc3f)
#define SET_RG_ORIONA_2GBT_RX_HG_LNALG_BIAS(_VAL_)                        SET_REG(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_ORIONA_2GBT_RX_HG_GM_BIAS(_VAL_)                           SET_REG(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER,_VAL_,14,0xfffc3fff)
#define SET_RG_ORIONA_2GBT_RX_HG_TZ_GC(_VAL_)                             SET_REG(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_ORIONA_2GBT_RX_HG_TZ_GC_BOOST(_VAL_)                       SET_REG(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_ORIONA_2GBT_RX_HG_TZ_CAP(_VAL_)                            SET_REG(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER,_VAL_,22,0xfe3fffff)
#define SET_RG_ORIONA_2GBT_RX_HG_TZI(_VAL_)                               SET_REG(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER,_VAL_,25,0xf1ffffff)
#define SET_RG_ORIONA_2GBT_RX_HG_TZ_IOS(_VAL_)                            SET_REG(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER,_VAL_,28,0xcfffffff)
#define SET_RG_ORIONA_2GBT_RX_MG_LNA_GC(_VAL_)                            SET_REG(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_2GBT_RX_MG_LNAHGN_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER,_VAL_,2,0xffffffc3)
#define SET_RG_ORIONA_2GBT_RX_MG_LNAHGP_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER,_VAL_,6,0xfffffc3f)
#define SET_RG_ORIONA_2GBT_RX_MG_LNALG_BIAS(_VAL_)                        SET_REG(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_ORIONA_2GBT_RX_MG_GM_BIAS(_VAL_)                           SET_REG(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER,_VAL_,14,0xfffc3fff)
#define SET_RG_ORIONA_2GBT_RX_MG_TZ_GC(_VAL_)                             SET_REG(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_ORIONA_2GBT_RX_MG_TZ_GC_BOOST(_VAL_)                       SET_REG(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_ORIONA_2GBT_RX_MG_TZ_CAP(_VAL_)                            SET_REG(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER,_VAL_,22,0xfe3fffff)
#define SET_RG_ORIONA_2GBT_RX_MG_TZI(_VAL_)                               SET_REG(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER,_VAL_,25,0xf1ffffff)
#define SET_RG_ORIONA_2GBT_RX_MG_TZ_IOS(_VAL_)                            SET_REG(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER,_VAL_,28,0xcfffffff)
#define SET_RG_ORIONA_2GBT_RX_LG_LNA_GC(_VAL_)                            SET_REG(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_2GBT_RX_LG_LNAHGN_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER,_VAL_,2,0xffffffc3)
#define SET_RG_ORIONA_2GBT_RX_LG_LNAHGP_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER,_VAL_,6,0xfffffc3f)
#define SET_RG_ORIONA_2GBT_RX_LG_LNALG_BIAS(_VAL_)                        SET_REG(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_ORIONA_2GBT_RX_LG_GM_BIAS(_VAL_)                           SET_REG(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER,_VAL_,14,0xfffc3fff)
#define SET_RG_ORIONA_2GBT_RX_LG_TZ_GC(_VAL_)                             SET_REG(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_ORIONA_2GBT_RX_LG_TZ_GC_BOOST(_VAL_)                       SET_REG(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_ORIONA_2GBT_RX_LG_TZ_CAP(_VAL_)                            SET_REG(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER,_VAL_,22,0xfe3fffff)
#define SET_RG_ORIONA_2GBT_RX_LG_TZI(_VAL_)                               SET_REG(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER,_VAL_,25,0xf1ffffff)
#define SET_RG_ORIONA_2GBT_RX_LG_TZ_IOS(_VAL_)                            SET_REG(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER,_VAL_,28,0xcfffffff)
#define SET_RG_ORIONA_2GBT_RX_ULG_LNA_GC(_VAL_)                           SET_REG(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_2GBT_RX_ULG_LNAHGN_BIAS(_VAL_)                      SET_REG(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER,_VAL_,2,0xffffffc3)
#define SET_RG_ORIONA_2GBT_RX_ULG_LNAHGP_BIAS(_VAL_)                      SET_REG(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER,_VAL_,6,0xfffffc3f)
#define SET_RG_ORIONA_2GBT_RX_ULG_LNALG_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_ORIONA_2GBT_RX_ULG_GM_BIAS(_VAL_)                          SET_REG(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER,_VAL_,14,0xfffc3fff)
#define SET_RG_ORIONA_2GBT_RX_ULG_TZ_GC(_VAL_)                            SET_REG(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_ORIONA_2GBT_RX_ULG_TZ_GC_BOOST(_VAL_)                      SET_REG(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_ORIONA_2GBT_RX_ULG_TZ_CAP(_VAL_)                           SET_REG(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER,_VAL_,22,0xfe3fffff)
#define SET_RG_ORIONA_2GBT_RX_ULG_TZI(_VAL_)                              SET_REG(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER,_VAL_,25,0xf1ffffff)
#define SET_RG_ORIONA_2GBT_RX_ULG_TZ_IOS(_VAL_)                           SET_REG(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER,_VAL_,28,0xcfffffff)
#define SET_RG_ORIONA_WF_2GTX_PGA_CAPSW(_VAL_)                            SET_REG(ADR_ORIONA_2GTX_FE_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_BT_2GTX_PGA_CAPSW(_VAL_)                            SET_REG(ADR_ORIONA_2GTX_FE_REGISTER,_VAL_,2,0xfffffff3)
#define SET_RG_ORIONA_2GTX_MOD_GMBIAS(_VAL_)                              SET_REG(ADR_ORIONA_2GTX_FE_REGISTER,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_2GTX_LOBIAS(_VAL_)                                  SET_REG(ADR_ORIONA_2GTX_FE_REGISTER,_VAL_,8,0xfffff8ff)
#define SET_RG_ORIONA_2GTX_PGABIAS(_VAL_)                                 SET_REG(ADR_ORIONA_2GTX_FE_REGISTER,_VAL_,11,0xffffc7ff)
#define SET_RG_ORIONA_2GTX_BTPA_BIAS(_VAL_)                               SET_REG(ADR_ORIONA_2GTX_FE_REGISTER,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_2GTX_BTPA_VCAS(_VAL_)                               SET_REG(ADR_ORIONA_2GTX_FE_REGISTER,_VAL_,20,0xff8fffff)
#define SET_RG_ORIONA_2GTX_BTPA_BIAS_2X(_VAL_)                            SET_REG(ADR_ORIONA_2GTX_FE_REGISTER,_VAL_,23,0xff7fffff)
#define SET_RG_ORIONA_2GTX_PACELL(_VAL_)                                  SET_REG(ADR_ORIONA_2GTX_PA_REGISTER,_VAL_,0,0xfffffff8)
#define SET_RG_ORIONA_2GTX_PABIAS(_VAL_)                                  SET_REG(ADR_ORIONA_2GTX_PA_REGISTER,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_2GTX_PA1_VCAS(_VAL_)                                SET_REG(ADR_ORIONA_2GTX_PA_REGISTER,_VAL_,8,0xfffff8ff)
#define SET_RG_ORIONA_2GTX_PA2_VCAS(_VAL_)                                SET_REG(ADR_ORIONA_2GTX_PA_REGISTER,_VAL_,12,0xffff8fff)
#define SET_RG_ORIONA_2GTX_PA3_VCAS(_VAL_)                                SET_REG(ADR_ORIONA_2GTX_PA_REGISTER,_VAL_,16,0xfff8ffff)
#define SET_RG_ORIONA_WF_2GTX_BTPASW(_VAL_)                               SET_REG(ADR_ORIONA_2GTX_PA_REGISTER,_VAL_,20,0xffefffff)
#define SET_RG_ORIONA_BT_2GTX_BTPASW(_VAL_)                               SET_REG(ADR_ORIONA_2GTX_PA_REGISTER,_VAL_,21,0xffdfffff)
#define SET_RG_ORIONA_2GTX_WFBT_PA_SEL(_VAL_)                             SET_REG(ADR_ORIONA_2GTX_PA_REGISTER,_VAL_,23,0xfe7fffff)
#define SET_RG_ORIONA_2GTX_BTPACELL(_VAL_)                                SET_REG(ADR_ORIONA_2GTX_PA_REGISTER,_VAL_,26,0xe3ffffff)
#define SET_RG_ORIONA_2GTX_MOD_GMCELL(_VAL_)                              SET_REG(ADR_ORIONA_2GTX_REGISTER,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_2GTX_MOD_PGANUM(_VAL_)                              SET_REG(ADR_ORIONA_2GTX_REGISTER,_VAL_,4,0xfffffe0f)
#define SET_RG_ORIONA_5GRX_RSWDC(_VAL_)                                   SET_REG(ADR_ORIONA_5GRX_REGISTER,_VAL_,0,0xfffffff8)
#define SET_RG_ORIONA_5GRX_LNA_MGRATIO(_VAL_)                             SET_REG(ADR_ORIONA_5GRX_REGISTER,_VAL_,3,0xffffffe7)
#define SET_RG_ORIONA_5GRX_SQDC(_VAL_)                                    SET_REG(ADR_ORIONA_5GRX_REGISTER,_VAL_,5,0xffffff1f)
#define SET_RG_ORIONA_5GRX_TZ_CMZ_C(_VAL_)                                SET_REG(ADR_ORIONA_5GRX_REGISTER,_VAL_,8,0xfffffcff)
#define SET_RG_ORIONA_5GRX_TZ_CMZ_R(_VAL_)                                SET_REG(ADR_ORIONA_5GRX_REGISTER,_VAL_,10,0xfffff3ff)
#define SET_RG_ORIONA_5GRX_TZ_VCM(_VAL_)                                  SET_REG(ADR_ORIONA_5GRX_REGISTER,_VAL_,12,0xffff8fff)
#define SET_RG_ORIONA_5GRX_TZI(_VAL_)                                     SET_REG(ADR_ORIONA_5GRX_REGISTER,_VAL_,15,0xfffc7fff)
#define SET_RG_ORIONA_5GRX_TZ_OUT_TRISTATE(_VAL_)                         SET_REG(ADR_ORIONA_5GRX_REGISTER,_VAL_,18,0xfffbffff)
#define SET_RG_ORIONA_5GTX_DPD_DIV(_VAL_)                                 SET_REG(ADR_ORIONA_5GRX_REGISTER,_VAL_,19,0xff87ffff)
#define SET_RG_ORIONA_5GTX_DPDGM_BIAS(_VAL_)                              SET_REG(ADR_ORIONA_5GRX_REGISTER,_VAL_,23,0xf87fffff)
#define SET_RG_ORIONA_EN_5GRX_IREF(_VAL_)                                 SET_REG(ADR_ORIONA_5GRX_REGISTER,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_5GWF_RX_HG_LNA_GC(_VAL_)                            SET_REG(ADR_ORIONA_5GWF_RX_FE_HG_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_5GWF_RX_HG_LNAHGN_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_5GWF_RX_FE_HG_REGISTER,_VAL_,2,0xffffffc3)
#define SET_RG_ORIONA_5GWF_RX_HG_LNAHGP_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_5GWF_RX_FE_HG_REGISTER,_VAL_,6,0xfffffc3f)
#define SET_RG_ORIONA_5GWF_RX_HG_LNALG_BIAS(_VAL_)                        SET_REG(ADR_ORIONA_5GWF_RX_FE_HG_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_ORIONA_5GWF_RX_HG_GM_BIAS(_VAL_)                           SET_REG(ADR_ORIONA_5GWF_RX_FE_HG_REGISTER,_VAL_,14,0xfffc3fff)
#define SET_RG_ORIONA_5GWF_RX_HG_TZ_GC(_VAL_)                             SET_REG(ADR_ORIONA_5GWF_RX_FE_HG_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_ORIONA_5GWF_RX_HG_TZ_GC_BOOST(_VAL_)                       SET_REG(ADR_ORIONA_5GWF_RX_FE_HG_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_ORIONA_5GWF_RX_HG_TZ_CAP(_VAL_)                            SET_REG(ADR_ORIONA_5GWF_RX_FE_HG_REGISTER,_VAL_,22,0xfe3fffff)
#define SET_RG_ORIONA_5GWF_RX_HG_TZ_IOS(_VAL_)                            SET_REG(ADR_ORIONA_5GWF_RX_FE_HG_REGISTER,_VAL_,25,0xf9ffffff)
#define SET_RG_ORIONA_5GWF_RX_MG_LNA_GC(_VAL_)                            SET_REG(ADR_ORIONA_5GWF_RX_FE_MG_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_5GWF_RX_MG_LNAHGN_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_5GWF_RX_FE_MG_REGISTER,_VAL_,2,0xffffffc3)
#define SET_RG_ORIONA_5GWF_RX_MG_LNAHGP_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_5GWF_RX_FE_MG_REGISTER,_VAL_,6,0xfffffc3f)
#define SET_RG_ORIONA_5GWF_RX_MG_LNALG_BIAS(_VAL_)                        SET_REG(ADR_ORIONA_5GWF_RX_FE_MG_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_ORIONA_5GWF_RX_MG_GM_BIAS(_VAL_)                           SET_REG(ADR_ORIONA_5GWF_RX_FE_MG_REGISTER,_VAL_,14,0xfffc3fff)
#define SET_RG_ORIONA_5GWF_RX_MG_TZ_GC(_VAL_)                             SET_REG(ADR_ORIONA_5GWF_RX_FE_MG_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_ORIONA_5GWF_RX_MG_TZ_GC_BOOST(_VAL_)                       SET_REG(ADR_ORIONA_5GWF_RX_FE_MG_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_ORIONA_5GWF_RX_MG_TZ_CAP(_VAL_)                            SET_REG(ADR_ORIONA_5GWF_RX_FE_MG_REGISTER,_VAL_,22,0xfe3fffff)
#define SET_RG_ORIONA_5GWF_RX_MG_TZ_IOS(_VAL_)                            SET_REG(ADR_ORIONA_5GWF_RX_FE_MG_REGISTER,_VAL_,25,0xf9ffffff)
#define SET_RG_ORIONA_5GWF_RX_LG_LNA_GC(_VAL_)                            SET_REG(ADR_ORIONA_5GWF_RX_FE_LG_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_5GWF_RX_LG_LNAHGN_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_5GWF_RX_FE_LG_REGISTER,_VAL_,2,0xffffffc3)
#define SET_RG_ORIONA_5GWF_RX_LG_LNAHGP_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_5GWF_RX_FE_LG_REGISTER,_VAL_,6,0xfffffc3f)
#define SET_RG_ORIONA_5GWF_RX_LG_LNALG_BIAS(_VAL_)                        SET_REG(ADR_ORIONA_5GWF_RX_FE_LG_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_ORIONA_5GWF_RX_LG_GM_BIAS(_VAL_)                           SET_REG(ADR_ORIONA_5GWF_RX_FE_LG_REGISTER,_VAL_,14,0xfffc3fff)
#define SET_RG_ORIONA_5GWF_RX_LG_TZ_GC(_VAL_)                             SET_REG(ADR_ORIONA_5GWF_RX_FE_LG_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_ORIONA_5GWF_RX_LG_TZ_GC_BOOST(_VAL_)                       SET_REG(ADR_ORIONA_5GWF_RX_FE_LG_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_ORIONA_5GWF_RX_LG_TZ_CAP(_VAL_)                            SET_REG(ADR_ORIONA_5GWF_RX_FE_LG_REGISTER,_VAL_,22,0xfe3fffff)
#define SET_RG_ORIONA_5GWF_RX_LG_TZ_IOS(_VAL_)                            SET_REG(ADR_ORIONA_5GWF_RX_FE_LG_REGISTER,_VAL_,25,0xf9ffffff)
#define SET_RG_ORIONA_5GWF_RX_ULG_LNA_GC(_VAL_)                           SET_REG(ADR_ORIONA_5GWF_RX_FE_ULG_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_5GWF_RX_ULG_LNAHGN_BIAS(_VAL_)                      SET_REG(ADR_ORIONA_5GWF_RX_FE_ULG_REGISTER,_VAL_,2,0xffffffc3)
#define SET_RG_ORIONA_5GWF_RX_ULG_LNAHGP_BIAS(_VAL_)                      SET_REG(ADR_ORIONA_5GWF_RX_FE_ULG_REGISTER,_VAL_,6,0xfffffc3f)
#define SET_RG_ORIONA_5GWF_RX_ULG_LNALG_BIAS(_VAL_)                       SET_REG(ADR_ORIONA_5GWF_RX_FE_ULG_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_ORIONA_5GWF_RX_ULG_GM_BIAS(_VAL_)                          SET_REG(ADR_ORIONA_5GWF_RX_FE_ULG_REGISTER,_VAL_,14,0xfffc3fff)
#define SET_RG_ORIONA_5GWF_RX_ULG_TZ_GC(_VAL_)                            SET_REG(ADR_ORIONA_5GWF_RX_FE_ULG_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_ORIONA_5GWF_RX_ULG_TZ_GC_BOOST(_VAL_)                      SET_REG(ADR_ORIONA_5GWF_RX_FE_ULG_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_ORIONA_5GWF_RX_ULG_TZ_CAP(_VAL_)                           SET_REG(ADR_ORIONA_5GWF_RX_FE_ULG_REGISTER,_VAL_,22,0xfe3fffff)
#define SET_RG_ORIONA_5GWF_RX_ULG_TZ_IOS(_VAL_)                           SET_REG(ADR_ORIONA_5GWF_RX_FE_ULG_REGISTER,_VAL_,25,0xf9ffffff)
#define SET_RG_ORIONA_5GRX_SCA_MANUAL(_VAL_)                              SET_REG(ADR_ORIONA_5GRX_LNA_SCA_MANUAL_CONTROL,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_5GRX_SCA_MA(_VAL_)                                  SET_REG(ADR_ORIONA_5GRX_LNA_SCA_MANUAL_CONTROL,_VAL_,1,0xfffffff1)
#define SET_RG_ORIONA_5GRX_SCA_LOAD(_VAL_)                                SET_REG(ADR_ORIONA_5GRX_LNA_SCA_MANUAL_CONTROL,_VAL_,4,0xffffff8f)
#define SET_RG_ORIONA_5GRX_SCAMA_STEP0(_VAL_)                             SET_REG(ADR_ORIONA_5GRX_LNA_INPUT_SCA_CONTROL,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_5GRX_SCAMA_STEP1(_VAL_)                             SET_REG(ADR_ORIONA_5GRX_LNA_INPUT_SCA_CONTROL,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_5GRX_SCAMA_STEP2(_VAL_)                             SET_REG(ADR_ORIONA_5GRX_LNA_INPUT_SCA_CONTROL,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_5GRX_SCAMA_STEP3(_VAL_)                             SET_REG(ADR_ORIONA_5GRX_LNA_INPUT_SCA_CONTROL,_VAL_,12,0xffff0fff)
#define SET_RG_ORIONA_5GRX_SCAMA_STEP4(_VAL_)                             SET_REG(ADR_ORIONA_5GRX_LNA_INPUT_SCA_CONTROL,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_5GRX_SCAMA_STEP5(_VAL_)                             SET_REG(ADR_ORIONA_5GRX_LNA_INPUT_SCA_CONTROL,_VAL_,20,0xff0fffff)
#define SET_RG_ORIONA_5GRX_SCAMA_STEP6(_VAL_)                             SET_REG(ADR_ORIONA_5GRX_LNA_INPUT_SCA_CONTROL,_VAL_,24,0xf0ffffff)
#define SET_RG_ORIONA_5GRX_SCALOAD_STEP0(_VAL_)                           SET_REG(ADR_ORIONA_5GRX_LNA_LOAD_SCA_CONTROL,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_5GRX_SCALOAD_STEP1(_VAL_)                           SET_REG(ADR_ORIONA_5GRX_LNA_LOAD_SCA_CONTROL,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_5GRX_SCALOAD_STEP2(_VAL_)                           SET_REG(ADR_ORIONA_5GRX_LNA_LOAD_SCA_CONTROL,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_5GRX_SCALOAD_STEP3(_VAL_)                           SET_REG(ADR_ORIONA_5GRX_LNA_LOAD_SCA_CONTROL,_VAL_,12,0xffff0fff)
#define SET_RG_ORIONA_5GRX_SCALOAD_STEP4(_VAL_)                           SET_REG(ADR_ORIONA_5GRX_LNA_LOAD_SCA_CONTROL,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_5GRX_SCALOAD_STEP5(_VAL_)                           SET_REG(ADR_ORIONA_5GRX_LNA_LOAD_SCA_CONTROL,_VAL_,20,0xff0fffff)
#define SET_RG_ORIONA_5GRX_SCALOAD_STEP6(_VAL_)                           SET_REG(ADR_ORIONA_5GRX_LNA_LOAD_SCA_CONTROL,_VAL_,24,0xf0ffffff)
#define SET_RG_ORIONA_2GRX_LNA_TRI_SEL(_VAL_)                             SET_REG(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_2GRX_LNA_SETTLE(_VAL_)                              SET_REG(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,2,0xfffffff3)
#define SET_RG_ORIONA_5GRX_LNA_TRI_SEL(_VAL_)                             SET_REG(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,4,0xffffffcf)
#define SET_RG_ORIONA_5GRX_LNA_SETTLE(_VAL_)                              SET_REG(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,6,0xffffff3f)
#define SET_RG_ORIONA_2GRX_LNA_FS_MAN(_VAL_)                              SET_REG(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,8,0xfffffeff)
#define SET_RG_ORIONA_EN_2GRX_LNA_FS(_VAL_)                               SET_REG(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,9,0xfffffdff)
#define SET_RG_ORIONA_5GRX_LNA_FS_MAN(_VAL_)                              SET_REG(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,10,0xfffffbff)
#define SET_RG_ORIONA_EN_5GRX_LNA_FS(_VAL_)                               SET_REG(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,11,0xfffff7ff)
#define SET_RG_ORIONA_RSSI_AVG_CONTD_MODE_MAN(_VAL_)                      SET_REG(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,21,0xffdfffff)
#define SET_RG_ORIONA_RSSI_AVG_CONTD_TRIGGER(_VAL_)                       SET_REG(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,22,0xffbfffff)
#define SET_RG_ORIONA_WF_RXRSSI_AVGDELAY(_VAL_)                           SET_REG(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,23,0xfe7fffff)
#define SET_RG_ORIONA_WF_RX_RSSI_AVGPOINT(_VAL_)                          SET_REG(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,25,0xf9ffffff)
#define SET_RG_ORIONA_BT_RX_RSSI_AVGDELAY(_VAL_)                          SET_REG(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,27,0xe7ffffff)
#define SET_RG_ORIONA_BT_RX_RSSI_AVGPOINT(_VAL_)                          SET_REG(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,29,0x9fffffff)
#define SET_RG_ORIONA_5GTX_PAPGA_MANUAL(_VAL_)                            SET_REG(ADR_ORIONA_5GTX_FE_REGISTER,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_5GTX_PGA_CAPSW(_VAL_)                               SET_REG(ADR_ORIONA_5GTX_FE_REGISTER,_VAL_,1,0xfffffff1)
#define SET_RG_ORIONA_5GTX_PACELL(_VAL_)                                  SET_REG(ADR_ORIONA_5GTX_FE_REGISTER,_VAL_,5,0xffffff1f)
#define SET_RG_ORIONA_5GTX_PABIAS_CTRL(_VAL_)                             SET_REG(ADR_ORIONA_5GTX_FE_REGISTER,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_5GTX_PAFB(_VAL_)                                    SET_REG(ADR_ORIONA_5GTX_FE_REGISTER,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_5GTX_PA1_VCAS(_VAL_)                                SET_REG(ADR_ORIONA_5GTX_FE_REGISTER,_VAL_,13,0xffff1fff)
#define SET_RG_ORIONA_5GTX_PA2_VCAS(_VAL_)                                SET_REG(ADR_ORIONA_5GTX_FE_REGISTER,_VAL_,16,0xfff8ffff)
#define SET_RG_ORIONA_5GTX_PA3_VCAS(_VAL_)                                SET_REG(ADR_ORIONA_5GTX_FE_REGISTER,_VAL_,20,0xff8fffff)
#define SET_RG_ORIONA_5GTX_MOD_GMCELL(_VAL_)                              SET_REG(ADR_ORIONA_5GTX_REGISTER,_VAL_,0,0xffffffe0)
#define SET_RG_ORIONA_5GTX_MOD_PGANUM(_VAL_)                              SET_REG(ADR_ORIONA_5GTX_REGISTER,_VAL_,5,0xfffffe1f)
#define SET_RG_ORIONA_5GTX_MOD_GMBIAS(_VAL_)                              SET_REG(ADR_ORIONA_5GTX_REGISTER,_VAL_,9,0xffffe1ff)
#define SET_RG_ORIONA_5GTX_PGABIAS(_VAL_)                                 SET_REG(ADR_ORIONA_5GTX_REGISTER,_VAL_,25,0xf1ffffff)
#define SET_RG_ORIONA_5GTX_LOBIAS(_VAL_)                                  SET_REG(ADR_ORIONA_5GTX_REGISTER,_VAL_,28,0xcfffffff)
#define SET_RG_ORIONA_5GTX_IBIAS_PTAT(_VAL_)                              SET_REG(ADR_ORIONA_5GTX_REGISTER,_VAL_,30,0x3fffffff)
#define SET_RG_ORIONA_5GTX_PGA_CAPSW_F0(_VAL_)                            SET_REG(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1,_VAL_,0,0xfffffff8)
#define SET_RG_ORIONA_5GTX_PABIAS_CTRL_F0(_VAL_)                          SET_REG(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1,_VAL_,3,0xffffff87)
#define SET_RG_ORIONA_5GTX_PA1_VCAS_F0(_VAL_)                             SET_REG(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1,_VAL_,7,0xfffffc7f)
#define SET_RG_ORIONA_5GTX_PA2_VCAS_F0(_VAL_)                             SET_REG(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1,_VAL_,10,0xffffe3ff)
#define SET_RG_ORIONA_5GTX_PA3_VCAS_F0(_VAL_)                             SET_REG(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1,_VAL_,13,0xffff1fff)
#define SET_RG_ORIONA_5GTX_PGA_CAPSW_F1(_VAL_)                            SET_REG(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1,_VAL_,16,0xfff8ffff)
#define SET_RG_ORIONA_5GTX_PABIAS_CTRL_F1(_VAL_)                          SET_REG(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1,_VAL_,19,0xff87ffff)
#define SET_RG_ORIONA_5GTX_PA1_VCAS_F1(_VAL_)                             SET_REG(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1,_VAL_,23,0xfc7fffff)
#define SET_RG_ORIONA_5GTX_PA2_VCAS_F1(_VAL_)                             SET_REG(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1,_VAL_,26,0xe3ffffff)
#define SET_RG_ORIONA_5GTX_PA3_VCAS_F1(_VAL_)                             SET_REG(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1,_VAL_,29,0x1fffffff)
#define SET_RG_ORIONA_5GTX_PGA_CAPSW_F2(_VAL_)                            SET_REG(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2,_VAL_,0,0xfffffff8)
#define SET_RG_ORIONA_5GTX_PABIAS_CTRL_F2(_VAL_)                          SET_REG(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2,_VAL_,3,0xffffff87)
#define SET_RG_ORIONA_5GTX_PA1_VCAS_F2(_VAL_)                             SET_REG(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2,_VAL_,7,0xfffffc7f)
#define SET_RG_ORIONA_5GTX_PA2_VCAS_F2(_VAL_)                             SET_REG(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2,_VAL_,10,0xffffe3ff)
#define SET_RG_ORIONA_5GTX_PA3_VCAS_F2(_VAL_)                             SET_REG(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2,_VAL_,13,0xffff1fff)
#define SET_RG_ORIONA_5GTX_PGA_CAPSW_F3(_VAL_)                            SET_REG(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2,_VAL_,16,0xfff8ffff)
#define SET_RG_ORIONA_5GTX_PABIAS_CTRL_F3(_VAL_)                          SET_REG(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2,_VAL_,19,0xff87ffff)
#define SET_RG_ORIONA_5GTX_PA1_VCAS_F3(_VAL_)                             SET_REG(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2,_VAL_,23,0xfc7fffff)
#define SET_RG_ORIONA_5GTX_PA2_VCAS_F3(_VAL_)                             SET_REG(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2,_VAL_,26,0xe3ffffff)
#define SET_RG_ORIONA_5GTX_PA3_VCAS_F3(_VAL_)                             SET_REG(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2,_VAL_,29,0x1fffffff)
#define SET_RG_ORIONA_5GTX_PAFB_F0(_VAL_)                                 SET_REG(ADR_ORIONA_5GTX_PAFB_CONTROL,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_5GTX_PAFB_F1(_VAL_)                                 SET_REG(ADR_ORIONA_5GTX_PAFB_CONTROL,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_5GTX_PAFB_F2(_VAL_)                                 SET_REG(ADR_ORIONA_5GTX_PAFB_CONTROL,_VAL_,2,0xfffffffb)
#define SET_RG_ORIONA_5GTX_PAFB_F3(_VAL_)                                 SET_REG(ADR_ORIONA_5GTX_PAFB_CONTROL,_VAL_,3,0xfffffff7)
#define SET_RG_ORIONA_SX_LDO_CP_LEVEL(_VAL_)                              SET_REG(ADR_ORIONA_SX_LDO_LEVEL_REGISTER,_VAL_,0,0xfffffff8)
#define SET_RG_ORIONA_EN_SX_LDO_CP_BYP(_VAL_)                             SET_REG(ADR_ORIONA_SX_LDO_LEVEL_REGISTER,_VAL_,3,0xfffffff7)
#define SET_RG_ORIONA_SX_LDO_DIV_LEVEL(_VAL_)                             SET_REG(ADR_ORIONA_SX_LDO_LEVEL_REGISTER,_VAL_,4,0xffffff8f)
#define SET_RG_ORIONA_EN_SX_LDO_DIV_BYP(_VAL_)                            SET_REG(ADR_ORIONA_SX_LDO_LEVEL_REGISTER,_VAL_,7,0xffffff7f)
#define SET_RG_ORIONA_SX_LDO_LO_LEVEL(_VAL_)                              SET_REG(ADR_ORIONA_SX_LDO_LEVEL_REGISTER,_VAL_,9,0xfffff1ff)
#define SET_RG_ORIONA_EN_SX_LDO_LO_BYP(_VAL_)                             SET_REG(ADR_ORIONA_SX_LDO_LEVEL_REGISTER,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_SX_LDO_VO8G_LEVEL(_VAL_)                            SET_REG(ADR_ORIONA_SX_LDO_LEVEL_REGISTER,_VAL_,14,0xfffe3fff)
#define SET_RG_ORIONA_SX_LDO_BF8G_LEVEL(_VAL_)                            SET_REG(ADR_ORIONA_SX_LDO_LEVEL_REGISTER,_VAL_,18,0xffe3ffff)
#define SET_RG_ORIONA_EN_SX_LDO_BF8G_BYP(_VAL_)                           SET_REG(ADR_ORIONA_SX_LDO_LEVEL_REGISTER,_VAL_,21,0xffdfffff)
#define SET_RG_ORIONA_SX_LDO_VO5G_LEVEL(_VAL_)                            SET_REG(ADR_ORIONA_SX_LDO_LEVEL_REGISTER,_VAL_,23,0xfc7fffff)
#define SET_RG_ORIONA_SX_LDO_BF5G_LEVEL(_VAL_)                            SET_REG(ADR_ORIONA_SX_LDO_LEVEL_REGISTER,_VAL_,27,0xc7ffffff)
#define SET_RG_ORIONA_EN_SX_LDO_BF5G_BYP(_VAL_)                           SET_REG(ADR_ORIONA_SX_LDO_LEVEL_REGISTER,_VAL_,30,0xbfffffff)
#define SET_RG_ORIONA_EN_SX_MAN(_VAL_)                                    SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_EN_SX(_VAL_)                                        SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_SX_WF_LOOP_SEL(_VAL_)                               SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,3,0xfffffff7)
#define SET_RG_ORIONA_SX_BT_LOOP_SEL(_VAL_)                               SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,4,0xffffffef)
#define SET_RG_ORIONA_SX_LOOP_SEL_MAN(_VAL_)                              SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,5,0xffffffdf)
#define SET_RG_ORIONA_SX_LOOP_SEL(_VAL_)                                  SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,6,0xffffffbf)
#define SET_RG_ORIONA_SXLPA_SBCAL_DIS(_VAL_)                              SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,7,0xffffff7f)
#define SET_RG_ORIONA_SXLPA_SBCAL_2ND_DIS(_VAL_)                          SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,8,0xfffffeff)
#define SET_RG_ORIONA_SXLPA_SBCAL_AW(_VAL_)                               SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,9,0xfffffdff)
#define SET_RG_ORIONA_SXLPA_VOAAC_DIS(_VAL_)                              SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,10,0xfffffbff)
#define SET_RG_ORIONA_SXLPA_MIXAAC_DIS(_VAL_)                             SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,11,0xfffff7ff)
#define SET_RG_ORIONA_SXLPA_REPAAC_DIS(_VAL_)                             SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_SX_TTL_DIS(_VAL_)                                   SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,13,0xffffdfff)
#define SET_RG_ORIONA_SXLPB_SBCAL_DIS(_VAL_)                              SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,15,0xffff7fff)
#define SET_RG_ORIONA_SXLPB_SBCAL_2ND_DIS(_VAL_)                          SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,16,0xfffeffff)
#define SET_RG_ORIONA_SXLPB_SBCAL_AW(_VAL_)                               SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,17,0xfffdffff)
#define SET_RG_ORIONA_SXLPB_VOAAC_DIS(_VAL_)                              SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,18,0xfffbffff)
#define SET_RG_ORIONA_SX_CAL_INIT(_VAL_)                                  SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,20,0xff8fffff)
#define SET_RG_ORIONA_EN_SX_LDO_MAN(_VAL_)                                SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,24,0xfeffffff)
#define SET_RG_ORIONA_EN_SX_LDO_CP(_VAL_)                                 SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,25,0xfdffffff)
#define SET_RG_ORIONA_EN_SX_LDO_DIV(_VAL_)                                SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_EN_SX_LDO_VO8G(_VAL_)                               SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_EN_SX_LDO_BF8G(_VAL_)                               SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,28,0xefffffff)
#define SET_RG_ORIONA_EN_SX_LDO_LO(_VAL_)                                 SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,29,0xdfffffff)
#define SET_RG_ORIONA_EN_SX_LDO_VO5G(_VAL_)                               SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,30,0xbfffffff)
#define SET_RG_ORIONA_EN_SX_LDO_BF5G(_VAL_)                               SET_REG(ADR_ORIONA_SX_EN1_AND_LOOP_SEL,_VAL_,31,0x7fffffff)
#define SET_RG_ORIONA_SX_PFD_RST_MAN(_VAL_)                               SET_REG(ADR_ORIONA_SX_EN2,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_SX_PFD_RST(_VAL_)                                   SET_REG(ADR_ORIONA_SX_EN2,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_EN_SX_CP_MAN(_VAL_)                                 SET_REG(ADR_ORIONA_SX_EN2,_VAL_,2,0xfffffffb)
#define SET_RG_ORIONA_EN_SX_CP(_VAL_)                                     SET_REG(ADR_ORIONA_SX_EN2,_VAL_,3,0xfffffff7)
#define SET_RG_ORIONA_EN_SX_LPF_UOP_MAN(_VAL_)                            SET_REG(ADR_ORIONA_SX_EN2,_VAL_,4,0xffffffef)
#define SET_RG_ORIONA_EN_SX_LPF_UOP(_VAL_)                                SET_REG(ADR_ORIONA_SX_EN2,_VAL_,5,0xffffffdf)
#define SET_RG_ORIONA_EN_SX_TTL_ANA_MAN(_VAL_)                            SET_REG(ADR_ORIONA_SX_EN2,_VAL_,6,0xffffffbf)
#define SET_RG_ORIONA_EN_SX_TTL_ANA(_VAL_)                                SET_REG(ADR_ORIONA_SX_EN2,_VAL_,7,0xffffff7f)
#define SET_RG_ORIONA_EN_SXLPA_VCO_MAN(_VAL_)                             SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_EN_SXLPA_VCO(_VAL_)                                 SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_EN_SXLPA_DIV_MAN(_VAL_)                             SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,2,0xfffffffb)
#define SET_RG_ORIONA_EN_SXLPA_DIV(_VAL_)                                 SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,3,0xfffffff7)
#define SET_RG_ORIONA_EN_SX_HSDIV_MAN(_VAL_)                              SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,4,0xffffffef)
#define SET_RG_ORIONA_EN_SX_HSDIV(_VAL_)                                  SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,5,0xffffffdf)
#define SET_RG_ORIONA_EN_SX_HSDIV_OBF_SX_MAN(_VAL_)                       SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,6,0xffffffbf)
#define SET_RG_ORIONA_EN_SX_HSDIV_OBF_SX(_VAL_)                           SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,7,0xffffff7f)
#define SET_RG_ORIONA_EN_SX_HSDIV_OBF_MX_MAN(_VAL_)                       SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,8,0xfffffeff)
#define SET_RG_ORIONA_EN_SX_HSDIV_OBF_MX(_VAL_)                           SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,9,0xfffffdff)
#define SET_RG_ORIONA_EN_SXMIX_INBF_MAN(_VAL_)                            SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,10,0xfffffbff)
#define SET_RG_ORIONA_EN_SXMIX_INBF(_VAL_)                                SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,11,0xfffff7ff)
#define SET_RG_ORIONA_EN_SX_MIX_MAN(_VAL_)                                SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_EN_SX_MIX(_VAL_)                                    SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,13,0xffffdfff)
#define SET_RG_ORIONA_EN_SX_REP_MAN(_VAL_)                                SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,14,0xffffbfff)
#define SET_RG_ORIONA_EN_SX_REP(_VAL_)                                    SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,15,0xffff7fff)
#define SET_RG_ORIONA_EN_SXLPB_VCO_MAN(_VAL_)                             SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,17,0xfffdffff)
#define SET_RG_ORIONA_EN_SXLPB_VCO(_VAL_)                                 SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,18,0xfffbffff)
#define SET_RG_ORIONA_EN_SXLPB_DIV_MAN(_VAL_)                             SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,19,0xfff7ffff)
#define SET_RG_ORIONA_EN_SXLPB_DIV(_VAL_)                                 SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,20,0xffefffff)
#define SET_RG_ORIONA_EN_SXLPB_SXBF_MAN(_VAL_)                            SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,21,0xffdfffff)
#define SET_RG_ORIONA_EN_SXLPB_SXBF(_VAL_)                                SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,22,0xffbfffff)
#define SET_RG_ORIONA_EN_SXLPB_TXBF_MAN(_VAL_)                            SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,23,0xff7fffff)
#define SET_RG_ORIONA_EN_SXLPB_TXBF(_VAL_)                                SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,24,0xfeffffff)
#define SET_RG_ORIONA_EN_SXLPB_RXBF_MAN(_VAL_)                            SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,25,0xfdffffff)
#define SET_RG_ORIONA_EN_SXLPB_RXBF(_VAL_)                                SET_REG(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_EN_SX_LDO_VO8G_PSW(_VAL_)                           SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_EN_SX_LDO_VO8G_VDD33(_VAL_)                         SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_SX_LDO_VO8G_RCF(_VAL_)                              SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,2,0xfffffff3)
#define SET_RG_ORIONA_EN_SX_LDO_VO5G_PSW(_VAL_)                           SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,4,0xffffffef)
#define SET_RG_ORIONA_EN_SX_LDO_VO5G_VDD33(_VAL_)                         SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,5,0xffffffdf)
#define SET_RG_ORIONA_SX_LDO_VO5G_RCF(_VAL_)                              SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,6,0xffffff3f)
#define SET_RG_ORIONA_SX_LDO_CP_FC_MAN(_VAL_)                             SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,8,0xfffffeff)
#define SET_RG_ORIONA_SX_LDO_CP_FC(_VAL_)                                 SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,9,0xfffffdff)
#define SET_RG_ORIONA_SX_LDO_DIV_FC_MAN(_VAL_)                            SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,10,0xfffffbff)
#define SET_RG_ORIONA_SX_LDO_DIV_FC(_VAL_)                                SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,11,0xfffff7ff)
#define SET_RG_ORIONA_SX_LDO_VO8G_FC_MAN(_VAL_)                           SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_SX_LDO_VO8G_FC(_VAL_)                               SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,13,0xffffdfff)
#define SET_RG_ORIONA_SX_LDO_BF8G_FC_MAN(_VAL_)                           SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,14,0xffffbfff)
#define SET_RG_ORIONA_SX_LDO_BF8G_FC(_VAL_)                               SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,15,0xffff7fff)
#define SET_RG_ORIONA_SX_LDO_LO_FC_MAN(_VAL_)                             SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,16,0xfffeffff)
#define SET_RG_ORIONA_SX_LDO_LO_FC(_VAL_)                                 SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,17,0xfffdffff)
#define SET_RG_ORIONA_SX_LDO_VO5G_FC_MAN(_VAL_)                           SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,18,0xfffbffff)
#define SET_RG_ORIONA_SX_LDO_VO5G_FC(_VAL_)                               SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,19,0xfff7ffff)
#define SET_RG_ORIONA_SX_LDO_BF5G_FC_MAN(_VAL_)                           SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,20,0xffefffff)
#define SET_RG_ORIONA_SX_LDO_BF5G_FC(_VAL_)                               SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,21,0xffdfffff)
#define SET_RG_ORIONA_SX_LDO_FCOFFT(_VAL_)                                SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,22,0xfe3fffff)
#define SET_RG_ORIONA_EN_SX_LDO_CP_IQUP(_VAL_)                            SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,25,0xfdffffff)
#define SET_RG_ORIONA_EN_SX_LDO_DIV_IQUP(_VAL_)                           SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_EN_SX_LDO_LO_IQUP(_VAL_)                            SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_EN_SX_LDO_VO8G_IQUP(_VAL_)                          SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,28,0xefffffff)
#define SET_RG_ORIONA_EN_SX_LDO_BF8G_IQUP(_VAL_)                          SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,29,0xdfffffff)
#define SET_RG_ORIONA_EN_SX_LDO_VO5G_IQUP(_VAL_)                          SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,30,0xbfffffff)
#define SET_RG_ORIONA_EN_SX_LDO_BF5G_IQUP(_VAL_)                          SET_REG(ADR_ORIONA_SX_LDO_CONTROL,_VAL_,31,0x7fffffff)
#define SET_RG_ORIONA_SXLPA_RFCTRL_F(_VAL_)                               SET_REG(ADR_ORIONA_SX_LOOPA_FRACTIONAL_AND_INTEGER_8BITS,_VAL_,0,0xff000000)
#define SET_RG_ORIONA_SXLPA_RFCTRL_CH_7_0(_VAL_)                          SET_REG(ADR_ORIONA_SX_LOOPA_FRACTIONAL_AND_INTEGER_8BITS,_VAL_,24,0x00ffffff)
#define SET_RG_ORIONA_SXLPB_RFCTRL_F(_VAL_)                               SET_REG(ADR_ORIONA_SX_LOOPB_FRACTIONAL_AND_INTEGER_8BITS,_VAL_,0,0xff000000)
#define SET_RG_ORIONA_SXLPB_RFCTRL_CH_7_0(_VAL_)                          SET_REG(ADR_ORIONA_SX_LOOPB_FRACTIONAL_AND_INTEGER_8BITS,_VAL_,24,0x00ffffff)
#define SET_RG_ORIONA_SX_RFCH_MAP_EN(_VAL_)                               SET_REG(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_SX_XTAL_FREQ(_VAL_)                                 SET_REG(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,2,0xffffffc3)
#define SET_RG_ORIONA_SX_FREF_DOUB_MAN(_VAL_)                             SET_REG(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,7,0xffffff7f)
#define SET_RG_ORIONA_SX_FREF_DOUB(_VAL_)                                 SET_REG(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,8,0xfffffeff)
#define SET_RG_ORIONA_SX_FREF_4TIMES_MAN(_VAL_)                           SET_REG(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,9,0xfffffdff)
#define SET_RG_ORIONA_SX_FREF_4TIMES(_VAL_)                               SET_REG(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,10,0xfffffbff)
#define SET_RG_ORIONA_SX_BTRX_SIDE(_VAL_)                                 SET_REG(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_SX_BT_FIF_OST(_VAL_)                                SET_REG(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,14,0xfff83fff)
#define SET_RG_ORIONA_SX_BT_FIF_OST_POL(_VAL_)                            SET_REG(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,19,0xfff7ffff)
#define SET_RG_ORIONA_SX_LE2M_FIF_OST(_VAL_)                              SET_REG(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,22,0xf83fffff)
#define SET_RG_ORIONA_SX_LE2M_FIF_OST_POL(_VAL_)                          SET_REG(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_BT_SX_CHANNEL(_VAL_)                                SET_REG(ADR_ORIONA_SX_BT_LE_CHANNEL_MAPPING,_VAL_,0,0xffffff00)
#define SET_RG_ORIONA_LE_SX_CHANNEL(_VAL_)                                SET_REG(ADR_ORIONA_SX_BT_LE_CHANNEL_MAPPING,_VAL_,16,0xff00ffff)
#define SET_RG_ORIONA_SXLPA_RFCTRL_CH_10_8(_VAL_)                         SET_REG(ADR_ORIONA_SX_BT_LE_CHANNEL_MAPPING,_VAL_,25,0xf1ffffff)
#define SET_RG_ORIONA_SXLPB_RFCTRL_CH_10_8(_VAL_)                         SET_REG(ADR_ORIONA_SX_BT_LE_CHANNEL_MAPPING,_VAL_,29,0x1fffffff)
#define SET_RG_ORIONA_2GWF_SX_CHANNEL(_VAL_)                              SET_REG(ADR_ORIONA_SX_2GWF_5GWF_CHANNEL_MAPPING,_VAL_,0,0xffffff00)
#define SET_RG_ORIONA_5GWF_SX_CHANNEL(_VAL_)                              SET_REG(ADR_ORIONA_SX_2GWF_5GWF_CHANNEL_MAPPING,_VAL_,16,0xff00ffff)
#define SET_RG_ORIONA_2GWF_SX_CP_ISEL(_VAL_)                              SET_REG(ADR_ORIONA_SX_CHP_KP,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_2GWF_SX_CP_KPDOUB(_VAL_)                            SET_REG(ADR_ORIONA_SX_CHP_KP,_VAL_,5,0xffffffdf)
#define SET_RG_ORIONA_2GWF_SX_CP_MIRROR_RATIO(_VAL_)                      SET_REG(ADR_ORIONA_SX_CHP_KP,_VAL_,6,0xffffffbf)
#define SET_RG_ORIONA_2GWF_SX_CP_OPA_ISEL(_VAL_)                          SET_REG(ADR_ORIONA_SX_CHP_KP,_VAL_,7,0xfffffe7f)
#define SET_RG_ORIONA_2GBT_SX_CP_ISEL(_VAL_)                              SET_REG(ADR_ORIONA_SX_CHP_KP,_VAL_,10,0xffffc3ff)
#define SET_RG_ORIONA_2GBT_SX_CP_KPDOUB(_VAL_)                            SET_REG(ADR_ORIONA_SX_CHP_KP,_VAL_,15,0xffff7fff)
#define SET_RG_ORIONA_2GBT_SX_CP_MIRROR_RATIO(_VAL_)                      SET_REG(ADR_ORIONA_SX_CHP_KP,_VAL_,16,0xfffeffff)
#define SET_RG_ORIONA_2GBT_SX_CP_OPA_ISEL(_VAL_)                          SET_REG(ADR_ORIONA_SX_CHP_KP,_VAL_,17,0xfff9ffff)
#define SET_RG_ORIONA_5GWF_SX_CP_ISEL(_VAL_)                              SET_REG(ADR_ORIONA_SX_CHP_KP,_VAL_,20,0xff0fffff)
#define SET_RG_ORIONA_5GWF_SX_CP_KPDOUB(_VAL_)                            SET_REG(ADR_ORIONA_SX_CHP_KP,_VAL_,25,0xfdffffff)
#define SET_RG_ORIONA_5GWF_SX_CP_MIRROR_RATIO(_VAL_)                      SET_REG(ADR_ORIONA_SX_CHP_KP,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_5GWF_SX_CP_OPA_ISEL(_VAL_)                          SET_REG(ADR_ORIONA_SX_CHP_KP,_VAL_,27,0xe7ffffff)
#define SET_RG_ORIONA_SX_CP_ISEL50U(_VAL_)                                SET_REG(ADR_ORIONA_SX_CHP_KP,_VAL_,30,0xbfffffff)
#define SET_RG_ORIONA_SX_CP_IOST_POL(_VAL_)                               SET_REG(ADR_ORIONA_SX_PFD_CHP,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_2GWF_SX_CP_IOST(_VAL_)                              SET_REG(ADR_ORIONA_SX_PFD_CHP,_VAL_,1,0xfffffff1)
#define SET_RG_ORIONA_2GBT_SX_CP_IOST(_VAL_)                              SET_REG(ADR_ORIONA_SX_PFD_CHP,_VAL_,5,0xffffff1f)
#define SET_RG_ORIONA_5GWF_SX_CP_IOST(_VAL_)                              SET_REG(ADR_ORIONA_SX_PFD_CHP,_VAL_,9,0xfffff1ff)
#define SET_RG_ORIONA_SX_CP_IBF_VDD(_VAL_)                                SET_REG(ADR_ORIONA_SX_PFD_CHP,_VAL_,13,0xffff9fff)
#define SET_RG_ORIONA_SX_PFD_VDD(_VAL_)                                   SET_REG(ADR_ORIONA_SX_PFD_CHP,_VAL_,18,0xfff3ffff)
#define SET_RG_ORIONA_SX_PFD_DIV_EDGE(_VAL_)                              SET_REG(ADR_ORIONA_SX_PFD_CHP,_VAL_,20,0xffefffff)
#define SET_RG_ORIONA_SX_PFD_REF_EDGE(_VAL_)                              SET_REG(ADR_ORIONA_SX_PFD_CHP,_VAL_,21,0xffdfffff)
#define SET_RG_ORIONA_SX_PFD_SEL(_VAL_)                                   SET_REG(ADR_ORIONA_SX_PFD_CHP,_VAL_,23,0xff7fffff)
#define SET_RG_ORIONA_SX_PFD_SET(_VAL_)                                   SET_REG(ADR_ORIONA_SX_PFD_CHP,_VAL_,24,0xfeffffff)
#define SET_RG_ORIONA_SX_PFD_SET1(_VAL_)                                  SET_REG(ADR_ORIONA_SX_PFD_CHP,_VAL_,25,0xfdffffff)
#define SET_RG_ORIONA_SX_PFD_SET2(_VAL_)                                  SET_REG(ADR_ORIONA_SX_PFD_CHP,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_SX_PFD_TRUP(_VAL_)                                  SET_REG(ADR_ORIONA_SX_PFD_CHP,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_SX_PFD_TRDN(_VAL_)                                  SET_REG(ADR_ORIONA_SX_PFD_CHP,_VAL_,28,0xefffffff)
#define SET_RG_ORIONA_SX_PFD_TLSEL(_VAL_)                                 SET_REG(ADR_ORIONA_SX_PFD_CHP,_VAL_,29,0xdfffffff)
#define SET_RG_ORIONA_2GWF_SX_LPF_C1(_VAL_)                               SET_REG(ADR_ORIONA_SX_LPF_BT_2GWF,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_2GWF_SX_LPF_C2(_VAL_)                               SET_REG(ADR_ORIONA_SX_LPF_BT_2GWF,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_2GWF_SX_LPF_C3(_VAL_)                               SET_REG(ADR_ORIONA_SX_LPF_BT_2GWF,_VAL_,8,0xfffffeff)
#define SET_RG_ORIONA_2GWF_SX_LPF_R2(_VAL_)                               SET_REG(ADR_ORIONA_SX_LPF_BT_2GWF,_VAL_,9,0xffffe1ff)
#define SET_RG_ORIONA_2GWF_SX_LPF_R3(_VAL_)                               SET_REG(ADR_ORIONA_SX_LPF_BT_2GWF,_VAL_,13,0xffff1fff)
#define SET_RG_ORIONA_2GBT_SX_LPF_C1(_VAL_)                               SET_REG(ADR_ORIONA_SX_LPF_BT_2GWF,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_2GBT_SX_LPF_C2(_VAL_)                               SET_REG(ADR_ORIONA_SX_LPF_BT_2GWF,_VAL_,20,0xff0fffff)
#define SET_RG_ORIONA_2GBT_SX_LPF_C3(_VAL_)                               SET_REG(ADR_ORIONA_SX_LPF_BT_2GWF,_VAL_,24,0xfeffffff)
#define SET_RG_ORIONA_2GBT_SX_LPF_R2(_VAL_)                               SET_REG(ADR_ORIONA_SX_LPF_BT_2GWF,_VAL_,25,0xe1ffffff)
#define SET_RG_ORIONA_2GBT_SX_LPF_R3(_VAL_)                               SET_REG(ADR_ORIONA_SX_LPF_BT_2GWF,_VAL_,29,0x1fffffff)
#define SET_RG_ORIONA_5GWF_SX_LPF_C1(_VAL_)                               SET_REG(ADR_ORIONA_SX_LPF_5GWF,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_5GWF_SX_LPF_C2(_VAL_)                               SET_REG(ADR_ORIONA_SX_LPF_5GWF,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_5GWF_SX_LPF_C3(_VAL_)                               SET_REG(ADR_ORIONA_SX_LPF_5GWF,_VAL_,8,0xfffffeff)
#define SET_RG_ORIONA_5GWF_SX_LPF_R2(_VAL_)                               SET_REG(ADR_ORIONA_SX_LPF_5GWF,_VAL_,9,0xffffe1ff)
#define SET_RG_ORIONA_5GWF_SX_LPF_R3(_VAL_)                               SET_REG(ADR_ORIONA_SX_LPF_5GWF,_VAL_,13,0xffff1fff)
#define SET_RG_ORIONA_SX_LPF_VTUNE_TEST(_VAL_)                            SET_REG(ADR_ORIONA_SX_LPF_5GWF,_VAL_,31,0x7fffffff)
#define SET_RG_ORIONA_SX_TTL_INIT(_VAL_)                                  SET_REG(ADR_ORIONA_SX_TTL,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_SX_TTL_FPT(_VAL_)                                   SET_REG(ADR_ORIONA_SX_TTL,_VAL_,2,0xfffffff3)
#define SET_RG_ORIONA_SX_TTL_CPT(_VAL_)                                   SET_REG(ADR_ORIONA_SX_TTL,_VAL_,4,0xffffffcf)
#define SET_RG_ORIONA_SX_TTL_ACCUM(_VAL_)                                 SET_REG(ADR_ORIONA_SX_TTL,_VAL_,6,0xffffff3f)
#define SET_RG_ORIONA_SXLPA_TTL_SUB(_VAL_)                                SET_REG(ADR_ORIONA_SX_TTL,_VAL_,8,0xfffffcff)
#define SET_RG_ORIONA_SXLPB_TTL_SUB(_VAL_)                                SET_REG(ADR_ORIONA_SX_TTL,_VAL_,10,0xfffff3ff)
#define SET_RG_ORIONA_SX_TTL_SUB_INV(_VAL_)                               SET_REG(ADR_ORIONA_SX_TTL,_VAL_,24,0xfeffffff)
#define SET_RG_ORIONA_SX_TTL_VH(_VAL_)                                    SET_REG(ADR_ORIONA_SX_TTL,_VAL_,25,0xf9ffffff)
#define SET_RG_ORIONA_SX_TTL_VL(_VAL_)                                    SET_REG(ADR_ORIONA_SX_TTL,_VAL_,27,0xe7ffffff)
#define SET_RG_ORIONA_SXLPA_VCO_ISEL_MAN(_VAL_)                           SET_REG(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_2GWF_SXLPA_VCO_ISEL(_VAL_)                          SET_REG(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL,_VAL_,1,0xffffffe1)
#define SET_RG_ORIONA_2GBT_SXLPA_VCO_ISEL(_VAL_)                          SET_REG(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL,_VAL_,6,0xfffffc3f)
#define SET_RG_ORIONA_5GWF_SXLPA_VCO_ISEL(_VAL_)                          SET_REG(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL,_VAL_,11,0xffff87ff)
#define SET_RG_ORIONA_SXLPA_VCO_VCCBSEL(_VAL_)                            SET_REG(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL,_VAL_,19,0xffc7ffff)
#define SET_RG_ORIONA_SXLPA_VCO_KVDOUB(_VAL_)                             SET_REG(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL,_VAL_,22,0xffbfffff)
#define SET_RG_ORIONA_SXLPA_VCO_VARBSEL(_VAL_)                            SET_REG(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL,_VAL_,24,0xfcffffff)
#define SET_RG_ORIONA_SXLPA_VCO_RTAIL_SHIFT(_VAL_)                        SET_REG(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_SXLPA_VCO_CS_AWH(_VAL_)                             SET_REG(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_EN_SXLPA_VCOMON(_VAL_)                              SET_REG(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL,_VAL_,31,0x7fffffff)
#define SET_RG_ORIONA_SXLPB_VCO_ISEL_MAN(_VAL_)                           SET_REG(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_2GWF_SXLPB_VCO_ISEL(_VAL_)                          SET_REG(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL,_VAL_,1,0xffffffe1)
#define SET_RG_ORIONA_2GBT_SXLPB_VCO_ISEL(_VAL_)                          SET_REG(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL,_VAL_,6,0xfffffc3f)
#define SET_RG_ORIONA_SXLPB_SXBF_VSEL(_VAL_)                              SET_REG(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL,_VAL_,11,0xffffe7ff)
#define SET_RG_ORIONA_SXLPB_TXBF_VSEL(_VAL_)                              SET_REG(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL,_VAL_,13,0xffff9fff)
#define SET_RG_ORIONA_SXLPB_RXBF_VSEL(_VAL_)                              SET_REG(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL,_VAL_,15,0xfffe7fff)
#define SET_RG_ORIONA_SXLPB_VCO_VCCBSEL(_VAL_)                            SET_REG(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL,_VAL_,19,0xffc7ffff)
#define SET_RG_ORIONA_SXLPB_VCO_KVDOUB(_VAL_)                             SET_REG(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL,_VAL_,22,0xffbfffff)
#define SET_RG_ORIONA_SXLPB_VCO_VARBSEL(_VAL_)                            SET_REG(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL,_VAL_,24,0xfcffffff)
#define SET_RG_ORIONA_SXLPB_VCO_RTAIL_SHIFT(_VAL_)                        SET_REG(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_SXLPB_VCO_CS_AWH(_VAL_)                             SET_REG(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_EN_SXLPB_VCOMON(_VAL_)                              SET_REG(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL,_VAL_,31,0x7fffffff)
#define SET_RG_ORIONA_HSDIV_INBFSEL(_VAL_)                                SET_REG(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_HSDIV_OBFMX_SEL(_VAL_)                              SET_REG(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP,_VAL_,2,0xfffffffb)
#define SET_RG_ORIONA_HSDIV_OBFSX_SEL(_VAL_)                              SET_REG(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP,_VAL_,3,0xfffffff7)
#define SET_RG_ORIONA_HSDIV_VRSEL(_VAL_)                                  SET_REG(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP,_VAL_,4,0xffffffcf)
#define SET_RG_ORIONA_SX_HSDIV_BIAS_ISEL(_VAL_)                           SET_REG(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP,_VAL_,6,0xffffff3f)
#define SET_RG_ORIONA_SXMIX_INBF_SEL(_VAL_)                               SET_REG(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP,_VAL_,9,0xfffff9ff)
#define SET_RG_ORIONA_SXMIX_GMBIAS_OP1(_VAL_)                             SET_REG(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP,_VAL_,11,0xfffff7ff)
#define SET_RG_ORIONA_SXMIX_SWBIAS_OP1(_VAL_)                             SET_REG(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_SXMIX_IBIAS_SEL(_VAL_)                              SET_REG(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP,_VAL_,13,0xffff9fff)
#define SET_RG_ORIONA_SXMIX_SWB_SEL(_VAL_)                                SET_REG(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP,_VAL_,15,0xfffe7fff)
#define SET_RG_ORIONA_SXMIX_GMSEL(_VAL_)                                  SET_REG(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP,_VAL_,17,0xfff9ffff)
#define SET_RG_ORIONA_SXREP_SWB_SEL(_VAL_)                                SET_REG(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP,_VAL_,25,0xf9ffffff)
#define SET_RG_ORIONA_SXREP_CSSEL(_VAL_)                                  SET_REG(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP,_VAL_,27,0xe7ffffff)
#define SET_RG_ORIONA_SXLPA_DIV_VDD1(_VAL_)                               SET_REG(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_SXLPA_DIV_VDD2(_VAL_)                               SET_REG(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM,_VAL_,2,0xfffffff3)
#define SET_RG_ORIONA_SXLPA_DIV_VDD3(_VAL_)                               SET_REG(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM,_VAL_,4,0xffffffcf)
#define SET_RG_ORIONA_SXLPA_DIV_SDM_EDGE(_VAL_)                           SET_REG(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM,_VAL_,7,0xffffff7f)
#define SET_RG_ORIONA_EN_SXLPA_MOD(_VAL_)                                 SET_REG(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM,_VAL_,9,0xfffffdff)
#define SET_RG_ORIONA_EN_SXLPA_DITHER(_VAL_)                              SET_REG(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM,_VAL_,10,0xfffffbff)
#define SET_RG_ORIONA_SXLPA_MOD_ORDER(_VAL_)                              SET_REG(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM,_VAL_,11,0xffffe7ff)
#define SET_RG_ORIONA_SXLPA_DITHER_WEIGHT(_VAL_)                          SET_REG(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM,_VAL_,13,0xffff9fff)
#define SET_RG_ORIONA_SXLPB_DIV_VDD1(_VAL_)                               SET_REG(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM,_VAL_,16,0xfffcffff)
#define SET_RG_ORIONA_SXLPB_DIV_VDD2(_VAL_)                               SET_REG(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM,_VAL_,18,0xfff3ffff)
#define SET_RG_ORIONA_SXLPB_DIV_VDD3(_VAL_)                               SET_REG(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM,_VAL_,20,0xffcfffff)
#define SET_RG_ORIONA_SXLPB_DIV_SDM_EDGE(_VAL_)                           SET_REG(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM,_VAL_,23,0xff7fffff)
#define SET_RG_ORIONA_EN_SXLPB_MOD(_VAL_)                                 SET_REG(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM,_VAL_,25,0xfdffffff)
#define SET_RG_ORIONA_EN_SXLPB_DITHER(_VAL_)                              SET_REG(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_SXLPB_MOD_ORDER(_VAL_)                              SET_REG(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM,_VAL_,27,0xe7ffffff)
#define SET_RG_ORIONA_SXLPB_DITHER_WEIGHT(_VAL_)                          SET_REG(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM,_VAL_,29,0x9fffffff)
#define SET_RG_ORIONA_SXLPA_SUB_SEL_MAN(_VAL_)                            SET_REG(ADR_ORIONA_SXLPA_SBCAL,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_SXLPA_SUB_SEL(_VAL_)                                SET_REG(ADR_ORIONA_SXLPA_SBCAL,_VAL_,1,0xfffffe01)
#define SET_RG_ORIONA_SXLPA_SUB_C0P5_DIS(_VAL_)                           SET_REG(ADR_ORIONA_SXLPA_SBCAL,_VAL_,9,0xfffffdff)
#define SET_RG_ORIONA_SXLPA_SBCAL_CT(_VAL_)                               SET_REG(ADR_ORIONA_SXLPA_SBCAL,_VAL_,10,0xfffff3ff)
#define SET_RG_ORIONA_SXLPA_SBCAL_WT(_VAL_)                               SET_REG(ADR_ORIONA_SXLPA_SBCAL,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_SXLPA_SBCAL_DIFFMIN(_VAL_)                          SET_REG(ADR_ORIONA_SXLPA_SBCAL,_VAL_,13,0xffffdfff)
#define SET_RG_ORIONA_SXLPA_SBCAL_NTARG_MAN(_VAL_)                        SET_REG(ADR_ORIONA_SXLPA_SBCAL,_VAL_,15,0xffff7fff)
#define SET_RG_ORIONA_SXLPA_SBCAL_NTARG(_VAL_)                            SET_REG(ADR_ORIONA_SXLPA_SBCAL,_VAL_,16,0x0000ffff)
#define SET_RG_ORIONA_SXLPB_SUB_SEL_MAN(_VAL_)                            SET_REG(ADR_ORIONA_SXLPB_SBCAL,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_SXLPB_SUB_SEL(_VAL_)                                SET_REG(ADR_ORIONA_SXLPB_SBCAL,_VAL_,1,0xfffffe01)
#define SET_RG_ORIONA_SXLPB_SUB_C0P5_DIS(_VAL_)                           SET_REG(ADR_ORIONA_SXLPB_SBCAL,_VAL_,9,0xfffffdff)
#define SET_RG_ORIONA_SXLPB_SBCAL_CT(_VAL_)                               SET_REG(ADR_ORIONA_SXLPB_SBCAL,_VAL_,10,0xfffff3ff)
#define SET_RG_ORIONA_SXLPB_SBCAL_WT(_VAL_)                               SET_REG(ADR_ORIONA_SXLPB_SBCAL,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_SXLPB_SBCAL_DIFFMIN(_VAL_)                          SET_REG(ADR_ORIONA_SXLPB_SBCAL,_VAL_,13,0xffffdfff)
#define SET_RG_ORIONA_SXLPB_SBCAL_NTARG_MAN(_VAL_)                        SET_REG(ADR_ORIONA_SXLPB_SBCAL,_VAL_,15,0xffff7fff)
#define SET_RG_ORIONA_SXLPB_SBCAL_NTARG(_VAL_)                            SET_REG(ADR_ORIONA_SXLPB_SBCAL,_VAL_,16,0x0000ffff)
#define SET_RG_ORIONA_SXLPB_VOAAC_TAR_WF(_VAL_)                           SET_REG(ADR_ORIONA_SXLPB_VOAAC_AACTOP,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_SXLPB_VOAAC_TAR_BT(_VAL_)                           SET_REG(ADR_ORIONA_SXLPB_VOAAC_AACTOP,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_VO5G_AAC_IOST_WF(_VAL_)                             SET_REG(ADR_ORIONA_SXLPB_VOAAC_AACTOP,_VAL_,8,0xfffffcff)
#define SET_RG_ORIONA_VO5G_AAC_IOST_BT(_VAL_)                             SET_REG(ADR_ORIONA_SXLPB_VOAAC_AACTOP,_VAL_,10,0xfffff3ff)
#define SET_RG_ORIONA_VO5G_AAC_IMAX(_VAL_)                                SET_REG(ADR_ORIONA_SXLPB_VOAAC_AACTOP,_VAL_,12,0xffff0fff)
#define SET_RG_ORIONA_SX_AAC_INIT(_VAL_)                                  SET_REG(ADR_ORIONA_SXLPB_VOAAC_AACTOP,_VAL_,24,0xfcffffff)
#define SET_RG_ORIONA_SX_AAC_EVA_TS(_VAL_)                                SET_REG(ADR_ORIONA_SXLPB_VOAAC_AACTOP,_VAL_,26,0xf3ffffff)
#define SET_RG_ORIONA_SXLPA_VOAAC_TAR(_VAL_)                              SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_VO8G_AAC_IOST(_VAL_)                                SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,4,0xffffffcf)
#define SET_RG_ORIONA_VO8G_AAC_IMAX(_VAL_)                                SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,6,0xfffffc3f)
#define SET_RG_ORIONA_SX_AAC_ACCUMH(_VAL_)                                SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,10,0xfffff3ff)
#define SET_RG_ORIONA_SX_AAC_ACCUML(_VAL_)                                SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,12,0xffffcfff)
#define SET_RG_ORIONA_SX_AAC_EN_MAN(_VAL_)                                SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,15,0xffff7fff)
#define SET_RG_ORIONA_SX_AAC_EN(_VAL_)                                    SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,16,0xfffeffff)
#define SET_RG_ORIONA_SX_AAC_EVA_MAN(_VAL_)                               SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,17,0xfffdffff)
#define SET_RG_ORIONA_SX_AAC_EVA(_VAL_)                                   SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,18,0xfffbffff)
#define SET_RG_ORIONA_AAC_TAR_MAN(_VAL_)                                  SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,19,0xfff7ffff)
#define SET_RG_ORIONA_AAC_TAR_OST_MAN(_VAL_)                              SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,20,0xffefffff)
#define SET_RG_ORIONA_SX_AAC_TAR_OST(_VAL_)                               SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,21,0xffdfffff)
#define SET_RG_ORIONA_EN_VOBT_AAC_MAN(_VAL_)                              SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,22,0xffbfffff)
#define SET_RG_ORIONA_EN_VOBT_AAC(_VAL_)                                  SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,23,0xff7fffff)
#define SET_RG_ORIONA_AAC_PDSW_EN_MAN(_VAL_)                              SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,24,0xfeffffff)
#define SET_RG_ORIONA_EN_AAC_VOPDSW(_VAL_)                                SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,25,0xfdffffff)
#define SET_RG_ORIONA_EN_AAC_MXPDSW(_VAL_)                                SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_EN_AAC_RPPDSW(_VAL_)                                SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_EN_AAC_VOBTPDSW(_VAL_)                              SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,28,0xefffffff)
#define SET_RG_ORIONA_SX_AAC_TEST_EN(_VAL_)                               SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,30,0xbfffffff)
#define SET_RG_ORIONA_SX_AAC_TEST_SEL(_VAL_)                              SET_REG(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION,_VAL_,31,0x7fffffff)
#define SET_RG_ORIONA_SXLPA_MIXAAC_TAR(_VAL_)                             SET_REG(ADR_ORIONA_SX_LOOPA_LOGEN_CALIBRATION,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_SXMIX_SCA_SEL_MAN(_VAL_)                            SET_REG(ADR_ORIONA_SX_LOOPA_LOGEN_CALIBRATION,_VAL_,5,0xffffffdf)
#define SET_RG_ORIONA_SXMIX_SCA_SEL(_VAL_)                                SET_REG(ADR_ORIONA_SX_LOOPA_LOGEN_CALIBRATION,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_SXLPA_REPAAC_TAR(_VAL_)                             SET_REG(ADR_ORIONA_SX_LOOPA_LOGEN_CALIBRATION,_VAL_,13,0xfffe1fff)
#define SET_RG_ORIONA_SXREP_SCA_SEL_MAN(_VAL_)                            SET_REG(ADR_ORIONA_SX_LOOPA_LOGEN_CALIBRATION,_VAL_,18,0xfffbffff)
#define SET_RG_ORIONA_SXREP_SCA_SEL(_VAL_)                                SET_REG(ADR_ORIONA_SX_LOOPA_LOGEN_CALIBRATION,_VAL_,19,0xfe07ffff)
#define SET_RG_ORIONA_WF_RX_ABBCTUNE(_VAL_)                               SET_REG(ADR_ORIONA_WIFI_HT20_RX_FILTER_REGISTER,_VAL_,0,0xffffff80)
#define SET_RG_ORIONA_WF_RX_ABBCFIX(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_HT20_RX_FILTER_REGISTER,_VAL_,7,0xfffffe7f)
#define SET_RG_ORIONA_WF_RX_ABB_AC_MODE(_VAL_)                            SET_REG(ADR_ORIONA_WIFI_HT20_RX_FILTER_REGISTER,_VAL_,9,0xfffffdff)
#define SET_RG_ORIONA_WF_RX_ABB_N_MODE(_VAL_)                             SET_REG(ADR_ORIONA_WIFI_HT20_RX_FILTER_REGISTER,_VAL_,10,0xfffffbff)
#define SET_RG_ORIONA_WF_RX_ABB_BT_MODE(_VAL_)                            SET_REG(ADR_ORIONA_WIFI_HT20_RX_FILTER_REGISTER,_VAL_,11,0xffffe7ff)
#define SET_RG_ORIONA_WF_RX_ABB_ADDI(_VAL_)                               SET_REG(ADR_ORIONA_WIFI_HT20_RX_FILTER_REGISTER,_VAL_,13,0xffff9fff)
#define SET_RG_ORIONA_WF_RX_ABB_IDIV2(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_HT20_RX_FILTER_REGISTER,_VAL_,15,0xffff7fff)
#define SET_RG_ORIONA_WF_RXADC_VREFDRB2(_VAL_)                            SET_REG(ADR_ORIONA_WIFI_HT20_RX_FILTER_REGISTER,_VAL_,16,0xfffeffff)
#define SET_RG_ORIONA_WF_N_RX_ABBCTUNE(_VAL_)                             SET_REG(ADR_ORIONA_WIFI_HT40_RX_FILTER_REGISTER,_VAL_,0,0xffffff80)
#define SET_RG_ORIONA_WF_N_RX_ABBCFIX(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_HT40_RX_FILTER_REGISTER,_VAL_,7,0xfffffe7f)
#define SET_RG_ORIONA_WF_N_RX_ABB_AC_MODE(_VAL_)                          SET_REG(ADR_ORIONA_WIFI_HT40_RX_FILTER_REGISTER,_VAL_,9,0xfffffdff)
#define SET_RG_ORIONA_WF_N_RX_ABB_N_MODE(_VAL_)                           SET_REG(ADR_ORIONA_WIFI_HT40_RX_FILTER_REGISTER,_VAL_,10,0xfffffbff)
#define SET_RG_ORIONA_WF_N_RX_ABB_BT_MODE(_VAL_)                          SET_REG(ADR_ORIONA_WIFI_HT40_RX_FILTER_REGISTER,_VAL_,11,0xffffe7ff)
#define SET_RG_ORIONA_WF_N_RX_ABB_ADDI(_VAL_)                             SET_REG(ADR_ORIONA_WIFI_HT40_RX_FILTER_REGISTER,_VAL_,13,0xffff9fff)
#define SET_RG_ORIONA_WF_N_RX_ABB_IDIV2(_VAL_)                            SET_REG(ADR_ORIONA_WIFI_HT40_RX_FILTER_REGISTER,_VAL_,15,0xffff7fff)
#define SET_RG_ORIONA_WF_N_RXADC_VREFDRB2(_VAL_)                          SET_REG(ADR_ORIONA_WIFI_HT40_RX_FILTER_REGISTER,_VAL_,16,0xfffeffff)
#define SET_RG_ORIONA_WF_AC_RX_ABBCTUNE(_VAL_)                            SET_REG(ADR_ORIONA_WIFI_VHT80_RX_FILTER_REGISTER,_VAL_,0,0xffffff80)
#define SET_RG_ORIONA_WF_AC_RX_ABBCFIX(_VAL_)                             SET_REG(ADR_ORIONA_WIFI_VHT80_RX_FILTER_REGISTER,_VAL_,7,0xfffffe7f)
#define SET_RG_ORIONA_WF_AC_RX_ABB_AC_MODE(_VAL_)                         SET_REG(ADR_ORIONA_WIFI_VHT80_RX_FILTER_REGISTER,_VAL_,9,0xfffffdff)
#define SET_RG_ORIONA_WF_AC_RX_ABB_N_MODE(_VAL_)                          SET_REG(ADR_ORIONA_WIFI_VHT80_RX_FILTER_REGISTER,_VAL_,10,0xfffffbff)
#define SET_RG_ORIONA_WF_AC_RX_ABB_BT_MODE(_VAL_)                         SET_REG(ADR_ORIONA_WIFI_VHT80_RX_FILTER_REGISTER,_VAL_,11,0xffffe7ff)
#define SET_RG_ORIONA_WF_AC_RX_ABB_ADDI(_VAL_)                            SET_REG(ADR_ORIONA_WIFI_VHT80_RX_FILTER_REGISTER,_VAL_,13,0xffff9fff)
#define SET_RG_ORIONA_WF_AC_RX_ABB_IDIV2(_VAL_)                           SET_REG(ADR_ORIONA_WIFI_VHT80_RX_FILTER_REGISTER,_VAL_,15,0xffff7fff)
#define SET_RG_ORIONA_WF_AC_RXADC_VREFDRB2(_VAL_)                         SET_REG(ADR_ORIONA_WIFI_VHT80_RX_FILTER_REGISTER,_VAL_,16,0xfffeffff)
#define SET_RG_ORIONA_BT1M_RX_ABBCTUNE(_VAL_)                             SET_REG(ADR_ORIONA_BT_1M_RX_FILTER_REGISTER,_VAL_,0,0xffffff80)
#define SET_RG_ORIONA_BT1M_RX_ABBCFIX(_VAL_)                              SET_REG(ADR_ORIONA_BT_1M_RX_FILTER_REGISTER,_VAL_,7,0xfffffe7f)
#define SET_RG_ORIONA_BT1M_RX_ABB_AC_MODE(_VAL_)                          SET_REG(ADR_ORIONA_BT_1M_RX_FILTER_REGISTER,_VAL_,9,0xfffffdff)
#define SET_RG_ORIONA_BT1M_RX_ABB_N_MODE(_VAL_)                           SET_REG(ADR_ORIONA_BT_1M_RX_FILTER_REGISTER,_VAL_,10,0xfffffbff)
#define SET_RG_ORIONA_BT1M_RX_ABB_BT_MODE(_VAL_)                          SET_REG(ADR_ORIONA_BT_1M_RX_FILTER_REGISTER,_VAL_,11,0xffffe7ff)
#define SET_RG_ORIONA_BT1M_RX_ABB_ADDI(_VAL_)                             SET_REG(ADR_ORIONA_BT_1M_RX_FILTER_REGISTER,_VAL_,13,0xffff9fff)
#define SET_RG_ORIONA_BT1M_RX_ABB_IDIV2(_VAL_)                            SET_REG(ADR_ORIONA_BT_1M_RX_FILTER_REGISTER,_VAL_,15,0xffff7fff)
#define SET_RG_ORIONA_BT1M_RXADC_VREFDRB2(_VAL_)                          SET_REG(ADR_ORIONA_BT_1M_RX_FILTER_REGISTER,_VAL_,16,0xfffeffff)
#define SET_RG_ORIONA_BT2M_RX_ABBCTUNE(_VAL_)                             SET_REG(ADR_ORIONA_BT_2M_RX_FILTER_REGISTER,_VAL_,0,0xffffff80)
#define SET_RG_ORIONA_BT2M_RX_ABBCFIX(_VAL_)                              SET_REG(ADR_ORIONA_BT_2M_RX_FILTER_REGISTER,_VAL_,7,0xfffffe7f)
#define SET_RG_ORIONA_BT2M_RX_ABB_AC_MODE(_VAL_)                          SET_REG(ADR_ORIONA_BT_2M_RX_FILTER_REGISTER,_VAL_,9,0xfffffdff)
#define SET_RG_ORIONA_BT2M_RX_ABB_N_MODE(_VAL_)                           SET_REG(ADR_ORIONA_BT_2M_RX_FILTER_REGISTER,_VAL_,10,0xfffffbff)
#define SET_RG_ORIONA_BT2M_RX_ABB_BT_MODE(_VAL_)                          SET_REG(ADR_ORIONA_BT_2M_RX_FILTER_REGISTER,_VAL_,11,0xffffe7ff)
#define SET_RG_ORIONA_BT2M_RX_ABB_ADDI(_VAL_)                             SET_REG(ADR_ORIONA_BT_2M_RX_FILTER_REGISTER,_VAL_,13,0xffff9fff)
#define SET_RG_ORIONA_BT2M_RX_ABB_IDIV2(_VAL_)                            SET_REG(ADR_ORIONA_BT_2M_RX_FILTER_REGISTER,_VAL_,15,0xffff7fff)
#define SET_RG_ORIONA_BT2M_RXADC_VREFDRB2(_VAL_)                          SET_REG(ADR_ORIONA_BT_2M_RX_FILTER_REGISTER,_VAL_,16,0xfffeffff)
#define SET_RG_ORIONA_WF_TXLPF_CTUNE(_VAL_)                               SET_REG(ADR_ORIONA_WIFI_BT_TX_FILTER_REGISTER,_VAL_,0,0xffffff80)
#define SET_RG_ORIONA_WF_TXLPF_BT_MODE(_VAL_)                             SET_REG(ADR_ORIONA_WIFI_BT_TX_FILTER_REGISTER,_VAL_,7,0xffffff7f)
#define SET_RG_ORIONA_WF_TXLPF_R1B(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_BT_TX_FILTER_REGISTER,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_BT_TXLPF_CTUNE(_VAL_)                               SET_REG(ADR_ORIONA_WIFI_BT_TX_FILTER_REGISTER,_VAL_,16,0xff80ffff)
#define SET_RG_ORIONA_BT_TXLPF_BT_MODE(_VAL_)                             SET_REG(ADR_ORIONA_WIFI_BT_TX_FILTER_REGISTER,_VAL_,23,0xff7fffff)
#define SET_RG_ORIONA_BT_TXLPF_R1B(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_BT_TX_FILTER_REGISTER,_VAL_,24,0xf0ffffff)
#define SET_RG_ORIONA_TRX_IDAC1DB(_VAL_)                                  SET_REG(ADR_ORIONA_ABB_AFE_CONTROL_REGISTER,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_TRX_PDBIAS(_VAL_)                                   SET_REG(ADR_ORIONA_ABB_AFE_CONTROL_REGISTER,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_RX_ABBOUT_TRI_STATE(_VAL_)                          SET_REG(ADR_ORIONA_ABB_CONTROL_REGISTER,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_RX_EN_IDACA_COURSE(_VAL_)                           SET_REG(ADR_ORIONA_ABB_CONTROL_REGISTER,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_RX_EN_LOOPA(_VAL_)                                  SET_REG(ADR_ORIONA_ABB_CONTROL_REGISTER,_VAL_,2,0xfffffffb)
#define SET_RG_ORIONA_RX_FILTER1ST(_VAL_)                                 SET_REG(ADR_ORIONA_ABB_CONTROL_REGISTER,_VAL_,3,0xffffffe7)
#define SET_RG_ORIONA_RX_FILTER2ND(_VAL_)                                 SET_REG(ADR_ORIONA_ABB_CONTROL_REGISTER,_VAL_,5,0xffffff9f)
#define SET_RG_ORIONA_RX_FILTER3RD(_VAL_)                                 SET_REG(ADR_ORIONA_ABB_CONTROL_REGISTER,_VAL_,7,0xfffffe7f)
#define SET_RG_ORIONA_RX_FILTERI_COURSE(_VAL_)                            SET_REG(ADR_ORIONA_ABB_CONTROL_REGISTER,_VAL_,9,0xfffff9ff)
#define SET_RG_ORIONA_RX_FILTERVCM(_VAL_)                                 SET_REG(ADR_ORIONA_ABB_CONTROL_REGISTER,_VAL_,11,0xffffc7ff)
#define SET_RG_ORIONA_RX_FILTER_IDAC(_VAL_)                               SET_REG(ADR_ORIONA_ABB_CONTROL_REGISTER,_VAL_,14,0xffff3fff)
#define SET_RG_ORIONA_RX_OUTVCM(_VAL_)                                    SET_REG(ADR_ORIONA_ABB_CONTROL_REGISTER,_VAL_,16,0xfff8ffff)
#define SET_RG_ORIONA_TXLPF_ADDI(_VAL_)                                   SET_REG(ADR_ORIONA_ABB_CONTROL_REGISTER,_VAL_,19,0xffe7ffff)
#define SET_RG_ORIONA_TXLPF_FILTER1ST(_VAL_)                              SET_REG(ADR_ORIONA_ABB_CONTROL_REGISTER,_VAL_,21,0xff9fffff)
#define SET_RG_ORIONA_TXLPF_FILTER2ND(_VAL_)                              SET_REG(ADR_ORIONA_ABB_CONTROL_REGISTER,_VAL_,23,0xfe7fffff)
#define SET_RG_ORIONA_TXLPF_ICOURSE(_VAL_)                                SET_REG(ADR_ORIONA_ABB_CONTROL_REGISTER,_VAL_,25,0xf9ffffff)
#define SET_RG_ORIONA_TXLPF_MODVCM_EN(_VAL_)                              SET_REG(ADR_ORIONA_ABB_CONTROL_REGISTER,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_TXLPF_OSDAC_EN(_VAL_)                               SET_REG(ADR_ORIONA_ABB_CONTROL_REGISTER,_VAL_,28,0xefffffff)
#define SET_RG_ORIONA_TXLPF_TRI_STATE(_VAL_)                              SET_REG(ADR_ORIONA_ABB_CONTROL_REGISTER,_VAL_,29,0xdfffffff)
#define SET_RG_ORIONA_TXLPF_VCM(_VAL_)                                    SET_REG(ADR_ORIONA_ABB_CONTROL_REGISTER,_VAL_,30,0x3fffffff)
#define SET_RG_ORIONA_RXADC_CKSEL(_VAL_)                                  SET_REG(ADR_ORIONA_AFE_CONTROL_REGISTER,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_RXADC_PDICH(_VAL_)                                  SET_REG(ADR_ORIONA_AFE_CONTROL_REGISTER,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_RXADC_PDQCH(_VAL_)                                  SET_REG(ADR_ORIONA_AFE_CONTROL_REGISTER,_VAL_,2,0xfffffffb)
#define SET_RG_ORIONA_RXADC_TSEL(_VAL_)                                   SET_REG(ADR_ORIONA_AFE_CONTROL_REGISTER,_VAL_,3,0xffffffe7)
#define SET_RG_ORIONA_RXADC_VREFSEL(_VAL_)                                SET_REG(ADR_ORIONA_AFE_CONTROL_REGISTER,_VAL_,5,0xffffff9f)
#define SET_RG_ORIONA_TXDAC_CKEDGE(_VAL_)                                 SET_REG(ADR_ORIONA_AFE_CONTROL_REGISTER,_VAL_,7,0xffffff7f)
#define SET_RG_ORIONA_TXDAC_ENICH(_VAL_)                                  SET_REG(ADR_ORIONA_AFE_CONTROL_REGISTER,_VAL_,8,0xfffffeff)
#define SET_RG_ORIONA_TXDAC_ENQCH(_VAL_)                                  SET_REG(ADR_ORIONA_AFE_CONTROL_REGISTER,_VAL_,9,0xfffffdff)
#define SET_RG_ORIONA_TXDAC_IBIAS(_VAL_)                                  SET_REG(ADR_ORIONA_AFE_CONTROL_REGISTER,_VAL_,10,0xfffff3ff)
#define SET_RG_ORIONA_TXDAC_FASTBIAS_EN(_VAL_)                            SET_REG(ADR_ORIONA_AFE_CONTROL_REGISTER,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_TXDAC_RLON(_VAL_)                                   SET_REG(ADR_ORIONA_AFE_CONTROL_REGISTER,_VAL_,13,0xffffdfff)
#define SET_RG_ORIONA_TXDAC_TSEL(_VAL_)                                   SET_REG(ADR_ORIONA_AFE_CONTROL_REGISTER,_VAL_,14,0xfffe3fff)
#define SET_RG_ORIONA_TXDAC_VCMO(_VAL_)                                   SET_REG(ADR_ORIONA_AFE_CONTROL_REGISTER,_VAL_,17,0xfff9ffff)
#define SET_RG_ORIONA_TXDAC_OUT_HIZ(_VAL_)                                SET_REG(ADR_ORIONA_AFE_CONTROL_REGISTER,_VAL_,19,0xfff7ffff)
#define SET_RG_ORIONA_EN_SARADC_MANUAL(_VAL_)                             SET_REG(ADR_ORIONA_SARADC_CONTROL_REGISTER,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_EN_SARADC(_VAL_)                                    SET_REG(ADR_ORIONA_SARADC_CONTROL_REGISTER,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_SARADC_VRSEL(_VAL_)                                 SET_REG(ADR_ORIONA_SARADC_CONTROL_REGISTER,_VAL_,3,0xffffffe7)
#define SET_RG_ORIONA_SARADC_TSEL(_VAL_)                                  SET_REG(ADR_ORIONA_SARADC_CONTROL_REGISTER,_VAL_,8,0xfffffcff)
#define SET_RG_ORIONA_SARADC_2G_TSSI(_VAL_)                               SET_REG(ADR_ORIONA_SARADC_CONTROL_REGISTER,_VAL_,20,0xffefffff)
#define SET_RG_ORIONA_SARADC_5G_TSSI(_VAL_)                               SET_REG(ADR_ORIONA_SARADC_CONTROL_REGISTER,_VAL_,21,0xffdfffff)
#define SET_RG_ORIONA_SARADC_2G_THERMAL(_VAL_)                            SET_REG(ADR_ORIONA_SARADC_CONTROL_REGISTER,_VAL_,22,0xffbfffff)
#define SET_RG_ORIONA_SARADC_5G_THERMAL(_VAL_)                            SET_REG(ADR_ORIONA_SARADC_CONTROL_REGISTER,_VAL_,23,0xff7fffff)
#define SET_RG_ORIONA_SARADC_RSSI_MANUAL(_VAL_)                           SET_REG(ADR_ORIONA_SARADC_CONTROL_REGISTER,_VAL_,24,0xfeffffff)
#define SET_RG_ORIONA_SARADC_RSSI(_VAL_)                                  SET_REG(ADR_ORIONA_SARADC_CONTROL_REGISTER,_VAL_,25,0xfdffffff)
#define SET_RG_ORIONA_SARADC_CLKL(_VAL_)                                  SET_REG(ADR_ORIONA_SARADC_CONTROL_REGISTER,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_SARADC_CLKL_MANUAL(_VAL_)                           SET_REG(ADR_ORIONA_SARADC_CONTROL_REGISTER,_VAL_,28,0xefffffff)
#define SET_RG_ORIONA_SARADC_CLKH(_VAL_)                                  SET_REG(ADR_ORIONA_SARADC_CONTROL_REGISTER,_VAL_,29,0xdfffffff)
#define SET_RG_ORIONA_SARADC_CLKH_MANUAL(_VAL_)                           SET_REG(ADR_ORIONA_SARADC_CONTROL_REGISTER,_VAL_,30,0xbfffffff)
#define SET_RG_ORIONA_WF_TXLPF_IOFFSET(_VAL_)                             SET_REG(ADR_ORIONA_WF_TX_FILTER_DCOC_REGISTER,_VAL_,0,0xffffff80)
#define SET_RG_ORIONA_WF_TXLPF_QOFFSET(_VAL_)                             SET_REG(ADR_ORIONA_WF_TX_FILTER_DCOC_REGISTER,_VAL_,8,0xffff80ff)
#define SET_RG_ORIONA_BT_TXLPF_IOFFSET(_VAL_)                             SET_REG(ADR_ORIONA_BT_TX_FILTER_DCOC_REGISTER,_VAL_,0,0xffffff80)
#define SET_RG_ORIONA_BT_TXLPF_QOFFSET(_VAL_)                             SET_REG(ADR_ORIONA_BT_TX_FILTER_DCOC_REGISTER,_VAL_,8,0xffff80ff)
#define SET_RG_ORIONA_WF_IDACI_TZ0_PGAG0(_VAL_)                           SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER1,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_WF_IDACI_TZ0_PGAG1(_VAL_)                           SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER1,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_WF_IDACI_TZ0_PGAG2(_VAL_)                           SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER1,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_WF_IDACI_TZ0_PGAG3(_VAL_)                           SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER1,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_WF_IDACI_TZ0_PGAG4(_VAL_)                           SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER1,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_WF_IDACQ_TZ0_PGAG0(_VAL_)                           SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER2,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_WF_IDACQ_TZ0_PGAG1(_VAL_)                           SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER2,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_WF_IDACQ_TZ0_PGAG2(_VAL_)                           SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER2,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_WF_IDACQ_TZ0_PGAG3(_VAL_)                           SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER2,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_WF_IDACQ_TZ0_PGAG4(_VAL_)                           SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER2,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_WF_IDACI_TZ0_COARSE0(_VAL_)                         SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER3,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_WF_IDACI_TZ0_COARSE1(_VAL_)                         SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER3,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_WF_IDACI_TZ0_COARSE2(_VAL_)                         SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER3,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_WF_IDACI_TZ0_COARSE3(_VAL_)                         SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER3,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_WF_IDACI_TZ0_COARSE4(_VAL_)                         SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER3,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_WF_IDACQ_TZ0_COARSE0(_VAL_)                         SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER4,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_WF_IDACQ_TZ0_COARSE1(_VAL_)                         SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER4,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_WF_IDACQ_TZ0_COARSE2(_VAL_)                         SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER4,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_WF_IDACQ_TZ0_COARSE3(_VAL_)                         SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER4,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_WF_IDACQ_TZ0_COARSE4(_VAL_)                         SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER4,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_WF_IDACI_TZ1_PGAG0(_VAL_)                           SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER5,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_WF_IDACI_TZ1_PGAG1(_VAL_)                           SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER5,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_WF_IDACI_TZ1_PGAG2(_VAL_)                           SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER5,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_WF_IDACI_TZ1_PGAG3(_VAL_)                           SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER5,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_WF_IDACI_TZ1_PGAG4(_VAL_)                           SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER5,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_WF_IDACQ_TZ1_PGAG0(_VAL_)                           SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER6,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_WF_IDACQ_TZ1_PGAG1(_VAL_)                           SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER6,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_WF_IDACQ_TZ1_PGAG2(_VAL_)                           SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER6,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_WF_IDACQ_TZ1_PGAG3(_VAL_)                           SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER6,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_WF_IDACQ_TZ1_PGAG4(_VAL_)                           SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER6,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_WF_IDACI_TZ1_COARSE0(_VAL_)                         SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER7,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_WF_IDACI_TZ1_COARSE1(_VAL_)                         SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER7,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_WF_IDACI_TZ1_COARSE2(_VAL_)                         SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER7,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_WF_IDACI_TZ1_COARSE3(_VAL_)                         SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER7,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_WF_IDACI_TZ1_COARSE4(_VAL_)                         SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER7,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_WF_IDACQ_TZ1_COARSE0(_VAL_)                         SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER8,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_WF_IDACQ_TZ1_COARSE1(_VAL_)                         SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER8,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_WF_IDACQ_TZ1_COARSE2(_VAL_)                         SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER8,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_WF_IDACQ_TZ1_COARSE3(_VAL_)                         SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER8,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_WF_IDACQ_TZ1_COARSE4(_VAL_)                         SET_REG(ADR_ORIONA_WF_DCOC_IDAC_REGISTER8,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_BT1M_IDACI_TZ0_PGAG0(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER1,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_BT1M_IDACI_TZ0_PGAG1(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER1,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_BT1M_IDACI_TZ0_PGAG2(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER1,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_BT1M_IDACI_TZ0_PGAG3(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER1,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_BT1M_IDACI_TZ0_PGAG4(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER1,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ0_PGAG0(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER2,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ0_PGAG1(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER2,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ0_PGAG2(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER2,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ0_PGAG3(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER2,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ0_PGAG4(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER2,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_BT1M_IDACI_TZ0_COARSE0(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER3,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_BT1M_IDACI_TZ0_COARSE1(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER3,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_BT1M_IDACI_TZ0_COARSE2(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER3,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_BT1M_IDACI_TZ0_COARSE3(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER3,_VAL_,12,0xffff0fff)
#define SET_RG_ORIONA_BT1M_IDACI_TZ0_COARSE4(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER3,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ0_COARSE0(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER4,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ0_COARSE1(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER4,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ0_COARSE2(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER4,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ0_COARSE3(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER4,_VAL_,12,0xffff0fff)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ0_COARSE4(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER4,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_BT1M_IDACI_TZ1_PGAG0(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER5,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_BT1M_IDACI_TZ1_PGAG1(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER5,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_BT1M_IDACI_TZ1_PGAG2(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER5,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_BT1M_IDACI_TZ1_PGAG3(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER5,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_BT1M_IDACI_TZ1_PGAG4(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER5,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ1_PGAG0(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER6,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ1_PGAG1(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER6,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ1_PGAG2(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER6,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ1_PGAG3(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER6,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ1_PGAG4(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER6,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_BT1M_IDACI_TZ1_COARSE0(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER7,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_BT1M_IDACI_TZ1_COARSE1(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER7,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_BT1M_IDACI_TZ1_COARSE2(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER7,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_BT1M_IDACI_TZ1_COARSE3(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER7,_VAL_,12,0xffff0fff)
#define SET_RG_ORIONA_BT1M_IDACI_TZ1_COARSE4(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER7,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ1_COARSE0(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER8,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ1_COARSE1(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER8,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ1_COARSE2(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER8,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ1_COARSE3(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER8,_VAL_,12,0xffff0fff)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ1_COARSE4(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER8,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_BT1M_IDACI_TZ2_PGAG0(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER9,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_BT1M_IDACI_TZ2_PGAG1(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER9,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_BT1M_IDACI_TZ2_PGAG2(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER9,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_BT1M_IDACI_TZ2_PGAG3(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER9,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_BT1M_IDACI_TZ2_PGAG4(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER9,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ2_PGAG0(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER10,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ2_PGAG1(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER10,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ2_PGAG2(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER10,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ2_PGAG3(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER10,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ2_PGAG4(_VAL_)                         SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER10,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_BT1M_IDACI_TZ2_COARSE0(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER11,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_BT1M_IDACI_TZ2_COARSE1(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER11,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_BT1M_IDACI_TZ2_COARSE2(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER11,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_BT1M_IDACI_TZ2_COARSE3(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER11,_VAL_,12,0xffff0fff)
#define SET_RG_ORIONA_BT1M_IDACI_TZ2_COARSE4(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER11,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ2_COARSE0(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER12,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ2_COARSE1(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER12,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ2_COARSE2(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER12,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ2_COARSE3(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER12,_VAL_,12,0xffff0fff)
#define SET_RG_ORIONA_BT1M_IDACQ_TZ2_COARSE4(_VAL_)                       SET_REG(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER12,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_BT2M_IDACI_TZ0_PGAG0(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER1,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_BT2M_IDACI_TZ0_PGAG1(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER1,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_BT2M_IDACI_TZ0_PGAG2(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER1,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_BT2M_IDACI_TZ0_PGAG3(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER1,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_BT2M_IDACI_TZ0_PGAG4(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER1,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ0_PGAG0(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER2,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ0_PGAG1(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER2,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ0_PGAG2(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER2,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ0_PGAG3(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER2,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ0_PGAG4(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER2,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_BT2M_IDACI_TZ0_COARSE0(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER3,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_BT2M_IDACI_TZ0_COARSE1(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER3,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_BT2M_IDACI_TZ0_COARSE2(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER3,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_BT2M_IDACI_TZ0_COARSE3(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER3,_VAL_,12,0xffff0fff)
#define SET_RG_ORIONA_BT2M_IDACI_TZ0_COARSE4(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER3,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ0_COARSE0(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER4,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ0_COARSE1(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER4,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ0_COARSE2(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER4,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ0_COARSE3(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER4,_VAL_,12,0xffff0fff)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ0_COARSE4(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER4,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_BT2M_IDACI_TZ1_PGAG0(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER5,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_BT2M_IDACI_TZ1_PGAG1(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER5,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_BT2M_IDACI_TZ1_PGAG2(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER5,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_BT2M_IDACI_TZ1_PGAG3(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER5,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_BT2M_IDACI_TZ1_PGAG4(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER5,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ1_PGAG0(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER6,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ1_PGAG1(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER6,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ1_PGAG2(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER6,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ1_PGAG3(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER6,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ1_PGAG4(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER6,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_BT2M_IDACI_TZ1_COARSE0(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER7,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_BT2M_IDACI_TZ1_COARSE1(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER7,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_BT2M_IDACI_TZ1_COARSE2(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER7,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_BT2M_IDACI_TZ1_COARSE3(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER7,_VAL_,12,0xffff0fff)
#define SET_RG_ORIONA_BT2M_IDACI_TZ1_COARSE4(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER7,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ1_COARSE0(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER8,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ1_COARSE1(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER8,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ1_COARSE2(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER8,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ1_COARSE3(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER8,_VAL_,12,0xffff0fff)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ1_COARSE4(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER8,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_BT2M_IDACI_TZ2_PGAG0(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER9,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_BT2M_IDACI_TZ2_PGAG1(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER9,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_BT2M_IDACI_TZ2_PGAG2(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER9,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_BT2M_IDACI_TZ2_PGAG3(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER9,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_BT2M_IDACI_TZ2_PGAG4(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER9,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ2_PGAG0(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER10,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ2_PGAG1(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER10,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ2_PGAG2(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER10,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ2_PGAG3(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER10,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ2_PGAG4(_VAL_)                         SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER10,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_BT2M_IDACI_TZ2_COARSE0(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER11,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_BT2M_IDACI_TZ2_COARSE1(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER11,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_BT2M_IDACI_TZ2_COARSE2(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER11,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_BT2M_IDACI_TZ2_COARSE3(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER11,_VAL_,12,0xffff0fff)
#define SET_RG_ORIONA_BT2M_IDACI_TZ2_COARSE4(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER11,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ2_COARSE0(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER12,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ2_COARSE1(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER12,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ2_COARSE2(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER12,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ2_COARSE3(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER12,_VAL_,12,0xffff0fff)
#define SET_RG_ORIONA_BT2M_IDACQ_TZ2_COARSE4(_VAL_)                       SET_REG(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER12,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_SX_DELAY(_VAL_)                                     SET_REG(ADR_ORIONA_2GWF_2GBT_STB2TRX_TIMER,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_TXDAC_DELAY(_VAL_)                                  SET_REG(ADR_ORIONA_2GWF_2GBT_STB2TRX_TIMER,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_TXRF_DELAY(_VAL_)                                   SET_REG(ADR_ORIONA_2GWF_2GBT_STB2TRX_TIMER,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_TXPA_DELAY(_VAL_)                                   SET_REG(ADR_ORIONA_2GWF_2GBT_STB2TRX_TIMER,_VAL_,12,0xffff0fff)
#define SET_RG_ORIONA_RXRF_DELAY(_VAL_)                                   SET_REG(ADR_ORIONA_2GWF_2GBT_STB2TRX_TIMER,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_TXBTPA_DELAY(_VAL_)                                 SET_REG(ADR_ORIONA_2GWF_2GBT_STB2TRX_TIMER,_VAL_,20,0xff0fffff)
#define SET_RG_ORIONA_BT_SX_DELAY(_VAL_)                                  SET_REG(ADR_ORIONA_2GWF_2GBT_STB2TRX_TIMER,_VAL_,25,0xe1ffffff)
#define SET_RG_ORIONA_TXDAC_T2R_DELAY(_VAL_)                              SET_REG(ADR_ORIONA_2GWIFI_T2R_TIMER_REGISTER,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_TXRF_T2R_DELAY(_VAL_)                               SET_REG(ADR_ORIONA_2GWIFI_T2R_TIMER_REGISTER,_VAL_,8,0xffffc0ff)
#define SET_RG_ORIONA_TXPA_T2R_DELAY(_VAL_)                               SET_REG(ADR_ORIONA_2GWIFI_T2R_TIMER_REGISTER,_VAL_,16,0xffc0ffff)
#define SET_RG_ORIONA_RXRF_T2R_DELAY(_VAL_)                               SET_REG(ADR_ORIONA_2GWIFI_T2R_TIMER_REGISTER,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_TXDAC_R2T_DELAY(_VAL_)                              SET_REG(ADR_ORIONA_2GWIFI_R2T_TIMER_REGISTER,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_TXRF_R2T_DELAY(_VAL_)                               SET_REG(ADR_ORIONA_2GWIFI_R2T_TIMER_REGISTER,_VAL_,8,0xffffc0ff)
#define SET_RG_ORIONA_TXPA_R2T_DELAY(_VAL_)                               SET_REG(ADR_ORIONA_2GWIFI_R2T_TIMER_REGISTER,_VAL_,16,0xffc0ffff)
#define SET_RG_ORIONA_RXRF_R2T_DELAY(_VAL_)                               SET_REG(ADR_ORIONA_2GWIFI_R2T_TIMER_REGISTER,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_BTTXDAC_T2R_DELAY(_VAL_)                            SET_REG(ADR_ORIONA_2GBT_T2R_TIMER,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_BTTXRF_T2R_DELAY(_VAL_)                             SET_REG(ADR_ORIONA_2GBT_T2R_TIMER,_VAL_,8,0xffffc0ff)
#define SET_RG_ORIONA_BTTXPA_T2R_DELAY(_VAL_)                             SET_REG(ADR_ORIONA_2GBT_T2R_TIMER,_VAL_,16,0xffc0ffff)
#define SET_RG_ORIONA_BTRXRF_T2R_DELAY(_VAL_)                             SET_REG(ADR_ORIONA_2GBT_T2R_TIMER,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_BTTXDAC_R2T_DELAY(_VAL_)                            SET_REG(ADR_ORIONA_2GBT_R2T_TIMER,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_BTTXRF_R2T_DELAY(_VAL_)                             SET_REG(ADR_ORIONA_2GBT_R2T_TIMER,_VAL_,8,0xffffc0ff)
#define SET_RG_ORIONA_BTTXPA_R2T_DELAY(_VAL_)                             SET_REG(ADR_ORIONA_2GBT_R2T_TIMER,_VAL_,16,0xffc0ffff)
#define SET_RG_ORIONA_BTRXRF_R2T_DELAY(_VAL_)                             SET_REG(ADR_ORIONA_2GBT_R2T_TIMER,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_BT_SX_T2R_DELAY(_VAL_)                              SET_REG(ADR_ORIONA_2GBT_R2T_T2R_SX_TIMER,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_BT_SX_R2T_DELAY(_VAL_)                              SET_REG(ADR_ORIONA_2GBT_R2T_T2R_SX_TIMER,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_5G_SX_DELAY(_VAL_)                                  SET_REG(ADR_ORIONA_5GWF_STB2TRX_TIMER,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_5G_TXDAC_DELAY(_VAL_)                               SET_REG(ADR_ORIONA_5GWF_STB2TRX_TIMER,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_5G_TXRF_DELAY(_VAL_)                                SET_REG(ADR_ORIONA_5GWF_STB2TRX_TIMER,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_5G_TXPA_DELAY(_VAL_)                                SET_REG(ADR_ORIONA_5GWF_STB2TRX_TIMER,_VAL_,12,0xffff0fff)
#define SET_RG_ORIONA_5G_RXRF_DELAY(_VAL_)                                SET_REG(ADR_ORIONA_5GWF_STB2TRX_TIMER,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_5G_TXDAC_T2R_DELAY(_VAL_)                           SET_REG(ADR_ORIONA_5GWIFI_T2R_TIMER_REGISTER,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_5G_TXRF_T2R_DELAY(_VAL_)                            SET_REG(ADR_ORIONA_5GWIFI_T2R_TIMER_REGISTER,_VAL_,8,0xffffc0ff)
#define SET_RG_ORIONA_5G_TXPA_T2R_DELAY(_VAL_)                            SET_REG(ADR_ORIONA_5GWIFI_T2R_TIMER_REGISTER,_VAL_,16,0xffc0ffff)
#define SET_RG_ORIONA_5G_RXRF_T2R_DELAY(_VAL_)                            SET_REG(ADR_ORIONA_5GWIFI_T2R_TIMER_REGISTER,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_5G_TXDAC_R2T_DELAY(_VAL_)                           SET_REG(ADR_ORIONA_5GWIFI_R2T_TIMER_REGISTER,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_5G_TXRF_R2T_DELAY(_VAL_)                            SET_REG(ADR_ORIONA_5GWIFI_R2T_TIMER_REGISTER,_VAL_,8,0xffffc0ff)
#define SET_RG_ORIONA_5G_TXPA_R2T_DELAY(_VAL_)                            SET_REG(ADR_ORIONA_5GWIFI_R2T_TIMER_REGISTER,_VAL_,16,0xffc0ffff)
#define SET_RG_ORIONA_5G_RXRF_R2T_DELAY(_VAL_)                            SET_REG(ADR_ORIONA_5GWIFI_R2T_TIMER_REGISTER,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_WF_2GRX_DCCAL_DELAY(_VAL_)                          SET_REG(ADR_ORIONA_2G_CALIBRATION_TIMER_REGISTER,_VAL_,0,0xfffffff8)
#define SET_RG_ORIONA_RX_RCCAL_DELAY(_VAL_)                               SET_REG(ADR_ORIONA_2G_CALIBRATION_TIMER_REGISTER,_VAL_,4,0xffffff8f)
#define SET_RG_ORIONA_WF_2GTX_DCCAL_DELAY(_VAL_)                          SET_REG(ADR_ORIONA_2G_CALIBRATION_TIMER_REGISTER,_VAL_,8,0xfffff8ff)
#define SET_RG_ORIONA_WF_2GTX_IQCAL_DELAY(_VAL_)                          SET_REG(ADR_ORIONA_2G_CALIBRATION_TIMER_REGISTER,_VAL_,12,0xffff8fff)
#define SET_RG_ORIONA_WF_2GRX_IQCAL_DELAY(_VAL_)                          SET_REG(ADR_ORIONA_2G_CALIBRATION_TIMER_REGISTER,_VAL_,16,0xfff8ffff)
#define SET_RG_ORIONA_2G_PGAG_RCCAL(_VAL_)                                SET_REG(ADR_ORIONA_2G_CALIBRATION_TIMER_REGISTER,_VAL_,19,0xff87ffff)
#define SET_RG_ORIONA_2G_PGAG_TXCAL(_VAL_)                                SET_REG(ADR_ORIONA_2G_CALIBRATION_TIMER_REGISTER,_VAL_,24,0xf0ffffff)
#define SET_RG_ORIONA_2G_TX_GAIN_TXCAL(_VAL_)                             SET_REG(ADR_ORIONA_2G_CALIBRATION_TIMER_REGISTER,_VAL_,28,0x0fffffff)
#define SET_RG_ORIONA_2G_RFG_RXIQCAL(_VAL_)                               SET_REG(ADR_ORIONA_2G_CALIBRATION_GAIN_REGISTER0,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_2G_PGAG_RXIQCAL(_VAL_)                              SET_REG(ADR_ORIONA_2G_CALIBRATION_GAIN_REGISTER0,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_2G_TX_GAIN_RXIQCAL(_VAL_)                           SET_REG(ADR_ORIONA_2G_CALIBRATION_GAIN_REGISTER0,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_2G_RFG_DPDCAL(_VAL_)                                SET_REG(ADR_ORIONA_2G_CALIBRATION_GAIN_REGISTER0,_VAL_,12,0xffffcfff)
#define SET_RG_ORIONA_2G_PGAG_DPDCAL(_VAL_)                               SET_REG(ADR_ORIONA_2G_CALIBRATION_GAIN_REGISTER0,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_2G_TX_GAIN_DPDCAL(_VAL_)                            SET_REG(ADR_ORIONA_2G_CALIBRATION_GAIN_REGISTER0,_VAL_,20,0xff0fffff)
#define SET_RG_ORIONA_BT_RX_DCCAL_DELAY(_VAL_)                            SET_REG(ADR_ORIONA_BT_CALIBRATION_TIMER_GAIN_REGISTER,_VAL_,0,0xfffffff8)
#define SET_RG_ORIONA_BT_TX_DCCAL_DELAY(_VAL_)                            SET_REG(ADR_ORIONA_BT_CALIBRATION_TIMER_GAIN_REGISTER,_VAL_,8,0xfffff8ff)
#define SET_RG_ORIONA_BT_TX_IQCAL_DELAY(_VAL_)                            SET_REG(ADR_ORIONA_BT_CALIBRATION_TIMER_GAIN_REGISTER,_VAL_,12,0xffff8fff)
#define SET_RG_ORIONA_BT_IQCAL_DELAY(_VAL_)                               SET_REG(ADR_ORIONA_BT_CALIBRATION_TIMER_GAIN_REGISTER,_VAL_,16,0xfff8ffff)
#define SET_RG_ORIONA_BT_PGAG_TXCAL(_VAL_)                                SET_REG(ADR_ORIONA_BT_CALIBRATION_TIMER_GAIN_REGISTER,_VAL_,24,0xf0ffffff)
#define SET_RG_ORIONA_BT_TX_GAIN_TXCAL(_VAL_)                             SET_REG(ADR_ORIONA_BT_CALIBRATION_TIMER_GAIN_REGISTER,_VAL_,28,0x0fffffff)
#define SET_RG_ORIONA_BT_RFG_RXIQCAL(_VAL_)                               SET_REG(ADR_ORIONA_BT_CALIBRATION_GAIN_REGISTER1,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_BT_PGAG_RXIQCAL(_VAL_)                              SET_REG(ADR_ORIONA_BT_CALIBRATION_GAIN_REGISTER1,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_BT_TX_GAIN_RXIQCAL(_VAL_)                           SET_REG(ADR_ORIONA_BT_CALIBRATION_GAIN_REGISTER1,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_WF_5GRX_DCCAL_DELAY(_VAL_)                          SET_REG(ADR_ORIONA_5G_CALIBRATION_TIMER_GAIN_REGISTER,_VAL_,0,0xfffffff8)
#define SET_RG_ORIONA_WF_5GTX_DCCAL_DELAY(_VAL_)                          SET_REG(ADR_ORIONA_5G_CALIBRATION_TIMER_GAIN_REGISTER,_VAL_,8,0xfffff8ff)
#define SET_RG_ORIONA_WF_5GTX_IQCAL_DELAY(_VAL_)                          SET_REG(ADR_ORIONA_5G_CALIBRATION_TIMER_GAIN_REGISTER,_VAL_,12,0xffff8fff)
#define SET_RG_ORIONA_WF_5GRX_IQCAL_DELAY(_VAL_)                          SET_REG(ADR_ORIONA_5G_CALIBRATION_TIMER_GAIN_REGISTER,_VAL_,16,0xfff8ffff)
#define SET_RG_ORIONA_5G_PGAG_TXCAL(_VAL_)                                SET_REG(ADR_ORIONA_5G_CALIBRATION_TIMER_GAIN_REGISTER,_VAL_,24,0xf0ffffff)
#define SET_RG_ORIONA_5G_TX_GAIN_TXCAL(_VAL_)                             SET_REG(ADR_ORIONA_5G_CALIBRATION_TIMER_GAIN_REGISTER,_VAL_,28,0x0fffffff)
#define SET_RG_ORIONA_5G_RFG_RXIQCAL(_VAL_)                               SET_REG(ADR_ORIONA_5G_CALIBRATION_GAIN_REGISTER1,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_5G_PGAG_RXIQCAL(_VAL_)                              SET_REG(ADR_ORIONA_5G_CALIBRATION_GAIN_REGISTER1,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_5G_TX_GAIN_RXIQCAL(_VAL_)                           SET_REG(ADR_ORIONA_5G_CALIBRATION_GAIN_REGISTER1,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_5G_RFG_DPDCAL(_VAL_)                                SET_REG(ADR_ORIONA_5G_CALIBRATION_GAIN_REGISTER1,_VAL_,12,0xffffcfff)
#define SET_RG_ORIONA_5G_PGAG_DPDCAL(_VAL_)                               SET_REG(ADR_ORIONA_5G_CALIBRATION_GAIN_REGISTER1,_VAL_,16,0xfff0ffff)
#define SET_RG_ORIONA_5G_TX_GAIN_DPDCAL(_VAL_)                            SET_REG(ADR_ORIONA_5G_CALIBRATION_GAIN_REGISTER1,_VAL_,20,0xff0fffff)
#define SET_RG_ORIONA_WF5G_TXLPF_IOFFSET(_VAL_)                           SET_REG(ADR_ORIONA_WF5G_TX_FILTER_DCOC_REGISTER,_VAL_,0,0xffffff80)
#define SET_RG_ORIONA_WF5G_TXLPF_QOFFSET(_VAL_)                           SET_REG(ADR_ORIONA_WF5G_TX_FILTER_DCOC_REGISTER,_VAL_,8,0xffff80ff)
#define SET_RG_ORIONA_WF5G_IDACI_TZ0_PGAG0(_VAL_)                         SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER1,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_WF5G_IDACI_TZ0_PGAG1(_VAL_)                         SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER1,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_WF5G_IDACI_TZ0_PGAG2(_VAL_)                         SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER1,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_WF5G_IDACI_TZ0_PGAG3(_VAL_)                         SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER1,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_WF5G_IDACI_TZ0_PGAG4(_VAL_)                         SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER1,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_WF5G_IDACQ_TZ0_PGAG0(_VAL_)                         SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER2,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_WF5G_IDACQ_TZ0_PGAG1(_VAL_)                         SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER2,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_WF5G_IDACQ_TZ0_PGAG2(_VAL_)                         SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER2,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_WF5G_IDACQ_TZ0_PGAG3(_VAL_)                         SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER2,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_WF5G_IDACQ_TZ0_PGAG4(_VAL_)                         SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER2,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_WF5G_IDACI_TZ0_COARSE0(_VAL_)                       SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER3,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_WF5G_IDACI_TZ0_COARSE1(_VAL_)                       SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER3,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_WF5G_IDACI_TZ0_COARSE2(_VAL_)                       SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER3,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_WF5G_IDACI_TZ0_COARSE3(_VAL_)                       SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER3,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_WF5G_IDACI_TZ0_COARSE4(_VAL_)                       SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER3,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_WF5G_IDACQ_TZ0_COARSE0(_VAL_)                       SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER4,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_WF5G_IDACQ_TZ0_COARSE1(_VAL_)                       SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER4,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_WF5G_IDACQ_TZ0_COARSE2(_VAL_)                       SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER4,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_WF5G_IDACQ_TZ0_COARSE3(_VAL_)                       SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER4,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_WF5G_IDACQ_TZ0_COARSE4(_VAL_)                       SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER4,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_WF5G_IDACI_TZ1_PGAG0(_VAL_)                         SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER5,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_WF5G_IDACI_TZ1_PGAG1(_VAL_)                         SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER5,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_WF5G_IDACI_TZ1_PGAG2(_VAL_)                         SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER5,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_WF5G_IDACI_TZ1_PGAG3(_VAL_)                         SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER5,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_WF5G_IDACI_TZ1_PGAG4(_VAL_)                         SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER5,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_WF5G_IDACQ_TZ1_PGAG0(_VAL_)                         SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER6,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_WF5G_IDACQ_TZ1_PGAG1(_VAL_)                         SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER6,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_WF5G_IDACQ_TZ1_PGAG2(_VAL_)                         SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER6,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_WF5G_IDACQ_TZ1_PGAG3(_VAL_)                         SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER6,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_WF5G_IDACQ_TZ1_PGAG4(_VAL_)                         SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER6,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_WF5G_IDACI_TZ1_COARSE0(_VAL_)                       SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER7,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_WF5G_IDACI_TZ1_COARSE1(_VAL_)                       SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER7,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_WF5G_IDACI_TZ1_COARSE2(_VAL_)                       SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER7,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_WF5G_IDACI_TZ1_COARSE3(_VAL_)                       SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER7,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_WF5G_IDACI_TZ1_COARSE4(_VAL_)                       SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER7,_VAL_,24,0xc0ffffff)
#define SET_RG_ORIONA_WF5G_IDACQ_TZ1_COARSE0(_VAL_)                       SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER8,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_WF5G_IDACQ_TZ1_COARSE1(_VAL_)                       SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER8,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_WF5G_IDACQ_TZ1_COARSE2(_VAL_)                       SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER8,_VAL_,12,0xfffc0fff)
#define SET_RG_ORIONA_WF5G_IDACQ_TZ1_COARSE3(_VAL_)                       SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER8,_VAL_,18,0xff03ffff)
#define SET_RG_ORIONA_WF5G_IDACQ_TZ1_COARSE4(_VAL_)                       SET_REG(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER8,_VAL_,24,0xc0ffffff)
#define SET_DB_ORIONA_DA_SXLPA_SUB_SEL(_VAL_)                             SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_SX1,_VAL_,0,0xffffff00)
#define SET_DB_ORIONA_DA_SXLPA_VCO_ISEL(_VAL_)                            SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_SX1,_VAL_,8,0xfffff0ff)
#define SET_DB_ORIONA_DA_SXMIX_SCA_SEL(_VAL_)                             SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_SX1,_VAL_,13,0xfff81fff)
#define SET_DB_ORIONA_DA_SXMIX_GMSEL(_VAL_)                               SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_SX1,_VAL_,19,0xffe7ffff)
#define SET_DB_ORIONA_DA_SXREP_SCA_SEL(_VAL_)                             SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_SX1,_VAL_,21,0xf81fffff)
#define SET_DB_ORIONA_DA_SXREP_CSSEL(_VAL_)                               SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_SX1,_VAL_,27,0xe7ffffff)
#define SET_DB_ORIONA_SX_AAC_COMPOUT(_VAL_)                               SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_SX1,_VAL_,29,0xdfffffff)
#define SET_DB_ORIONA_SX_TTL_VT_DET(_VAL_)                                SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_SX1,_VAL_,30,0x3fffffff)
#define SET_DB_ORIONA_SXMIX_SCA_SEL_A1(_VAL_)                             SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_SX2,_VAL_,0,0xffffffc0)
#define SET_DB_ORIONA_SXMIX_SCA_SEL_A2(_VAL_)                             SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_SX2,_VAL_,7,0xffffe07f)
#define SET_DB_ORIONA_SXREP_SCA_SEL_B1(_VAL_)                             SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_SX2,_VAL_,14,0xfff03fff)
#define SET_DB_ORIONA_SXREP_SCA_SEL_B2(_VAL_)                             SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_SX2,_VAL_,21,0xf81fffff)
#define SET_DB_ORIONA_SXLPA_SBCAL_NCOUNT(_VAL_)                           SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_SX3,_VAL_,0,0xffff0000)
#define SET_DB_ORIONA_SXLPA_SBCAL_NTARGET(_VAL_)                          SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_SX3,_VAL_,16,0x0000ffff)
#define SET_DB_ORIONA_SXLPB_SBCAL_NCOUNT(_VAL_)                           SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_SX4,_VAL_,0,0xffff0000)
#define SET_DB_ORIONA_SXLPB_SBCAL_NTARGET(_VAL_)                          SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_SX4,_VAL_,16,0x0000ffff)
#define SET_DB_ORIONA_DA_SXLPB_SUB_SEL(_VAL_)                             SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_SX5,_VAL_,0,0xffffff00)
#define SET_DB_ORIONA_DA_SXLPB_VCO_ISEL(_VAL_)                            SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_SX5,_VAL_,8,0xfffff0ff)
#define SET_DB_ORIONA_AD_ADC_I_OUT(_VAL_)                                 SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_RXADC_SARADC,_VAL_,0,0xfffffc00)
#define SET_DB_ORIONA_AD_ADC_Q_OUT(_VAL_)                                 SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_RXADC_SARADC,_VAL_,10,0xfff003ff)
#define SET_DB_ORIONA_AD_SARADC_DOUT(_VAL_)                               SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_RXADC_SARADC,_VAL_,21,0xf81fffff)
#define SET_DB_ORIONA_AD_SARADC_DOUT_AVG(_VAL_)                           SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_RXADC_SARADC,_VAL_,28,0x0fffffff)
#define SET_RG_ORIONA_NFRAC_DELTA(_VAL_)                                  SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_0,_VAL_,0,0xff000000)
#define SET_RG_ORIONA_RX_AGC(_VAL_)                                       SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_0,_VAL_,24,0xfeffffff)
#define SET_RG_ORIONA_RF_CLK_SEL(_VAL_)                                   SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_0,_VAL_,31,0x7fffffff)
#define SET_RG_ORIONA_RX_IQ_ALPHA(_VAL_)                                  SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_1,_VAL_,0,0xffffffe0)
#define SET_RG_ORIONA_RX_IQ_THETA(_VAL_)                                  SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_1,_VAL_,8,0xffffe0ff)
#define SET_RG_ORIONA_RX_IQ_MANUAL(_VAL_)                                 SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_1,_VAL_,16,0xfffeffff)
#define SET_RG_ORIONA_RXIQ_NOSHRK(_VAL_)                                  SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_1,_VAL_,17,0xfffdffff)
#define SET_RG_ORIONA_DAC_CLK_SEL(_VAL_)                                  SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_2,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_DAC_PATH_SEL(_VAL_)                                 SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_2,_VAL_,2,0xfffffff3)
#define SET_RG_ORIONA_DAC_CLK_INV(_VAL_)                                  SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_2,_VAL_,4,0xffffffef)
#define SET_RG_ORIONA_BB_SIG_EN(_VAL_)                                    SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_2,_VAL_,5,0xffffffdf)
#define SET_RG_ORIONA_TX_UP8X_MAN_EN(_VAL_)                               SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_2,_VAL_,8,0xfffffeff)
#define SET_RG_ORIONA_DIS_DAC_OFFSET(_VAL_)                               SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_2,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_WIFI_RX_ADC_ON(_VAL_)                               SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_2,_VAL_,18,0xfffbffff)
#define SET_RG_ORIONA_BT_RX_ADC_ON(_VAL_)                                 SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_2,_VAL_,19,0xfff7ffff)
#define SET_RG_ORIONA_RX_RSSIADC_TH(_VAL_)                                SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_2,_VAL_,20,0xff0fffff)
#define SET_RG_ORIONA_ADC_PATH(_VAL_)                                     SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_2,_VAL_,24,0xfeffffff)
#define SET_RG_ORIONA_RSSI_EDGE_SEL(_VAL_)                                SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_2,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_ADC_EDGE_SEL(_VAL_)                                 SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_2,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_Q_INV(_VAL_)                                        SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_2,_VAL_,28,0xefffffff)
#define SET_RG_ORIONA_I_INV(_VAL_)                                        SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_2,_VAL_,29,0xdfffffff)
#define SET_RG_ORIONA_IQ_SWAP(_VAL_)                                      SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_2,_VAL_,30,0xbfffffff)
#define SET_RG_ORIONA_SIGN_SWAP(_VAL_)                                    SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_2,_VAL_,31,0x7fffffff)
#define SET_RG_ORIONA_TX_IQ_ALPHA(_VAL_)                                  SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_3,_VAL_,0,0xffffffe0)
#define SET_RG_ORIONA_TX_IQ_THETA(_VAL_)                                  SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_3,_VAL_,8,0xffffe0ff)
#define SET_RG_ORIONA_TX_IQ_MANUAL(_VAL_)                                 SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_3,_VAL_,16,0xfffeffff)
#define SET_RG_ORIONA_TXIQ_NOSHRK(_VAL_)                                  SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_3,_VAL_,17,0xfffdffff)
#define SET_RG_ORIONA_TX_FREQ_OFFSET(_VAL_)                               SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_4,_VAL_,0,0xffff0000)
#define SET_RG_ORIONA_TONE_SCALE(_VAL_)                                   SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_4,_VAL_,16,0xfe00ffff)
#define SET_RG_ORIONA_TONE_GEN_EN(_VAL_)                                  SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_4,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_DAC_DC_Q(_VAL_)                                     SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_5,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DAC_DC_I(_VAL_)                                     SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_5,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DAC_Q_SET(_VAL_)                                    SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_6,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DAC_MAN_Q_EN(_VAL_)                                 SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_6,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_DAC_I_SET(_VAL_)                                    SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_6,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DAC_MAN_I_EN(_VAL_)                                 SET_REG(ADR_ORIONA_DIGITAL_ADD_ON_6,_VAL_,28,0xefffffff)
#define SET_RG_ORIONA_RX_DDC_RATE(_VAL_)                                  SET_REG(ADR_ORIONA_RX_DC_CAL_DDC_RATE,_VAL_,0,0xffffffc0)
#define SET_RG_ORIONA_RF_CAL_RX_DDC_RATE(_VAL_)                           SET_REG(ADR_ORIONA_RX_DC_CAL_DDC_RATE,_VAL_,8,0xffffc0ff)
#define SET_RG_ORIONA_RSSI_SAMP_PHASE(_VAL_)                              SET_REG(ADR_ORIONA_RX_SARADC_CONTROL,_VAL_,0,0xfffffff8)
#define SET_RG_ORIONA_PKT_IFS_TIME(_VAL_)                                 SET_REG(ADR_ORIONA_PKT_GEN_LOG_0,_VAL_,0,0xffffc000)
#define SET_RG_ORIONA_PKT_RX_ADC_LOG_START(_VAL_)                         SET_REG(ADR_ORIONA_PKT_GEN_LOG_0,_VAL_,16,0xfffeffff)
#define SET_RG_ORIONA_PKT_BY_SPI(_VAL_)                                   SET_REG(ADR_ORIONA_PKT_GEN_LOG_0,_VAL_,18,0xfffbffff)
#define SET_RG_ORIONA_PKT_TYPE(_VAL_)                                     SET_REG(ADR_ORIONA_PKT_GEN_LOG_0,_VAL_,19,0xfff7ffff)
#define SET_RG_ORIONA_PKT_FUNC_CTRL(_VAL_)                                SET_REG(ADR_ORIONA_PKT_GEN_LOG_0,_VAL_,20,0xff8fffff)
#define SET_RG_ORIONA_PKT_RX_ADC_LOG_RATE(_VAL_)                          SET_REG(ADR_ORIONA_PKT_GEN_LOG_0,_VAL_,24,0xf8ffffff)
#define SET_RG_ORIONA_BB_PATTERN_SEL(_VAL_)                               SET_REG(ADR_ORIONA_PKT_GEN_LOG_0,_VAL_,28,0x8fffffff)
#define SET_RG_ORIONA_TX_DAC_PLAY_END_ADDR(_VAL_)                         SET_REG(ADR_ORIONA_PKT_GEN_LOG_1,_VAL_,0,0xffff0000)
#define SET_RG_ORIONA_TX_DAC_RAMP_DOWN(_VAL_)                             SET_REG(ADR_ORIONA_PKT_GEN_LOG_1,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_PKT_TX_DAC_PLAY_START(_VAL_)                        SET_REG(ADR_ORIONA_PKT_GEN_LOG_1,_VAL_,28,0xefffffff)
#define SET_RO_ORIONA_PRE_DC_DONE(_VAL_)                                  SET_REG(ADR_ORIONA_RF_D_CAL_TOP_1,_VAL_,15,0xffff7fff)
#define SET_RO_ORIONA_BT_RXIQ_DONE(_VAL_)                                 SET_REG(ADR_ORIONA_RF_D_CAL_TOP_1,_VAL_,16,0xfffeffff)
#define SET_RO_ORIONA_WF5G_RXIQ_DONE(_VAL_)                               SET_REG(ADR_ORIONA_RF_D_CAL_TOP_1,_VAL_,17,0xfffdffff)
#define SET_RO_ORIONA_WF2G_RXIQ_DONE(_VAL_)                               SET_REG(ADR_ORIONA_RF_D_CAL_TOP_1,_VAL_,18,0xfffbffff)
#define SET_RO_ORIONA_WF5G_TXIQ_DONE(_VAL_)                               SET_REG(ADR_ORIONA_RF_D_CAL_TOP_1,_VAL_,19,0xfff7ffff)
#define SET_RO_ORIONA_WF5G_TXDC_DONE(_VAL_)                               SET_REG(ADR_ORIONA_RF_D_CAL_TOP_1,_VAL_,20,0xffefffff)
#define SET_RO_ORIONA_BT_TXIQ_DONE(_VAL_)                                 SET_REG(ADR_ORIONA_RF_D_CAL_TOP_1,_VAL_,21,0xffdfffff)
#define SET_RO_ORIONA_BT_TXDC_DONE(_VAL_)                                 SET_REG(ADR_ORIONA_RF_D_CAL_TOP_1,_VAL_,22,0xffbfffff)
#define SET_RO_ORIONA_WF2G_TXIQ_DONE(_VAL_)                               SET_REG(ADR_ORIONA_RF_D_CAL_TOP_1,_VAL_,23,0xff7fffff)
#define SET_RO_ORIONA_WF2G_TXDC_DONE(_VAL_)                               SET_REG(ADR_ORIONA_RF_D_CAL_TOP_1,_VAL_,24,0xfeffffff)
#define SET_RO_ORIONA_BW40_RCCAL_DONE(_VAL_)                              SET_REG(ADR_ORIONA_RF_D_CAL_TOP_1,_VAL_,25,0xfdffffff)
#define SET_RO_ORIONA_BW80_RCCAL_DONE(_VAL_)                              SET_REG(ADR_ORIONA_RF_D_CAL_TOP_1,_VAL_,26,0xfbffffff)
#define SET_RO_ORIONA_BW20_RCCAL_DONE(_VAL_)                              SET_REG(ADR_ORIONA_RF_D_CAL_TOP_1,_VAL_,27,0xf7ffffff)
#define SET_RO_ORIONA_BT2M_DCCAL_DONE(_VAL_)                              SET_REG(ADR_ORIONA_RF_D_CAL_TOP_1,_VAL_,28,0xefffffff)
#define SET_RO_ORIONA_BT1M_DCCAL_DONE(_VAL_)                              SET_REG(ADR_ORIONA_RF_D_CAL_TOP_1,_VAL_,29,0xdfffffff)
#define SET_RO_ORIONA_WF5G_DCCAL_DONE(_VAL_)                              SET_REG(ADR_ORIONA_RF_D_CAL_TOP_1,_VAL_,30,0xbfffffff)
#define SET_RO_ORIONA_WF2G_DCCAL_DONE(_VAL_)                              SET_REG(ADR_ORIONA_RF_D_CAL_TOP_1,_VAL_,31,0x7fffffff)
#define SET_RG_ORIONA_PHASE_17P5M(_VAL_)                                  SET_REG(ADR_ORIONA_RF_D_CAL_TOP_2,_VAL_,0,0xffff0000)
#define SET_RG_ORIONA_PHASE_2P5M(_VAL_)                                   SET_REG(ADR_ORIONA_RF_D_CAL_TOP_2,_VAL_,16,0x0000ffff)
#define SET_RG_ORIONA_TX_IQ_RX_RATE(_VAL_)                                SET_REG(ADR_ORIONA_RF_D_CAL_TOP_3,_VAL_,0,0xffff0000)
#define SET_RG_ORIONA_TX_DC_RX_RATE(_VAL_)                                SET_REG(ADR_ORIONA_RF_D_CAL_TOP_3,_VAL_,16,0x0000ffff)
#define SET_RG_ORIONA_RX_IQ_RX_RATE(_VAL_)                                SET_REG(ADR_ORIONA_RF_D_CAL_TOP_4,_VAL_,0,0xffff0000)
#define SET_RG_ORIONA_TRX_IQDC_TX_RATE(_VAL_)                             SET_REG(ADR_ORIONA_RF_D_CAL_TOP_4,_VAL_,16,0x0000ffff)
#define SET_RO_ORIONA_RX_IQ_THETA(_VAL_)                                  SET_REG(ADR_ORIONA_RF_D_CAL_TOP_5,_VAL_,0,0xffffffe0)
#define SET_RO_ORIONA_RX_IQ_ALPHA(_VAL_)                                  SET_REG(ADR_ORIONA_RF_D_CAL_TOP_5,_VAL_,8,0xffffe0ff)
#define SET_RO_ORIONA_TX_IQ_THETA(_VAL_)                                  SET_REG(ADR_ORIONA_RF_D_CAL_TOP_5,_VAL_,16,0xffe0ffff)
#define SET_RO_ORIONA_TX_IQ_ALPHA(_VAL_)                                  SET_REG(ADR_ORIONA_RF_D_CAL_TOP_5,_VAL_,24,0xe0ffffff)
#define SET_RG_ORIONA_RX_RCCAL_TARG(_VAL_)                                SET_REG(ADR_ORIONA_RF_D_CAL_TOP_6,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_RX_DC_POLAR_INV(_VAL_)                              SET_REG(ADR_ORIONA_RF_D_CAL_TOP_6,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_RCCAL_POLAR_INV(_VAL_)                              SET_REG(ADR_ORIONA_RF_D_CAL_TOP_6,_VAL_,13,0xffffdfff)
#define SET_RG_ORIONA_RX_DC_RESOLUTION(_VAL_)                             SET_REG(ADR_ORIONA_RF_D_CAL_TOP_6,_VAL_,14,0xffffbfff)
#define SET_RG_ORIONA_TRX_IQCAL_TIME(_VAL_)                               SET_REG(ADR_ORIONA_RF_D_CAL_TOP_6,_VAL_,20,0xffcfffff)
#define SET_RO_ORIONA_SPECTRUM_PWR_39_32(_VAL_)                           SET_REG(ADR_ORIONA_RF_D_CAL_TOP_7,_VAL_,0,0xffffff00)
#define SET_RO_ORIONA_SPECTRUM_PWR_31_0(_VAL_)                            SET_REG(ADR_ORIONA_RF_D_CAL_TOP_8,_VAL_,0,0x00000000)
#define SET_RG_ORIONA_PRE_DC_CAL_DELAY(_VAL_)                             SET_REG(ADR_ORIONA_RF_D_CAL_TOP_9,_VAL_,0,0xfffffff8)
#define SET_RG_ORIONA_PRE_DC_POLA_INV(_VAL_)                              SET_REG(ADR_ORIONA_RF_D_CAL_TOP_9,_VAL_,4,0xffffffef)
#define SET_RG_ORIONA_RX_PRE_DC_RESOLUTION(_VAL_)                         SET_REG(ADR_ORIONA_RF_D_CAL_TOP_9,_VAL_,5,0xffffffdf)
#define SET_RG_ORIONA_PRE_DC_AUTO(_VAL_)                                  SET_REG(ADR_ORIONA_RF_D_CAL_TOP_9,_VAL_,6,0xffffffbf)
#define SET_RG_ORIONA_RCCAL_DATA_SEL(_VAL_)                               SET_REG(ADR_ORIONA_RF_D_CAL_TOP_9,_VAL_,9,0xfffffdff)
#define SET_RG_ORIONA_RCCAL_TONE_RATE_EN(_VAL_)                           SET_REG(ADR_ORIONA_RF_D_CAL_TOP_9,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_RCCAL_EST_T(_VAL_)                                  SET_REG(ADR_ORIONA_RF_D_CAL_TOP_9,_VAL_,16,0xfff8ffff)
#define SET_RG_ORIONA_TRX_DCIQCAL_EST_T(_VAL_)                            SET_REG(ADR_ORIONA_RF_D_CAL_TOP_9,_VAL_,20,0xff8fffff)
#define SET_RG_ORIONA_HS3W_TX_RF_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_HS3W_CTRL1,_VAL_,0,0xffffff80)
#define SET_RG_ORIONA_HS3W_PGAGC(_VAL_)                                   SET_REG(ADR_ORIONA_HS3W_CTRL1,_VAL_,8,0xfffff0ff)
#define SET_RG_ORIONA_HS3W_RFGC(_VAL_)                                    SET_REG(ADR_ORIONA_HS3W_CTRL1,_VAL_,12,0xffffcfff)
#define SET_RG_ORIONA_HS3W_RXAGC(_VAL_)                                   SET_REG(ADR_ORIONA_HS3W_CTRL1,_VAL_,14,0xffffbfff)
#define SET_RG_ORIONA_HS3W_RF_PHY_MODE(_VAL_)                             SET_REG(ADR_ORIONA_HS3W_CTRL1,_VAL_,16,0xfff8ffff)
#define SET_RG_ORIONA_HS3W_MANUAL(_VAL_)                                  SET_REG(ADR_ORIONA_HS3W_CTRL1,_VAL_,20,0xffefffff)
#define SET_RG_ORIONA_HS3W_COMM_DATA(_VAL_)                               SET_REG(ADR_ORIONA_HS3W_CTRL1,_VAL_,24,0xf8ffffff)
#define SET_RG_ORIONA_HS3W_START_SENT(_VAL_)                              SET_REG(ADR_ORIONA_HS3W_CTRL1,_VAL_,28,0xefffffff)
#define SET_RG_ORIONA_HS3W_SX_RFCTRL_CH_INT_10_8(_VAL_)                   SET_REG(ADR_ORIONA_HS3W_CTRL2,_VAL_,0,0xfffffff8)
#define SET_RG_ORIONA_HS3W_SX_RFCH_MAP_EN_INT(_VAL_)                      SET_REG(ADR_ORIONA_HS3W_CTRL2,_VAL_,4,0xffffffef)
#define SET_RG_ORIONA_HS3W_SX_CHANNEL_INT(_VAL_)                          SET_REG(ADR_ORIONA_HS3W_CTRL2,_VAL_,11,0xfff807ff)
#define SET_RG_ORIONA_HS3W_SX_RFCTRL_F_INT(_VAL_)                         SET_REG(ADR_ORIONA_HS3W_CTRL3,_VAL_,0,0xff000000)
#define SET_RG_ORIONA_HS3W_SX_RFCTRL_CH_INT_7_0(_VAL_)                    SET_REG(ADR_ORIONA_HS3W_CTRL3,_VAL_,24,0x00ffffff)
#define SET_RG_ORIONA_MODE_BY_HS3W(_VAL_)                                 SET_REG(ADR_ORIONA_RF_D_MODE_CTRL,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_MODE_BY_HS5W(_VAL_)                                 SET_REG(ADR_ORIONA_RF_D_MODE_CTRL,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_HS_5WIRE_MANUAL(_VAL_)                              SET_REG(ADR_ORIONA_RF_D_MODE_CTRL,_VAL_,2,0xfffffffb)
#define SET_RG_ORIONA_MODE_BY_PHY(_VAL_)                                  SET_REG(ADR_ORIONA_RF_D_MODE_CTRL,_VAL_,4,0xffffffef)
#define SET_RG_ORIONA_MODE_BY_HWPIN(_VAL_)                                SET_REG(ADR_ORIONA_RF_D_MODE_CTRL,_VAL_,5,0xffffffdf)
#define SET_RG_ORIONA_TX_GAIN_BY_HS3W(_VAL_)                              SET_REG(ADR_ORIONA_RF_D_MODE_CTRL,_VAL_,8,0xfffffeff)
#define SET_RG_ORIONA_RX_GAIN_BY_HS3W(_VAL_)                              SET_REG(ADR_ORIONA_RF_D_MODE_CTRL,_VAL_,9,0xfffffdff)
#define SET_RG_ORIONA_MODUL_SCHEME_BY_HS3W(_VAL_)                         SET_REG(ADR_ORIONA_RF_D_MODE_CTRL,_VAL_,10,0xfffffbff)
#define SET_RG_ORIONA_TX_GAIN_BY_HS5W(_VAL_)                              SET_REG(ADR_ORIONA_RF_D_MODE_CTRL,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_RX_GAIN_BY_HS5W(_VAL_)                              SET_REG(ADR_ORIONA_RF_D_MODE_CTRL,_VAL_,13,0xffffdfff)
#define SET_RG_ORIONA_MODUL_SCHEME_BY_HS5W(_VAL_)                         SET_REG(ADR_ORIONA_RF_D_MODE_CTRL,_VAL_,14,0xffffbfff)
#define SET_RG_ORIONA_RX_AGC_MANUAL(_VAL_)                                SET_REG(ADR_ORIONA_RF_D_MODE_CTRL,_VAL_,15,0xffff7fff)
#define SET_RO_ORIONA_RF_PHY_MODE(_VAL_)                                  SET_REG(ADR_ORIONA_RF_D_MODE_CTRL,_VAL_,16,0xfff8ffff)
#define SET_RO_ORIONA_MODUL_SCHEME(_VAL_)                                 SET_REG(ADR_ORIONA_RF_D_MODE_CTRL,_VAL_,20,0xff8fffff)
#define SET_RO_ORIONA_HS3W_SX_CHANNEL(_VAL_)                              SET_REG(ADR_ORIONA_HS3W_READ_OUT_1,_VAL_,0,0xffffff00)
#define SET_RO_ORIONA_HS3W_SX_RFCH_MAP_EN(_VAL_)                          SET_REG(ADR_ORIONA_HS3W_READ_OUT_1,_VAL_,8,0xfffffeff)
#define SET_RO_ORIONA_GAIN_TX(_VAL_)                                      SET_REG(ADR_ORIONA_HS3W_READ_OUT_1,_VAL_,16,0xfff0ffff)
#define SET_RO_ORIONA_RSSIADC(_VAL_)                                      SET_REG(ADR_ORIONA_HS3W_READ_OUT_1,_VAL_,20,0xff0fffff)
#define SET_RO_ORIONA_ABBPGA(_VAL_)                                       SET_REG(ADR_ORIONA_HS3W_READ_OUT_1,_VAL_,24,0xf0ffffff)
#define SET_RO_ORIONA_RFPGA(_VAL_)                                        SET_REG(ADR_ORIONA_HS3W_READ_OUT_1,_VAL_,28,0xcfffffff)
#define SET_RO_ORIONA_DA_RX_AGC(_VAL_)                                    SET_REG(ADR_ORIONA_HS3W_READ_OUT_1,_VAL_,31,0x7fffffff)
#define SET_RO_ORIONA_HS3W_SX_RFCTRL_CH(_VAL_)                            SET_REG(ADR_ORIONA_HS3W_READ_OUT_2,_VAL_,0,0xfffff800)
#define SET_RO_ORIONA_HS3W_SX_RFCTRL_F(_VAL_)                             SET_REG(ADR_ORIONA_HS3W_READ_OUT_3,_VAL_,0,0xff000000)
#define SET_RO_ORIONA_SX_FREQ_KHZ(_VAL_)                                  SET_REG(ADR_ORIONA_SX_LOCK_FREQ_1,_VAL_,0,0xff800000)
#define SET_RO_ORIONA_RF_FREQ_MHZ(_VAL_)                                  SET_REG(ADR_ORIONA_SX_LOCK_FREQ_2,_VAL_,0,0xffffe000)
#define SET_RO_ORIONA_HS5W_SX_CHANNEL(_VAL_)                              SET_REG(ADR_ORIONA_HS5W_READ_OUT_1,_VAL_,0,0xffffff00)
#define SET_RO_ORIONA_HS5W_SX_RFCH_MAP_EN(_VAL_)                          SET_REG(ADR_ORIONA_HS5W_READ_OUT_1,_VAL_,8,0xfffffeff)
#define SET_RO_ORIONA_HS5W_SX_RFCTRL_CH(_VAL_)                            SET_REG(ADR_ORIONA_HS5W_READ_OUT_2,_VAL_,0,0xfffff800)
#define SET_RO_ORIONA_HS5W_SX_RFCTRL_F(_VAL_)                             SET_REG(ADR_ORIONA_HS5W_READ_OUT_3,_VAL_,0,0xff000000)
#define SET_RG_ORIONA_5G_TX_BAND_F1(_VAL_)                                SET_REG(ADR_ORIONA_RF_5G_TX_PARTITION_BAND1,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_5G_TX_BAND_F0(_VAL_)                                SET_REG(ADR_ORIONA_RF_5G_TX_PARTITION_BAND1,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_5G_TX_BAND_F2(_VAL_)                                SET_REG(ADR_ORIONA_RF_5G_TX_PARTITION_BAND2,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F0_020_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG0,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F0_040_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG0,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F0_060_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG1,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F0_080_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG1,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F0_0A0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG2,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F0_0C0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG2,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F0_0D0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG3,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F0_0E0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG3,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F0_0F0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG4,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F0_100_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG4,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F0_110_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG5,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F0_120_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG5,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F0_130_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG6,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F0_140_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG6,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F0_150_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG7,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F0_160_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG7,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F0_170_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG8,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F0_180_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG8,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F0_190_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG9,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F0_1A0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG9,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F0_1B0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REGA,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F0_1C0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REGA,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F0_1D0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REGB,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F0_1E0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REGB,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F0_1F0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REGC,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F0_200_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REGC,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F0_020_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG0,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F0_040_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG0,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F0_060_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG1,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F0_080_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG1,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F0_0A0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG2,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F0_0C0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG2,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F0_0D0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG3,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F0_0E0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG3,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F0_0F0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG4,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F0_100_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG4,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F0_110_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG5,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F0_120_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG5,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F0_130_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG6,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F0_140_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG6,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F0_150_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG7,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F0_160_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG7,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F0_170_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG8,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F0_180_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG8,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F0_190_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG9,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F0_1A0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG9,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F0_1B0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REGA,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F0_1C0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REGA,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F0_1D0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REGB,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F0_1E0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REGB,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F0_1F0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REGC,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F0_200_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REGC,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F1_020_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG0,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F1_040_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG0,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F1_060_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG1,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F1_080_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG1,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F1_0A0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG2,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F1_0C0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG2,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F1_0D0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG3,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F1_0E0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG3,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F1_0F0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG4,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F1_100_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG4,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F1_110_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG5,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F1_120_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG5,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F1_130_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG6,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F1_140_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG6,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F1_150_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG7,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F1_160_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG7,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F1_170_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG8,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F1_180_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG8,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F1_190_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG9,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F1_1A0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG9,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F1_1B0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REGA,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F1_1C0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REGA,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F1_1D0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REGB,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F1_1E0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REGB,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F1_1F0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REGC,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F1_200_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REGC,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F1_020_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG0,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F1_040_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG0,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F1_060_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG1,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F1_080_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG1,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F1_0A0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG2,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F1_0C0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG2,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F1_0D0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG3,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F1_0E0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG3,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F1_0F0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG4,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F1_100_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG4,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F1_110_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG5,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F1_120_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG5,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F1_130_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG6,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F1_140_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG6,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F1_150_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG7,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F1_160_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG7,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F1_170_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG8,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F1_180_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG8,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F1_190_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG9,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F1_1A0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG9,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F1_1B0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REGA,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F1_1C0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REGA,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F1_1D0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REGB,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F1_1E0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REGB,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F1_1F0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REGC,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F1_200_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REGC,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F2_020_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG0,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F2_040_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG0,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F2_060_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG1,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F2_080_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG1,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F2_0A0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG2,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F2_0C0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG2,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F2_0D0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG3,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F2_0E0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG3,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F2_0F0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG4,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F2_100_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG4,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F2_110_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG5,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F2_120_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG5,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F2_130_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG6,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F2_140_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG6,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F2_150_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG7,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F2_160_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG7,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F2_170_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG8,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F2_180_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG8,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F2_190_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG9,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F2_1A0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG9,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F2_1B0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REGA,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F2_1C0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REGA,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F2_1D0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REGB,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F2_1E0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REGB,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F2_1F0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REGC,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F2_200_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REGC,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F2_020_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG0,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F2_040_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG0,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F2_060_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG1,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F2_080_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG1,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F2_0A0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG2,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F2_0C0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG2,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F2_0D0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG3,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F2_0E0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG3,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F2_0F0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG4,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F2_100_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG4,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F2_110_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG5,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F2_120_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG5,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F2_130_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG6,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F2_140_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG6,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F2_150_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG7,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F2_160_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG7,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F2_170_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG8,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F2_180_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG8,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F2_190_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG9,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F2_1A0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG9,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F2_1B0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REGA,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F2_1C0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REGA,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F2_1D0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REGB,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F2_1E0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REGB,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F2_1F0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REGC,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F2_200_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REGC,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F3_020_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG0,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F3_040_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG0,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F3_060_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG1,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F3_080_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG1,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F3_0A0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG2,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F3_0C0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG2,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F3_0D0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG3,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F3_0E0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG3,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F3_0F0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG4,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F3_100_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG4,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F3_110_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG5,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F3_120_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG5,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F3_130_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG6,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F3_140_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG6,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F3_150_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG7,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F3_160_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG7,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F3_170_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG8,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F3_180_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG8,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F3_190_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG9,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F3_1A0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG9,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F3_1B0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REGA,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F3_1C0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REGA,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F3_1D0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REGB,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F3_1E0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REGB,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F3_1F0_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REGC,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_F3_200_GAIN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REGC,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_F3_020_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG0,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F3_040_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG0,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F3_060_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG1,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F3_080_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG1,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F3_0A0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG2,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F3_0C0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG2,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F3_0D0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG3,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F3_0E0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG3,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F3_0F0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG4,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F3_100_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG4,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F3_110_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG5,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F3_120_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG5,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F3_130_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG6,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F3_140_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG6,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F3_150_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG7,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F3_160_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG7,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F3_170_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG8,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F3_180_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG8,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F3_190_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG9,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F3_1A0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG9,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F3_1B0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REGA,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F3_1C0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REGA,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F3_1D0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REGB,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F3_1E0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REGB,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_F3_1F0_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REGC,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_F3_200_PH(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REGC,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_TX_IQ_WF2G_ALPHA(_VAL_)                             SET_REG(ADR_ORIONA_TX_IQ_COMP_2G,_VAL_,0,0xffffffe0)
#define SET_RG_ORIONA_TX_IQ_WF2G_THETA(_VAL_)                             SET_REG(ADR_ORIONA_TX_IQ_COMP_2G,_VAL_,8,0xffffe0ff)
#define SET_RG_ORIONA_TX_IQ_BT_ALPHA(_VAL_)                               SET_REG(ADR_ORIONA_TX_IQ_COMP_2G,_VAL_,16,0xffe0ffff)
#define SET_RG_ORIONA_TX_IQ_BT_THETA(_VAL_)                               SET_REG(ADR_ORIONA_TX_IQ_COMP_2G,_VAL_,24,0xe0ffffff)
#define SET_RG_ORIONA_TX_IQ_WF5G_ALPHA(_VAL_)                             SET_REG(ADR_ORIONA_TX_IQ_COMP_5G,_VAL_,16,0xffe0ffff)
#define SET_RG_ORIONA_TX_IQ_WF5G_THETA(_VAL_)                             SET_REG(ADR_ORIONA_TX_IQ_COMP_5G,_VAL_,24,0xe0ffffff)
#define SET_RG_ORIONA_RX_IQ_WF2G_40_ALPHA(_VAL_)                          SET_REG(ADR_ORIONA_RX_IQ_COMP_2G,_VAL_,0,0xffffffe0)
#define SET_RG_ORIONA_RX_IQ_WF2G_40_THETA(_VAL_)                          SET_REG(ADR_ORIONA_RX_IQ_COMP_2G,_VAL_,8,0xffffe0ff)
#define SET_RG_ORIONA_RX_IQ_WF2G_20_ALPHA(_VAL_)                          SET_REG(ADR_ORIONA_RX_IQ_COMP_2G,_VAL_,16,0xffe0ffff)
#define SET_RG_ORIONA_RX_IQ_WF2G_20_THETA(_VAL_)                          SET_REG(ADR_ORIONA_RX_IQ_COMP_2G,_VAL_,24,0xe0ffffff)
#define SET_RG_ORIONA_RX_IQ_WF5G_F1_20_ALPHA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_20_0,_VAL_,0,0xffffffe0)
#define SET_RG_ORIONA_RX_IQ_WF5G_F1_20_THETA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_20_0,_VAL_,8,0xffffe0ff)
#define SET_RG_ORIONA_RX_IQ_WF5G_F0_20_ALPHA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_20_0,_VAL_,16,0xffe0ffff)
#define SET_RG_ORIONA_RX_IQ_WF5G_F0_20_THETA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_20_0,_VAL_,24,0xe0ffffff)
#define SET_RG_ORIONA_RX_IQ_WF5G_F3_20_ALPHA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_20_1,_VAL_,0,0xffffffe0)
#define SET_RG_ORIONA_RX_IQ_WF5G_F3_20_THETA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_20_1,_VAL_,8,0xffffe0ff)
#define SET_RG_ORIONA_RX_IQ_WF5G_F2_20_ALPHA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_20_1,_VAL_,16,0xffe0ffff)
#define SET_RG_ORIONA_RX_IQ_WF5G_F2_20_THETA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_20_1,_VAL_,24,0xe0ffffff)
#define SET_RG_ORIONA_RX_IQ_WF5G_F1_40_ALPHA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_40_0,_VAL_,0,0xffffffe0)
#define SET_RG_ORIONA_RX_IQ_WF5G_F1_40_THETA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_40_0,_VAL_,8,0xffffe0ff)
#define SET_RG_ORIONA_RX_IQ_WF5G_F0_40_ALPHA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_40_0,_VAL_,16,0xffe0ffff)
#define SET_RG_ORIONA_RX_IQ_WF5G_F0_40_THETA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_40_0,_VAL_,24,0xe0ffffff)
#define SET_RG_ORIONA_RX_IQ_WF5G_F3_40_ALPHA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_40_1,_VAL_,0,0xffffffe0)
#define SET_RG_ORIONA_RX_IQ_WF5G_F3_40_THETA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_40_1,_VAL_,8,0xffffe0ff)
#define SET_RG_ORIONA_RX_IQ_WF5G_F2_40_ALPHA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_40_1,_VAL_,16,0xffe0ffff)
#define SET_RG_ORIONA_RX_IQ_WF5G_F2_40_THETA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_40_1,_VAL_,24,0xe0ffffff)
#define SET_RG_ORIONA_RX_IQ_WF5G_F1_80_ALPHA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_80_0,_VAL_,0,0xffffffe0)
#define SET_RG_ORIONA_RX_IQ_WF5G_F1_80_THETA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_80_0,_VAL_,8,0xffffe0ff)
#define SET_RG_ORIONA_RX_IQ_WF5G_F0_80_ALPHA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_80_0,_VAL_,16,0xffe0ffff)
#define SET_RG_ORIONA_RX_IQ_WF5G_F0_80_THETA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_80_0,_VAL_,24,0xe0ffffff)
#define SET_RG_ORIONA_RX_IQ_WF5G_F3_80_ALPHA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_80_1,_VAL_,0,0xffffffe0)
#define SET_RG_ORIONA_RX_IQ_WF5G_F3_80_THETA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_80_1,_VAL_,8,0xffffe0ff)
#define SET_RG_ORIONA_RX_IQ_WF5G_F2_80_ALPHA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_80_1,_VAL_,16,0xffe0ffff)
#define SET_RG_ORIONA_RX_IQ_WF5G_F2_80_THETA(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_5G_80_1,_VAL_,24,0xe0ffffff)
#define SET_RG_ORIONA_RX_IQ_BT2M_ALPHA(_VAL_)                             SET_REG(ADR_ORIONA_RX_IQ_COMP_BT,_VAL_,0,0xffffffe0)
#define SET_RG_ORIONA_RX_IQ_BT2M_THETA(_VAL_)                             SET_REG(ADR_ORIONA_RX_IQ_COMP_BT,_VAL_,8,0xffffe0ff)
#define SET_RG_ORIONA_RX_IQ_BT1M_ALPHA(_VAL_)                             SET_REG(ADR_ORIONA_RX_IQ_COMP_BT,_VAL_,16,0xffe0ffff)
#define SET_RG_ORIONA_RX_IQ_BT1M_THETA(_VAL_)                             SET_REG(ADR_ORIONA_RX_IQ_COMP_BT,_VAL_,24,0xe0ffffff)
#define SET_RG_ORIONA_TXIQ_TAN_02(_VAL_)                                  SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_00,_VAL_,0,0xfffffe00)
#define SET_RG_ORIONA_TXIQ_COS_INV_FRAC_02(_VAL_)                         SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_00,_VAL_,10,0xffff83ff)
#define SET_RG_ORIONA_TXIQ_TAN_01(_VAL_)                                  SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_00,_VAL_,16,0xfe00ffff)
#define SET_RG_ORIONA_TXIQ_COS_INV_FRAC_01(_VAL_)                         SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_00,_VAL_,26,0x83ffffff)
#define SET_RG_ORIONA_TXIQ_TAN_04(_VAL_)                                  SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_01,_VAL_,0,0xfffffe00)
#define SET_RG_ORIONA_TXIQ_COS_INV_FRAC_04(_VAL_)                         SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_01,_VAL_,10,0xffff83ff)
#define SET_RG_ORIONA_TXIQ_TAN_03(_VAL_)                                  SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_01,_VAL_,16,0xfe00ffff)
#define SET_RG_ORIONA_TXIQ_COS_INV_FRAC_03(_VAL_)                         SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_01,_VAL_,26,0x83ffffff)
#define SET_RG_ORIONA_TXIQ_TAN_06(_VAL_)                                  SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_02,_VAL_,0,0xfffffe00)
#define SET_RG_ORIONA_TXIQ_COS_INV_FRAC_06(_VAL_)                         SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_02,_VAL_,10,0xffff83ff)
#define SET_RG_ORIONA_TXIQ_TAN_05(_VAL_)                                  SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_02,_VAL_,16,0xfe00ffff)
#define SET_RG_ORIONA_TXIQ_COS_INV_FRAC_05(_VAL_)                         SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_02,_VAL_,26,0x83ffffff)
#define SET_RG_ORIONA_TXIQ_TAN_08(_VAL_)                                  SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_03,_VAL_,0,0xfffffe00)
#define SET_RG_ORIONA_TXIQ_COS_INV_FRAC_08(_VAL_)                         SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_03,_VAL_,10,0xffff83ff)
#define SET_RG_ORIONA_TXIQ_TAN_07(_VAL_)                                  SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_03,_VAL_,16,0xfe00ffff)
#define SET_RG_ORIONA_TXIQ_COS_INV_FRAC_07(_VAL_)                         SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_03,_VAL_,26,0x83ffffff)
#define SET_RG_ORIONA_TXIQ_TAN_10(_VAL_)                                  SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_04,_VAL_,0,0xfffffe00)
#define SET_RG_ORIONA_TXIQ_COS_INV_FRAC_10(_VAL_)                         SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_04,_VAL_,10,0xffff83ff)
#define SET_RG_ORIONA_TXIQ_TAN_09(_VAL_)                                  SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_04,_VAL_,16,0xfe00ffff)
#define SET_RG_ORIONA_TXIQ_COS_INV_FRAC_09(_VAL_)                         SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_04,_VAL_,26,0x83ffffff)
#define SET_RG_ORIONA_TXIQ_TAN_12(_VAL_)                                  SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_05,_VAL_,0,0xfffffe00)
#define SET_RG_ORIONA_TXIQ_COS_INV_FRAC_12(_VAL_)                         SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_05,_VAL_,10,0xffff83ff)
#define SET_RG_ORIONA_TXIQ_TAN_11(_VAL_)                                  SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_05,_VAL_,16,0xfe00ffff)
#define SET_RG_ORIONA_TXIQ_COS_INV_FRAC_11(_VAL_)                         SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_05,_VAL_,26,0x83ffffff)
#define SET_RG_ORIONA_TXIQ_TAN_14(_VAL_)                                  SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_06,_VAL_,0,0xfffffe00)
#define SET_RG_ORIONA_TXIQ_COS_INV_FRAC_14(_VAL_)                         SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_06,_VAL_,10,0xffff83ff)
#define SET_RG_ORIONA_TXIQ_TAN_13(_VAL_)                                  SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_06,_VAL_,16,0xfe00ffff)
#define SET_RG_ORIONA_TXIQ_COS_INV_FRAC_13(_VAL_)                         SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_06,_VAL_,26,0x83ffffff)
#define SET_RG_ORIONA_TXIQ_TAN_16(_VAL_)                                  SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_07,_VAL_,0,0xfffffe00)
#define SET_RG_ORIONA_TXIQ_COS_INV_FRAC_16(_VAL_)                         SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_07,_VAL_,10,0xffff83ff)
#define SET_RG_ORIONA_TXIQ_TAN_15(_VAL_)                                  SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_07,_VAL_,16,0xfe00ffff)
#define SET_RG_ORIONA_TXIQ_COS_INV_FRAC_15(_VAL_)                         SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_07,_VAL_,26,0x83ffffff)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M15(_VAL_)                      SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_08,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M16(_VAL_)                      SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_08,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M13(_VAL_)                      SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_09,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M14(_VAL_)                      SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_09,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M11(_VAL_)                      SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_0A,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M12(_VAL_)                      SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_0A,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M09(_VAL_)                      SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_0B,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M10(_VAL_)                      SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_0B,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M07(_VAL_)                      SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_0C,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M08(_VAL_)                      SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_0C,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M05(_VAL_)                      SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_0D,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M06(_VAL_)                      SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_0D,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M03(_VAL_)                      SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_0E,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M04(_VAL_)                      SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_0E,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M01(_VAL_)                      SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_0F,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M02(_VAL_)                      SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_0F,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_02(_VAL_)                       SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_10,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_01(_VAL_)                       SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_10,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_04(_VAL_)                       SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_11,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_03(_VAL_)                       SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_11,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_06(_VAL_)                       SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_12,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_05(_VAL_)                       SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_12,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_08(_VAL_)                       SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_13,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_07(_VAL_)                       SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_13,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_10(_VAL_)                       SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_14,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_09(_VAL_)                       SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_14,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_12(_VAL_)                       SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_15,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_11(_VAL_)                       SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_15,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_14(_VAL_)                       SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_16,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_13(_VAL_)                       SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_16,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_TXIQ_ALPHA_INV_FRAC_15(_VAL_)                       SET_REG(ADR_ORIONA_TX_IQ_COMP_TABLE_17,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_RXIQ_TAN_02(_VAL_)                                  SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_00,_VAL_,0,0xfffffe00)
#define SET_RG_ORIONA_RXIQ_COS_INV_FRAC_02(_VAL_)                         SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_00,_VAL_,10,0xffff83ff)
#define SET_RG_ORIONA_RXIQ_TAN_01(_VAL_)                                  SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_00,_VAL_,16,0xfe00ffff)
#define SET_RG_ORIONA_RXIQ_COS_INV_FRAC_01(_VAL_)                         SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_00,_VAL_,26,0x83ffffff)
#define SET_RG_ORIONA_RXIQ_TAN_04(_VAL_)                                  SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_01,_VAL_,0,0xfffffe00)
#define SET_RG_ORIONA_RXIQ_COS_INV_FRAC_04(_VAL_)                         SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_01,_VAL_,10,0xffff83ff)
#define SET_RG_ORIONA_RXIQ_TAN_03(_VAL_)                                  SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_01,_VAL_,16,0xfe00ffff)
#define SET_RG_ORIONA_RXIQ_COS_INV_FRAC_03(_VAL_)                         SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_01,_VAL_,26,0x83ffffff)
#define SET_RG_ORIONA_RXIQ_TAN_06(_VAL_)                                  SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_02,_VAL_,0,0xfffffe00)
#define SET_RG_ORIONA_RXIQ_COS_INV_FRAC_06(_VAL_)                         SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_02,_VAL_,10,0xffff83ff)
#define SET_RG_ORIONA_RXIQ_TAN_05(_VAL_)                                  SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_02,_VAL_,16,0xfe00ffff)
#define SET_RG_ORIONA_RXIQ_COS_INV_FRAC_05(_VAL_)                         SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_02,_VAL_,26,0x83ffffff)
#define SET_RG_ORIONA_RXIQ_TAN_08(_VAL_)                                  SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_03,_VAL_,0,0xfffffe00)
#define SET_RG_ORIONA_RXIQ_COS_INV_FRAC_08(_VAL_)                         SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_03,_VAL_,10,0xffff83ff)
#define SET_RG_ORIONA_RXIQ_TAN_07(_VAL_)                                  SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_03,_VAL_,16,0xfe00ffff)
#define SET_RG_ORIONA_RXIQ_COS_INV_FRAC_07(_VAL_)                         SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_03,_VAL_,26,0x83ffffff)
#define SET_RG_ORIONA_RXIQ_TAN_10(_VAL_)                                  SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_04,_VAL_,0,0xfffffe00)
#define SET_RG_ORIONA_RXIQ_COS_INV_FRAC_10(_VAL_)                         SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_04,_VAL_,10,0xffff83ff)
#define SET_RG_ORIONA_RXIQ_TAN_09(_VAL_)                                  SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_04,_VAL_,16,0xfe00ffff)
#define SET_RG_ORIONA_RXIQ_COS_INV_FRAC_09(_VAL_)                         SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_04,_VAL_,26,0x83ffffff)
#define SET_RG_ORIONA_RXIQ_TAN_12(_VAL_)                                  SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_05,_VAL_,0,0xfffffe00)
#define SET_RG_ORIONA_RXIQ_COS_INV_FRAC_12(_VAL_)                         SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_05,_VAL_,10,0xffff83ff)
#define SET_RG_ORIONA_RXIQ_TAN_11(_VAL_)                                  SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_05,_VAL_,16,0xfe00ffff)
#define SET_RG_ORIONA_RXIQ_COS_INV_FRAC_11(_VAL_)                         SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_05,_VAL_,26,0x83ffffff)
#define SET_RG_ORIONA_RXIQ_TAN_14(_VAL_)                                  SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_06,_VAL_,0,0xfffffe00)
#define SET_RG_ORIONA_RXIQ_COS_INV_FRAC_14(_VAL_)                         SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_06,_VAL_,10,0xffff83ff)
#define SET_RG_ORIONA_RXIQ_TAN_13(_VAL_)                                  SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_06,_VAL_,16,0xfe00ffff)
#define SET_RG_ORIONA_RXIQ_COS_INV_FRAC_13(_VAL_)                         SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_06,_VAL_,26,0x83ffffff)
#define SET_RG_ORIONA_RXIQ_TAN_16(_VAL_)                                  SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_07,_VAL_,0,0xfffffe00)
#define SET_RG_ORIONA_RXIQ_COS_INV_FRAC_16(_VAL_)                         SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_07,_VAL_,10,0xffff83ff)
#define SET_RG_ORIONA_RXIQ_TAN_15(_VAL_)                                  SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_07,_VAL_,16,0xfe00ffff)
#define SET_RG_ORIONA_RXIQ_COS_INV_FRAC_15(_VAL_)                         SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_07,_VAL_,26,0x83ffffff)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M15(_VAL_)                      SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_08,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M16(_VAL_)                      SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_08,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M13(_VAL_)                      SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_09,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M14(_VAL_)                      SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_09,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M11(_VAL_)                      SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_0A,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M12(_VAL_)                      SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_0A,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M09(_VAL_)                      SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_0B,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M10(_VAL_)                      SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_0B,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M07(_VAL_)                      SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_0C,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M08(_VAL_)                      SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_0C,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M05(_VAL_)                      SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_0D,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M06(_VAL_)                      SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_0D,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M03(_VAL_)                      SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_0E,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M04(_VAL_)                      SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_0E,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M01(_VAL_)                      SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_0F,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M02(_VAL_)                      SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_0F,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_02(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_10,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_01(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_10,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_04(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_11,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_03(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_11,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_06(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_12,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_05(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_12,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_08(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_13,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_07(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_13,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_10(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_14,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_09(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_14,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_12(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_15,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_11(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_15,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_14(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_16,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_13(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_16,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_RXIQ_ALPHA_INV_FRAC_15(_VAL_)                       SET_REG(ADR_ORIONA_RX_IQ_COMP_TABLE_17,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_TONE_SEL(_VAL_)                                     SET_REG(ADR_ORIONA_WIFI_PADPD_CAL_TONEGEN_REG,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_TONE_1_RATE(_VAL_)                                  SET_REG(ADR_ORIONA_WIFI_PADPD_CAL_TONEGEN_REG,_VAL_,16,0x0000ffff)
#define SET_RG_ORIONA_SPECTRUM_EN(_VAL_)                                  SET_REG(ADR_ORIONA_WIFI_PADPD_CAL_RX_PADPD_REG,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_SPECTRUM_EN_MAN(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_CAL_RX_PADPD_REG,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_SPECTRUM_LEAKY_FACTOR(_VAL_)                        SET_REG(ADR_ORIONA_WIFI_PADPD_CAL_RX_PADPD_REG,_VAL_,4,0xffffff0f)
#define SET_RG_ORIONA_SPECTRUM_LATCH(_VAL_)                               SET_REG(ADR_ORIONA_WIFI_PADPD_CAL_RX_PADPD_REG,_VAL_,8,0xfffffeff)
#define SET_RG_ORIONA_SPECTRUM_DATA_SEL(_VAL_)                            SET_REG(ADR_ORIONA_WIFI_PADPD_CAL_RX_PADPD_REG,_VAL_,12,0xffffcfff)
#define SET_RG_ORIONA_SPECTRUM_TONE_SEL(_VAL_)                            SET_REG(ADR_ORIONA_WIFI_PADPD_CAL_RX_PADPD_REG,_VAL_,14,0xffffbfff)
#define SET_RG_ORIONA_SPECTRUM_LEAKY_DIN_SEL(_VAL_)                       SET_REG(ADR_ORIONA_WIFI_PADPD_CAL_RX_PADPD_REG,_VAL_,15,0xffff7fff)
#define SET_RG_ORIONA_SPECTRUM_RATE(_VAL_)                                SET_REG(ADR_ORIONA_WIFI_PADPD_CAL_RX_PADPD_REG,_VAL_,16,0x0000ffff)
#define SET_RO_ORIONA_DPD_PHI(_VAL_)                                      SET_REG(ADR_ORIONA_WIFI_PADPD_CAL_RX_RO,_VAL_,0,0xffffe000)
#define SET_RO_ORIONA_DPD_AMP(_VAL_)                                      SET_REG(ADR_ORIONA_WIFI_PADPD_CAL_RX_RO,_VAL_,16,0xfe00ffff)
#define SET_RG_ORIONA_CFR_GAIN(_VAL_)                                     SET_REG(ADR_ORIONA_WIFI_PADPD_CFR,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_CFR_PEAK(_VAL_)                                     SET_REG(ADR_ORIONA_WIFI_PADPD_CFR,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_CFR_EN(_VAL_)                                       SET_REG(ADR_ORIONA_WIFI_PADPD_CFR,_VAL_,31,0x7fffffff)
#define SET_RG_ORIONA_RX_PADPD_DC_RM_LEAKY_FACTOR(_VAL_)                  SET_REG(ADR_ORIONA_WIFI_PADPD_DC_RM,_VAL_,0,0xfffffff8)
#define SET_RG_ORIONA_RX_PADPD_DC_RM_BYP(_VAL_)                           SET_REG(ADR_ORIONA_WIFI_PADPD_DC_RM,_VAL_,4,0xffffffef)
#define SET_RG_ORIONA_TXIQ_CLP_THD_I(_VAL_)                               SET_REG(ADR_ORIONA_WIFI_PADPD_TXIQ_CLIP_REG,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_TXIQ_CLP_THD_Q(_VAL_)                               SET_REG(ADR_ORIONA_WIFI_PADPD_TXIQ_CLIP_REG,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_TX_SCALE(_VAL_)                                     SET_REG(ADR_ORIONA_WIFI_PADPD_TXIQ_CONTROL_REG,_VAL_,0,0xffffff00)
#define SET_RG_ORIONA_TX_IQ_SWP(_VAL_)                                    SET_REG(ADR_ORIONA_WIFI_PADPD_TXIQ_CONTROL_REG,_VAL_,16,0xfffeffff)
#define SET_RG_ORIONA_TX_BB_SCALE_MANUAL(_VAL_)                           SET_REG(ADR_ORIONA_WIFI_PADPD_TXIQ_CONTROL_REG,_VAL_,20,0xffefffff)
#define SET_RG_ORIONA_TX_IQ_SRC(_VAL_)                                    SET_REG(ADR_ORIONA_WIFI_PADPD_TXIQ_CONTROL_REG,_VAL_,24,0xfcffffff)
#define SET_RG_ORIONA_TX_I_DC(_VAL_)                                      SET_REG(ADR_ORIONA_WIFI_PADPD_TXIQ_DPD_DC_REG,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_TX_Q_DC(_VAL_)                                      SET_REG(ADR_ORIONA_WIFI_PADPD_TXIQ_DPD_DC_REG,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_TX_I_OFFSET(_VAL_)                                  SET_REG(ADR_ORIONA_WIFI_PADPD_TXIQ_DC_OFFSET_REG,_VAL_,16,0xff00ffff)
#define SET_RG_ORIONA_TX_Q_OFFSET(_VAL_)                                  SET_REG(ADR_ORIONA_WIFI_PADPD_TXIQ_DC_OFFSET_REG,_VAL_,24,0x00ffffff)
#define SET_RG_ORIONA_DPD_AM_EN(_VAL_)                                    SET_REG(ADR_ORIONA_WIFI_PADPD_2G_CONTROL_REG,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_DPD_PM_EN(_VAL_)                                    SET_REG(ADR_ORIONA_WIFI_PADPD_2G_CONTROL_REG,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_DPD_PM_AMSEL(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_CONTROL_REG,_VAL_,2,0xfffffffb)
#define SET_RG_ORIONA_DPD_020_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG0,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_040_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG0,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_060_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG1,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_080_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG1,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_0A0_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG2,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_0C0_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG2,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_0D0_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG3,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_0E0_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG3,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_0F0_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG4,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_100_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG4,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_110_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG5,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_120_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG5,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_130_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG6,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_140_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG6,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_150_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG7,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_160_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG7,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_170_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG8,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_180_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG8,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_190_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG9,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_1A0_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG9,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_1B0_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REGA,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_1C0_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REGA,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_1D0_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REGB,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_1E0_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REGB,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_1F0_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REGC,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_DPD_200_GAIN(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REGC,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_DPD_020_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG0,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_040_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG0,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_060_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG1,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_080_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG1,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_0A0_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG2,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_0C0_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG2,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_0D0_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG3,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_0E0_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG3,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_0F0_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG4,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_100_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG4,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_110_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG5,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_120_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG5,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_130_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG6,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_140_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG6,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_150_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG7,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_160_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG7,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_170_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG8,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_180_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG8,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_190_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG9,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_1A0_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG9,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_1B0_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REGA,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_1C0_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REGA,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_1D0_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REGB,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_1E0_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REGB,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_1F0_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REGC,_VAL_,0,0xffffe000)
#define SET_RG_ORIONA_DPD_200_PH(_VAL_)                                   SET_REG(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REGC,_VAL_,16,0xe000ffff)
#define SET_RG_ORIONA_DPD_BB_SCALE_F3(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_5G_BB_GAIN_REG,_VAL_,0,0xffffff00)
#define SET_RG_ORIONA_DPD_BB_SCALE_F2(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_5G_BB_GAIN_REG,_VAL_,8,0xffff00ff)
#define SET_RG_ORIONA_DPD_BB_SCALE_F1(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_5G_BB_GAIN_REG,_VAL_,16,0xff00ffff)
#define SET_RG_ORIONA_DPD_BB_SCALE_F0(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_5G_BB_GAIN_REG,_VAL_,24,0x00ffffff)
#define SET_RG_ORIONA_DPD_BB_SCALE_2G(_VAL_)                              SET_REG(ADR_ORIONA_WIFI_PADPD_2G_BB_GAIN_REG,_VAL_,0,0xffffff00)
#define SET_RG_ORIONA_TX_SCALE_11B(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_TX_GAIN_0P5DB_REG,_VAL_,0,0xffffff00)
#define SET_RG_ORIONA_TX_SCALE_11G(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_TX_GAIN_0P5DB_REG,_VAL_,16,0xff00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_RE_01(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_00,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_RE_00(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_00,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_RE_03(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_01,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_RE_02(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_01,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_RE_05(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_02,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_RE_04(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_02,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_RE_07(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_03,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_RE_06(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_03,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_RE_09(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_04,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_RE_08(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_04,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_RE_11(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_05,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_RE_10(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_05,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_RE_13(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_06,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_RE_12(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_06,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_RE_15(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_07,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_RE_14(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_07,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_RE_17(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_08,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_RE_16(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_08,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_RE_19(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_09,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_RE_18(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_09,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_RE_21(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_0A,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_RE_20(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_0A,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_RE_23(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_0B,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_RE_22(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_0B,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_RE_25(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_0C,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_RE_24(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_0C,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_RE_27(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_0D,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_RE_26(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_0D,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_RE_29(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_0E,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_RE_28(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_0E,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_RE_31(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_0F,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_RE_30(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_0F,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_RE_33(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_10,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_RE_32(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_10,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_RE_34(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_11,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_IM_01(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_12,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_IM_00(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_12,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_IM_03(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_13,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_IM_02(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_13,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_IM_05(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_14,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_IM_04(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_14,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_IM_07(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_15,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_IM_06(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_15,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_IM_09(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_16,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_IM_08(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_16,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_IM_11(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_17,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_IM_10(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_17,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_IM_13(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_18,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_IM_12(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_18,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_IM_15(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_19,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_IM_14(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_19,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_IM_17(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_1A,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_IM_16(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_1A,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_IM_19(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_1B,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_IM_18(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_1B,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_IM_21(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_1C,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_IM_20(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_1C,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_IM_23(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_1D,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_IM_22(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_1D,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_IM_25(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_1E,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_IM_24(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_1E,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_IM_27(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_1F,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_IM_26(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_1F,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_IM_29(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_20,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_IM_28(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_20,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_IM_31(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_21,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_IM_30(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_21,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_IM_33(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_22,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_FIR_COEF_D_IM_32(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_22,_VAL_,16,0xfc00ffff)
#define SET_RG_ORIONA_FIR_COEF_D_IM_34(_VAL_)                             SET_REG(ADR_ORIONA_IQIB_REG_23,_VAL_,0,0xfffffc00)
#define SET_RG_ORIONA_IQIB_BY_PASS(_VAL_)                                 SET_REG(ADR_ORIONA_IQIB_REG_24,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_IQIB_SCALE(_VAL_)                                   SET_REG(ADR_ORIONA_IQIB_REG_24,_VAL_,4,0xffffff0f)
#define SET_RO_ORIONA_FULL_Q_OUT_FIX_TERM(_VAL_)                          SET_REG(ADR_ORIONA_IQIB_REG_25,_VAL_,0,0xf8000000)
#define SET_RG_ORIONA_RESERVED_DPD(_VAL_)                                 SET_REG(ADR_ORIONA_WIFI_PADPD_RESERVED_REG,_VAL_,0,0x00000000)
#define SET_RG_ORIONA_XO_LDO_LEVEL(_VAL_)                                 SET_REG(ADR_ORIONA_XO_REGISTER,_VAL_,0,0xfffffff8)
#define SET_RG_ORIONA_EN_LDO_XO_IQUP(_VAL_)                               SET_REG(ADR_ORIONA_XO_REGISTER,_VAL_,4,0xffffffef)
#define SET_RG_ORIONA_EN_LDO_XO_BYP(_VAL_)                                SET_REG(ADR_ORIONA_XO_REGISTER,_VAL_,5,0xffffffdf)
#define SET_RG_ORIONA_XO_CBANKI_7_0(_VAL_)                                SET_REG(ADR_ORIONA_XO_REGISTER,_VAL_,8,0xffff00ff)
#define SET_RG_ORIONA_XO_CBANKO_7_0(_VAL_)                                SET_REG(ADR_ORIONA_XO_REGISTER,_VAL_,16,0xff00ffff)
#define SET_RG_ORIONA_XO_CBANKI_8(_VAL_)                                  SET_REG(ADR_ORIONA_XO_REGISTER,_VAL_,24,0xfeffffff)
#define SET_RG_ORIONA_XO_CBANKO_8(_VAL_)                                  SET_REG(ADR_ORIONA_XO_REGISTER,_VAL_,25,0xfdffffff)
#define SET_RG_ORIONA_EN_FDB(_VAL_)                                       SET_REG(ADR_ORIONA_XO_REGISTER,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_FDB_BYPASS(_VAL_)                                   SET_REG(ADR_ORIONA_XO_REGISTER,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_FDB_DUTY_LTH(_VAL_)                                 SET_REG(ADR_ORIONA_XO_REGISTER,_VAL_,28,0xcfffffff)
#define SET_RG_ORIONA_EN_CLK_EXT_ADC(_VAL_)                               SET_REG(ADR_ORIONA_XO_REGISTER,_VAL_,31,0x7fffffff)
#define SET_RG_ORIONA_EN_FDB_DCC_M2_MUAL(_VAL_)                           SET_REG(ADR_ORIONA_FDB_REGISTER,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_EN_FDB_DCC_M4_MUAL(_VAL_)                           SET_REG(ADR_ORIONA_FDB_REGISTER,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_EN_FDB_DELAYC_M2_MUAL(_VAL_)                        SET_REG(ADR_ORIONA_FDB_REGISTER,_VAL_,2,0xfffffffb)
#define SET_RG_ORIONA_EN_FDB_DELAYF_M2_MUAL(_VAL_)                        SET_REG(ADR_ORIONA_FDB_REGISTER,_VAL_,3,0xfffffff7)
#define SET_RG_ORIONA_EN_FDB_DELAYC_M4_MUAL(_VAL_)                        SET_REG(ADR_ORIONA_FDB_REGISTER,_VAL_,4,0xffffffef)
#define SET_RG_ORIONA_EN_FDB_DELAYF_M4_MUAL(_VAL_)                        SET_REG(ADR_ORIONA_FDB_REGISTER,_VAL_,5,0xffffffdf)
#define SET_RG_ORIONA_EN_FDB_PHASESWAP_MUAL(_VAL_)                        SET_REG(ADR_ORIONA_FDB_REGISTER,_VAL_,6,0xffffffbf)
#define SET_RG_ORIONA_FDB_PHASESWAP_MUAL(_VAL_)                           SET_REG(ADR_ORIONA_FDB_REGISTER,_VAL_,7,0xffffff7f)
#define SET_RG_ORIONA_FDB_CDELAY_M2_MUAL(_VAL_)                           SET_REG(ADR_ORIONA_FDB_REGISTER,_VAL_,9,0xffffe1ff)
#define SET_RG_ORIONA_FDB_FDELAY_M2_MUAL(_VAL_)                           SET_REG(ADR_ORIONA_FDB_REGISTER,_VAL_,13,0xfffc1fff)
#define SET_RG_ORIONA_FDB_CDELAY_M4_MUAL(_VAL_)                           SET_REG(ADR_ORIONA_FDB_REGISTER,_VAL_,18,0xffc3ffff)
#define SET_RG_ORIONA_FDB_FDELAY_M4_MUAL(_VAL_)                           SET_REG(ADR_ORIONA_FDB_REGISTER,_VAL_,22,0xf83fffff)
#define SET_RG_ORIONA_SEL_DPLL_CLK(_VAL_)                                 SET_REG(ADR_ORIONA_FDB_REGISTER,_VAL_,29,0xdfffffff)
#define SET_RG_ORIONA_EN_FDB_RECAL(_VAL_)                                 SET_REG(ADR_ORIONA_FDB_REGISTER,_VAL_,30,0xbfffffff)
#define SET_RG_ORIONA_LOAD_RFTABLE_RDY(_VAL_)                             SET_REG(ADR_ORIONA_FDB_REGISTER,_VAL_,31,0x7fffffff)
#define SET_RG_ORIONA_FDB_RDELAYF(_VAL_)                                  SET_REG(ADR_ORIONA_FDB_XO_REGISTER2,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_FDB_RDELAYS(_VAL_)                                  SET_REG(ADR_ORIONA_FDB_XO_REGISTER2,_VAL_,2,0xfffffff3)
#define SET_RG_ORIONA_FDB_RECAL_TIMMER(_VAL_)                             SET_REG(ADR_ORIONA_FDB_XO_REGISTER2,_VAL_,4,0xffffffcf)
#define SET_RG_ORIONA_XO_TIMMER(_VAL_)                                    SET_REG(ADR_ORIONA_FDB_XO_REGISTER2,_VAL_,6,0xfffff03f)
#define SET_RG_ORIONA_DPL_SETTLING_TIMMER(_VAL_)                          SET_REG(ADR_ORIONA_FDB_XO_REGISTER2,_VAL_,14,0xffff3fff)
#define SET_RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GTX(_VAL_)                    SET_REG(ADR_ORIONA_FDB_XO_REGISTER2,_VAL_,16,0xfffeffff)
#define SET_RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GRX2(_VAL_)                   SET_REG(ADR_ORIONA_FDB_XO_REGISTER2,_VAL_,17,0xfffdffff)
#define SET_RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GTX(_VAL_)                    SET_REG(ADR_ORIONA_FDB_XO_REGISTER2,_VAL_,18,0xfffbffff)
#define SET_RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GRX2(_VAL_)                   SET_REG(ADR_ORIONA_FDB_XO_REGISTER2,_VAL_,19,0xfff7ffff)
#define SET_RG_ORIONA_EN_ANA_DCPROBE_PADSW_SX(_VAL_)                      SET_REG(ADR_ORIONA_FDB_XO_REGISTER2,_VAL_,20,0xffefffff)
#define SET_RG_ORIONA_EN_ANA_DCPROBE_PADSW_ABBAFE(_VAL_)                  SET_REG(ADR_ORIONA_FDB_XO_REGISTER2,_VAL_,21,0xffdfffff)
#define SET_RG_ORIONA_DCC_RC_ALWAYSON(_VAL_)                              SET_REG(ADR_ORIONA_FDB_XO_REGISTER2,_VAL_,25,0xfdffffff)
#define SET_RG_ORIONA_EN_FDB_M4BY2_EDGESEL(_VAL_)                         SET_REG(ADR_ORIONA_FDB_XO_REGISTER2,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_EN_FDB_M4BY2(_VAL_)                                 SET_REG(ADR_ORIONA_FDB_XO_REGISTER2,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_FDB_CMP_DELAY(_VAL_)                                SET_REG(ADR_ORIONA_FDB_XO_REGISTER2,_VAL_,28,0xcfffffff)
#define SET_RG_ORIONA_FDB_FINETUNE_TIME(_VAL_)                            SET_REG(ADR_ORIONA_FDB_XO_REGISTER2,_VAL_,30,0x3fffffff)
#define SET_RG_ORIONA_EN_LIQBG_BK_MAN(_VAL_)                              SET_REG(ADR_ORIONA_DCDC,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_PD_LIQDCDC(_VAL_)                                   SET_REG(ADR_ORIONA_DCDC,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_DCDC_MODE(_VAL_)                                    SET_REG(ADR_ORIONA_DCDC,_VAL_,2,0xfffffff3)
#define SET_RG_ORIONA_DCDC_HIR_LEVEL(_VAL_)                               SET_REG(ADR_ORIONA_DCDC,_VAL_,4,0xffffff8f)
#define SET_RG_ORIONA_DCDC_LOR_LEVEL(_VAL_)                               SET_REG(ADR_ORIONA_DCDC,_VAL_,7,0xfffff87f)
#define SET_RG_ORIONA_DCDC_PFM_SEL_VREF(_VAL_)                            SET_REG(ADR_ORIONA_DCDC,_VAL_,11,0xfffff7ff)
#define SET_RG_ORIONA_DCDC_PFM_PCL_LV(_VAL_)                              SET_REG(ADR_ORIONA_DCDC,_VAL_,12,0xffff8fff)
#define SET_RG_ORIONA_DCDC_PFM_CRG_LV(_VAL_)                              SET_REG(ADR_ORIONA_DCDC,_VAL_,15,0xfffe7fff)
#define SET_RG_ORIONA_EN_DCDC_PFM_PCL_IBIAS(_VAL_)                        SET_REG(ADR_ORIONA_DCDC,_VAL_,17,0xfffdffff)
#define SET_RG_ORIONA_EN_DCDC_PFM_CRG_IBIAS(_VAL_)                        SET_REG(ADR_ORIONA_DCDC,_VAL_,18,0xfffbffff)
#define SET_RG_ORIONA_EN_DCDC_PFM_ZC_IBIAS(_VAL_)                         SET_REG(ADR_ORIONA_DCDC,_VAL_,19,0xfff7ffff)
#define SET_RG_ORIONA_DCDC_PWM_SEL_VREF(_VAL_)                            SET_REG(ADR_ORIONA_DCDC,_VAL_,20,0xffefffff)
#define SET_RG_ORIONA_DCDC_PWM_CLK_SEL(_VAL_)                             SET_REG(ADR_ORIONA_DCDC,_VAL_,21,0xff1fffff)
#define SET_RG_ORIONA_DCDC_PWM_OCTH_LV(_VAL_)                             SET_REG(ADR_ORIONA_DCDC,_VAL_,24,0xfeffffff)
#define SET_RG_ORIONA_DCDC_PWM_SLOP_LV(_VAL_)                             SET_REG(ADR_ORIONA_DCDC,_VAL_,25,0xf9ffffff)
#define SET_RG_ORIONA_DCDC_HDRLDO_SEL_VREF(_VAL_)                         SET_REG(ADR_ORIONA_DCDC,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_EN_DCDC_HDRLDO_CAP(_VAL_)                           SET_REG(ADR_ORIONA_DCDC,_VAL_,28,0xefffffff)
#define SET_RG_ORIONA_EN_DCDC_HDRLDO_VBIAS(_VAL_)                         SET_REG(ADR_ORIONA_DCDC,_VAL_,29,0xdfffffff)
#define SET_RG_ORIONA_EN_DCDC_HDRLDO_BST_IQ(_VAL_)                        SET_REG(ADR_ORIONA_DCDC,_VAL_,30,0xbfffffff)
#define SET_RG_ORIONA_EN_DLDO_BYP_MAN(_VAL_)                              SET_REG(ADR_ORIONA_DLDO_AND_DCDC,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_EN_DLDO_RES_MAN(_VAL_)                              SET_REG(ADR_ORIONA_DLDO_AND_DCDC,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_DLDO_LEVEL(_VAL_)                                   SET_REG(ADR_ORIONA_DLDO_AND_DCDC,_VAL_,2,0xffffffe3)
#define SET_RG_ORIONA_EN_DCDC_TEST_R(_VAL_)                               SET_REG(ADR_ORIONA_DLDO_AND_DCDC,_VAL_,5,0xffffffdf)
#define SET_RG_ORIONA_DCDC_TEST_RLV(_VAL_)                                SET_REG(ADR_ORIONA_DLDO_AND_DCDC,_VAL_,6,0xffffff3f)
#define SET_RG_ORIONA_EN_BGBK_MAN(_VAL_)                                  SET_REG(ADR_ORIONA_DLDO_AND_DCDC,_VAL_,8,0xfffffeff)
#define SET_RG_ORIONA_DP_XTAL_FREQ(_VAL_)                                 SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_DP_FREF_DOUB(_VAL_)                                 SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,4,0xffffffef)
#define SET_RG_ORIONA_MODUL_SCHEME_PMU_MAN(_VAL_)                         SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,5,0xffffffdf)
#define SET_RG_ORIONA_MODUL_SCHEME_PMU(_VAL_)                             SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,6,0xfffffe3f)
#define SET_RG_ORIONA_DP_AUTOMAP_EN(_VAL_)                                SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,10,0xfffffbff)
#define SET_RG_ORIONA_LF_BW_MAN(_VAL_)                                    SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,11,0xfffff7ff)
#define SET_RG_ORIONA_CP_ISEL_MAN(_VAL_)                                  SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,12,0xffffefff)
#define SET_RG_ORIONA_EN_BBPLL_PHY_320M(_VAL_)                            SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,13,0xffffdfff)
#define SET_RG_ORIONA_EN_BBPLL_IOTADC_160M(_VAL_)                         SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,14,0xffffbfff)
#define SET_RG_ORIONA_EN_BBPLL_MAC_80M(_VAL_)                             SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,15,0xffff7fff)
#define SET_RG_ORIONA_EN_BBPLL_MAC_96M(_VAL_)                             SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,16,0xfffeffff)
#define SET_RG_ORIONA_EN_BBPLL_MAC_120M(_VAL_)                            SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,17,0xfffdffff)
#define SET_RG_ORIONA_EN_BBPLL_PHY_80M(_VAL_)                             SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,18,0xfffbffff)
#define SET_RG_ORIONA_EN_BBPLL_PHY_160M(_VAL_)                            SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,19,0xfff7ffff)
#define SET_RG_ORIONA_EN_BBPLL_MAC_160M(_VAL_)                            SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,20,0xffefffff)
#define SET_RG_ORIONA_EN_BBPLL_PHY_480M(_VAL_)                            SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,21,0xffdfffff)
#define SET_RG_ORIONA_BBPLL_PHY16M_CLK_MAN(_VAL_)                         SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,22,0xffbfffff)
#define SET_RG_ORIONA_BBPLL_ADC_CLK_MAN(_VAL_)                            SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,23,0xff7fffff)
#define SET_RG_ORIONA_BBPLL_DAC_CLK_MAN(_VAL_)                            SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,24,0xfeffffff)
#define SET_RG_ORIONA_EN_BBPLL_PHY_16M(_VAL_)                             SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,25,0xfdffffff)
#define SET_RG_ORIONA_EN_BBPLL_ADC_CLK_MAN(_VAL_)                         SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_EN_BBPLL_DAC_CLK_MAN(_VAL_)                         SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_DP_LDO_LEVEL(_VAL_)                                 SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,28,0x8fffffff)
#define SET_RG_ORIONA_EN_LDO_DP_BYP(_VAL_)                                SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_1,_VAL_,31,0x7fffffff)
#define SET_RG_ORIONA_DP_BBPLL_PD(_VAL_)                                  SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_2,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_DP_BBPLL_BP(_VAL_)                                  SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_2,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_EN_DP_MANUAL(_VAL_)                                 SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_2,_VAL_,2,0xfffffffb)
#define SET_RG_ORIONA_BBPLL_DAC_VHT80_CKSEL(_VAL_)                        SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_2,_VAL_,3,0xfffffff7)
#define SET_RG_ORIONA_BBPLL_ADC_CLKSEL(_VAL_)                             SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_2,_VAL_,4,0xffffffcf)
#define SET_RG_ORIONA_BBPLL_DAC_CLKSEL(_VAL_)                             SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_2,_VAL_,6,0xffffff3f)
#define SET_RG_ORIONA_EN_DPL_MOD(_VAL_)                                   SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_2,_VAL_,8,0xfffffeff)
#define SET_RG_ORIONA_DPL_MOD_ORDER(_VAL_)                                SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_2,_VAL_,9,0xfffff9ff)
#define SET_RG_ORIONA_BBPLL_PFD_VDD(_VAL_)                                SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_2,_VAL_,12,0xffffcfff)
#define SET_RG_ORIONA_BBPLL_FBDIV_VDD(_VAL_)                              SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_2,_VAL_,14,0xffff3fff)
#define SET_RG_ORIONA_BBPLL_OUTDIV_VDD(_VAL_)                             SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_2,_VAL_,16,0xfffcffff)
#define SET_RG_ORIONA_EN_BBPLL_VT_MON(_VAL_)                              SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_2,_VAL_,19,0xfff7ffff)
#define SET_RG_ORIONA_BBPLL_VT_TH_HI(_VAL_)                               SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_2,_VAL_,20,0xffcfffff)
#define SET_RG_ORIONA_BBPLL_VT_TH_LO(_VAL_)                               SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_2,_VAL_,22,0xff3fffff)
#define SET_RG_ORIONA_EN_LDO_DP_IQUP(_VAL_)                               SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_2,_VAL_,26,0xfbffffff)
#define SET_RG_ORIONA_EN_BBPLL_MONITOR(_VAL_)                             SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_2,_VAL_,27,0xf7ffffff)
#define SET_RG_ORIONA_BBPLL_MONITOR_SEL(_VAL_)                            SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_2,_VAL_,28,0xefffffff)
#define SET_RG_ORIONA_EN_BBPLL_ADC_CLK(_VAL_)                             SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_2,_VAL_,30,0xbfffffff)
#define SET_RG_ORIONA_EN_BBPLL_DAC_CLK(_VAL_)                             SET_REG(ADR_ORIONA_DPLL_TOP_REGISTER_2,_VAL_,31,0x7fffffff)
#define SET_RG_ORIONA_BBPLL_CP_ICTRL(_VAL_)                               SET_REG(ADR_ORIONA_DPLL_CKT_REGISTER,_VAL_,0,0xfffffff8)
#define SET_RG_ORIONA_BBPLL_CP_IOSTPOL(_VAL_)                             SET_REG(ADR_ORIONA_DPLL_CKT_REGISTER,_VAL_,4,0xffffffef)
#define SET_RG_ORIONA_BBPLL_CP_IOST(_VAL_)                                SET_REG(ADR_ORIONA_DPLL_CKT_REGISTER,_VAL_,5,0xffffff9f)
#define SET_RG_ORIONA_BBPLL_PFD_PFDSEL(_VAL_)                             SET_REG(ADR_ORIONA_DPLL_CKT_REGISTER,_VAL_,7,0xffffff7f)
#define SET_RG_ORIONA_BBPLL_PFD_DLY(_VAL_)                                SET_REG(ADR_ORIONA_DPLL_CKT_REGISTER,_VAL_,8,0xfffffcff)
#define SET_RG_ORIONA_BBPLL_LF_C1(_VAL_)                                  SET_REG(ADR_ORIONA_DPLL_CKT_REGISTER,_VAL_,10,0xfffff3ff)
#define SET_RG_ORIONA_BBPLL_LF_C2(_VAL_)                                  SET_REG(ADR_ORIONA_DPLL_CKT_REGISTER,_VAL_,12,0xffff8fff)
#define SET_RG_ORIONA_BBPLL_LF_R2(_VAL_)                                  SET_REG(ADR_ORIONA_DPLL_CKT_REGISTER,_VAL_,15,0xfffc7fff)
#define SET_RG_ORIONA_BBPLL_LF_C3(_VAL_)                                  SET_REG(ADR_ORIONA_DPLL_CKT_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_ORIONA_BBPLL_LF_R3(_VAL_)                                  SET_REG(ADR_ORIONA_DPLL_CKT_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_ORIONA_BBPLL_VCO_BANDSEL(_VAL_)                            SET_REG(ADR_ORIONA_DPLL_CKT_REGISTER,_VAL_,25,0xe1ffffff)
#define SET_RG_ORIONA_BBPLL_VCO_KVCO(_VAL_)                               SET_REG(ADR_ORIONA_DPLL_CKT_REGISTER,_VAL_,29,0x9fffffff)
#define SET_RG_ORIONA_BBPLL_FBDIV_SDM_EDGE(_VAL_)                         SET_REG(ADR_ORIONA_DPLL_CKT_REGISTER,_VAL_,31,0x7fffffff)
#define SET_RG_ORIONA_BBPLL_RFCTRL_F(_VAL_)                               SET_REG(ADR_ORIONA_DPLL_FB_DIVISION__REGISTERS,_VAL_,0,0xff000000)
#define SET_RG_ORIONA_BBPLL_RFCTRL_CH(_VAL_)                              SET_REG(ADR_ORIONA_DPLL_FB_DIVISION__REGISTERS,_VAL_,24,0x00ffffff)
#define SET_RG_ORIONA_DCDC_MODE_SLP(_VAL_)                                SET_REG(ADR_ORIONA_SLEEP_MODE__REGISTERS,_VAL_,0,0xfffffffc)
#define SET_RG_ORIONA_XO_CBANKI_SLP_7_0(_VAL_)                            SET_REG(ADR_ORIONA_SLEEP_MODE__REGISTERS,_VAL_,8,0xffff00ff)
#define SET_RG_ORIONA_XO_CBANKO_SLP_7_0(_VAL_)                            SET_REG(ADR_ORIONA_SLEEP_MODE__REGISTERS,_VAL_,16,0xff00ffff)
#define SET_RG_ORIONA_XO_CBANKI_SLP_8(_VAL_)                              SET_REG(ADR_ORIONA_SLEEP_MODE__REGISTERS,_VAL_,24,0xfeffffff)
#define SET_RG_ORIONA_XO_CBANKO_SLP_8(_VAL_)                              SET_REG(ADR_ORIONA_SLEEP_MODE__REGISTERS,_VAL_,25,0xfdffffff)
#define SET_DB_ORIONA_FDB_CDELAY_M2(_VAL_)                                SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_FDBXO,_VAL_,0,0xfffffff0)
#define SET_DB_ORIONA_FDB_FDELAY_M2(_VAL_)                                SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_FDBXO,_VAL_,4,0xfffffe0f)
#define SET_DB_ORIONA_FDB_CDELAY_M4(_VAL_)                                SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_FDBXO,_VAL_,9,0xffffe1ff)
#define SET_DB_ORIONA_FDB_FDELAY_M4(_VAL_)                                SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_FDBXO,_VAL_,13,0xfffc1fff)
#define SET_DB_ORIONA_AD_DPL_VT_MON_Q(_VAL_)                              SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_FDBXO,_VAL_,19,0xffe7ffff)
#define SET_DB_ORIONA_FDB_PHASESWAP(_VAL_)                                SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_FDBXO,_VAL_,30,0xbfffffff)
#define SET_RO_ORIONA_XO_RDY(_VAL_)                                       SET_REG(ADR_ORIONA_READ_ONLY_FLAGS_FDBXO,_VAL_,31,0x7fffffff)
#define SET_RO_ORIONA_RTC_OSC_CAL_RES_RDY(_VAL_)                          SET_REG(ADR_ORIONA_PMU_REG_3,_VAL_,10,0xfffffbff)
#define SET_RO_ORIONA_RTC_OSC_RES_SW(_VAL_)                               SET_REG(ADR_ORIONA_PMU_REG_3,_VAL_,11,0xffe007ff)
#define SET_RG_ORIONA_RTC_OFFSET(_VAL_)                                   SET_REG(ADR_ORIONA_PMU_REG_4,_VAL_,0,0xffffff00)
#define SET_RG_ORIONA_RTC_CAL_TARGET_COUNT(_VAL_)                         SET_REG(ADR_ORIONA_PMU_REG_4,_VAL_,8,0xfff000ff)
#define SET_RG_ORIONA_RTC_OSC_RES_SW_MANUAL(_VAL_)                        SET_REG(ADR_ORIONA_PMU_REG_4,_VAL_,20,0xc00fffff)
#define SET_RG_ORIONA_RTC_CAL_MODE(_VAL_)                                 SET_REG(ADR_ORIONA_PMU_REG_4,_VAL_,30,0xbfffffff)
#define SET_RG_ORIONA_RTC_OSC_RES_SW_MANUAL_EN(_VAL_)                     SET_REG(ADR_ORIONA_PMU_REG_5,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_EN_RTC_CAL(_VAL_)                                   SET_REG(ADR_ORIONA_PMU_REG_5,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_PMU_ENTER_SLEEP_MODE(_VAL_)                         SET_REG(ADR_ORIONA_PMU_SLEEP_REG_1,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_SLEEP_METHOD(_VAL_)                                 SET_REG(ADR_ORIONA_PMU_SLEEP_REG_1,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_INT_PMU_MASK(_VAL_)                                 SET_REG(ADR_ORIONA_PMU_SLEEP_REG_1,_VAL_,2,0xfffffffb)
#define SET_RG_ORIONA_SLEEP_WAKE_CNT(_VAL_)                               SET_REG(ADR_ORIONA_PMU_SLEEP_REG_2,_VAL_,0,0x00000000)
#define SET_RG_ORIONA_SEC_CNT_VALUE(_VAL_)                                SET_REG(ADR_ORIONA_PMU_RTC_REG_0,_VAL_,0,0xffff8000)
#define SET_RG_ORIONA_RTC_EN(_VAL_)                                       SET_REG(ADR_ORIONA_PMU_RTC_REG_0,_VAL_,15,0xffff7fff)
#define SET_RO_ORIONA_RTC_TICK_CNT(_VAL_)                                 SET_REG(ADR_ORIONA_PMU_RTC_REG_0,_VAL_,16,0x8000ffff)
#define SET_RG_ORIONA_RTC_INT_SEC_MASK(_VAL_)                             SET_REG(ADR_ORIONA_PMU_RTC_REG_1,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_RTC_INT_ALARM_MASK(_VAL_)                           SET_REG(ADR_ORIONA_PMU_RTC_REG_1,_VAL_,1,0xfffffffd)
#define SET_RO_ORIONA_PMU_WAKE_TRIG_EVENT(_VAL_)                          SET_REG(ADR_ORIONA_PMU_RTC_REG_1,_VAL_,12,0xffff8fff)
#define SET_RO_ORIONA_RTC_INT_SEC(_VAL_)                                  SET_REG(ADR_ORIONA_PMU_RTC_REG_1,_VAL_,16,0xfffeffff)
#define SET_RO_ORIONA_RTC_INT_ALARM(_VAL_)                                SET_REG(ADR_ORIONA_PMU_RTC_REG_1,_VAL_,17,0xfffdffff)
#define SET_RG_ORIONA_RTC_SEC_START_CNT(_VAL_)                            SET_REG(ADR_ORIONA_PMU_RTC_REG_2,_VAL_,0,0x00000000)
#define SET_RG_ORIONA_RTC_SEC_ALARM_VALUE(_VAL_)                          SET_REG(ADR_ORIONA_PMU_RTC_REG_3,_VAL_,0,0x00000000)
#define SET_RG_ORIONA_PAD_MUX_SEL(_VAL_)                                  SET_REG(ADR_ORIONA_PAD_MUX,_VAL_,0,0xfffffff0)
#define SET_RG_ORIONA_FPGA_CLK_REF_40M_EN(_VAL_)                          SET_REG(ADR_ORIONA_PMU_CTRL_REG,_VAL_,0,0xfffffffe)
#define SET_RG_ORIONA_CLK_RTC_SW(_VAL_)                                   SET_REG(ADR_ORIONA_PMU_CTRL_REG,_VAL_,1,0xfffffffd)
#define SET_RG_ORIONA_PHY_RST_N(_VAL_)                                    SET_REG(ADR_ORIONA_PMU_CTRL_REG,_VAL_,4,0xffffffef)
#define SET_RO_ORIONA_PMU_STATE(_VAL_)                                    SET_REG(ADR_ORIONA_PMU_STATE_REG,_VAL_,0,0xfffffff8)
#define SET_RO_ORIONA_AD_VBAT_OK(_VAL_)                                   SET_REG(ADR_ORIONA_PMU_STATE_REG,_VAL_,4,0xffffffef)
#define SET_RO_ORIONA_SLEEP_CNT(_VAL_)                                    SET_REG(ADR_ORIONA_PMU_SLEEP_RO,_VAL_,0,0x00000000)
#define SET_RG_HW_PINSEL(_VAL_)                                           SET_REG(ADR_MODE_REGISTER,_VAL_,0,0xfffffffe)
#define SET_RG_HS_3WIRE_MANUAL(_VAL_)                                     SET_REG(ADR_MODE_REGISTER,_VAL_,1,0xfffffffd)
#define SET_RG_MODE_MANUAL(_VAL_)                                         SET_REG(ADR_MODE_REGISTER,_VAL_,3,0xfffffff7)
#define SET_RG_MODE(_VAL_)                                                SET_REG(ADR_MODE_REGISTER,_VAL_,4,0xffffff8f)
#define SET_RG_MODUL_SCHEME_MAN(_VAL_)                                    SET_REG(ADR_MODE_REGISTER,_VAL_,8,0xfffffeff)
#define SET_RG_MODUL_SCHEME(_VAL_)                                        SET_REG(ADR_MODE_REGISTER,_VAL_,9,0xfffff1ff)
#define SET_RG_CAL_INDEX(_VAL_)                                           SET_REG(ADR_MODE_REGISTER,_VAL_,16,0xfff0ffff)
#define SET_RG_RX_GAIN_MANUAL(_VAL_)                                      SET_REG(ADR_2G_RX_GAIN_CONTROL_AND_TRX_PAD_SW,_VAL_,0,0xfffffffe)
#define SET_RG_2GRX_RFGC(_VAL_)                                           SET_REG(ADR_2G_RX_GAIN_CONTROL_AND_TRX_PAD_SW,_VAL_,1,0xfffffff9)
#define SET_RG_RX_PGAG(_VAL_)                                             SET_REG(ADR_2G_RX_GAIN_CONTROL_AND_TRX_PAD_SW,_VAL_,5,0xfffffe1f)
#define SET_RG_EN_RX_PADSW(_VAL_)                                         SET_REG(ADR_2G_RX_GAIN_CONTROL_AND_TRX_PAD_SW,_VAL_,27,0xf7ffffff)
#define SET_RG_EN_RX_TESTNODE(_VAL_)                                      SET_REG(ADR_2G_RX_GAIN_CONTROL_AND_TRX_PAD_SW,_VAL_,28,0xefffffff)
#define SET_RG_EN_TXLPF_IN_PADSW(_VAL_)                                   SET_REG(ADR_2G_RX_GAIN_CONTROL_AND_TRX_PAD_SW,_VAL_,29,0xdfffffff)
#define SET_RG_EN_TXLPF_OUT_PADSW(_VAL_)                                  SET_REG(ADR_2G_RX_GAIN_CONTROL_AND_TRX_PAD_SW,_VAL_,30,0xbfffffff)
#define SET_RG_TXGAIN_PHYCTRL(_VAL_)                                      SET_REG(ADR_2G_TX_GAIN_CONTROL,_VAL_,0,0xfffffffe)
#define SET_RG_2GTX_GAIN_MANUAL(_VAL_)                                    SET_REG(ADR_2G_TX_GAIN_CONTROL,_VAL_,1,0xfffffffd)
#define SET_RG_2GTX_GAIN(_VAL_)                                           SET_REG(ADR_2G_TX_GAIN_CONTROL,_VAL_,4,0xffffff0f)
#define SET_RG_LPTX_GAIN(_VAL_)                                           SET_REG(ADR_2G_TX_GAIN_CONTROL,_VAL_,9,0xffffe1ff)
#define SET_RG_BTTX_GAIN(_VAL_)                                           SET_REG(ADR_2G_TX_GAIN_CONTROL,_VAL_,14,0xfffc3fff)
#define SET_RG_2GTX_MODGM(_VAL_)                                          SET_REG(ADR_2G_TX_GAIN_CONTROL,_VAL_,20,0xff0fffff)
#define SET_RG_LPTX_MODGM(_VAL_)                                          SET_REG(ADR_2G_TX_GAIN_CONTROL,_VAL_,24,0xf0ffffff)
#define SET_RG_BTTX_MODGM(_VAL_)                                          SET_REG(ADR_2G_TX_GAIN_CONTROL,_VAL_,28,0x0fffffff)
#define SET_RG_2GRX_RSW_MAN(_VAL_)                                        SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,0,0xfffffffe)
#define SET_RG_EN_2GRX_RSW(_VAL_)                                         SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,1,0xfffffffd)
#define SET_RG_2GRX_LNA_MAN(_VAL_)                                        SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,2,0xfffffffb)
#define SET_RG_EN_2GRX_LNA(_VAL_)                                         SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,3,0xfffffff7)
#define SET_RG_2GRX_MIXER_MAN(_VAL_)                                      SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,4,0xffffffef)
#define SET_RG_EN_2GRX_MIXER(_VAL_)                                       SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,5,0xffffffdf)
#define SET_RG_2GRX_TZ_MAN(_VAL_)                                         SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,6,0xffffffbf)
#define SET_RG_EN_2GRX_TZ(_VAL_)                                          SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,7,0xffffff7f)
#define SET_RG_RX_FILTER_MAN(_VAL_)                                       SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,10,0xfffffbff)
#define SET_RG_EN_RX_FILTER(_VAL_)                                        SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,11,0xfffff7ff)
#define SET_RG_RX_ADC_MAN(_VAL_)                                          SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,12,0xffffefff)
#define SET_RG_EN_RX_ADC(_VAL_)                                           SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,13,0xffffdfff)
#define SET_RG_2GTX_TSW_MAN(_VAL_)                                        SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,16,0xfffeffff)
#define SET_RG_EN_2GTX_TSW(_VAL_)                                         SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,17,0xfffdffff)
#define SET_RG_2GTX_PA_MAN(_VAL_)                                         SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,18,0xfffbffff)
#define SET_RG_EN_2GTX_PA(_VAL_)                                          SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,19,0xfff7ffff)
#define SET_RG_2GTX_MOD_MAN(_VAL_)                                        SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,22,0xffbfffff)
#define SET_RG_EN_2GTX_MOD(_VAL_)                                         SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,23,0xff7fffff)
#define SET_RG_TX_FILTER_MAN(_VAL_)                                       SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,26,0xfbffffff)
#define SET_RG_EN_TX_FILTER(_VAL_)                                        SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,27,0xf7ffffff)
#define SET_RG_TX_DAC_MAN(_VAL_)                                          SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,28,0xefffffff)
#define SET_RG_EN_TX_DAC(_VAL_)                                           SET_REG(ADR_2G_TRX_MAN_ENABLE_REGISTER,_VAL_,29,0xdfffffff)
#define SET_RG_TXDAC_CAL_MAN(_VAL_)                                       SET_REG(ADR_2G_TRX_CAL__SWITCH_MAN_ENABLE_REGISTER,_VAL_,0,0xfffffffe)
#define SET_RG_EN_TXDAC_CAL(_VAL_)                                        SET_REG(ADR_2G_TRX_CAL__SWITCH_MAN_ENABLE_REGISTER,_VAL_,1,0xfffffffd)
#define SET_RG_2GTX_SELF_MIXER_MAN(_VAL_)                                 SET_REG(ADR_2G_TRX_CAL__SWITCH_MAN_ENABLE_REGISTER,_VAL_,2,0xfffffffb)
#define SET_RG_EN_2GTX_SELF_MIXER(_VAL_)                                  SET_REG(ADR_2G_TRX_CAL__SWITCH_MAN_ENABLE_REGISTER,_VAL_,3,0xfffffff7)
#define SET_RG_2GRX_IQCAL_MAN(_VAL_)                                      SET_REG(ADR_2G_TRX_CAL__SWITCH_MAN_ENABLE_REGISTER,_VAL_,4,0xffffffef)
#define SET_RG_EN_2GRX_IQCAL(_VAL_)                                       SET_REG(ADR_2G_TRX_CAL__SWITCH_MAN_ENABLE_REGISTER,_VAL_,5,0xffffffdf)
#define SET_RG_2GTX_DPD_MAN(_VAL_)                                        SET_REG(ADR_2G_TRX_CAL__SWITCH_MAN_ENABLE_REGISTER,_VAL_,6,0xffffffbf)
#define SET_RG_EN_2GTX_DPD(_VAL_)                                         SET_REG(ADR_2G_TRX_CAL__SWITCH_MAN_ENABLE_REGISTER,_VAL_,7,0xffffff7f)
#define SET_RG_2GTRX_COPIN_CTANK_SW_RX(_VAL_)                             SET_REG(ADR_TXRX_COPIN_CONTROL,_VAL_,0,0xfffffff0)
#define SET_RG_2GTRX_COPIN_CTANK_SW_TX(_VAL_)                             SET_REG(ADR_TXRX_COPIN_CONTROL,_VAL_,4,0xffffff0f)
#define SET_RG_2GTRX_COPIN_C2_SW_RX(_VAL_)                                SET_REG(ADR_TXRX_COPIN_CONTROL,_VAL_,8,0xfffff0ff)
#define SET_RG_2GTRX_COPIN_C2_SW_TX(_VAL_)                                SET_REG(ADR_TXRX_COPIN_CONTROL,_VAL_,12,0xffff0fff)
#define SET_RG_2GTRX_COPIN_CRX_SW_RX(_VAL_)                               SET_REG(ADR_TXRX_COPIN_CONTROL,_VAL_,16,0xfff0ffff)
#define SET_RG_2GTRX_COPIN_CRX_SW_TX(_VAL_)                               SET_REG(ADR_TXRX_COPIN_CONTROL,_VAL_,20,0xff0fffff)
#define SET_RG_2GRX_LDOFEABB_MAN(_VAL_)                                   SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,0,0xfffffffe)
#define SET_RG_EN_2GRX_LDOFEABB(_VAL_)                                    SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,1,0xfffffffd)
#define SET_RG_2GTRX_LDOIQDIV_MAN(_VAL_)                                  SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,2,0xfffffffb)
#define SET_RG_EN_2GTRX_LDOIQDIV(_VAL_)                                   SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,3,0xfffffff7)
#define SET_RG_TRX_LDOABB_MAN(_VAL_)                                      SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,4,0xffffffef)
#define SET_RG_EN_TRX_LDOABB(_VAL_)                                       SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,5,0xffffffdf)
#define SET_RG_TX_LDOTXLPF_MAN(_VAL_)                                     SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,6,0xffffffbf)
#define SET_RG_EN_TX_LDOTXLPF(_VAL_)                                      SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,7,0xffffff7f)
#define SET_RG_2GRX_LDOFEABB_IQUP_MAN(_VAL_)                              SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,8,0xfffffeff)
#define SET_RG_EN_2GRX_LDOFEABB_IQUP(_VAL_)                               SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,9,0xfffffdff)
#define SET_RG_EN_2GRX_LDOFEABB_BYP(_VAL_)                                SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,10,0xfffffbff)
#define SET_RG_EN_2GRX_LDOFEABB_FC(_VAL_)                                 SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,11,0xfffff7ff)
#define SET_RG_EN_2GTRX_LDOIQDIV_BYP(_VAL_)                               SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,12,0xffffefff)
#define SET_RG_EN_2GTRX_LDOIQDIV_FC(_VAL_)                                SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,13,0xffffdfff)
#define SET_RG_EN_2GTRX_LDOIQDIV_IQUP(_VAL_)                              SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,14,0xffffbfff)
#define SET_RG_EN_TRX_LDOABB_BYP(_VAL_)                                   SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,15,0xffff7fff)
#define SET_RG_EN_TRX_LDOABB_FC(_VAL_)                                    SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,16,0xfffeffff)
#define SET_RG_EN_TRX_LDOABB_IQUP(_VAL_)                                  SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,17,0xfffdffff)
#define SET_RG_EN_TX_LDOTXLPF_BYP(_VAL_)                                  SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,18,0xfffbffff)
#define SET_RG_EN_TX_LDOTXLPF_FC(_VAL_)                                   SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,19,0xfff7ffff)
#define SET_RG_EN_TX_LDOTXLPF_IQUP(_VAL_)                                 SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,20,0xffefffff)
#define SET_RG_2GRX_LDOFEABB_LEVEL(_VAL_)                                 SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,22,0xff3fffff)
#define SET_RG_2GTRX_LDOIQDIV_LEVEL(_VAL_)                                SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,24,0xfcffffff)
#define SET_RG_TX_LDOTXLPF_LEVEL(_VAL_)                                   SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,26,0xf3ffffff)
#define SET_RG_TRX_LDOABB_LEVEL(_VAL_)                                    SET_REG(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL,_VAL_,28,0xcfffffff)
#define SET_RG_2GRX_IQDIV_INBU_MAN(_VAL_)                                 SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,0,0xfffffffe)
#define SET_RG_EN_2GRX_IQDIV_INBU(_VAL_)                                  SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,1,0xfffffffd)
#define SET_RG_2GRX_IQDIV_CORE_MAN(_VAL_)                                 SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,2,0xfffffffb)
#define SET_RG_EN_2GRX_IQDIV_CORE(_VAL_)                                  SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,3,0xfffffff7)
#define SET_RG_2GRX_IQDIV_OUTBU_MAN(_VAL_)                                SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,4,0xffffffef)
#define SET_RG_EN_2GRX_IQDIV_OUTBU(_VAL_)                                 SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,5,0xffffffdf)
#define SET_RG_WF_2GRX_IQDIV_CORE_VSEL(_VAL_)                             SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,6,0xffffffbf)
#define SET_RG_WF_2GRX_IQDIV_INBU_VSEL(_VAL_)                             SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,7,0xffffff7f)
#define SET_RG_WF_2GRX_IQDIV_OUTBU_VSEL(_VAL_)                            SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,8,0xfffffeff)
#define SET_RG_WF_2GTX_IQDIV_CORE_VSEL(_VAL_)                             SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,9,0xfffffdff)
#define SET_RG_WF_2GTX_IQDIV_INBU_VSEL(_VAL_)                             SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,10,0xfffffbff)
#define SET_RG_WF_2GTX_IQDIV_OUTBU_VSEL(_VAL_)                            SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,11,0xfffff7ff)
#define SET_RG_2GTX_IQDIV_INBU_MAN(_VAL_)                                 SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,20,0xffefffff)
#define SET_RG_EN_2GTX_IQDIV_INBU(_VAL_)                                  SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,21,0xffdfffff)
#define SET_RG_2GTX_IQDIV_CORE_MAN(_VAL_)                                 SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,22,0xffbfffff)
#define SET_RG_EN_2GTX_IQDIV_CORE(_VAL_)                                  SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,23,0xff7fffff)
#define SET_RG_2GTX_IQDIV_OUTBU_MAN(_VAL_)                                SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,24,0xfeffffff)
#define SET_RG_EN_2GTX_IQDIV_OUTBU(_VAL_)                                 SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,25,0xfdffffff)
#define SET_RG_BT_2GRX_IQDIV_CORE_VSEL(_VAL_)                             SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,26,0xfbffffff)
#define SET_RG_BT_2GRX_IQDIV_INBU_VSEL(_VAL_)                             SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,27,0xf7ffffff)
#define SET_RG_BT_2GRX_IQDIV_OUTBU_VSEL(_VAL_)                            SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,28,0xefffffff)
#define SET_RG_BT_2GTX_IQDIV_CORE_VSEL(_VAL_)                             SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,29,0xdfffffff)
#define SET_RG_BT_2GTX_IQDIV_INBU_VSEL(_VAL_)                             SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,30,0xbfffffff)
#define SET_RG_BT_2GTX_IQDIV_OUTBU_VSEL(_VAL_)                            SET_REG(ADR_2G_TRX_IQDIV_CONTROL,_VAL_,31,0x7fffffff)
#define SET_RG_2GRX_RSWDC(_VAL_)                                          SET_REG(ADR_2G_RX_REGISTER,_VAL_,0,0xfffffff8)
#define SET_RG_2GRX_LNA_SFDC(_VAL_)                                       SET_REG(ADR_2G_RX_REGISTER,_VAL_,3,0xffffffc7)
#define SET_RG_2GRX_LNA_MGRATIO(_VAL_)                                    SET_REG(ADR_2G_RX_REGISTER,_VAL_,6,0xffffff3f)
#define SET_RG_2GRX_SCA_LOAD(_VAL_)                                       SET_REG(ADR_2G_RX_REGISTER,_VAL_,8,0xfffffcff)
#define SET_RG_2GRX_SQDC(_VAL_)                                           SET_REG(ADR_2G_RX_REGISTER,_VAL_,10,0xffffe3ff)
#define SET_RG_2GRX_TZ_CMZ_C(_VAL_)                                       SET_REG(ADR_2G_RX_REGISTER,_VAL_,13,0xffff9fff)
#define SET_RG_2GRX_TZ_CMZ_R(_VAL_)                                       SET_REG(ADR_2G_RX_REGISTER,_VAL_,15,0xfffe7fff)
#define SET_RG_2GRX_TZ_VCM(_VAL_)                                         SET_REG(ADR_2G_RX_REGISTER,_VAL_,17,0xfff1ffff)
#define SET_RG_2GRX_TZ_OUT_TRISTATE(_VAL_)                                SET_REG(ADR_2G_RX_REGISTER,_VAL_,20,0xffefffff)
#define SET_RG_2GTX_DPD_DIV(_VAL_)                                        SET_REG(ADR_2G_RX_REGISTER,_VAL_,21,0xfe1fffff)
#define SET_RG_2GTX_DPDGM_BIAS(_VAL_)                                     SET_REG(ADR_2G_RX_REGISTER,_VAL_,25,0xe1ffffff)
#define SET_RG_EN_2GRX_IREF(_VAL_)                                        SET_REG(ADR_2G_RX_REGISTER,_VAL_,29,0xdfffffff)
#define SET_RG_EN_2GTX_TSSI(_VAL_)                                        SET_REG(ADR_2G_TSSI__AMP__RSSI,_VAL_,0,0xfffffffe)
#define SET_RG_2GTX_TSSI_DIV(_VAL_)                                       SET_REG(ADR_2G_TSSI__AMP__RSSI,_VAL_,1,0xfffffff1)
#define SET_RG_2GTX_TSSI_BIAS(_VAL_)                                      SET_REG(ADR_2G_TSSI__AMP__RSSI,_VAL_,4,0xffffff8f)
#define SET_RG_EN_2GTX_TSSI_TESTNODE(_VAL_)                               SET_REG(ADR_2G_TSSI__AMP__RSSI,_VAL_,8,0xfffffeff)
#define SET_RG_2GTX_TSSI_TEST(_VAL_)                                      SET_REG(ADR_2G_TSSI__AMP__RSSI,_VAL_,9,0xfffff9ff)
#define SET_RG_RX_REC_LPFCORNER(_VAL_)                                    SET_REG(ADR_2G_TSSI__AMP__RSSI,_VAL_,19,0xffe7ffff)
#define SET_RG_EN_RX_REC_TEMP_COMP(_VAL_)                                 SET_REG(ADR_2G_TSSI__AMP__RSSI,_VAL_,21,0xffdfffff)
#define SET_RG_EN_RX_RSSI_TESTNODE(_VAL_)                                 SET_REG(ADR_2G_TSSI__AMP__RSSI,_VAL_,26,0xfbffffff)
#define SET_RG_RX_RSSI_TEST(_VAL_)                                        SET_REG(ADR_2G_TSSI__AMP__RSSI,_VAL_,27,0xe7ffffff)
#define SET_RG_RX_REC_MAN(_VAL_)                                          SET_REG(ADR_2G_TSSI__AMP__RSSI,_VAL_,29,0xdfffffff)
#define SET_RG_EN_RX_REC(_VAL_)                                           SET_REG(ADR_2G_TSSI__AMP__RSSI,_VAL_,30,0xbfffffff)
#define SET_RG_2GWF_RX_HG_LNA_GC(_VAL_)                                   SET_REG(ADR_2GWF_RX_FE_HG_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_2GWF_RX_HG_LNAHGN_BIAS(_VAL_)                              SET_REG(ADR_2GWF_RX_FE_HG_REGISTER,_VAL_,2,0xffffffc3)
#define SET_RG_2GWF_RX_HG_LNAHGP_BIAS(_VAL_)                              SET_REG(ADR_2GWF_RX_FE_HG_REGISTER,_VAL_,6,0xfffffc3f)
#define SET_RG_2GWF_RX_HG_LNALG_BIAS(_VAL_)                               SET_REG(ADR_2GWF_RX_FE_HG_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_2GWF_RX_HG_GM_BIAS(_VAL_)                                  SET_REG(ADR_2GWF_RX_FE_HG_REGISTER,_VAL_,14,0xfffc3fff)
#define SET_RG_2GWF_RX_HG_TZ_GC(_VAL_)                                    SET_REG(ADR_2GWF_RX_FE_HG_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_2GWF_RX_HG_TZ_GC_BOOST(_VAL_)                              SET_REG(ADR_2GWF_RX_FE_HG_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_2GWF_RX_HG_TZ_CAP(_VAL_)                                   SET_REG(ADR_2GWF_RX_FE_HG_REGISTER,_VAL_,22,0xfe3fffff)
#define SET_RG_2GWF_RX_HG_TZI(_VAL_)                                      SET_REG(ADR_2GWF_RX_FE_HG_REGISTER,_VAL_,25,0xf1ffffff)
#define SET_RG_2GWF_RX_HG_TZ_IOS(_VAL_)                                   SET_REG(ADR_2GWF_RX_FE_HG_REGISTER,_VAL_,28,0xcfffffff)
#define SET_RG_2GWF_RX_HG_GMOPT(_VAL_)                                    SET_REG(ADR_2GWF_RX_FE_HG_REGISTER,_VAL_,30,0x3fffffff)
#define SET_RG_2GWF_RX_MG_LNA_GC(_VAL_)                                   SET_REG(ADR_2GWF_RX_FE_MG_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_2GWF_RX_MG_LNAHGN_BIAS(_VAL_)                              SET_REG(ADR_2GWF_RX_FE_MG_REGISTER,_VAL_,2,0xffffffc3)
#define SET_RG_2GWF_RX_MG_LNAHGP_BIAS(_VAL_)                              SET_REG(ADR_2GWF_RX_FE_MG_REGISTER,_VAL_,6,0xfffffc3f)
#define SET_RG_2GWF_RX_MG_LNALG_BIAS(_VAL_)                               SET_REG(ADR_2GWF_RX_FE_MG_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_2GWF_RX_MG_GM_BIAS(_VAL_)                                  SET_REG(ADR_2GWF_RX_FE_MG_REGISTER,_VAL_,14,0xfffc3fff)
#define SET_RG_2GWF_RX_MG_TZ_GC(_VAL_)                                    SET_REG(ADR_2GWF_RX_FE_MG_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_2GWF_RX_MG_TZ_GC_BOOST(_VAL_)                              SET_REG(ADR_2GWF_RX_FE_MG_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_2GWF_RX_MG_TZ_CAP(_VAL_)                                   SET_REG(ADR_2GWF_RX_FE_MG_REGISTER,_VAL_,22,0xfe3fffff)
#define SET_RG_2GWF_RX_MG_TZI(_VAL_)                                      SET_REG(ADR_2GWF_RX_FE_MG_REGISTER,_VAL_,25,0xf1ffffff)
#define SET_RG_2GWF_RX_MG_TZ_IOS(_VAL_)                                   SET_REG(ADR_2GWF_RX_FE_MG_REGISTER,_VAL_,28,0xcfffffff)
#define SET_RG_2GWF_RX_MG_GMOPT(_VAL_)                                    SET_REG(ADR_2GWF_RX_FE_MG_REGISTER,_VAL_,30,0x3fffffff)
#define SET_RG_2GWF_RX_LG_LNA_GC(_VAL_)                                   SET_REG(ADR_2GWF_RX_FE_LG_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_2GWF_RX_LG_LNAHGN_BIAS(_VAL_)                              SET_REG(ADR_2GWF_RX_FE_LG_REGISTER,_VAL_,2,0xffffffc3)
#define SET_RG_2GWF_RX_LG_LNAHGP_BIAS(_VAL_)                              SET_REG(ADR_2GWF_RX_FE_LG_REGISTER,_VAL_,6,0xfffffc3f)
#define SET_RG_2GWF_RX_LG_LNALG_BIAS(_VAL_)                               SET_REG(ADR_2GWF_RX_FE_LG_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_2GWF_RX_LG_GM_BIAS(_VAL_)                                  SET_REG(ADR_2GWF_RX_FE_LG_REGISTER,_VAL_,14,0xfffc3fff)
#define SET_RG_2GWF_RX_LG_TZ_GC(_VAL_)                                    SET_REG(ADR_2GWF_RX_FE_LG_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_2GWF_RX_LG_TZ_GC_BOOST(_VAL_)                              SET_REG(ADR_2GWF_RX_FE_LG_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_2GWF_RX_LG_TZ_CAP(_VAL_)                                   SET_REG(ADR_2GWF_RX_FE_LG_REGISTER,_VAL_,22,0xfe3fffff)
#define SET_RG_2GWF_RX_LG_TZI(_VAL_)                                      SET_REG(ADR_2GWF_RX_FE_LG_REGISTER,_VAL_,25,0xf1ffffff)
#define SET_RG_2GWF_RX_LG_TZ_IOS(_VAL_)                                   SET_REG(ADR_2GWF_RX_FE_LG_REGISTER,_VAL_,28,0xcfffffff)
#define SET_RG_2GWF_RX_LG_GMOPT(_VAL_)                                    SET_REG(ADR_2GWF_RX_FE_LG_REGISTER,_VAL_,30,0x3fffffff)
#define SET_RG_2GWF_RX_ULG_LNA_GC(_VAL_)                                  SET_REG(ADR_2GWF_RX_FE_ULG_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_2GWF_RX_ULG_LNAHGN_BIAS(_VAL_)                             SET_REG(ADR_2GWF_RX_FE_ULG_REGISTER,_VAL_,2,0xffffffc3)
#define SET_RG_2GWF_RX_ULG_LNAHGP_BIAS(_VAL_)                             SET_REG(ADR_2GWF_RX_FE_ULG_REGISTER,_VAL_,6,0xfffffc3f)
#define SET_RG_2GWF_RX_ULG_LNALG_BIAS(_VAL_)                              SET_REG(ADR_2GWF_RX_FE_ULG_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_2GWF_RX_ULG_GM_BIAS(_VAL_)                                 SET_REG(ADR_2GWF_RX_FE_ULG_REGISTER,_VAL_,14,0xfffc3fff)
#define SET_RG_2GWF_RX_ULG_TZ_GC(_VAL_)                                   SET_REG(ADR_2GWF_RX_FE_ULG_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_2GWF_RX_ULG_TZ_GC_BOOST(_VAL_)                             SET_REG(ADR_2GWF_RX_FE_ULG_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_2GWF_RX_ULG_TZ_CAP(_VAL_)                                  SET_REG(ADR_2GWF_RX_FE_ULG_REGISTER,_VAL_,22,0xfe3fffff)
#define SET_RG_2GWF_RX_ULG_TZI(_VAL_)                                     SET_REG(ADR_2GWF_RX_FE_ULG_REGISTER,_VAL_,25,0xf1ffffff)
#define SET_RG_2GWF_RX_ULG_TZ_IOS(_VAL_)                                  SET_REG(ADR_2GWF_RX_FE_ULG_REGISTER,_VAL_,28,0xcfffffff)
#define SET_RG_2GWF_RX_ULG_GMOPT(_VAL_)                                   SET_REG(ADR_2GWF_RX_FE_ULG_REGISTER,_VAL_,30,0x3fffffff)
#define SET_RG_2GBT_RX_HG_LNA_GC(_VAL_)                                   SET_REG(ADR_2GBT_RX_FE_HG_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_2GBT_RX_HG_LNAHGN_BIAS(_VAL_)                              SET_REG(ADR_2GBT_RX_FE_HG_REGISTER,_VAL_,2,0xffffffc3)
#define SET_RG_2GBT_RX_HG_LNAHGP_BIAS(_VAL_)                              SET_REG(ADR_2GBT_RX_FE_HG_REGISTER,_VAL_,6,0xfffffc3f)
#define SET_RG_2GBT_RX_HG_LNALG_BIAS(_VAL_)                               SET_REG(ADR_2GBT_RX_FE_HG_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_2GBT_RX_HG_GM_BIAS(_VAL_)                                  SET_REG(ADR_2GBT_RX_FE_HG_REGISTER,_VAL_,14,0xfffc3fff)
#define SET_RG_2GBT_RX_HG_TZ_GC(_VAL_)                                    SET_REG(ADR_2GBT_RX_FE_HG_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_2GBT_RX_HG_TZ_GC_BOOST(_VAL_)                              SET_REG(ADR_2GBT_RX_FE_HG_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_2GBT_RX_HG_TZ_CAP(_VAL_)                                   SET_REG(ADR_2GBT_RX_FE_HG_REGISTER,_VAL_,22,0xfe3fffff)
#define SET_RG_2GBT_RX_HG_TZI(_VAL_)                                      SET_REG(ADR_2GBT_RX_FE_HG_REGISTER,_VAL_,25,0xf1ffffff)
#define SET_RG_2GBT_RX_HG_TZ_IOS(_VAL_)                                   SET_REG(ADR_2GBT_RX_FE_HG_REGISTER,_VAL_,28,0xcfffffff)
#define SET_RG_2GBT_RX_HG_GMOPT(_VAL_)                                    SET_REG(ADR_2GBT_RX_FE_HG_REGISTER,_VAL_,30,0x3fffffff)
#define SET_RG_2GBT_RX_MG_LNA_GC(_VAL_)                                   SET_REG(ADR_2GBT_RX_FE_MG_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_2GBT_RX_MG_LNAHGN_BIAS(_VAL_)                              SET_REG(ADR_2GBT_RX_FE_MG_REGISTER,_VAL_,2,0xffffffc3)
#define SET_RG_2GBT_RX_MG_LNAHGP_BIAS(_VAL_)                              SET_REG(ADR_2GBT_RX_FE_MG_REGISTER,_VAL_,6,0xfffffc3f)
#define SET_RG_2GBT_RX_MG_LNALG_BIAS(_VAL_)                               SET_REG(ADR_2GBT_RX_FE_MG_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_2GBT_RX_MG_GM_BIAS(_VAL_)                                  SET_REG(ADR_2GBT_RX_FE_MG_REGISTER,_VAL_,14,0xfffc3fff)
#define SET_RG_2GBT_RX_MG_TZ_GC(_VAL_)                                    SET_REG(ADR_2GBT_RX_FE_MG_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_2GBT_RX_MG_TZ_GC_BOOST(_VAL_)                              SET_REG(ADR_2GBT_RX_FE_MG_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_2GBT_RX_MG_TZ_CAP(_VAL_)                                   SET_REG(ADR_2GBT_RX_FE_MG_REGISTER,_VAL_,22,0xfe3fffff)
#define SET_RG_2GBT_RX_MG_TZI(_VAL_)                                      SET_REG(ADR_2GBT_RX_FE_MG_REGISTER,_VAL_,25,0xf1ffffff)
#define SET_RG_2GBT_RX_MG_TZ_IOS(_VAL_)                                   SET_REG(ADR_2GBT_RX_FE_MG_REGISTER,_VAL_,28,0xcfffffff)
#define SET_RG_2GBT_RX_MG_GMOPT(_VAL_)                                    SET_REG(ADR_2GBT_RX_FE_MG_REGISTER,_VAL_,30,0x3fffffff)
#define SET_RG_2GBT_RX_LG_LNA_GC(_VAL_)                                   SET_REG(ADR_2GBT_RX_FE_LG_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_2GBT_RX_LG_LNAHGN_BIAS(_VAL_)                              SET_REG(ADR_2GBT_RX_FE_LG_REGISTER,_VAL_,2,0xffffffc3)
#define SET_RG_2GBT_RX_LG_LNAHGP_BIAS(_VAL_)                              SET_REG(ADR_2GBT_RX_FE_LG_REGISTER,_VAL_,6,0xfffffc3f)
#define SET_RG_2GBT_RX_LG_LNALG_BIAS(_VAL_)                               SET_REG(ADR_2GBT_RX_FE_LG_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_2GBT_RX_LG_GM_BIAS(_VAL_)                                  SET_REG(ADR_2GBT_RX_FE_LG_REGISTER,_VAL_,14,0xfffc3fff)
#define SET_RG_2GBT_RX_LG_TZ_GC(_VAL_)                                    SET_REG(ADR_2GBT_RX_FE_LG_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_2GBT_RX_LG_TZ_GC_BOOST(_VAL_)                              SET_REG(ADR_2GBT_RX_FE_LG_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_2GBT_RX_LG_TZ_CAP(_VAL_)                                   SET_REG(ADR_2GBT_RX_FE_LG_REGISTER,_VAL_,22,0xfe3fffff)
#define SET_RG_2GBT_RX_LG_TZI(_VAL_)                                      SET_REG(ADR_2GBT_RX_FE_LG_REGISTER,_VAL_,25,0xf1ffffff)
#define SET_RG_2GBT_RX_LG_TZ_IOS(_VAL_)                                   SET_REG(ADR_2GBT_RX_FE_LG_REGISTER,_VAL_,28,0xcfffffff)
#define SET_RG_2GBT_RX_LG_GMOPT(_VAL_)                                    SET_REG(ADR_2GBT_RX_FE_LG_REGISTER,_VAL_,30,0x3fffffff)
#define SET_RG_2GBT_RX_ULG_LNA_GC(_VAL_)                                  SET_REG(ADR_2GBT_RX_FE_ULG_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_2GBT_RX_ULG_LNAHGN_BIAS(_VAL_)                             SET_REG(ADR_2GBT_RX_FE_ULG_REGISTER,_VAL_,2,0xffffffc3)
#define SET_RG_2GBT_RX_ULG_LNAHGP_BIAS(_VAL_)                             SET_REG(ADR_2GBT_RX_FE_ULG_REGISTER,_VAL_,6,0xfffffc3f)
#define SET_RG_2GBT_RX_ULG_LNALG_BIAS(_VAL_)                              SET_REG(ADR_2GBT_RX_FE_ULG_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_2GBT_RX_ULG_GM_BIAS(_VAL_)                                 SET_REG(ADR_2GBT_RX_FE_ULG_REGISTER,_VAL_,14,0xfffc3fff)
#define SET_RG_2GBT_RX_ULG_TZ_GC(_VAL_)                                   SET_REG(ADR_2GBT_RX_FE_ULG_REGISTER,_VAL_,18,0xfff3ffff)
#define SET_RG_2GBT_RX_ULG_TZ_GC_BOOST(_VAL_)                             SET_REG(ADR_2GBT_RX_FE_ULG_REGISTER,_VAL_,20,0xffcfffff)
#define SET_RG_2GBT_RX_ULG_TZ_CAP(_VAL_)                                  SET_REG(ADR_2GBT_RX_FE_ULG_REGISTER,_VAL_,22,0xfe3fffff)
#define SET_RG_2GBT_RX_ULG_TZI(_VAL_)                                     SET_REG(ADR_2GBT_RX_FE_ULG_REGISTER,_VAL_,25,0xf1ffffff)
#define SET_RG_2GBT_RX_ULG_TZ_IOS(_VAL_)                                  SET_REG(ADR_2GBT_RX_FE_ULG_REGISTER,_VAL_,28,0xcfffffff)
#define SET_RG_2GBT_RX_ULG_GMOPT(_VAL_)                                   SET_REG(ADR_2GBT_RX_FE_ULG_REGISTER,_VAL_,30,0x3fffffff)
#define SET_RG_2GTX_PGA_CAPSW(_VAL_)                                      SET_REG(ADR_2GTX_FE_REGISTER,_VAL_,0,0xfffffff8)
#define SET_RG_2GTX_PABIAS(_VAL_)                                         SET_REG(ADR_2GTX_FE_REGISTER,_VAL_,4,0xffffff0f)
#define SET_RG_2GTX_PA1_VCAS(_VAL_)                                       SET_REG(ADR_2GTX_FE_REGISTER,_VAL_,8,0xfffff8ff)
#define SET_RG_2GTX_PA2_VCAS(_VAL_)                                       SET_REG(ADR_2GTX_FE_REGISTER,_VAL_,11,0xffffc7ff)
#define SET_RG_2GTX_PA3_VCAS(_VAL_)                                       SET_REG(ADR_2GTX_FE_REGISTER,_VAL_,14,0xfffe3fff)
#define SET_RG_2GTX_PACELL(_VAL_)                                         SET_REG(ADR_2GTX_FE_REGISTER,_VAL_,17,0xfff1ffff)
#define SET_RG_2GTX_MOD_GMBIAS(_VAL_)                                     SET_REG(ADR_2GTX_FE_REGISTER,_VAL_,21,0xfe1fffff)
#define SET_RG_2GTX_LOBIAS(_VAL_)                                         SET_REG(ADR_2GTX_FE_REGISTER,_VAL_,25,0xf1ffffff)
#define SET_RG_2GTX_PGABIAS(_VAL_)                                        SET_REG(ADR_2GTX_FE_REGISTER,_VAL_,28,0x8fffffff)
#define SET_RG_LPTX_PGA_CAPSW(_VAL_)                                      SET_REG(ADR_LPTX_FE_REGISTER,_VAL_,0,0xfffffff8)
#define SET_RG_LPTX_PABIAS(_VAL_)                                         SET_REG(ADR_LPTX_FE_REGISTER,_VAL_,4,0xffffff0f)
#define SET_RG_LPTX_PA1_VCAS(_VAL_)                                       SET_REG(ADR_LPTX_FE_REGISTER,_VAL_,8,0xfffff8ff)
#define SET_RG_LPTX_PA2_VCAS(_VAL_)                                       SET_REG(ADR_LPTX_FE_REGISTER,_VAL_,11,0xffffc7ff)
#define SET_RG_LPTX_PA3_VCAS(_VAL_)                                       SET_REG(ADR_LPTX_FE_REGISTER,_VAL_,14,0xfffe3fff)
#define SET_RG_LPTX_PACELL(_VAL_)                                         SET_REG(ADR_LPTX_FE_REGISTER,_VAL_,17,0xfff1ffff)
#define SET_RG_LPTX_MOD_GMBIAS(_VAL_)                                     SET_REG(ADR_LPTX_FE_REGISTER,_VAL_,21,0xfe1fffff)
#define SET_RG_LPTX_LOBIAS(_VAL_)                                         SET_REG(ADR_LPTX_FE_REGISTER,_VAL_,25,0xf1ffffff)
#define SET_RG_LPTX_PGABIAS(_VAL_)                                        SET_REG(ADR_LPTX_FE_REGISTER,_VAL_,28,0x8fffffff)
#define SET_RG_BTTX_PGA_CAPSW(_VAL_)                                      SET_REG(ADR_BTTX_FE_REGISTER,_VAL_,0,0xfffffff8)
#define SET_RG_BTTX_PABIAS(_VAL_)                                         SET_REG(ADR_BTTX_FE_REGISTER,_VAL_,4,0xffffff0f)
#define SET_RG_BTTX_PA1_VCAS(_VAL_)                                       SET_REG(ADR_BTTX_FE_REGISTER,_VAL_,8,0xfffff8ff)
#define SET_RG_BTTX_PA2_VCAS(_VAL_)                                       SET_REG(ADR_BTTX_FE_REGISTER,_VAL_,11,0xffffc7ff)
#define SET_RG_BTTX_PA3_VCAS(_VAL_)                                       SET_REG(ADR_BTTX_FE_REGISTER,_VAL_,14,0xfffe3fff)
#define SET_RG_BTTX_PACELL(_VAL_)                                         SET_REG(ADR_BTTX_FE_REGISTER,_VAL_,17,0xfff1ffff)
#define SET_RG_BTTX_MOD_GMBIAS(_VAL_)                                     SET_REG(ADR_BTTX_FE_REGISTER,_VAL_,21,0xfe1fffff)
#define SET_RG_BTTX_LOBIAS(_VAL_)                                         SET_REG(ADR_BTTX_FE_REGISTER,_VAL_,25,0xf1ffffff)
#define SET_RG_BTTX_PGABIAS(_VAL_)                                        SET_REG(ADR_BTTX_FE_REGISTER,_VAL_,28,0x8fffffff)
#define SET_RG_2GTX_MOD_GMCELL(_VAL_)                                     SET_REG(ADR_TX_PGA_REGISTER,_VAL_,0,0xfffffff0)
#define SET_RG_2GTX_MOD_PGANUM(_VAL_)                                     SET_REG(ADR_TX_PGA_REGISTER,_VAL_,4,0xfffffe0f)
#define SET_RG_LPTX_MOD_GMCELL(_VAL_)                                     SET_REG(ADR_TX_PGA_REGISTER,_VAL_,10,0xffffc3ff)
#define SET_RG_LPTX_MOD_PGANUM(_VAL_)                                     SET_REG(ADR_TX_PGA_REGISTER,_VAL_,14,0xfff83fff)
#define SET_RG_BTTX_MOD_GMCELL(_VAL_)                                     SET_REG(ADR_TX_PGA_REGISTER,_VAL_,20,0xff0fffff)
#define SET_RG_BTTX_MOD_PGANUM(_VAL_)                                     SET_REG(ADR_TX_PGA_REGISTER,_VAL_,24,0xe0ffffff)
#define SET_RG_2GRX_LNA_TRI_SEL(_VAL_)                                    SET_REG(ADR_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,0,0xfffffffc)
#define SET_RG_2GRX_LNA_SETTLE(_VAL_)                                     SET_REG(ADR_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,2,0xfffffff3)
#define SET_RG_2GRX_LNA_FS_MAN(_VAL_)                                     SET_REG(ADR_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,8,0xfffffeff)
#define SET_RG_EN_2GRX_LNA_FS(_VAL_)                                      SET_REG(ADR_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,9,0xfffffdff)
#define SET_RG_RSSI_AVG_CONTD_MODE_MAN(_VAL_)                             SET_REG(ADR_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,21,0xffdfffff)
#define SET_RG_RSSI_AVG_CONTD_TRIGGER(_VAL_)                              SET_REG(ADR_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,22,0xffbfffff)
#define SET_RG_WF_RXRSSI_AVGDELAY(_VAL_)                                  SET_REG(ADR_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,23,0xfe7fffff)
#define SET_RG_WF_RX_RSSI_AVGPOINT(_VAL_)                                 SET_REG(ADR_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,25,0xf9ffffff)
#define SET_RG_BT_RX_RSSI_AVGDELAY(_VAL_)                                 SET_REG(ADR_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,27,0xe7ffffff)
#define SET_RG_BT_RX_RSSI_AVGPOINT(_VAL_)                                 SET_REG(ADR_2G_5G_RX_LNA_FS_RSSIAVG,_VAL_,29,0x9fffffff)
#define SET_RG_SX_LDO_CP_LEVEL(_VAL_)                                     SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,0,0xfffffffc)
#define SET_RG_SX_LDO_DIV_LEVEL(_VAL_)                                    SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,2,0xfffffff3)
#define SET_RG_SX_LDO_LO_LEVEL(_VAL_)                                     SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,4,0xffffffcf)
#define SET_RG_SX_LDO_VO8G_LEVEL(_VAL_)                                   SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,6,0xffffff3f)
#define SET_RG_SX_LDO_BF8G_LEVEL(_VAL_)                                   SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,8,0xfffffcff)
#define SET_RG_SX_LDO_CP_FC_MAN(_VAL_)                                    SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,10,0xfffffbff)
#define SET_RG_SX_LDO_CP_FC(_VAL_)                                        SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,11,0xfffff7ff)
#define SET_RG_SX_LDO_DIV_FC_MAN(_VAL_)                                   SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,12,0xffffefff)
#define SET_RG_SX_LDO_DIV_FC(_VAL_)                                       SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,13,0xffffdfff)
#define SET_RG_SX_LDO_VO8G_FC_MAN(_VAL_)                                  SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,14,0xffffbfff)
#define SET_RG_SX_LDO_VO8G_FC(_VAL_)                                      SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,15,0xffff7fff)
#define SET_RG_SX_LDO_BF8G_FC_MAN(_VAL_)                                  SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,16,0xfffeffff)
#define SET_RG_SX_LDO_BF8G_FC(_VAL_)                                      SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,17,0xfffdffff)
#define SET_RG_SX_LDO_LO_FC_MAN(_VAL_)                                    SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,18,0xfffbffff)
#define SET_RG_SX_LDO_LO_FC(_VAL_)                                        SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,19,0xfff7ffff)
#define SET_RG_EN_SX_LDO_CP_BYP(_VAL_)                                    SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,20,0xffefffff)
#define SET_RG_EN_SX_LDO_DIV_BYP(_VAL_)                                   SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,21,0xffdfffff)
#define SET_RG_EN_SX_LDO_LO_BYP(_VAL_)                                    SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,22,0xffbfffff)
#define SET_RG_EN_SX_LDO_VO8G_BYP(_VAL_)                                  SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,23,0xff7fffff)
#define SET_RG_EN_SX_LDO_BF8G_BYP(_VAL_)                                  SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,24,0xfeffffff)
#define SET_RG_EN_SX_LDO_CP_IQUP(_VAL_)                                   SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,25,0xfdffffff)
#define SET_RG_EN_SX_LDO_DIV_IQUP(_VAL_)                                  SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,26,0xfbffffff)
#define SET_RG_EN_SX_LDO_LO_IQUP(_VAL_)                                   SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,27,0xf7ffffff)
#define SET_RG_EN_SX_LDO_VO8G_IQUP(_VAL_)                                 SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,28,0xefffffff)
#define SET_RG_EN_SX_LDO_BF8G_IQUP(_VAL_)                                 SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,29,0xdfffffff)
#define SET_RG_SX_LDO_VO8G_RCF(_VAL_)                                     SET_REG(ADR_SX_LDO_CONTROL_REGISTER,_VAL_,31,0x7fffffff)
#define SET_RG_EN_SX_MAN(_VAL_)                                           SET_REG(ADR_SX_EN1,_VAL_,0,0xfffffffe)
#define SET_RG_EN_SX(_VAL_)                                               SET_REG(ADR_SX_EN1,_VAL_,1,0xfffffffd)
#define SET_RG_SX_SBCAL_DIS(_VAL_)                                        SET_REG(ADR_SX_EN1,_VAL_,3,0xfffffff7)
#define SET_RG_SX_SBCAL_2ND_DIS(_VAL_)                                    SET_REG(ADR_SX_EN1,_VAL_,4,0xffffffef)
#define SET_RG_SX_SBCAL_AW(_VAL_)                                         SET_REG(ADR_SX_EN1,_VAL_,5,0xffffffdf)
#define SET_RG_SX_VOAAC_DIS(_VAL_)                                        SET_REG(ADR_SX_EN1,_VAL_,6,0xffffffbf)
#define SET_RG_SX_MIXAAC_DIS(_VAL_)                                       SET_REG(ADR_SX_EN1,_VAL_,7,0xffffff7f)
#define SET_RG_SX_REPAAC_DIS(_VAL_)                                       SET_REG(ADR_SX_EN1,_VAL_,8,0xfffffeff)
#define SET_RG_SX_TTL_DIS(_VAL_)                                          SET_REG(ADR_SX_EN1,_VAL_,9,0xfffffdff)
#define SET_RG_SX_CAL_INIT(_VAL_)                                         SET_REG(ADR_SX_EN1,_VAL_,10,0xffffe3ff)
#define SET_RG_EN_SX_PFD_PRM_MAN(_VAL_)                                   SET_REG(ADR_SX_EN1,_VAL_,14,0xffffbfff)
#define SET_RG_EN_SX_PFD_PRM(_VAL_)                                       SET_REG(ADR_SX_EN1,_VAL_,15,0xffff7fff)
#define SET_RG_EN_SX_CP_IOST_HFREF_MAN(_VAL_)                             SET_REG(ADR_SX_EN1,_VAL_,16,0xfffeffff)
#define SET_RG_EN_SX_CP_IOST_HFREF(_VAL_)                                 SET_REG(ADR_SX_EN1,_VAL_,17,0xfffdffff)
#define SET_RG_EN_SX_LPF_SWC1_MAN(_VAL_)                                  SET_REG(ADR_SX_EN1,_VAL_,18,0xfffbffff)
#define SET_RG_EN_SX_LPF_SWC1(_VAL_)                                      SET_REG(ADR_SX_EN1,_VAL_,19,0xfff7ffff)
#define SET_RG_SX_LDO_FCOFFT(_VAL_)                                       SET_REG(ADR_SX_EN1,_VAL_,23,0xfc7fffff)
#define SET_RG_EN_SX_LDO_MAN(_VAL_)                                       SET_REG(ADR_SX_EN1,_VAL_,26,0xfbffffff)
#define SET_RG_EN_SX_LDO_CP(_VAL_)                                        SET_REG(ADR_SX_EN1,_VAL_,27,0xf7ffffff)
#define SET_RG_EN_SX_LDO_DIV(_VAL_)                                       SET_REG(ADR_SX_EN1,_VAL_,28,0xefffffff)
#define SET_RG_EN_SX_LDO_VO8G(_VAL_)                                      SET_REG(ADR_SX_EN1,_VAL_,29,0xdfffffff)
#define SET_RG_EN_SX_LDO_BF8G(_VAL_)                                      SET_REG(ADR_SX_EN1,_VAL_,30,0xbfffffff)
#define SET_RG_EN_SX_LDO_LO(_VAL_)                                        SET_REG(ADR_SX_EN1,_VAL_,31,0x7fffffff)
#define SET_RG_SX_PFD_RST_MAN(_VAL_)                                      SET_REG(ADR_SX_EN2,_VAL_,0,0xfffffffe)
#define SET_RG_SX_PFD_RST(_VAL_)                                          SET_REG(ADR_SX_EN2,_VAL_,1,0xfffffffd)
#define SET_RG_EN_SX_CP_MAN(_VAL_)                                        SET_REG(ADR_SX_EN2,_VAL_,2,0xfffffffb)
#define SET_RG_EN_SX_CP(_VAL_)                                            SET_REG(ADR_SX_EN2,_VAL_,3,0xfffffff7)
#define SET_RG_EN_SX_LPF_UOP_MAN(_VAL_)                                   SET_REG(ADR_SX_EN2,_VAL_,4,0xffffffef)
#define SET_RG_EN_SX_LPF_UOP(_VAL_)                                       SET_REG(ADR_SX_EN2,_VAL_,5,0xffffffdf)
#define SET_RG_EN_SX_TTL_ANA_MAN(_VAL_)                                   SET_REG(ADR_SX_EN2,_VAL_,6,0xffffffbf)
#define SET_RG_EN_SX_TTL_ANA(_VAL_)                                       SET_REG(ADR_SX_EN2,_VAL_,7,0xffffff7f)
#define SET_RG_SX_PRESETTLE_TIME(_VAL_)                                   SET_REG(ADR_SX_EN2,_VAL_,16,0xfff8ffff)
#define SET_RG_SX_SHLPF_TIME(_VAL_)                                       SET_REG(ADR_SX_EN2,_VAL_,20,0xff8fffff)
#define SET_RG_EN_SX_VCO_MAN(_VAL_)                                       SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,0,0xfffffffe)
#define SET_RG_EN_SX_VCO(_VAL_)                                           SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,1,0xfffffffd)
#define SET_RG_EN_SX_DIV_MAN(_VAL_)                                       SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,2,0xfffffffb)
#define SET_RG_EN_SX_DIV(_VAL_)                                           SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,3,0xfffffff7)
#define SET_RG_EN_VOHSDIVBF_MAN(_VAL_)                                    SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,4,0xffffffef)
#define SET_RG_EN_VOHSDIVBF(_VAL_)                                        SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,5,0xffffffdf)
#define SET_RG_EN_SXBF_MAN(_VAL_)                                         SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,6,0xffffffbf)
#define SET_RG_EN_SXBF(_VAL_)                                             SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,7,0xffffff7f)
#define SET_RG_EN_HSDIV_FDIVBF1_MAN(_VAL_)                                SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,8,0xfffffeff)
#define SET_RG_EN_HSDIV_FDIVBF1(_VAL_)                                    SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,9,0xfffffdff)
#define SET_RG_EN_HSDIV_FDIVBF2_MAN(_VAL_)                                SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,10,0xfffffbff)
#define SET_RG_EN_HSDIV_FDIVBF2(_VAL_)                                    SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,11,0xfffff7ff)
#define SET_RG_EN_HSDIV_FDIV_MAN(_VAL_)                                   SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,12,0xffffefff)
#define SET_RG_EN_HSDIV_FDIV(_VAL_)                                       SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,13,0xffffdfff)
#define SET_RG_EN_HSDIV_SDIVBF1_MAN(_VAL_)                                SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,14,0xffffbfff)
#define SET_RG_EN_HSDIV_SDIVBF1(_VAL_)                                    SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,15,0xffff7fff)
#define SET_RG_EN_HSDIV_SDIVBF2_MAN(_VAL_)                                SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,16,0xfffeffff)
#define SET_RG_EN_HSDIV_SDIVBF2(_VAL_)                                    SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,17,0xfffdffff)
#define SET_RG_EN_HSDIV_SDIV_MAN(_VAL_)                                   SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,18,0xfffbffff)
#define SET_RG_EN_HSDIV_SDIV(_VAL_)                                       SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,19,0xfff7ffff)
#define SET_RG_EN_SX_MIX_MAN(_VAL_)                                       SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,24,0xfeffffff)
#define SET_RG_EN_SX_MIX(_VAL_)                                           SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,25,0xfdffffff)
#define SET_RG_EN_SX_REP_MAN(_VAL_)                                       SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,26,0xfbffffff)
#define SET_RG_EN_SX_REP(_VAL_)                                           SET_REG(ADR_SX_EN_CONTROL_VO_LO,_VAL_,27,0xf7ffffff)
#define SET_RG_SX_RFCTRL_F(_VAL_)                                         SET_REG(ADR_SX_FRACTIONAL_AND_INTEGER_8BITS,_VAL_,0,0xff000000)
#define SET_RG_SX_RFCTRL_CH_7_0(_VAL_)                                    SET_REG(ADR_SX_FRACTIONAL_AND_INTEGER_8BITS,_VAL_,24,0x00ffffff)
#define SET_RG_SX_RFCH_MAP_EN(_VAL_)                                      SET_REG(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,0,0xfffffffe)
#define SET_RG_SX_XTAL_FREQ(_VAL_)                                        SET_REG(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,2,0xffffffc3)
#define SET_RG_SX_FREF_DOUB_MAN(_VAL_)                                    SET_REG(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,7,0xffffff7f)
#define SET_RG_SX_FREF_DOUB(_VAL_)                                        SET_REG(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,8,0xfffffeff)
#define SET_RG_SX_FREF_4TIMES_MAN(_VAL_)                                  SET_REG(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,9,0xfffffdff)
#define SET_RG_SX_FREF_4TIMES(_VAL_)                                      SET_REG(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,10,0xfffffbff)
#define SET_RG_SX_BTRX_SIDE(_VAL_)                                        SET_REG(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,12,0xffffefff)
#define SET_RG_SX_BT_FIF_OST(_VAL_)                                       SET_REG(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,14,0xfff83fff)
#define SET_RG_SX_BT_FIF_OST_POL(_VAL_)                                   SET_REG(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,19,0xfff7ffff)
#define SET_RG_SX_LE2M_FIF_OST(_VAL_)                                     SET_REG(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,22,0xf83fffff)
#define SET_RG_SX_LE2M_FIF_OST_POL(_VAL_)                                 SET_REG(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP,_VAL_,27,0xf7ffffff)
#define SET_RG_BT_SX_CHANNEL(_VAL_)                                       SET_REG(ADR_SX_BT_LE_CHANNEL_MAPPING,_VAL_,0,0xffffff00)
#define SET_RG_LE_SX_CHANNEL(_VAL_)                                       SET_REG(ADR_SX_BT_LE_CHANNEL_MAPPING,_VAL_,16,0xff00ffff)
#define SET_RG_SX_RFCTRL_CH_10_8(_VAL_)                                   SET_REG(ADR_SX_BT_LE_CHANNEL_MAPPING,_VAL_,25,0xf1ffffff)
#define SET_RG_2GWF_SX_CHANNEL(_VAL_)                                     SET_REG(ADR_SX_2GWF_5GWF_CHANNEL_MAPPING,_VAL_,0,0xffffff00)
#define SET_RG_5GWF_SX_CHANNEL(_VAL_)                                     SET_REG(ADR_SX_2GWF_5GWF_CHANNEL_MAPPING,_VAL_,16,0xff00ffff)
#define SET_RG_2GWF_SX_CP_ISEL(_VAL_)                                     SET_REG(ADR_SX_CHP_KP,_VAL_,0,0xfffffff0)
#define SET_RG_2GWF_SX_CP_KPDOUB(_VAL_)                                   SET_REG(ADR_SX_CHP_KP,_VAL_,4,0xffffffef)
#define SET_RG_2GBT_SX_CP_ISEL(_VAL_)                                     SET_REG(ADR_SX_CHP_KP,_VAL_,6,0xfffffc3f)
#define SET_RG_2GBT_SX_CP_KPDOUB(_VAL_)                                   SET_REG(ADR_SX_CHP_KP,_VAL_,10,0xfffffbff)
#define SET_RG_5GWF_SX_CP_ISEL(_VAL_)                                     SET_REG(ADR_SX_CHP_KP,_VAL_,12,0xffff0fff)
#define SET_RG_5GWF_SX_CP_KPDOUB(_VAL_)                                   SET_REG(ADR_SX_CHP_KP,_VAL_,16,0xfffeffff)
#define SET_RG_SX_CP_IOST_POL(_VAL_)                                      SET_REG(ADR_SX_PFD_CHP,_VAL_,0,0xfffffffe)
#define SET_RG_2GWF_SX_CP_IOST(_VAL_)                                     SET_REG(ADR_SX_PFD_CHP,_VAL_,1,0xfffffff1)
#define SET_RG_2GBT_SX_CP_IOST(_VAL_)                                     SET_REG(ADR_SX_PFD_CHP,_VAL_,5,0xffffff1f)
#define SET_RG_5GWF_SX_CP_IOST(_VAL_)                                     SET_REG(ADR_SX_PFD_CHP,_VAL_,9,0xfffff1ff)
#define SET_RG_SX_CP_VDD(_VAL_)                                           SET_REG(ADR_SX_PFD_CHP,_VAL_,13,0xffffdfff)
#define SET_RG_SX_CP_IOST_DMYCOMP(_VAL_)                                  SET_REG(ADR_SX_PFD_CHP,_VAL_,14,0xffffbfff)
#define SET_RG_EN_SX_LFSW_HFREF(_VAL_)                                    SET_REG(ADR_SX_PFD_CHP,_VAL_,15,0xffff7fff)
#define SET_RG_SX_CP_CAPSEL(_VAL_)                                        SET_REG(ADR_SX_PFD_CHP,_VAL_,16,0xfffeffff)
#define SET_RG_SX_PFD_VDD(_VAL_)                                          SET_REG(ADR_SX_PFD_CHP,_VAL_,18,0xfff3ffff)
#define SET_RG_SX_PFD_DIV_EDGE(_VAL_)                                     SET_REG(ADR_SX_PFD_CHP,_VAL_,20,0xffefffff)
#define SET_RG_SX_PFD_REF_EDGE(_VAL_)                                     SET_REG(ADR_SX_PFD_CHP,_VAL_,21,0xffdfffff)
#define SET_RG_SX_PFD_NPFDSEL(_VAL_)                                      SET_REG(ADR_SX_PFD_CHP,_VAL_,23,0xff7fffff)
#define SET_RG_SX_PFD_OLD_DLYSET(_VAL_)                                   SET_REG(ADR_SX_PFD_CHP,_VAL_,24,0xfeffffff)
#define SET_RG_SX_PFD_NEW_DLYSET(_VAL_)                                   SET_REG(ADR_SX_PFD_CHP,_VAL_,25,0xf9ffffff)
#define SET_RG_SX_PFD_TRUP(_VAL_)                                         SET_REG(ADR_SX_PFD_CHP,_VAL_,27,0xf7ffffff)
#define SET_RG_SX_PFD_TRDN(_VAL_)                                         SET_REG(ADR_SX_PFD_CHP,_VAL_,28,0xefffffff)
#define SET_RG_SX_PFD_TLSEL(_VAL_)                                        SET_REG(ADR_SX_PFD_CHP,_VAL_,29,0xdfffffff)
#define SET_RG_SX_PFD_PRM_SEL(_VAL_)                                      SET_REG(ADR_SX_PFD_CHP,_VAL_,30,0xbfffffff)
#define SET_RG_2GWF_SX_LPF_C1(_VAL_)                                      SET_REG(ADR_SX_LPF_2GWF_2GBT,_VAL_,0,0xfffffff0)
#define SET_RG_2GWF_SX_LPF_C2(_VAL_)                                      SET_REG(ADR_SX_LPF_2GWF_2GBT,_VAL_,4,0xffffff0f)
#define SET_RG_2GWF_SX_LPF_C3(_VAL_)                                      SET_REG(ADR_SX_LPF_2GWF_2GBT,_VAL_,8,0xfffffeff)
#define SET_RG_2GWF_SX_LPF_R2(_VAL_)                                      SET_REG(ADR_SX_LPF_2GWF_2GBT,_VAL_,9,0xffffe1ff)
#define SET_RG_2GWF_SX_LPF_R3(_VAL_)                                      SET_REG(ADR_SX_LPF_2GWF_2GBT,_VAL_,13,0xffff1fff)
#define SET_RG_2GBT_SX_LPF_C1(_VAL_)                                      SET_REG(ADR_SX_LPF_2GWF_2GBT,_VAL_,16,0xfff0ffff)
#define SET_RG_2GBT_SX_LPF_C2(_VAL_)                                      SET_REG(ADR_SX_LPF_2GWF_2GBT,_VAL_,20,0xff0fffff)
#define SET_RG_2GBT_SX_LPF_C3(_VAL_)                                      SET_REG(ADR_SX_LPF_2GWF_2GBT,_VAL_,24,0xfeffffff)
#define SET_RG_2GBT_SX_LPF_R2(_VAL_)                                      SET_REG(ADR_SX_LPF_2GWF_2GBT,_VAL_,25,0xe1ffffff)
#define SET_RG_2GBT_SX_LPF_R3(_VAL_)                                      SET_REG(ADR_SX_LPF_2GWF_2GBT,_VAL_,29,0x1fffffff)
#define SET_RG_5GWF_SX_LPF_C1(_VAL_)                                      SET_REG(ADR_SX_LPF_5GWF,_VAL_,0,0xfffffff0)
#define SET_RG_5GWF_SX_LPF_C2(_VAL_)                                      SET_REG(ADR_SX_LPF_5GWF,_VAL_,4,0xffffff0f)
#define SET_RG_5GWF_SX_LPF_C3(_VAL_)                                      SET_REG(ADR_SX_LPF_5GWF,_VAL_,8,0xfffffeff)
#define SET_RG_5GWF_SX_LPF_R2(_VAL_)                                      SET_REG(ADR_SX_LPF_5GWF,_VAL_,9,0xffffe1ff)
#define SET_RG_5GWF_SX_LPF_R3(_VAL_)                                      SET_REG(ADR_SX_LPF_5GWF,_VAL_,13,0xffff1fff)
#define SET_RG_SX_LPF_VTUNE_TEST(_VAL_)                                   SET_REG(ADR_SX_LPF_5GWF,_VAL_,31,0x7fffffff)
#define SET_RG_SX_TTL_INIT(_VAL_)                                         SET_REG(ADR_SX_TTL,_VAL_,0,0xfffffffc)
#define SET_RG_SX_TTL_FPT(_VAL_)                                          SET_REG(ADR_SX_TTL,_VAL_,2,0xfffffff3)
#define SET_RG_SX_TTL_CPT(_VAL_)                                          SET_REG(ADR_SX_TTL,_VAL_,4,0xffffffcf)
#define SET_RG_SX_TTL_ACCUM(_VAL_)                                        SET_REG(ADR_SX_TTL,_VAL_,6,0xffffff3f)
#define SET_RG_SX_TTL_SUB(_VAL_)                                          SET_REG(ADR_SX_TTL,_VAL_,8,0xfffffcff)
#define SET_RG_SX_TTL_SUB_INV(_VAL_)                                      SET_REG(ADR_SX_TTL,_VAL_,24,0xfeffffff)
#define SET_RG_SX_TTL_VH(_VAL_)                                           SET_REG(ADR_SX_TTL,_VAL_,25,0xf9ffffff)
#define SET_RG_SX_TTL_VL(_VAL_)                                           SET_REG(ADR_SX_TTL,_VAL_,27,0xe7ffffff)
#define SET_RG_SX_VCO_ISEL_MAN(_VAL_)                                     SET_REG(ADR_SX_VCO_ISEL,_VAL_,0,0xfffffffe)
#define SET_RG_SX_VCO_ISEL(_VAL_)                                         SET_REG(ADR_SX_VCO_ISEL,_VAL_,1,0xffffffe1)
#define SET_RG_SX_VCO_RTAIL_SHIFT(_VAL_)                                  SET_REG(ADR_SX_VCO_ISEL,_VAL_,5,0xffffffdf)
#define SET_RG_SX_VCO_VCCBSEL(_VAL_)                                      SET_REG(ADR_SX_VCO_ISEL,_VAL_,21,0xff1fffff)
#define SET_RG_SX_VCO_KVDOUB(_VAL_)                                       SET_REG(ADR_SX_VCO_ISEL,_VAL_,24,0xfeffffff)
#define SET_RG_SX_VCO_VARBSEL(_VAL_)                                      SET_REG(ADR_SX_VCO_ISEL,_VAL_,26,0xf3ffffff)
#define SET_RG_SX_VCO_CS_AWH(_VAL_)                                       SET_REG(ADR_SX_VCO_ISEL,_VAL_,29,0xdfffffff)
#define SET_RG_EN_SX_VOMON_BF(_VAL_)                                      SET_REG(ADR_SX_VCO_ISEL,_VAL_,31,0x7fffffff)
#define SET_RG_VOHSDIVBF_VSEL(_VAL_)                                      SET_REG(ADR_SX_VOBF_HSDIV_MX_RP,_VAL_,0,0xfffffffc)
#define SET_RG_SXBF_VSEL(_VAL_)                                           SET_REG(ADR_SX_VOBF_HSDIV_MX_RP,_VAL_,3,0xffffffe7)
#define SET_RG_HSDIV_FDIVBF1_VSEL(_VAL_)                                  SET_REG(ADR_SX_VOBF_HSDIV_MX_RP,_VAL_,6,0xffffffbf)
#define SET_RG_HSDIV_FDIVBF2_VSEL(_VAL_)                                  SET_REG(ADR_SX_VOBF_HSDIV_MX_RP,_VAL_,7,0xffffff7f)
#define SET_RG_HSDIV_SDIVBF1_VSEL(_VAL_)                                  SET_REG(ADR_SX_VOBF_HSDIV_MX_RP,_VAL_,9,0xfffffdff)
#define SET_RG_HSDIV_SDIVBF2_VSEL(_VAL_)                                  SET_REG(ADR_SX_VOBF_HSDIV_MX_RP,_VAL_,10,0xfffffbff)
#define SET_RG_SXMIX_IBIAS_SEL(_VAL_)                                     SET_REG(ADR_SX_VOBF_HSDIV_MX_RP,_VAL_,13,0xffff9fff)
#define SET_RG_SXMIX_SWB_SEL(_VAL_)                                       SET_REG(ADR_SX_VOBF_HSDIV_MX_RP,_VAL_,15,0xfffe7fff)
#define SET_RG_SXMIX_GMSEL(_VAL_)                                         SET_REG(ADR_SX_VOBF_HSDIV_MX_RP,_VAL_,17,0xfff9ffff)
#define SET_RG_SXREP_SWB_SEL(_VAL_)                                       SET_REG(ADR_SX_VOBF_HSDIV_MX_RP,_VAL_,25,0xf9ffffff)
#define SET_RG_SXREP_CSSEL(_VAL_)                                         SET_REG(ADR_SX_VOBF_HSDIV_MX_RP,_VAL_,27,0xe7ffffff)
#define SET_RG_SX_DIV_VDD1(_VAL_)                                         SET_REG(ADR_SX_DIVIDER___SDM,_VAL_,0,0xfffffffc)
#define SET_RG_SX_DIV_VDD2(_VAL_)                                         SET_REG(ADR_SX_DIVIDER___SDM,_VAL_,2,0xfffffff3)
#define SET_RG_SX_DIV_VDD3(_VAL_)                                         SET_REG(ADR_SX_DIVIDER___SDM,_VAL_,4,0xffffffcf)
#define SET_RG_SX_DIV_SDM_EDGE(_VAL_)                                     SET_REG(ADR_SX_DIVIDER___SDM,_VAL_,7,0xffffff7f)
#define SET_RG_EN_SX_MOD(_VAL_)                                           SET_REG(ADR_SX_DIVIDER___SDM,_VAL_,9,0xfffffdff)
#define SET_RG_EN_SX_DITHER(_VAL_)                                        SET_REG(ADR_SX_DIVIDER___SDM,_VAL_,10,0xfffffbff)
#define SET_RG_SX_MOD_ORDER(_VAL_)                                        SET_REG(ADR_SX_DIVIDER___SDM,_VAL_,11,0xffffe7ff)
#define SET_RG_SX_DITHER_WEIGHT(_VAL_)                                    SET_REG(ADR_SX_DIVIDER___SDM,_VAL_,13,0xffff9fff)
#define SET_RG_SX_SUB_SEL_MAN(_VAL_)                                      SET_REG(ADR_SX_SBCAL,_VAL_,0,0xfffffffe)
#define SET_RG_SX_SUB_SEL(_VAL_)                                          SET_REG(ADR_SX_SBCAL,_VAL_,1,0xfffffe01)
#define SET_RG_SX_SUB_C0P5_DIS(_VAL_)                                     SET_REG(ADR_SX_SBCAL,_VAL_,9,0xfffffdff)
#define SET_RG_SX_SBCAL_CT(_VAL_)                                         SET_REG(ADR_SX_SBCAL,_VAL_,10,0xfffff3ff)
#define SET_RG_SX_SBCAL_WT(_VAL_)                                         SET_REG(ADR_SX_SBCAL,_VAL_,12,0xffffefff)
#define SET_RG_SX_SBCAL_DIFFMIN(_VAL_)                                    SET_REG(ADR_SX_SBCAL,_VAL_,13,0xffffdfff)
#define SET_RG_SX_SBCAL_NTARG_MAN(_VAL_)                                  SET_REG(ADR_SX_SBCAL,_VAL_,14,0xffffbfff)
#define SET_RG_SX_SBCAL_NTARG(_VAL_)                                      SET_REG(ADR_SX_SBCAL,_VAL_,15,0x00007fff)
#define SET_RG_SX_VOAAC_TAR(_VAL_)                                        SET_REG(ADR_SX_VOAAC_LOGEN_CALIBRATION,_VAL_,0,0xfffffff0)
#define SET_RG_SX_VOAAC_TAR_OST(_VAL_)                                    SET_REG(ADR_SX_VOAAC_LOGEN_CALIBRATION,_VAL_,4,0xffffffef)
#define SET_RG_VO8G_AAC_IOST(_VAL_)                                       SET_REG(ADR_SX_VOAAC_LOGEN_CALIBRATION,_VAL_,5,0xffffff9f)
#define SET_RG_VO8G_AAC_IMAX(_VAL_)                                       SET_REG(ADR_SX_VOAAC_LOGEN_CALIBRATION,_VAL_,7,0xfffff87f)
#define SET_RG_SX_AAC_ACCUMH(_VAL_)                                       SET_REG(ADR_SX_VOAAC_LOGEN_CALIBRATION,_VAL_,11,0xffffe7ff)
#define SET_RG_SX_AAC_ACCUML(_VAL_)                                       SET_REG(ADR_SX_VOAAC_LOGEN_CALIBRATION,_VAL_,13,0xffff9fff)
#define SET_RG_SX_AAC_EN_MAN(_VAL_)                                       SET_REG(ADR_SX_VOAAC_LOGEN_CALIBRATION,_VAL_,15,0xffff7fff)
#define SET_RG_SX_AAC_EN(_VAL_)                                           SET_REG(ADR_SX_VOAAC_LOGEN_CALIBRATION,_VAL_,16,0xfffeffff)
#define SET_RG_SX_AAC_EVA_MAN(_VAL_)                                      SET_REG(ADR_SX_VOAAC_LOGEN_CALIBRATION,_VAL_,17,0xfffdffff)
#define SET_RG_SX_AAC_EVA(_VAL_)                                          SET_REG(ADR_SX_VOAAC_LOGEN_CALIBRATION,_VAL_,18,0xfffbffff)
#define SET_RG_AAC_TAR_MAN(_VAL_)                                         SET_REG(ADR_SX_VOAAC_LOGEN_CALIBRATION,_VAL_,19,0xfff7ffff)
#define SET_RG_VO8G_AAC_RTAIL_SHIFT_INI(_VAL_)                            SET_REG(ADR_SX_VOAAC_LOGEN_CALIBRATION,_VAL_,20,0xffefffff)
#define SET_RG_SX_AAC_INIT(_VAL_)                                         SET_REG(ADR_SX_VOAAC_LOGEN_CALIBRATION,_VAL_,21,0xff9fffff)
#define SET_RG_SX_AAC_EVA_TS(_VAL_)                                       SET_REG(ADR_SX_VOAAC_LOGEN_CALIBRATION,_VAL_,23,0xfe7fffff)
#define SET_RG_AAC_PDSW_EN_MAN(_VAL_)                                     SET_REG(ADR_SX_VOAAC_LOGEN_CALIBRATION,_VAL_,25,0xfdffffff)
#define SET_RG_EN_AAC_VOPDSW(_VAL_)                                       SET_REG(ADR_SX_VOAAC_LOGEN_CALIBRATION,_VAL_,26,0xfbffffff)
#define SET_RG_EN_AAC_MXPDSW(_VAL_)                                       SET_REG(ADR_SX_VOAAC_LOGEN_CALIBRATION,_VAL_,27,0xf7ffffff)
#define SET_RG_EN_AAC_RPPDSW(_VAL_)                                       SET_REG(ADR_SX_VOAAC_LOGEN_CALIBRATION,_VAL_,28,0xefffffff)
#define SET_RG_SX_AAC_TEST_EN(_VAL_)                                      SET_REG(ADR_SX_VOAAC_LOGEN_CALIBRATION,_VAL_,30,0xbfffffff)
#define SET_RG_SX_AAC_TEST_SEL(_VAL_)                                     SET_REG(ADR_SX_VOAAC_LOGEN_CALIBRATION,_VAL_,31,0x7fffffff)
#define SET_RG_SX_MIXAAC_TAR(_VAL_)                                       SET_REG(ADR_SX_LOGEN_CALIBRATION,_VAL_,0,0xfffffff0)
#define SET_RG_SX_MIXAAC_TAR_OST(_VAL_)                                   SET_REG(ADR_SX_LOGEN_CALIBRATION,_VAL_,4,0xffffffef)
#define SET_RG_SXMIX_SCA_SEL_MAN(_VAL_)                                   SET_REG(ADR_SX_LOGEN_CALIBRATION,_VAL_,5,0xffffffdf)
#define SET_RG_SXMIX_SCA_SEL(_VAL_)                                       SET_REG(ADR_SX_LOGEN_CALIBRATION,_VAL_,6,0xfffff83f)
#define SET_RG_SX_REPAAC_TAR(_VAL_)                                       SET_REG(ADR_SX_LOGEN_CALIBRATION,_VAL_,13,0xfffe1fff)
#define SET_RG_SX_REPAAC_TAR_OST(_VAL_)                                   SET_REG(ADR_SX_LOGEN_CALIBRATION,_VAL_,17,0xfffdffff)
#define SET_RG_SXREP_SCA_SEL_MAN(_VAL_)                                   SET_REG(ADR_SX_LOGEN_CALIBRATION,_VAL_,18,0xfffbffff)
#define SET_RG_SXREP_SCA_SEL(_VAL_)                                       SET_REG(ADR_SX_LOGEN_CALIBRATION,_VAL_,19,0xff07ffff)
#define SET_RG_WF_RX_ABBCTUNE(_VAL_)                                      SET_REG(ADR_WIFI_HT20_RX_FILTER_REGISTER,_VAL_,0,0xffffff80)
#define SET_RG_WF_RX_ABBCFIX(_VAL_)                                       SET_REG(ADR_WIFI_HT20_RX_FILTER_REGISTER,_VAL_,7,0xfffffe7f)
#define SET_RG_WF_RX_ABB_AC_MODE(_VAL_)                                   SET_REG(ADR_WIFI_HT20_RX_FILTER_REGISTER,_VAL_,9,0xfffffdff)
#define SET_RG_WF_RX_ABB_N_MODE(_VAL_)                                    SET_REG(ADR_WIFI_HT20_RX_FILTER_REGISTER,_VAL_,10,0xfffffbff)
#define SET_RG_WF_RX_ABB_BT_MODE(_VAL_)                                   SET_REG(ADR_WIFI_HT20_RX_FILTER_REGISTER,_VAL_,11,0xffffe7ff)
#define SET_RG_WF_RX_ABB_ADDI(_VAL_)                                      SET_REG(ADR_WIFI_HT20_RX_FILTER_REGISTER,_VAL_,13,0xffff9fff)
#define SET_RG_WF_RX_ABB_IDIV2(_VAL_)                                     SET_REG(ADR_WIFI_HT20_RX_FILTER_REGISTER,_VAL_,15,0xffff7fff)
#define SET_RG_WF_RXADC_VREFDRB2(_VAL_)                                   SET_REG(ADR_WIFI_HT20_RX_FILTER_REGISTER,_VAL_,16,0xfffeffff)
#define SET_RG_WF_N_RX_ABBCTUNE(_VAL_)                                    SET_REG(ADR_WIFI_HT40_RX_FILTER_REGISTER,_VAL_,0,0xffffff80)
#define SET_RG_WF_N_RX_ABBCFIX(_VAL_)                                     SET_REG(ADR_WIFI_HT40_RX_FILTER_REGISTER,_VAL_,7,0xfffffe7f)
#define SET_RG_WF_N_RX_ABB_AC_MODE(_VAL_)                                 SET_REG(ADR_WIFI_HT40_RX_FILTER_REGISTER,_VAL_,9,0xfffffdff)
#define SET_RG_WF_N_RX_ABB_N_MODE(_VAL_)                                  SET_REG(ADR_WIFI_HT40_RX_FILTER_REGISTER,_VAL_,10,0xfffffbff)
#define SET_RG_WF_N_RX_ABB_BT_MODE(_VAL_)                                 SET_REG(ADR_WIFI_HT40_RX_FILTER_REGISTER,_VAL_,11,0xffffe7ff)
#define SET_RG_WF_N_RX_ABB_ADDI(_VAL_)                                    SET_REG(ADR_WIFI_HT40_RX_FILTER_REGISTER,_VAL_,13,0xffff9fff)
#define SET_RG_WF_N_RX_ABB_IDIV2(_VAL_)                                   SET_REG(ADR_WIFI_HT40_RX_FILTER_REGISTER,_VAL_,15,0xffff7fff)
#define SET_RG_WF_N_RXADC_VREFDRB2(_VAL_)                                 SET_REG(ADR_WIFI_HT40_RX_FILTER_REGISTER,_VAL_,16,0xfffeffff)
#define SET_RG_WF_AC_RX_ABBCTUNE(_VAL_)                                   SET_REG(ADR_WIFI_VHT80_RX_FILTER_REGISTER,_VAL_,0,0xffffff80)
#define SET_RG_WF_AC_RX_ABBCFIX(_VAL_)                                    SET_REG(ADR_WIFI_VHT80_RX_FILTER_REGISTER,_VAL_,7,0xfffffe7f)
#define SET_RG_WF_AC_RX_ABB_AC_MODE(_VAL_)                                SET_REG(ADR_WIFI_VHT80_RX_FILTER_REGISTER,_VAL_,9,0xfffffdff)
#define SET_RG_WF_AC_RX_ABB_N_MODE(_VAL_)                                 SET_REG(ADR_WIFI_VHT80_RX_FILTER_REGISTER,_VAL_,10,0xfffffbff)
#define SET_RG_WF_AC_RX_ABB_BT_MODE(_VAL_)                                SET_REG(ADR_WIFI_VHT80_RX_FILTER_REGISTER,_VAL_,11,0xffffe7ff)
#define SET_RG_WF_AC_RX_ABB_ADDI(_VAL_)                                   SET_REG(ADR_WIFI_VHT80_RX_FILTER_REGISTER,_VAL_,13,0xffff9fff)
#define SET_RG_WF_AC_RX_ABB_IDIV2(_VAL_)                                  SET_REG(ADR_WIFI_VHT80_RX_FILTER_REGISTER,_VAL_,15,0xffff7fff)
#define SET_RG_WF_AC_RXADC_VREFDRB2(_VAL_)                                SET_REG(ADR_WIFI_VHT80_RX_FILTER_REGISTER,_VAL_,16,0xfffeffff)
#define SET_RG_BT1M_RX_ABBCTUNE(_VAL_)                                    SET_REG(ADR_BT_1M_RX_FILTER_REGISTER,_VAL_,0,0xffffff80)
#define SET_RG_BT1M_RX_ABBCFIX(_VAL_)                                     SET_REG(ADR_BT_1M_RX_FILTER_REGISTER,_VAL_,7,0xfffffe7f)
#define SET_RG_BT1M_RX_ABB_AC_MODE(_VAL_)                                 SET_REG(ADR_BT_1M_RX_FILTER_REGISTER,_VAL_,9,0xfffffdff)
#define SET_RG_BT1M_RX_ABB_N_MODE(_VAL_)                                  SET_REG(ADR_BT_1M_RX_FILTER_REGISTER,_VAL_,10,0xfffffbff)
#define SET_RG_BT1M_RX_ABB_BT_MODE(_VAL_)                                 SET_REG(ADR_BT_1M_RX_FILTER_REGISTER,_VAL_,11,0xffffe7ff)
#define SET_RG_BT1M_RX_ABB_ADDI(_VAL_)                                    SET_REG(ADR_BT_1M_RX_FILTER_REGISTER,_VAL_,13,0xffff9fff)
#define SET_RG_BT1M_RX_ABB_IDIV2(_VAL_)                                   SET_REG(ADR_BT_1M_RX_FILTER_REGISTER,_VAL_,15,0xffff7fff)
#define SET_RG_BT1M_RXADC_VREFDRB2(_VAL_)                                 SET_REG(ADR_BT_1M_RX_FILTER_REGISTER,_VAL_,16,0xfffeffff)
#define SET_RG_BT2M_RX_ABBCTUNE(_VAL_)                                    SET_REG(ADR_BT_2M_RX_FILTER_REGISTER,_VAL_,0,0xffffff80)
#define SET_RG_BT2M_RX_ABBCFIX(_VAL_)                                     SET_REG(ADR_BT_2M_RX_FILTER_REGISTER,_VAL_,7,0xfffffe7f)
#define SET_RG_BT2M_RX_ABB_AC_MODE(_VAL_)                                 SET_REG(ADR_BT_2M_RX_FILTER_REGISTER,_VAL_,9,0xfffffdff)
#define SET_RG_BT2M_RX_ABB_N_MODE(_VAL_)                                  SET_REG(ADR_BT_2M_RX_FILTER_REGISTER,_VAL_,10,0xfffffbff)
#define SET_RG_BT2M_RX_ABB_BT_MODE(_VAL_)                                 SET_REG(ADR_BT_2M_RX_FILTER_REGISTER,_VAL_,11,0xffffe7ff)
#define SET_RG_BT2M_RX_ABB_ADDI(_VAL_)                                    SET_REG(ADR_BT_2M_RX_FILTER_REGISTER,_VAL_,13,0xffff9fff)
#define SET_RG_BT2M_RX_ABB_IDIV2(_VAL_)                                   SET_REG(ADR_BT_2M_RX_FILTER_REGISTER,_VAL_,15,0xffff7fff)
#define SET_RG_BT2M_RXADC_VREFDRB2(_VAL_)                                 SET_REG(ADR_BT_2M_RX_FILTER_REGISTER,_VAL_,16,0xfffeffff)
#define SET_RG_WF_TXLPF_CTUNE(_VAL_)                                      SET_REG(ADR_WIFI_BT_TX_FILTER_REGISTER,_VAL_,0,0xffffff80)
#define SET_RG_WF_TXLPF_BT_MODE(_VAL_)                                    SET_REG(ADR_WIFI_BT_TX_FILTER_REGISTER,_VAL_,7,0xffffff7f)
#define SET_RG_WF_TXLPF_R1B(_VAL_)                                        SET_REG(ADR_WIFI_BT_TX_FILTER_REGISTER,_VAL_,8,0xfffff0ff)
#define SET_RG_BT_TXLPF_CTUNE(_VAL_)                                      SET_REG(ADR_WIFI_BT_TX_FILTER_REGISTER,_VAL_,16,0xff80ffff)
#define SET_RG_BT_TXLPF_BT_MODE(_VAL_)                                    SET_REG(ADR_WIFI_BT_TX_FILTER_REGISTER,_VAL_,23,0xff7fffff)
#define SET_RG_BT_TXLPF_R1B(_VAL_)                                        SET_REG(ADR_WIFI_BT_TX_FILTER_REGISTER,_VAL_,24,0xf0ffffff)
#define SET_RG_TRX_IDAC1DB(_VAL_)                                         SET_REG(ADR_ABB_AFE_CONTROL_REGISTER,_VAL_,0,0xfffffffe)
#define SET_RG_TRX_PDBIAS(_VAL_)                                          SET_REG(ADR_ABB_AFE_CONTROL_REGISTER,_VAL_,1,0xfffffffd)
#define SET_RG_RX_ABBOUT_TRI_STATE(_VAL_)                                 SET_REG(ADR_ABB_CONTROL_REGISTER,_VAL_,0,0xfffffffe)
#define SET_RG_RX_EN_IDACA_COURSE(_VAL_)                                  SET_REG(ADR_ABB_CONTROL_REGISTER,_VAL_,1,0xfffffffd)
#define SET_RG_RX_EN_LOOPA(_VAL_)                                         SET_REG(ADR_ABB_CONTROL_REGISTER,_VAL_,2,0xfffffffb)
#define SET_RG_RX_FILTER1ST(_VAL_)                                        SET_REG(ADR_ABB_CONTROL_REGISTER,_VAL_,3,0xffffffe7)
#define SET_RG_RX_FILTER2ND(_VAL_)                                        SET_REG(ADR_ABB_CONTROL_REGISTER,_VAL_,5,0xffffff9f)
#define SET_RG_RX_FILTER3RD(_VAL_)                                        SET_REG(ADR_ABB_CONTROL_REGISTER,_VAL_,7,0xfffffe7f)
#define SET_RG_RX_FILTERI_COURSE(_VAL_)                                   SET_REG(ADR_ABB_CONTROL_REGISTER,_VAL_,9,0xfffff9ff)
#define SET_RG_RX_FILTERVCM(_VAL_)                                        SET_REG(ADR_ABB_CONTROL_REGISTER,_VAL_,11,0xffffc7ff)
#define SET_RG_RX_FILTER_IDAC(_VAL_)                                      SET_REG(ADR_ABB_CONTROL_REGISTER,_VAL_,14,0xffff3fff)
#define SET_RG_RX_OUTVCM(_VAL_)                                           SET_REG(ADR_ABB_CONTROL_REGISTER,_VAL_,16,0xfff8ffff)
#define SET_RG_TXLPF_ADDI(_VAL_)                                          SET_REG(ADR_ABB_CONTROL_REGISTER,_VAL_,19,0xffe7ffff)
#define SET_RG_TXLPF_FILTER1ST(_VAL_)                                     SET_REG(ADR_ABB_CONTROL_REGISTER,_VAL_,21,0xff9fffff)
#define SET_RG_TXLPF_FILTER2ND(_VAL_)                                     SET_REG(ADR_ABB_CONTROL_REGISTER,_VAL_,23,0xfe7fffff)
#define SET_RG_TXLPF_ICOURSE(_VAL_)                                       SET_REG(ADR_ABB_CONTROL_REGISTER,_VAL_,25,0xf9ffffff)
#define SET_RG_TXLPF_MODVCM_EN(_VAL_)                                     SET_REG(ADR_ABB_CONTROL_REGISTER,_VAL_,27,0xf7ffffff)
#define SET_RG_TXLPF_OSDAC_EN(_VAL_)                                      SET_REG(ADR_ABB_CONTROL_REGISTER,_VAL_,28,0xefffffff)
#define SET_RG_TXLPF_TRI_STATE(_VAL_)                                     SET_REG(ADR_ABB_CONTROL_REGISTER,_VAL_,29,0xdfffffff)
#define SET_RG_TXLPF_VCM(_VAL_)                                           SET_REG(ADR_ABB_CONTROL_REGISTER,_VAL_,30,0x3fffffff)
#define SET_RG_RXADC_CLKSEL(_VAL_)                                        SET_REG(ADR_AFE_CONTROL_REGISTER,_VAL_,0,0xfffffffe)
#define SET_RG_RXADC_PDICH(_VAL_)                                         SET_REG(ADR_AFE_CONTROL_REGISTER,_VAL_,1,0xfffffffd)
#define SET_RG_RXADC_PDQCH(_VAL_)                                         SET_REG(ADR_AFE_CONTROL_REGISTER,_VAL_,2,0xfffffffb)
#define SET_RG_RXADC_TSEL(_VAL_)                                          SET_REG(ADR_AFE_CONTROL_REGISTER,_VAL_,3,0xffffffe7)
#define SET_RG_RXADC_VREFSEL(_VAL_)                                       SET_REG(ADR_AFE_CONTROL_REGISTER,_VAL_,5,0xffffff9f)
#define SET_RG_TXDAC_CKEDGE(_VAL_)                                        SET_REG(ADR_AFE_CONTROL_REGISTER,_VAL_,7,0xffffff7f)
#define SET_RG_TXDAC_ENICH(_VAL_)                                         SET_REG(ADR_AFE_CONTROL_REGISTER,_VAL_,8,0xfffffeff)
#define SET_RG_TXDAC_ENQCH(_VAL_)                                         SET_REG(ADR_AFE_CONTROL_REGISTER,_VAL_,9,0xfffffdff)
#define SET_RG_TXDAC_IBIAS(_VAL_)                                         SET_REG(ADR_AFE_CONTROL_REGISTER,_VAL_,10,0xfffff3ff)
#define SET_RG_TXDAC_FASTBIAS_EN(_VAL_)                                   SET_REG(ADR_AFE_CONTROL_REGISTER,_VAL_,12,0xffffefff)
#define SET_RG_TXDAC_RLON(_VAL_)                                          SET_REG(ADR_AFE_CONTROL_REGISTER,_VAL_,13,0xffffdfff)
#define SET_RG_TXDAC_TSEL(_VAL_)                                          SET_REG(ADR_AFE_CONTROL_REGISTER,_VAL_,14,0xfffe3fff)
#define SET_RG_TXDAC_VCMO(_VAL_)                                          SET_REG(ADR_AFE_CONTROL_REGISTER,_VAL_,17,0xfff9ffff)
#define SET_RG_TXDAC_OUT_HIZ(_VAL_)                                       SET_REG(ADR_AFE_CONTROL_REGISTER,_VAL_,19,0xfff7ffff)
#define SET_RG_EN_SARADC_MANUAL(_VAL_)                                    SET_REG(ADR_SARADC_CONTROL_REGISTER,_VAL_,0,0xfffffffe)
#define SET_RG_EN_SARADC(_VAL_)                                           SET_REG(ADR_SARADC_CONTROL_REGISTER,_VAL_,1,0xfffffffd)
#define SET_RG_SARADC_VRSEL(_VAL_)                                        SET_REG(ADR_SARADC_CONTROL_REGISTER,_VAL_,3,0xffffffe7)
#define SET_RG_SARADC_TSEL(_VAL_)                                         SET_REG(ADR_SARADC_CONTROL_REGISTER,_VAL_,8,0xfffffcff)
#define SET_RG_SARADC_2G_TSSI(_VAL_)                                      SET_REG(ADR_SARADC_CONTROL_REGISTER,_VAL_,20,0xffefffff)
#define SET_RG_SARADC_2G_THERMAL(_VAL_)                                   SET_REG(ADR_SARADC_CONTROL_REGISTER,_VAL_,22,0xffbfffff)
#define SET_RG_SARADC_RSSI_MANUAL(_VAL_)                                  SET_REG(ADR_SARADC_CONTROL_REGISTER,_VAL_,24,0xfeffffff)
#define SET_RG_SARADC_RSSI(_VAL_)                                         SET_REG(ADR_SARADC_CONTROL_REGISTER,_VAL_,25,0xfdffffff)
#define SET_RG_SARADC_CLKL(_VAL_)                                         SET_REG(ADR_SARADC_CONTROL_REGISTER,_VAL_,27,0xf7ffffff)
#define SET_RG_SARADC_CLKL_MANUAL(_VAL_)                                  SET_REG(ADR_SARADC_CONTROL_REGISTER,_VAL_,28,0xefffffff)
#define SET_RG_SARADC_CLKH(_VAL_)                                         SET_REG(ADR_SARADC_CONTROL_REGISTER,_VAL_,29,0xdfffffff)
#define SET_RG_SARADC_CLKH_MANUAL(_VAL_)                                  SET_REG(ADR_SARADC_CONTROL_REGISTER,_VAL_,30,0xbfffffff)
#define SET_RG_WF_TXLPF_IOFFSET(_VAL_)                                    SET_REG(ADR_WF_TX_FILTER_DCOC_REGISTER,_VAL_,0,0xffffff80)
#define SET_RG_WF_TXLPF_QOFFSET(_VAL_)                                    SET_REG(ADR_WF_TX_FILTER_DCOC_REGISTER,_VAL_,8,0xffff80ff)
#define SET_RG_BT_TXLPF_IOFFSET(_VAL_)                                    SET_REG(ADR_BT_TX_FILTER_DCOC_REGISTER,_VAL_,0,0xffffff80)
#define SET_RG_BT_TXLPF_QOFFSET(_VAL_)                                    SET_REG(ADR_BT_TX_FILTER_DCOC_REGISTER,_VAL_,8,0xffff80ff)
#define SET_RG_WF_IDACI_TZ0_PGAG0(_VAL_)                                  SET_REG(ADR_WF_DCOC_IDAC_REGISTER1,_VAL_,0,0xffffffc0)
#define SET_RG_WF_IDACI_TZ0_PGAG1(_VAL_)                                  SET_REG(ADR_WF_DCOC_IDAC_REGISTER1,_VAL_,6,0xfffff03f)
#define SET_RG_WF_IDACI_TZ0_PGAG2(_VAL_)                                  SET_REG(ADR_WF_DCOC_IDAC_REGISTER1,_VAL_,12,0xfffc0fff)
#define SET_RG_WF_IDACI_TZ0_PGAG3(_VAL_)                                  SET_REG(ADR_WF_DCOC_IDAC_REGISTER1,_VAL_,18,0xff03ffff)
#define SET_RG_WF_IDACI_TZ0_PGAG4(_VAL_)                                  SET_REG(ADR_WF_DCOC_IDAC_REGISTER1,_VAL_,24,0xc0ffffff)
#define SET_RG_WF_IDACQ_TZ0_PGAG0(_VAL_)                                  SET_REG(ADR_WF_DCOC_IDAC_REGISTER2,_VAL_,0,0xffffffc0)
#define SET_RG_WF_IDACQ_TZ0_PGAG1(_VAL_)                                  SET_REG(ADR_WF_DCOC_IDAC_REGISTER2,_VAL_,6,0xfffff03f)
#define SET_RG_WF_IDACQ_TZ0_PGAG2(_VAL_)                                  SET_REG(ADR_WF_DCOC_IDAC_REGISTER2,_VAL_,12,0xfffc0fff)
#define SET_RG_WF_IDACQ_TZ0_PGAG3(_VAL_)                                  SET_REG(ADR_WF_DCOC_IDAC_REGISTER2,_VAL_,18,0xff03ffff)
#define SET_RG_WF_IDACQ_TZ0_PGAG4(_VAL_)                                  SET_REG(ADR_WF_DCOC_IDAC_REGISTER2,_VAL_,24,0xc0ffffff)
#define SET_RG_WF_IDACI_TZ0_COARSE0(_VAL_)                                SET_REG(ADR_WF_DCOC_IDAC_REGISTER3,_VAL_,0,0xffffffc0)
#define SET_RG_WF_IDACI_TZ0_COARSE1(_VAL_)                                SET_REG(ADR_WF_DCOC_IDAC_REGISTER3,_VAL_,6,0xfffff03f)
#define SET_RG_WF_IDACI_TZ0_COARSE2(_VAL_)                                SET_REG(ADR_WF_DCOC_IDAC_REGISTER3,_VAL_,12,0xfffc0fff)
#define SET_RG_WF_IDACI_TZ0_COARSE3(_VAL_)                                SET_REG(ADR_WF_DCOC_IDAC_REGISTER3,_VAL_,18,0xff03ffff)
#define SET_RG_WF_IDACI_TZ0_COARSE4(_VAL_)                                SET_REG(ADR_WF_DCOC_IDAC_REGISTER3,_VAL_,24,0xc0ffffff)
#define SET_RG_WF_IDACQ_TZ0_COARSE0(_VAL_)                                SET_REG(ADR_WF_DCOC_IDAC_REGISTER4,_VAL_,0,0xffffffc0)
#define SET_RG_WF_IDACQ_TZ0_COARSE1(_VAL_)                                SET_REG(ADR_WF_DCOC_IDAC_REGISTER4,_VAL_,6,0xfffff03f)
#define SET_RG_WF_IDACQ_TZ0_COARSE2(_VAL_)                                SET_REG(ADR_WF_DCOC_IDAC_REGISTER4,_VAL_,12,0xfffc0fff)
#define SET_RG_WF_IDACQ_TZ0_COARSE3(_VAL_)                                SET_REG(ADR_WF_DCOC_IDAC_REGISTER4,_VAL_,18,0xff03ffff)
#define SET_RG_WF_IDACQ_TZ0_COARSE4(_VAL_)                                SET_REG(ADR_WF_DCOC_IDAC_REGISTER4,_VAL_,24,0xc0ffffff)
#define SET_RG_WF_IDACI_TZ1_PGAG0(_VAL_)                                  SET_REG(ADR_WF_DCOC_IDAC_REGISTER5,_VAL_,0,0xffffffc0)
#define SET_RG_WF_IDACI_TZ1_PGAG1(_VAL_)                                  SET_REG(ADR_WF_DCOC_IDAC_REGISTER5,_VAL_,6,0xfffff03f)
#define SET_RG_WF_IDACI_TZ1_PGAG2(_VAL_)                                  SET_REG(ADR_WF_DCOC_IDAC_REGISTER5,_VAL_,12,0xfffc0fff)
#define SET_RG_WF_IDACI_TZ1_PGAG3(_VAL_)                                  SET_REG(ADR_WF_DCOC_IDAC_REGISTER5,_VAL_,18,0xff03ffff)
#define SET_RG_WF_IDACI_TZ1_PGAG4(_VAL_)                                  SET_REG(ADR_WF_DCOC_IDAC_REGISTER5,_VAL_,24,0xc0ffffff)
#define SET_RG_WF_IDACQ_TZ1_PGAG0(_VAL_)                                  SET_REG(ADR_WF_DCOC_IDAC_REGISTER6,_VAL_,0,0xffffffc0)
#define SET_RG_WF_IDACQ_TZ1_PGAG1(_VAL_)                                  SET_REG(ADR_WF_DCOC_IDAC_REGISTER6,_VAL_,6,0xfffff03f)
#define SET_RG_WF_IDACQ_TZ1_PGAG2(_VAL_)                                  SET_REG(ADR_WF_DCOC_IDAC_REGISTER6,_VAL_,12,0xfffc0fff)
#define SET_RG_WF_IDACQ_TZ1_PGAG3(_VAL_)                                  SET_REG(ADR_WF_DCOC_IDAC_REGISTER6,_VAL_,18,0xff03ffff)
#define SET_RG_WF_IDACQ_TZ1_PGAG4(_VAL_)                                  SET_REG(ADR_WF_DCOC_IDAC_REGISTER6,_VAL_,24,0xc0ffffff)
#define SET_RG_WF_IDACI_TZ1_COARSE0(_VAL_)                                SET_REG(ADR_WF_DCOC_IDAC_REGISTER7,_VAL_,0,0xffffffc0)
#define SET_RG_WF_IDACI_TZ1_COARSE1(_VAL_)                                SET_REG(ADR_WF_DCOC_IDAC_REGISTER7,_VAL_,6,0xfffff03f)
#define SET_RG_WF_IDACI_TZ1_COARSE2(_VAL_)                                SET_REG(ADR_WF_DCOC_IDAC_REGISTER7,_VAL_,12,0xfffc0fff)
#define SET_RG_WF_IDACI_TZ1_COARSE3(_VAL_)                                SET_REG(ADR_WF_DCOC_IDAC_REGISTER7,_VAL_,18,0xff03ffff)
#define SET_RG_WF_IDACI_TZ1_COARSE4(_VAL_)                                SET_REG(ADR_WF_DCOC_IDAC_REGISTER7,_VAL_,24,0xc0ffffff)
#define SET_RG_WF_IDACQ_TZ1_COARSE0(_VAL_)                                SET_REG(ADR_WF_DCOC_IDAC_REGISTER8,_VAL_,0,0xffffffc0)
#define SET_RG_WF_IDACQ_TZ1_COARSE1(_VAL_)                                SET_REG(ADR_WF_DCOC_IDAC_REGISTER8,_VAL_,6,0xfffff03f)
#define SET_RG_WF_IDACQ_TZ1_COARSE2(_VAL_)                                SET_REG(ADR_WF_DCOC_IDAC_REGISTER8,_VAL_,12,0xfffc0fff)
#define SET_RG_WF_IDACQ_TZ1_COARSE3(_VAL_)                                SET_REG(ADR_WF_DCOC_IDAC_REGISTER8,_VAL_,18,0xff03ffff)
#define SET_RG_WF_IDACQ_TZ1_COARSE4(_VAL_)                                SET_REG(ADR_WF_DCOC_IDAC_REGISTER8,_VAL_,24,0xc0ffffff)
#define SET_RG_BT1M_IDACI_TZ0_PGAG0(_VAL_)                                SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER1,_VAL_,0,0xffffffc0)
#define SET_RG_BT1M_IDACI_TZ0_PGAG1(_VAL_)                                SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER1,_VAL_,6,0xfffff03f)
#define SET_RG_BT1M_IDACI_TZ0_PGAG2(_VAL_)                                SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER1,_VAL_,12,0xfffc0fff)
#define SET_RG_BT1M_IDACI_TZ0_PGAG3(_VAL_)                                SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER1,_VAL_,18,0xff03ffff)
#define SET_RG_BT1M_IDACI_TZ0_PGAG4(_VAL_)                                SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER1,_VAL_,24,0xc0ffffff)
#define SET_RG_BT1M_IDACQ_TZ0_PGAG0(_VAL_)                                SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER2,_VAL_,0,0xffffffc0)
#define SET_RG_BT1M_IDACQ_TZ0_PGAG1(_VAL_)                                SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER2,_VAL_,6,0xfffff03f)
#define SET_RG_BT1M_IDACQ_TZ0_PGAG2(_VAL_)                                SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER2,_VAL_,12,0xfffc0fff)
#define SET_RG_BT1M_IDACQ_TZ0_PGAG3(_VAL_)                                SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER2,_VAL_,18,0xff03ffff)
#define SET_RG_BT1M_IDACQ_TZ0_PGAG4(_VAL_)                                SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER2,_VAL_,24,0xc0ffffff)
#define SET_RG_BT1M_IDACI_TZ0_COARSE0(_VAL_)                              SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER3,_VAL_,0,0xfffffff0)
#define SET_RG_BT1M_IDACI_TZ0_COARSE1(_VAL_)                              SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER3,_VAL_,4,0xffffff0f)
#define SET_RG_BT1M_IDACI_TZ0_COARSE2(_VAL_)                              SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER3,_VAL_,8,0xfffff0ff)
#define SET_RG_BT1M_IDACI_TZ0_COARSE3(_VAL_)                              SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER3,_VAL_,12,0xffff0fff)
#define SET_RG_BT1M_IDACI_TZ0_COARSE4(_VAL_)                              SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER3,_VAL_,16,0xfff0ffff)
#define SET_RG_BT1M_IDACQ_TZ0_COARSE0(_VAL_)                              SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER4,_VAL_,0,0xfffffff0)
#define SET_RG_BT1M_IDACQ_TZ0_COARSE1(_VAL_)                              SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER4,_VAL_,4,0xffffff0f)
#define SET_RG_BT1M_IDACQ_TZ0_COARSE2(_VAL_)                              SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER4,_VAL_,8,0xfffff0ff)
#define SET_RG_BT1M_IDACQ_TZ0_COARSE3(_VAL_)                              SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER4,_VAL_,12,0xffff0fff)
#define SET_RG_BT1M_IDACQ_TZ0_COARSE4(_VAL_)                              SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER4,_VAL_,16,0xfff0ffff)
#define SET_RG_BT1M_IDACI_TZ1_PGAG0(_VAL_)                                SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER5,_VAL_,0,0xffffffc0)
#define SET_RG_BT1M_IDACI_TZ1_PGAG1(_VAL_)                                SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER5,_VAL_,6,0xfffff03f)
#define SET_RG_BT1M_IDACI_TZ1_PGAG2(_VAL_)                                SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER5,_VAL_,12,0xfffc0fff)
#define SET_RG_BT1M_IDACI_TZ1_PGAG3(_VAL_)                                SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER5,_VAL_,18,0xff03ffff)
#define SET_RG_BT1M_IDACI_TZ1_PGAG4(_VAL_)                                SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER5,_VAL_,24,0xc0ffffff)
#define SET_RG_BT1M_IDACQ_TZ1_PGAG0(_VAL_)                                SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER6,_VAL_,0,0xffffffc0)
#define SET_RG_BT1M_IDACQ_TZ1_PGAG1(_VAL_)                                SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER6,_VAL_,6,0xfffff03f)
#define SET_RG_BT1M_IDACQ_TZ1_PGAG2(_VAL_)                                SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER6,_VAL_,12,0xfffc0fff)
#define SET_RG_BT1M_IDACQ_TZ1_PGAG3(_VAL_)                                SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER6,_VAL_,18,0xff03ffff)
#define SET_RG_BT1M_IDACQ_TZ1_PGAG4(_VAL_)                                SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER6,_VAL_,24,0xc0ffffff)
#define SET_RG_BT1M_IDACI_TZ1_COARSE0(_VAL_)                              SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER7,_VAL_,0,0xfffffff0)
#define SET_RG_BT1M_IDACI_TZ1_COARSE1(_VAL_)                              SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER7,_VAL_,4,0xffffff0f)
#define SET_RG_BT1M_IDACI_TZ1_COARSE2(_VAL_)                              SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER7,_VAL_,8,0xfffff0ff)
#define SET_RG_BT1M_IDACI_TZ1_COARSE3(_VAL_)                              SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER7,_VAL_,12,0xffff0fff)
#define SET_RG_BT1M_IDACI_TZ1_COARSE4(_VAL_)                              SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER7,_VAL_,16,0xfff0ffff)
#define SET_RG_BT1M_IDACQ_TZ1_COARSE0(_VAL_)                              SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER8,_VAL_,0,0xfffffff0)
#define SET_RG_BT1M_IDACQ_TZ1_COARSE1(_VAL_)                              SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER8,_VAL_,4,0xffffff0f)
#define SET_RG_BT1M_IDACQ_TZ1_COARSE2(_VAL_)                              SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER8,_VAL_,8,0xfffff0ff)
#define SET_RG_BT1M_IDACQ_TZ1_COARSE3(_VAL_)                              SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER8,_VAL_,12,0xffff0fff)
#define SET_RG_BT1M_IDACQ_TZ1_COARSE4(_VAL_)                              SET_REG(ADR_BT1M_DCOC_IDAC_REGISTER8,_VAL_,16,0xfff0ffff)
#define SET_RG_BT2M_IDACI_TZ0_PGAG0(_VAL_)                                SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER1,_VAL_,0,0xffffffc0)
#define SET_RG_BT2M_IDACI_TZ0_PGAG1(_VAL_)                                SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER1,_VAL_,6,0xfffff03f)
#define SET_RG_BT2M_IDACI_TZ0_PGAG2(_VAL_)                                SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER1,_VAL_,12,0xfffc0fff)
#define SET_RG_BT2M_IDACI_TZ0_PGAG3(_VAL_)                                SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER1,_VAL_,18,0xff03ffff)
#define SET_RG_BT2M_IDACI_TZ0_PGAG4(_VAL_)                                SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER1,_VAL_,24,0xc0ffffff)
#define SET_RG_BT2M_IDACQ_TZ0_PGAG0(_VAL_)                                SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER2,_VAL_,0,0xffffffc0)
#define SET_RG_BT2M_IDACQ_TZ0_PGAG1(_VAL_)                                SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER2,_VAL_,6,0xfffff03f)
#define SET_RG_BT2M_IDACQ_TZ0_PGAG2(_VAL_)                                SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER2,_VAL_,12,0xfffc0fff)
#define SET_RG_BT2M_IDACQ_TZ0_PGAG3(_VAL_)                                SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER2,_VAL_,18,0xff03ffff)
#define SET_RG_BT2M_IDACQ_TZ0_PGAG4(_VAL_)                                SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER2,_VAL_,24,0xc0ffffff)
#define SET_RG_BT2M_IDACI_TZ0_COARSE0(_VAL_)                              SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER3,_VAL_,0,0xfffffff0)
#define SET_RG_BT2M_IDACI_TZ0_COARSE1(_VAL_)                              SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER3,_VAL_,4,0xffffff0f)
#define SET_RG_BT2M_IDACI_TZ0_COARSE2(_VAL_)                              SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER3,_VAL_,8,0xfffff0ff)
#define SET_RG_BT2M_IDACI_TZ0_COARSE3(_VAL_)                              SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER3,_VAL_,12,0xffff0fff)
#define SET_RG_BT2M_IDACI_TZ0_COARSE4(_VAL_)                              SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER3,_VAL_,16,0xfff0ffff)
#define SET_RG_BT2M_IDACQ_TZ0_COARSE0(_VAL_)                              SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER4,_VAL_,0,0xfffffff0)
#define SET_RG_BT2M_IDACQ_TZ0_COARSE1(_VAL_)                              SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER4,_VAL_,4,0xffffff0f)
#define SET_RG_BT2M_IDACQ_TZ0_COARSE2(_VAL_)                              SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER4,_VAL_,8,0xfffff0ff)
#define SET_RG_BT2M_IDACQ_TZ0_COARSE3(_VAL_)                              SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER4,_VAL_,12,0xffff0fff)
#define SET_RG_BT2M_IDACQ_TZ0_COARSE4(_VAL_)                              SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER4,_VAL_,16,0xfff0ffff)
#define SET_RG_BT2M_IDACI_TZ1_PGAG0(_VAL_)                                SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER5,_VAL_,0,0xffffffc0)
#define SET_RG_BT2M_IDACI_TZ1_PGAG1(_VAL_)                                SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER5,_VAL_,6,0xfffff03f)
#define SET_RG_BT2M_IDACI_TZ1_PGAG2(_VAL_)                                SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER5,_VAL_,12,0xfffc0fff)
#define SET_RG_BT2M_IDACI_TZ1_PGAG3(_VAL_)                                SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER5,_VAL_,18,0xff03ffff)
#define SET_RG_BT2M_IDACI_TZ1_PGAG4(_VAL_)                                SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER5,_VAL_,24,0xc0ffffff)
#define SET_RG_BT2M_IDACQ_TZ1_PGAG0(_VAL_)                                SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER6,_VAL_,0,0xffffffc0)
#define SET_RG_BT2M_IDACQ_TZ1_PGAG1(_VAL_)                                SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER6,_VAL_,6,0xfffff03f)
#define SET_RG_BT2M_IDACQ_TZ1_PGAG2(_VAL_)                                SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER6,_VAL_,12,0xfffc0fff)
#define SET_RG_BT2M_IDACQ_TZ1_PGAG3(_VAL_)                                SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER6,_VAL_,18,0xff03ffff)
#define SET_RG_BT2M_IDACQ_TZ1_PGAG4(_VAL_)                                SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER6,_VAL_,24,0xc0ffffff)
#define SET_RG_BT2M_IDACI_TZ1_COARSE0(_VAL_)                              SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER7,_VAL_,0,0xfffffff0)
#define SET_RG_BT2M_IDACI_TZ1_COARSE1(_VAL_)                              SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER7,_VAL_,4,0xffffff0f)
#define SET_RG_BT2M_IDACI_TZ1_COARSE2(_VAL_)                              SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER7,_VAL_,8,0xfffff0ff)
#define SET_RG_BT2M_IDACI_TZ1_COARSE3(_VAL_)                              SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER7,_VAL_,12,0xffff0fff)
#define SET_RG_BT2M_IDACI_TZ1_COARSE4(_VAL_)                              SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER7,_VAL_,16,0xfff0ffff)
#define SET_RG_BT2M_IDACQ_TZ1_COARSE0(_VAL_)                              SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER8,_VAL_,0,0xfffffff0)
#define SET_RG_BT2M_IDACQ_TZ1_COARSE1(_VAL_)                              SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER8,_VAL_,4,0xffffff0f)
#define SET_RG_BT2M_IDACQ_TZ1_COARSE2(_VAL_)                              SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER8,_VAL_,8,0xfffff0ff)
#define SET_RG_BT2M_IDACQ_TZ1_COARSE3(_VAL_)                              SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER8,_VAL_,12,0xffff0fff)
#define SET_RG_BT2M_IDACQ_TZ1_COARSE4(_VAL_)                              SET_REG(ADR_BT2M_DCOC_IDAC_REGISTER8,_VAL_,16,0xfff0ffff)
#define SET_RG_SX_DELAY(_VAL_)                                            SET_REG(ADR_2GWF_2GBT_STB2TRX_TIMER,_VAL_,0,0xfffffff0)
#define SET_RG_TXDAC_DELAY(_VAL_)                                         SET_REG(ADR_2GWF_2GBT_STB2TRX_TIMER,_VAL_,4,0xffffff0f)
#define SET_RG_TXRF_DELAY(_VAL_)                                          SET_REG(ADR_2GWF_2GBT_STB2TRX_TIMER,_VAL_,8,0xfffff0ff)
#define SET_RG_TXPA_DELAY(_VAL_)                                          SET_REG(ADR_2GWF_2GBT_STB2TRX_TIMER,_VAL_,12,0xffff0fff)
#define SET_RG_RXRF_DELAY(_VAL_)                                          SET_REG(ADR_2GWF_2GBT_STB2TRX_TIMER,_VAL_,16,0xfff0ffff)
#define SET_RG_TXBTPA_DELAY(_VAL_)                                        SET_REG(ADR_2GWF_2GBT_STB2TRX_TIMER,_VAL_,20,0xff0fffff)
#define SET_RG_BT_SX_DELAY(_VAL_)                                         SET_REG(ADR_2GWF_2GBT_STB2TRX_TIMER,_VAL_,25,0xe1ffffff)
#define SET_RG_TXDAC_T2R_DELAY(_VAL_)                                     SET_REG(ADR_2GWIFI_T2R_TIMER_REGISTER,_VAL_,0,0xffffffc0)
#define SET_RG_TXRF_T2R_DELAY(_VAL_)                                      SET_REG(ADR_2GWIFI_T2R_TIMER_REGISTER,_VAL_,8,0xffffc0ff)
#define SET_RG_TXPA_T2R_DELAY(_VAL_)                                      SET_REG(ADR_2GWIFI_T2R_TIMER_REGISTER,_VAL_,16,0xffc0ffff)
#define SET_RG_RXRF_T2R_DELAY(_VAL_)                                      SET_REG(ADR_2GWIFI_T2R_TIMER_REGISTER,_VAL_,24,0xc0ffffff)
#define SET_RG_TXDAC_R2T_DELAY(_VAL_)                                     SET_REG(ADR_2GWIFI_R2T_TIMER_REGISTER,_VAL_,0,0xffffffc0)
#define SET_RG_TXRF_R2T_DELAY(_VAL_)                                      SET_REG(ADR_2GWIFI_R2T_TIMER_REGISTER,_VAL_,8,0xffffc0ff)
#define SET_RG_TXPA_R2T_DELAY(_VAL_)                                      SET_REG(ADR_2GWIFI_R2T_TIMER_REGISTER,_VAL_,16,0xffc0ffff)
#define SET_RG_RXRF_R2T_DELAY(_VAL_)                                      SET_REG(ADR_2GWIFI_R2T_TIMER_REGISTER,_VAL_,24,0xc0ffffff)
#define SET_RG_BTTXDAC_T2R_DELAY(_VAL_)                                   SET_REG(ADR_2GBT_T2R_TIMER,_VAL_,0,0xffffffc0)
#define SET_RG_BTTXRF_T2R_DELAY(_VAL_)                                    SET_REG(ADR_2GBT_T2R_TIMER,_VAL_,8,0xffffc0ff)
#define SET_RG_BTTXPA_T2R_DELAY(_VAL_)                                    SET_REG(ADR_2GBT_T2R_TIMER,_VAL_,16,0xffc0ffff)
#define SET_RG_BTRXRF_T2R_DELAY(_VAL_)                                    SET_REG(ADR_2GBT_T2R_TIMER,_VAL_,24,0xc0ffffff)
#define SET_RG_BTTXDAC_R2T_DELAY(_VAL_)                                   SET_REG(ADR_2GBT_R2T_TIMER,_VAL_,0,0xffffffc0)
#define SET_RG_BTTXRF_R2T_DELAY(_VAL_)                                    SET_REG(ADR_2GBT_R2T_TIMER,_VAL_,8,0xffffc0ff)
#define SET_RG_BTTXPA_R2T_DELAY(_VAL_)                                    SET_REG(ADR_2GBT_R2T_TIMER,_VAL_,16,0xffc0ffff)
#define SET_RG_BTRXRF_R2T_DELAY(_VAL_)                                    SET_REG(ADR_2GBT_R2T_TIMER,_VAL_,24,0xc0ffffff)
#define SET_RG_BT_SX_T2R_DELAY(_VAL_)                                     SET_REG(ADR_2GBT_R2T_T2R_SX_TIMER,_VAL_,0,0xfffffff0)
#define SET_RG_BT_SX_R2T_DELAY(_VAL_)                                     SET_REG(ADR_2GBT_R2T_T2R_SX_TIMER,_VAL_,8,0xfffff0ff)
#define SET_RG_WFTX_R2T_HT40_OST(_VAL_)                                   SET_REG(ADR_2GBT_R2T_T2R_SX_TIMER,_VAL_,16,0xffc0ffff)
#define SET_RG_WF_2GRX_DCCAL_DELAY(_VAL_)                                 SET_REG(ADR_2G_CALIBRATION_TIMER_REGISTER,_VAL_,0,0xfffffff8)
#define SET_RG_RX_RCCAL_DELAY(_VAL_)                                      SET_REG(ADR_2G_CALIBRATION_TIMER_REGISTER,_VAL_,4,0xffffff8f)
#define SET_RG_WF_2GTX_DCCAL_DELAY(_VAL_)                                 SET_REG(ADR_2G_CALIBRATION_TIMER_REGISTER,_VAL_,8,0xfffff8ff)
#define SET_RG_WF_2GTX_IQCAL_DELAY(_VAL_)                                 SET_REG(ADR_2G_CALIBRATION_TIMER_REGISTER,_VAL_,12,0xffff8fff)
#define SET_RG_WF_2GRX_IQCAL_DELAY(_VAL_)                                 SET_REG(ADR_2G_CALIBRATION_TIMER_REGISTER,_VAL_,16,0xfff8ffff)
#define SET_RG_2G_PGAG_RCCAL(_VAL_)                                       SET_REG(ADR_2G_CALIBRATION_TIMER_REGISTER,_VAL_,19,0xff87ffff)
#define SET_RG_2G_PGAG_TXCAL(_VAL_)                                       SET_REG(ADR_2G_CALIBRATION_TIMER_REGISTER,_VAL_,24,0xf0ffffff)
#define SET_RG_2G_TX_GAIN_TXCAL(_VAL_)                                    SET_REG(ADR_2G_CALIBRATION_TIMER_REGISTER,_VAL_,28,0x0fffffff)
#define SET_RG_2G_RFG_RXIQCAL(_VAL_)                                      SET_REG(ADR_2G_CALIBRATION_GAIN_REGISTER0,_VAL_,0,0xfffffffc)
#define SET_RG_2G_PGAG_RXIQCAL(_VAL_)                                     SET_REG(ADR_2G_CALIBRATION_GAIN_REGISTER0,_VAL_,4,0xffffff0f)
#define SET_RG_2G_TX_GAIN_RXIQCAL(_VAL_)                                  SET_REG(ADR_2G_CALIBRATION_GAIN_REGISTER0,_VAL_,8,0xfffff0ff)
#define SET_RG_2G_RFG_DPDCAL(_VAL_)                                       SET_REG(ADR_2G_CALIBRATION_GAIN_REGISTER0,_VAL_,12,0xffffcfff)
#define SET_RG_2G_PGAG_DPDCAL(_VAL_)                                      SET_REG(ADR_2G_CALIBRATION_GAIN_REGISTER0,_VAL_,16,0xfff0ffff)
#define SET_RG_2G_TX_GAIN_DPDCAL(_VAL_)                                   SET_REG(ADR_2G_CALIBRATION_GAIN_REGISTER0,_VAL_,20,0xff0fffff)
#define SET_RG_BT_RX_DCCAL_DELAY(_VAL_)                                   SET_REG(ADR_BT_CALIBRATION_TIMER_GAIN_REGISTER,_VAL_,0,0xfffffff8)
#define SET_RG_BT_TX_DCCAL_DELAY(_VAL_)                                   SET_REG(ADR_BT_CALIBRATION_TIMER_GAIN_REGISTER,_VAL_,8,0xfffff8ff)
#define SET_RG_BT_TX_IQCAL_DELAY(_VAL_)                                   SET_REG(ADR_BT_CALIBRATION_TIMER_GAIN_REGISTER,_VAL_,12,0xffff8fff)
#define SET_RG_BT_IQCAL_DELAY(_VAL_)                                      SET_REG(ADR_BT_CALIBRATION_TIMER_GAIN_REGISTER,_VAL_,16,0xfff8ffff)
#define SET_RG_BT_PGAG_TXCAL(_VAL_)                                       SET_REG(ADR_BT_CALIBRATION_TIMER_GAIN_REGISTER,_VAL_,24,0xf0ffffff)
#define SET_RG_BT_TX_GAIN_TXCAL(_VAL_)                                    SET_REG(ADR_BT_CALIBRATION_TIMER_GAIN_REGISTER,_VAL_,28,0x0fffffff)
#define SET_RG_BT_RFG_RXIQCAL(_VAL_)                                      SET_REG(ADR_BT_CALIBRATION_GAIN_REGISTER1,_VAL_,0,0xfffffffc)
#define SET_RG_BT_PGAG_RXIQCAL(_VAL_)                                     SET_REG(ADR_BT_CALIBRATION_GAIN_REGISTER1,_VAL_,4,0xffffff0f)
#define SET_RG_BT_TX_GAIN_RXIQCAL(_VAL_)                                  SET_REG(ADR_BT_CALIBRATION_GAIN_REGISTER1,_VAL_,8,0xfffff0ff)
#define SET_DB_DA_SX_SUB_SEL(_VAL_)                                       SET_REG(ADR_READ_ONLY_FLAGS_SX1,_VAL_,0,0xffffff00)
#define SET_DB_DA_SX_VCO_ISEL(_VAL_)                                      SET_REG(ADR_READ_ONLY_FLAGS_SX1,_VAL_,8,0xfffff0ff)
#define SET_DB_DA_SX_VCO_RTAIL_SHIFT(_VAL_)                               SET_REG(ADR_READ_ONLY_FLAGS_SX1,_VAL_,12,0xffffefff)
#define SET_DB_DA_SXMIX_SCA_SEL(_VAL_)                                    SET_REG(ADR_READ_ONLY_FLAGS_SX1,_VAL_,13,0xfffc1fff)
#define SET_DB_DA_SXMIX_GMSEL(_VAL_)                                      SET_REG(ADR_READ_ONLY_FLAGS_SX1,_VAL_,19,0xffe7ffff)
#define SET_DB_DA_SXREP_SCA_SEL(_VAL_)                                    SET_REG(ADR_READ_ONLY_FLAGS_SX1,_VAL_,21,0xfc1fffff)
#define SET_DB_DA_SXREP_CSSEL(_VAL_)                                      SET_REG(ADR_READ_ONLY_FLAGS_SX1,_VAL_,27,0xe7ffffff)
#define SET_DB_SX_AAC_COMPOUT(_VAL_)                                      SET_REG(ADR_READ_ONLY_FLAGS_SX1,_VAL_,29,0xdfffffff)
#define SET_DB_SX_TTL_VT_DET(_VAL_)                                       SET_REG(ADR_READ_ONLY_FLAGS_SX1,_VAL_,30,0x3fffffff)
#define SET_DB_SXMIX_SCA_SEL_A1(_VAL_)                                    SET_REG(ADR_READ_ONLY_FLAGS_SX2,_VAL_,0,0xffffffe0)
#define SET_DB_SXMIX_SCA_SEL_A2(_VAL_)                                    SET_REG(ADR_READ_ONLY_FLAGS_SX2,_VAL_,7,0xfffff07f)
#define SET_DB_SXREP_SCA_SEL_B1(_VAL_)                                    SET_REG(ADR_READ_ONLY_FLAGS_SX2,_VAL_,14,0xfff83fff)
#define SET_DB_SXREP_SCA_SEL_B2(_VAL_)                                    SET_REG(ADR_READ_ONLY_FLAGS_SX2,_VAL_,21,0xfc1fffff)
#define SET_DB_SX_SBCAL_NCOUNT(_VAL_)                                     SET_REG(ADR_READ_ONLY_FLAGS_SX3,_VAL_,0,0xfffe0000)
#define SET_DB_SX_SBCAL_NTARGET(_VAL_)                                    SET_REG(ADR_READ_ONLY_FLAGS_SX4,_VAL_,0,0xfffe0000)
#define SET_DB_AD_ADC_I_OUT(_VAL_)                                        SET_REG(ADR_READ_ONLY_FLAGS_RXADC_SARADC,_VAL_,0,0xfffffc00)
#define SET_DB_AD_ADC_Q_OUT(_VAL_)                                        SET_REG(ADR_READ_ONLY_FLAGS_RXADC_SARADC,_VAL_,10,0xfff003ff)
#define SET_DB_AD_SARADC_DOUT(_VAL_)                                      SET_REG(ADR_READ_ONLY_FLAGS_RXADC_SARADC,_VAL_,21,0xf81fffff)
#define SET_DB_AD_SARADC_DOUT_AVG(_VAL_)                                  SET_REG(ADR_READ_ONLY_FLAGS_RXADC_SARADC,_VAL_,28,0x0fffffff)
#define SET_RG_NFRAC_DELTA(_VAL_)                                         SET_REG(ADR_DIGITAL_ADD_ON_0,_VAL_,0,0xff000000)
#define SET_RG_RX_IQ_ALPHA(_VAL_)                                         SET_REG(ADR_DIGITAL_ADD_ON_1,_VAL_,0,0xffffffe0)
#define SET_RG_RX_IQ_THETA(_VAL_)                                         SET_REG(ADR_DIGITAL_ADD_ON_1,_VAL_,8,0xffffe0ff)
#define SET_RG_RX_IQ_MANUAL(_VAL_)                                        SET_REG(ADR_DIGITAL_ADD_ON_1,_VAL_,16,0xfffeffff)
#define SET_RG_RXIQ_NOSHRK(_VAL_)                                         SET_REG(ADR_DIGITAL_ADD_ON_1,_VAL_,17,0xfffdffff)
#define SET_RG_DAC_CLK_SEL(_VAL_)                                         SET_REG(ADR_DIGITAL_ADD_ON_2,_VAL_,0,0xfffffffe)
#define SET_RG_DAC_PATH_SEL(_VAL_)                                        SET_REG(ADR_DIGITAL_ADD_ON_2,_VAL_,2,0xfffffff3)
#define SET_RG_DAC_CLK_INV(_VAL_)                                         SET_REG(ADR_DIGITAL_ADD_ON_2,_VAL_,4,0xffffffef)
#define SET_RG_BB_SIG_EN(_VAL_)                                           SET_REG(ADR_DIGITAL_ADD_ON_2,_VAL_,5,0xffffffdf)
#define SET_RG_TRX_ADDA_DATA_EN(_VAL_)                                    SET_REG(ADR_DIGITAL_ADD_ON_2,_VAL_,7,0xffffff7f)
#define SET_RG_TX_UP8X_MAN_EN(_VAL_)                                      SET_REG(ADR_DIGITAL_ADD_ON_2,_VAL_,8,0xfffffeff)
#define SET_RG_ADC_CLK_INV(_VAL_)                                         SET_REG(ADR_DIGITAL_ADD_ON_2,_VAL_,11,0xfffff7ff)
#define SET_RG_DIS_DAC_OFFSET(_VAL_)                                      SET_REG(ADR_DIGITAL_ADD_ON_2,_VAL_,12,0xffffefff)
#define SET_RG_RX_AGC(_VAL_)                                              SET_REG(ADR_DIGITAL_ADD_ON_2,_VAL_,14,0xffffbfff)
#define SET_RG_RX_AGC_MANUAL(_VAL_)                                       SET_REG(ADR_DIGITAL_ADD_ON_2,_VAL_,15,0xffff7fff)
#define SET_RG_ADC_SAMP_PHASE_40M(_VAL_)                                  SET_REG(ADR_DIGITAL_ADD_ON_2,_VAL_,16,0xfffcffff)
#define SET_RG_ADC_SAMP_PHASE_80M(_VAL_)                                  SET_REG(ADR_DIGITAL_ADD_ON_2,_VAL_,18,0xfffbffff)
#define SET_RG_RX_RSSIADC_TH(_VAL_)                                       SET_REG(ADR_DIGITAL_ADD_ON_2,_VAL_,20,0xff0fffff)
#define SET_RG_ADC_80M_EDGE_SEL(_VAL_)                                    SET_REG(ADR_DIGITAL_ADD_ON_2,_VAL_,25,0xfdffffff)
#define SET_RG_RSSI_EDGE_SEL(_VAL_)                                       SET_REG(ADR_DIGITAL_ADD_ON_2,_VAL_,26,0xfbffffff)
#define SET_RG_ADC_EDGE_SEL(_VAL_)                                        SET_REG(ADR_DIGITAL_ADD_ON_2,_VAL_,27,0xf7ffffff)
#define SET_RG_Q_INV(_VAL_)                                               SET_REG(ADR_DIGITAL_ADD_ON_2,_VAL_,28,0xefffffff)
#define SET_RG_I_INV(_VAL_)                                               SET_REG(ADR_DIGITAL_ADD_ON_2,_VAL_,29,0xdfffffff)
#define SET_RG_IQ_SWAP(_VAL_)                                             SET_REG(ADR_DIGITAL_ADD_ON_2,_VAL_,30,0xbfffffff)
#define SET_RG_SIGN_SWAP(_VAL_)                                           SET_REG(ADR_DIGITAL_ADD_ON_2,_VAL_,31,0x7fffffff)
#define SET_RG_TX_IQ_ALPHA(_VAL_)                                         SET_REG(ADR_DIGITAL_ADD_ON_3,_VAL_,0,0xffffffe0)
#define SET_RG_TX_IQ_THETA(_VAL_)                                         SET_REG(ADR_DIGITAL_ADD_ON_3,_VAL_,8,0xffffe0ff)
#define SET_RG_TX_IQ_MANUAL(_VAL_)                                        SET_REG(ADR_DIGITAL_ADD_ON_3,_VAL_,16,0xfffeffff)
#define SET_RG_TXIQ_NOSHRK(_VAL_)                                         SET_REG(ADR_DIGITAL_ADD_ON_3,_VAL_,17,0xfffdffff)
#define SET_RG_TX_FREQ_OFFSET(_VAL_)                                      SET_REG(ADR_DIGITAL_ADD_ON_4,_VAL_,0,0xffff0000)
#define SET_RG_TONE_SCALE(_VAL_)                                          SET_REG(ADR_DIGITAL_ADD_ON_4,_VAL_,16,0xfe00ffff)
#define SET_RG_TONE_GEN_EN(_VAL_)                                         SET_REG(ADR_DIGITAL_ADD_ON_4,_VAL_,26,0xfbffffff)
#define SET_RG_DAC_DC_Q(_VAL_)                                            SET_REG(ADR_DIGITAL_ADD_ON_5,_VAL_,0,0xfffffc00)
#define SET_RG_DAC_DC_I(_VAL_)                                            SET_REG(ADR_DIGITAL_ADD_ON_5,_VAL_,16,0xfc00ffff)
#define SET_RG_DAC_Q_SET(_VAL_)                                           SET_REG(ADR_DIGITAL_ADD_ON_6,_VAL_,0,0xfffffc00)
#define SET_RG_DAC_MAN_Q_EN(_VAL_)                                        SET_REG(ADR_DIGITAL_ADD_ON_6,_VAL_,12,0xffffefff)
#define SET_RG_DAC_I_SET(_VAL_)                                           SET_REG(ADR_DIGITAL_ADD_ON_6,_VAL_,16,0xfc00ffff)
#define SET_RG_DAC_MAN_I_EN(_VAL_)                                        SET_REG(ADR_DIGITAL_ADD_ON_6,_VAL_,28,0xefffffff)
#define SET_RG_RX_DDC_RATE(_VAL_)                                         SET_REG(ADR_RX_DC_CAL_DDC_RATE,_VAL_,0,0xffffffc0)
#define SET_RG_RF_CAL_RX_DDC_RATE(_VAL_)                                  SET_REG(ADR_RX_DC_CAL_DDC_RATE,_VAL_,8,0xffffc0ff)
#define SET_RG_RSSI_SAMP_PHASE(_VAL_)                                     SET_REG(ADR_RX_SARADC_CONTROL,_VAL_,0,0xfffffff8)
#define SET_RG_SX_BT_BLE_1M_IF(_VAL_)                                     SET_REG(ADR_SX_BT_BLE_LOW_IF_FREQ,_VAL_,0,0xfffff000)
#define SET_RG_SX_BLE_2M_IF(_VAL_)                                        SET_REG(ADR_SX_BT_BLE_LOW_IF_FREQ,_VAL_,16,0xf000ffff)
#define SET_RO_DPD_GEN_FINISH(_VAL_)                                      SET_REG(ADR_RF_D_CAL_TOP_1,_VAL_,0,0xfffffffe)
#define SET_RO_PRE_DC_DONE(_VAL_)                                         SET_REG(ADR_RF_D_CAL_TOP_1,_VAL_,15,0xffff7fff)
#define SET_RO_BT_RXIQ_DONE(_VAL_)                                        SET_REG(ADR_RF_D_CAL_TOP_1,_VAL_,16,0xfffeffff)
#define SET_RO_WF2G_RXIQ_DONE(_VAL_)                                      SET_REG(ADR_RF_D_CAL_TOP_1,_VAL_,18,0xfffbffff)
#define SET_RO_BT_TXIQ_DONE(_VAL_)                                        SET_REG(ADR_RF_D_CAL_TOP_1,_VAL_,21,0xffdfffff)
#define SET_RO_BT_TXDC_DONE(_VAL_)                                        SET_REG(ADR_RF_D_CAL_TOP_1,_VAL_,22,0xffbfffff)
#define SET_RO_WF2G_TXIQ_DONE(_VAL_)                                      SET_REG(ADR_RF_D_CAL_TOP_1,_VAL_,23,0xff7fffff)
#define SET_RO_WF2G_TXDC_DONE(_VAL_)                                      SET_REG(ADR_RF_D_CAL_TOP_1,_VAL_,24,0xfeffffff)
#define SET_RO_BW40_RCCAL_DONE(_VAL_)                                     SET_REG(ADR_RF_D_CAL_TOP_1,_VAL_,25,0xfdffffff)
#define SET_RO_BW80_RCCAL_DONE(_VAL_)                                     SET_REG(ADR_RF_D_CAL_TOP_1,_VAL_,26,0xfbffffff)
#define SET_RO_BW20_RCCAL_DONE(_VAL_)                                     SET_REG(ADR_RF_D_CAL_TOP_1,_VAL_,27,0xf7ffffff)
#define SET_RO_BT2M_DCCAL_DONE(_VAL_)                                     SET_REG(ADR_RF_D_CAL_TOP_1,_VAL_,28,0xefffffff)
#define SET_RO_BT1M_DCCAL_DONE(_VAL_)                                     SET_REG(ADR_RF_D_CAL_TOP_1,_VAL_,29,0xdfffffff)
#define SET_RO_WF2G_DCCAL_DONE(_VAL_)                                     SET_REG(ADR_RF_D_CAL_TOP_1,_VAL_,31,0x7fffffff)
#define SET_RG_PHASE_17P5M(_VAL_)                                         SET_REG(ADR_RF_D_CAL_TOP_2,_VAL_,0,0xffff0000)
#define SET_RG_PHASE_2P5M(_VAL_)                                          SET_REG(ADR_RF_D_CAL_TOP_2,_VAL_,16,0x0000ffff)
#define SET_RG_TX_IQ_RX_RATE(_VAL_)                                       SET_REG(ADR_RF_D_CAL_TOP_3,_VAL_,0,0xffff0000)
#define SET_RG_TX_DC_RX_RATE(_VAL_)                                       SET_REG(ADR_RF_D_CAL_TOP_3,_VAL_,16,0x0000ffff)
#define SET_RG_RX_IQ_RX_RATE(_VAL_)                                       SET_REG(ADR_RF_D_CAL_TOP_4,_VAL_,0,0xffff0000)
#define SET_RG_TRX_IQDC_TX_RATE(_VAL_)                                    SET_REG(ADR_RF_D_CAL_TOP_4,_VAL_,16,0x0000ffff)
#define SET_RO_RX_IQ_THETA(_VAL_)                                         SET_REG(ADR_RF_D_CAL_TOP_5,_VAL_,0,0xffffffe0)
#define SET_RO_RX_IQ_ALPHA(_VAL_)                                         SET_REG(ADR_RF_D_CAL_TOP_5,_VAL_,8,0xffffe0ff)
#define SET_RO_TX_IQ_THETA(_VAL_)                                         SET_REG(ADR_RF_D_CAL_TOP_5,_VAL_,16,0xffe0ffff)
#define SET_RO_TX_IQ_ALPHA(_VAL_)                                         SET_REG(ADR_RF_D_CAL_TOP_5,_VAL_,24,0xe0ffffff)
#define SET_RG_RX_RCCAL_TARG(_VAL_)                                       SET_REG(ADR_RF_D_CAL_TOP_6,_VAL_,0,0xfffffc00)
#define SET_RG_RX_DC_POLAR_INV(_VAL_)                                     SET_REG(ADR_RF_D_CAL_TOP_6,_VAL_,12,0xffffefff)
#define SET_RG_RCCAL_POLAR_INV(_VAL_)                                     SET_REG(ADR_RF_D_CAL_TOP_6,_VAL_,13,0xffffdfff)
#define SET_RG_RX_DC_RESOLUTION(_VAL_)                                    SET_REG(ADR_RF_D_CAL_TOP_6,_VAL_,14,0xffffbfff)
#define SET_RG_TRX_IQCAL_TIME(_VAL_)                                      SET_REG(ADR_RF_D_CAL_TOP_6,_VAL_,20,0xffcfffff)
#define SET_RO_SPECTRUM_PWR_39_32(_VAL_)                                  SET_REG(ADR_RF_D_CAL_TOP_7,_VAL_,0,0xffffff00)
#define SET_RO_SPECTRUM_PWR_31_0(_VAL_)                                   SET_REG(ADR_RF_D_CAL_TOP_8,_VAL_,0,0x00000000)
#define SET_RG_PRE_DC_CAL_DELAY(_VAL_)                                    SET_REG(ADR_RF_D_CAL_TOP_9,_VAL_,0,0xfffffff8)
#define SET_RG_PRE_DC_POLA_INV(_VAL_)                                     SET_REG(ADR_RF_D_CAL_TOP_9,_VAL_,4,0xffffffef)
#define SET_RG_RX_PRE_DC_RESOLUTION(_VAL_)                                SET_REG(ADR_RF_D_CAL_TOP_9,_VAL_,5,0xffffffdf)
#define SET_RG_PRE_DC_AUTO(_VAL_)                                         SET_REG(ADR_RF_D_CAL_TOP_9,_VAL_,6,0xffffffbf)
#define SET_RG_RCCAL_DATA_SEL(_VAL_)                                      SET_REG(ADR_RF_D_CAL_TOP_9,_VAL_,9,0xfffffdff)
#define SET_RG_RCCAL_TONE_RATE_EN(_VAL_)                                  SET_REG(ADR_RF_D_CAL_TOP_9,_VAL_,12,0xffffefff)
#define SET_RG_RCCAL_EST_T(_VAL_)                                         SET_REG(ADR_RF_D_CAL_TOP_9,_VAL_,16,0xfff8ffff)
#define SET_RG_TRX_DCIQCAL_EST_T(_VAL_)                                   SET_REG(ADR_RF_D_CAL_TOP_9,_VAL_,20,0xff8fffff)
#define SET_RG_HS5W_TXPWRLVL(_VAL_)                                       SET_REG(ADR_HS5W_CTRL1,_VAL_,0,0xfffffff0)
#define SET_RG_HS5W_MODUL_SCHEME(_VAL_)                                   SET_REG(ADR_HS5W_CTRL1,_VAL_,4,0xffffff8f)
#define SET_RG_HS5W_PGAGC(_VAL_)                                          SET_REG(ADR_HS5W_CTRL1,_VAL_,8,0xfffff0ff)
#define SET_RG_HS5W_RFGC(_VAL_)                                           SET_REG(ADR_HS5W_CTRL1,_VAL_,12,0xffffcfff)
#define SET_RG_HS5W_RXAGC(_VAL_)                                          SET_REG(ADR_HS5W_CTRL1,_VAL_,14,0xffffbfff)
#define SET_RG_HS5W_RF_PHY_MODE(_VAL_)                                    SET_REG(ADR_HS5W_CTRL1,_VAL_,16,0xfff8ffff)
#define SET_RG_HS5W_MANUAL(_VAL_)                                         SET_REG(ADR_HS5W_CTRL1,_VAL_,20,0xffefffff)
#define SET_RG_HS5W_COMM_DATA(_VAL_)                                      SET_REG(ADR_HS5W_CTRL1,_VAL_,24,0xf8ffffff)
#define SET_RG_HS5W_START_SENT(_VAL_)                                     SET_REG(ADR_HS5W_CTRL1,_VAL_,28,0xefffffff)
#define SET_RG_HS5W_SX_RFCTRL_CH_10_8(_VAL_)                              SET_REG(ADR_HS5W_CTRL2,_VAL_,0,0xfffffff8)
#define SET_RG_HS5W_SX_RFCH_MAP_EN(_VAL_)                                 SET_REG(ADR_HS5W_CTRL2,_VAL_,4,0xffffffef)
#define SET_RG_HS5W_SX_CHANNEL(_VAL_)                                     SET_REG(ADR_HS5W_CTRL2,_VAL_,11,0xfff807ff)
#define SET_RG_HS5W_SX_RFCTRL_F(_VAL_)                                    SET_REG(ADR_HS5W_CTRL3,_VAL_,0,0xff000000)
#define SET_RG_HS5W_SX_RFCTRL_CH_7_0(_VAL_)                               SET_REG(ADR_HS5W_CTRL3,_VAL_,24,0x00ffffff)
#define SET_RG_ORIONA_SX_TB_LOOP_SEL(_VAL_)                               SET_REG(ADR_RF_D_MODE_CTRL,_VAL_,0,0xfffffffe)
#define SET_RG_MODE_BY_HS5W(_VAL_)                                        SET_REG(ADR_RF_D_MODE_CTRL,_VAL_,1,0xfffffffd)
#define SET_RG_HS_5WIRE_MANUAL(_VAL_)                                     SET_REG(ADR_RF_D_MODE_CTRL,_VAL_,2,0xfffffffb)
#define SET_RG_MODE_BY_PHY(_VAL_)                                         SET_REG(ADR_RF_D_MODE_CTRL,_VAL_,4,0xffffffef)
#define SET_RG_MODE_BY_HWPIN(_VAL_)                                       SET_REG(ADR_RF_D_MODE_CTRL,_VAL_,5,0xffffffdf)
#define SET_RG_TX_GAIN_BY_HS5W(_VAL_)                                     SET_REG(ADR_RF_D_MODE_CTRL,_VAL_,12,0xffffefff)
#define SET_RG_RX_GAIN_BY_HS5W(_VAL_)                                     SET_REG(ADR_RF_D_MODE_CTRL,_VAL_,13,0xffffdfff)
#define SET_RG_MODUL_SCHEME_BY_HS5W(_VAL_)                                SET_REG(ADR_RF_D_MODE_CTRL,_VAL_,14,0xffffbfff)
#define SET_RO_RF_PHY_MODE(_VAL_)                                         SET_REG(ADR_RF_D_MODE_CTRL,_VAL_,16,0xfff8ffff)
#define SET_RO_MODUL_SCHEME(_VAL_)                                        SET_REG(ADR_RF_D_MODE_CTRL,_VAL_,20,0xff8fffff)
#define SET_RO_HS5W_SX_CHANNEL(_VAL_)                                     SET_REG(ADR_HS5W_READ_OUT_1,_VAL_,0,0xffffff00)
#define SET_RO_HS5W_SX_RFCH_MAP_EN(_VAL_)                                 SET_REG(ADR_HS5W_READ_OUT_1,_VAL_,8,0xfffffeff)
#define SET_RO_GAIN_TX(_VAL_)                                             SET_REG(ADR_HS5W_READ_OUT_1,_VAL_,16,0xfff0ffff)
#define SET_RO_RSSIADC(_VAL_)                                             SET_REG(ADR_HS5W_READ_OUT_1,_VAL_,20,0xff0fffff)
#define SET_RO_ABBPGA(_VAL_)                                              SET_REG(ADR_HS5W_READ_OUT_1,_VAL_,24,0xf0ffffff)
#define SET_RO_RFPGA(_VAL_)                                               SET_REG(ADR_HS5W_READ_OUT_1,_VAL_,28,0xcfffffff)
#define SET_RO_DA_RX_AGC(_VAL_)                                           SET_REG(ADR_HS5W_READ_OUT_1,_VAL_,31,0x7fffffff)
#define SET_RO_SX_FREQ_KHZ(_VAL_)                                         SET_REG(ADR_SX_LOCK_FREQ_1,_VAL_,0,0xff800000)
#define SET_RO_RF_FREQ_MHZ(_VAL_)                                         SET_REG(ADR_SX_LOCK_FREQ_2,_VAL_,0,0xffffe000)
#define SET_RO_HS5W_SX_RFCTRL_CH(_VAL_)                                   SET_REG(ADR_HS5W_READ_OUT_2,_VAL_,0,0xfffff800)
#define SET_RO_HS5W_SX_RFCTRL_F(_VAL_)                                    SET_REG(ADR_HS5W_READ_OUT_3,_VAL_,0,0xff000000)
#define SET_RG_TX_IQ_WF2G_ALPHA(_VAL_)                                    SET_REG(ADR_TX_IQ_COMP_2G,_VAL_,0,0xffffffe0)
#define SET_RG_TX_IQ_WF2G_THETA(_VAL_)                                    SET_REG(ADR_TX_IQ_COMP_2G,_VAL_,8,0xffffe0ff)
#define SET_RG_TX_IQ_BT_ALPHA(_VAL_)                                      SET_REG(ADR_TX_IQ_COMP_2G,_VAL_,16,0xffe0ffff)
#define SET_RG_TX_IQ_BT_THETA(_VAL_)                                      SET_REG(ADR_TX_IQ_COMP_2G,_VAL_,24,0xe0ffffff)
#define SET_RG_RX_IQ_WF2G_40_ALPHA(_VAL_)                                 SET_REG(ADR_RX_IQ_COMP_2G_20_40,_VAL_,0,0xffffffe0)
#define SET_RG_RX_IQ_WF2G_40_THETA(_VAL_)                                 SET_REG(ADR_RX_IQ_COMP_2G_20_40,_VAL_,8,0xffffe0ff)
#define SET_RG_RX_IQ_WF2G_20_ALPHA(_VAL_)                                 SET_REG(ADR_RX_IQ_COMP_2G_20_40,_VAL_,16,0xffe0ffff)
#define SET_RG_RX_IQ_WF2G_20_THETA(_VAL_)                                 SET_REG(ADR_RX_IQ_COMP_2G_20_40,_VAL_,24,0xe0ffffff)
#define SET_RG_RX_IQ_WF2G_80_ALPHA(_VAL_)                                 SET_REG(ADR_RX_IQ_COMP_2G_80,_VAL_,0,0xffffffe0)
#define SET_RG_RX_IQ_WF2G_80_THETA(_VAL_)                                 SET_REG(ADR_RX_IQ_COMP_2G_80,_VAL_,8,0xffffe0ff)
#define SET_RG_RX_IQ_BT2M_ALPHA(_VAL_)                                    SET_REG(ADR_RX_IQ_COMP_BT,_VAL_,0,0xffffffe0)
#define SET_RG_RX_IQ_BT2M_THETA(_VAL_)                                    SET_REG(ADR_RX_IQ_COMP_BT,_VAL_,8,0xffffe0ff)
#define SET_RG_RX_IQ_BT1M_ALPHA(_VAL_)                                    SET_REG(ADR_RX_IQ_COMP_BT,_VAL_,16,0xffe0ffff)
#define SET_RG_RX_IQ_BT1M_THETA(_VAL_)                                    SET_REG(ADR_RX_IQ_COMP_BT,_VAL_,24,0xe0ffffff)
#define SET_RO_DPD_LEARN_PHASE_00(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_00,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_00(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_00,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_01(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_01,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_01(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_01,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_02(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_02,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_02(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_02,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_03(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_03,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_03(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_03,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_04(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_04,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_04(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_04,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_05(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_05,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_05(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_05,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_06(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_06,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_06(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_06,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_07(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_07,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_07(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_07,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_08(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_08,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_08(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_08,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_09(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_09,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_09(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_09,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_10(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_10,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_10(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_10,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_11(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_11,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_11(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_11,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_12(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_12,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_12(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_12,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_13(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_13,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_13(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_13,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_14(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_14,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_14(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_14,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_15(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_15,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_15(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_15,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_16(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_16,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_16(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_16,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_17(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_17,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_17(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_17,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_18(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_18,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_18(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_18,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_19(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_19,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_19(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_19,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_20(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_20,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_20(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_20,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_21(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_21,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_21(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_21,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_22(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_22,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_22(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_22,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_23(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_23,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_23(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_23,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_24(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_24,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_24(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_24,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_25(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_25,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_25(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_25,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_26(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_26,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_26(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_26,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_27(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_27,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_27(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_27,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_28(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_28,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_28(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_28,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_29(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_29,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_29(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_29,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_30(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_30,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_30(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_30,_VAL_,16,0xfe00ffff)
#define SET_RO_DPD_LEARN_PHASE_31(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_LEARN_31,_VAL_,0,0xffffe000)
#define SET_RO_DPD_LEARN_AMP_31(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_LEARN_31,_VAL_,16,0xfe00ffff)
#define SET_RG_SPECTRUM_AVG_SEL(_VAL_)                                    SET_REG(ADR_WIFI_PADPD_CAL_RX_SPEC_FFT_REG,_VAL_,0,0xfffffffe)
#define SET_RG_SPECTRUM_FFT_FACTOR(_VAL_)                                 SET_REG(ADR_WIFI_PADPD_CAL_RX_SPEC_FFT_REG,_VAL_,4,0xffffff8f)
#define SET_RG_SPECTRUM_FFT_DELAY(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_CAL_RX_SPEC_FFT_REG,_VAL_,16,0xfc00ffff)
#define SET_RG_TONE_SEL(_VAL_)                                            SET_REG(ADR_WIFI_PADPD_CAL_TONEGEN_REG,_VAL_,0,0xfffffffc)
#define SET_RG_TONE_1_RATE(_VAL_)                                         SET_REG(ADR_WIFI_PADPD_CAL_TONEGEN_REG,_VAL_,16,0x0000ffff)
#define SET_RG_SPECTRUM_EN(_VAL_)                                         SET_REG(ADR_WIFI_PADPD_CAL_RX_PADPD_REG,_VAL_,0,0xfffffffe)
#define SET_RG_SPECTRUM_EN_MAN(_VAL_)                                     SET_REG(ADR_WIFI_PADPD_CAL_RX_PADPD_REG,_VAL_,1,0xfffffffd)
#define SET_RG_SPECTRUM_DOWN_SAMP(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_CAL_RX_PADPD_REG,_VAL_,2,0xfffffffb)
#define SET_RG_SPECTRUM_LEAKY_FACTOR(_VAL_)                               SET_REG(ADR_WIFI_PADPD_CAL_RX_PADPD_REG,_VAL_,4,0xffffff0f)
#define SET_RG_SPECTRUM_LATCH(_VAL_)                                      SET_REG(ADR_WIFI_PADPD_CAL_RX_PADPD_REG,_VAL_,8,0xfffffeff)
#define SET_RG_SPECTRUM_DATA_SEL(_VAL_)                                   SET_REG(ADR_WIFI_PADPD_CAL_RX_PADPD_REG,_VAL_,12,0xffffcfff)
#define SET_RG_SPECTRUM_TONE_SEL(_VAL_)                                   SET_REG(ADR_WIFI_PADPD_CAL_RX_PADPD_REG,_VAL_,14,0xffffbfff)
#define SET_RG_SPECTRUM_LEAKY_DIN_SEL(_VAL_)                              SET_REG(ADR_WIFI_PADPD_CAL_RX_PADPD_REG,_VAL_,15,0xffff7fff)
#define SET_RG_SPECTRUM_RATE(_VAL_)                                       SET_REG(ADR_WIFI_PADPD_CAL_RX_PADPD_REG,_VAL_,16,0x0000ffff)
#define SET_RO_DPD_PHI(_VAL_)                                             SET_REG(ADR_WIFI_PADPD_CAL_RX_RO,_VAL_,0,0xffffe000)
#define SET_RO_DPD_AMP(_VAL_)                                             SET_REG(ADR_WIFI_PADPD_CAL_RX_RO,_VAL_,16,0xfe00ffff)
#define SET_RG_CFR_GAIN(_VAL_)                                            SET_REG(ADR_WIFI_PADPD_CFR,_VAL_,0,0xfffffc00)
#define SET_RG_CFR_PEAK(_VAL_)                                            SET_REG(ADR_WIFI_PADPD_CFR,_VAL_,16,0xfc00ffff)
#define SET_RG_CFR_EN(_VAL_)                                              SET_REG(ADR_WIFI_PADPD_CFR,_VAL_,31,0x7fffffff)
#define SET_RG_TXIQ_CLP_THD_I(_VAL_)                                      SET_REG(ADR_WIFI_PADPD_TXIQ_CLIP_REG,_VAL_,0,0xfffffc00)
#define SET_RG_TXIQ_CLP_THD_Q(_VAL_)                                      SET_REG(ADR_WIFI_PADPD_TXIQ_CLIP_REG,_VAL_,16,0xfc00ffff)
#define SET_RG_TX_SCALE(_VAL_)                                            SET_REG(ADR_WIFI_PADPD_TXIQ_CONTROL_REG,_VAL_,0,0xffffff00)
#define SET_RG_TX_IQ_SWP(_VAL_)                                           SET_REG(ADR_WIFI_PADPD_TXIQ_CONTROL_REG,_VAL_,16,0xfffeffff)
#define SET_RG_TX_BB_SCALE_MANUAL(_VAL_)                                  SET_REG(ADR_WIFI_PADPD_TXIQ_CONTROL_REG,_VAL_,20,0xffefffff)
#define SET_RG_TX_IQ_SRC(_VAL_)                                           SET_REG(ADR_WIFI_PADPD_TXIQ_CONTROL_REG,_VAL_,24,0xfcffffff)
#define SET_RG_TX_I_DC(_VAL_)                                             SET_REG(ADR_WIFI_PADPD_TXIQ_DPD_DC_REG,_VAL_,0,0xfffffc00)
#define SET_RG_TX_Q_DC(_VAL_)                                             SET_REG(ADR_WIFI_PADPD_TXIQ_DPD_DC_REG,_VAL_,16,0xfc00ffff)
#define SET_RG_TX_I_OFFSET(_VAL_)                                         SET_REG(ADR_WIFI_PADPD_TXIQ_DC_OFFSET_REG,_VAL_,16,0xff00ffff)
#define SET_RG_TX_Q_OFFSET(_VAL_)                                         SET_REG(ADR_WIFI_PADPD_TXIQ_DC_OFFSET_REG,_VAL_,24,0x00ffffff)
#define SET_RG_DPD_AM_EN(_VAL_)                                           SET_REG(ADR_WIFI_PADPD_2G_CONTROL_REG,_VAL_,0,0xfffffffe)
#define SET_RG_DPD_PM_EN(_VAL_)                                           SET_REG(ADR_WIFI_PADPD_2G_CONTROL_REG,_VAL_,1,0xfffffffd)
#define SET_RG_DPD_PM_AMSEL(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_CONTROL_REG,_VAL_,2,0xfffffffb)
#define SET_RG_DPD_020_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REG0,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_040_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REG0,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_060_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REG1,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_080_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REG1,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_0A0_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REG2,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_0C0_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REG2,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_0D0_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REG3,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_0E0_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REG3,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_0F0_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REG4,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_100_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REG4,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_110_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REG5,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_120_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REG5,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_130_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REG6,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_140_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REG6,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_150_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REG7,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_160_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REG7,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_170_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REG8,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_180_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REG8,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_190_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REG9,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_1A0_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REG9,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_1B0_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REGA,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_1C0_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REGA,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_1D0_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REGB,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_1E0_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REGB,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_1F0_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REGC,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_200_GAIN(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_2G_GAIN_REGC,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_BB_SCALE_2G(_VAL_)                                     SET_REG(ADR_WIFI_PADPD_2G_BB_GAIN_REG,_VAL_,0,0xffffff00)
#define SET_RG_DPD_REF_AMP_00(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REG0,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_AMP_01(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REG0,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_AMP_02(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REG1,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_AMP_03(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REG1,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_AMP_04(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REG2,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_AMP_05(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REG2,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_AMP_06(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REG3,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_AMP_07(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REG3,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_AMP_08(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REG4,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_AMP_09(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REG4,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_AMP_10(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REG5,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_AMP_11(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REG5,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_AMP_12(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REG6,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_AMP_13(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REG6,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_AMP_14(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REG7,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_AMP_15(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REG7,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_AMP_16(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REG8,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_AMP_17(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REG8,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_AMP_18(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REG9,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_AMP_19(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REG9,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_AMP_20(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REGA,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_AMP_21(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REGA,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_AMP_22(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REGB,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_AMP_23(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REGB,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_AMP_24(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REGC,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_AMP_25(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REGC,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_AMP_26(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REGD,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_AMP_27(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REGD,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_AMP_28(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REGE,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_AMP_29(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REGE,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_AMP_30(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REGF,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_AMP_31(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_AMP_REGF,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_GAIN_00(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REG0,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_GAIN_01(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REG0,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_GAIN_02(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REG1,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_GAIN_03(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REG1,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_GAIN_04(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REG2,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_GAIN_05(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REG2,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_GAIN_06(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REG3,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_GAIN_07(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REG3,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_GAIN_08(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REG4,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_GAIN_09(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REG4,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_GAIN_10(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REG5,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_GAIN_11(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REG5,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_GAIN_12(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REG6,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_GAIN_13(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REG6,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_GAIN_14(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REG7,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_GAIN_15(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REG7,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_GAIN_16(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REG8,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_GAIN_17(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REG8,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_GAIN_18(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REG9,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_GAIN_19(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REG9,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_GAIN_20(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REGA,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_GAIN_21(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REGA,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_GAIN_22(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REGB,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_GAIN_23(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REGB,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_GAIN_24(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REGC,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_GAIN_25(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REGC,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_GAIN_26(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REGD,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_GAIN_27(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REGD,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_GAIN_28(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REGE,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_GAIN_29(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REGE,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_GAIN_30(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REGF,_VAL_,0,0xfffffc00)
#define SET_RG_DPD_REF_GAIN_31(_VAL_)                                     SET_REG(ADR_WIFI_NEW_PADPD_GAIN_REGF,_VAL_,16,0xfc00ffff)
#define SET_RG_DPD_REF_SLOPE_00(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REG0,_VAL_,0,0xffff8000)
#define SET_RG_DPD_REF_SLOPE_01(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REG0,_VAL_,16,0x8000ffff)
#define SET_RG_DPD_REF_SLOPE_02(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REG1,_VAL_,0,0xffff8000)
#define SET_RG_DPD_REF_SLOPE_03(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REG1,_VAL_,16,0x8000ffff)
#define SET_RG_DPD_REF_SLOPE_04(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REG2,_VAL_,0,0xffff8000)
#define SET_RG_DPD_REF_SLOPE_05(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REG2,_VAL_,16,0x8000ffff)
#define SET_RG_DPD_REF_SLOPE_06(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REG3,_VAL_,0,0xffff8000)
#define SET_RG_DPD_REF_SLOPE_07(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REG3,_VAL_,16,0x8000ffff)
#define SET_RG_DPD_REF_SLOPE_08(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REG4,_VAL_,0,0xffff8000)
#define SET_RG_DPD_REF_SLOPE_09(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REG4,_VAL_,16,0x8000ffff)
#define SET_RG_DPD_REF_SLOPE_10(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REG5,_VAL_,0,0xffff8000)
#define SET_RG_DPD_REF_SLOPE_11(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REG5,_VAL_,16,0x8000ffff)
#define SET_RG_DPD_REF_SLOPE_12(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REG6,_VAL_,0,0xffff8000)
#define SET_RG_DPD_REF_SLOPE_13(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REG6,_VAL_,16,0x8000ffff)
#define SET_RG_DPD_REF_SLOPE_14(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REG7,_VAL_,0,0xffff8000)
#define SET_RG_DPD_REF_SLOPE_15(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REG7,_VAL_,16,0x8000ffff)
#define SET_RG_DPD_REF_SLOPE_16(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REG8,_VAL_,0,0xffff8000)
#define SET_RG_DPD_REF_SLOPE_17(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REG8,_VAL_,16,0x8000ffff)
#define SET_RG_DPD_REF_SLOPE_18(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REG9,_VAL_,0,0xffff8000)
#define SET_RG_DPD_REF_SLOPE_19(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REG9,_VAL_,16,0x8000ffff)
#define SET_RG_DPD_REF_SLOPE_20(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REGA,_VAL_,0,0xffff8000)
#define SET_RG_DPD_REF_SLOPE_21(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REGA,_VAL_,16,0x8000ffff)
#define SET_RG_DPD_REF_SLOPE_22(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REGB,_VAL_,0,0xffff8000)
#define SET_RG_DPD_REF_SLOPE_23(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REGB,_VAL_,16,0x8000ffff)
#define SET_RG_DPD_REF_SLOPE_24(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REGC,_VAL_,0,0xffff8000)
#define SET_RG_DPD_REF_SLOPE_25(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REGC,_VAL_,16,0x8000ffff)
#define SET_RG_DPD_REF_SLOPE_26(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REGD,_VAL_,0,0xffff8000)
#define SET_RG_DPD_REF_SLOPE_27(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REGD,_VAL_,16,0x8000ffff)
#define SET_RG_DPD_REF_SLOPE_28(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REGE,_VAL_,0,0xffff8000)
#define SET_RG_DPD_REF_SLOPE_29(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REGE,_VAL_,16,0x8000ffff)
#define SET_RG_DPD_REF_SLOPE_30(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REGF,_VAL_,0,0xffff8000)
#define SET_RG_DPD_REF_SLOPE_31(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_SLOPE_REGF,_VAL_,16,0x8000ffff)
#define SET_RG_DPD_REF_PHASE_00(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REG0,_VAL_,0,0xffffe000)
#define SET_RG_DPD_REF_PHASE_01(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REG0,_VAL_,16,0xe000ffff)
#define SET_RG_DPD_REF_PHASE_02(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REG1,_VAL_,0,0xffffe000)
#define SET_RG_DPD_REF_PHASE_03(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REG1,_VAL_,16,0xe000ffff)
#define SET_RG_DPD_REF_PHASE_04(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REG2,_VAL_,0,0xffffe000)
#define SET_RG_DPD_REF_PHASE_05(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REG2,_VAL_,16,0xe000ffff)
#define SET_RG_DPD_REF_PHASE_06(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REG3,_VAL_,0,0xffffe000)
#define SET_RG_DPD_REF_PHASE_07(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REG3,_VAL_,16,0xe000ffff)
#define SET_RG_DPD_REF_PHASE_08(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REG4,_VAL_,0,0xffffe000)
#define SET_RG_DPD_REF_PHASE_09(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REG4,_VAL_,16,0xe000ffff)
#define SET_RG_DPD_REF_PHASE_10(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REG5,_VAL_,0,0xffffe000)
#define SET_RG_DPD_REF_PHASE_11(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REG5,_VAL_,16,0xe000ffff)
#define SET_RG_DPD_REF_PHASE_12(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REG6,_VAL_,0,0xffffe000)
#define SET_RG_DPD_REF_PHASE_13(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REG6,_VAL_,16,0xe000ffff)
#define SET_RG_DPD_REF_PHASE_14(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REG7,_VAL_,0,0xffffe000)
#define SET_RG_DPD_REF_PHASE_15(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REG7,_VAL_,16,0xe000ffff)
#define SET_RG_DPD_REF_PHASE_16(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REG8,_VAL_,0,0xffffe000)
#define SET_RG_DPD_REF_PHASE_17(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REG8,_VAL_,16,0xe000ffff)
#define SET_RG_DPD_REF_PHASE_18(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REG9,_VAL_,0,0xffffe000)
#define SET_RG_DPD_REF_PHASE_19(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REG9,_VAL_,16,0xe000ffff)
#define SET_RG_DPD_REF_PHASE_20(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REGA,_VAL_,0,0xffffe000)
#define SET_RG_DPD_REF_PHASE_21(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REGA,_VAL_,16,0xe000ffff)
#define SET_RG_DPD_REF_PHASE_22(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REGB,_VAL_,0,0xffffe000)
#define SET_RG_DPD_REF_PHASE_23(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REGB,_VAL_,16,0xe000ffff)
#define SET_RG_DPD_REF_PHASE_24(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REGC,_VAL_,0,0xffffe000)
#define SET_RG_DPD_REF_PHASE_25(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REGC,_VAL_,16,0xe000ffff)
#define SET_RG_DPD_REF_PHASE_26(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REGD,_VAL_,0,0xffffe000)
#define SET_RG_DPD_REF_PHASE_27(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REGD,_VAL_,16,0xe000ffff)
#define SET_RG_DPD_REF_PHASE_28(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REGE,_VAL_,0,0xffffe000)
#define SET_RG_DPD_REF_PHASE_29(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REGE,_VAL_,16,0xe000ffff)
#define SET_RG_DPD_REF_PHASE_30(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REGF,_VAL_,0,0xffffe000)
#define SET_RG_DPD_REF_PHASE_31(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_PHASE_REGF,_VAL_,16,0xe000ffff)
#define SET_RG_DPD_SPECTRUM_CLEAR_EN(_VAL_)                               SET_REG(ADR_WIFI_NEW_PADPD_CTRL0,_VAL_,0,0xfffffffe)
#define SET_RG_SPECTRUM_CORDIC_TURE(_VAL_)                                SET_REG(ADR_WIFI_NEW_PADPD_CTRL0,_VAL_,2,0xfffffffb)
#define SET_RG_TX_DPD_AM_CORDIC_TURE_EN(_VAL_)                            SET_REG(ADR_WIFI_NEW_PADPD_CTRL0,_VAL_,4,0xffffffef)
#define SET_RG_TX_DPD_TURE_HW_GEN_EN(_VAL_)                               SET_REG(ADR_WIFI_NEW_PADPD_CTRL0,_VAL_,5,0xffffffdf)
#define SET_RG_TX_DPD_TURE_EN(_VAL_)                                      SET_REG(ADR_WIFI_NEW_PADPD_CTRL0,_VAL_,6,0xffffffbf)
#define SET_RG_SPECTRUM_DDC_IN_Q_TIE_EN(_VAL_)                            SET_REG(ADR_WIFI_NEW_PADPD_CTRL0,_VAL_,8,0xfffffeff)
#define SET_RG_SPECTRUM_DDC_IN_I_TIE_EN(_VAL_)                            SET_REG(ADR_WIFI_NEW_PADPD_CTRL0,_VAL_,9,0xfffffdff)
#define SET_RG_DPD_TX_PA_AUTO_OFF(_VAL_)                                  SET_REG(ADR_WIFI_NEW_PADPD_CTRL0,_VAL_,10,0xfffffbff)
#define SET_RG_DPD_CAL_DELAY(_VAL_)                                       SET_REG(ADR_WIFI_NEW_PADPD_CTRL1,_VAL_,0,0xffff0000)
#define SET_RG_DPD_CAL_WAIT(_VAL_)                                        SET_REG(ADR_WIFI_NEW_PADPD_CTRL1,_VAL_,16,0x0000ffff)
#define SET_RG_DPD_DAC_OFF_WAIT(_VAL_)                                    SET_REG(ADR_WIFI_NEW_PADPD_CTRL2,_VAL_,0,0xffff0000)
#define SET_RG_CDCE_REG_0(_VAL_)                                          SET_REG(ADR_FMC150_CDCE_REG_0,_VAL_,0,0x00000000)
#define SET_RG_CDCE_REG_1(_VAL_)                                          SET_REG(ADR_FMC150_CDCE_REG_1,_VAL_,0,0x00000000)
#define SET_RG_CDCE_REG_2(_VAL_)                                          SET_REG(ADR_FMC150_CDCE_REG_2,_VAL_,0,0x00000000)
#define SET_RG_CDCE_REG_3(_VAL_)                                          SET_REG(ADR_FMC150_CDCE_REG_3,_VAL_,0,0x00000000)
#define SET_RG_CDCE_REG_4(_VAL_)                                          SET_REG(ADR_FMC150_CDCE_REG_4,_VAL_,0,0x00000000)
#define SET_RG_CDCE_REG_5(_VAL_)                                          SET_REG(ADR_FMC150_CDCE_REG_5,_VAL_,0,0x00000000)
#define SET_RG_CDCE_REG_6(_VAL_)                                          SET_REG(ADR_FMC150_CDCE_REG_6,_VAL_,0,0x00000000)
#define SET_RG_CDCE_REG_7(_VAL_)                                          SET_REG(ADR_FMC150_CDCE_REG_7,_VAL_,0,0x00000000)
#define SET_RG_CDCE_REG_8(_VAL_)                                          SET_REG(ADR_FMC150_CDCE_REG_8,_VAL_,0,0x00000000)
#define SET_RG_CDCE_REG_9(_VAL_)                                          SET_REG(ADR_FMC150_CDCE_REG_9,_VAL_,0,0x00000000)
#define SET_RG_CDCE_REG_A(_VAL_)                                          SET_REG(ADR_FMC150_CDCE_REG_A,_VAL_,0,0x00000000)
#define SET_RG_CDCE_REG_B(_VAL_)                                          SET_REG(ADR_FMC150_CDCE_REG_B,_VAL_,0,0x00000000)
#define SET_RG_CDCE_REG_C(_VAL_)                                          SET_REG(ADR_FMC150_CDCE_REG_C,_VAL_,0,0x00000000)
#define SET_RG_CDCE_START_SEND(_VAL_)                                     SET_REG(ADR_FMC150_CDCE_REG_TRIG,_VAL_,0,0xfffffffe)
#define SET_TURISMOE_RFD_ID(_VAL_)                                        SET_REG(ADR_RF_DIG_ID,_VAL_,0,0x00000000)
#define SET_RG_RESERVED_DPD(_VAL_)                                        SET_REG(ADR_WIFI_PADPD_RESERVED_REG,_VAL_,0,0x00000000)
#define SET_RG_XO_LDO_LEVEL(_VAL_)                                        SET_REG(ADR_PMU_XO_REGISTER,_VAL_,0,0xfffffff8)
#define SET_RG_EN_LDO_XO_IQUP(_VAL_)                                      SET_REG(ADR_PMU_XO_REGISTER,_VAL_,4,0xffffffef)
#define SET_RG_EN_LDO_XO_BYP(_VAL_)                                       SET_REG(ADR_PMU_XO_REGISTER,_VAL_,5,0xffffffdf)
#define SET_RG_XO_CBANKI_7_0(_VAL_)                                       SET_REG(ADR_PMU_XO_REGISTER,_VAL_,8,0xffff00ff)
#define SET_RG_XO_CBANKO_7_0(_VAL_)                                       SET_REG(ADR_PMU_XO_REGISTER,_VAL_,16,0xff00ffff)
#define SET_RG_XO_CBANKI_8(_VAL_)                                         SET_REG(ADR_PMU_XO_REGISTER,_VAL_,24,0xfeffffff)
#define SET_RG_XO_CBANKO_8(_VAL_)                                         SET_REG(ADR_PMU_XO_REGISTER,_VAL_,25,0xfdffffff)
#define SET_RG_EN_FDB(_VAL_)                                              SET_REG(ADR_PMU_XO_REGISTER,_VAL_,26,0xfbffffff)
#define SET_RG_FDB_BYPASS(_VAL_)                                          SET_REG(ADR_PMU_XO_REGISTER,_VAL_,27,0xf7ffffff)
#define SET_RG_FDB_DUTY_LTH(_VAL_)                                        SET_REG(ADR_PMU_XO_REGISTER,_VAL_,28,0xcfffffff)
#define SET_RG_EN_CLK_EXT_ADC(_VAL_)                                      SET_REG(ADR_PMU_XO_REGISTER,_VAL_,31,0x7fffffff)
#define SET_RG_EN_FDB_DCC_M2_MUAL(_VAL_)                                  SET_REG(ADR_PMU_FDB_REGISTER,_VAL_,0,0xfffffffe)
#define SET_RG_EN_FDB_DCC_M4_MUAL(_VAL_)                                  SET_REG(ADR_PMU_FDB_REGISTER,_VAL_,1,0xfffffffd)
#define SET_RG_EN_FDB_DELAYC_M2_MUAL(_VAL_)                               SET_REG(ADR_PMU_FDB_REGISTER,_VAL_,2,0xfffffffb)
#define SET_RG_EN_FDB_DELAYF_M2_MUAL(_VAL_)                               SET_REG(ADR_PMU_FDB_REGISTER,_VAL_,3,0xfffffff7)
#define SET_RG_EN_FDB_DELAYC_M4_MUAL(_VAL_)                               SET_REG(ADR_PMU_FDB_REGISTER,_VAL_,4,0xffffffef)
#define SET_RG_EN_FDB_DELAYF_M4_MUAL(_VAL_)                               SET_REG(ADR_PMU_FDB_REGISTER,_VAL_,5,0xffffffdf)
#define SET_RG_EN_FDB_PHASESWAP_MUAL(_VAL_)                               SET_REG(ADR_PMU_FDB_REGISTER,_VAL_,6,0xffffffbf)
#define SET_RG_FDB_PHASESWAP_MUAL(_VAL_)                                  SET_REG(ADR_PMU_FDB_REGISTER,_VAL_,7,0xffffff7f)
#define SET_RG_FDB_CDELAY_M2_MUAL(_VAL_)                                  SET_REG(ADR_PMU_FDB_REGISTER,_VAL_,9,0xffffe1ff)
#define SET_RG_FDB_FDELAY_M2_MUAL(_VAL_)                                  SET_REG(ADR_PMU_FDB_REGISTER,_VAL_,13,0xfffc1fff)
#define SET_RG_FDB_CDELAY_M4_MUAL(_VAL_)                                  SET_REG(ADR_PMU_FDB_REGISTER,_VAL_,18,0xffc3ffff)
#define SET_RG_FDB_FDELAY_M4_MUAL(_VAL_)                                  SET_REG(ADR_PMU_FDB_REGISTER,_VAL_,22,0xf83fffff)
#define SET_RG_SEL_DPLL_CLK(_VAL_)                                        SET_REG(ADR_PMU_FDB_REGISTER,_VAL_,29,0xdfffffff)
#define SET_RG_EN_FDB_RECAL(_VAL_)                                        SET_REG(ADR_PMU_FDB_REGISTER,_VAL_,30,0xbfffffff)
#define SET_RG_LOAD_RFTABLE_RDY(_VAL_)                                    SET_REG(ADR_PMU_FDB_REGISTER,_VAL_,31,0x7fffffff)
#define SET_RG_FDB_RDELAYF(_VAL_)                                         SET_REG(ADR_PMU_FDB_XO_REGISTER2,_VAL_,0,0xfffffffc)
#define SET_RG_FDB_RDELAYS(_VAL_)                                         SET_REG(ADR_PMU_FDB_XO_REGISTER2,_VAL_,2,0xfffffff3)
#define SET_RG_FDB_RECAL_TIMMER(_VAL_)                                    SET_REG(ADR_PMU_FDB_XO_REGISTER2,_VAL_,4,0xffffffcf)
#define SET_RG_XO_TIMMER(_VAL_)                                           SET_REG(ADR_PMU_FDB_XO_REGISTER2,_VAL_,6,0xfffff03f)
#define SET_RG_DPL_SETTLING_TIMMER(_VAL_)                                 SET_REG(ADR_PMU_FDB_XO_REGISTER2,_VAL_,14,0xffff3fff)
#define SET_RG_EN_ANA_DCPROBE_PADSW_2GRX(_VAL_)                           SET_REG(ADR_PMU_FDB_XO_REGISTER2,_VAL_,17,0xfffdffff)
#define SET_RG_EN_ANA_DCPROBE_PADSW_SX(_VAL_)                             SET_REG(ADR_PMU_FDB_XO_REGISTER2,_VAL_,18,0xfffbffff)
#define SET_RG_EN_ANA_DCPROBE_PADSW_ABBAFE(_VAL_)                         SET_REG(ADR_PMU_FDB_XO_REGISTER2,_VAL_,19,0xfff7ffff)
#define SET_RG_XORTC_GMCU(_VAL_)                                          SET_REG(ADR_PMU_FDB_XO_REGISTER2,_VAL_,20,0xff8fffff)
#define SET_RG_XORTC_BFCUSEL(_VAL_)                                       SET_REG(ADR_PMU_FDB_XO_REGISTER2,_VAL_,23,0xff7fffff)
#define SET_RG_DCC_RC_ALWAYSON(_VAL_)                                     SET_REG(ADR_PMU_FDB_XO_REGISTER2,_VAL_,25,0xfdffffff)
#define SET_RG_EN_FDB_M4BY2_EDGESEL(_VAL_)                                SET_REG(ADR_PMU_FDB_XO_REGISTER2,_VAL_,26,0xfbffffff)
#define SET_RG_EN_FDB_M4BY2(_VAL_)                                        SET_REG(ADR_PMU_FDB_XO_REGISTER2,_VAL_,27,0xf7ffffff)
#define SET_RG_FDB_CMP_DELAY(_VAL_)                                       SET_REG(ADR_PMU_FDB_XO_REGISTER2,_VAL_,28,0xcfffffff)
#define SET_RG_FDB_FINETUNE_TIME(_VAL_)                                   SET_REG(ADR_PMU_FDB_XO_REGISTER2,_VAL_,30,0x3fffffff)
#define SET_RG_DCDC_MODE_MAN(_VAL_)                                       SET_REG(ADR_PMU_DCDC,_VAL_,0,0xfffffffe)
#define SET_RG_DCDC_MODE(_VAL_)                                           SET_REG(ADR_PMU_DCDC,_VAL_,1,0xfffffff9)
#define SET_RG_DCDC_RLDR_NA_LV(_VAL_)                                     SET_REG(ADR_PMU_DCDC,_VAL_,3,0xffffffc7)
#define SET_RG_DCDC_RLDR_UA_LV(_VAL_)                                     SET_REG(ADR_PMU_DCDC,_VAL_,6,0xfffffe3f)
#define SET_RG_EN_DCDC_RLOAD(_VAL_)                                       SET_REG(ADR_PMU_DCDC,_VAL_,9,0xfffffdff)
#define SET_RG_DCDC_RLOAD_LV(_VAL_)                                       SET_REG(ADR_PMU_DCDC,_VAL_,10,0xfffff3ff)
#define SET_RG_VREF_SEL_HDRLDO(_VAL_)                                     SET_REG(ADR_PMU_DCDC,_VAL_,12,0xffffefff)
#define SET_RG_VREF_SEL_PFM(_VAL_)                                        SET_REG(ADR_PMU_DCDC,_VAL_,13,0xffffdfff)
#define SET_RG_VREF_SEL_PWM(_VAL_)                                        SET_REG(ADR_PMU_DCDC,_VAL_,14,0xffffbfff)
#define SET_RG_VREF_SEL_DLDO(_VAL_)                                       SET_REG(ADR_PMU_DCDC,_VAL_,15,0xffff7fff)
#define SET_RG_EN_DCDC_RLOAD_5MA_MAN(_VAL_)                               SET_REG(ADR_PMU_DCDC,_VAL_,16,0xfffeffff)
#define SET_RG_EN_DCDC_RLOAD_5MA(_VAL_)                                   SET_REG(ADR_PMU_DCDC,_VAL_,17,0xfffdffff)
#define SET_RG_EN_HDRLDO_RSW_MAN(_VAL_)                                   SET_REG(ADR_PMU_DCDC,_VAL_,18,0xfffbffff)
#define SET_RG_EN_HDRLDO_RSW(_VAL_)                                       SET_REG(ADR_PMU_DCDC,_VAL_,19,0xfff7ffff)
#define SET_RG_PFM_PCL_LV(_VAL_)                                          SET_REG(ADR_PMU_DCDC,_VAL_,20,0xffcfffff)
#define SET_RG_PFM_CRG_LV(_VAL_)                                          SET_REG(ADR_PMU_DCDC,_VAL_,22,0xff3fffff)
#define SET_RG_PFM_VTH_LV(_VAL_)                                          SET_REG(ADR_PMU_DCDC,_VAL_,24,0xfcffffff)
#define SET_RG_PFM_HYS_RST(_VAL_)                                         SET_REG(ADR_PMU_DCDC,_VAL_,26,0xfbffffff)
#define SET_RG_PWM_OSC_SEL(_VAL_)                                         SET_REG(ADR_PMU_DCDC,_VAL_,27,0xc7ffffff)
#define SET_RG_PWM_SLOP_SEL(_VAL_)                                        SET_REG(ADR_PMU_DCDC,_VAL_,30,0x3fffffff)
#define SET_RG_EN_DLDO_BYP(_VAL_)                                         SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,0,0xfffffffe)
#define SET_RG_EN_DLDO_MAN(_VAL_)                                         SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,1,0xfffffffd)
#define SET_RG_EN_DLDO(_VAL_)                                             SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,2,0xfffffffb)
#define SET_RG_DLDO_LV(_VAL_)                                             SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,3,0xffffffc7)
#define SET_RG_EN_DLDO_RLOAD(_VAL_)                                       SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,6,0xffffffbf)
#define SET_RG_EN_LDO_EFUSE(_VAL_)                                        SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,7,0xffffff7f)
#define SET_RG_EN_LDO_EFUSE_LVHI(_VAL_)                                   SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,8,0xfffffeff)
#define SET_RG_LDO_BUCK_SEL(_VAL_)                                        SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,9,0xfffffdff)
#define SET_RG_EN_BGBK_MAN(_VAL_)                                         SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,10,0xfffffbff)
#define SET_RG_VDD5_5VOR3V(_VAL_)                                         SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,11,0xfffff7ff)
#define SET_RG_HVPMU_LV(_VAL_)                                            SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,12,0xffffcfff)
#define SET_RG_EN_HVPMU_ILOAD(_VAL_)                                      SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,14,0xffffbfff)
#define SET_RG_PMU_MODE_MAN(_VAL_)                                        SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,15,0xffff7fff)
#define SET_RG_PMU_MODE(_VAL_)                                            SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,16,0xfff8ffff)
#define SET_RG_BUCK_LODRI(_VAL_)                                          SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,19,0xfff7ffff)
#define SET_RG_DCDC_RLOAD_5MA(_VAL_)                                      SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,20,0xffefffff)
#define SET_RG_DCDC_RLOAD_10MA(_VAL_)                                     SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,21,0xffdfffff)
#define SET_RG_DLDO_BYP_DIS(_VAL_)                                        SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,22,0xffbfffff)
#define SET_RG_PMU_TMUX(_VAL_)                                            SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,23,0xfc7fffff)
#define SET_RG_PWM_OSC_DIV2(_VAL_)                                        SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,26,0xfbffffff)
#define SET_RG_LIQPFM_MODE_SEL(_VAL_)                                     SET_REG(ADR_PMU_DLDO_AND_DCDC,_VAL_,27,0xf7ffffff)
#define SET_RG_DP_XTAL_FREQ(_VAL_)                                        SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,0,0xfffffff0)
#define SET_RG_DP_FREF_DOUB(_VAL_)                                        SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,4,0xffffffef)
#define SET_RG_MODUL_SCHEME_PMU_MAN(_VAL_)                                SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,5,0xffffffdf)
#define SET_RG_MODUL_SCHEME_PMU(_VAL_)                                    SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,6,0xfffffe3f)
#define SET_RG_DP_AUTOMAP_EN(_VAL_)                                       SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,9,0xfffffdff)
#define SET_RG_LF_BW_MAN(_VAL_)                                           SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,10,0xfffffbff)
#define SET_RG_CP_ISEL_MAN(_VAL_)                                         SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,11,0xfffff7ff)
#define SET_RG_EN_DPL_MOD(_VAL_)                                          SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,12,0xffffefff)
#define SET_RG_DPL_MOD_ORDER(_VAL_)                                       SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,13,0xffff9fff)
#define SET_RG_DP_LDO_LEVEL(_VAL_)                                        SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,15,0xfffe7fff)
#define SET_RG_EN_LDO_DP_IQUP(_VAL_)                                      SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,17,0xfffdffff)
#define SET_RG_EN_LDO_DP_BYP(_VAL_)                                       SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,18,0xfffbffff)
#define SET_RG_EN_BBPLL_VT_MON(_VAL_)                                     SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,19,0xfff7ffff)
#define SET_RG_BBPLL_VT_TH_HI(_VAL_)                                      SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,20,0xffcfffff)
#define SET_RG_BBPLL_VT_TH_LO(_VAL_)                                      SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,22,0xff3fffff)
#define SET_RG_EN_BBPLL_VTUNE_DCPROBE(_VAL_)                              SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,24,0xfeffffff)
#define SET_RG_EN_BBPLL_MONITOR(_VAL_)                                    SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,25,0xfdffffff)
#define SET_RG_BBPLL_MONITOR_SEL(_VAL_)                                   SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,26,0xfbffffff)
#define SET_RG_DP_BBPLL_PD(_VAL_)                                         SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,27,0xf7ffffff)
#define SET_RG_DP_BBPLL_BP(_VAL_)                                         SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,28,0xefffffff)
#define SET_RG_EN_DP_MANUAL(_VAL_)                                        SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,29,0xdfffffff)
#define SET_RG_DP_LDO_FC_TIMMER(_VAL_)                                    SET_REG(ADR_PMU_DPLL_TOP_REGISTER_1,_VAL_,30,0x3fffffff)
#define SET_RG_EN_BBPLL_ADC_CLK_MAN(_VAL_)                                SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,0,0xfffffffe)
#define SET_RG_EN_BBPLL_ADC_CLK(_VAL_)                                    SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,1,0xfffffffd)
#define SET_RG_BBPLL_ADC_CLK_MAN(_VAL_)                                   SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,2,0xfffffffb)
#define SET_RG_BBPLL_ADC_CLKSEL(_VAL_)                                    SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,3,0xffffffe7)
#define SET_RG_EN_BBPLL_DAC_CLK_MAN(_VAL_)                                SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,5,0xffffffdf)
#define SET_RG_EN_BBPLL_DAC_CLK(_VAL_)                                    SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,6,0xffffffbf)
#define SET_RG_BBPLL_DAC_VHT80_CKSEL(_VAL_)                               SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,7,0xffffff7f)
#define SET_RG_BBPLL_DAC_CLK_MAN(_VAL_)                                   SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,8,0xfffffeff)
#define SET_RG_BBPLL_DAC_CLKSEL(_VAL_)                                    SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,9,0xfffff9ff)
#define SET_RG_BBPLL_BT_DAC_32M_FORCE(_VAL_)                              SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,11,0xfffff7ff)
#define SET_RG_EN_BBPLL_MAC_120M(_VAL_)                                   SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,12,0xffffefff)
#define SET_RG_EN_BBPLL_MAC_160M(_VAL_)                                   SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,13,0xffffdfff)
#define SET_RG_EN_BBPLL_MAC_480M_320M(_VAL_)                              SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,14,0xffffbfff)
#define SET_RG_BBPLL_MAC_480M_320M_SEL(_VAL_)                             SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,15,0xffff7fff)
#define SET_RG_EN_BBPLL_PHY_80M(_VAL_)                                    SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,16,0xfffeffff)
#define SET_RG_EN_BBPLL_PHY_160M(_VAL_)                                   SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,17,0xfffdffff)
#define SET_RG_EN_BBPLL_PHY_320M(_VAL_)                                   SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,18,0xfffbffff)
#define SET_RG_EN_BBPLL_PHY_480M(_VAL_)                                   SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,19,0xfff7ffff)
#define SET_RG_BBPLL_PHY16M_CLK_MAN(_VAL_)                                SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,20,0xffefffff)
#define SET_RG_EN_BBPLL_PHY_16M(_VAL_)                                    SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,21,0xffdfffff)
#define SET_RG_EN_BBPLL_IOTADC_160M(_VAL_)                                SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,22,0xffbfffff)
#define SET_RG_EN_BBPLL_PHY_160M_VHT80(_VAL_)                             SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,23,0xff7fffff)
#define SET_RG_EN_BBPLL_PHY_40M(_VAL_)                                    SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,24,0xfeffffff)
#define SET_RG_EN_BBPLL_MAC_PDM_160M(_VAL_)                               SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,25,0xfdffffff)
#define SET_RG_BBPLL_PFD_VDD(_VAL_)                                       SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,26,0xf3ffffff)
#define SET_RG_BBPLL_FBDIV_VDD(_VAL_)                                     SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,28,0xcfffffff)
#define SET_RG_BBPLL_OUTDIV_VDD(_VAL_)                                    SET_REG(ADR_DPLL_TOP_REGISTER_2,_VAL_,30,0x3fffffff)
#define SET_RG_BBPLL_CP_ICTRL(_VAL_)                                      SET_REG(ADR_PMU_DPLL_CKT_REGISTER,_VAL_,0,0xfffffff8)
#define SET_RG_BBPLL_CP_IOSTPOL(_VAL_)                                    SET_REG(ADR_PMU_DPLL_CKT_REGISTER,_VAL_,3,0xfffffff7)
#define SET_RG_BBPLL_CP_IOST(_VAL_)                                       SET_REG(ADR_PMU_DPLL_CKT_REGISTER,_VAL_,4,0xffffffcf)
#define SET_RG_BBPLL_PFD_PFDSEL(_VAL_)                                    SET_REG(ADR_PMU_DPLL_CKT_REGISTER,_VAL_,7,0xffffff7f)
#define SET_RG_BBPLL_PFD_DLY(_VAL_)                                       SET_REG(ADR_PMU_DPLL_CKT_REGISTER,_VAL_,8,0xfffffcff)
#define SET_RG_BBPLL_LF_C1(_VAL_)                                         SET_REG(ADR_PMU_DPLL_CKT_REGISTER,_VAL_,11,0xffffe7ff)
#define SET_RG_BBPLL_LF_C2(_VAL_)                                         SET_REG(ADR_PMU_DPLL_CKT_REGISTER,_VAL_,13,0xffff1fff)
#define SET_RG_BBPLL_LF_R2(_VAL_)                                         SET_REG(ADR_PMU_DPLL_CKT_REGISTER,_VAL_,16,0xfff8ffff)
#define SET_RG_BBPLL_LF_C3(_VAL_)                                         SET_REG(ADR_PMU_DPLL_CKT_REGISTER,_VAL_,19,0xffe7ffff)
#define SET_RG_BBPLL_LF_R3(_VAL_)                                         SET_REG(ADR_PMU_DPLL_CKT_REGISTER,_VAL_,21,0xff9fffff)
#define SET_RG_BBPLL_VCO_BANDSEL(_VAL_)                                   SET_REG(ADR_PMU_DPLL_CKT_REGISTER,_VAL_,24,0xf0ffffff)
#define SET_RG_BBPLL_VCO_KVCO(_VAL_)                                      SET_REG(ADR_PMU_DPLL_CKT_REGISTER,_VAL_,28,0xcfffffff)
#define SET_RG_BBPLL_FBDIV_SDM_EDGE(_VAL_)                                SET_REG(ADR_PMU_DPLL_CKT_REGISTER,_VAL_,31,0x7fffffff)
#define SET_RG_BBPLL_RFCTRL_F(_VAL_)                                      SET_REG(ADR_PMU_DPLL_FB_DIVISION_REGISTERS,_VAL_,0,0xff000000)
#define SET_RG_BBPLL_RFCTRL_CH(_VAL_)                                     SET_REG(ADR_PMU_DPLL_FB_DIVISION_REGISTERS,_VAL_,24,0x00ffffff)
#define SET_RG_XORTC_CBANKI(_VAL_)                                        SET_REG(ADR_PMU_SLEEP_MODE_REGISTERS,_VAL_,0,0xffffff00)
#define SET_RG_XO_CBANKI_SLP_7_0(_VAL_)                                   SET_REG(ADR_PMU_SLEEP_MODE_REGISTERS,_VAL_,8,0xffff00ff)
#define SET_RG_XO_CBANKO_SLP_7_0(_VAL_)                                   SET_REG(ADR_PMU_SLEEP_MODE_REGISTERS,_VAL_,16,0xff00ffff)
#define SET_RG_XO_CBANKI_SLP_8(_VAL_)                                     SET_REG(ADR_PMU_SLEEP_MODE_REGISTERS,_VAL_,24,0xfeffffff)
#define SET_RG_XO_CBANKO_SLP_8(_VAL_)                                     SET_REG(ADR_PMU_SLEEP_MODE_REGISTERS,_VAL_,25,0xfdffffff)
#define SET_RG_EN_XOSC_MAN(_VAL_)                                         SET_REG(ADR_PMU_SLEEP_MODE_REGISTERS,_VAL_,26,0xfbffffff)
#define SET_RG_EN_XOSC(_VAL_)                                             SET_REG(ADR_PMU_SLEEP_MODE_REGISTERS,_VAL_,27,0xf7ffffff)
#define SET_RG_EN_32KRTC_XTAL_MAN(_VAL_)                                  SET_REG(ADR_PMU_SLEEP_MODE_REGISTERS,_VAL_,28,0xefffffff)
#define SET_RG_EN_32KRTC_XTAL(_VAL_)                                      SET_REG(ADR_PMU_SLEEP_MODE_REGISTERS,_VAL_,29,0xdfffffff)
#define SET_RG_EN_32KRTC_RC_MAN(_VAL_)                                    SET_REG(ADR_PMU_SLEEP_MODE_REGISTERS,_VAL_,30,0xbfffffff)
#define SET_RG_EN_32KRTC_RC(_VAL_)                                        SET_REG(ADR_PMU_SLEEP_MODE_REGISTERS,_VAL_,31,0x7fffffff)
#define SET_RG_RTC_OSC_RES_SW(_VAL_)                                      SET_REG(ADR_PMU_RTC32_REGISTER_1,_VAL_,0,0xfffff000)
#define SET_RG_RTC_OSC_RES_SW_COA(_VAL_)                                  SET_REG(ADR_PMU_RTC32_REGISTER_1,_VAL_,12,0xffffcfff)
#define SET_RG_RTC_OSC_RES_SW_MANUAL(_VAL_)                               SET_REG(ADR_PMU_RTC32_REGISTER_1,_VAL_,14,0xffffbfff)
#define SET_RG_RTCRC_CAL_OFFSET(_VAL_)                                    SET_REG(ADR_PMU_RTC32_REGISTER_1,_VAL_,15,0xfe007fff)
#define SET_RG_RTCRC_MONITOR(_VAL_)                                       SET_REG(ADR_PMU_RTC32_REGISTER_1,_VAL_,25,0xfdffffff)
#define SET_RG_RTCRC_MONITOR_CONT(_VAL_)                                  SET_REG(ADR_PMU_RTC32_REGISTER_1,_VAL_,26,0xfbffffff)
#define SET_RG_RTCRC_PHASE_LATCH(_VAL_)                                   SET_REG(ADR_PMU_RTC32_REGISTER_1,_VAL_,28,0xefffffff)
#define SET_RG_RTCRC_CAL_TARGET_COUNT(_VAL_)                              SET_REG(ADR_PMU_RTC32_REGISTER_2,_VAL_,0,0xfff00000)
#define SET_RG_RTCRC_CAL_TARGET_COUNT_MANUAL(_VAL_)                       SET_REG(ADR_PMU_RTC32_REGISTER_2,_VAL_,20,0xffefffff)
#define SET_RG_EN_RTCRC_CAL(_VAL_)                                        SET_REG(ADR_PMU_RTC32_REGISTER_2,_VAL_,21,0xffdfffff)
#define SET_RG_RTC_CAL_POLARITY(_VAL_)                                    SET_REG(ADR_PMU_RTC32_REGISTER_2,_VAL_,22,0xffbfffff)
#define SET_RG_RTC_RS1(_VAL_)                                             SET_REG(ADR_PMU_RTC32_REGISTER_2,_VAL_,23,0xff7fffff)
#define SET_RG_RTC_RS2(_VAL_)                                             SET_REG(ADR_PMU_RTC32_REGISTER_2,_VAL_,24,0xfeffffff)
#define SET_RG_RTCRC_CAL_CT(_VAL_)                                        SET_REG(ADR_PMU_RTC32_REGISTER_2,_VAL_,25,0xf9ffffff)
#define SET_RG_RTCRC_CAL_WT(_VAL_)                                        SET_REG(ADR_PMU_RTC32_REGISTER_2,_VAL_,27,0xe7ffffff)
#define SET_RG_RTCRC_MT(_VAL_)                                            SET_REG(ADR_PMU_RTC32_REGISTER_2,_VAL_,29,0x1fffffff)
#define SET_DB_FDB_CDELAY_M2(_VAL_)                                       SET_REG(ADR_PMU_READ_ONLY_FLAGS_FDBXO,_VAL_,0,0xfffffff0)
#define SET_DB_FDB_FDELAY_M2(_VAL_)                                       SET_REG(ADR_PMU_READ_ONLY_FLAGS_FDBXO,_VAL_,4,0xfffffe0f)
#define SET_DB_FDB_CDELAY_M4(_VAL_)                                       SET_REG(ADR_PMU_READ_ONLY_FLAGS_FDBXO,_VAL_,9,0xffffe1ff)
#define SET_DB_FDB_FDELAY_M4(_VAL_)                                       SET_REG(ADR_PMU_READ_ONLY_FLAGS_FDBXO,_VAL_,13,0xfffc1fff)
#define SET_DB_AD_DPL_VT_MON_Q(_VAL_)                                     SET_REG(ADR_PMU_READ_ONLY_FLAGS_FDBXO,_VAL_,19,0xffe7ffff)
#define SET_DB_FDB_PHASESWAP(_VAL_)                                       SET_REG(ADR_PMU_READ_ONLY_FLAGS_FDBXO,_VAL_,30,0xbfffffff)
#define SET_DB_DA_RTC_OSC_RES_SW(_VAL_)                                   SET_REG(ADR_PMU_READ_ONLY_FLAGS_RTC32_1,_VAL_,0,0xfffff000)
#define SET_DB_RTCRC_CAL_CN(_VAL_)                                        SET_REG(ADR_PMU_READ_ONLY_FLAGS_RTC32_1,_VAL_,12,0x00000fff)
#define SET_DB_RTCRC_MONITOR_CN(_VAL_)                                    SET_REG(ADR_PMU_READ_ONLY_FLAGS_RTC32_2,_VAL_,0,0xfff00000)
#define SET_RG_INT_RG_LDO_BUCK_SEL_F_MASK(_VAL_)                          SET_REG(ADR_PMU_INT_RF_DEBUG_MASK,_VAL_,0,0xfffffffe)
#define SET_RG_INT_RG_LDO_BUCK_SEL_R_MASK(_VAL_)                          SET_REG(ADR_PMU_INT_RF_DEBUG_MASK,_VAL_,1,0xfffffffd)
#define SET_RG_INT_RTC_RDY_F_MASK(_VAL_)                                  SET_REG(ADR_PMU_INT_RF_DEBUG_MASK,_VAL_,2,0xfffffffb)
#define SET_RG_INT_RTC_RDY_R_MASK(_VAL_)                                  SET_REG(ADR_PMU_INT_RF_DEBUG_MASK,_VAL_,3,0xfffffff7)
#define SET_RG_INT_XOSC_RDY_F_MASK(_VAL_)                                 SET_REG(ADR_PMU_INT_RF_DEBUG_MASK,_VAL_,4,0xffffffef)
#define SET_RG_INT_XOSC_RDY_R_MASK(_VAL_)                                 SET_REG(ADR_PMU_INT_RF_DEBUG_MASK,_VAL_,5,0xffffffdf)
#define SET_RG_INT_RTC_CAL_RDY_MASK(_VAL_)                                SET_REG(ADR_PMU_INT_RF_DEBUG_MASK,_VAL_,6,0xffffffbf)
#define SET_CLR_INT_RG_LDO_BUCK_SEL_F(_VAL_)                              SET_REG(ADR_PMU_INT_RF_DEBUG_MASK,_VAL_,16,0xfffeffff)
#define SET_CLR_INT_RG_LDO_BUCK_SEL_R(_VAL_)                              SET_REG(ADR_PMU_INT_RF_DEBUG_MASK,_VAL_,17,0xfffdffff)
#define SET_CLR_INT_RTC_RDY_F(_VAL_)                                      SET_REG(ADR_PMU_INT_RF_DEBUG_MASK,_VAL_,18,0xfffbffff)
#define SET_CLR_INT_RTC_RDY_R(_VAL_)                                      SET_REG(ADR_PMU_INT_RF_DEBUG_MASK,_VAL_,19,0xfff7ffff)
#define SET_CLR_INT_XOSC_RDY_F(_VAL_)                                     SET_REG(ADR_PMU_INT_RF_DEBUG_MASK,_VAL_,20,0xffefffff)
#define SET_CLR_INT_XOSC_RDY_R(_VAL_)                                     SET_REG(ADR_PMU_INT_RF_DEBUG_MASK,_VAL_,21,0xffdfffff)
#define SET_CLR_INT_RTC_CAL_RDY(_VAL_)                                    SET_REG(ADR_PMU_INT_RF_DEBUG_MASK,_VAL_,22,0xffbfffff)
#define SET_RO_RTC_OSC_RES_SW(_VAL_)                                      SET_REG(ADR_PMU_RTC32_CAL_RESULT,_VAL_,0,0xfffff000)
#define SET_RO_RTC_OSC_CAL_RES_RDY(_VAL_)                                 SET_REG(ADR_PMU_RTC32_CAL_RESULT,_VAL_,12,0xffffefff)
#define SET_RG_PMU_ENTER_SLEEP_MODE(_VAL_)                                SET_REG(ADR_PMU_SLEEP_REG_1,_VAL_,0,0xfffffffe)
#define SET_RG_SLEEP_METHOD(_VAL_)                                        SET_REG(ADR_PMU_SLEEP_REG_1,_VAL_,1,0xfffffffd)
#define SET_RG_INT_PMU_MASK(_VAL_)                                        SET_REG(ADR_PMU_SLEEP_REG_1,_VAL_,2,0xfffffffb)
#define SET_RG_SLEEP_WAKE_UP_TO_STB(_VAL_)                                SET_REG(ADR_PMU_SLEEP_REG_1,_VAL_,3,0xfffffff7)
#define SET_RG_DORMANT_WAKE_UP_TO_STB(_VAL_)                              SET_REG(ADR_PMU_SLEEP_REG_1,_VAL_,4,0xffffffef)
#define SET_RG_DCDC_RLOAD_5MA_TIME(_VAL_)                                 SET_REG(ADR_PMU_SLEEP_REG_1,_VAL_,8,0xfffff0ff)
#define SET_RG_RTC_EN_PWR_EDGE(_VAL_)                                     SET_REG(ADR_PMU_SLEEP_REG_1,_VAL_,12,0xffffefff)
#define SET_RG_SLEEP_WAKE_CNT(_VAL_)                                      SET_REG(ADR_PMU_SLEEP_REG_2,_VAL_,0,0x00000000)
#define SET_RG_SEC_CNT_VALUE(_VAL_)                                       SET_REG(ADR_PMU_RTC_REG_0,_VAL_,0,0xffff8000)
#define SET_RG_RTC_EN(_VAL_)                                              SET_REG(ADR_PMU_RTC_REG_0,_VAL_,15,0xffff7fff)
#define SET_RO_RTC_TICK_CNT(_VAL_)                                        SET_REG(ADR_PMU_RTC_REG_0,_VAL_,16,0x8000ffff)
#define SET_RG_RTC_INT_SEC_MASK(_VAL_)                                    SET_REG(ADR_PMU_RTC_REG_1,_VAL_,0,0xfffffffe)
#define SET_RG_RTC_INT_ALARM_MASK(_VAL_)                                  SET_REG(ADR_PMU_RTC_REG_1,_VAL_,1,0xfffffffd)
#define SET_RO_PMU_WAKE_TRIG_EVENT(_VAL_)                                 SET_REG(ADR_PMU_RTC_REG_1,_VAL_,12,0xffff8fff)
#define SET_CLR_RTC_INT_SEC(_VAL_)                                        SET_REG(ADR_PMU_RTC_REG_1,_VAL_,16,0xfffeffff)
#define SET_CLR_RTC_INT_ALARM(_VAL_)                                      SET_REG(ADR_PMU_RTC_REG_1,_VAL_,17,0xfffdffff)
#define SET_RG_RTC_SEC_START_CNT(_VAL_)                                   SET_REG(ADR_PMU_RTC_REG_2,_VAL_,0,0x00000000)
#define SET_RG_RTC_SEC_ALARM_VALUE(_VAL_)                                 SET_REG(ADR_PMU_RTC_REG_3,_VAL_,0,0x00000000)
#define SET_RG_PAD_MUX_SEL(_VAL_)                                         SET_REG(ADR_PMU_PAD_MUX,_VAL_,0,0xfffffff0)
#define SET_RG_FPGA_CLK_REF_40M_EN(_VAL_)                                 SET_REG(ADR_PMU_CTRL_REG,_VAL_,0,0xfffffffe)
#define SET_RG_CLK_RTC_SW(_VAL_)                                          SET_REG(ADR_PMU_CTRL_REG,_VAL_,1,0xfffffffd)
#define SET_RG_PHY_RST_N(_VAL_)                                           SET_REG(ADR_PMU_CTRL_REG,_VAL_,4,0xffffffef)
#define SET_RG_RF_D_RST_N(_VAL_)                                          SET_REG(ADR_PMU_CTRL_REG,_VAL_,8,0xfffffeff)
#define SET_RG_BLE_PHY_RST_N(_VAL_)                                       SET_REG(ADR_PMU_CTRL_REG,_VAL_,12,0xffffefff)
#define SET_RG_RTC32K_XTAL_ON(_VAL_)                                      SET_REG(ADR_PMU_CTRL_REG,_VAL_,16,0xfffeffff)
#define SET_RG_RTC32K_EXT_ON(_VAL_)                                       SET_REG(ADR_PMU_CTRL_REG,_VAL_,17,0xfffdffff)
#define SET_RO_PMU_STATE(_VAL_)                                           SET_REG(ADR_PMU_STATE_REG,_VAL_,0,0xfffffff0)
#define SET_RG_DTIM_EN(_VAL_)                                             SET_REG(ADR_PMU_DTIM_TIMER_00,_VAL_,31,0x7fffffff)
#define SET_RG_DTIM_PMU_PRE_RTC(_VAL_)                                    SET_REG(ADR_PMU_DTIM_TIMER_01,_VAL_,0,0xfffffff0)
#define SET_RG_PHY_SET_DTIM_EN(_VAL_)                                     SET_REG(ADR_PMU_DTIM_TIMER_01,_VAL_,4,0xffffffef)
#define SET_RG_DTIM_MODE(_VAL_)                                           SET_REG(ADR_PMU_DTIM_TIMER_01,_VAL_,5,0xffffffdf)
#define SET_RG_SINGLE_MODE(_VAL_)                                         SET_REG(ADR_PMU_DTIM_TIMER_01,_VAL_,6,0xffffffbf)
#define SET_RG_DTIM_MASK_RTC(_VAL_)                                       SET_REG(ADR_PMU_DTIM_TIMER_01,_VAL_,7,0xffffff7f)
#define SET_CLR_DTIM_TIMER_INT(_VAL_)                                     SET_REG(ADR_PMU_DTIM_TIMER_01,_VAL_,16,0xfffeffff)
#define SET_CLR_DTIM_PMU_INT(_VAL_)                                       SET_REG(ADR_PMU_DTIM_TIMER_01,_VAL_,17,0xfffdffff)
#define SET_RG_DTIM_TIMER_INT_MASK(_VAL_)                                 SET_REG(ADR_PMU_DTIM_TIMER_01,_VAL_,30,0xbfffffff)
#define SET_RG_DTIM_PMU_INT_MASK(_VAL_)                                   SET_REG(ADR_PMU_DTIM_TIMER_01,_VAL_,31,0x7fffffff)
#define SET_RG_RTC_MS_ALARM_VALUE(_VAL_)                                  SET_REG(ADR_PMU_DTIM_TIMER_02,_VAL_,0,0x00000000)
#define SET_RG_40M_US_ALARM_VALUE(_VAL_)                                  SET_REG(ADR_PMU_DTIM_TIMER_03,_VAL_,0,0x00000000)
#define SET_RO_RTC_MS_CNT(_VAL_)                                          SET_REG(ADR_PMU_DTIM_TIMER_04,_VAL_,0,0x00000000)
#define SET_RO_40M_US_CNT(_VAL_)                                          SET_REG(ADR_PMU_DTIM_TIMER_05,_VAL_,0,0x00000000)
#define SET_RO_RTCRC_PHASE_MONITOR(_VAL_)                                 SET_REG(ADR_PMU_RC32K_PHASE_MONITOR,_VAL_,0,0xfffff000)
#define SET_DA_EN_CHIP_RF_V08D(_VAL_)                                     SET_REG(ADR_PMU_RF_DEBUG_00,_VAL_,0,0xfffffffe)
#define SET_DA_EN_CHIP_LIQ_V08D(_VAL_)                                    SET_REG(ADR_PMU_RF_DEBUG_00,_VAL_,1,0xfffffffd)
#define SET_DA_DCDC_MODE_V08D(_VAL_)                                      SET_REG(ADR_PMU_RF_DEBUG_00,_VAL_,2,0xfffffff3)
#define SET_DA_EN_DLDO_V08D(_VAL_)                                        SET_REG(ADR_PMU_RF_DEBUG_00,_VAL_,4,0xffffffef)
#define SET_DA_EN_DCDC_RLOAD_5MA_V08D(_VAL_)                              SET_REG(ADR_PMU_RF_DEBUG_00,_VAL_,5,0xffffffdf)
#define SET_AD_32KRTC_RC_RDY(_VAL_)                                       SET_REG(ADR_PMU_RF_DEBUG_00,_VAL_,6,0xffffffbf)
#define SET_AD_32KRTC_XTAL_RDY(_VAL_)                                     SET_REG(ADR_PMU_RF_DEBUG_00,_VAL_,7,0xffffff7f)
#define SET_AD_XOSC_RDY(_VAL_)                                            SET_REG(ADR_PMU_RF_DEBUG_00,_VAL_,8,0xfffffeff)
#define SET_RO_DPLL_RDY(_VAL_)                                            SET_REG(ADR_PMU_RF_DEBUG_00,_VAL_,12,0xffffefff)
#define SET_RO_AD_VBAT_OK(_VAL_)                                          SET_REG(ADR_PMU_RF_DEBUG_00,_VAL_,28,0xefffffff)
#define SET_RG_RAM_00(_VAL_)                                              SET_REG(ADR_PMU_RAM_00,_VAL_,0,0x00000000)
#define SET_RG_RAM_01(_VAL_)                                              SET_REG(ADR_PMU_RAM_01,_VAL_,0,0x00000000)
#define SET_RG_RAM_02(_VAL_)                                              SET_REG(ADR_PMU_RAM_02,_VAL_,0,0x00000000)
#define SET_RG_RAM_03(_VAL_)                                              SET_REG(ADR_PMU_RAM_03,_VAL_,0,0x00000000)
#define SET_RG_RAM_04(_VAL_)                                              SET_REG(ADR_PMU_RAM_04,_VAL_,0,0x00000000)
#define SET_RG_RAM_05(_VAL_)                                              SET_REG(ADR_PMU_RAM_05,_VAL_,0,0x00000000)
#define SET_RG_RAM_06(_VAL_)                                              SET_REG(ADR_PMU_RAM_06,_VAL_,0,0x00000000)
#define SET_RG_RAM_07(_VAL_)                                              SET_REG(ADR_PMU_RAM_07,_VAL_,0,0x00000000)
#define SET_RG_RAM_08(_VAL_)                                              SET_REG(ADR_PMU_RAM_08,_VAL_,0,0x00000000)
#define SET_RG_RAM_09(_VAL_)                                              SET_REG(ADR_PMU_RAM_09,_VAL_,0,0x00000000)
#define SET_RG_RAM_10(_VAL_)                                              SET_REG(ADR_PMU_RAM_10,_VAL_,0,0x00000000)
#define SET_RG_RAM_11(_VAL_)                                              SET_REG(ADR_PMU_RAM_11,_VAL_,0,0x00000000)
#define SET_RG_RAM_12(_VAL_)                                              SET_REG(ADR_PMU_RAM_12,_VAL_,0,0x00000000)
#define SET_RG_RAM_13(_VAL_)                                              SET_REG(ADR_PMU_RAM_13,_VAL_,0,0x00000000)
#define SET_RG_RAM_14(_VAL_)                                              SET_REG(ADR_PMU_RAM_14,_VAL_,0,0x00000000)
#define SET_RO_SLEEP_CNT(_VAL_)                                           SET_REG(ADR_PMU_SLEEP_RO,_VAL_,0,0x00000000)
#define SET_RG_PMDLBK(_VAL_)                                              SET_REG(ADR_WIFI_PHY_COMMON_SYS_REG,_VAL_,0,0xfffffffe)
#define SET_RG_DAC_LBK_EDGE_SEL(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_SYS_REG,_VAL_,1,0xfffffffd)
#define SET_RG_TX_CCK_80_FIR_BYP(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_SYS_REG,_VAL_,2,0xfffffffb)
#define SET_RG_SIGN_SWAP_BB(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_SYS_REG,_VAL_,4,0xffffffef)
#define SET_RG_IQ_SWAP_BB(_VAL_)                                          SET_REG(ADR_WIFI_PHY_COMMON_SYS_REG,_VAL_,5,0xffffffdf)
#define SET_RG_Q_INV_BB(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_SYS_REG,_VAL_,6,0xffffffbf)
#define SET_RG_I_INV_BB(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_SYS_REG,_VAL_,7,0xffffff7f)
#define SET_RG_BYPASS_ACI(_VAL_)                                          SET_REG(ADR_WIFI_PHY_COMMON_SYS_REG,_VAL_,8,0xfffffeff)
#define SET_RG_LBK_ANA_PATH(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_SYS_REG,_VAL_,9,0xfffffdff)
#define SET_RG_LBK_DIG_SEL(_VAL_)                                         SET_REG(ADR_WIFI_PHY_COMMON_SYS_REG,_VAL_,10,0xfffffbff)
#define SET_RG_RF_5G_BAND(_VAL_)                                          SET_REG(ADR_WIFI_PHY_COMMON_SYS_REG,_VAL_,11,0xfffff7ff)
#define SET_RG_PRIMARY_CH_SIDE(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_SYS_REG,_VAL_,14,0xffffbfff)
#define SET_RG_SYSTEM_BW(_VAL_)                                           SET_REG(ADR_WIFI_PHY_COMMON_SYS_REG,_VAL_,15,0xffff7fff)
#define SET_RG_11B_ACI_SEL(_VAL_)                                         SET_REG(ADR_WIFI_PHY_COMMON_SYS_REG,_VAL_,16,0xfffeffff)
#define SET_RG_BB_CLK_SEL(_VAL_)                                          SET_REG(ADR_WIFI_PHY_COMMON_SYS_REG,_VAL_,31,0x7fffffff)
#define SET_RG_PHY_MD_EN(_VAL_)                                           SET_REG(ADR_WIFI_PHY_COMMON_ENABLE_REG,_VAL_,0,0xfffffffe)
#define SET_RG_PHYRX_MD_EN(_VAL_)                                         SET_REG(ADR_WIFI_PHY_COMMON_ENABLE_REG,_VAL_,1,0xfffffffd)
#define SET_RG_PHYTX_MD_EN(_VAL_)                                         SET_REG(ADR_WIFI_PHY_COMMON_ENABLE_REG,_VAL_,2,0xfffffffb)
#define SET_RG_PHY11GN_MD_EN(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_ENABLE_REG,_VAL_,3,0xfffffff7)
#define SET_RG_PHY11B_MD_EN(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_ENABLE_REG,_VAL_,4,0xffffffef)
#define SET_RG_PHYRXFIFO_MD_EN(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_ENABLE_REG,_VAL_,5,0xffffffdf)
#define SET_RG_PHYTXFIFO_MD_EN(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_ENABLE_REG,_VAL_,6,0xffffffbf)
#define SET_RG_PHY11BGN_MD_EN(_VAL_)                                      SET_REG(ADR_WIFI_PHY_COMMON_ENABLE_REG,_VAL_,8,0xfffffeff)
#define SET_RG_FORCE_11GN_EN(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_ENABLE_REG,_VAL_,12,0xffffefff)
#define SET_RG_FORCE_11B_EN(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_ENABLE_REG,_VAL_,13,0xffffdfff)
#define SET_RG_11GN_CSI_CLK_EN(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_ENABLE_REG,_VAL_,14,0xffffbfff)
#define SET_RG_11B_CSI_CLK_EN(_VAL_)                                      SET_REG(ADR_WIFI_PHY_COMMON_ENABLE_REG,_VAL_,15,0xffff7fff)
#define SET_RG_PHY_IQ_TRIG_SEL(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_ENABLE_REG,_VAL_,16,0xfff0ffff)
#define SET_RG_PHY_IQ_LOG_RATE(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_ENABLE_REG,_VAL_,20,0xffefffff)
#define SET_SVN_VERSION(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_VERSION_REG,_VAL_,0,0x00000000)
#define SET_RG_LENGTH(_VAL_)                                              SET_REG(ADR_WIFI_PHY_COMMON_DES_REG0,_VAL_,0,0xffff0000)
#define SET_RG_PKT_MODE(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_DES_REG0,_VAL_,16,0xfff8ffff)
#define SET_RG_CH_BW(_VAL_)                                               SET_REG(ADR_WIFI_PHY_COMMON_DES_REG0,_VAL_,19,0xffc7ffff)
#define SET_RG_PRM(_VAL_)                                                 SET_REG(ADR_WIFI_PHY_COMMON_DES_REG0,_VAL_,22,0xffbfffff)
#define SET_RG_SHORTGI(_VAL_)                                             SET_REG(ADR_WIFI_PHY_COMMON_DES_REG0,_VAL_,23,0xff7fffff)
#define SET_RG_RATE(_VAL_)                                                SET_REG(ADR_WIFI_PHY_COMMON_DES_REG0,_VAL_,24,0x80ffffff)
#define SET_RG_L_LENGTH(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_DES_REG1,_VAL_,0,0xfffff000)
#define SET_RG_L_RATE(_VAL_)                                              SET_REG(ADR_WIFI_PHY_COMMON_DES_REG1,_VAL_,12,0xffff8fff)
#define SET_RG_SERVICE(_VAL_)                                             SET_REG(ADR_WIFI_PHY_COMMON_DES_REG1,_VAL_,16,0x0000ffff)
#define SET_RG_SMOOTHING(_VAL_)                                           SET_REG(ADR_WIFI_PHY_COMMON_DES_REG2,_VAL_,0,0xfffffffe)
#define SET_RG_NO_SOUND(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_DES_REG2,_VAL_,1,0xfffffffd)
#define SET_RG_AGGREGATE(_VAL_)                                           SET_REG(ADR_WIFI_PHY_COMMON_DES_REG2,_VAL_,2,0xfffffffb)
#define SET_RG_STBC(_VAL_)                                                SET_REG(ADR_WIFI_PHY_COMMON_DES_REG2,_VAL_,3,0xffffffe7)
#define SET_RG_FEC(_VAL_)                                                 SET_REG(ADR_WIFI_PHY_COMMON_DES_REG2,_VAL_,5,0xffffffdf)
#define SET_RG_N_ESS(_VAL_)                                               SET_REG(ADR_WIFI_PHY_COMMON_DES_REG2,_VAL_,6,0xffffff3f)
#define SET_RG_TXPWRLVL(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_DES_REG2,_VAL_,8,0xffff80ff)
#define SET_RG_BB_SCALE(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_DES_REG2,_VAL_,16,0xff00ffff)
#define SET_RG_TX_START(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_DES_REG3,_VAL_,0,0xfffffffe)
#define SET_RG_IFS_TIME(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_DES_REG3,_VAL_,2,0xffffff03)
#define SET_RG_CONTINUOUS_DATA(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_DES_REG3,_VAL_,8,0xfffffeff)
#define SET_RG_DATA_SEL(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_DES_REG3,_VAL_,9,0xfffff9ff)
#define SET_RG_TX_D(_VAL_)                                                SET_REG(ADR_WIFI_PHY_COMMON_DES_REG3,_VAL_,16,0xff00ffff)
#define SET_RG_IFS_TIME_EXT(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_DES_REG3,_VAL_,24,0x00ffffff)
#define SET_RG_TX_CNT_TARGET(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_DES_REG4,_VAL_,0,0x00000000)
#define SET_RG_TXD_SEL(_VAL_)                                             SET_REG(ADR_WIFI_PHY_COMMON_TX_CONTROL,_VAL_,10,0xfffff3ff)
#define SET_RG_TX_FREQ_OFFSET_DES(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_DES_REG5,_VAL_,0,0xffff0000)
#define SET_RG_DES_RATE(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_DES_REG6,_VAL_,0,0xffffff00)
#define SET_RG_DES_MAN_EN(_VAL_)                                          SET_REG(ADR_WIFI_PHY_COMMON_DES_REG6,_VAL_,8,0xfffffeff)
#define SET_RG_FORCE_NON_HT_DUP(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_DES_REG6,_VAL_,12,0xffffefff)
#define SET_RG_PGA_REFDB_SAT_B(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG0,_VAL_,0,0xffffff80)
#define SET_RG_PGA_REFDB_TOP_B(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG0,_VAL_,8,0xffff80ff)
#define SET_RG_PGA_REF_UND_B(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG0,_VAL_,16,0xfc00ffff)
#define SET_RG_RF_REF_SAT_B(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG0,_VAL_,28,0x0fffffff)
#define SET_RG_PGA_REFDB_SAT_GN(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG1,_VAL_,0,0xffffff80)
#define SET_RG_PGA_REFDB_TOP_GN(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG1,_VAL_,8,0xffff80ff)
#define SET_RG_PGA_REF_UND_GN(_VAL_)                                      SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG1,_VAL_,16,0xfc00ffff)
#define SET_RG_RF_REF_SAT_GN(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG1,_VAL_,28,0x0fffffff)
#define SET_RG_PGAGC_SET(_VAL_)                                           SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG2,_VAL_,0,0xfffffff0)
#define SET_RG_PGAGC_OW(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG2,_VAL_,4,0xffffffef)
#define SET_RG_RFGC_SET(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG2,_VAL_,5,0xffffff9f)
#define SET_RG_RFGC_OW(_VAL_)                                             SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG2,_VAL_,7,0xffffff7f)
#define SET_RG_WAIT_T_RXAGC(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG2,_VAL_,8,0xffffc0ff)
#define SET_RG_RXAGC_SET(_VAL_)                                           SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG2,_VAL_,14,0xffffbfff)
#define SET_RG_RXAGC_OW(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG2,_VAL_,15,0xffff7fff)
#define SET_RG_WAIT_T_FINAL(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG2,_VAL_,16,0xffc0ffff)
#define SET_RG_WAIT_T(_VAL_)                                              SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG2,_VAL_,24,0xc0ffffff)
#define SET_RG_ULG_PGA_SAT_PGA_GAIN(_VAL_)                                SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG3,_VAL_,0,0xfffffff0)
#define SET_RG_LG_PGA_UND_PGA_GAIN(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG3,_VAL_,4,0xffffff0f)
#define SET_RG_LG_PGA_SAT_PGA_GAIN(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG3,_VAL_,8,0xfffff0ff)
#define SET_RG_LG_RF_SAT_PGA_GAIN(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG3,_VAL_,12,0xffff0fff)
#define SET_RG_MG_RF_SAT_PGANOREF_PGA_GAIN(_VAL_)                         SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG3,_VAL_,16,0xfff0ffff)
#define SET_RG_HG_PGA_SAT2_PGA_GAIN(_VAL_)                                SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG3,_VAL_,20,0xff0fffff)
#define SET_RG_HG_PGA_SAT1_PGA_GAIN(_VAL_)                                SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG3,_VAL_,24,0xf0ffffff)
#define SET_RG_HG_RF_SAT_PGA_GAIN(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG3,_VAL_,28,0x0fffffff)
#define SET_RG_MG_PGA_JB_TH(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG4,_VAL_,0,0xfffffff0)
#define SET_RG_MA_PGA_LOW_TH_CNT_LMT(_VAL_)                               SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG4,_VAL_,16,0xffe0ffff)
#define SET_RG_MA_PGA_HIGH_TH_CNT_LMT(_VAL_)                              SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_REG4,_VAL_,24,0xe0ffffff)
#define SET_RG_AGC_THRESHOLD(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_11B_DAGC_REG0,_VAL_,0,0xffffc000)
#define SET_RG_ACI_POINT_CNT_LMT_11B(_VAL_)                               SET_REG(ADR_WIFI_PHY_COMMON_11B_DAGC_REG0,_VAL_,16,0xff80ffff)
#define SET_RG_ACI_DAGC_LEAKY_FACTOR_11B(_VAL_)                           SET_REG(ADR_WIFI_PHY_COMMON_11B_DAGC_REG0,_VAL_,24,0xfcffffff)
#define SET_RG_ACI_DAGC_PWR_SEL_11B(_VAL_)                                SET_REG(ADR_WIFI_PHY_COMMON_11B_DAGC_REG0,_VAL_,28,0xefffffff)
#define SET_RG_ACI_DAGC_TARGET_11B(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_11B_DAGC_REG1,_VAL_,0,0xffffff80)
#define SET_RG_ACI_GAIN_INI_11B(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_11B_DAGC_REG1,_VAL_,8,0xffff00ff)
#define SET_RG_ACI_GAIN_SET_11B(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_11B_DAGC_REG1,_VAL_,16,0xff00ffff)
#define SET_RG_ACI_GAIN_OW_11B(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_11B_DAGC_REG1,_VAL_,31,0x7fffffff)
#define SET_RG_ACI_POINT_CNT_LMT_11GN_HT20(_VAL_)                         SET_REG(ADR_WIFI_PHY_COMMON_11GN20_DAGC_REG0,_VAL_,0,0xffffff00)
#define SET_RG_ACI_DAGC_LEAKY_FACTOR_11GN_HT20(_VAL_)                     SET_REG(ADR_WIFI_PHY_COMMON_11GN20_DAGC_REG0,_VAL_,8,0xfffffcff)
#define SET_RG_ACI_DAGC_PWR_SEL_11GN_HT20(_VAL_)                          SET_REG(ADR_WIFI_PHY_COMMON_11GN20_DAGC_REG0,_VAL_,12,0xffffefff)
#define SET_RG_ACI_DAGC_DONE_CNT_LMT_11GN(_VAL_)                          SET_REG(ADR_WIFI_PHY_COMMON_11GN20_DAGC_REG0,_VAL_,24,0x00ffffff)
#define SET_RG_ACI_DAGC_TARGET_11GN_HT20(_VAL_)                           SET_REG(ADR_WIFI_PHY_COMMON_11GN20_DAGC_REG1,_VAL_,0,0xffffff80)
#define SET_RG_ACI_GAIN_SET_11GN_HT20(_VAL_)                              SET_REG(ADR_WIFI_PHY_COMMON_11GN20_DAGC_REG1,_VAL_,16,0xfe00ffff)
#define SET_RG_ACI_GAIN_OW_11GN_HT20(_VAL_)                               SET_REG(ADR_WIFI_PHY_COMMON_11GN20_DAGC_REG1,_VAL_,31,0x7fffffff)
#define SET_RO_CCA_PWR_MA_11GN_HT40(_VAL_)                                SET_REG(ADR_WIFI_PHY_COMMON_11BGN_DIGPWR_REG,_VAL_,0,0xffffff80)
#define SET_RO_CCA_PWR_MA_11GN_HT20(_VAL_)                                SET_REG(ADR_WIFI_PHY_COMMON_11BGN_DIGPWR_REG,_VAL_,8,0xffff80ff)
#define SET_RO_CCA_PWR_MA_11B(_VAL_)                                      SET_REG(ADR_WIFI_PHY_COMMON_11BGN_DIGPWR_REG,_VAL_,16,0xff80ffff)
#define SET_RO_ED_STATE(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_11BGN_DIGPWR_REG,_VAL_,24,0xfeffffff)
#define SET_RO_2ND_ED_STATE(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_11BGN_DIGPWR_REG,_VAL_,25,0xfdffffff)
#define SET_RO_PGA_PWR_FF1(_VAL_)                                         SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_RO00,_VAL_,0,0xffffc000)
#define SET_RO_RF_PWR_FF1(_VAL_)                                          SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_RO00,_VAL_,16,0xfff0ffff)
#define SET_RO_PGAGC_FF1(_VAL_)                                           SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_RO00,_VAL_,24,0xf0ffffff)
#define SET_RO_RFGC_FF1(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_RO00,_VAL_,28,0xcfffffff)
#define SET_RO_PGA_PWR_FF2(_VAL_)                                         SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_RO01,_VAL_,0,0xffffc000)
#define SET_RO_RF_PWR_FF2(_VAL_)                                          SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_RO01,_VAL_,16,0xfff0ffff)
#define SET_RO_PGAGC_FF2(_VAL_)                                           SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_RO01,_VAL_,24,0xf0ffffff)
#define SET_RO_RFGC_FF2(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_RO01,_VAL_,28,0xcfffffff)
#define SET_RO_PGA_PWR_FF3(_VAL_)                                         SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_RO02,_VAL_,0,0xffffc000)
#define SET_RO_RF_PWR_FF3(_VAL_)                                          SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_RO02,_VAL_,16,0xfff0ffff)
#define SET_RO_PGAGC_FF3(_VAL_)                                           SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_RO02,_VAL_,24,0xf0ffffff)
#define SET_RO_RFGC_FF3(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_RO02,_VAL_,28,0xcfffffff)
#define SET_RG_5G_DC_RM_LEAKY_FACTOR_T3(_VAL_)                            SET_REG(ADR_WIFI_PHY_COMMON_RXDC,_VAL_,4,0xffffff8f)
#define SET_RG_5G_DC_RM_LEAKY_FACTOR_T2(_VAL_)                            SET_REG(ADR_WIFI_PHY_COMMON_RXDC,_VAL_,8,0xfffff8ff)
#define SET_RG_5G_DC_RM_LEAKY_FACTOR_T1(_VAL_)                            SET_REG(ADR_WIFI_PHY_COMMON_RXDC,_VAL_,12,0xffff8fff)
#define SET_RG_DC_RM_BYP(_VAL_)                                           SET_REG(ADR_WIFI_PHY_COMMON_RXDC,_VAL_,16,0xfffeffff)
#define SET_RG_DC_RM_LEAKY_FACTOR_T3(_VAL_)                               SET_REG(ADR_WIFI_PHY_COMMON_RXDC,_VAL_,20,0xff8fffff)
#define SET_RG_DC_RM_LEAKY_FACTOR_T2(_VAL_)                               SET_REG(ADR_WIFI_PHY_COMMON_RXDC,_VAL_,24,0xf8ffffff)
#define SET_RG_DC_RM_LEAKY_FACTOR_T1(_VAL_)                               SET_REG(ADR_WIFI_PHY_COMMON_RXDC,_VAL_,28,0x8fffffff)
#define SET_RO_Q_DC_OUT(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_RXDC_RO,_VAL_,0,0xfffffc00)
#define SET_RO_I_DC_OUT(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_RXDC_RO,_VAL_,16,0xfc00ffff)
#define SET_RG_TBUS_SEL(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_RSSI_TBUS_REG,_VAL_,0,0xfffffff0)
#define SET_RG_RSSI_OFFSET(_VAL_)                                         SET_REG(ADR_WIFI_PHY_COMMON_RSSI_TBUS_REG,_VAL_,16,0xff00ffff)
#define SET_RG_RSSI_INV(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_RSSI_TBUS_REG,_VAL_,24,0xfeffffff)
#define SET_RG_AGC_THRESHOLD_2ND(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_EDCCA_TH_2ND_REG,_VAL_,0,0xffffc000)
#define SET_RO_MRX_EN_CNT(_VAL_)                                          SET_REG(ADR_WIFI_PHY_COMMON_RX_EN_CNT_REG,_VAL_,0,0xffff0000)
#define SET_RG_MRX_EN_CNT_RST_N(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_RX_EN_CNT_REG,_VAL_,31,0x7fffffff)
#define SET_RG_EDCCA_AVG_T(_VAL_)                                         SET_REG(ADR_WIFI_PHY_COMMON_EDCCA_0,_VAL_,0,0xfffffff8)
#define SET_RG_EDCCA_STAT_EN(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_EDCCA_0,_VAL_,4,0xffffffef)
#define SET_RO_EDCCA_PRIMARY_PRD(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_EDCCA_1,_VAL_,0,0xffff0000)
#define SET_RO_PRIMARY_EDCCA(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_EDCCA_1,_VAL_,16,0x0000ffff)
#define SET_RO_EDCCA_SECONDARY_PRD(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_EDCCA_2,_VAL_,0,0xffff0000)
#define SET_RO_SECONDARY_EDCCA(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_EDCCA_2,_VAL_,16,0x0000ffff)
#define SET_RG_MTX_LEN_LOWER_TH_0(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_TX_LENGTH_CNT_REG0,_VAL_,0,0xffff0000)
#define SET_RG_MTX_LEN_UPPER_TH_0(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_TX_LENGTH_CNT_REG0,_VAL_,16,0x0000ffff)
#define SET_RG_MTX_LEN_LOWER_TH_1(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_TX_LENGTH_CNT_REG1,_VAL_,0,0xffff0000)
#define SET_RG_MTX_LEN_UPPER_TH_1(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_TX_LENGTH_CNT_REG1,_VAL_,16,0x0000ffff)
#define SET_RG_MRX_LEN_LOWER_TH_0(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_RX_LENGTH_CNT_REG0,_VAL_,0,0xffff0000)
#define SET_RG_MRX_LEN_UPPER_TH_0(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_RX_LENGTH_CNT_REG0,_VAL_,16,0x0000ffff)
#define SET_RG_MRX_LEN_LOWER_TH_1(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_RX_LENGTH_CNT_REG1,_VAL_,0,0xffff0000)
#define SET_RG_MRX_LEN_UPPER_TH_1(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_RX_LENGTH_CNT_REG1,_VAL_,16,0x0000ffff)
#define SET_RO_MTX_LEN_CNT_1(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_TX_LENGTH_CNT_RO,_VAL_,0,0xffff0000)
#define SET_RO_MTX_LEN_CNT_0(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_TX_LENGTH_CNT_RO,_VAL_,16,0x0000ffff)
#define SET_RO_MRX_LEN_CNT_1(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_RX_LENGTH_CNT_RO,_VAL_,0,0xffff0000)
#define SET_RO_MRX_LEN_CNT_0(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_RX_LENGTH_CNT_RO,_VAL_,16,0x0000ffff)
#define SET_RG_AGC_THRESHOLD_LG(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_P_EDCCA_TH2,_VAL_,0,0xffffc000)
#define SET_RG_AGC_THRESHOLD_MG(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_P_EDCCA_TH2,_VAL_,16,0xc000ffff)
#define SET_RG_AGC_THRESHOLD_LG_2ND(_VAL_)                                SET_REG(ADR_WIFI_PHY_COMMON_S_EDCCA_TH2,_VAL_,0,0xffffc000)
#define SET_RG_AGC_THRESHOLD_MG_2ND(_VAL_)                                SET_REG(ADR_WIFI_PHY_COMMON_S_EDCCA_TH2,_VAL_,16,0xc000ffff)
#define SET_RG_MRX_TYPE(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_TRX_TYPE_CNT_REG,_VAL_,0,0xffffff00)
#define SET_RG_MRX_TYPE_CNT_LMT(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_TRX_TYPE_CNT_REG,_VAL_,8,0xffffe0ff)
#define SET_RG_MTX_TYPE(_VAL_)                                            SET_REG(ADR_WIFI_PHY_COMMON_TRX_TYPE_CNT_REG,_VAL_,16,0xff00ffff)
#define SET_RG_MTX_TYPE_CNT_LMT(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_TRX_TYPE_CNT_REG,_VAL_,24,0xe0ffffff)
#define SET_RO_MRX_TYPE_CNT(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_TRX_TYPE_CNT_RO,_VAL_,0,0xffff0000)
#define SET_RO_MTX_TYPE_CNT(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_TRX_TYPE_CNT_RO,_VAL_,16,0x0000ffff)
#define SET_RO_TX_CRC(_VAL_)                                              SET_REG(ADR_WIFI_PHY_COMMON_TX_PKT_GEN_RO,_VAL_,0,0x00000000)
#define SET_RG_ACI_POINT_CNT_LMT_11GN_HT40(_VAL_)                         SET_REG(ADR_WIFI_PHY_COMMON_11GN40_DAGC_REG0,_VAL_,0,0xffffff00)
#define SET_RG_ACI_DAGC_LEAKY_FACTOR_11GN_HT40(_VAL_)                     SET_REG(ADR_WIFI_PHY_COMMON_11GN40_DAGC_REG0,_VAL_,8,0xfffffcff)
#define SET_RG_ACI_DAGC_PWR_SEL_11GN_HT40(_VAL_)                          SET_REG(ADR_WIFI_PHY_COMMON_11GN40_DAGC_REG0,_VAL_,12,0xffffefff)
#define SET_RG_ACI_DAGC_TARGET_11GN_HT40(_VAL_)                           SET_REG(ADR_WIFI_PHY_COMMON_11GN40_DAGC_REG1,_VAL_,0,0xffffff80)
#define SET_RG_ACI_GAIN_SET_11GN_HT40(_VAL_)                              SET_REG(ADR_WIFI_PHY_COMMON_11GN40_DAGC_REG1,_VAL_,16,0xfe00ffff)
#define SET_RG_ACI_GAIN_OW_11GN_HT40(_VAL_)                               SET_REG(ADR_WIFI_PHY_COMMON_11GN40_DAGC_REG1,_VAL_,31,0x7fffffff)
#define SET_RG_ACI_GAIN_INI_11GN_HT40(_VAL_)                              SET_REG(ADR_WIFI_PHY_COMMON_11GN_DAGC_INI_REG,_VAL_,0,0xfffffe00)
#define SET_RG_ACI_GAIN_INI_11GN_HT20(_VAL_)                              SET_REG(ADR_WIFI_PHY_COMMON_11GN_DAGC_INI_REG,_VAL_,16,0xfe00ffff)
#define SET_RG_MAC_PKT_MODE(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_0,_VAL_,0,0xfffffffe)
#define SET_RG_MAC_PKT_AGGREGATE(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_0,_VAL_,1,0xfffffffd)
#define SET_RG_MAC_PKT_ADDR4_ON(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_0,_VAL_,4,0xffffffef)
#define SET_RG_MAC_PKT_SEQ_ON(_VAL_)                                      SET_REG(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_0,_VAL_,5,0xffffffdf)
#define SET_RG_MAC_PKT_ADDR3_ON(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_0,_VAL_,6,0xffffffbf)
#define SET_RG_MAC_PKT_ADDR2_ON(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_0,_VAL_,7,0xffffff7f)
#define SET_RG_MAC_PKT_AGGREGATE_NUM(_VAL_)                               SET_REG(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_0,_VAL_,8,0xfffff0ff)
#define SET_RG_MAC_PKT_PLD_LENGTH(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_0,_VAL_,16,0x0000ffff)
#define SET_RG_MAC_PKT_DUR(_VAL_)                                         SET_REG(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_1,_VAL_,0,0xffff0000)
#define SET_RG_MAC_PKT_FC(_VAL_)                                          SET_REG(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_1,_VAL_,16,0x0000ffff)
#define SET_RG_MAC_PKT_ADDR1_31_0(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_2,_VAL_,0,0x00000000)
#define SET_RG_MAC_PKT_ADDR1_47_32(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_3,_VAL_,0,0xffff0000)
#define SET_RG_MAC_PKT_ADDR2_31_0(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_4,_VAL_,0,0x00000000)
#define SET_RG_MAC_PKT_ADDR2_47_32(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_5,_VAL_,0,0xffff0000)
#define SET_RG_MAC_PKT_ADDR3_31_0(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_6,_VAL_,0,0x00000000)
#define SET_RG_MAC_PKT_ADDR3_47_32(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_7,_VAL_,0,0xffff0000)
#define SET_RG_MAC_PKT_SEQ(_VAL_)                                         SET_REG(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_8,_VAL_,0,0xffff0000)
#define SET_RG_MAC_PKT_ADDR4_31_0(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_9,_VAL_,0,0x00000000)
#define SET_RG_MAC_PKT_ADDR4_47_32(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_A,_VAL_,0,0xffff0000)
#define SET_RG_RF_PWR_MAN_EN(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_BB_RF_PWR_CTRL_REG,_VAL_,8,0xfffffeff)
#define SET_RG_BB_SCALE_MAN_EN(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_BB_RF_PWR_CTRL_REG,_VAL_,16,0xfffeffff)
#define SET_RG_BB_SCALE_CCK_11M(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11B_EXT,_VAL_,0,0xffffff00)
#define SET_RG_BB_SCALE_CCK_5M(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11B_EXT,_VAL_,8,0xffff00ff)
#define SET_RG_BB_SCALE_BARKER_2M(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11B_EXT,_VAL_,16,0xff00ffff)
#define SET_RG_BB_SCALE_BARKER_1M(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11B_EXT,_VAL_,24,0x00ffffff)
#define SET_RG_RF_PWR_CCK_11M(_VAL_)                                      SET_REG(ADR_WIFI_PHY_COMMON_RF_PWR_REG_11B_EXT,_VAL_,0,0xffffff80)
#define SET_RG_RF_PWR_CCK_5M(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_RF_PWR_REG_11B_EXT,_VAL_,8,0xffff80ff)
#define SET_RG_RF_PWR_BARKER_2M(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_RF_PWR_REG_11B_EXT,_VAL_,16,0xff80ffff)
#define SET_RG_RF_PWR_BARKER_1M(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_RF_PWR_REG_11B_EXT,_VAL_,24,0x80ffffff)
#define SET_RG_BB_SCALE_LEGACY_18M(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11G_0,_VAL_,0,0xffffff00)
#define SET_RG_BB_SCALE_LEGACY_12M(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11G_0,_VAL_,8,0xffff00ff)
#define SET_RG_BB_SCALE_LEGACY_9M(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11G_0,_VAL_,16,0xff00ffff)
#define SET_RG_BB_SCALE_LEGACY_6M(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11G_0,_VAL_,24,0x00ffffff)
#define SET_RG_BB_SCALE_LEGACY_54M(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11G_1,_VAL_,0,0xffffff00)
#define SET_RG_BB_SCALE_LEGACY_48M(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11G_1,_VAL_,8,0xffff00ff)
#define SET_RG_BB_SCALE_LEGACY_36M(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11G_1,_VAL_,16,0xff00ffff)
#define SET_RG_BB_SCALE_LEGACY_24M(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11G_1,_VAL_,24,0x00ffffff)
#define SET_RG_BB_SCALE_HT20_MCS3(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_0,_VAL_,0,0xffffff00)
#define SET_RG_BB_SCALE_HT20_MCS2(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_0,_VAL_,8,0xffff00ff)
#define SET_RG_BB_SCALE_HT20_MCS1(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_0,_VAL_,16,0xff00ffff)
#define SET_RG_BB_SCALE_HT20_MCS0(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_0,_VAL_,24,0x00ffffff)
#define SET_RG_BB_SCALE_HT20_MCS7(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_1,_VAL_,0,0xffffff00)
#define SET_RG_BB_SCALE_HT20_MCS6(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_1,_VAL_,8,0xffff00ff)
#define SET_RG_BB_SCALE_HT20_MCS5(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_1,_VAL_,16,0xff00ffff)
#define SET_RG_BB_SCALE_HT20_MCS4(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_1,_VAL_,24,0x00ffffff)
#define SET_RG_BB_SCALE_HT40_MCS3(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_0,_VAL_,0,0xffffff00)
#define SET_RG_BB_SCALE_HT40_MCS2(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_0,_VAL_,8,0xffff00ff)
#define SET_RG_BB_SCALE_HT40_MCS1(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_0,_VAL_,16,0xff00ffff)
#define SET_RG_BB_SCALE_HT40_MCS0(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_0,_VAL_,24,0x00ffffff)
#define SET_RG_BB_SCALE_HT40_MCS7(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_1,_VAL_,0,0xffffff00)
#define SET_RG_BB_SCALE_HT40_MCS6(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_1,_VAL_,8,0xffff00ff)
#define SET_RG_BB_SCALE_HT40_MCS5(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_1,_VAL_,16,0xff00ffff)
#define SET_RG_BB_SCALE_HT40_MCS4(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_1,_VAL_,24,0x00ffffff)
#define SET_RG_RF_PWR_LEGACY_64QAM(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_RF_PWR_REG_1,_VAL_,0,0xffffff80)
#define SET_RG_RF_PWR_LEGACY_16QAM(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_RF_PWR_REG_1,_VAL_,8,0xffff80ff)
#define SET_RG_RF_PWR_LEGACY_QPSK(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_RF_PWR_REG_1,_VAL_,16,0xff80ffff)
#define SET_RG_RF_PWR_LEGACY_BPSK(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_RF_PWR_REG_1,_VAL_,24,0x80ffffff)
#define SET_RG_RF_PWR_HT20_64QAM(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_RF_PWR_REG_2,_VAL_,0,0xffffff80)
#define SET_RG_RF_PWR_HT20_16QAM(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_RF_PWR_REG_2,_VAL_,8,0xffff80ff)
#define SET_RG_RF_PWR_HT20_QPSK(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_RF_PWR_REG_2,_VAL_,16,0xff80ffff)
#define SET_RG_RF_PWR_HT20_BPSK(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_RF_PWR_REG_2,_VAL_,24,0x80ffffff)
#define SET_RG_RF_PWR_HT40_64QAM(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_RF_PWR_REG_3,_VAL_,0,0xffffff80)
#define SET_RG_RF_PWR_HT40_16QAM(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_RF_PWR_REG_3,_VAL_,8,0xffff80ff)
#define SET_RG_RF_PWR_HT40_QPSK(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_RF_PWR_REG_3,_VAL_,16,0xff80ffff)
#define SET_RG_RF_PWR_HT40_BPSK(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_RF_PWR_REG_3,_VAL_,24,0x80ffffff)
#define SET_RG_RF_PHY_SETTING_VERSION(_VAL_)                              SET_REG(ADR_WIFI_RF_PHY_SETTING_VERSION,_VAL_,0,0x00000000)
#define SET_RG_RX_BEACON_LOSS_ON(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_RX_MON_0,_VAL_,0,0xfffffffe)
#define SET_RG_RX_PKT_ADDR3_ON(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_RX_MON_0,_VAL_,1,0xfffffffd)
#define SET_RG_RX_PKT_ADDR2_ON(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_RX_MON_0,_VAL_,2,0xfffffffb)
#define SET_RG_RX_PKT_ADDR1_ON(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_RX_MON_0,_VAL_,3,0xfffffff7)
#define SET_RG_RX_BEACON_TU(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_RX_MON_0,_VAL_,4,0xffffc00f)
#define SET_RG_RX_PKT_TIMER_LMT(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_RX_MON_0,_VAL_,16,0x0000ffff)
#define SET_RG_RX_BEACON_LOSS_CNT_LMT(_VAL_)                              SET_REG(ADR_WIFI_PHY_COMMON_RX_MON_1,_VAL_,0,0xffffff00)
#define SET_RG_RX_BEACON_CRC_BYPASS(_VAL_)                                SET_REG(ADR_WIFI_PHY_COMMON_RX_MON_1,_VAL_,8,0xfffffeff)
#define SET_RG_RX_SSID_MATCH_STAT_EN(_VAL_)                               SET_REG(ADR_WIFI_PHY_COMMON_RX_MON_1,_VAL_,9,0xfffffdff)
#define SET_RG_RX_MONITOR_ON(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_RX_MON_1,_VAL_,12,0xffffefff)
#define SET_RG_RX_BEACON_INTERVAL(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_RX_MON_1,_VAL_,16,0x0000ffff)
#define SET_RG_RX_PKT_FC(_VAL_)                                           SET_REG(ADR_WIFI_PHY_COMMON_RX_MON_2,_VAL_,16,0x0000ffff)
#define SET_RG_RX_PKT_ADDR1_31_0(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_RX_MON_3,_VAL_,0,0x00000000)
#define SET_RG_RX_PKT_ADDR1_47_32(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_RX_MON_4,_VAL_,0,0xffff0000)
#define SET_RG_RX_PKT_ADDR2_31_0(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_RX_MON_5,_VAL_,0,0x00000000)
#define SET_RG_RX_PKT_ADDR2_47_32(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_RX_MON_6,_VAL_,0,0xffff0000)
#define SET_RG_RX_PKT_ADDR3_31_0(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_RX_MON_7,_VAL_,0,0x00000000)
#define SET_RG_RX_PKT_ADDR3_47_32(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_RX_MON_8,_VAL_,0,0xffff0000)
#define SET_RO_INTRP_RX_LOSS(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_RX_TMR_MON_RO,_VAL_,0,0xfffffffe)
#define SET_RO_RX_PKT_TIMER(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_RX_TMR_MON_RO,_VAL_,16,0x0000ffff)
#define SET_RO_INTRP_RX_BEACON_LOSS(_VAL_)                                SET_REG(ADR_WIFI_PHY_COMMON_RX_BKN_MON_RO,_VAL_,0,0xfffffffe)
#define SET_RO_RX_BEACON_LOSS_CNT(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_RX_BKN_MON_RO,_VAL_,8,0xffff00ff)
#define SET_RO_RX_BEACON_CNT(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_RX_BKN_MON_RO,_VAL_,16,0x0000ffff)
#define SET_RG_RX_TIM_MAP_AID(_VAL_)                                      SET_REG(ADR_WIFI_PHY_COMMON_RX_TIM_CTRL,_VAL_,0,0xfffff800)
#define SET_RG_RX_BEACON_MAC_EN(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_RX_TIM_CTRL,_VAL_,16,0xfffeffff)
#define SET_RO_TIM_DTIM_PERIOD(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_RX_TIM_RO_0,_VAL_,0,0xffffff00)
#define SET_RO_TIM_DTIM_COUNT(_VAL_)                                      SET_REG(ADR_WIFI_PHY_COMMON_RX_TIM_RO_0,_VAL_,8,0xffff00ff)
#define SET_RO_TIM_LENGTH(_VAL_)                                          SET_REG(ADR_WIFI_PHY_COMMON_RX_TIM_RO_0,_VAL_,16,0xff00ffff)
#define SET_RO_TIM_ID(_VAL_)                                              SET_REG(ADR_WIFI_PHY_COMMON_RX_TIM_RO_0,_VAL_,24,0x00ffffff)
#define SET_RO_TIM_MAPPED(_VAL_)                                          SET_REG(ADR_WIFI_PHY_COMMON_RX_TIM_RO_1,_VAL_,0,0xfffffffe)
#define SET_RO_DTIM_DETECTED(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_RX_TIM_RO_1,_VAL_,4,0xffffffef)
#define SET_RO_BEACON_DETECTED(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_RX_TIM_RO_1,_VAL_,8,0xfffffeff)
#define SET_RO_TIM_BITMAP_CTRL(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_RX_TIM_RO_1,_VAL_,24,0x00ffffff)
#define SET_RO_BEACON_CAPABILITY(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_RX_TIM_RO_2,_VAL_,0,0xffff0000)
#define SET_RO_BEACON_INTERVAL(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_RX_TIM_RO_2,_VAL_,16,0x0000ffff)
#define SET_RG_RX_LISTEN_B_ONLY_EN(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_RX_LP_CTRL,_VAL_,0,0xfffffffe)
#define SET_RG_RX_LISTEN_WAKE_UP_MODE(_VAL_)                              SET_REG(ADR_WIFI_PHY_COMMON_RX_LP_CTRL,_VAL_,1,0xfffffffd)
#define SET_RG_DTIM_EARLY_TERM_EN(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_RX_LP_CTRL,_VAL_,4,0xffffffef)
#define SET_RG_DTIM_BC_BYPASS_EN(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_RX_LP_CTRL,_VAL_,8,0xfffffeff)
#define SET_RG_DTIM_DETECTED_CNT(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_RX_LP_CTRL,_VAL_,16,0xff00ffff)
#define SET_RG_RX_FIFO_FULL_CNT_EN(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_MAC_IF_CNT_CTRL,_VAL_,0,0xfffffffe)
#define SET_RG_TX_FIFO_EMPTY_CNT_EN(_VAL_)                                SET_REG(ADR_WIFI_PHY_COMMON_MAC_IF_CNT_CTRL,_VAL_,4,0xffffffef)
#define SET_RO_RX_FIFO_FULL_CNT(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_MAC_IF_CNT_RO,_VAL_,0,0xffff0000)
#define SET_RO_TX_FIFO_EMPTY_CNT(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_MAC_IF_CNT_RO,_VAL_,16,0x0000ffff)
#define SET_RO_BEACON_TIMESTAMP_63_32(_VAL_)                              SET_REG(ADR_WIFI_PHY_COMMON_RX_TIM_RO_3,_VAL_,0,0x00000000)
#define SET_RO_BEACON_TIMESTAMP_31_0(_VAL_)                               SET_REG(ADR_WIFI_PHY_COMMON_RX_TIM_RO_4,_VAL_,0,0x00000000)
#define SET_RO_WF2G_SX_CHANNEL(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_RF_CH_RO,_VAL_,0,0xffffff00)
#define SET_RG_BIST_EN_RX_FFT(_VAL_)                                      SET_REG(ADR_WIFI_PHY_COMMON_RX_FFT_MEM_BIST_REG,_VAL_,0,0xfffffffe)
#define SET_RG_BIST_MODE_RX_FFT(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_RX_FFT_MEM_BIST_REG,_VAL_,4,0xffffffef)
#define SET_RO_BIST_DONE_RX_FFT_1(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_RX_FFT_MEM_BIST_REG,_VAL_,16,0xfffeffff)
#define SET_RO_BIST_FAIL_RX_FFT_1(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_RX_FFT_MEM_BIST_REG,_VAL_,17,0xfffdffff)
#define SET_RO_BIST_DONE_RX_FFT_0(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_RX_FFT_MEM_BIST_REG,_VAL_,20,0xffefffff)
#define SET_RO_BIST_FAIL_RX_FFT_0(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_RX_FFT_MEM_BIST_REG,_VAL_,21,0xffdfffff)
#define SET_RG_AUDIO_CLK_EN(_VAL_)                                        SET_REG(ADR_WIFI_PHY_AUDIO_CLK_CTRL,_VAL_,0,0xfffffffe)
#define SET_RG_AUDIO_CLK_SEL(_VAL_)                                       SET_REG(ADR_WIFI_PHY_AUDIO_CLK_CTRL,_VAL_,1,0xfffffffd)
#define SET_RG_PGAGC_SET_NEW(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG0_,_VAL_,0,0xfffffff0)
#define SET_RG_PGAGC_OW_NEW(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG0_,_VAL_,4,0xffffffef)
#define SET_RG_RFGC_SET_NEW(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG0_,_VAL_,8,0xfffffcff)
#define SET_RG_RFGC_OW_NEW(_VAL_)                                         SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG0_,_VAL_,10,0xfffffbff)
#define SET_RG_RXAGC_SET_NEW(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG0_,_VAL_,12,0xffffefff)
#define SET_RG_RXAGC_OW_NEW(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG0_,_VAL_,13,0xffffdfff)
#define SET_RG_PGA_REFDB_SAT_NEW(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG0_,_VAL_,16,0xff80ffff)
#define SET_RG_PGA_REFDB_TOP_NEW(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG0_,_VAL_,24,0x80ffffff)
#define SET_RG_AGC_NEW_SEL(_VAL_)                                         SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG0_,_VAL_,31,0x7fffffff)
#define SET_RG_RSSI_INV_NEW(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG1,_VAL_,0,0xfffffffe)
#define SET_RG_RSSI_OFFSET_NEW(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG1,_VAL_,4,0xfffff00f)
#define SET_RG_LG_PGA_JB_TH_NEW(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG1,_VAL_,20,0xff0fffff)
#define SET_RG_MG_PGA_JB_TH_NEW(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG1,_VAL_,24,0xf0ffffff)
#define SET_RG_HG_PGA_JB_TH_NEW(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG1,_VAL_,28,0x0fffffff)
#define SET_RG_PRE_AGC_MG_TO_HG_RSSI_TH_NEW(_VAL_)                        SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG2_,_VAL_,0,0xfffff800)
#define SET_RG_PRE_AGC_HG_TO_MG_RSSI_TH_NEW(_VAL_)                        SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG2_,_VAL_,12,0xff800fff)
#define SET_RG_PRE_AGC_LG_TO_MG_RSSI_TH_NEW(_VAL_)                        SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG3_,_VAL_,0,0xfffff800)
#define SET_RG_PRE_AGC_MG_TO_LG_RSSI_TH_NEW(_VAL_)                        SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG3_,_VAL_,12,0xff800fff)
#define SET_RG_CNT_PRE_AGC_HG_AVG_LMT_NEW(_VAL_)                          SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG4,_VAL_,0,0xffffff80)
#define SET_RG_LG_PGA_SAT_PGA_GAIN_NEW(_VAL_)                             SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG4,_VAL_,8,0xfffff0ff)
#define SET_RG_MG_PGA_SAT_PGA_GAIN_NEW(_VAL_)                             SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG4,_VAL_,12,0xffff0fff)
#define SET_RG_HG_PGA_SAT_PGA_GAIN_NEW(_VAL_)                             SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG4,_VAL_,16,0xfff0ffff)
#define SET_RG_LG_RF_SAT_PGA_GAIN_NEW(_VAL_)                              SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG4,_VAL_,20,0xff0fffff)
#define SET_RG_MG_RF_SAT_PGA_GAIN_NEW(_VAL_)                              SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG4,_VAL_,24,0xf0ffffff)
#define SET_RG_HG_RF_SAT_PGA_GAIN_NEW(_VAL_)                              SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG4,_VAL_,28,0x0fffffff)
#define SET_RG_CNT_PRE_AGC_MG_SETTLE_LMT_NEW(_VAL_)                       SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG5,_VAL_,0,0xffffff80)
#define SET_RG_CNT_PRE_AGC_HG_SETTLE_LMT_NEW(_VAL_)                       SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG5,_VAL_,8,0xffff80ff)
#define SET_RG_CNT_PRE_AGC_LG_AVG_LMT_NEW(_VAL_)                          SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG5,_VAL_,16,0xff80ffff)
#define SET_RG_CNT_PRE_AGC_MG_AVG_LMT_NEW(_VAL_)                          SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG5,_VAL_,24,0x80ffffff)
#define SET_RG_CNT_POST_AGC_LG_AVG_LMT_NEW(_VAL_)                         SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG6_,_VAL_,0,0xffffff80)
#define SET_RG_CNT_POST_AGC_MG_AVG_LMT_NEW(_VAL_)                         SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG6_,_VAL_,8,0xffff80ff)
#define SET_RG_CNT_POST_AGC_HG_AVG_LMT_NEW(_VAL_)                         SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG6_,_VAL_,16,0xff80ffff)
#define SET_RG_CNT_PRE_AGC_LG_SETTLE_LMT_NEW(_VAL_)                       SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG6_,_VAL_,24,0x80ffffff)
#define SET_RG_POST_AGC_MG_TO_LG_RSSI_TH_NEW(_VAL_)                       SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG7,_VAL_,0,0xfffff800)
#define SET_RG_POST_AGC_HG_TO_MG_RSSI_TH_NEW(_VAL_)                       SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG7,_VAL_,12,0xff800fff)
#define SET_RG_CNT_POST_AGC_DONE_SETTLE_LMT_NEW(_VAL_)                    SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG7,_VAL_,24,0x80ffffff)
#define SET_RG_PRE_AGC_LG_TO_MG_PGADB_TH_NEW(_VAL_)                       SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG8,_VAL_,0,0xffffff80)
#define SET_RG_PRE_AGC_MG_TO_HG_PGADB_TH_NEW(_VAL_)                       SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG8,_VAL_,8,0xffff80ff)
#define SET_RG_POST_AGC_LG_TO_ULG_RSSI_TH_NEW(_VAL_)                      SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG8,_VAL_,16,0xf800ffff)
#define SET_RG_LG_TO_ULG_COMP_NEW(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG9,_VAL_,8,0xffffe0ff)
#define SET_RG_MG_TO_LG_COMP_NEW(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG9,_VAL_,16,0xffe0ffff)
#define SET_RG_HG_TO_MG_COMP_NEW(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG9,_VAL_,24,0xe0ffffff)
#define SET_RO_RF_PWR_FF2_NEW(_VAL_)                                      SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO00,_VAL_,0,0xffffff80)
#define SET_RO_RF_PWR_FF3_NEW(_VAL_)                                      SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO00,_VAL_,8,0xffff80ff)
#define SET_RO_RF_PWR_FF4_NEW(_VAL_)                                      SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO00,_VAL_,16,0xff80ffff)
#define SET_RO_RF_PWR_FF5_NEW(_VAL_)                                      SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO00,_VAL_,24,0x80ffffff)
#define SET_RO_PGA_PWR_FF4_NEW(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO01,_VAL_,0,0xfffff000)
#define SET_RO_PGA_PWR_FF5_NEW(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO01,_VAL_,12,0xff000fff)
#define SET_RO_RF_PWR_FF1_NEW(_VAL_)                                      SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO01,_VAL_,24,0x80ffffff)
#define SET_RO_PGA_PWR_FF2_NEW(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO02,_VAL_,0,0xfffff000)
#define SET_RO_PGA_PWR_FF3_NEW(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO02,_VAL_,12,0xff000fff)
#define SET_RO_PGA_PWR_FF1_NEW(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO03,_VAL_,0,0xfffff000)
#define SET_RO_PGAGC_FF1_NEW(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04,_VAL_,0,0xfffffff0)
#define SET_RO_PGAGC_FF2_NEW(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04,_VAL_,4,0xffffff0f)
#define SET_RO_PGAGC_FF3_NEW(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04,_VAL_,8,0xfffff0ff)
#define SET_RO_PGAGC_FF4_NEW(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04,_VAL_,12,0xffff0fff)
#define SET_RO_PGAGC_FF5_NEW(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04,_VAL_,16,0xfff0ffff)
#define SET_RO_RFGC_FF1_NEW(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04,_VAL_,20,0xffcfffff)
#define SET_RO_RFGC_FF2_NEW(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04,_VAL_,22,0xff3fffff)
#define SET_RO_RFGC_FF3_NEW(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04,_VAL_,24,0xfcffffff)
#define SET_RO_RFGC_FF4_NEW(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04,_VAL_,26,0xf3ffffff)
#define SET_RO_RFGC_FF5_NEW(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04,_VAL_,28,0xcfffffff)
#define SET_RG_CSI_MONITOR_ON_11B(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_0,_VAL_,0,0xfffffffe)
#define SET_RG_CSI_PKT_ADDR3_ON(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_0,_VAL_,1,0xfffffffd)
#define SET_RG_CSI_PKT_ADDR2_ON(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_0,_VAL_,2,0xfffffffb)
#define SET_RG_CSI_PKT_ADDR1_ON(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_0,_VAL_,3,0xfffffff7)
#define SET_RG_CSI_PKT_CRC_BYPASS(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_0,_VAL_,4,0xffffffef)
#define SET_RG_CSI_TIMESTAMP_SEL_11B(_VAL_)                               SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_0,_VAL_,5,0xffffffdf)
#define SET_RG_CSI_TIMESTAMP_SEL_11GN(_VAL_)                              SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_0,_VAL_,6,0xffffffbf)
#define SET_RG_CSI_LATCH_STATE(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_0,_VAL_,8,0xffffe0ff)
#define SET_RG_CSI_TIMER_ON_11B(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_0,_VAL_,16,0xfffeffff)
#define SET_RG_CSI_INFO_CLEAR_11B(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_0,_VAL_,17,0xfffdffff)
#define SET_RG_CSI_TIMER_ON_11GN(_VAL_)                                   SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_0,_VAL_,20,0xffefffff)
#define SET_RG_CSI_INFO_CLEAR_11GN(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_0,_VAL_,21,0xffdfffff)
#define SET_RG_CSI_MONITOR_ON_11GN(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_0,_VAL_,24,0xfeffffff)
#define SET_RG_CSI_PKT_FC_MASK(_VAL_)                                     SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_1,_VAL_,0,0xffff0000)
#define SET_RG_CSI_PKT_FC(_VAL_)                                          SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_1,_VAL_,16,0x0000ffff)
#define SET_RG_CSI_PKT_ADDR1_31_0(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_2,_VAL_,0,0x00000000)
#define SET_RG_CSI_PKT_ADDR1_47_32(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_3,_VAL_,0,0xffff0000)
#define SET_RG_CSI_PKT_ADDR2_31_0(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_4,_VAL_,0,0x00000000)
#define SET_RG_CSI_PKT_ADDR2_47_32(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_5,_VAL_,0,0xffff0000)
#define SET_RG_CSI_PKT_ADDR3_31_0(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_6,_VAL_,0,0x00000000)
#define SET_RG_CSI_PKT_ADDR3_47_32(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_7,_VAL_,0,0xffff0000)
#define SET_RO_CSI_PKT_WANTED_11GN(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_8,_VAL_,0,0xfffffffe)
#define SET_RO_CSI_PKT_WANTED_11B(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_8,_VAL_,4,0xffffffef)
#define SET_RO_CSI_PKT_TIMESTAMP_11B_63_32(_VAL_)                         SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_9,_VAL_,0,0x00000000)
#define SET_RO_CSI_PKT_TIMESTAMP_11B_31_0(_VAL_)                          SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_A,_VAL_,0,0x00000000)
#define SET_RO_CSI_PKT_TIMESTAMP_11GN_63_32(_VAL_)                        SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_B,_VAL_,0,0x00000000)
#define SET_RO_CSI_PKT_TIMESTAMP_11GN_31_0(_VAL_)                         SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_C,_VAL_,0,0x00000000)
#define SET_RO_CSI_RSSI_11GN(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_D,_VAL_,0,0xffffff00)
#define SET_RO_CSI_SNR_11GN(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_D,_VAL_,8,0xffff00ff)
#define SET_RO_CSI_RSSI_11B(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_D,_VAL_,16,0xff00ffff)
#define SET_RO_CSI_SNR_11B(_VAL_)                                         SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_D,_VAL_,24,0x00ffffff)
#define SET_RO_CSI_ADDR1_11GN_31_0(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR1_LSB,_VAL_,0,0x00000000)
#define SET_RO_CSI_ADDR1_11GN_47_32(_VAL_)                                SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR1_MSB,_VAL_,0,0xffff0000)
#define SET_RO_CSI_ADDR2_11GN_31_0(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR2_LSB,_VAL_,0,0x00000000)
#define SET_RO_CSI_ADDR2_11GN_47_32(_VAL_)                                SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR2_MSB,_VAL_,0,0xffff0000)
#define SET_RO_CSI_ADDR3_11GN_31_0(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR3_LSB,_VAL_,0,0x00000000)
#define SET_RO_CSI_ADDR3_11GN_47_32(_VAL_)                                SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR3_MSB,_VAL_,0,0xffff0000)
#define SET_RO_CSI_ADDR1_11B_31_0(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR1_LSB,_VAL_,0,0x00000000)
#define SET_RO_CSI_ADDR1_11B_47_32(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR1_MSB,_VAL_,0,0xffff0000)
#define SET_RO_CSI_ADDR2_11B_31_0(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR2_LSB,_VAL_,0,0x00000000)
#define SET_RO_CSI_ADDR2_11B_47_32(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR2_MSB,_VAL_,0,0xffff0000)
#define SET_RO_CSI_ADDR3_11B_31_0(_VAL_)                                  SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR3_LSB,_VAL_,0,0x00000000)
#define SET_RO_CSI_ADDR3_11B_47_32(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR3_MSB,_VAL_,0,0xffff0000)
#define SET_RO_SSID_MATCH_ERR_CNT(_VAL_)                                  SET_REG(ADR_WIFI_PHY_SSID_STAT_CNT,_VAL_,0,0xffff0000)
#define SET_RO_SSID_MATCH_CNT(_VAL_)                                      SET_REG(ADR_WIFI_PHY_SSID_STAT_CNT,_VAL_,16,0x0000ffff)
#define SET_RO_AGC_STATE_NEW(_VAL_)                                       SET_REG(ADR_WIFI_PHY_RX_AGC_NEW_STATUS_RO,_VAL_,14,0xfff83fff)
#define SET_RO_RXAGC_NEW(_VAL_)                                           SET_REG(ADR_WIFI_PHY_RX_AGC_NEW_STATUS_RO,_VAL_,20,0xffefffff)
#define SET_RO_PGAGC_NEW(_VAL_)                                           SET_REG(ADR_WIFI_PHY_RX_AGC_NEW_STATUS_RO,_VAL_,24,0xf0ffffff)
#define SET_RO_RFGC_NEW(_VAL_)                                            SET_REG(ADR_WIFI_PHY_RX_AGC_NEW_STATUS_RO,_VAL_,28,0xcfffffff)
#define SET_RO_AGC_STATE(_VAL_)                                           SET_REG(ADR_WIFI_PHY_RX_AGC_STATUS_RO,_VAL_,16,0xfff8ffff)
#define SET_RO_RXAGC(_VAL_)                                               SET_REG(ADR_WIFI_PHY_RX_AGC_STATUS_RO,_VAL_,20,0xffefffff)
#define SET_RO_PGAGC(_VAL_)                                               SET_REG(ADR_WIFI_PHY_RX_AGC_STATUS_RO,_VAL_,24,0xf0ffffff)
#define SET_RO_RFGC(_VAL_)                                                SET_REG(ADR_WIFI_PHY_RX_AGC_STATUS_RO,_VAL_,28,0xcfffffff)
#define SET_RO_CSTATE_PKT(_VAL_)                                          SET_REG(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO,_VAL_,0,0xfffffffc)
#define SET_RO_MRX_RX_EN(_VAL_)                                           SET_REG(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO,_VAL_,4,0xffffffef)
#define SET_RO_CSTATE_AGC(_VAL_)                                          SET_REG(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO,_VAL_,8,0xfffffcff)
#define SET_RO_AGC_START_80M(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO,_VAL_,12,0xffffefff)
#define SET_RO_AGC_DONE_80M(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO,_VAL_,13,0xffffdfff)
#define SET_RO_AGC_START_11GN(_VAL_)                                      SET_REG(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO,_VAL_,14,0xffffbfff)
#define SET_RO_AGC_START_11B(_VAL_)                                       SET_REG(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO,_VAL_,15,0xffff7fff)
#define SET_RO_CSTATE_RX(_VAL_)                                           SET_REG(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO,_VAL_,16,0xfff0ffff)
#define SET_RO_TX_IP(_VAL_)                                               SET_REG(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO,_VAL_,20,0xffefffff)
#define SET_RO_CSTATE_TX(_VAL_)                                           SET_REG(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO,_VAL_,24,0xf0ffffff)
#define SET_RO_MAC_PHY_TRX_EN_SYNC(_VAL_)                                 SET_REG(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO,_VAL_,28,0xefffffff)
#define SET_RO_INTERRUPT_VECTOR(_VAL_)                                    SET_REG(ADR_WIFI_PHY_COMMON_TOP_INTRUP_VEC_RO,_VAL_,0,0xffffffc0)
#define SET_RG_RESERVED_CMM(_VAL_)                                        SET_REG(ADR_WIFI_PHY_COMMON_RESERVED_REG,_VAL_,0,0x00000000)
#define SET_RG_LPF_C00(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_00,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C01(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_01,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C02(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_02,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C03(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_03,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C04(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_04,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C05(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_05,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C06(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_06,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C07(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_07,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C08(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_08,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C09(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_09,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C10(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_10,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C11(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_11,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C12(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_12,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C13(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_13,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C14(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_14,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C15(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_15,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C16(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_16,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C17(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_17,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C18(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_18,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C19(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_19,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C20(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_20,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C21(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_21,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C22(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_22,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C23(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_23,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C24(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_24,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C25(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_25,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C26(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_26,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C27(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_27,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C28(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_28,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C29(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_29,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C30(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_30,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C31(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_31,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C32(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_32,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C33(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_33,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C34(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_34,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C35(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_35,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C36(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_36,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C37(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_37,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C38(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_38,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C39(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_39,_VAL_,0,0xffffe000)
#define SET_RG_LPF_C40(_VAL_)                                             SET_REG(ADR_WIFI_11B_TX_FIL_40,_VAL_,0,0xffffe000)
#define SET_RG_BB_RISE_TIME_11B_TX(_VAL_)                                 SET_REG(ADR_WIFI_11B_TX_BB_RAMP_REG,_VAL_,0,0xffffff00)
#define SET_RG_BB_FALL_TIME_11B_TX(_VAL_)                                 SET_REG(ADR_WIFI_11B_TX_BB_RAMP_REG,_VAL_,8,0xffff00ff)
#define SET_RG_BP_SMB(_VAL_)                                              SET_REG(ADR_WIFI_11B_TX_BB_RAMP_REG,_VAL_,16,0xfffeffff)
#define SET_RO_TX_CNT_R_11B_TX(_VAL_)                                     SET_REG(ADR_WIFI_11B_TX_PKT_CNT_SENT_REG,_VAL_,0,0x00000000)
#define SET_RG_DEBUG_SEL_11B_TX(_VAL_)                                    SET_REG(ADR_WIFI_11B_TX_DEBUG_SEL_REG,_VAL_,0,0xfffffff0)
#define SET_RG_RESERVED_11B_TX(_VAL_)                                     SET_REG(ADR_WIFI_11B_TX_RESERVED_REG,_VAL_,0,0x00000000)
#define SET_RG_POS_DES_L_EXT_11B_RX(_VAL_)                                SET_REG(ADR_WIFI_11B_RX_REG_000,_VAL_,0,0xfffffff0)
#define SET_RG_PRE_DES_DLY_11B_RX(_VAL_)                                  SET_REG(ADR_WIFI_11B_RX_REG_000,_VAL_,4,0xffffff0f)
#define SET_RG_CCA_RE_CHK_BIT_CNT_TH(_VAL_)                               SET_REG(ADR_WIFI_11B_RX_REG_000,_VAL_,8,0xfffff0ff)
#define SET_RG_CNT_CCA_RE_CHK_LMT(_VAL_)                                  SET_REG(ADR_WIFI_11B_RX_REG_001,_VAL_,16,0xfff0ffff)
#define SET_RG_BYPASS_DESCRAMBLER(_VAL_)                                  SET_REG(ADR_WIFI_11B_RX_REG_001,_VAL_,29,0xdfffffff)
#define SET_RG_CCA_BIT_CNT_TH(_VAL_)                                      SET_REG(ADR_WIFI_11B_RX_REG_002,_VAL_,4,0xffffff0f)
#define SET_RG_CCA_SCALE(_VAL_)                                           SET_REG(ADR_WIFI_11B_RX_REG_002,_VAL_,16,0xff00ffff)
#define SET_RG_PEAK_IDX_CNT_SEL(_VAL_)                                    SET_REG(ADR_WIFI_11B_RX_REG_002,_VAL_,28,0xcfffffff)
#define SET_RG_TR_KI_T2(_VAL_)                                            SET_REG(ADR_WIFI_11B_RX_REG_003,_VAL_,0,0xfffffff8)
#define SET_RG_TR_KP_T2(_VAL_)                                            SET_REG(ADR_WIFI_11B_RX_REG_003,_VAL_,4,0xffffff8f)
#define SET_RG_TR_KI_T1(_VAL_)                                            SET_REG(ADR_WIFI_11B_RX_REG_003,_VAL_,8,0xfffff8ff)
#define SET_RG_TR_KP_T1(_VAL_)                                            SET_REG(ADR_WIFI_11B_RX_REG_003,_VAL_,12,0xffff8fff)
#define SET_RG_CR_KI_T3_2M(_VAL_)                                         SET_REG(ADR_WIFI_11B_RX_REG_004,_VAL_,0,0xfffffff8)
#define SET_RG_CR_KP_T3_2M(_VAL_)                                         SET_REG(ADR_WIFI_11B_RX_REG_004,_VAL_,4,0xffffff8f)
#define SET_RG_CR_KI_T3_1M(_VAL_)                                         SET_REG(ADR_WIFI_11B_RX_REG_004,_VAL_,8,0xfffff8ff)
#define SET_RG_CR_KP_T3_1M(_VAL_)                                         SET_REG(ADR_WIFI_11B_RX_REG_004,_VAL_,12,0xffff8fff)
#define SET_RG_CR_KI_T2(_VAL_)                                            SET_REG(ADR_WIFI_11B_RX_REG_004,_VAL_,16,0xfff8ffff)
#define SET_RG_CR_KP_T2(_VAL_)                                            SET_REG(ADR_WIFI_11B_RX_REG_004,_VAL_,20,0xff8fffff)
#define SET_RG_CR_KI_T1(_VAL_)                                            SET_REG(ADR_WIFI_11B_RX_REG_004,_VAL_,24,0xf8ffffff)
#define SET_RG_CR_KP_T1(_VAL_)                                            SET_REG(ADR_WIFI_11B_RX_REG_004,_VAL_,28,0x8fffffff)
#define SET_RG_CHIP_CNT_SLICER(_VAL_)                                     SET_REG(ADR_WIFI_11B_RX_REG_005,_VAL_,0,0xffffffe0)
#define SET_RG_CE_T2_CNT_LMT(_VAL_)                                       SET_REG(ADR_WIFI_11B_RX_REG_005,_VAL_,24,0x00ffffff)
#define SET_RG_CE_MU_T1(_VAL_)                                            SET_REG(ADR_WIFI_11B_RX_REG_006,_VAL_,0,0xfffffff8)
#define SET_RG_CE_DLY_SEL(_VAL_)                                          SET_REG(ADR_WIFI_11B_RX_REG_006,_VAL_,16,0xfff0ffff)
#define SET_RG_CE_MU_T4(_VAL_)                                            SET_REG(ADR_WIFI_11B_RX_REG_007,_VAL_,0,0xfffffff8)
#define SET_RG_CE_MU_T3(_VAL_)                                            SET_REG(ADR_WIFI_11B_RX_REG_007,_VAL_,16,0xfff8ffff)
#define SET_RG_CE_MU_T2(_VAL_)                                            SET_REG(ADR_WIFI_11B_RX_REG_007,_VAL_,24,0xf8ffffff)
#define SET_RG_EQ_MU_FB_T2(_VAL_)                                         SET_REG(ADR_WIFI_11B_RX_REG_008,_VAL_,0,0xfffffff0)
#define SET_RG_EQ_MU_FF_T2(_VAL_)                                         SET_REG(ADR_WIFI_11B_RX_REG_008,_VAL_,4,0xffffff0f)
#define SET_RG_EQ_MU_FB_T1(_VAL_)                                         SET_REG(ADR_WIFI_11B_RX_REG_008,_VAL_,16,0xfff0ffff)
#define SET_RG_EQ_MU_FF_T1(_VAL_)                                         SET_REG(ADR_WIFI_11B_RX_REG_008,_VAL_,20,0xff0fffff)
#define SET_RG_EQ_MU_FB_T4(_VAL_)                                         SET_REG(ADR_WIFI_11B_RX_REG_009,_VAL_,0,0xfffffff0)
#define SET_RG_EQ_MU_FF_T4(_VAL_)                                         SET_REG(ADR_WIFI_11B_RX_REG_009,_VAL_,4,0xffffff0f)
#define SET_RG_EQ_MU_FB_T3(_VAL_)                                         SET_REG(ADR_WIFI_11B_RX_REG_009,_VAL_,16,0xfff0ffff)
#define SET_RG_EQ_MU_FF_T3(_VAL_)                                         SET_REG(ADR_WIFI_11B_RX_REG_009,_VAL_,20,0xff0fffff)
#define SET_RG_EQ_KI_T3(_VAL_)                                            SET_REG(ADR_WIFI_11B_RX_REG_010,_VAL_,0,0xfffffff8)
#define SET_RG_EQ_KP_T3(_VAL_)                                            SET_REG(ADR_WIFI_11B_RX_REG_010,_VAL_,4,0xffffff8f)
#define SET_RG_EQ_KI_T2(_VAL_)                                            SET_REG(ADR_WIFI_11B_RX_REG_010,_VAL_,8,0xfffff8ff)
#define SET_RG_EQ_KP_T2(_VAL_)                                            SET_REG(ADR_WIFI_11B_RX_REG_010,_VAL_,12,0xffff8fff)
#define SET_RG_EQ_KI_T1(_VAL_)                                            SET_REG(ADR_WIFI_11B_RX_REG_010,_VAL_,16,0xfff8ffff)
#define SET_RG_EQ_KP_T1(_VAL_)                                            SET_REG(ADR_WIFI_11B_RX_REG_010,_VAL_,20,0xff8fffff)
#define SET_RG_TR_LPF_RATE(_VAL_)                                         SET_REG(ADR_WIFI_11B_RX_REG_011,_VAL_,0,0xffc00000)
#define SET_RG_CE_BIT_CNT_LMT(_VAL_)                                      SET_REG(ADR_WIFI_11B_RX_REG_012,_VAL_,0,0xffffff80)
#define SET_RG_CE_CH_MAIN_SET(_VAL_)                                      SET_REG(ADR_WIFI_11B_RX_REG_012,_VAL_,7,0xffffff7f)
#define SET_RG_TC_BIT_CNT_LMT(_VAL_)                                      SET_REG(ADR_WIFI_11B_RX_REG_012,_VAL_,8,0xffff80ff)
#define SET_RG_CR_BIT_CNT_LMT(_VAL_)                                      SET_REG(ADR_WIFI_11B_RX_REG_012,_VAL_,16,0xff80ffff)
#define SET_RG_TR_BIT_CNT_LMT(_VAL_)                                      SET_REG(ADR_WIFI_11B_RX_REG_012,_VAL_,24,0x80ffffff)
#define SET_RG_EQ_MAIN_TAP_MAN(_VAL_)                                     SET_REG(ADR_WIFI_11B_RX_REG_013,_VAL_,0,0xfffffffe)
#define SET_RG_EQ_MAIN_TAP_COEF(_VAL_)                                    SET_REG(ADR_WIFI_11B_RX_REG_013,_VAL_,16,0xf800ffff)
#define SET_RG_CCK_TR_KI_T2(_VAL_)                                        SET_REG(ADR_WIFI_11B_RX_REG_014,_VAL_,0,0xfffffff8)
#define SET_RG_CCK_TR_KP_T2(_VAL_)                                        SET_REG(ADR_WIFI_11B_RX_REG_014,_VAL_,4,0xffffff8f)
#define SET_RG_11B_ATXSCOR_EN(_VAL_)                                      SET_REG(ADR_WIFI_11B_RX_REG_015,_VAL_,0,0xfffffffe)
#define SET_RG_11B_ATXSCOR_LENGTH(_VAL_)                                  SET_REG(ADR_WIFI_11B_RX_REG_015,_VAL_,4,0xffffff8f)
#define SET_RG_ATXSCOR_CCA_SCALE(_VAL_)                                   SET_REG(ADR_WIFI_11B_RX_REG_015,_VAL_,16,0xff00ffff)
#define SET_RG_SHORT_SFD_MATCH_TH(_VAL_)                                  SET_REG(ADR_WIFI_11B_RX_REG_016,_VAL_,0,0xfffffff8)
#define SET_RG_LONG_SFD_MATCH_TH(_VAL_)                                   SET_REG(ADR_WIFI_11B_RX_REG_016,_VAL_,4,0xffffff8f)
#define SET_RG_RAKE_MAIN_TAP_SEL(_VAL_)                                   SET_REG(ADR_WIFI_11B_RX_REG_016,_VAL_,8,0xfffffeff)
#define SET_RG_LOAD_BARKER_PHI_INI(_VAL_)                                 SET_REG(ADR_WIFI_11B_RX_REG_016,_VAL_,12,0xffffefff)
#define SET_RG_WDFE_CCK_EN(_VAL_)                                         SET_REG(ADR_WIFI_11B_RX_REG_017,_VAL_,0,0xfffffffe)
#define SET_RG_WDFE_BARKER_EN(_VAL_)                                      SET_REG(ADR_WIFI_11B_RX_REG_017,_VAL_,1,0xfffffffd)
#define SET_RG_WDFE_5P5M_THR(_VAL_)                                       SET_REG(ADR_WIFI_11B_RX_REG_017,_VAL_,8,0xffff00ff)
#define SET_RG_WDFE_11M_THR(_VAL_)                                        SET_REG(ADR_WIFI_11B_RX_REG_017,_VAL_,16,0xff00ffff)
#define SET_RG_WDFE_BARKER_THR(_VAL_)                                     SET_REG(ADR_WIFI_11B_RX_REG_017,_VAL_,24,0x00ffffff)
#define SET_RG_EVM_CAL_11B_LEAKY_FACTOR(_VAL_)                            SET_REG(ADR_WIFI_11B_RX_REG_018,_VAL_,0,0xfffffffc)
#define SET_RG_PWRON_DLY_TH_11B_RX(_VAL_)                                 SET_REG(ADR_WIFI_11B_RX_REG_039,_VAL_,0,0xffffff00)
#define SET_RG_SFD_BIT_CNT_LMT(_VAL_)                                     SET_REG(ADR_WIFI_11B_RX_REG_039,_VAL_,16,0xff00ffff)
#define SET_RG_PWR_TH(_VAL_)                                              SET_REG(ADR_WIFI_11B_RX_REG_040,_VAL_,0,0xffff0000)
#define SET_RG_PWR_CNT_TH(_VAL_)                                          SET_REG(ADR_WIFI_11B_RX_REG_040,_VAL_,16,0xffe0ffff)
#define SET_RG_PWR_BIT_CNT_TH(_VAL_)                                      SET_REG(ADR_WIFI_11B_RX_REG_040,_VAL_,24,0xf0ffffff)
#define SET_RG_PSDU_TIME_OFFSET_11B(_VAL_)                                SET_REG(ADR_WIFI_11B_RX_REG_041,_VAL_,0,0xffff0000)
#define SET_RG_RESERVED_11B_RX(_VAL_)                                     SET_REG(ADR_WIFI_11B_RX_REG_224,_VAL_,0,0x00000000)
#define SET_RG_11B_CSI_LATCH(_VAL_)                                       SET_REG(ADR_WIFI_11B_RX_REG_239,_VAL_,0,0xfffffffe)
#define SET_RG_11B_CSI_REPORT_EN(_VAL_)                                   SET_REG(ADR_WIFI_11B_RX_REG_239,_VAL_,4,0xffffffef)
#define SET_RO_11B_CSI_Q(_VAL_)                                           SET_REG(ADR_WIFI_11B_RX_REG_240,_VAL_,0,0xfffff000)
#define SET_RO_11B_CSI_I(_VAL_)                                           SET_REG(ADR_WIFI_11B_RX_REG_240,_VAL_,12,0xff000fff)
#define SET_RO_11B_CSI_TAP_IDX(_VAL_)                                     SET_REG(ADR_WIFI_11B_RX_REG_240,_VAL_,24,0xe0ffffff)
#define SET_RG_INTRUP_RX_11B_CLEAR(_VAL_)                                 SET_REG(ADR_WIFI_11B_RX_REG_241,_VAL_,0,0xfffffffe)
#define SET_RG_INTRUP_RX_11B_MASK(_VAL_)                                  SET_REG(ADR_WIFI_11B_RX_REG_241,_VAL_,4,0xffffffef)
#define SET_RG_INTRUP_RX_11B_TRIG(_VAL_)                                  SET_REG(ADR_WIFI_11B_RX_REG_241,_VAL_,8,0xfffff0ff)
#define SET_RO_INTRUP_RX_11B(_VAL_)                                       SET_REG(ADR_WIFI_11B_RX_REG_241,_VAL_,16,0xfffeffff)
#define SET_RO_11B_FREQ_OS(_VAL_)                                         SET_REG(ADR_WIFI_11B_RX_REG_245,_VAL_,0,0xfffff800)
#define SET_RO_11B_SNR(_VAL_)                                             SET_REG(ADR_WIFI_11B_RX_REG_246,_VAL_,0,0xffffff80)
#define SET_RO_11B_RCPI(_VAL_)                                            SET_REG(ADR_WIFI_11B_RX_REG_246,_VAL_,16,0xff80ffff)
#define SET_RO_11B_CRC_CNT(_VAL_)                                         SET_REG(ADR_WIFI_11B_RX_REG_249,_VAL_,0,0xffff0000)
#define SET_RO_11B_SFD_CNT(_VAL_)                                         SET_REG(ADR_WIFI_11B_RX_REG_249,_VAL_,16,0x0000ffff)
#define SET_RO_11B_PACKET_ERR_CNT(_VAL_)                                  SET_REG(ADR_WIFI_11B_RX_REG_250,_VAL_,0,0xffff0000)
#define SET_RO_11B_PACKET_ERR(_VAL_)                                      SET_REG(ADR_WIFI_11B_RX_REG_250,_VAL_,16,0xfffeffff)
#define SET_RO_11B_PACKET_CNT(_VAL_)                                      SET_REG(ADR_WIFI_11B_RX_REG_251,_VAL_,0,0xffff0000)
#define SET_RO_11B_CCA_CNT(_VAL_)                                         SET_REG(ADR_WIFI_11B_RX_REG_251,_VAL_,16,0x0000ffff)
#define SET_RO_11B_LENGTH_FIELD(_VAL_)                                    SET_REG(ADR_WIFI_11B_RX_REG_252,_VAL_,0,0xffff0000)
#define SET_RO_11B_SFD_FIELD(_VAL_)                                       SET_REG(ADR_WIFI_11B_RX_REG_252,_VAL_,16,0x0000ffff)
#define SET_RO_11B_SIGNAL_FIELD(_VAL_)                                    SET_REG(ADR_WIFI_11B_RX_REG_253,_VAL_,0,0xffffff00)
#define SET_RO_11B_SERVICE_FIELD(_VAL_)                                   SET_REG(ADR_WIFI_11B_RX_REG_253,_VAL_,8,0xffff00ff)
#define SET_RO_11B_CRC_CORRECT(_VAL_)                                     SET_REG(ADR_WIFI_11B_RX_REG_253,_VAL_,16,0xfffeffff)
#define SET_RG_RATE_STAT(_VAL_)                                           SET_REG(ADR_WIFI_11B_RX_REG_254,_VAL_,16,0xfff8ffff)
#define SET_RG_PACKET_STAT_EN_11B_RX(_VAL_)                               SET_REG(ADR_WIFI_11B_RX_REG_254,_VAL_,20,0xffefffff)
#define SET_RG_BIT_REVERSE(_VAL_)                                         SET_REG(ADR_WIFI_11B_RX_REG_254,_VAL_,21,0xffdfffff)
#define SET_RG_SOFT_RST_N_11B_RX(_VAL_)                                   SET_REG(ADR_WIFI_11B_RX_REG_255,_VAL_,0,0xfffffffe)
#define SET_RG_DEBUG_SEL_11B_RX(_VAL_)                                    SET_REG(ADR_WIFI_11B_RX_REG_255,_VAL_,16,0xfff0ffff)
#define SET_RG_BIST_EN_TX_FFT(_VAL_)                                      SET_REG(ADR_WIFI_11GN_TX_MEM_BIST_REG,_VAL_,0,0xfffffffe)
#define SET_RG_BIST_MODE_TX_FFT(_VAL_)                                    SET_REG(ADR_WIFI_11GN_TX_MEM_BIST_REG,_VAL_,4,0xffffffef)
#define SET_RO_BIST_DONE_TX_FFT_1(_VAL_)                                  SET_REG(ADR_WIFI_11GN_TX_MEM_BIST_REG,_VAL_,16,0xfffeffff)
#define SET_RO_BIST_FAIL_TX_FFT_1(_VAL_)                                  SET_REG(ADR_WIFI_11GN_TX_MEM_BIST_REG,_VAL_,17,0xfffdffff)
#define SET_RO_BIST_DONE_TX_FFT_0(_VAL_)                                  SET_REG(ADR_WIFI_11GN_TX_MEM_BIST_REG,_VAL_,20,0xffefffff)
#define SET_RO_BIST_FAIL_TX_FFT_0(_VAL_)                                  SET_REG(ADR_WIFI_11GN_TX_MEM_BIST_REG,_VAL_,21,0xffdfffff)
#define SET_RG_BB_RISE_TIME_11GN_TX(_VAL_)                                SET_REG(ADR_WIFI_11GN_TX_BB_RAMP_REG,_VAL_,0,0xffffff00)
#define SET_RG_BB_FALL_TIME_11GN_TX(_VAL_)                                SET_REG(ADR_WIFI_11GN_TX_BB_RAMP_REG,_VAL_,8,0xffff00ff)
#define SET_RG_TX_CLK_OUTER_EN(_VAL_)                                     SET_REG(ADR_WIFI_11GN_TX_CONTROL_REG,_VAL_,0,0xfffffffe)
#define SET_RG_SHORT_GI_EN(_VAL_)                                         SET_REG(ADR_WIFI_11GN_TX_CONTROL_REG,_VAL_,4,0xffffffef)
#define SET_RG_STF_SCALE_20(_VAL_)                                        SET_REG(ADR_WIFI_11GN_TX_STS_SCALE_REG,_VAL_,0,0xfffffc00)
#define SET_RG_STF_SCALE_40(_VAL_)                                        SET_REG(ADR_WIFI_11GN_TX_STS_SCALE_REG,_VAL_,16,0xfc00ffff)
#define SET_RG_FFT_SCALE_104(_VAL_)                                       SET_REG(ADR_WIFI_11GN_TX_FFT_SCALE_REG0,_VAL_,0,0xfffffc00)
#define SET_RG_FFT_SCALE_114(_VAL_)                                       SET_REG(ADR_WIFI_11GN_TX_FFT_SCALE_REG0,_VAL_,16,0xfc00ffff)
#define SET_RG_FFT_SCALE_52(_VAL_)                                        SET_REG(ADR_WIFI_11GN_TX_FFT_SCALE_REG1,_VAL_,0,0xfffffc00)
#define SET_RG_FFT_SCALE_56(_VAL_)                                        SET_REG(ADR_WIFI_11GN_TX_FFT_SCALE_REG1,_VAL_,12,0xffc00fff)
#define SET_RG_SCR_INIT_SEED(_VAL_)                                       SET_REG(ADR_WIFI_11GN_TX_FFT_SCALE_REG1,_VAL_,24,0x80ffffff)
#define SET_RG_SCR_SEED_MANUANL(_VAL_)                                    SET_REG(ADR_WIFI_11GN_TX_FFT_SCALE_REG1,_VAL_,31,0x7fffffff)
#define SET_RG_BW20_BAND_EDGE_SCALE_SC20(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG0,_VAL_,0,0xffffff00)
#define SET_RG_BW20_BAND_EDGE_SCALE_SC19(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG0,_VAL_,8,0xffff00ff)
#define SET_RG_BW20_BAND_EDGE_SCALE_SC18(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG0,_VAL_,16,0xff00ffff)
#define SET_RG_BW20_BAND_EDGE_SCALE_SC17(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG0,_VAL_,24,0x00ffffff)
#define SET_RG_BW20_BAND_EDGE_SCALE_SC24(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG1,_VAL_,0,0xffffff00)
#define SET_RG_BW20_BAND_EDGE_SCALE_SC23(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG1,_VAL_,8,0xffff00ff)
#define SET_RG_BW20_BAND_EDGE_SCALE_SC22(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG1,_VAL_,16,0xff00ffff)
#define SET_RG_BW20_BAND_EDGE_SCALE_SC21(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG1,_VAL_,24,0x00ffffff)
#define SET_RG_BW20_BAND_EDGE_SCALE_SC28(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG2,_VAL_,0,0xffffff00)
#define SET_RG_BW20_BAND_EDGE_SCALE_SC27(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG2,_VAL_,8,0xffff00ff)
#define SET_RG_BW20_BAND_EDGE_SCALE_SC26(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG2,_VAL_,16,0xff00ffff)
#define SET_RG_BW20_BAND_EDGE_SCALE_SC25(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG2,_VAL_,24,0x00ffffff)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC36(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG0,_VAL_,0,0xffffff00)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC35(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG0,_VAL_,8,0xffff00ff)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC34(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG0,_VAL_,16,0xff00ffff)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC33(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG0,_VAL_,24,0x00ffffff)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC40(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG1,_VAL_,0,0xffffff00)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC39(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG1,_VAL_,8,0xffff00ff)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC38(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG1,_VAL_,16,0xff00ffff)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC37(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG1,_VAL_,24,0x00ffffff)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC44(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG2,_VAL_,0,0xffffff00)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC43(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG2,_VAL_,8,0xffff00ff)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC42(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG2,_VAL_,16,0xff00ffff)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC41(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG2,_VAL_,24,0x00ffffff)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC48(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG3,_VAL_,0,0xffffff00)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC47(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG3,_VAL_,8,0xffff00ff)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC46(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG3,_VAL_,16,0xff00ffff)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC45(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG3,_VAL_,24,0x00ffffff)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC52(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG4,_VAL_,0,0xffffff00)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC51(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG4,_VAL_,8,0xffff00ff)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC50(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG4,_VAL_,16,0xff00ffff)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC49(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG4,_VAL_,24,0x00ffffff)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC56(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG5,_VAL_,0,0xffffff00)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC55(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG5,_VAL_,8,0xffff00ff)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC54(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG5,_VAL_,16,0xff00ffff)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC53(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG5,_VAL_,24,0x00ffffff)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC58(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG6,_VAL_,16,0xff00ffff)
#define SET_RG_BW40_BAND_EDGE_SCALE_SC57(_VAL_)                           SET_REG(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG6,_VAL_,24,0x00ffffff)
#define SET_RO_TX_CNT_R_11GN_TX(_VAL_)                                    SET_REG(ADR_WIFI_11GN_TX_PKT_CNT_SENT_REG,_VAL_,0,0x00000000)
#define SET_RG_DEBUG_SEL_11GN_TX(_VAL_)                                   SET_REG(ADR_WIFI_11GN_TX_DEBUG_SEL_REG,_VAL_,8,0xfffff0ff)
#define SET_RG_RESERVED_11GN_TX(_VAL_)                                    SET_REG(ADR_WIFI_11GN_TX_RESERVED_REG,_VAL_,0,0x00000000)
#define SET_RG_POS_DES_L_EXT_11GN_RX(_VAL_)                               SET_REG(ADR_WIFI_11GN_RX_REG_000,_VAL_,0,0xfffffff0)
#define SET_RG_PRE_DES_DLY_11GN_RX(_VAL_)                                 SET_REG(ADR_WIFI_11GN_RX_REG_000,_VAL_,4,0xffffff0f)
#define SET_RG_RESERVED_11GN_RX(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_001,_VAL_,0,0x00000000)
#define SET_RG_HT40_TR_LPF_KI(_VAL_)                                      SET_REG(ADR_WIFI_11GN_RX_REG_002,_VAL_,0,0xfffffff0)
#define SET_RG_HT40_TR_LPF_KP(_VAL_)                                      SET_REG(ADR_WIFI_11GN_RX_REG_002,_VAL_,4,0xffffff0f)
#define SET_RG_HT40_SYM_BOUND_CNT(_VAL_)                                  SET_REG(ADR_WIFI_11GN_RX_REG_002,_VAL_,8,0xffff80ff)
#define SET_RG_HT20_TR_LPF_KI(_VAL_)                                      SET_REG(ADR_WIFI_11GN_RX_REG_003,_VAL_,0,0xfffffff0)
#define SET_RG_HT20_TR_LPF_KP(_VAL_)                                      SET_REG(ADR_WIFI_11GN_RX_REG_003,_VAL_,4,0xffffff0f)
#define SET_RG_TR_LPF_RATE_GN(_VAL_)                                      SET_REG(ADR_WIFI_11GN_RX_REG_003,_VAL_,8,0xc00000ff)
#define SET_RG_CR_LPF_KI_GN(_VAL_)                                        SET_REG(ADR_WIFI_11GN_RX_REG_004_,_VAL_,0,0xfffffff8)
#define SET_RG_HT20_SYM_BOUND_CNT(_VAL_)                                  SET_REG(ADR_WIFI_11GN_RX_REG_004_,_VAL_,8,0xffff80ff)
#define SET_RG_XSCOR32_RATIO(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_004_,_VAL_,16,0xff80ffff)
#define SET_RG_ATCOR64_CNT_LMT(_VAL_)                                     SET_REG(ADR_WIFI_11GN_RX_REG_004_,_VAL_,24,0x80ffffff)
#define SET_RG_ATCOR16_CNT_LMT2(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_005,_VAL_,8,0xffff80ff)
#define SET_RG_ATCOR16_CNT_LMT1(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_005,_VAL_,16,0xff80ffff)
#define SET_RG_ATCOR16_RATIO_SB(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_005,_VAL_,24,0x80ffffff)
#define SET_RG_XSCOR64_CNT_LMT2(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_006_,_VAL_,16,0xff80ffff)
#define SET_RG_XSCOR64_CNT_LMT1(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_006_,_VAL_,24,0x80ffffff)
#define SET_RG_VITERBI_AB_SWAP(_VAL_)                                     SET_REG(ADR_WIFI_11GN_RX_REG_007_,_VAL_,16,0xfffeffff)
#define SET_RG_ATCOR16_CNT_TH(_VAL_)                                      SET_REG(ADR_WIFI_11GN_RX_REG_007_,_VAL_,24,0xf0ffffff)
#define SET_RG_NORMSQUARE_LOW_SNR_7(_VAL_)                                SET_REG(ADR_WIFI_11GN_RX_REG_008,_VAL_,0,0xffffff00)
#define SET_RG_NORMSQUARE_LOW_SNR_6(_VAL_)                                SET_REG(ADR_WIFI_11GN_RX_REG_008,_VAL_,8,0xffff00ff)
#define SET_RG_NORMSQUARE_LOW_SNR_5(_VAL_)                                SET_REG(ADR_WIFI_11GN_RX_REG_008,_VAL_,16,0xff00ffff)
#define SET_RG_NORMSQUARE_LOW_SNR_4(_VAL_)                                SET_REG(ADR_WIFI_11GN_RX_REG_008,_VAL_,24,0x00ffffff)
#define SET_RG_NORMSQUARE_LOW_SNR_8(_VAL_)                                SET_REG(ADR_WIFI_11GN_RX_REG_009,_VAL_,24,0x00ffffff)
#define SET_RG_NORMSQUARE_SNR_3(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_010_,_VAL_,0,0xffffff00)
#define SET_RG_NORMSQUARE_SNR_2(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_010_,_VAL_,8,0xffff00ff)
#define SET_RG_NORMSQUARE_SNR_1(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_010_,_VAL_,16,0xff00ffff)
#define SET_RG_NORMSQUARE_SNR_0(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_010_,_VAL_,24,0x00ffffff)
#define SET_RG_NORMSQUARE_SNR_7(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_011,_VAL_,0,0xffffff00)
#define SET_RG_NORMSQUARE_SNR_6(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_011,_VAL_,8,0xffff00ff)
#define SET_RG_NORMSQUARE_SNR_5(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_011,_VAL_,16,0xff00ffff)
#define SET_RG_NORMSQUARE_SNR_4(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_011,_VAL_,24,0x00ffffff)
#define SET_RG_NORMSQUARE_SNR_8(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_012,_VAL_,24,0x00ffffff)
#define SET_RG_SNR_TH_64QAM(_VAL_)                                        SET_REG(ADR_WIFI_11GN_RX_REG_013,_VAL_,0,0xffffff80)
#define SET_RG_SNR_TH_16QAM(_VAL_)                                        SET_REG(ADR_WIFI_11GN_RX_REG_013,_VAL_,8,0xffff80ff)
#define SET_RG_BW20_RX_FFT_SCALE(_VAL_)                                   SET_REG(ADR_WIFI_11GN_RX_REG_014,_VAL_,0,0xfffffc00)
#define SET_RG_HT20_MF_RX_FFT_SCALE(_VAL_)                                SET_REG(ADR_WIFI_11GN_RX_REG_014,_VAL_,16,0xfc00ffff)
#define SET_RG_BW40_RX_FFT_SCALE(_VAL_)                                   SET_REG(ADR_WIFI_11GN_RX_REG_015,_VAL_,0,0xfffffc00)
#define SET_RG_HT40_MF_RX_FFT_SCALE(_VAL_)                                SET_REG(ADR_WIFI_11GN_RX_REG_015,_VAL_,16,0xfc00ffff)
#define SET_RG_ERASE_SC_NUM3(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_016,_VAL_,0,0xffffff80)
#define SET_RG_SC_CTRL3(_VAL_)                                            SET_REG(ADR_WIFI_11GN_RX_REG_016,_VAL_,7,0xffffff7f)
#define SET_RG_ERASE_SC_NUM2(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_016,_VAL_,8,0xffff80ff)
#define SET_RG_SC_CTRL2(_VAL_)                                            SET_REG(ADR_WIFI_11GN_RX_REG_016,_VAL_,15,0xffff7fff)
#define SET_RG_ERASE_SC_NUM1(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_016,_VAL_,16,0xff80ffff)
#define SET_RG_SC_CTRL1(_VAL_)                                            SET_REG(ADR_WIFI_11GN_RX_REG_016,_VAL_,23,0xff7fffff)
#define SET_RG_ERASE_SC_NUM0(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_016,_VAL_,24,0x80ffffff)
#define SET_RG_SC_CTRL0(_VAL_)                                            SET_REG(ADR_WIFI_11GN_RX_REG_016,_VAL_,31,0x7fffffff)
#define SET_RG_ERASE_SC_NUM7(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_017,_VAL_,0,0xffffff80)
#define SET_RG_SC_CTRL7(_VAL_)                                            SET_REG(ADR_WIFI_11GN_RX_REG_017,_VAL_,7,0xffffff7f)
#define SET_RG_ERASE_SC_NUM6(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_017,_VAL_,8,0xffff80ff)
#define SET_RG_SC_CTRL6(_VAL_)                                            SET_REG(ADR_WIFI_11GN_RX_REG_017,_VAL_,15,0xffff7fff)
#define SET_RG_ERASE_SC_NUM5(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_017,_VAL_,16,0xff80ffff)
#define SET_RG_SC_CTRL5(_VAL_)                                            SET_REG(ADR_WIFI_11GN_RX_REG_017,_VAL_,23,0xff7fffff)
#define SET_RG_ERASE_SC_NUM4(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_017,_VAL_,24,0x80ffffff)
#define SET_RG_SC_CTRL4(_VAL_)                                            SET_REG(ADR_WIFI_11GN_RX_REG_017,_VAL_,31,0x7fffffff)
#define SET_RG_BIST_EN_CSI(_VAL_)                                         SET_REG(ADR_WIFI_11GN_RX_REG_025,_VAL_,0,0xfffffffe)
#define SET_RG_BIST_MODE_CSI(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_025,_VAL_,4,0xffffffef)
#define SET_RO_BIST_DONE_CSI(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_025,_VAL_,16,0xfffeffff)
#define SET_RO_BIST_FAIL_CSI(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_025,_VAL_,17,0xfffdffff)
#define SET_RG_BIST_EN_CCFO(_VAL_)                                        SET_REG(ADR_WIFI_11GN_RX_REG_032,_VAL_,0,0xfffffffe)
#define SET_RG_BIST_MODE_CCFO(_VAL_)                                      SET_REG(ADR_WIFI_11GN_RX_REG_032,_VAL_,4,0xffffffef)
#define SET_RO_BIST_DONE_CCFO_1(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_032,_VAL_,16,0xfffeffff)
#define SET_RO_BIST_FAIL_CCFO_1(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_032,_VAL_,17,0xfffdffff)
#define SET_RO_BIST_DONE_CCFO_0(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_032,_VAL_,20,0xffefffff)
#define SET_RO_BIST_FAIL_CCFO_0(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_032,_VAL_,21,0xffdfffff)
#define SET_RG_BIST_EN_VTB(_VAL_)                                         SET_REG(ADR_WIFI_11GN_RX_REG_033,_VAL_,0,0xfffffffe)
#define SET_RG_BIST_MODE_VTB(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_033,_VAL_,4,0xffffffef)
#define SET_RO_BIST_DONE_VTB_4(_VAL_)                                     SET_REG(ADR_WIFI_11GN_RX_REG_033,_VAL_,12,0xffffefff)
#define SET_RO_BIST_FAIL_VTB_4(_VAL_)                                     SET_REG(ADR_WIFI_11GN_RX_REG_033,_VAL_,13,0xffffdfff)
#define SET_RO_BIST_DONE_VTB_3(_VAL_)                                     SET_REG(ADR_WIFI_11GN_RX_REG_033,_VAL_,16,0xfffeffff)
#define SET_RO_BIST_FAIL_VTB_3(_VAL_)                                     SET_REG(ADR_WIFI_11GN_RX_REG_033,_VAL_,17,0xfffdffff)
#define SET_RO_BIST_DONE_VTB_2(_VAL_)                                     SET_REG(ADR_WIFI_11GN_RX_REG_033,_VAL_,20,0xffefffff)
#define SET_RO_BIST_FAIL_VTB_2(_VAL_)                                     SET_REG(ADR_WIFI_11GN_RX_REG_033,_VAL_,21,0xffdfffff)
#define SET_RO_BIST_DONE_VTB_1(_VAL_)                                     SET_REG(ADR_WIFI_11GN_RX_REG_033,_VAL_,24,0xfeffffff)
#define SET_RO_BIST_FAIL_VTB_1(_VAL_)                                     SET_REG(ADR_WIFI_11GN_RX_REG_033,_VAL_,25,0xfdffffff)
#define SET_RO_BIST_DONE_VTB_0(_VAL_)                                     SET_REG(ADR_WIFI_11GN_RX_REG_033,_VAL_,28,0xefffffff)
#define SET_RO_BIST_FAIL_VTB_0(_VAL_)                                     SET_REG(ADR_WIFI_11GN_RX_REG_033,_VAL_,29,0xdfffffff)
#define SET_RG_SDMP_BIT_NUM(_VAL_)                                        SET_REG(ADR_WIFI_11GN_RX_REG_034,_VAL_,0,0xfffffffc)
#define SET_RG_ATXSCOR_RATIO2(_VAL_)                                      SET_REG(ADR_WIFI_11GN_RX_REG_035,_VAL_,0,0xffffff80)
#define SET_RG_ATXSCOR_RATIO1(_VAL_)                                      SET_REG(ADR_WIFI_11GN_RX_REG_035,_VAL_,8,0xffff80ff)
#define SET_RG_ATXSCOR_EN(_VAL_)                                          SET_REG(ADR_WIFI_11GN_RX_REG_035,_VAL_,16,0xfffcffff)
#define SET_RG_ATXSCOR16_CNT(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_035,_VAL_,20,0xff0fffff)
#define SET_RG_ATXSCOR16_SHORT_CNT2(_VAL_)                                SET_REG(ADR_WIFI_11GN_RX_REG_035,_VAL_,24,0xf8ffffff)
#define SET_RG_ATXSCOR16_SHORT_CNT(_VAL_)                                 SET_REG(ADR_WIFI_11GN_RX_REG_035,_VAL_,28,0x8fffffff)
#define SET_RG_11GN_ATXSCOR_LENGTH(_VAL_)                                 SET_REG(ADR_WIFI_11GN_RX_REG_036,_VAL_,0,0xfffffff0)
#define SET_RG_11GN_ATXSCOR_SEL(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_036,_VAL_,4,0xffffffef)
#define SET_RG_COR_DAGC_BYP(_VAL_)                                        SET_REG(ADR_WIFI_11GN_RX_REG_036,_VAL_,8,0xfffffeff)
#define SET_RG_PWRON_DLY_TH_11GN_RX(_VAL_)                                SET_REG(ADR_WIFI_11GN_RX_REG_039,_VAL_,0,0xffffff00)
#define SET_RG_SB_START_CNT(_VAL_)                                        SET_REG(ADR_WIFI_11GN_RX_REG_039,_VAL_,8,0xffff80ff)
#define SET_RG_CCA_POW_CNT_TH(_VAL_)                                      SET_REG(ADR_WIFI_11GN_RX_REG_040,_VAL_,4,0xffffff0f)
#define SET_RG_CCA_POW_SHORT_CNT_LMT(_VAL_)                               SET_REG(ADR_WIFI_11GN_RX_REG_040,_VAL_,8,0xfffff8ff)
#define SET_RG_CCA_POW_TH(_VAL_)                                          SET_REG(ADR_WIFI_11GN_RX_REG_040,_VAL_,16,0x0000ffff)
#define SET_RG_XSCOR16_SHORT_CNT_LMT(_VAL_)                               SET_REG(ADR_WIFI_11GN_RX_REG_049,_VAL_,0,0xfffffff8)
#define SET_RG_XSCOR16_RATIO(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_049,_VAL_,8,0xffff80ff)
#define SET_RG_ATCOR16_SHORT_CNT_LMT(_VAL_)                               SET_REG(ADR_WIFI_11GN_RX_REG_049,_VAL_,16,0xfff8ffff)
#define SET_RG_ATCOR16_RATIO_CCD(_VAL_)                                   SET_REG(ADR_WIFI_11GN_RX_REG_049,_VAL_,24,0x80ffffff)
#define SET_RG_ATCOR64_ACC_LMT(_VAL_)                                     SET_REG(ADR_WIFI_11GN_RX_REG_050,_VAL_,0,0xffffff80)
#define SET_RG_ATCOR64_FREQ_START(_VAL_)                                  SET_REG(ADR_WIFI_11GN_RX_REG_050,_VAL_,8,0xffff80ff)
#define SET_RG_ATCOR16_SHORT_CNT_LMT2(_VAL_)                              SET_REG(ADR_WIFI_11GN_RX_REG_050,_VAL_,16,0xfff8ffff)
#define SET_RG_CCFO_CNT_LMT(_VAL_)                                        SET_REG(ADR_WIFI_11GN_RX_REG_051,_VAL_,0,0xffffff80)
#define SET_RG_BYPASS_COARSE_FREQ(_VAL_)                                  SET_REG(ADR_WIFI_11GN_RX_REG_051,_VAL_,8,0xfffffeff)
#define SET_RG_COARSE_FREQ_LOAD(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_051,_VAL_,12,0xffffefff)
#define SET_RG_5G_CCFO_CNT_LMT(_VAL_)                                     SET_REG(ADR_WIFI_11GN_RX_REG_052,_VAL_,0,0xffffff80)
#define SET_RG_5G_BYPASS_COARSE_FREQ(_VAL_)                               SET_REG(ADR_WIFI_11GN_RX_REG_052,_VAL_,8,0xfffffeff)
#define SET_RG_ACS_INI_PM_ALL0(_VAL_)                                     SET_REG(ADR_WIFI_11GN_RX_REG_076,_VAL_,0,0xfffffffe)
#define SET_RG_VITERBI_TB_BITS(_VAL_)                                     SET_REG(ADR_WIFI_11GN_RX_REG_076,_VAL_,24,0x00ffffff)
#define SET_RG_VITERBI_TB_BEST_STATE_EN(_VAL_)                            SET_REG(ADR_WIFI_11GN_RX_REG_077,_VAL_,0,0xfffffffe)
#define SET_RG_VITERBI_TB_PATH_MERGE_EN(_VAL_)                            SET_REG(ADR_WIFI_11GN_RX_REG_077,_VAL_,4,0xffffffef)
#define SET_RG_CR_CNT_UPDATE_SGI(_VAL_)                                   SET_REG(ADR_WIFI_11GN_RX_REG_087,_VAL_,0,0xfffffe00)
#define SET_RG_TR_CNT_UPDATE_SGI(_VAL_)                                   SET_REG(ADR_WIFI_11GN_RX_REG_087,_VAL_,16,0xfe00ffff)
#define SET_RG_CR_CNT_UPDATE(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_088,_VAL_,0,0xfffffe00)
#define SET_RG_TR_CNT_UPDATE(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_088,_VAL_,16,0xfe00ffff)
#define SET_RG_BYPASS_CPE_MA_64QAM(_VAL_)                                 SET_REG(ADR_WIFI_11GN_RX_REG_089,_VAL_,0,0xfffffffe)
#define SET_RG_BYPASS_CPE_MA_16QAM(_VAL_)                                 SET_REG(ADR_WIFI_11GN_RX_REG_089,_VAL_,1,0xfffffffd)
#define SET_RG_BYPASS_CPE_MA_QPSK(_VAL_)                                  SET_REG(ADR_WIFI_11GN_RX_REG_089,_VAL_,2,0xfffffffb)
#define SET_RG_BYPASS_CPE_MA_BPSK(_VAL_)                                  SET_REG(ADR_WIFI_11GN_RX_REG_089,_VAL_,3,0xfffffff7)
#define SET_RG_CPE_SEL_64QAM(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_089,_VAL_,16,0xfffeffff)
#define SET_RG_CPE_SEL_16QAM(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_089,_VAL_,17,0xfffdffff)
#define SET_RG_CPE_SEL_QPSK(_VAL_)                                        SET_REG(ADR_WIFI_11GN_RX_REG_089,_VAL_,18,0xfffbffff)
#define SET_RG_CPE_SEL_BPSK(_VAL_)                                        SET_REG(ADR_WIFI_11GN_RX_REG_089,_VAL_,19,0xfff7ffff)
#define SET_RG_CHEST_DD_FACTOR(_VAL_)                                     SET_REG(ADR_WIFI_11GN_RX_REG_098,_VAL_,24,0xf8ffffff)
#define SET_RG_CH_UPDATE(_VAL_)                                           SET_REG(ADR_WIFI_11GN_RX_REG_098,_VAL_,31,0x7fffffff)
#define SET_RG_FMT_DET_VHT_TH(_VAL_)                                      SET_REG(ADR_WIFI_11GN_RX_REG_099,_VAL_,0,0xffffff00)
#define SET_RG_FMT_VHT_EN(_VAL_)                                          SET_REG(ADR_WIFI_11GN_RX_REG_099,_VAL_,8,0xfffffeff)
#define SET_RG_FMT_DET_MM_TH(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_100,_VAL_,0,0xffffff00)
#define SET_RG_FMT_DET_GF_TH(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_100,_VAL_,8,0xffff00ff)
#define SET_RG_DO_NOT_CHECK_L_RATE(_VAL_)                                 SET_REG(ADR_WIFI_11GN_RX_REG_100,_VAL_,24,0xfeffffff)
#define SET_RG_NEW_PILOT_AVG(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_101,_VAL_,0,0xfffffffe)
#define SET_RG_L_LENGTH_MAX(_VAL_)                                        SET_REG(ADR_WIFI_11GN_RX_REG_101,_VAL_,16,0xf000ffff)
#define SET_RG_ATCOR16_CCA_GAIN(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_101,_VAL_,28,0xcfffffff)
#define SET_RG_PSDU_TIME_OFFSET_GF(_VAL_)                                 SET_REG(ADR_WIFI_11GN_RX_REG_102,_VAL_,0,0xffff0000)
#define SET_RG_PSDU_TIME_OFFSET_MF(_VAL_)                                 SET_REG(ADR_WIFI_11GN_RX_REG_102,_VAL_,16,0x0000ffff)
#define SET_RG_PSDU_TIME_OFFSET_LEGACY(_VAL_)                             SET_REG(ADR_WIFI_11GN_RX_REG_103,_VAL_,0,0xffff0000)
#define SET_RG_PSDU_TIME_OFFSET_VHT(_VAL_)                                SET_REG(ADR_WIFI_11GN_RX_REG_103,_VAL_,16,0x0000ffff)
#define SET_RG_PILOT_EQ_AVG(_VAL_)                                        SET_REG(ADR_WIFI_11GN_RX_REG_104,_VAL_,0,0xfffffffe)
#define SET_RG_DISTANCE_PILOT_CNT_HT20(_VAL_)                             SET_REG(ADR_WIFI_11GN_RX_REG_104,_VAL_,4,0xffffff8f)
#define SET_RG_DISTANCE_PILOT_CNT_HT40(_VAL_)                             SET_REG(ADR_WIFI_11GN_RX_REG_104,_VAL_,8,0xfffff8ff)
#define SET_RG_NEW_LPE_HT20(_VAL_)                                        SET_REG(ADR_WIFI_11GN_RX_REG_104,_VAL_,16,0xfffeffff)
#define SET_RG_NEW_LPE_HT40(_VAL_)                                        SET_REG(ADR_WIFI_11GN_RX_REG_104,_VAL_,20,0xffefffff)
#define SET_RG_DISTANCE_RATIO_QPSK_HT20(_VAL_)                            SET_REG(ADR_WIFI_11GN_RX_REG_105,_VAL_,0,0xfffff000)
#define SET_RG_DISTANCE_RATIO_BPSK_HT20(_VAL_)                            SET_REG(ADR_WIFI_11GN_RX_REG_105,_VAL_,16,0xf000ffff)
#define SET_RG_DISTANCE_RATIO_64QAM_HT20(_VAL_)                           SET_REG(ADR_WIFI_11GN_RX_REG_106,_VAL_,0,0xfffff000)
#define SET_RG_DISTANCE_RATIO_16QAM_HT20(_VAL_)                           SET_REG(ADR_WIFI_11GN_RX_REG_106,_VAL_,16,0xf000ffff)
#define SET_RG_DISTANCE_RATIO_QPSK_HT40(_VAL_)                            SET_REG(ADR_WIFI_11GN_RX_REG_107,_VAL_,0,0xfffff000)
#define SET_RG_DISTANCE_RATIO_BPSK_HT40(_VAL_)                            SET_REG(ADR_WIFI_11GN_RX_REG_107,_VAL_,16,0xf000ffff)
#define SET_RG_DISTANCE_RATIO_64QAM_HT40(_VAL_)                           SET_REG(ADR_WIFI_11GN_RX_REG_108,_VAL_,0,0xfffff000)
#define SET_RG_DISTANCE_RATIO_16QAM_HT40(_VAL_)                           SET_REG(ADR_WIFI_11GN_RX_REG_108,_VAL_,16,0xf000ffff)
#define SET_RG_SMOOTH_EN(_VAL_)                                           SET_REG(ADR_WIFI_11GN_RX_REG_109,_VAL_,0,0xfffffffe)
#define SET_RG_SMOOTH_LEGACY_TH(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_109,_VAL_,8,0xffff00ff)
#define SET_RG_SMOOTH_64QAM_HT20_TH(_VAL_)                                SET_REG(ADR_WIFI_11GN_RX_REG_110,_VAL_,0,0xffffff00)
#define SET_RG_SMOOTH_16QAM_HT20_TH(_VAL_)                                SET_REG(ADR_WIFI_11GN_RX_REG_110,_VAL_,8,0xffff00ff)
#define SET_RG_SMOOTH_QPSK_HT20_TH(_VAL_)                                 SET_REG(ADR_WIFI_11GN_RX_REG_110,_VAL_,16,0xff00ffff)
#define SET_RG_SMOOTH_BPSK_HT20_TH(_VAL_)                                 SET_REG(ADR_WIFI_11GN_RX_REG_110,_VAL_,24,0x00ffffff)
#define SET_RG_SMOOTH_64QAM_HT40_TH(_VAL_)                                SET_REG(ADR_WIFI_11GN_RX_REG_111,_VAL_,0,0xffffff00)
#define SET_RG_SMOOTH_16QAM_HT40_TH(_VAL_)                                SET_REG(ADR_WIFI_11GN_RX_REG_111,_VAL_,8,0xffff00ff)
#define SET_RG_SMOOTH_QPSK_HT40_TH(_VAL_)                                 SET_REG(ADR_WIFI_11GN_RX_REG_111,_VAL_,16,0xff00ffff)
#define SET_RG_SMOOTH_BPSK_HT40_TH(_VAL_)                                 SET_REG(ADR_WIFI_11GN_RX_REG_111,_VAL_,24,0x00ffffff)
#define SET_RG_SMOOTH_COEF_HT40_B(_VAL_)                                  SET_REG(ADR_WIFI_11GN_RX_REG_112,_VAL_,0,0xfffffff0)
#define SET_RG_SMOOTH_COEF_HT40_A(_VAL_)                                  SET_REG(ADR_WIFI_11GN_RX_REG_112,_VAL_,4,0xffffff0f)
#define SET_RG_SMOOTH_COEF_HT20_B(_VAL_)                                  SET_REG(ADR_WIFI_11GN_RX_REG_112,_VAL_,8,0xfffff0ff)
#define SET_RG_SMOOTH_COEF_HT20_A(_VAL_)                                  SET_REG(ADR_WIFI_11GN_RX_REG_112,_VAL_,12,0xffff0fff)
#define SET_RG_SMOOTH_COEF_LEGACY_B(_VAL_)                                SET_REG(ADR_WIFI_11GN_RX_REG_112,_VAL_,16,0xfff0ffff)
#define SET_RG_SMOOTH_COEF_LEGACY_A(_VAL_)                                SET_REG(ADR_WIFI_11GN_RX_REG_112,_VAL_,20,0xff0fffff)
#define SET_RO_11AC_VHT_SIGNALA_FIELD_47_24(_VAL_)                        SET_REG(ADR_WIFI_11GN_RX_REG_224,_VAL_,0,0xff000000)
#define SET_RO_11AC_VHT_SIGNALA_FIELD_23_0(_VAL_)                         SET_REG(ADR_WIFI_11GN_RX_REG_225,_VAL_,0,0xff000000)
#define SET_RO_11AC_VHT_SIGNALB_FIELD(_VAL_)                              SET_REG(ADR_WIFI_11GN_RX_REG_226,_VAL_,0,0xe0000000)
#define SET_RG_11GN_CSI_LATCH(_VAL_)                                      SET_REG(ADR_WIFI_11GN_RX_REG_239,_VAL_,0,0xfffffffe)
#define SET_RG_11GN_CSI_REPORT_EN(_VAL_)                                  SET_REG(ADR_WIFI_11GN_RX_REG_239,_VAL_,4,0xffffffef)
#define SET_RO_CSI_Q(_VAL_)                                               SET_REG(ADR_WIFI_11GN_RX_REG_240,_VAL_,0,0xfffff800)
#define SET_RO_CSI_I(_VAL_)                                               SET_REG(ADR_WIFI_11GN_RX_REG_240,_VAL_,12,0xff800fff)
#define SET_RO_SC_IDX(_VAL_)                                              SET_REG(ADR_WIFI_11GN_RX_REG_240,_VAL_,24,0x80ffffff)
#define SET_RO_CSI_CBW(_VAL_)                                             SET_REG(ADR_WIFI_11GN_RX_REG_240,_VAL_,31,0x7fffffff)
#define SET_RG_INTRUP_RX_11GN_CLEAR(_VAL_)                                SET_REG(ADR_WIFI_11GN_RX_REG_241,_VAL_,0,0xfffffffe)
#define SET_RG_INTRUP_RX_11GN_MASK(_VAL_)                                 SET_REG(ADR_WIFI_11GN_RX_REG_241,_VAL_,4,0xffffffef)
#define SET_RG_INTRUP_RX_11GN_TRIG(_VAL_)                                 SET_REG(ADR_WIFI_11GN_RX_REG_241,_VAL_,8,0xfffff0ff)
#define SET_RG_INTRUP_RX_11GN_TRIG2(_VAL_)                                SET_REG(ADR_WIFI_11GN_RX_REG_241,_VAL_,12,0xffff0fff)
#define SET_RO_INTRUP_RX_11GN(_VAL_)                                      SET_REG(ADR_WIFI_11GN_RX_REG_241,_VAL_,16,0xfffeffff)
#define SET_RO_VHT_PACKET_CNT(_VAL_)                                      SET_REG(ADR_WIFI_11GN_RX_REG_243,_VAL_,0,0xffff0000)
#define SET_RO_STBC_PACKET_CNT(_VAL_)                                     SET_REG(ADR_WIFI_11GN_RX_REG_245,_VAL_,0,0xffff0000)
#define SET_RO_STBC_PACKET_ERR_CNT(_VAL_)                                 SET_REG(ADR_WIFI_11GN_RX_REG_245,_VAL_,16,0x0000ffff)
#define SET_RO_11GN_SNR(_VAL_)                                            SET_REG(ADR_WIFI_11GN_RX_REG_246,_VAL_,0,0xffffff80)
#define SET_RO_11GN_NOISE_PWR(_VAL_)                                      SET_REG(ADR_WIFI_11GN_RX_REG_246,_VAL_,8,0xffff80ff)
#define SET_RO_11GN_RCPI(_VAL_)                                           SET_REG(ADR_WIFI_11GN_RX_REG_246,_VAL_,16,0xff80ffff)
#define SET_RO_11GN_SIGNAL_PWR(_VAL_)                                     SET_REG(ADR_WIFI_11GN_RX_REG_246,_VAL_,24,0x80ffffff)
#define SET_RO_11GN_FREQ_OS_LTS(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_247,_VAL_,0,0xffff8000)
#define SET_RO_PKT_FORMAT(_VAL_)                                          SET_REG(ADR_WIFI_11GN_RX_REG_247,_VAL_,16,0xfff8ffff)
#define SET_RO_11GN_HT_SIGNAL_FIELD_47_24(_VAL_)                          SET_REG(ADR_WIFI_11GN_RX_REG_248,_VAL_,0,0xff000000)
#define SET_RO_11GN_HT_SIGNAL_FIELD_23_0(_VAL_)                           SET_REG(ADR_WIFI_11GN_RX_REG_249,_VAL_,0,0xff000000)
#define SET_RO_11GN_PACKET_ERR_CNT(_VAL_)                                 SET_REG(ADR_WIFI_11GN_RX_REG_250,_VAL_,0,0xffff0000)
#define SET_RO_11GN_SERVICE_FIELD(_VAL_)                                  SET_REG(ADR_WIFI_11GN_RX_REG_250,_VAL_,16,0x0000ffff)
#define SET_RO_11GN_PACKET_CNT(_VAL_)                                     SET_REG(ADR_WIFI_11GN_RX_REG_251,_VAL_,0,0xffff0000)
#define SET_RO_11GN_CCA_CNT(_VAL_)                                        SET_REG(ADR_WIFI_11GN_RX_REG_251,_VAL_,16,0x0000ffff)
#define SET_RO_11GN_L_SIGNAL_FIELD(_VAL_)                                 SET_REG(ADR_WIFI_11GN_RX_REG_252,_VAL_,0,0xff000000)
#define SET_RO_AMPDU_PACKET_CNT(_VAL_)                                    SET_REG(ADR_WIFI_11GN_RX_REG_253,_VAL_,0,0xffff0000)
#define SET_RO_AMPDU_PACKET_ERR_CNT(_VAL_)                                SET_REG(ADR_WIFI_11GN_RX_REG_253,_VAL_,16,0x0000ffff)
#define SET_RG_DAGC_CNT_TH(_VAL_)                                         SET_REG(ADR_WIFI_11GN_RX_REG_254,_VAL_,0,0xfffffffc)
#define SET_RG_RATE_MCS_STAT(_VAL_)                                       SET_REG(ADR_WIFI_11GN_RX_REG_254,_VAL_,8,0xffff00ff)
#define SET_RG_PACKET_STAT_EN_11GN_RX(_VAL_)                              SET_REG(ADR_WIFI_11GN_RX_REG_254,_VAL_,20,0xffefffff)
#define SET_RG_SIGNAL_FIELD_CLEAR_11GN(_VAL_)                             SET_REG(ADR_WIFI_11GN_RX_REG_254,_VAL_,24,0xfeffffff)
#define SET_RG_SOFT_RST_N_11GN_RX(_VAL_)                                  SET_REG(ADR_WIFI_11GN_RX_REG_255,_VAL_,0,0xfffffffe)
#define SET_RG_STBC_EN(_VAL_)                                             SET_REG(ADR_WIFI_11GN_RX_REG_255,_VAL_,2,0xfffffffb)
#define SET_RG_INI_PHASE(_VAL_)                                           SET_REG(ADR_WIFI_11GN_RX_REG_255,_VAL_,4,0xffffffcf)
#define SET_RG_DEBUG_SEL_11GN_RX(_VAL_)                                   SET_REG(ADR_WIFI_11GN_RX_REG_255,_VAL_,12,0xffff0fff)
#define SET_RG_POST_CLK_EN(_VAL_)                                         SET_REG(ADR_WIFI_11GN_RX_REG_255,_VAL_,16,0xfffeffff)
#define SET_RGW_TX_MD_EN(_VAL_)                                           SET_REG(ADR_PHY_CLK_CTRL,_VAL_,0,0xfffffffe)
#define SET_RGW_RX_MD_EN(_VAL_)                                           SET_REG(ADR_PHY_CLK_CTRL,_VAL_,1,0xfffffffd)
#define SET_RGW_PHY_MD_EN(_VAL_)                                          SET_REG(ADR_PHY_CLK_CTRL,_VAL_,3,0xfffffff7)
#define SET_RGW_TBUS_64M_CK_EN(_VAL_)                                     SET_REG(ADR_PHY_CLK_CTRL,_VAL_,8,0xfffffeff)
#define SET_RGW_TX_GATE_OFF(_VAL_)                                        SET_REG(ADR_PHY_CLK_CTRL,_VAL_,16,0xfffeffff)
#define SET_RGW_RX_GATE_OFF(_VAL_)                                        SET_REG(ADR_PHY_CLK_CTRL,_VAL_,17,0xfffdffff)
#define SET_RGW_RF_GATE_OFF(_VAL_)                                        SET_REG(ADR_PHY_CLK_CTRL,_VAL_,18,0xfffbffff)
#define SET_RGW_BB_CLK_SEL(_VAL_)                                         SET_REG(ADR_PHY_CLK_CTRL,_VAL_,31,0x7fffffff)
#define SET_RGW_BB_RX_ENA_AUTO(_VAL_)                                     SET_REG(ADR_PHY_RX_CTRL,_VAL_,3,0xfffffff7)
#define SET_RGW_IQ_EDGE(_VAL_)                                            SET_REG(ADR_PHY_RX_CTRL,_VAL_,16,0xfffeffff)
#define SET_RGW_DAC_IQ_EDGE(_VAL_)                                        SET_REG(ADR_PHY_RX_CTRL,_VAL_,17,0xfffdffff)
#define SET_RGW_RX_CIC_OFF(_VAL_)                                         SET_REG(ADR_PHY_RX_CTRL,_VAL_,20,0xffefffff)
#define SET_RGW_RX_CIC_S4_SW(_VAL_)                                       SET_REG(ADR_PHY_RX_CTRL,_VAL_,22,0xffbfffff)
#define SET_RGW_RX_CIC_S3_SW(_VAL_)                                       SET_REG(ADR_PHY_RX_CTRL,_VAL_,23,0xff7fffff)
#define SET_RGW_BLE_DC_RM_LEAKY_FACTOR(_VAL_)                             SET_REG(ADR_PHY_RX_CTRL,_VAL_,24,0xf8ffffff)
#define SET_RGW_BLE_DC_RM_BYP(_VAL_)                                      SET_REG(ADR_PHY_RX_CTRL,_VAL_,28,0xefffffff)
#define SET_RGW_BLE_RX_AGC_HP_BYP(_VAL_)                                  SET_REG(ADR_PHY_RX_CTRL,_VAL_,30,0xbfffffff)
#define SET_RGW_TX_START(_VAL_)                                           SET_REG(ADR_PHY_TX_PKT_GEN_1,_VAL_,0,0xfffffffe)
#define SET_RGW_TX_CNT_RST(_VAL_)                                         SET_REG(ADR_PHY_TX_PKT_GEN_1,_VAL_,1,0xfffffffd)
#define SET_RGW_TX_PKT_CNT(_VAL_)                                         SET_REG(ADR_PHY_TX_PKT_GEN_1,_VAL_,16,0x0000ffff)
#define SET_RGW_TX_PKT_TYPE(_VAL_)                                        SET_REG(ADR_PHY_TX_PKT_GEN_2,_VAL_,8,0xfffff0ff)
#define SET_RGW_TX_PKT_INTERVAL(_VAL_)                                    SET_REG(ADR_PHY_TX_PKT_GEN_2,_VAL_,16,0xfc00ffff)
#define SET_RGW_TX_PKT_PRBS_RSTART(_VAL_)                                 SET_REG(ADR_PHY_TX_PKT_GEN_2,_VAL_,30,0xbfffffff)
#define SET_RGW_TX_PKT_CONT(_VAL_)                                        SET_REG(ADR_PHY_TX_PKT_GEN_2,_VAL_,31,0x7fffffff)
#define SET_RGW_TX_D_SRC(_VAL_)                                           SET_REG(ADR_PHY_TX_SET,_VAL_,0,0xfffffffe)
#define SET_RGW_TX_BIT_INV(_VAL_)                                         SET_REG(ADR_PHY_TX_SET,_VAL_,2,0xfffffffb)
#define SET_RGW_BB_TX_ENA_AUTO(_VAL_)                                     SET_REG(ADR_PHY_TX_SET,_VAL_,3,0xfffffff7)
#define SET_RGW_TX_TAIL_LMT(_VAL_)                                        SET_REG(ADR_PHY_TX_SET,_VAL_,4,0xffffff0f)
#define SET_RGW_MOD_TAIL_LMT(_VAL_)                                       SET_REG(ADR_PHY_TX_SET,_VAL_,8,0xfffff0ff)
#define SET_RGW_TX_PREAMBLE_FLIP(_VAL_)                                   SET_REG(ADR_PHY_TX_SET,_VAL_,12,0xffffefff)
#define SET_RGW_TX_CRC_CORRUPT(_VAL_)                                     SET_REG(ADR_PHY_TX_SET,_VAL_,14,0xffffbfff)
#define SET_RGW_TX_RF_GAIN(_VAL_)                                         SET_REG(ADR_PHY_TX_SET,_VAL_,16,0xfff0ffff)
#define SET_RGW_TX_PWR_OV(_VAL_)                                          SET_REG(ADR_PHY_TX_SET,_VAL_,26,0xfbffffff)
#define SET_RGW_TX_PLD_LEN_OV(_VAL_)                                      SET_REG(ADR_PHY_TX_SET,_VAL_,27,0xf7ffffff)
#define SET_RGW_TX_CRC_INIT_OV(_VAL_)                                     SET_REG(ADR_PHY_TX_SET,_VAL_,28,0xefffffff)
#define SET_RGW_TX_ACC_ADDR_OV(_VAL_)                                     SET_REG(ADR_PHY_TX_SET,_VAL_,29,0xdfffffff)
#define SET_RGW_TX_DWLFSR_SEED_OV(_VAL_)                                  SET_REG(ADR_PHY_TX_SET,_VAL_,30,0xbfffffff)
#define SET_RGW_TX_HEADER_OV(_VAL_)                                       SET_REG(ADR_PHY_TX_SET,_VAL_,31,0x7fffffff)
#define SET_RGW_TX_ACC_ADDR(_VAL_)                                        SET_REG(ADR_PHY_TX_ACC_ADD1,_VAL_,0,0x00000000)
#define SET_RGW_TX_DWLFSR_SEED(_VAL_)                                     SET_REG(ADR_PHY_TX_WHITEN_SEED,_VAL_,0,0xffffff80)
#define SET_RGW_TX_CRC_INIT(_VAL_)                                        SET_REG(ADR_PHY_TX_CRC_INIT,_VAL_,0,0xff000000)
#define SET_RGW_TX_HEADER(_VAL_)                                          SET_REG(ADR_PHY_TX_HEADER,_VAL_,0,0xffff0000)
#define SET_RGW_TX_PRBL_NUM(_VAL_)                                        SET_REG(ADR_PHY_TX_PRBL_NO,_VAL_,0,0xfffffff0)
#define SET_RGW_TX_PLD_LEN(_VAL_)                                         SET_REG(ADR_PHY_TX_PLD_LEN,_VAL_,0,0xffffff00)
#define SET_RGW_TX_PWR(_VAL_)                                             SET_REG(ADR_PHY_TX_PWR,_VAL_,8,0xffff00ff)
#define SET_RGW_GFSK_DEV_GAIN(_VAL_)                                      SET_REG(ADR_PHY_TX_PWR,_VAL_,16,0xfe00ffff)
#define SET_RGW_DDC_FM(_VAL_)                                             SET_REG(ADR_PHY_RX_IF,_VAL_,0,0xfff00000)
#define SET_RGW_RX_PREAMBLE_SAMPLE_REUPDATE(_VAL_)                        SET_REG(ADR_PHY_RX_INITIAL_SLICE_PHASE,_VAL_,14,0xffffbfff)
#define SET_RGW_ACC_DET_FLAG_SLICE_PHASE(_VAL_)                           SET_REG(ADR_PHY_RX_INITIAL_SLICE_PHASE,_VAL_,16,0xfff8ffff)
#define SET_RGW_DET_FLAG_SLICE_PHASE(_VAL_)                               SET_REG(ADR_PHY_RX_INITIAL_SLICE_PHASE,_VAL_,20,0xff8fffff)
#define SET_RGW_DET_FLAG_ACC_SLICE_PHASE(_VAL_)                           SET_REG(ADR_PHY_RX_INITIAL_SLICE_PHASE,_VAL_,24,0xf8ffffff)
#define SET_RGW_TX_PKT_PHY_EN_DLY(_VAL_)                                  SET_REG(ADR_PHY_PKT_GEN_CTRL,_VAL_,0,0xfffffc00)
#define SET_RGW_TX_PKT_RF_TX_ALWAYS_ON(_VAL_)                             SET_REG(ADR_PHY_PKT_GEN_CTRL,_VAL_,12,0xffffefff)
#define SET_RGW_CNT_PWRON_DLY_TH(_VAL_)                                   SET_REG(ADR_PHY_FSM_SET,_VAL_,0,0xffffffe0)
#define SET_RGW_CNT_ADDR_MH_TH(_VAL_)                                     SET_REG(ADR_PHY_AGC_SET,_VAL_,0,0xffffffc0)
#define SET_RGW_AGC_HG_THR(_VAL_)                                         SET_REG(ADR_PHY_AGC_SET,_VAL_,8,0xfffff0ff)
#define SET_RGW_AGC_LG_THR(_VAL_)                                         SET_REG(ADR_PHY_AGC_SET,_VAL_,12,0xffff0fff)
#define SET_RGW_LGLNA_SET(_VAL_)                                          SET_REG(ADR_PHY_AGC_SET,_VAL_,16,0xfffcffff)
#define SET_RGW_HGLNA_SET(_VAL_)                                          SET_REG(ADR_PHY_AGC_SET,_VAL_,18,0xfff3ffff)
#define SET_RGW_LNA_GAIN(_VAL_)                                           SET_REG(ADR_PHY_AGC_SET,_VAL_,30,0xbfffffff)
#define SET_RGW_AGC_OW(_VAL_)                                             SET_REG(ADR_PHY_AGC_SET,_VAL_,31,0x7fffffff)
#define SET_RO_PKT_CNT(_VAL_)                                             SET_REG(ADR_PHY_PKT_CNT,_VAL_,0,0xffff0000)
#define SET_RO_PKT_ERR_CNT(_VAL_)                                         SET_REG(ADR_PHY_ERR_PKT_CNT,_VAL_,0,0xffff0000)
#define SET_RGW_PACKET_STAT_EN(_VAL_)                                     SET_REG(ADR_PHY_PKT_ENA,_VAL_,0,0xfffffffe)
#define SET_RGW_RX_EN_MAN(_VAL_)                                          SET_REG(ADR_PHY_PKT_ENA,_VAL_,1,0xfffffffd)
#define SET_RGW_TX_EN_MAN(_VAL_)                                          SET_REG(ADR_PHY_PKT_ENA,_VAL_,2,0xfffffffb)
#define SET_RGW_RF_RX_EN_MAN(_VAL_)                                       SET_REG(ADR_PHY_PKT_ENA,_VAL_,3,0xfffffff7)
#define SET_RGW_RF_TX_CH_SW_MAN(_VAL_)                                    SET_REG(ADR_PHY_PKT_ENA,_VAL_,4,0xffffffef)
#define SET_RGW_RF_RX_CH_SW_MAN(_VAL_)                                    SET_REG(ADR_PHY_PKT_ENA,_VAL_,5,0xffffffdf)
#define SET_RGW_RF_TX_EN_BY_TX_EN(_VAL_)                                  SET_REG(ADR_PHY_PKT_ENA,_VAL_,8,0xfffffeff)
#define SET_RGW_RF_RX_EN_BY_RX_EN(_VAL_)                                  SET_REG(ADR_PHY_PKT_ENA,_VAL_,9,0xfffffdff)
#define SET_RGW_RX_BER_EN(_VAL_)                                          SET_REG(ADR_PHY_PKT_ENA,_VAL_,31,0x7fffffff)
#define SET_RGW_CRC_BFLIP_TH(_VAL_)                                       SET_REG(ADR_PHY_RX_SET_1,_VAL_,0,0xffffff00)
#define SET_RGW_TCU_DC_AVG_FACTOR(_VAL_)                                  SET_REG(ADR_PHY_RX_SET_1,_VAL_,8,0xfffff0ff)
#define SET_RGW_RX_PREAMBLE_FLIP(_VAL_)                                   SET_REG(ADR_PHY_RX_SET_1,_VAL_,12,0xffffefff)
#define SET_RGW_RX_PREAMBLE_BIT_NO(_VAL_)                                 SET_REG(ADR_PHY_RX_SET_1,_VAL_,13,0xffffdfff)
#define SET_RGW_PT_OFFSET_TH(_VAL_)                                       SET_REG(ADR_PHY_RX_SET_1,_VAL_,24,0xf8ffffff)
#define SET_RGW_PT_OFFSET_EN(_VAL_)                                       SET_REG(ADR_PHY_RX_SET_1,_VAL_,27,0xf7ffffff)
#define SET_RGW_BER_PKT_TYPE(_VAL_)                                       SET_REG(ADR_PHY_RX_SET_1,_VAL_,28,0x0fffffff)
#define SET_RGW_FM_DEMOD_SW_LMT(_VAL_)                                    SET_REG(ADR_PHY_RX_SET_2,_VAL_,16,0xfff0ffff)
#define SET_RGW_FM_DEMOD_INV(_VAL_)                                       SET_REG(ADR_PHY_RX_SET_2,_VAL_,20,0xffefffff)
#define SET_RGW_RX_TAIL_LMT(_VAL_)                                        SET_REG(ADR_PHY_RX_SET_2,_VAL_,21,0xfc1fffff)
#define SET_RGW_ADDR_COR_TO_LMT(_VAL_)                                    SET_REG(ADR_PHY_RX_SET_2,_VAL_,26,0x83ffffff)
#define SET_RGW_RX_ACC_TIMER_INIT(_VAL_)                                  SET_REG(ADR_PHY_RX_ACC_TIMER,_VAL_,0,0xfff00000)
#define SET_RGW_RX_ACC_ADDR(_VAL_)                                        SET_REG(ADR_PHY_RX_ACC_ADDR,_VAL_,0,0x00000000)
#define SET_RGW_RX_CHNL_TYPE(_VAL_)                                       SET_REG(ADR_PHY_RX_CHNL_TYPE,_VAL_,0,0xfffffffe)
#define SET_RGW_RX_CRC_INIT(_VAL_)                                        SET_REG(ADR_PHY_RX_CRC_INIT,_VAL_,0,0xff000000)
#define SET_RGW_RX_DWLFSR_SEED(_VAL_)                                     SET_REG(ADR_PHY_RX_DW_SEED,_VAL_,0,0xffffff80)
#define SET_RGW_RX_DWLFSR_SEED_OV(_VAL_)                                  SET_REG(ADR_PHY_RX_MAN_SET,_VAL_,0,0xfffffffe)
#define SET_RGW_RX_CRC_INIT_OV(_VAL_)                                     SET_REG(ADR_PHY_RX_MAN_SET,_VAL_,1,0xfffffffd)
#define SET_RGW_RX_CHNL_TYPE_OV(_VAL_)                                    SET_REG(ADR_PHY_RX_MAN_SET,_VAL_,2,0xfffffffb)
#define SET_RGW_RX_ACC_ADDR_OV(_VAL_)                                     SET_REG(ADR_PHY_RX_MAN_SET,_VAL_,3,0xfffffff7)
#define SET_RGW_RX_EN_OV(_VAL_)                                           SET_REG(ADR_PHY_RX_MAN_SET,_VAL_,4,0xffffffef)
#define SET_RGW_RF_RX_EN_OV(_VAL_)                                        SET_REG(ADR_PHY_RX_MAN_SET,_VAL_,5,0xffffffdf)
#define SET_RGW_RF_RX_CH_SW_OV(_VAL_)                                     SET_REG(ADR_PHY_RX_MAN_SET,_VAL_,6,0xffffffbf)
#define SET_RO_HEADER(_VAL_)                                              SET_REG(ADR_PHY_RX_MAN_SET,_VAL_,16,0x0000ffff)
#define SET_RGW_ADDR_COR_TH(_VAL_)                                        SET_REG(ADR_PHY_ACC_COR,_VAL_,0,0xfffffff8)
#define SET_RGW_ADDR_COR_DET_MAX(_VAL_)                                   SET_REG(ADR_PHY_ACC_COR,_VAL_,4,0xffffff0f)
#define SET_RGW_ADDR_COR_MAX(_VAL_)                                       SET_REG(ADR_PHY_ACC_COR,_VAL_,8,0xfffff0ff)
#define SET_RGW_ACC_COR_IN_TH(_VAL_)                                      SET_REG(ADR_PHY_ACC_COR,_VAL_,12,0xfff00fff)
#define SET_RGW_ACC_COR_BITS(_VAL_)                                       SET_REG(ADR_PHY_ACC_COR,_VAL_,20,0xfc0fffff)
#define SET_RGW_ADDR_COR_TH_4(_VAL_)                                      SET_REG(ADR_PHY_ACC_COR,_VAL_,29,0x1fffffff)
#define SET_RO_TX_MOD_CNT(_VAL_)                                          SET_REG(ADR_PHY_TX_DONE_CNT,_VAL_,0,0xffffff80)
#define SET_RGW_TX_MOD_CNT_EN(_VAL_)                                      SET_REG(ADR_PHY_TX_DONE_CNT,_VAL_,15,0xffff7fff)
#define SET_RO_TX_ASM_CNT(_VAL_)                                          SET_REG(ADR_PHY_TX_DONE_CNT,_VAL_,16,0xff80ffff)
#define SET_RGW_TX_ASM_CNT_EN(_VAL_)                                      SET_REG(ADR_PHY_TX_DONE_CNT,_VAL_,31,0x7fffffff)
#define SET_RO_RX_BER_CNT(_VAL_)                                          SET_REG(ADR_PHY_BER_CNT,_VAL_,0,0x00000000)
#define SET_RGW_TBUS_SEL(_VAL_)                                           SET_REG(ADR_PHY_TBUS,_VAL_,0,0xfffffff8)
#define SET_RO_BLE_RX_RSSI(_VAL_)                                         SET_REG(ADR_PHY_RSSI_MCU,_VAL_,0,0xffffff80)
#define SET_RGW_RX_SPACE_CNT_LMT(_VAL_)                                   SET_REG(ADR_PHY_RX_SPACE_CNT,_VAL_,0,0xffff0000)
#define SET_RO_RX_LOST_CNT(_VAL_)                                         SET_REG(ADR_PHY_RX_SPACE_CNT,_VAL_,16,0xfff0ffff)
#define SET_RGW_SPACE_CNT_EN(_VAL_)                                       SET_REG(ADR_PHY_RX_SPACE_CNT,_VAL_,31,0x7fffffff)
#define SET_RO_RX_SPACE_CNT(_VAL_)                                        SET_REG(ADR_PHY_RX_DET_RO,_VAL_,16,0x0000ffff)
#define SET_RGW_FM_DEMOD_DC_INIT(_VAL_)                                   SET_REG(ADR_PHY_CFO_INIT_SET,_VAL_,0,0xfffffc00)
#define SET_RGW_ROT_DC_INIT(_VAL_)                                        SET_REG(ADR_PHY_CFO_INIT_SET,_VAL_,12,0xffc00fff)
#define SET_RO_PREAMBLE_DC_EST(_VAL_)                                     SET_REG(ADR_PHY_CFO_EST,_VAL_,0,0xfffffc00)
#define SET_RO_ROT_DC_EST(_VAL_)                                          SET_REG(ADR_PHY_CFO_EST,_VAL_,12,0xffc00fff)
#define SET_RGW_ROT_DC_RO_EN(_VAL_)                                       SET_REG(ADR_PHY_CFO_EST,_VAL_,29,0xdfffffff)
#define SET_RGW_PREAMBLE_DC_RO_SEL(_VAL_)                                 SET_REG(ADR_PHY_CFO_EST,_VAL_,30,0xbfffffff)
#define SET_RGW_PREAMBLE_DC_RO_EN(_VAL_)                                  SET_REG(ADR_PHY_CFO_EST,_VAL_,31,0x7fffffff)
#define SET_RGW_DET_FLAG_EN(_VAL_)                                        SET_REG(ADR_RX_DEMOD_DET,_VAL_,0,0xfffffffe)
#define SET_RGW_CNT_SWITCH_INIT_1M(_VAL_)                                 SET_REG(ADR_RX_DEMOD_SWITH_INIT,_VAL_,24,0xe0ffffff)
#define SET_RGW_PRBL_METRIC_TH_LO_1M(_VAL_)                               SET_REG(ADR_RX_PREAMBLE_TH_LO,_VAL_,24,0x00ffffff)
#define SET_RGW_PRBL_METRIC_TH_HI_1M(_VAL_)                               SET_REG(ADR_RX_PREAMBLE_TH_HI,_VAL_,24,0x00ffffff)
#define SET_RGW_TCU_DC_UP_CNT_LMT(_VAL_)                                  SET_REG(ADR_RX_TCU_DC,_VAL_,0,0xfffffff8)
#define SET_RGW_FORCE_ERR_BIT(_VAL_)                                      SET_REG(ADR_RX_DECODE_DEBUG,_VAL_,0,0xfffff800)
#define SET_RGW_ACC_DET_EN(_VAL_)                                         SET_REG(ADR_ACC_ADDR_DET,_VAL_,0,0xfffffffe)
#define SET_RGW_ACC_DET_EN_AUTO(_VAL_)                                    SET_REG(ADR_ACC_ADDR_DET,_VAL_,1,0xfffffffd)
#define SET_RGW_ACC_DET_SLICE_TO(_VAL_)                                   SET_REG(ADR_ACC_ADDR_DET,_VAL_,16,0xffe0ffff)
#define SET_RGW_ACC_BND_BIT(_VAL_)                                        SET_REG(ADR_ACC_ADDR_DET,_VAL_,23,0xff7fffff)
#define SET_RGW_ACC_BND_IDX(_VAL_)                                        SET_REG(ADR_ACC_ADDR_DET,_VAL_,24,0xc0ffffff)
#define SET_RGW_ACC_BND_MOD(_VAL_)                                        SET_REG(ADR_ACC_ADDR_DET,_VAL_,30,0xbfffffff)
#define SET_RGW_ACC_CHK_EN(_VAL_)                                         SET_REG(ADR_ACC_ADDR_DET,_VAL_,31,0x7fffffff)
#define SET_RO_RX_CSTATE(_VAL_)                                           SET_REG(ADR_PHY_STATE_RO,_VAL_,0,0xfffffff0)
#define SET_RO_TX_CSTATE(_VAL_)                                           SET_REG(ADR_PHY_STATE_RO,_VAL_,4,0xffffff8f)
#define SET_RGW_RX_CSTATE_RO_EN(_VAL_)                                    SET_REG(ADR_PHY_STATE_RO,_VAL_,30,0xbfffffff)
#define SET_RGW_TX_CSTATE_RO_EN(_VAL_)                                    SET_REG(ADR_PHY_STATE_RO,_VAL_,31,0x7fffffff)
#define SET_RO_RF_TX_ENA_CNT(_VAL_)                                       SET_REG(ADR_PHY_ENABLE_COUNTER_RO_1,_VAL_,0,0xffffff80)
#define SET_RGW_RF_TX_ENA_CNT_EN(_VAL_)                                   SET_REG(ADR_PHY_ENABLE_COUNTER_RO_1,_VAL_,7,0xffffff7f)
#define SET_RO_PHY_TX_ENA_CNT(_VAL_)                                      SET_REG(ADR_PHY_ENABLE_COUNTER_RO_1,_VAL_,8,0xffff80ff)
#define SET_RGW_PHY_TX_ENA_CNT_EN(_VAL_)                                  SET_REG(ADR_PHY_ENABLE_COUNTER_RO_1,_VAL_,15,0xffff7fff)
#define SET_RO_RF_RX_ENA_CNT(_VAL_)                                       SET_REG(ADR_PHY_ENABLE_COUNTER_RO_1,_VAL_,16,0xff80ffff)
#define SET_RGW_RF_RX_ENA_CNT_EN(_VAL_)                                   SET_REG(ADR_PHY_ENABLE_COUNTER_RO_1,_VAL_,23,0xff7fffff)
#define SET_RO_PHY_RX_ENA_CNT(_VAL_)                                      SET_REG(ADR_PHY_ENABLE_COUNTER_RO_1,_VAL_,24,0x80ffffff)
#define SET_RGW_PHY_RX_ENA_CNT_EN(_VAL_)                                  SET_REG(ADR_PHY_ENABLE_COUNTER_RO_1,_VAL_,31,0x7fffffff)
#define SET_RO_PHY_RX_D_LATCHED(_VAL_)                                    SET_REG(ADR_PHY_ENABLE_COUNTER_RO_2,_VAL_,0,0xffff0000)
#define SET_RGW_PHY_RX_D_LATCH_BYTE(_VAL_)                                SET_REG(ADR_PHY_ENABLE_COUNTER_RO_2,_VAL_,16,0xfe00ffff)
#define SET_RGW_PHY_RX_D_LATCH_EN(_VAL_)                                  SET_REG(ADR_PHY_ENABLE_COUNTER_RO_2,_VAL_,31,0x7fffffff)
#define SET_RO_PHY_STCNT_OUT_1(_VAL_)                                     SET_REG(ADR_STATE_COUNTER_1,_VAL_,0,0xffff0000)
#define SET_RGW_PHY_STCNT_SEL_1(_VAL_)                                    SET_REG(ADR_STATE_COUNTER_1,_VAL_,16,0xffe0ffff)
#define SET_RGW_PHY_STCNT_STOP_1(_VAL_)                                   SET_REG(ADR_STATE_COUNTER_1,_VAL_,29,0xdfffffff)
#define SET_RGW_PHY_STCNT_EN_1(_VAL_)                                     SET_REG(ADR_STATE_COUNTER_1,_VAL_,30,0xbfffffff)
#define SET_RGW_PHY_STCNT_ALL_EN(_VAL_)                                   SET_REG(ADR_STATE_COUNTER_1,_VAL_,31,0x7fffffff)
#define SET_RO_PHY_STCNT_OUT_2(_VAL_)                                     SET_REG(ADR_STATE_COUNTER_2,_VAL_,0,0xffff0000)
#define SET_RGW_PHY_STCNT_SEL_2(_VAL_)                                    SET_REG(ADR_STATE_COUNTER_2,_VAL_,16,0xffe0ffff)
#define SET_RGW_PHY_STCNT_STOP_2(_VAL_)                                   SET_REG(ADR_STATE_COUNTER_2,_VAL_,29,0xdfffffff)
#define SET_RGW_PHY_STCNT_EN_2(_VAL_)                                     SET_REG(ADR_STATE_COUNTER_2,_VAL_,30,0xbfffffff)
#define SET_RO_PHY_STCNT_OUT_3(_VAL_)                                     SET_REG(ADR_STATE_COUNTER_3,_VAL_,0,0xffff0000)
#define SET_RGW_PHY_STCNT_SEL_3(_VAL_)                                    SET_REG(ADR_STATE_COUNTER_3,_VAL_,16,0xffe0ffff)
#define SET_RGW_PHY_STCNT_STOP_3(_VAL_)                                   SET_REG(ADR_STATE_COUNTER_3,_VAL_,29,0xdfffffff)
#define SET_RGW_PHY_STCNT_EN_3(_VAL_)                                     SET_REG(ADR_STATE_COUNTER_3,_VAL_,30,0xbfffffff)
#define SET_RO_PHY_STCNT_OUT_4(_VAL_)                                     SET_REG(ADR_STATE_COUNTER_4,_VAL_,0,0xffff0000)
#define SET_RGW_PHY_STCNT_SEL_4(_VAL_)                                    SET_REG(ADR_STATE_COUNTER_4,_VAL_,16,0xffe0ffff)
#define SET_RGW_PHY_STCNT_STOP_4(_VAL_)                                   SET_REG(ADR_STATE_COUNTER_4,_VAL_,29,0xdfffffff)
#define SET_RGW_PHY_STCNT_EN_4(_VAL_)                                     SET_REG(ADR_STATE_COUNTER_4,_VAL_,30,0xbfffffff)
#define SET_RO_P2RF_TX_ENA(_VAL_)                                         SET_REG(ADR_PHY_ENABLE_RO,_VAL_,0,0xfffffffe)
#define SET_RO_PHY_RX_STRT(_VAL_)                                         SET_REG(ADR_PHY_ENABLE_RO,_VAL_,1,0xfffffffd)
#define SET_RO_PHY_TX_STRT(_VAL_)                                         SET_REG(ADR_PHY_ENABLE_RO,_VAL_,2,0xfffffffb)
#define SET_RO_P2RF_RX_ENA(_VAL_)                                         SET_REG(ADR_PHY_ENABLE_RO,_VAL_,3,0xfffffff7)
#define SET_RO_P2RF_TX_CH_SW(_VAL_)                                       SET_REG(ADR_PHY_ENABLE_RO,_VAL_,4,0xffffffef)
#define SET_RO_P2RF_RX_CH_SW(_VAL_)                                       SET_REG(ADR_PHY_ENABLE_RO,_VAL_,5,0xffffffdf)
#define SET_RO_PHY_RX_DEV(_VAL_)                                          SET_REG(ADR_RX_DEVIATION,_VAL_,0,0xffffff00)
#define SET_RGW_PHY_RX_DEV_BIT_NO(_VAL_)                                  SET_REG(ADR_RX_DEVIATION,_VAL_,8,0xfff800ff)
#define SET_RGW_PHY_RX_DEV_ST(_VAL_)                                      SET_REG(ADR_RX_DEVIATION,_VAL_,24,0xf0ffffff)
#define SET_RGW_PHY_RX_DEV_RO_EN(_VAL_)                                   SET_REG(ADR_RX_DEVIATION,_VAL_,31,0x7fffffff)
#define SET_RO_PHY_RX_FMD_BUF(_VAL_)                                      SET_REG(ADR_PHY_FMD_BUF_0,_VAL_,0,0xfffffc00)
#define SET_RO_PHY_RX_FMD_BUF_ADDR(_VAL_)                                 SET_REG(ADR_PHY_FMD_BUF_0,_VAL_,10,0xffff03ff)
#define SET_RGW_PHY_RX_FMD_BUF_ADDR(_VAL_)                                SET_REG(ADR_PHY_FMD_BUF_0,_VAL_,16,0xffc0ffff)
#define SET_RGW_PHY_RX_FMD_BUF_STOP_PT(_VAL_)                             SET_REG(ADR_PHY_FMD_BUF_0,_VAL_,24,0xf8ffffff)
#define SET_RGW_PHY_RX_FMD_BUF_STOP_MAN(_VAL_)                            SET_REG(ADR_PHY_FMD_BUF_0,_VAL_,27,0xf7ffffff)
#define SET_RGW_PHY_RX_FMD_BUF_ADDR_AUTO(_VAL_)                           SET_REG(ADR_PHY_FMD_BUF_0,_VAL_,28,0xefffffff)
#define SET_RGW_PHY_RX_FMD_BUF_SRC_SEL(_VAL_)                             SET_REG(ADR_PHY_FMD_BUF_0,_VAL_,29,0xdfffffff)
#define SET_RO_PHY_RX_FMD_BUF_DONE(_VAL_)                                 SET_REG(ADR_PHY_FMD_BUF_0,_VAL_,30,0xbfffffff)
#define SET_RGW_PHY_RX_FMD_BUF_EN(_VAL_)                                  SET_REG(ADR_PHY_FMD_BUF_0,_VAL_,31,0x7fffffff)
#define SET_RGW_PHY_RX_FMD_BUF_PSDU_BIT_NO(_VAL_)                         SET_REG(ADR_PHY_FMD_BUF_1,_VAL_,0,0xfffffc00)
#define SET_RGW_PHY_RX_FMD_BUF_LTCH_CNT_LMT(_VAL_)                        SET_REG(ADR_PHY_FMD_BUF_1,_VAL_,16,0x0000ffff)
#define SET_RGW_PHY_TMR_END_SEL_1(_VAL_)                                  SET_REG(ADR_PHY_TIMER_1_SET,_VAL_,16,0xfff0ffff)
#define SET_RGW_PHY_TMR_END_EDGE_1(_VAL_)                                 SET_REG(ADR_PHY_TIMER_1_SET,_VAL_,20,0xffefffff)
#define SET_RGW_PHY_TMR_BGN_SEL_1(_VAL_)                                  SET_REG(ADR_PHY_TIMER_1_SET,_VAL_,24,0xf0ffffff)
#define SET_RGW_PHY_TMR_BGN_EDGE_1(_VAL_)                                 SET_REG(ADR_PHY_TIMER_1_SET,_VAL_,28,0xefffffff)
#define SET_RGW_PHY_TMR_CONT_1(_VAL_)                                     SET_REG(ADR_PHY_TIMER_1_SET,_VAL_,29,0xdfffffff)
#define SET_RGW_PHY_TMR_TRIG_1(_VAL_)                                     SET_REG(ADR_PHY_TIMER_1_SET,_VAL_,30,0xbfffffff)
#define SET_RGW_PHY_TMR_EN(_VAL_)                                         SET_REG(ADR_PHY_TIMER_1_SET,_VAL_,31,0x7fffffff)
#define SET_RO_PHY_TMR_OUT_1(_VAL_)                                       SET_REG(ADR_PHY_TIMER_1_RO,_VAL_,0,0xffff0000)
#define SET_RO_PHY_TMR_DONE_1(_VAL_)                                      SET_REG(ADR_PHY_TIMER_1_RO,_VAL_,16,0xfffeffff)
#define SET_RGW_PHY_TMR_END_SEL_2(_VAL_)                                  SET_REG(ADR_PHY_TIMER_2_SET,_VAL_,16,0xfff0ffff)
#define SET_RGW_PHY_TMR_END_EDGE_2(_VAL_)                                 SET_REG(ADR_PHY_TIMER_2_SET,_VAL_,20,0xffefffff)
#define SET_RGW_PHY_TMR_BGN_SEL_2(_VAL_)                                  SET_REG(ADR_PHY_TIMER_2_SET,_VAL_,24,0xf0ffffff)
#define SET_RGW_PHY_TMR_BGN_EDGE_2(_VAL_)                                 SET_REG(ADR_PHY_TIMER_2_SET,_VAL_,28,0xefffffff)
#define SET_RGW_PHY_TMR_CONT_2(_VAL_)                                     SET_REG(ADR_PHY_TIMER_2_SET,_VAL_,29,0xdfffffff)
#define SET_RGW_PHY_TMR_TRIG_2(_VAL_)                                     SET_REG(ADR_PHY_TIMER_2_SET,_VAL_,30,0xbfffffff)
#define SET_RO_PHY_TMR_OUT_2(_VAL_)                                       SET_REG(ADR_PHY_TIMER_2_RO,_VAL_,0,0xffff0000)
#define SET_RO_PHY_TMR_DONE_2(_VAL_)                                      SET_REG(ADR_PHY_TIMER_2_RO,_VAL_,16,0xfffeffff)
#define SET_RGW_BLE_PGA_REFDB_SAT(_VAL_)                                  SET_REG(ADR_BLE_PHY_RX_RFAGC_REG0,_VAL_,0,0xffffff80)
#define SET_RGW_BLE_PGA_REFDB_TOP(_VAL_)                                  SET_REG(ADR_BLE_PHY_RX_RFAGC_REG0,_VAL_,8,0xffff80ff)
#define SET_RGW_BLE_PGA_REF_UND(_VAL_)                                    SET_REG(ADR_BLE_PHY_RX_RFAGC_REG0,_VAL_,16,0xfc00ffff)
#define SET_RGW_BLE_RF_REF_SAT(_VAL_)                                     SET_REG(ADR_BLE_PHY_RX_RFAGC_REG0,_VAL_,28,0x0fffffff)
#define SET_RGW_BLE_PGAGC_SET(_VAL_)                                      SET_REG(ADR_BLE_PHY_RX_RFAGC_REG2,_VAL_,0,0xfffffff0)
#define SET_RGW_BLE_PGAGC_OW(_VAL_)                                       SET_REG(ADR_BLE_PHY_RX_RFAGC_REG2,_VAL_,4,0xffffffef)
#define SET_RGW_BLE_RFGC_SET(_VAL_)                                       SET_REG(ADR_BLE_PHY_RX_RFAGC_REG2,_VAL_,5,0xffffff9f)
#define SET_RGW_BLE_RFGC_OW(_VAL_)                                        SET_REG(ADR_BLE_PHY_RX_RFAGC_REG2,_VAL_,7,0xffffff7f)
#define SET_RGW_BLE_WAIT_T_RXAGC(_VAL_)                                   SET_REG(ADR_BLE_PHY_RX_RFAGC_REG2,_VAL_,8,0xffffc0ff)
#define SET_RGW_BLE_RXAGC_SET(_VAL_)                                      SET_REG(ADR_BLE_PHY_RX_RFAGC_REG2,_VAL_,14,0xffffbfff)
#define SET_RGW_BLE_RXAGC_OW(_VAL_)                                       SET_REG(ADR_BLE_PHY_RX_RFAGC_REG2,_VAL_,15,0xffff7fff)
#define SET_RGW_BLE_WAIT_T_FINAL(_VAL_)                                   SET_REG(ADR_BLE_PHY_RX_RFAGC_REG2,_VAL_,16,0xffc0ffff)
#define SET_RGW_BLE_WAIT_T(_VAL_)                                         SET_REG(ADR_BLE_PHY_RX_RFAGC_REG2,_VAL_,24,0xc0ffffff)
#define SET_RGW_BLE_ULG_PGA_SAT_PGA_GAIN(_VAL_)                           SET_REG(ADR_BLE_PHY_RX_RFAGC_REG3,_VAL_,0,0xfffffff0)
#define SET_RGW_BLE_LG_PGA_UND_PGA_GAIN(_VAL_)                            SET_REG(ADR_BLE_PHY_RX_RFAGC_REG3,_VAL_,4,0xffffff0f)
#define SET_RGW_BLE_LG_PGA_SAT_PGA_GAIN(_VAL_)                            SET_REG(ADR_BLE_PHY_RX_RFAGC_REG3,_VAL_,8,0xfffff0ff)
#define SET_RGW_BLE_LG_RF_SAT_PGA_GAIN(_VAL_)                             SET_REG(ADR_BLE_PHY_RX_RFAGC_REG3,_VAL_,12,0xffff0fff)
#define SET_RGW_BLE_MG_RF_SAT_PGANOREF_PGA_GAIN(_VAL_)                    SET_REG(ADR_BLE_PHY_RX_RFAGC_REG3,_VAL_,16,0xfff0ffff)
#define SET_RGW_BLE_HG_PGA_SAT2_PGA_GAIN(_VAL_)                           SET_REG(ADR_BLE_PHY_RX_RFAGC_REG3,_VAL_,20,0xff0fffff)
#define SET_RGW_BLE_HG_PGA_SAT1_PGA_GAIN(_VAL_)                           SET_REG(ADR_BLE_PHY_RX_RFAGC_REG3,_VAL_,24,0xf0ffffff)
#define SET_RGW_BLE_HG_RF_SAT_PGA_GAIN(_VAL_)                             SET_REG(ADR_BLE_PHY_RX_RFAGC_REG3,_VAL_,28,0x0fffffff)
#define SET_RGW_BLE_MG_PGA_JB_TH(_VAL_)                                   SET_REG(ADR_BLE_PHY_RX_RFAGC_REG4,_VAL_,0,0xfffffff0)
#define SET_RGW_BLE_MA_PGA_LOW_TH_CNT_LMT(_VAL_)                          SET_REG(ADR_BLE_PHY_RX_RFAGC_REG4,_VAL_,16,0xffe0ffff)
#define SET_RGW_BLE_MA_PGA_HIGH_TH_CNT_LMT(_VAL_)                         SET_REG(ADR_BLE_PHY_RX_RFAGC_REG4,_VAL_,24,0xe0ffffff)
#define SET_RGW_BLE_RSSI_OFFSET(_VAL_)                                    SET_REG(ADR_BLE_PHY_RX_RSSI_REG,_VAL_,16,0xff00ffff)
#define SET_RGW_BLE_RSSI_INV(_VAL_)                                       SET_REG(ADR_BLE_PHY_RX_RSSI_REG,_VAL_,24,0xfeffffff)
#define SET_RGW_BLE_RX_RF_MODE(_VAL_)                                     SET_REG(ADR_BLE_PHY_RF_MODE_REG,_VAL_,0,0xfffffff8)
#define SET_RGW_BLE_TX_RF_MODE(_VAL_)                                     SET_REG(ADR_BLE_PHY_RF_MODE_REG,_VAL_,4,0xffffff8f)
#define SET_RO_BLE_PGAGC_FF3(_VAL_)                                       SET_REG(ADR_BLE_PHY_RX_AGC_RESULT_RO_REG,_VAL_,0,0xfffffff0)
#define SET_RO_BLE_RFGC_FF3(_VAL_)                                        SET_REG(ADR_BLE_PHY_RX_AGC_RESULT_RO_REG,_VAL_,4,0xffffffcf)
#define SET_RO_BLE_PGAGC_FF2(_VAL_)                                       SET_REG(ADR_BLE_PHY_RX_AGC_RESULT_RO_REG,_VAL_,8,0xfffff0ff)
#define SET_RO_BLE_RFGC_FF2(_VAL_)                                        SET_REG(ADR_BLE_PHY_RX_AGC_RESULT_RO_REG,_VAL_,12,0xffffcfff)
#define SET_RO_BLE_PGAGC_FF1(_VAL_)                                       SET_REG(ADR_BLE_PHY_RX_AGC_RESULT_RO_REG,_VAL_,16,0xfff0ffff)
#define SET_RO_BLE_RFGC_FF1(_VAL_)                                        SET_REG(ADR_BLE_PHY_RX_AGC_RESULT_RO_REG,_VAL_,20,0xffcfffff)
#define SET_RO_BLE_AGC_STATE(_VAL_)                                       SET_REG(ADR_BLE_PHY_RX_AGC_RESULT_RO_REG,_VAL_,28,0x8fffffff)
#define SET_RO_BLE_PGA_PWR_FF1(_VAL_)                                     SET_REG(ADR_BLE_PHY_RX_AGC_PWR_RO_REG1,_VAL_,0,0xffffc000)
#define SET_RO_BLE_RF_PWR_FF1(_VAL_)                                      SET_REG(ADR_BLE_PHY_RX_AGC_PWR_RO_REG1,_VAL_,16,0xfff0ffff)
#define SET_RO_BLE_PGA_PWR_FF2(_VAL_)                                     SET_REG(ADR_BLE_PHY_RX_AGC_PWR_RO_REG2,_VAL_,0,0xffffc000)
#define SET_RO_BLE_RF_PWR_FF2(_VAL_)                                      SET_REG(ADR_BLE_PHY_RX_AGC_PWR_RO_REG2,_VAL_,16,0xfff0ffff)
#define SET_RO_BLE_PGA_PWR_FF3(_VAL_)                                     SET_REG(ADR_BLE_PHY_RX_AGC_PWR_RO_REG3,_VAL_,0,0xffffc000)
#define SET_RO_BLE_RF_PWR_FF3(_VAL_)                                      SET_REG(ADR_BLE_PHY_RX_AGC_PWR_RO_REG3,_VAL_,16,0xfff0ffff)
#define SET_RO_BLE_AGC_STATE_NEW(_VAL_)                                   SET_REG(ADR_BLE_PHY_RX_AGC_NEW_STATUS_RO,_VAL_,12,0xfffe0fff)
#define SET_RO_BLE_RXAGC(_VAL_)                                           SET_REG(ADR_BLE_PHY_RX_AGC_NEW_STATUS_RO,_VAL_,20,0xffefffff)
#define SET_RO_BLE_PGAGC(_VAL_)                                           SET_REG(ADR_BLE_PHY_RX_AGC_NEW_STATUS_RO,_VAL_,24,0xf0ffffff)
#define SET_RO_BLE_RFGC(_VAL_)                                            SET_REG(ADR_BLE_PHY_RX_AGC_NEW_STATUS_RO,_VAL_,28,0xcfffffff)
#define SET_RGW_PGAGC_SET_NEW(_VAL_)                                      SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG0_,_VAL_,0,0xfffffff0)
#define SET_RGW_PGAGC_OW_NEW(_VAL_)                                       SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG0_,_VAL_,4,0xffffffef)
#define SET_RGW_RFGC_SET_NEW(_VAL_)                                       SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG0_,_VAL_,5,0xffffff9f)
#define SET_RGW_RFGC_OW_NEW(_VAL_)                                        SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG0_,_VAL_,7,0xffffff7f)
#define SET_RGW_RXAGC_SET_NEW(_VAL_)                                      SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG0_,_VAL_,12,0xffffefff)
#define SET_RGW_RXAGC_OW_NEW(_VAL_)                                       SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG0_,_VAL_,13,0xffffdfff)
#define SET_RGW_PGA_REFDB_SAT_NEW(_VAL_)                                  SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG0_,_VAL_,16,0xff80ffff)
#define SET_RGW_PGA_REFDB_TOP_NEW(_VAL_)                                  SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG0_,_VAL_,24,0x80ffffff)
#define SET_RGW_AGC_NEW_SEL(_VAL_)                                        SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG0_,_VAL_,31,0x7fffffff)
#define SET_RGW_RSSI_INV_NEW(_VAL_)                                       SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG1,_VAL_,0,0xfffffffe)
#define SET_RGW_RSSI_OFFSET_NEW(_VAL_)                                    SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG1,_VAL_,4,0xfffff00f)
#define SET_RGW_LG_PGA_JB_TH_NEW(_VAL_)                                   SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG1,_VAL_,20,0xff0fffff)
#define SET_RGW_MG_PGA_JB_TH_NEW(_VAL_)                                   SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG1,_VAL_,24,0xf0ffffff)
#define SET_RGW_HG_PGA_JB_TH_NEW(_VAL_)                                   SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG1,_VAL_,28,0x0fffffff)
#define SET_RGW_PRE_AGC_MG_TO_HG_RSSI_TH_NEW(_VAL_)                       SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG2_,_VAL_,0,0xfffff800)
#define SET_RGW_PRE_AGC_HG_TO_MG_RSSI_TH_NEW(_VAL_)                       SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG2_,_VAL_,12,0xff800fff)
#define SET_RGW_PRE_AGC_LG_TO_MG_RSSI_TH_NEW(_VAL_)                       SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG3_,_VAL_,0,0xfffff800)
#define SET_RGW_PRE_AGC_MG_TO_LG_RSSI_TH_NEW(_VAL_)                       SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG3_,_VAL_,12,0xff800fff)
#define SET_RGW_CNT_PRE_AGC_HG_AVG_LMT_NEW(_VAL_)                         SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG4,_VAL_,0,0xffffff80)
#define SET_RGW_LG_PGA_SAT_PGA_GAIN_NEW(_VAL_)                            SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG4,_VAL_,8,0xfffff0ff)
#define SET_RGW_MG_PGA_SAT_PGA_GAIN_NEW(_VAL_)                            SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG4,_VAL_,12,0xffff0fff)
#define SET_RGW_HG_PGA_SAT_PGA_GAIN_NEW(_VAL_)                            SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG4,_VAL_,16,0xfff0ffff)
#define SET_RGW_LG_RF_SAT_PGA_GAIN_NEW(_VAL_)                             SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG4,_VAL_,20,0xff0fffff)
#define SET_RGW_MG_RF_SAT_PGA_GAIN_NEW(_VAL_)                             SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG4,_VAL_,24,0xf0ffffff)
#define SET_RGW_HG_RF_SAT_PGA_GAIN_NEW(_VAL_)                             SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG4,_VAL_,28,0x0fffffff)
#define SET_RGW_CNT_PRE_AGC_MG_SETTLE_LMT_NEW(_VAL_)                      SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG5,_VAL_,0,0xffffff80)
#define SET_RGW_CNT_PRE_AGC_HG_SETTLE_LMT_NEW(_VAL_)                      SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG5,_VAL_,8,0xffff80ff)
#define SET_RGW_CNT_PRE_AGC_LG_AVG_LMT_NEW(_VAL_)                         SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG5,_VAL_,16,0xff80ffff)
#define SET_RGW_CNT_PRE_AGC_MG_AVG_LMT_NEW(_VAL_)                         SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG5,_VAL_,24,0x80ffffff)
#define SET_RGW_CNT_POST_AGC_LG_AVG_LMT_NEW(_VAL_)                        SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG6_,_VAL_,0,0xffffff80)
#define SET_RGW_CNT_POST_AGC_MG_AVG_LMT_NEW(_VAL_)                        SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG6_,_VAL_,8,0xffff80ff)
#define SET_RGW_CNT_POST_AGC_HG_AVG_LMT_NEW(_VAL_)                        SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG6_,_VAL_,16,0xff80ffff)
#define SET_RGW_CNT_PRE_AGC_LG_SETTLE_LMT_NEW(_VAL_)                      SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG6_,_VAL_,24,0x80ffffff)
#define SET_RGW_POST_AGC_MG_TO_LG_RSSI_TH_NEW(_VAL_)                      SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG7,_VAL_,0,0xfffff800)
#define SET_RGW_POST_AGC_HG_TO_MG_RSSI_TH_NEW(_VAL_)                      SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG7,_VAL_,12,0xff800fff)
#define SET_RGW_CNT_POST_AGC_DONE_SETTLE_LMT_NEW(_VAL_)                   SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG7,_VAL_,24,0x80ffffff)
#define SET_RGW_PRE_AGC_LG_TO_MG_PGADB_TH_NEW(_VAL_)                      SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG8,_VAL_,0,0xffffff80)
#define SET_RGW_PRE_AGC_MG_TO_HG_PGADB_TH_NEW(_VAL_)                      SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG8,_VAL_,8,0xffff80ff)
#define SET_RGW_POST_AGC_LG_TO_ULG_RSSI_TH_NEW(_VAL_)                     SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG8,_VAL_,16,0xf800ffff)
#define SET_RGW_LG_TO_ULG_COMP_NEW(_VAL_)                                 SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG9,_VAL_,8,0xffffe0ff)
#define SET_RGW_MG_TO_LG_COMP_NEW(_VAL_)                                  SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG9,_VAL_,16,0xffe0ffff)
#define SET_RGW_HG_TO_MG_COMP_NEW(_VAL_)                                  SET_REG(ADR_BLE_PHY_RX_RFAGC_NEW_REG9,_VAL_,24,0xe0ffffff)
#define SET_SVN_VERSION_BLE(_VAL_)                                        SET_REG(ADR_SVN_VERSION,_VAL_,0,0x00000000)
#define SET_RGW_IQ_LBK(_VAL_)                                             SET_REG(ADR_PHY_IQ_LBK,_VAL_,0,0xfffffffe)
#define SET_RGW_LBK_PATH_SEL(_VAL_)                                       SET_REG(ADR_PHY_IQ_LBK,_VAL_,4,0xffffffcf)
#define SET_CPU_QUE_POP_ALT(_VAL_)                                        SET_REG(ADR_MB_CPU_INT_ALT,_VAL_,0,0xfffffffe)
#define SET_CPU_INT_ALT(_VAL_)                                            SET_REG(ADR_MB_CPU_INT_ALT,_VAL_,2,0xfffffffb)
#define SET_CPU_QUE_POP(_VAL_)                                            SET_REG(ADR_MB_CPU_INT,_VAL_,0,0xfffffffe)
#define SET_CPU_INT(_VAL_)                                                SET_REG(ADR_MB_CPU_INT,_VAL_,2,0xfffffffb)
#define SET_CPU_ID_TB0(_VAL_)                                             SET_REG(ADR_CPU_ID_TB0,_VAL_,0,0x00000000)
#define SET_CPU_ID_TB1(_VAL_)                                             SET_REG(ADR_CPU_ID_TB1,_VAL_,0,0x00000000)
#define SET_HW_PKTID(_VAL_)                                               SET_REG(ADR_CH0_TRIG_1,_VAL_,0,0xfffff800)
#define SET_CH0_INT_ADDR(_VAL_)                                           SET_REG(ADR_CH0_TRIG_0,_VAL_,0,0x00000000)
#define SET_PRI_HW_PKTID(_VAL_)                                           SET_REG(ADR_CH0_PRI_TRIG,_VAL_,0,0xfffff800)
#define SET_CH0_FULL(_VAL_)                                               SET_REG(ADR_MCU_STATUS,_VAL_,0,0xfffffffe)
#define SET_FF0_EMPTY(_VAL_)                                              SET_REG(ADR_MCU_STATUS,_VAL_,1,0xfffffffd)
#define SET_CH2_FULL(_VAL_)                                               SET_REG(ADR_MCU_STATUS,_VAL_,4,0xffffffef)
#define SET_FF2_EMPTY(_VAL_)                                              SET_REG(ADR_MCU_STATUS,_VAL_,5,0xffffffdf)
#define SET_RLS_BUSY(_VAL_)                                               SET_REG(ADR_MCU_STATUS,_VAL_,9,0xfffffdff)
#define SET_RLS_COUNT_CLR(_VAL_)                                          SET_REG(ADR_MCU_STATUS,_VAL_,10,0xfffffbff)
#define SET_RTN_COUNT_CLR(_VAL_)                                          SET_REG(ADR_MCU_STATUS,_VAL_,11,0xfffff7ff)
#define SET_RLS_COUNT(_VAL_)                                              SET_REG(ADR_MCU_STATUS,_VAL_,16,0xff00ffff)
#define SET_RTN_COUNT(_VAL_)                                              SET_REG(ADR_MCU_STATUS,_VAL_,24,0x00ffffff)
#define SET_FF0_CNT(_VAL_)                                                SET_REG(ADR_RD_IN_FFCNT1,_VAL_,0,0xffffffe0)
#define SET_FF1_CNT(_VAL_)                                                SET_REG(ADR_RD_IN_FFCNT1,_VAL_,5,0xfffffe1f)
#define SET_FF3_CNT(_VAL_)                                                SET_REG(ADR_RD_IN_FFCNT1,_VAL_,11,0xffffc7ff)
#define SET_FF5_CNT(_VAL_)                                                SET_REG(ADR_RD_IN_FFCNT1,_VAL_,17,0xfff1ffff)
#define SET_FF6_CNT(_VAL_)                                                SET_REG(ADR_RD_IN_FFCNT1,_VAL_,20,0xff8fffff)
#define SET_FF7_CNT(_VAL_)                                                SET_REG(ADR_RD_IN_FFCNT1,_VAL_,23,0xfc7fffff)
#define SET_FF8_CNT(_VAL_)                                                SET_REG(ADR_RD_IN_FFCNT1,_VAL_,26,0xe3ffffff)
#define SET_FF9_CNT(_VAL_)                                                SET_REG(ADR_RD_IN_FFCNT1,_VAL_,29,0x1fffffff)
#define SET_FF10_CNT(_VAL_)                                               SET_REG(ADR_RD_IN_FFCNT2,_VAL_,0,0xfffffff8)
#define SET_FF11_CNT(_VAL_)                                               SET_REG(ADR_RD_IN_FFCNT2,_VAL_,3,0xffffffc7)
#define SET_FF12_CNT(_VAL_)                                               SET_REG(ADR_RD_IN_FFCNT2,_VAL_,6,0xfffffe3f)
#define SET_FF13_CNT(_VAL_)                                               SET_REG(ADR_RD_IN_FFCNT2,_VAL_,9,0xfffff1ff)
#define SET_FF14_CNT(_VAL_)                                               SET_REG(ADR_RD_IN_FFCNT2,_VAL_,12,0xffff8fff)
#define SET_FF15_CNT(_VAL_)                                               SET_REG(ADR_RD_IN_FFCNT2,_VAL_,15,0xfffc7fff)
#define SET_FF4_CNT(_VAL_)                                                SET_REG(ADR_RD_IN_FFCNT2,_VAL_,18,0xff83ffff)
#define SET_FF2_CNT(_VAL_)                                                SET_REG(ADR_RD_IN_FFCNT2,_VAL_,23,0xfc7fffff)
#define SET_CH0_FULL_ALT(_VAL_)                                           SET_REG(ADR_RD_FFIN_FULL,_VAL_,0,0xfffffffe)
#define SET_CH1_FULL(_VAL_)                                               SET_REG(ADR_RD_FFIN_FULL,_VAL_,1,0xfffffffd)
#define SET_CH2_FULL_ALT(_VAL_)                                           SET_REG(ADR_RD_FFIN_FULL,_VAL_,2,0xfffffffb)
#define SET_CH3_FULL(_VAL_)                                               SET_REG(ADR_RD_FFIN_FULL,_VAL_,3,0xfffffff7)
#define SET_CH4_FULL(_VAL_)                                               SET_REG(ADR_RD_FFIN_FULL,_VAL_,4,0xffffffef)
#define SET_CH5_FULL(_VAL_)                                               SET_REG(ADR_RD_FFIN_FULL,_VAL_,5,0xffffffdf)
#define SET_CH6_FULL(_VAL_)                                               SET_REG(ADR_RD_FFIN_FULL,_VAL_,6,0xffffffbf)
#define SET_CH7_FULL(_VAL_)                                               SET_REG(ADR_RD_FFIN_FULL,_VAL_,7,0xffffff7f)
#define SET_CH8_FULL(_VAL_)                                               SET_REG(ADR_RD_FFIN_FULL,_VAL_,8,0xfffffeff)
#define SET_CH9_FULL(_VAL_)                                               SET_REG(ADR_RD_FFIN_FULL,_VAL_,9,0xfffffdff)
#define SET_CH10_FULL(_VAL_)                                              SET_REG(ADR_RD_FFIN_FULL,_VAL_,10,0xfffffbff)
#define SET_CH11_FULL(_VAL_)                                              SET_REG(ADR_RD_FFIN_FULL,_VAL_,11,0xfffff7ff)
#define SET_CH12_FULL(_VAL_)                                              SET_REG(ADR_RD_FFIN_FULL,_VAL_,12,0xffffefff)
#define SET_CH13_FULL(_VAL_)                                              SET_REG(ADR_RD_FFIN_FULL,_VAL_,13,0xffffdfff)
#define SET_CH14_FULL(_VAL_)                                              SET_REG(ADR_RD_FFIN_FULL,_VAL_,14,0xffffbfff)
#define SET_CH15_FULL(_VAL_)                                              SET_REG(ADR_RD_FFIN_FULL,_VAL_,15,0xffff7fff)
#define SET_HW_PKTID_ALT(_VAL_)                                           SET_REG(ADR_CH2_TRIG_ALT,_VAL_,0,0xfffff800)
#define SET_CH2_INT_ADDR_ALT(_VAL_)                                       SET_REG(ADR_CH2_INT_ADDR_ALT,_VAL_,0,0x00000000)
#define SET_HALT_CH1(_VAL_)                                               SET_REG(ADR_MBOX_HALT_CFG,_VAL_,1,0xfffffffd)
#define SET_HALT_CH3(_VAL_)                                               SET_REG(ADR_MBOX_HALT_CFG,_VAL_,3,0xfffffff7)
#define SET_HALT_CH4(_VAL_)                                               SET_REG(ADR_MBOX_HALT_CFG,_VAL_,4,0xffffffef)
#define SET_HALT_CH5(_VAL_)                                               SET_REG(ADR_MBOX_HALT_CFG,_VAL_,5,0xffffffdf)
#define SET_HALT_CH6(_VAL_)                                               SET_REG(ADR_MBOX_HALT_CFG,_VAL_,6,0xffffffbf)
#define SET_HALT_CH7(_VAL_)                                               SET_REG(ADR_MBOX_HALT_CFG,_VAL_,7,0xffffff7f)
#define SET_HALT_CH8(_VAL_)                                               SET_REG(ADR_MBOX_HALT_CFG,_VAL_,8,0xfffffeff)
#define SET_HALT_CH9(_VAL_)                                               SET_REG(ADR_MBOX_HALT_CFG,_VAL_,9,0xfffffdff)
#define SET_HALT_CH10(_VAL_)                                              SET_REG(ADR_MBOX_HALT_CFG,_VAL_,10,0xfffffbff)
#define SET_HALT_CH11(_VAL_)                                              SET_REG(ADR_MBOX_HALT_CFG,_VAL_,11,0xfffff7ff)
#define SET_HALT_CH12(_VAL_)                                              SET_REG(ADR_MBOX_HALT_CFG,_VAL_,12,0xffffefff)
#define SET_HALT_CH13(_VAL_)                                              SET_REG(ADR_MBOX_HALT_CFG,_VAL_,13,0xffffdfff)
#define SET_HALT_CH14(_VAL_)                                              SET_REG(ADR_MBOX_HALT_CFG,_VAL_,14,0xffffbfff)
#define SET_STOP_MBOX_OUT(_VAL_)                                          SET_REG(ADR_MBOX_HALT_CFG,_VAL_,16,0xfffeffff)
#define SET_STOP_MBOX_IN(_VAL_)                                           SET_REG(ADR_MBOX_HALT_CFG,_VAL_,17,0xfffdffff)
#define SET_MB_ERR_AUTO_HALT_EN(_VAL_)                                    SET_REG(ADR_MBOX_HALT_CFG,_VAL_,20,0xffefffff)
#define SET_MB_EXCEPT_CLR(_VAL_)                                          SET_REG(ADR_MBOX_HALT_CFG,_VAL_,21,0xffdfffff)
#define SET_CH1_HALT_STS(_VAL_)                                           SET_REG(ADR_MBOX_HALT_STS,_VAL_,1,0xfffffffd)
#define SET_CH3_HALT_STS(_VAL_)                                           SET_REG(ADR_MBOX_HALT_STS,_VAL_,3,0xfffffff7)
#define SET_CH4_HALT_STS(_VAL_)                                           SET_REG(ADR_MBOX_HALT_STS,_VAL_,4,0xffffffef)
#define SET_CH5_HALT_STS(_VAL_)                                           SET_REG(ADR_MBOX_HALT_STS,_VAL_,5,0xffffffdf)
#define SET_CH6_HALT_STS(_VAL_)                                           SET_REG(ADR_MBOX_HALT_STS,_VAL_,6,0xffffffbf)
#define SET_CH7_HALT_STS(_VAL_)                                           SET_REG(ADR_MBOX_HALT_STS,_VAL_,7,0xffffff7f)
#define SET_CH8_HALT_STS(_VAL_)                                           SET_REG(ADR_MBOX_HALT_STS,_VAL_,8,0xfffffeff)
#define SET_CH9_HALT_STS(_VAL_)                                           SET_REG(ADR_MBOX_HALT_STS,_VAL_,9,0xfffffdff)
#define SET_CH10_HALT_STS(_VAL_)                                          SET_REG(ADR_MBOX_HALT_STS,_VAL_,10,0xfffffbff)
#define SET_CH11_HALT_STS(_VAL_)                                          SET_REG(ADR_MBOX_HALT_STS,_VAL_,11,0xfffff7ff)
#define SET_CH12_HALT_STS(_VAL_)                                          SET_REG(ADR_MBOX_HALT_STS,_VAL_,12,0xffffefff)
#define SET_CH13_HALT_STS(_VAL_)                                          SET_REG(ADR_MBOX_HALT_STS,_VAL_,13,0xffffdfff)
#define SET_CH14_HALT_STS(_VAL_)                                          SET_REG(ADR_MBOX_HALT_STS,_VAL_,14,0xffffbfff)
#define SET_STOP_MBOX_OUT_SUCCESS(_VAL_)                                  SET_REG(ADR_MBOX_HALT_STS,_VAL_,16,0xfffeffff)
#define SET_MB_EXCEPT_CASE(_VAL_)                                         SET_REG(ADR_MBOX_HALT_STS,_VAL_,24,0x00ffffff)
#define SET_MB_DBG_TIME_STEP(_VAL_)                                       SET_REG(ADR_MB_DBG_CFG1,_VAL_,0,0xffff0000)
#define SET_DBG_TYPE(_VAL_)                                               SET_REG(ADR_MB_DBG_CFG1,_VAL_,16,0xfffcffff)
#define SET_MB_DBG_CLR(_VAL_)                                             SET_REG(ADR_MB_DBG_CFG1,_VAL_,18,0xfffbffff)
#define SET_DBG_ALC_LOG_EN(_VAL_)                                         SET_REG(ADR_MB_DBG_CFG1,_VAL_,19,0xfff7ffff)
#define SET_MB_DBG_COUNTER_EN(_VAL_)                                      SET_REG(ADR_MB_DBG_CFG1,_VAL_,24,0xfeffffff)
#define SET_MB_DBG_EN(_VAL_)                                              SET_REG(ADR_MB_DBG_CFG1,_VAL_,31,0x7fffffff)
#define SET_MB_DBG_RECORD_CNT(_VAL_)                                      SET_REG(ADR_MB_DBG_CFG2,_VAL_,0,0xffff0000)
#define SET_MB_DBG_LENGTH(_VAL_)                                          SET_REG(ADR_MB_DBG_CFG2,_VAL_,16,0x0000ffff)
#define SET_MB_DBG_CFG_ADDR(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG3,_VAL_,0,0x00000000)
#define SET_DBG_HWID0_WR_EN(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG4,_VAL_,0,0xfffffffe)
#define SET_DBG_HWID1_WR_EN(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG4,_VAL_,1,0xfffffffd)
#define SET_DBG_HWID2_WR_EN(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG4,_VAL_,2,0xfffffffb)
#define SET_DBG_HWID3_WR_EN(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG4,_VAL_,3,0xfffffff7)
#define SET_DBG_HWID4_WR_EN(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG4,_VAL_,4,0xffffffef)
#define SET_DBG_HWID5_WR_EN(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG4,_VAL_,5,0xffffffdf)
#define SET_DBG_HWID6_WR_EN(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG4,_VAL_,6,0xffffffbf)
#define SET_DBG_HWID7_WR_EN(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG4,_VAL_,7,0xffffff7f)
#define SET_DBG_HWID8_WR_EN(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG4,_VAL_,8,0xfffffeff)
#define SET_DBG_HWID9_WR_EN(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG4,_VAL_,9,0xfffffdff)
#define SET_DBG_HWID10_WR_EN(_VAL_)                                       SET_REG(ADR_MB_DBG_CFG4,_VAL_,10,0xfffffbff)
#define SET_DBG_HWID11_WR_EN(_VAL_)                                       SET_REG(ADR_MB_DBG_CFG4,_VAL_,11,0xfffff7ff)
#define SET_DBG_HWID12_WR_EN(_VAL_)                                       SET_REG(ADR_MB_DBG_CFG4,_VAL_,12,0xffffefff)
#define SET_DBG_HWID13_WR_EN(_VAL_)                                       SET_REG(ADR_MB_DBG_CFG4,_VAL_,13,0xffffdfff)
#define SET_DBG_HWID14_WR_EN(_VAL_)                                       SET_REG(ADR_MB_DBG_CFG4,_VAL_,14,0xffffbfff)
#define SET_DBG_HWID15_WR_EN(_VAL_)                                       SET_REG(ADR_MB_DBG_CFG4,_VAL_,15,0xffff7fff)
#define SET_DBG_HWID0_RD_EN(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG4,_VAL_,16,0xfffeffff)
#define SET_DBG_HWID1_RD_EN(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG4,_VAL_,17,0xfffdffff)
#define SET_DBG_HWID2_RD_EN(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG4,_VAL_,18,0xfffbffff)
#define SET_DBG_HWID3_RD_EN(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG4,_VAL_,19,0xfff7ffff)
#define SET_DBG_HWID4_RD_EN(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG4,_VAL_,20,0xffefffff)
#define SET_DBG_HWID5_RD_EN(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG4,_VAL_,21,0xffdfffff)
#define SET_DBG_HWID6_RD_EN(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG4,_VAL_,22,0xffbfffff)
#define SET_DBG_HWID7_RD_EN(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG4,_VAL_,23,0xff7fffff)
#define SET_DBG_HWID8_RD_EN(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG4,_VAL_,24,0xfeffffff)
#define SET_DBG_HWID9_RD_EN(_VAL_)                                        SET_REG(ADR_MB_DBG_CFG4,_VAL_,25,0xfdffffff)
#define SET_DBG_HWID10_RD_EN(_VAL_)                                       SET_REG(ADR_MB_DBG_CFG4,_VAL_,26,0xfbffffff)
#define SET_DBG_HWID11_RD_EN(_VAL_)                                       SET_REG(ADR_MB_DBG_CFG4,_VAL_,27,0xf7ffffff)
#define SET_DBG_HWID12_RD_EN(_VAL_)                                       SET_REG(ADR_MB_DBG_CFG4,_VAL_,28,0xefffffff)
#define SET_DBG_HWID13_RD_EN(_VAL_)                                       SET_REG(ADR_MB_DBG_CFG4,_VAL_,29,0xdfffffff)
#define SET_DBG_HWID14_RD_EN(_VAL_)                                       SET_REG(ADR_MB_DBG_CFG4,_VAL_,30,0xbfffffff)
#define SET_DBG_HWID15_RD_EN(_VAL_)                                       SET_REG(ADR_MB_DBG_CFG4,_VAL_,31,0x7fffffff)
#define SET_MB_OUT_QUEUE_EN(_VAL_)                                        SET_REG(ADR_MB_OUT_QUEUE_CFG,_VAL_,1,0xfffffffd)
#define SET_OUT_QUEUE_FLUSH_ID(_VAL_)                                     SET_REG(ADR_MB_OUT_QUEUE_FLUSH,_VAL_,0,0xffffff80)
#define SET_OUT_QUEUE_FLUSH_MODE(_VAL_)                                   SET_REG(ADR_MB_OUT_QUEUE_FLUSH,_VAL_,0,0xfffffffc)
#define SET_OUT_QUEUE_FLUSH_SEL(_VAL_)                                    SET_REG(ADR_MB_OUT_QUEUE_FLUSH,_VAL_,8,0xfffff0ff)
#define SET_FFO0_CNT(_VAL_)                                               SET_REG(ADR_RD_FFOUT_CNT1,_VAL_,0,0xffffffe0)
#define SET_FFO1_CNT(_VAL_)                                               SET_REG(ADR_RD_FFOUT_CNT1,_VAL_,5,0xfffffc1f)
#define SET_FFO2_CNT(_VAL_)                                               SET_REG(ADR_RD_FFOUT_CNT1,_VAL_,10,0xffffc3ff)
#define SET_FFO3_CNT(_VAL_)                                               SET_REG(ADR_RD_FFOUT_CNT1,_VAL_,15,0xfff07fff)
#define SET_FFO4_CNT(_VAL_)                                               SET_REG(ADR_RD_FFOUT_CNT1,_VAL_,20,0xffcfffff)
#define SET_FFO5_CNT(_VAL_)                                               SET_REG(ADR_RD_FFOUT_CNT1,_VAL_,25,0xf1ffffff)
#define SET_FFO6_CNT(_VAL_)                                               SET_REG(ADR_RD_FFOUT_CNT2,_VAL_,0,0xfffffff0)
#define SET_FFO7_CNT(_VAL_)                                               SET_REG(ADR_RD_FFOUT_CNT2,_VAL_,5,0xfffffc1f)
#define SET_FFO8_CNT(_VAL_)                                               SET_REG(ADR_RD_FFOUT_CNT2,_VAL_,10,0xffff83ff)
#define SET_FFO9_CNT(_VAL_)                                               SET_REG(ADR_RD_FFOUT_CNT2,_VAL_,15,0xfff07fff)
#define SET_FFO10_CNT(_VAL_)                                              SET_REG(ADR_RD_FFOUT_CNT2,_VAL_,20,0xff0fffff)
#define SET_FFO11_CNT(_VAL_)                                              SET_REG(ADR_RD_FFOUT_CNT2,_VAL_,25,0xc1ffffff)
#define SET_FFO12_CNT(_VAL_)                                              SET_REG(ADR_RD_FFOUT_CNT3,_VAL_,0,0xfffffff8)
#define SET_FFO13_CNT(_VAL_)                                              SET_REG(ADR_RD_FFOUT_CNT3,_VAL_,5,0xffffff9f)
#define SET_FFO14_CNT(_VAL_)                                              SET_REG(ADR_RD_FFOUT_CNT3,_VAL_,10,0xffff83ff)
#define SET_FFO15_CNT(_VAL_)                                              SET_REG(ADR_RD_FFOUT_CNT3,_VAL_,15,0xfff87fff)
#define SET_CH0_FFO_FULL(_VAL_)                                           SET_REG(ADR_RD_FFOUT_FULL,_VAL_,0,0xfffffffe)
#define SET_CH1_FFO_FULL(_VAL_)                                           SET_REG(ADR_RD_FFOUT_FULL,_VAL_,1,0xfffffffd)
#define SET_CH2_FFO_FULL(_VAL_)                                           SET_REG(ADR_RD_FFOUT_FULL,_VAL_,2,0xfffffffb)
#define SET_CH3_FFO_FULL(_VAL_)                                           SET_REG(ADR_RD_FFOUT_FULL,_VAL_,3,0xfffffff7)
#define SET_CH4_FFO_FULL(_VAL_)                                           SET_REG(ADR_RD_FFOUT_FULL,_VAL_,4,0xffffffef)
#define SET_CH5_FFO_FULL(_VAL_)                                           SET_REG(ADR_RD_FFOUT_FULL,_VAL_,5,0xffffffdf)
#define SET_CH6_FFO_FULL(_VAL_)                                           SET_REG(ADR_RD_FFOUT_FULL,_VAL_,6,0xffffffbf)
#define SET_CH7_FFO_FULL(_VAL_)                                           SET_REG(ADR_RD_FFOUT_FULL,_VAL_,7,0xffffff7f)
#define SET_CH8_FFO_FULL(_VAL_)                                           SET_REG(ADR_RD_FFOUT_FULL,_VAL_,8,0xfffffeff)
#define SET_CH9_FFO_FULL(_VAL_)                                           SET_REG(ADR_RD_FFOUT_FULL,_VAL_,9,0xfffffdff)
#define SET_CH10_FFO_FULL(_VAL_)                                          SET_REG(ADR_RD_FFOUT_FULL,_VAL_,10,0xfffffbff)
#define SET_CH11_FFO_FULL(_VAL_)                                          SET_REG(ADR_RD_FFOUT_FULL,_VAL_,11,0xfffff7ff)
#define SET_CH12_FFO_FULL(_VAL_)                                          SET_REG(ADR_RD_FFOUT_FULL,_VAL_,12,0xffffefff)
#define SET_CH13_FFO_FULL(_VAL_)                                          SET_REG(ADR_RD_FFOUT_FULL,_VAL_,13,0xffffdfff)
#define SET_CH14_FFO_FULL(_VAL_)                                          SET_REG(ADR_RD_FFOUT_FULL,_VAL_,14,0xffffbfff)
#define SET_CH15_FFO_FULL(_VAL_)                                          SET_REG(ADR_RD_FFOUT_FULL,_VAL_,15,0xffff7fff)
#define SET_CH0_LOWTHOLD_INT(_VAL_)                                       SET_REG(ADR_MB_THRESHOLD6,_VAL_,0,0xfffffffe)
#define SET_CH1_LOWTHOLD_INT(_VAL_)                                       SET_REG(ADR_MB_THRESHOLD6,_VAL_,1,0xfffffffd)
#define SET_CH2_LOWTHOLD_INT(_VAL_)                                       SET_REG(ADR_MB_THRESHOLD6,_VAL_,2,0xfffffffb)
#define SET_CH3_LOWTHOLD_INT(_VAL_)                                       SET_REG(ADR_MB_THRESHOLD6,_VAL_,3,0xfffffff7)
#define SET_CH4_LOWTHOLD_INT(_VAL_)                                       SET_REG(ADR_MB_THRESHOLD6,_VAL_,4,0xffffffef)
#define SET_CH5_LOWTHOLD_INT(_VAL_)                                       SET_REG(ADR_MB_THRESHOLD6,_VAL_,5,0xffffffdf)
#define SET_CH6_LOWTHOLD_INT(_VAL_)                                       SET_REG(ADR_MB_THRESHOLD6,_VAL_,6,0xffffffbf)
#define SET_CH7_LOWTHOLD_INT(_VAL_)                                       SET_REG(ADR_MB_THRESHOLD6,_VAL_,7,0xffffff7f)
#define SET_CH8_LOWTHOLD_INT(_VAL_)                                       SET_REG(ADR_MB_THRESHOLD6,_VAL_,8,0xfffffeff)
#define SET_CH9_LOWTHOLD_INT(_VAL_)                                       SET_REG(ADR_MB_THRESHOLD6,_VAL_,9,0xfffffdff)
#define SET_CH10_LOWTHOLD_INT(_VAL_)                                      SET_REG(ADR_MB_THRESHOLD6,_VAL_,10,0xfffffbff)
#define SET_CH11_LOWTHOLD_INT(_VAL_)                                      SET_REG(ADR_MB_THRESHOLD6,_VAL_,11,0xfffff7ff)
#define SET_CH12_LOWTHOLD_INT(_VAL_)                                      SET_REG(ADR_MB_THRESHOLD6,_VAL_,12,0xffffefff)
#define SET_CH13_LOWTHOLD_INT(_VAL_)                                      SET_REG(ADR_MB_THRESHOLD6,_VAL_,13,0xffffdfff)
#define SET_CH14_LOWTHOLD_INT(_VAL_)                                      SET_REG(ADR_MB_THRESHOLD6,_VAL_,14,0xffffbfff)
#define SET_CH15_LOWTHOLD_INT(_VAL_)                                      SET_REG(ADR_MB_THRESHOLD6,_VAL_,15,0xffff7fff)
#define SET_MB_LOW_THOLD_EN(_VAL_)                                        SET_REG(ADR_MB_THRESHOLD6,_VAL_,31,0x7fffffff)
#define SET_CH0_LOWTHOLD(_VAL_)                                           SET_REG(ADR_MB_THRESHOLD7,_VAL_,0,0xffffffe0)
#define SET_CH1_LOWTHOLD(_VAL_)                                           SET_REG(ADR_MB_THRESHOLD7,_VAL_,8,0xffffe0ff)
#define SET_CH2_LOWTHOLD(_VAL_)                                           SET_REG(ADR_MB_THRESHOLD7,_VAL_,16,0xffe0ffff)
#define SET_CH3_LOWTHOLD(_VAL_)                                           SET_REG(ADR_MB_THRESHOLD7,_VAL_,24,0xe0ffffff)
#define SET_CH4_LOWTHOLD(_VAL_)                                           SET_REG(ADR_MB_THRESHOLD8,_VAL_,0,0xffffffe0)
#define SET_CH5_LOWTHOLD(_VAL_)                                           SET_REG(ADR_MB_THRESHOLD8,_VAL_,8,0xffffe0ff)
#define SET_CH6_LOWTHOLD(_VAL_)                                           SET_REG(ADR_MB_THRESHOLD8,_VAL_,16,0xffe0ffff)
#define SET_CH7_LOWTHOLD(_VAL_)                                           SET_REG(ADR_MB_THRESHOLD8,_VAL_,24,0xe0ffffff)
#define SET_CH8_LOWTHOLD(_VAL_)                                           SET_REG(ADR_MB_THRESHOLD9,_VAL_,0,0xffffffe0)
#define SET_CH9_LOWTHOLD(_VAL_)                                           SET_REG(ADR_MB_THRESHOLD9,_VAL_,8,0xffffe0ff)
#define SET_CH10_LOWTHOLD(_VAL_)                                          SET_REG(ADR_MB_THRESHOLD9,_VAL_,16,0xffe0ffff)
#define SET_CH11_LOWTHOLD(_VAL_)                                          SET_REG(ADR_MB_THRESHOLD9,_VAL_,24,0xe0ffffff)
#define SET_CH12_LOWTHOLD(_VAL_)                                          SET_REG(ADR_MB_THRESHOLD10,_VAL_,0,0xffffffe0)
#define SET_CH13_LOWTHOLD(_VAL_)                                          SET_REG(ADR_MB_THRESHOLD10,_VAL_,8,0xffffe0ff)
#define SET_CH14_LOWTHOLD(_VAL_)                                          SET_REG(ADR_MB_THRESHOLD10,_VAL_,16,0xffe0ffff)
#define SET_CH15_LOWTHOLD(_VAL_)                                          SET_REG(ADR_MB_THRESHOLD10,_VAL_,24,0xe0ffffff)
#define SET_TRASH_TIMEOUT_EN(_VAL_)                                       SET_REG(ADR_MB_TRASH_CFG,_VAL_,0,0xfffffffe)
#define SET_TRASH_CAN_INT(_VAL_)                                          SET_REG(ADR_MB_TRASH_CFG,_VAL_,1,0xfffffffd)
#define SET_TRASH_INT_ID(_VAL_)                                           SET_REG(ADR_MB_TRASH_CFG,_VAL_,4,0xfffff80f)
#define SET_TRASH_TIMEOUT(_VAL_)                                          SET_REG(ADR_MB_TRASH_CFG,_VAL_,16,0xfc00ffff)
#define SET_IN_FIFO_FLUSH_ID(_VAL_)                                       SET_REG(ADR_MB_IN_FF_FLUSH,_VAL_,0,0xfffff800)
#define SET_IN_FIFO_FLUSH_MODE(_VAL_)                                     SET_REG(ADR_MB_IN_FF_FLUSH,_VAL_,0,0xfffffffc)
#define SET_IN_FIFO_FLUSH_SEL(_VAL_)                                      SET_REG(ADR_MB_IN_FF_FLUSH,_VAL_,8,0xfffff0ff)
#define SET_CPU_ID_TB2(_VAL_)                                             SET_REG(ADR_CPU_ID_TB2,_VAL_,0,0x00000000)
#define SET_CPU_ID_TB3(_VAL_)                                             SET_REG(ADR_CPU_ID_TB3,_VAL_,0,0x00000000)
#define SET_IQ_LOG_EN(_VAL_)                                              SET_REG(ADR_PHY_IQ_LOG_CFG0,_VAL_,0,0xfffffffe)
#define SET_IQ_LOG_STOP_MODE(_VAL_)                                       SET_REG(ADR_PHY_IQ_LOG_CFG1,_VAL_,0,0xfffffffe)
#define SET_IQ_LOG_TIMER(_VAL_)                                           SET_REG(ADR_PHY_IQ_LOG_CFG1,_VAL_,16,0x0000ffff)
#define SET_IQ_LOG_LEN(_VAL_)                                             SET_REG(ADR_PHY_IQ_LOG_LEN,_VAL_,0,0xfffc0000)
#define SET_IQ_LOG_TAIL_ADR(_VAL_)                                        SET_REG(ADR_PHY_IQ_LOG_ENDADR,_VAL_,0,0xfffc0000)
#define SET_IQ_LOG_ST_ADR(_VAL_)                                          SET_REG(ADR_PHY_IQ_LOG_STADR,_VAL_,0,0xfffc0000)
#define SET_ALC_LENG(_VAL_)                                               SET_REG(ADR_WR_ALC,_VAL_,0,0xfffc0000)
#define SET_CH0_DYN_PRI(_VAL_)                                            SET_REG(ADR_WR_ALC,_VAL_,20,0xffcfffff)
#define SET_MCU_PKTID(_VAL_)                                              SET_REG(ADR_GETID,_VAL_,0,0x00000000)
#define SET_CH0_STA_PRI(_VAL_)                                            SET_REG(ADR_CH_STA_PRI,_VAL_,0,0xfffffffc)
#define SET_CH1_STA_PRI(_VAL_)                                            SET_REG(ADR_CH_STA_PRI,_VAL_,4,0xffffffcf)
#define SET_CH2_STA_PRI(_VAL_)                                            SET_REG(ADR_CH_STA_PRI,_VAL_,8,0xfffffcff)
#define SET_CH3_STA_PRI(_VAL_)                                            SET_REG(ADR_CH_STA_PRI,_VAL_,12,0xffffcfff)
#define SET_ID_TB0(_VAL_)                                                 SET_REG(ADR_RD_ID0,_VAL_,0,0x00000000)
#define SET_ID_TB1(_VAL_)                                                 SET_REG(ADR_RD_ID1,_VAL_,0,0x00000000)
#define SET_ID_MNG_ALC_ERR_EN(_VAL_)                                      SET_REG(ADR_IMD_CFG,_VAL_,3,0xfffffff7)
#define SET_ID_MNG_HALT(_VAL_)                                            SET_REG(ADR_IMD_CFG,_VAL_,4,0xffffffef)
#define SET_ID_MNG_ERR_HALT_EN(_VAL_)                                     SET_REG(ADR_IMD_CFG,_VAL_,5,0xffffffdf)
#define SET_ID_EXCEPT_FLG_CLR(_VAL_)                                      SET_REG(ADR_IMD_CFG,_VAL_,6,0xffffffbf)
#define SET_ID_EXCEPT_FLG(_VAL_)                                          SET_REG(ADR_IMD_CFG,_VAL_,7,0xffffff7f)
#define SET_ID_FULL(_VAL_)                                                SET_REG(ADR_IMD_STA,_VAL_,0,0xfffffffe)
#define SET_ID_MNG_BUSY(_VAL_)                                            SET_REG(ADR_IMD_STA,_VAL_,1,0xfffffffd)
#define SET_REQ_LOCK(_VAL_)                                               SET_REG(ADR_IMD_STA,_VAL_,2,0xfffffffb)
#define SET_CH0_REQ_LOCK(_VAL_)                                           SET_REG(ADR_IMD_STA,_VAL_,4,0xffffffef)
#define SET_CH1_REQ_LOCK(_VAL_)                                           SET_REG(ADR_IMD_STA,_VAL_,5,0xffffffdf)
#define SET_CH2_REQ_LOCK(_VAL_)                                           SET_REG(ADR_IMD_STA,_VAL_,6,0xffffffbf)
#define SET_CH3_REQ_LOCK(_VAL_)                                           SET_REG(ADR_IMD_STA,_VAL_,7,0xffffff7f)
#define SET_REQ_LOCK_INT_EN(_VAL_)                                        SET_REG(ADR_IMD_STA,_VAL_,8,0xfffffeff)
#define SET_REQ_LOCK_INT(_VAL_)                                           SET_REG(ADR_IMD_STA,_VAL_,9,0xfffffdff)
#define SET_MCU_ALC_READY(_VAL_)                                          SET_REG(ADR_ALC_STA,_VAL_,0,0xfffffffe)
#define SET_ALC_FAIL(_VAL_)                                               SET_REG(ADR_ALC_STA,_VAL_,1,0xfffffffd)
#define SET_ALC_BUSY(_VAL_)                                               SET_REG(ADR_ALC_STA,_VAL_,2,0xfffffffb)
#define SET_CH0_NVLD(_VAL_)                                               SET_REG(ADR_ALC_STA,_VAL_,4,0xffffffef)
#define SET_CH1_NVLD(_VAL_)                                               SET_REG(ADR_ALC_STA,_VAL_,5,0xffffffdf)
#define SET_CH2_NVLD(_VAL_)                                               SET_REG(ADR_ALC_STA,_VAL_,6,0xffffffbf)
#define SET_CH3_NVLD(_VAL_)                                               SET_REG(ADR_ALC_STA,_VAL_,7,0xffffff7f)
#define SET_ALC_INT_ID(_VAL_)                                             SET_REG(ADR_ALC_STA,_VAL_,8,0xffff80ff)
#define SET_ALC_TIMEOUT(_VAL_)                                            SET_REG(ADR_ALC_STA,_VAL_,16,0xfc00ffff)
#define SET_ALC_TIMEOUT_INT_EN(_VAL_)                                     SET_REG(ADR_ALC_STA,_VAL_,30,0xbfffffff)
#define SET_ALC_TIMEOUT_INT(_VAL_)                                        SET_REG(ADR_ALC_STA,_VAL_,31,0x7fffffff)
#define SET_TX_ID_COUNT(_VAL_)                                            SET_REG(ADR_TRX_ID_COUNT,_VAL_,0,0xffffff00)
#define SET_RX_ID_COUNT(_VAL_)                                            SET_REG(ADR_TRX_ID_COUNT,_VAL_,8,0xffff00ff)
#define SET_TX_ID_THOLD(_VAL_)                                            SET_REG(ADR_TRX_ID_THRESHOLD,_VAL_,0,0xffffff00)
#define SET_RX_ID_THOLD(_VAL_)                                            SET_REG(ADR_TRX_ID_THRESHOLD,_VAL_,8,0xffff00ff)
#define SET_ID_THOLD_RX_INT(_VAL_)                                        SET_REG(ADR_TRX_ID_THRESHOLD,_VAL_,16,0xfffeffff)
#define SET_RX_INT_CH(_VAL_)                                              SET_REG(ADR_TRX_ID_THRESHOLD,_VAL_,17,0xfff1ffff)
#define SET_ID_THOLD_TX_INT(_VAL_)                                        SET_REG(ADR_TRX_ID_THRESHOLD,_VAL_,20,0xffefffff)
#define SET_TX_INT_CH(_VAL_)                                              SET_REG(ADR_TRX_ID_THRESHOLD,_VAL_,21,0xff1fffff)
#define SET_ID_THOLD_INT_EN(_VAL_)                                        SET_REG(ADR_TRX_ID_THRESHOLD,_VAL_,24,0xfeffffff)
#define SET_TX_ID_TB0(_VAL_)                                              SET_REG(ADR_TX_ID0,_VAL_,0,0x00000000)
#define SET_TX_ID_TB1(_VAL_)                                              SET_REG(ADR_TX_ID1,_VAL_,0,0x00000000)
#define SET_RX_ID_TB0(_VAL_)                                              SET_REG(ADR_RX_ID0,_VAL_,0,0x00000000)
#define SET_RX_ID_TB1(_VAL_)                                              SET_REG(ADR_RX_ID1,_VAL_,0,0x00000000)
#define SET_DOUBLE_RLS_INT_EN(_VAL_)                                      SET_REG(ADR_RTN_STA,_VAL_,0,0xfffffffe)
#define SET_ID_DOUBLE_RLS_INT(_VAL_)                                      SET_REG(ADR_RTN_STA,_VAL_,1,0xfffffffd)
#define SET_DOUBLE_RLS_ID(_VAL_)                                          SET_REG(ADR_RTN_STA,_VAL_,8,0xffff80ff)
#define SET_ID_LEN_THOLD_INT_EN(_VAL_)                                    SET_REG(ADR_ID_LEN_THREADSHOLD1,_VAL_,0,0xfffffffe)
#define SET_ALL_ID_LEN_THOLD_INT(_VAL_)                                   SET_REG(ADR_ID_LEN_THREADSHOLD1,_VAL_,1,0xfffffffd)
#define SET_TX_ID_LEN_THOLD_INT(_VAL_)                                    SET_REG(ADR_ID_LEN_THREADSHOLD1,_VAL_,2,0xfffffffb)
#define SET_RX_ID_LEN_THOLD_INT(_VAL_)                                    SET_REG(ADR_ID_LEN_THREADSHOLD1,_VAL_,3,0xfffffff7)
#define SET_ID_TX_LEN_THOLD(_VAL_)                                        SET_REG(ADR_ID_LEN_THREADSHOLD1,_VAL_,4,0xffffe00f)
#define SET_ID_RX_LEN_THOLD(_VAL_)                                        SET_REG(ADR_ID_LEN_THREADSHOLD1,_VAL_,13,0xffc01fff)
#define SET_ID_LEN_THOLD(_VAL_)                                           SET_REG(ADR_ID_LEN_THREADSHOLD1,_VAL_,22,0x803fffff)
#define SET_ALL_ID_ALC_LEN(_VAL_)                                         SET_REG(ADR_ID_LEN_THREADSHOLD2,_VAL_,0,0xfffffe00)
#define SET_TX_ID_ALC_LEN(_VAL_)                                          SET_REG(ADR_ID_LEN_THREADSHOLD2,_VAL_,9,0xfffc01ff)
#define SET_RX_ID_ALC_LEN(_VAL_)                                          SET_REG(ADR_ID_LEN_THREADSHOLD2,_VAL_,18,0xf803ffff)
#define SET_CH_ARB_EN(_VAL_)                                              SET_REG(ADR_CH_ARB_PRI,_VAL_,0,0xfffffffe)
#define SET_CH_PRI1(_VAL_)                                                SET_REG(ADR_CH_ARB_PRI,_VAL_,4,0xffffffcf)
#define SET_CH_PRI2(_VAL_)                                                SET_REG(ADR_CH_ARB_PRI,_VAL_,8,0xfffffcff)
#define SET_CH_PRI3(_VAL_)                                                SET_REG(ADR_CH_ARB_PRI,_VAL_,12,0xffffcfff)
#define SET_CH_PRI4(_VAL_)                                                SET_REG(ADR_CH_ARB_PRI,_VAL_,16,0xfffcffff)
#define SET_TX_ID_REMAIN(_VAL_)                                           SET_REG(ADR_TX_ID_REMAIN_STATUS,_VAL_,0,0xffffff80)
#define SET_TX_PAGE_REMAIN(_VAL_)                                         SET_REG(ADR_TX_ID_REMAIN_STATUS,_VAL_,8,0xfffe00ff)
#define SET_ID_PAGE_MAX_SIZE(_VAL_)                                       SET_REG(ADR_ID_INFO_STA,_VAL_,0,0xfffffe00)
#define SET_TX_PAGE_LIMIT(_VAL_)                                          SET_REG(ADR_TX_LIMIT_INTR,_VAL_,0,0xfffffe00)
#define SET_TX_COUNT_LIMIT(_VAL_)                                         SET_REG(ADR_TX_LIMIT_INTR,_VAL_,16,0xff00ffff)
#define SET_TX_LIMIT_INT(_VAL_)                                           SET_REG(ADR_TX_LIMIT_INTR,_VAL_,30,0xbfffffff)
#define SET_TX_LIMIT_INT_EN(_VAL_)                                        SET_REG(ADR_TX_LIMIT_INTR,_VAL_,31,0x7fffffff)
#define SET_TX_PAGE_USE_7_0(_VAL_)                                        SET_REG(ADR_TX_ID_ALL_INFO,_VAL_,0,0xffffff00)
#define SET_TX_ID_USE_5_0(_VAL_)                                          SET_REG(ADR_TX_ID_ALL_INFO,_VAL_,8,0xffffc0ff)
#define SET_EDCA0_FFO_CNT(_VAL_)                                          SET_REG(ADR_TX_ID_ALL_INFO,_VAL_,14,0xfffc3fff)
#define SET_EDCA1_FFO_CNT_3_0(_VAL_)                                      SET_REG(ADR_TX_ID_ALL_INFO,_VAL_,18,0xffc3ffff)
#define SET_EDCA2_FFO_CNT(_VAL_)                                          SET_REG(ADR_TX_ID_ALL_INFO,_VAL_,22,0xf83fffff)
#define SET_EDCA3_FFO_CNT(_VAL_)                                          SET_REG(ADR_TX_ID_ALL_INFO,_VAL_,27,0x07ffffff)
#define SET_ID_TB2(_VAL_)                                                 SET_REG(ADR_RD_ID2,_VAL_,0,0x00000000)
#define SET_ID_TB3(_VAL_)                                                 SET_REG(ADR_RD_ID3,_VAL_,0,0x00000000)
#define SET_TX_ID_TB2(_VAL_)                                              SET_REG(ADR_TX_ID2,_VAL_,0,0x00000000)
#define SET_TX_ID_TB3(_VAL_)                                              SET_REG(ADR_TX_ID3,_VAL_,0,0x00000000)
#define SET_RX_ID_TB2(_VAL_)                                              SET_REG(ADR_RX_ID2,_VAL_,0,0x00000000)
#define SET_RX_ID_TB3(_VAL_)                                              SET_REG(ADR_RX_ID3,_VAL_,0,0x00000000)
#define SET_TX_PAGE_USE2(_VAL_)                                           SET_REG(ADR_TX_ID_ALL_INFO2,_VAL_,0,0xfffffe00)
#define SET_TX_ID_USE2(_VAL_)                                             SET_REG(ADR_TX_ID_ALL_INFO2,_VAL_,9,0xfffe01ff)
#define SET_EDCA4_FFO_CNT(_VAL_)                                          SET_REG(ADR_TX_ID_ALL_INFO2,_VAL_,17,0xffe1ffff)
#define SET_EDCA5_FFO_CNT(_VAL_)                                          SET_REG(ADR_TX_ID_ALL_INFO2,_VAL_,21,0xfc1fffff)
#define SET_TX_PAGE_USE3(_VAL_)                                           SET_REG(ADR_TX_ID_ALL_INFO_A,_VAL_,0,0xfffffe00)
#define SET_TX_ID_USE3(_VAL_)                                             SET_REG(ADR_TX_ID_ALL_INFO_A,_VAL_,9,0xfffe01ff)
#define SET_EDCA1_FFO_CNT2(_VAL_)                                         SET_REG(ADR_TX_ID_ALL_INFO_A,_VAL_,17,0xffc1ffff)
#define SET_EDCA4_FFO_CNT2(_VAL_)                                         SET_REG(ADR_TX_ID_ALL_INFO_A,_VAL_,23,0xf87fffff)
#define SET_EDCA5_FFO_CNT2(_VAL_)                                         SET_REG(ADR_TX_ID_ALL_INFO_A,_VAL_,27,0x07ffffff)
#define SET_TX_PAGE_USE4(_VAL_)                                           SET_REG(ADR_TX_ID_ALL_INFO_B,_VAL_,0,0xfffffe00)
#define SET_TX_ID_USE4(_VAL_)                                             SET_REG(ADR_TX_ID_ALL_INFO_B,_VAL_,9,0xfffe01ff)
#define SET_EDCA2_FFO_CNT2(_VAL_)                                         SET_REG(ADR_TX_ID_ALL_INFO_B,_VAL_,17,0xffc1ffff)
#define SET_EDCA3_FFO_CNT2(_VAL_)                                         SET_REG(ADR_TX_ID_ALL_INFO_B,_VAL_,22,0xf83fffff)
#define SET_TX_ID_IFO_LEN(_VAL_)                                          SET_REG(ADR_TX_ID_REMAIN_STATUS2,_VAL_,0,0xfffffe00)
#define SET_RX_ID_IFO_LEN(_VAL_)                                          SET_REG(ADR_TX_ID_REMAIN_STATUS2,_VAL_,16,0xfe00ffff)
#define SET_MAX_ALL_ALC_ID_CNT(_VAL_)                                     SET_REG(ADR_ALC_ID_INFO,_VAL_,0,0xffffff00)
#define SET_MAX_TX_ALC_ID_CNT(_VAL_)                                      SET_REG(ADR_ALC_ID_INFO,_VAL_,8,0xffff00ff)
#define SET_MAX_RX_ALC_ID_CNT(_VAL_)                                      SET_REG(ADR_ALC_ID_INFO,_VAL_,16,0xff00ffff)
#define SET_MAX_ALL_ID_ALC_LEN(_VAL_)                                     SET_REG(ADR_ALC_ID_INF1,_VAL_,0,0xfffffe00)
#define SET_MAX_TX_ID_ALC_LEN(_VAL_)                                      SET_REG(ADR_ALC_ID_INF1,_VAL_,9,0xfffc01ff)
#define SET_MAX_RX_ID_ALC_LEN(_VAL_)                                      SET_REG(ADR_ALC_ID_INF1,_VAL_,18,0xf803ffff)
#define SET_TX_PAGE_USE_A_7_0(_VAL_)                                      SET_REG(ADR_TX_ID_ALL_INFO_1A,_VAL_,0,0xffffff00)
#define SET_TX_ID_USE_A_5_0(_VAL_)                                        SET_REG(ADR_TX_ID_ALL_INFO_1A,_VAL_,8,0xffffc0ff)
#define SET_EDCA0_FFO_CNT_A(_VAL_)                                        SET_REG(ADR_TX_ID_ALL_INFO_1A,_VAL_,14,0xfffc3fff)
#define SET_EDCA1_FFO_CNT_A(_VAL_)                                        SET_REG(ADR_TX_ID_ALL_INFO_1A,_VAL_,18,0xffc3ffff)
#define SET_EDCA2_FFO_CNT_A(_VAL_)                                        SET_REG(ADR_TX_ID_ALL_INFO_1A,_VAL_,22,0xf83fffff)
#define SET_EDCA3_FFO_CNT_A(_VAL_)                                        SET_REG(ADR_TX_ID_ALL_INFO_1A,_VAL_,27,0x07ffffff)
#define SET_TX_PAGE_USE2A(_VAL_)                                          SET_REG(ADR_TX_ID_ALL_INFO_2A,_VAL_,0,0xfffffe00)
#define SET_TX_ID_USE2A(_VAL_)                                            SET_REG(ADR_TX_ID_ALL_INFO_2A,_VAL_,9,0xfffe01ff)
#define SET_EDCA4_FFO_CNT_A(_VAL_)                                        SET_REG(ADR_TX_ID_ALL_INFO_2A,_VAL_,17,0xffe1ffff)
#define SET_EDCA5_FFO_CNT_A(_VAL_)                                        SET_REG(ADR_TX_ID_ALL_INFO_2A,_VAL_,21,0xfc1fffff)
#define SET_FF0_CNT_IDMNG(_VAL_)                                          SET_REG(ADR_RD_IN_FFCNT1_IDMNG,_VAL_,0,0xffffffe0)
#define SET_FF1_CNT_IDMNG(_VAL_)                                          SET_REG(ADR_RD_IN_FFCNT1_IDMNG,_VAL_,5,0xfffffe1f)
#define SET_FF3_CNT_IDMNG(_VAL_)                                          SET_REG(ADR_RD_IN_FFCNT1_IDMNG,_VAL_,11,0xffffc7ff)
#define SET_FF5_CNT_IDMNG(_VAL_)                                          SET_REG(ADR_RD_IN_FFCNT1_IDMNG,_VAL_,17,0xfff1ffff)
#define SET_FF6_CNT_IDMNG(_VAL_)                                          SET_REG(ADR_RD_IN_FFCNT1_IDMNG,_VAL_,20,0xff8fffff)
#define SET_FF7_CNT_IDMNG(_VAL_)                                          SET_REG(ADR_RD_IN_FFCNT1_IDMNG,_VAL_,23,0xfc7fffff)
#define SET_FF8_CNT_IDMNG(_VAL_)                                          SET_REG(ADR_RD_IN_FFCNT1_IDMNG,_VAL_,26,0xe3ffffff)
#define SET_FF9_CNT_IDMNG(_VAL_)                                          SET_REG(ADR_RD_IN_FFCNT1_IDMNG,_VAL_,29,0x1fffffff)
#define SET_FFO0_CNT_IDMNG(_VAL_)                                         SET_REG(ADR_RD_FFOUT_CNT_IDMNG,_VAL_,0,0xffffffe0)
#define SET_FFO1_CNT_IDMNG(_VAL_)                                         SET_REG(ADR_RD_FFOUT_CNT_IDMNG,_VAL_,5,0xfffffc1f)
#define SET_FFO3_CNT_IDMNG(_VAL_)                                         SET_REG(ADR_RD_FFOUT_CNT_IDMNG,_VAL_,10,0xffff83ff)
#define SET_FFO5_CNT_IDMNG(_VAL_)                                         SET_REG(ADR_RD_FFOUT_CNT_IDMNG,_VAL_,15,0xfffc7fff)
#define SET_ALC_ABT_ID(_VAL_)                                             SET_REG(ADR_ALC_ABORT,_VAL_,0,0xffffff80)
#define SET_ALC_ABT_STS(_VAL_)                                            SET_REG(ADR_ALC_ABORT,_VAL_,8,0xfffffeff)
#define SET_ALC_ABT_CLR(_VAL_)                                            SET_REG(ADR_ALC_ABORT,_VAL_,9,0xfffffdff)
#define SET_ALC_ERR_STS(_VAL_)                                            SET_REG(ADR_ALC_RLS_STATUS,_VAL_,0,0xfffffffe)
#define SET_RLS_ERR_STS(_VAL_)                                            SET_REG(ADR_ALC_RLS_STATUS,_VAL_,1,0xfffffffd)
#define SET_ALC_ERR_CLR(_VAL_)                                            SET_REG(ADR_ALC_RLS_STATUS,_VAL_,2,0xfffffffb)
#define SET_RLS_ERR_CLR(_VAL_)                                            SET_REG(ADR_ALC_RLS_STATUS,_VAL_,3,0xfffffff7)
#define SET_AL_STATE(_VAL_)                                               SET_REG(ADR_ALC_RLS_STATUS,_VAL_,8,0xfffff8ff)
#define SET_RL_STATE(_VAL_)                                               SET_REG(ADR_ALC_RLS_STATUS,_VAL_,12,0xffff8fff)
#define SET_ALC_ERR_ID(_VAL_)                                             SET_REG(ADR_ALC_RLS_STATUS,_VAL_,16,0xff80ffff)
#define SET_RLS_ERR_ID(_VAL_)                                             SET_REG(ADR_ALC_RLS_STATUS,_VAL_,24,0x80ffffff)
#define SET_DMN_NOHIT_STS(_VAL_)                                          SET_REG(ADR_DMN_STATUS,_VAL_,0,0xfffffffe)
#define SET_DMN_NOHIT_CLR(_VAL_)                                          SET_REG(ADR_DMN_STATUS,_VAL_,1,0xfffffffd)
#define SET_DMN_WR(_VAL_)                                                 SET_REG(ADR_DMN_STATUS,_VAL_,2,0xfffffffb)
#define SET_DMN_PORT(_VAL_)                                               SET_REG(ADR_DMN_STATUS,_VAL_,4,0xffffff0f)
#define SET_DMN_NHIT_ID(_VAL_)                                            SET_REG(ADR_DMN_STATUS,_VAL_,8,0xffff80ff)
#define SET_DMN_NHIT_ADDR(_VAL_)                                          SET_REG(ADR_DMN_STATUS,_VAL_,16,0xff00ffff)
#define SET_AVA_TAG(_VAL_)                                                SET_REG(ADR_TAG_STATUS,_VAL_,0,0xfffffe00)
#define SET_PKTBUF_FULL(_VAL_)                                            SET_REG(ADR_TAG_STATUS,_VAL_,16,0xfffeffff)
#define SET_PKT_REQ_STATUS(_VAL_)                                         SET_REG(ADR_REQ_STATUS,_VAL_,0,0xffff0000)
#define SET_PG_TAG_31_0(_VAL_)                                            SET_REG(ADR_PAGE_TAG_STATUS_0,_VAL_,0,0x00000000)
#define SET_PG_TAG_63_32(_VAL_)                                           SET_REG(ADR_PAGE_TAG_STATUS_1,_VAL_,0,0x00000000)
#define SET_PG_TAG_95_64(_VAL_)                                           SET_REG(ADR_PAGE_TAG_STATUS_2,_VAL_,0,0x00000000)
#define SET_PG_TAG_127_96(_VAL_)                                          SET_REG(ADR_PAGE_TAG_STATUS_3,_VAL_,0,0x00000000)
#define SET_PG_TAG_159_128(_VAL_)                                         SET_REG(ADR_PAGE_TAG_STATUS_4,_VAL_,0,0x00000000)
#define SET_PG_TAG_191_160(_VAL_)                                         SET_REG(ADR_PAGE_TAG_STATUS_5,_VAL_,0,0x00000000)
#define SET_PG_TAG_223_192(_VAL_)                                         SET_REG(ADR_PAGE_TAG_STATUS_6,_VAL_,0,0x00000000)
#define SET_PG_TAG_255_224(_VAL_)                                         SET_REG(ADR_PAGE_TAG_STATUS_7,_VAL_,0,0x00000000)
#define SET_FPGA_TO_GEMINIA_DAC_SIGN_SWAP(_VAL_)                          SET_REG(ADR_FPGA_GEMINIARF_SWITCH,_VAL_,1,0xfffffffd)
#define SET_FPGA_TO_GEMINIA_DAC_EDGE_SEL(_VAL_)                           SET_REG(ADR_FPGA_GEMINIARF_SWITCH,_VAL_,2,0xfffffffb)
#define SET_FPGA_TO_GEMINIA_ADC_EDGE_SEL(_VAL_)                           SET_REG(ADR_FPGA_GEMINIARF_SWITCH,_VAL_,3,0xfffffff7)
#define SET_I2S0_ENABLE(_VAL_)                                            SET_REG(ADR_I2S0_EN,_VAL_,0,0xfffffffe)
#define SET_I2S0_RX_ENABLE(_VAL_)                                         SET_REG(ADR_I2S0_RX_EN,_VAL_,0,0xfffffffe)
#define SET_I2S0_TX_ENABLE(_VAL_)                                         SET_REG(ADR_I2S0_TX_EN,_VAL_,0,0xfffffffe)
#define SET_I2S0_SCLK_SOURCE_ENABLE(_VAL_)                                SET_REG(ADR_I2S0_SCLK_SCR_EN,_VAL_,0,0xfffffffe)
#define SET_I2S0_SCLK_GATE(_VAL_)                                         SET_REG(ADR_I2S0_WS_DEF,_VAL_,0,0xfffffff8)
#define SET_I2S0_WS_LENGTH(_VAL_)                                         SET_REG(ADR_I2S0_WS_DEF,_VAL_,3,0xffffffe7)
#define SET_I2S0_RST_RXFIFO(_VAL_)                                        SET_REG(ADR_I2S0_RESET_RX_FIFO,_VAL_,0,0xfffffffe)
#define SET_I2S0_RST_TXFIFO(_VAL_)                                        SET_REG(ADR_I2S0_RESET_TX_FIFO,_VAL_,0,0xfffffffe)
#define SET_I2S0_L_TRX_DATA(_VAL_)                                        SET_REG(ADR_I2S0_L_TRX_DATA,_VAL_,0,0x00000000)
#define SET_I2S0_R_TRX_DATA(_VAL_)                                        SET_REG(ADR_I2S0_R_TRX_DATA,_VAL_,0,0x00000000)
#define SET_I2S0_RX_CH_ENABLE(_VAL_)                                      SET_REG(ADR_I2S0_RX_CH_EN,_VAL_,0,0xfffffffe)
#define SET_I2S0_TX_CH_ENABLE(_VAL_)                                      SET_REG(ADR_I2S0_TX_CH_EN,_VAL_,0,0xfffffffe)
#define SET_I2S0_RX_WD_RES(_VAL_)                                         SET_REG(ADR_I2S0_RCR,_VAL_,0,0xfffffff8)
#define SET_I2S0_TX_WD_RES(_VAL_)                                         SET_REG(ADR_I2S0_TCR,_VAL_,0,0xfffffff8)
#define SET_I2S0_INTR_RXDA(_VAL_)                                         SET_REG(ADR_I2S0_INTR,_VAL_,0,0xfffffffe)
#define SET_I2S0_INTR_RXFO(_VAL_)                                         SET_REG(ADR_I2S0_INTR,_VAL_,1,0xfffffffd)
#define SET_I2S0_INTR_TXFE(_VAL_)                                         SET_REG(ADR_I2S0_INTR,_VAL_,4,0xffffffef)
#define SET_I2S0_INTR_TXFO(_VAL_)                                         SET_REG(ADR_I2S0_INTR,_VAL_,5,0xffffffdf)
#define SET_I2S0_INTR_RXFA_MASK(_VAL_)                                    SET_REG(ADR_I2S0_INTR_MASK,_VAL_,0,0xfffffffe)
#define SET_I2S0_INTR_RXFO_MASK(_VAL_)                                    SET_REG(ADR_I2S0_INTR_MASK,_VAL_,1,0xfffffffd)
#define SET_I2S0_INTR_TXFE_MASK(_VAL_)                                    SET_REG(ADR_I2S0_INTR_MASK,_VAL_,4,0xffffffef)
#define SET_I2S0_INTR_TXFO_MASK(_VAL_)                                    SET_REG(ADR_I2S0_INTR_MASK,_VAL_,5,0xffffffdf)
#define SET_I2S0_RX_OVERRUN(_VAL_)                                        SET_REG(ADR_I2S0_RXOR,_VAL_,0,0xfffffffe)
#define SET_I2S0_TXFO(_VAL_)                                              SET_REG(ADR_I2S0_TXFO,_VAL_,0,0xfffffffe)
#define SET_I2S0_RX_FIFO_TH(_VAL_)                                        SET_REG(ADR_I2S0_RX_FIFO_TH,_VAL_,0,0xfffffff0)
#define SET_I2S0_TX_FIFO_TH(_VAL_)                                        SET_REG(ADR_I2S0_TX_FIFO_TH,_VAL_,0,0xfffffff0)
#define SET_I2S0_RX_FIFO_FLUSH(_VAL_)                                     SET_REG(ADR_I2S0_RX_FIFO_FLUSH,_VAL_,0,0xfffffffe)
#define SET_I2S0_TX_FIFO_FLUSH(_VAL_)                                     SET_REG(ADR_I2S0_TX_FIFO_FLUSH,_VAL_,0,0xfffffffe)
#define SET_I2S0_RX_DMA(_VAL_)                                            SET_REG(ADR_I2S0_RX_DMA,_VAL_,0,0x00000000)
#define SET_I2S0_TX_DMA(_VAL_)                                            SET_REG(ADR_I2S0_TX_DMA,_VAL_,0,0x00000000)
#define SET_I2S1_ENABLE(_VAL_)                                            SET_REG(ADR_I2S1_EN,_VAL_,0,0xfffffffe)
#define SET_I2S1_RX_ENABLE(_VAL_)                                         SET_REG(ADR_I2S1_RX_EN,_VAL_,0,0xfffffffe)
#define SET_I2S1_TX_ENABLE(_VAL_)                                         SET_REG(ADR_I2S1_TX_EN,_VAL_,0,0xfffffffe)
#define SET_I2S1_SCLK_SOURCE_ENABLE(_VAL_)                                SET_REG(ADR_I2S1_SCLK_SCR_EN,_VAL_,0,0xfffffffe)
#define SET_I2S1_SCLK_GATE(_VAL_)                                         SET_REG(ADR_I2S1_WS_DEF,_VAL_,0,0xfffffff8)
#define SET_I2S1_WS_LENGTH(_VAL_)                                         SET_REG(ADR_I2S1_WS_DEF,_VAL_,3,0xffffffe7)
#define SET_I2S1_RST_RXFIFO(_VAL_)                                        SET_REG(ADR_I2S1_RESET_RX_FIFO,_VAL_,0,0xfffffffe)
#define SET_I2S1_RST_TXFIFO(_VAL_)                                        SET_REG(ADR_I2S1_RESET_TX_FIFO,_VAL_,0,0xfffffffe)
#define SET_I2S1_L_TRX_DATA(_VAL_)                                        SET_REG(ADR_I2S1_L_TRX_DATA,_VAL_,0,0x00000000)
#define SET_I2S1_R_TRX_DATA(_VAL_)                                        SET_REG(ADR_I2S1_R_TRX_DATA,_VAL_,0,0x00000000)
#define SET_I2S1_RX_CH_ENABLE(_VAL_)                                      SET_REG(ADR_I2S1_RX_CH_EN,_VAL_,0,0xfffffffe)
#define SET_I2S1_TX_CH_ENABLE(_VAL_)                                      SET_REG(ADR_I2S1_TX_CH_EN,_VAL_,0,0xfffffffe)
#define SET_I2S1_RX_WD_RES(_VAL_)                                         SET_REG(ADR_I2S1_RCR,_VAL_,0,0xfffffff8)
#define SET_I2S1_TX_WD_RES(_VAL_)                                         SET_REG(ADR_I2S1_TCR,_VAL_,0,0xfffffff8)
#define SET_I2S1_INTR_RXDA(_VAL_)                                         SET_REG(ADR_I2S1_INTR,_VAL_,0,0xfffffffe)
#define SET_I2S1_INTR_RXFO(_VAL_)                                         SET_REG(ADR_I2S1_INTR,_VAL_,1,0xfffffffd)
#define SET_I2S1_INTR_TXFE(_VAL_)                                         SET_REG(ADR_I2S1_INTR,_VAL_,4,0xffffffef)
#define SET_I2S1_INTR_TXFO(_VAL_)                                         SET_REG(ADR_I2S1_INTR,_VAL_,5,0xffffffdf)
#define SET_I2S1_INTR_RXFA_MASK(_VAL_)                                    SET_REG(ADR_I2S1_INTR_MASK,_VAL_,0,0xfffffffe)
#define SET_I2S1_INTR_RXFO_MASK(_VAL_)                                    SET_REG(ADR_I2S1_INTR_MASK,_VAL_,1,0xfffffffd)
#define SET_I2S1_INTR_TXFE_MASK(_VAL_)                                    SET_REG(ADR_I2S1_INTR_MASK,_VAL_,4,0xffffffef)
#define SET_I2S1_INTR_TXFO_MASK(_VAL_)                                    SET_REG(ADR_I2S1_INTR_MASK,_VAL_,5,0xffffffdf)
#define SET_I2S1_RX_OVERRUN(_VAL_)                                        SET_REG(ADR_I2S1_RXOR,_VAL_,0,0xfffffffe)
#define SET_I2S1_TXFO(_VAL_)                                              SET_REG(ADR_I2S1_TXFO,_VAL_,0,0xfffffffe)
#define SET_I2S1_RX_FIFO_TH(_VAL_)                                        SET_REG(ADR_I2S1_RX_FIFO_TH,_VAL_,0,0xfffffff0)
#define SET_I2S1_TX_FIFO_TH(_VAL_)                                        SET_REG(ADR_I2S1_TX_FIFO_TH,_VAL_,0,0xfffffff0)
#define SET_I2S1_RX_FIFO_FLUSH(_VAL_)                                     SET_REG(ADR_I2S1_RX_FIFO_FLUSH,_VAL_,0,0xfffffffe)
#define SET_I2S1_TX_FIFO_FLUSH(_VAL_)                                     SET_REG(ADR_I2S1_TX_FIFO_FLUSH,_VAL_,0,0xfffffffe)
#define SET_I2S1_RX_DMA(_VAL_)                                            SET_REG(ADR_I2S1_RX_DMA,_VAL_,0,0x00000000)
#define SET_I2S1_TX_DMA(_VAL_)                                            SET_REG(ADR_I2S1_TX_DMA,_VAL_,0,0x00000000)
#define SET_I2C0_ENABLE_MASTER(_VAL_)                                     SET_REG(ADR_I2C0_CFG0,_VAL_,0,0xfffffffe)
#define SET_I2C0_SPEED(_VAL_)                                             SET_REG(ADR_I2C0_CFG0,_VAL_,1,0xfffffff9)
#define SET_I2C0_RESTART_EN(_VAL_)                                        SET_REG(ADR_I2C0_CFG0,_VAL_,5,0xffffffdf)
#define SET_I2C0_DISABLE_SLAVE(_VAL_)                                     SET_REG(ADR_I2C0_CFG0,_VAL_,6,0xffffffbf)
#define SET_I2C0_TAR(_VAL_)                                               SET_REG(ADR_I2C0_TAR,_VAL_,0,0xfffffc00)
#define SET_I2C0_TRX_DATA(_VAL_)                                          SET_REG(ADR_I2C0_TRX_CMD_DATA,_VAL_,0,0xffffff00)
#define SET_I2C0_TRX_CMDW(_VAL_)                                          SET_REG(ADR_I2C0_TRX_CMD_DATA,_VAL_,8,0xfffffeff)
#define SET_I2C0_TRX_STOPW(_VAL_)                                         SET_REG(ADR_I2C0_TRX_CMD_DATA,_VAL_,9,0xfffffdff)
#define SET_I2C0_TRX_RESTARTW(_VAL_)                                      SET_REG(ADR_I2C0_TRX_CMD_DATA,_VAL_,10,0xfffffbff)
#define SET_I2C0_RX_1STBRDYR(_VAL_)                                       SET_REG(ADR_I2C0_TRX_CMD_DATA,_VAL_,11,0xfffff7ff)
#define SET_I2C0_SCLK_H_WIDTH(_VAL_)                                      SET_REG(ADR_I2C0_SCLK_H_WIDTH,_VAL_,0,0xffff0000)
#define SET_I2C0_SCLK_L_WIDTH(_VAL_)                                      SET_REG(ADR_I2C0_SCLK_L_WIDTH,_VAL_,0,0xffff0000)
#define SET_I2C0_RXU_INT(_VAL_)                                           SET_REG(ADR_I2C0_INT,_VAL_,0,0xfffffffe)
#define SET_I2C0_RXO_INT(_VAL_)                                           SET_REG(ADR_I2C0_INT,_VAL_,1,0xfffffffd)
#define SET_I2C0_RXF_INT(_VAL_)                                           SET_REG(ADR_I2C0_INT,_VAL_,2,0xfffffffb)
#define SET_I2C0_TXO_INT(_VAL_)                                           SET_REG(ADR_I2C0_INT,_VAL_,3,0xfffffff7)
#define SET_I2C0_TXE_INT(_VAL_)                                           SET_REG(ADR_I2C0_INT,_VAL_,4,0xffffffef)
#define SET_I2C0_RXDONE_INT(_VAL_)                                        SET_REG(ADR_I2C0_INT,_VAL_,7,0xffffff7f)
#define SET_I2C0_RXU_INT_MASK(_VAL_)                                      SET_REG(ADR_I2C0_INT_MASK,_VAL_,0,0xfffffffe)
#define SET_I2C0_RXO_INT_MASK(_VAL_)                                      SET_REG(ADR_I2C0_INT_MASK,_VAL_,1,0xfffffffd)
#define SET_I2C0_RXF_INT_MASK(_VAL_)                                      SET_REG(ADR_I2C0_INT_MASK,_VAL_,2,0xfffffffb)
#define SET_I2C0_TXO_INT_MASK(_VAL_)                                      SET_REG(ADR_I2C0_INT_MASK,_VAL_,3,0xfffffff7)
#define SET_I2C0_TXE_INT_MASK(_VAL_)                                      SET_REG(ADR_I2C0_INT_MASK,_VAL_,4,0xffffffef)
#define SET_I2C0_RXDONE_INT_MASK(_VAL_)                                   SET_REG(ADR_I2C0_INT_MASK,_VAL_,7,0xffffff7f)
#define SET_I2C0_RXU_INT_STA(_VAL_)                                       SET_REG(ADR_I2C0_INT_STA,_VAL_,0,0xfffffffe)
#define SET_I2C0_RXO_INT_STA(_VAL_)                                       SET_REG(ADR_I2C0_INT_STA,_VAL_,1,0xfffffffd)
#define SET_I2C0_RXF_INT_STA(_VAL_)                                       SET_REG(ADR_I2C0_INT_STA,_VAL_,2,0xfffffffb)
#define SET_I2C0_TXO_INT_STA(_VAL_)                                       SET_REG(ADR_I2C0_INT_STA,_VAL_,3,0xfffffff7)
#define SET_I2C0_TXE_INT_STA(_VAL_)                                       SET_REG(ADR_I2C0_INT_STA,_VAL_,4,0xffffffef)
#define SET_I2C0_RXDONE_INT_STA(_VAL_)                                    SET_REG(ADR_I2C0_INT_STA,_VAL_,7,0xffffff7f)
#define SET_I2C0_RX_FIFO_TH(_VAL_)                                        SET_REG(ADR_I2C0_RX_FIFO_TH,_VAL_,0,0xffffff00)
#define SET_I2C0_TX_FIFO_TH(_VAL_)                                        SET_REG(ADR_I2C0_TX_FIFO_TH,_VAL_,0,0xffffff00)
#define SET_I2C0_CLR_INTR(_VAL_)                                          SET_REG(ADR_I2C0_CLR_INTR,_VAL_,0,0xfffffffe)
#define SET_I2C0_CLR_RX_UNDER(_VAL_)                                      SET_REG(ADR_I2C0_CLR_RX_UNDER,_VAL_,0,0xfffffffe)
#define SET_I2C0_CLR_RX_OVER(_VAL_)                                       SET_REG(ADR_I2C0_CLR_RX_OVER,_VAL_,0,0xfffffffe)
#define SET_I2C0_CLR_TX_OVER(_VAL_)                                       SET_REG(ADR_I2C0_CLR_TX_OVER,_VAL_,0,0xfffffffe)
#define SET_I2C0_CLR_RD_REQ(_VAL_)                                        SET_REG(ADR_I2C0_CLR_RD_REQ,_VAL_,0,0xfffffffe)
#define SET_I2C0_CLR_TX_ABRT(_VAL_)                                       SET_REG(ADR_I2C0_CLR_TX_ABRT,_VAL_,0,0xfffffffe)
#define SET_I2C0_CLR_RX_DONE(_VAL_)                                       SET_REG(ADR_I2C0_CLR_RX_DONE,_VAL_,0,0xfffffffe)
#define SET_I2C0_CLR_ACTIVITY(_VAL_)                                      SET_REG(ADR_I2C0_CLR_ACTIVITY,_VAL_,0,0xfffffffe)
#define SET_I2C0_CLR_STOP_DET(_VAL_)                                      SET_REG(ADR_I2C0_CLR_STOP_DET,_VAL_,0,0xfffffffe)
#define SET_I2C0_CLR_START_DET(_VAL_)                                     SET_REG(ADR_I2C0_CLR_START_DET,_VAL_,0,0xfffffffe)
#define SET_I2C0_CLR_GEN_CALL(_VAL_)                                      SET_REG(ADR_I2C0_CLR_GEN_CALL,_VAL_,0,0xfffffffe)
#define SET_I2C0_EN(_VAL_)                                                SET_REG(ADR_I2C0_ENABLE,_VAL_,0,0xfffffffe)
#define SET_I2C0_ACTIVITY(_VAL_)                                          SET_REG(ADR_I2C0_STATUS,_VAL_,0,0xfffffffe)
#define SET_I2C0_TFNF(_VAL_)                                              SET_REG(ADR_I2C0_STATUS,_VAL_,1,0xfffffffd)
#define SET_I2C0_TFE(_VAL_)                                               SET_REG(ADR_I2C0_STATUS,_VAL_,2,0xfffffffb)
#define SET_I2C0_RFNE(_VAL_)                                              SET_REG(ADR_I2C0_STATUS,_VAL_,3,0xfffffff7)
#define SET_I2C0_RFF(_VAL_)                                               SET_REG(ADR_I2C0_STATUS,_VAL_,4,0xffffffef)
#define SET_I2C0_MST_ACTIVITY(_VAL_)                                      SET_REG(ADR_I2C0_STATUS,_VAL_,5,0xffffffdf)
#define SET_I2C0_SLV_ACTIVITY(_VAL_)                                      SET_REG(ADR_I2C0_STATUS,_VAL_,6,0xffffffbf)
#define SET_I2C0_COMP_VERS(_VAL_)                                         SET_REG(ADR_I2C0_COMP_VERSION,_VAL_,0,0x00000000)
#define SET_I2C1_ENABLE_MASTER(_VAL_)                                     SET_REG(ADR_I2C1_CFG0,_VAL_,0,0xfffffffe)
#define SET_I2C1_SPEED(_VAL_)                                             SET_REG(ADR_I2C1_CFG0,_VAL_,1,0xfffffff9)
#define SET_I2C1_RESTART_EN(_VAL_)                                        SET_REG(ADR_I2C1_CFG0,_VAL_,5,0xffffffdf)
#define SET_I2C1_DISABLE_SLAVE(_VAL_)                                     SET_REG(ADR_I2C1_CFG0,_VAL_,6,0xffffffbf)
#define SET_I2C1_TAR(_VAL_)                                               SET_REG(ADR_I2C1_TAR,_VAL_,0,0xfffffc00)
#define SET_I2C1_TRX_DATA(_VAL_)                                          SET_REG(ADR_I2C1_TRX_CMD_DATA,_VAL_,0,0xffffff00)
#define SET_I2C1_TRX_CMDW(_VAL_)                                          SET_REG(ADR_I2C1_TRX_CMD_DATA,_VAL_,8,0xfffffeff)
#define SET_I2C1_TRX_STOPW(_VAL_)                                         SET_REG(ADR_I2C1_TRX_CMD_DATA,_VAL_,9,0xfffffdff)
#define SET_I2C1_TRX_RESTARTW(_VAL_)                                      SET_REG(ADR_I2C1_TRX_CMD_DATA,_VAL_,10,0xfffffbff)
#define SET_I2C1_RX_1STBRDYR(_VAL_)                                       SET_REG(ADR_I2C1_TRX_CMD_DATA,_VAL_,11,0xfffff7ff)
#define SET_I2C1_SCLK_H_WIDTH(_VAL_)                                      SET_REG(ADR_I2C1_SCLK_H_WIDTH,_VAL_,0,0xffff0000)
#define SET_I2C1_SCLK_L_WIDTH(_VAL_)                                      SET_REG(ADR_I2C1_SCLK_L_WIDTH,_VAL_,0,0xffff0000)
#define SET_I2C1_RXU_INT(_VAL_)                                           SET_REG(ADR_I2C1_INT,_VAL_,0,0xfffffffe)
#define SET_I2C1_RXO_INT(_VAL_)                                           SET_REG(ADR_I2C1_INT,_VAL_,1,0xfffffffd)
#define SET_I2C1_RXF_INT(_VAL_)                                           SET_REG(ADR_I2C1_INT,_VAL_,2,0xfffffffb)
#define SET_I2C1_TXO_INT(_VAL_)                                           SET_REG(ADR_I2C1_INT,_VAL_,3,0xfffffff7)
#define SET_I2C1_TXE_INT(_VAL_)                                           SET_REG(ADR_I2C1_INT,_VAL_,4,0xffffffef)
#define SET_I2C1_RXDONE_INT(_VAL_)                                        SET_REG(ADR_I2C1_INT,_VAL_,7,0xffffff7f)
#define SET_I2C1_RXU_INT_MASK(_VAL_)                                      SET_REG(ADR_I2C1_INT_MASK,_VAL_,0,0xfffffffe)
#define SET_I2C1_RXO_INT_MASK(_VAL_)                                      SET_REG(ADR_I2C1_INT_MASK,_VAL_,1,0xfffffffd)
#define SET_I2C1_RXF_INT_MASK(_VAL_)                                      SET_REG(ADR_I2C1_INT_MASK,_VAL_,2,0xfffffffb)
#define SET_I2C1_TXO_INT_MASK(_VAL_)                                      SET_REG(ADR_I2C1_INT_MASK,_VAL_,3,0xfffffff7)
#define SET_I2C1_TXE_INT_MASK(_VAL_)                                      SET_REG(ADR_I2C1_INT_MASK,_VAL_,4,0xffffffef)
#define SET_I2C1_RXDONE_INT_MASK(_VAL_)                                   SET_REG(ADR_I2C1_INT_MASK,_VAL_,7,0xffffff7f)
#define SET_I2C1_RXU_INT_STA(_VAL_)                                       SET_REG(ADR_I2C1_INT_STA,_VAL_,0,0xfffffffe)
#define SET_I2C1_RXO_INT_STA(_VAL_)                                       SET_REG(ADR_I2C1_INT_STA,_VAL_,1,0xfffffffd)
#define SET_I2C1_RXF_INT_STA(_VAL_)                                       SET_REG(ADR_I2C1_INT_STA,_VAL_,2,0xfffffffb)
#define SET_I2C1_TXO_INT_STA(_VAL_)                                       SET_REG(ADR_I2C1_INT_STA,_VAL_,3,0xfffffff7)
#define SET_I2C1_TXE_INT_STA(_VAL_)                                       SET_REG(ADR_I2C1_INT_STA,_VAL_,4,0xffffffef)
#define SET_I2C1_RXDONE_INT_STA(_VAL_)                                    SET_REG(ADR_I2C1_INT_STA,_VAL_,7,0xffffff7f)
#define SET_I2C1_RX_FIFO_TH(_VAL_)                                        SET_REG(ADR_I2C1_RX_FIFO_TH,_VAL_,0,0xffffff00)
#define SET_I2C1_TX_FIFO_TH(_VAL_)                                        SET_REG(ADR_I2C1_TX_FIFO_TH,_VAL_,0,0xffffff00)
#define SET_I2C1_CLR_INTR(_VAL_)                                          SET_REG(ADR_I2C1_CLR_INTR,_VAL_,0,0xfffffffe)
#define SET_I2C1_CLR_RX_UNDER(_VAL_)                                      SET_REG(ADR_I2C1_CLR_RX_UNDER,_VAL_,0,0xfffffffe)
#define SET_I2C1_CLR_RX_OVER(_VAL_)                                       SET_REG(ADR_I2C1_CLR_RX_OVER,_VAL_,0,0xfffffffe)
#define SET_I2C1_CLR_TX_OVER(_VAL_)                                       SET_REG(ADR_I2C1_CLR_TX_OVER,_VAL_,0,0xfffffffe)
#define SET_I2C1_CLR_RD_REQ(_VAL_)                                        SET_REG(ADR_I2C1_CLR_RD_REQ,_VAL_,0,0xfffffffe)
#define SET_I2C1_CLR_TX_ABRT(_VAL_)                                       SET_REG(ADR_I2C1_CLR_TX_ABRT,_VAL_,0,0xfffffffe)
#define SET_I2C1_CLR_RX_DONE(_VAL_)                                       SET_REG(ADR_I2C1_CLR_RX_DONE,_VAL_,0,0xfffffffe)
#define SET_I2C1_CLR_ACTIVITY(_VAL_)                                      SET_REG(ADR_I2C1_CLR_ACTIVITY,_VAL_,0,0xfffffffe)
#define SET_I2C1_CLR_STOP_DET(_VAL_)                                      SET_REG(ADR_I2C1_CLR_STOP_DET,_VAL_,0,0xfffffffe)
#define SET_I2C1_CLR_START_DET(_VAL_)                                     SET_REG(ADR_I2C1_CLR_START_DET,_VAL_,0,0xfffffffe)
#define SET_I2C1_CLR_GEN_CALL(_VAL_)                                      SET_REG(ADR_I2C1_CLR_GEN_CALL,_VAL_,0,0xfffffffe)
#define SET_I2C1_EN(_VAL_)                                                SET_REG(ADR_I2C1_ENABLE,_VAL_,0,0xfffffffe)
#define SET_I2C1_ACTIVITY(_VAL_)                                          SET_REG(ADR_I2C1_STATUS,_VAL_,0,0xfffffffe)
#define SET_I2C1_TFNF(_VAL_)                                              SET_REG(ADR_I2C1_STATUS,_VAL_,1,0xfffffffd)
#define SET_I2C1_TFE(_VAL_)                                               SET_REG(ADR_I2C1_STATUS,_VAL_,2,0xfffffffb)
#define SET_I2C1_RFNE(_VAL_)                                              SET_REG(ADR_I2C1_STATUS,_VAL_,3,0xfffffff7)
#define SET_I2C1_RFF(_VAL_)                                               SET_REG(ADR_I2C1_STATUS,_VAL_,4,0xffffffef)
#define SET_I2C1_MST_ACTIVITY(_VAL_)                                      SET_REG(ADR_I2C1_STATUS,_VAL_,5,0xffffffdf)
#define SET_I2C1_SLV_ACTIVITY(_VAL_)                                      SET_REG(ADR_I2C1_STATUS,_VAL_,6,0xffffffbf)
#define SET_I2C1_COMP_VERS(_VAL_)                                         SET_REG(ADR_I2C1_COMP_VERSION,_VAL_,0,0x00000000)
#define SET_SPIMST_DATA_LEN(_VAL_)                                        SET_REG(ADR_SPIMST_CFG0,_VAL_,0,0xfffffff0)
#define SET_SPIMST_CPHA(_VAL_)                                            SET_REG(ADR_SPIMST_CFG0,_VAL_,6,0xffffffbf)
#define SET_SPIMST_CPOL(_VAL_)                                            SET_REG(ADR_SPIMST_CFG0,_VAL_,7,0xffffff7f)
#define SET_SPIMST_TRX_MODE(_VAL_)                                        SET_REG(ADR_SPIMST_CFG0,_VAL_,8,0xfffffcff)
#define SET_SPIMST_DATA_FRAMES(_VAL_)                                     SET_REG(ADR_SPIMST_CFG1,_VAL_,0,0xffff0000)
#define SET_SPIMST_ENABLE(_VAL_)                                          SET_REG(ADR_SPIMST_EN,_VAL_,0,0xfffffffe)
#define SET_SPIMST_CEN_ENABLE(_VAL_)                                      SET_REG(ADR_SPIMST_CEN,_VAL_,0,0xfffffffe)
#define SET_SPIMST_SCLK_RATE(_VAL_)                                       SET_REG(ADR_SPIMST_SCLK_RATE,_VAL_,0,0xffff0000)
#define SET_SPIMST_TXFIFO_TH(_VAL_)                                       SET_REG(ADR_SPIMST_TXFIFO_TH,_VAL_,0,0xfffffff0)
#define SET_SPIMST_RXFIFO_TH(_VAL_)                                       SET_REG(ADR_SPIMST_RXFIFO_TH,_VAL_,0,0xfffffff0)
#define SET_SPIMST_TRX_BUSY_FLAG(_VAL_)                                   SET_REG(ADR_SPIMST_STATUS,_VAL_,0,0xfffffffe)
#define SET_SPIMST_TX_NOT_FULL_FLAG(_VAL_)                                SET_REG(ADR_SPIMST_STATUS,_VAL_,1,0xfffffffd)
#define SET_SPIMST_TX_EMPTY_FLAG(_VAL_)                                   SET_REG(ADR_SPIMST_STATUS,_VAL_,2,0xfffffffb)
#define SET_SPIMST_RX_NOT_EMPTYFLAG(_VAL_)                                SET_REG(ADR_SPIMST_STATUS,_VAL_,3,0xfffffff7)
#define SET_SPIMST_RX_FULL_FLAG(_VAL_)                                    SET_REG(ADR_SPIMST_STATUS,_VAL_,4,0xffffffef)
#define SET_SPIMST_TX_ERROR_FLAG(_VAL_)                                   SET_REG(ADR_SPIMST_STATUS,_VAL_,5,0xffffffdf)
#define SET_SPIMST_TXE_INT_UNMASK(_VAL_)                                  SET_REG(ADR_SPIMST_INT_MASK,_VAL_,0,0xfffffffe)
#define SET_SPIMST_TXO_INT_UNMASK(_VAL_)                                  SET_REG(ADR_SPIMST_INT_MASK,_VAL_,1,0xfffffffd)
#define SET_SPIMST_RXU_INT_UNMASK(_VAL_)                                  SET_REG(ADR_SPIMST_INT_MASK,_VAL_,2,0xfffffffb)
#define SET_SPIMST_RXO_INT_UNMASK(_VAL_)                                  SET_REG(ADR_SPIMST_INT_MASK,_VAL_,3,0xfffffff7)
#define SET_SPIMST_RXF_INT_UNMASK(_VAL_)                                  SET_REG(ADR_SPIMST_INT_MASK,_VAL_,4,0xffffffef)
#define SET_SPIMST_TXE_INT(_VAL_)                                         SET_REG(ADR_SPIMST_INT,_VAL_,0,0xfffffffe)
#define SET_SPIMST_TXO_INT(_VAL_)                                         SET_REG(ADR_SPIMST_INT,_VAL_,1,0xfffffffd)
#define SET_SPIMST_RXU_INT(_VAL_)                                         SET_REG(ADR_SPIMST_INT,_VAL_,2,0xfffffffb)
#define SET_SPIMST_RXO_INT(_VAL_)                                         SET_REG(ADR_SPIMST_INT,_VAL_,3,0xfffffff7)
#define SET_SPIMST_RXF_INT(_VAL_)                                         SET_REG(ADR_SPIMST_INT,_VAL_,4,0xffffffef)
#define SET_SPIMST_COMP_VERS(_VAL_)                                       SET_REG(ADR_SPIMST_COMP_VERSION,_VAL_,0,0x00000000)
#define SET_SPIMST_TRX_DATA(_VAL_)                                        SET_REG(ADR_SPIMST_TRX_DATA,_VAL_,0,0x00000000)
#define SET_SPIMST1_DATA_LEN(_VAL_)                                       SET_REG(ADR_SPIMST1_CFG0,_VAL_,0,0xfffffff0)
#define SET_SPIMST1_CPHA(_VAL_)                                           SET_REG(ADR_SPIMST1_CFG0,_VAL_,6,0xffffffbf)
#define SET_SPIMST1_CPOL(_VAL_)                                           SET_REG(ADR_SPIMST1_CFG0,_VAL_,7,0xffffff7f)
#define SET_SPIMST1_TRX_MODE(_VAL_)                                       SET_REG(ADR_SPIMST1_CFG0,_VAL_,8,0xfffffcff)
#define SET_SPIMST1_DATA_FRAMES(_VAL_)                                    SET_REG(ADR_SPIMST1_CFG1,_VAL_,0,0xffff0000)
#define SET_SPIMST1_ENABLE(_VAL_)                                         SET_REG(ADR_SPIMST1_EN,_VAL_,0,0xfffffffe)
#define SET_SPIMST1_CEN_ENABLE(_VAL_)                                     SET_REG(ADR_SPIMST1_CEN,_VAL_,0,0xfffffffe)
#define SET_SPIMST1_SCLK_RATE(_VAL_)                                      SET_REG(ADR_SPIMST1_SCLK_RATE,_VAL_,0,0xffff0000)
#define SET_SPIMST1_TXFIFO_TH(_VAL_)                                      SET_REG(ADR_SPIMST1_TXFIFO_TH,_VAL_,0,0xfffffff0)
#define SET_SPIMST1_RXFIFO_TH(_VAL_)                                      SET_REG(ADR_SPIMST1_RXFIFO_TH,_VAL_,0,0xfffffff0)
#define SET_SPIMST1_TRX_BUSY_FLAG(_VAL_)                                  SET_REG(ADR_SPIMST1_STATUS,_VAL_,0,0xfffffffe)
#define SET_SPIMST1_TX_NOT_FULL_FLAG(_VAL_)                               SET_REG(ADR_SPIMST1_STATUS,_VAL_,1,0xfffffffd)
#define SET_SPIMST1_TX_EMPTY_FLAG(_VAL_)                                  SET_REG(ADR_SPIMST1_STATUS,_VAL_,2,0xfffffffb)
#define SET_SPIMST1_RX_NOT_EMPTY_FLAG(_VAL_)                              SET_REG(ADR_SPIMST1_STATUS,_VAL_,3,0xfffffff7)
#define SET_SPIMST1_RX_FULL_FLAG(_VAL_)                                   SET_REG(ADR_SPIMST1_STATUS,_VAL_,4,0xffffffef)
#define SET_SPIMST1_TX_ERROR_FLAG(_VAL_)                                  SET_REG(ADR_SPIMST1_STATUS,_VAL_,5,0xffffffdf)
#define SET_SPIMST1_TXE_INT_UNMASK(_VAL_)                                 SET_REG(ADR_SPIMST1_INT_MASK,_VAL_,0,0xfffffffe)
#define SET_SPIMST1_TXO_INT_UNMASK(_VAL_)                                 SET_REG(ADR_SPIMST1_INT_MASK,_VAL_,1,0xfffffffd)
#define SET_SPIMST1_RXU_INT_UNMASK(_VAL_)                                 SET_REG(ADR_SPIMST1_INT_MASK,_VAL_,2,0xfffffffb)
#define SET_SPIMST1_RXO_INT_UNMASK(_VAL_)                                 SET_REG(ADR_SPIMST1_INT_MASK,_VAL_,3,0xfffffff7)
#define SET_SPIMST1_RXF_INT_UNMASK(_VAL_)                                 SET_REG(ADR_SPIMST1_INT_MASK,_VAL_,4,0xffffffef)
#define SET_SPIMST1_TXE_INT(_VAL_)                                        SET_REG(ADR_SPIMST1_INT,_VAL_,0,0xfffffffe)
#define SET_SPIMST1_TXO_INT(_VAL_)                                        SET_REG(ADR_SPIMST1_INT,_VAL_,1,0xfffffffd)
#define SET_SPIMST1_RXU_INT(_VAL_)                                        SET_REG(ADR_SPIMST1_INT,_VAL_,2,0xfffffffb)
#define SET_SPIMST1_RXO_INT(_VAL_)                                        SET_REG(ADR_SPIMST1_INT,_VAL_,3,0xfffffff7)
#define SET_SPIMST1_RXF_INT(_VAL_)                                        SET_REG(ADR_SPIMST1_INT,_VAL_,4,0xffffffef)
#define SET_SPIMST1_COMP_VERS(_VAL_)                                      SET_REG(ADR_SPIMST1_COMP_VERSION,_VAL_,0,0x00000000)
#define SET_SPIMST1_TRX_DATA(_VAL_)                                       SET_REG(ADR_SPIMST1_TRX_DATA,_VAL_,0,0x00000000)
#define SET_SPIMST2_DATA_LEN(_VAL_)                                       SET_REG(ADR_SPIMST2_CFG0,_VAL_,0,0xfffffff0)
#define SET_SPIMST2_CPHA(_VAL_)                                           SET_REG(ADR_SPIMST2_CFG0,_VAL_,6,0xffffffbf)
#define SET_SPIMST2_CPOL(_VAL_)                                           SET_REG(ADR_SPIMST2_CFG0,_VAL_,7,0xffffff7f)
#define SET_SPIMST2_TRX_MODE(_VAL_)                                       SET_REG(ADR_SPIMST2_CFG0,_VAL_,8,0xfffffcff)
#define SET_SPIMST2_DATA_FRAMES(_VAL_)                                    SET_REG(ADR_SPIMST2_CFG1,_VAL_,0,0xffff0000)
#define SET_SPIMST2_ENABLE(_VAL_)                                         SET_REG(ADR_SPIMST2_EN,_VAL_,0,0xfffffffe)
#define SET_SPIMST2_CEN_ENABLE(_VAL_)                                     SET_REG(ADR_SPIMST2_CEN,_VAL_,0,0xfffffffe)
#define SET_SPIMST2_SCLK_RATE(_VAL_)                                      SET_REG(ADR_SPIMST2_SCLK_RATE,_VAL_,0,0xffff0000)
#define SET_SPIMST2_TXFIFO_TH(_VAL_)                                      SET_REG(ADR_SPIMST2_TXFIFO_TH,_VAL_,0,0xfffffff0)
#define SET_SPIMST2_RXFIFO_TH(_VAL_)                                      SET_REG(ADR_SPIMST2_RXFIFO_TH,_VAL_,0,0xfffffff0)
#define SET_SPIMST2_TRX_BUSY_FLAG(_VAL_)                                  SET_REG(ADR_SPIMST2_STATUS,_VAL_,0,0xfffffffe)
#define SET_SPIMST2_TX_NOT_FULL_FLAG(_VAL_)                               SET_REG(ADR_SPIMST2_STATUS,_VAL_,1,0xfffffffd)
#define SET_SPIMST2_TX_EMPTY_FLAG(_VAL_)                                  SET_REG(ADR_SPIMST2_STATUS,_VAL_,2,0xfffffffb)
#define SET_SPIMST2_RX_NOT_EMPTYFLAG(_VAL_)                               SET_REG(ADR_SPIMST2_STATUS,_VAL_,3,0xfffffff7)
#define SET_SPIMST2_RX_FULL_FLAG(_VAL_)                                   SET_REG(ADR_SPIMST2_STATUS,_VAL_,4,0xffffffef)
#define SET_SPIMST2_TX_ERROR_FLAG(_VAL_)                                  SET_REG(ADR_SPIMST2_STATUS,_VAL_,5,0xffffffdf)
#define SET_SPIMST2_TXE_INT_UNMASK(_VAL_)                                 SET_REG(ADR_SPIMST2_INT_MASK,_VAL_,0,0xfffffffe)
#define SET_SPIMST2_TXO_INT_UNMASK(_VAL_)                                 SET_REG(ADR_SPIMST2_INT_MASK,_VAL_,1,0xfffffffd)
#define SET_SPIMST2_RXU_INT_UNMASK(_VAL_)                                 SET_REG(ADR_SPIMST2_INT_MASK,_VAL_,2,0xfffffffb)
#define SET_SPIMST2_RXO_INT_UNMASK(_VAL_)                                 SET_REG(ADR_SPIMST2_INT_MASK,_VAL_,3,0xfffffff7)
#define SET_SPIMST2_RXF_INT_UNMASK(_VAL_)                                 SET_REG(ADR_SPIMST2_INT_MASK,_VAL_,4,0xffffffef)
#define SET_SPIMST2_TXE_INT(_VAL_)                                        SET_REG(ADR_SPIMST2_INT,_VAL_,0,0xfffffffe)
#define SET_SPIMST2_TXO_INT(_VAL_)                                        SET_REG(ADR_SPIMST2_INT,_VAL_,1,0xfffffffd)
#define SET_SPIMST2_RXU_INT(_VAL_)                                        SET_REG(ADR_SPIMST2_INT,_VAL_,2,0xfffffffb)
#define SET_SPIMST2_RXO_INT(_VAL_)                                        SET_REG(ADR_SPIMST2_INT,_VAL_,3,0xfffffff7)
#define SET_SPIMST2_RXF_INT(_VAL_)                                        SET_REG(ADR_SPIMST2_INT,_VAL_,4,0xffffffef)
#define SET_SPIMST2_COMP_VERS(_VAL_)                                      SET_REG(ADR_SPIMST2_COMP_VERSION,_VAL_,0,0x00000000)
#define SET_SPIMST2_TRX_DATA(_VAL_)                                       SET_REG(ADR_SPIMST2_TRX_DATA,_VAL_,0,0x00000000)
#define SET_SPI_PERISLV_DATA_LEN(_VAL_)                                   SET_REG(ADR_SPI_PERISLV_CFG0,_VAL_,0,0xfffffff0)
#define SET_SPI_PERISLV_CPHA(_VAL_)                                       SET_REG(ADR_SPI_PERISLV_CFG0,_VAL_,6,0xffffffbf)
#define SET_SPI_PERISLV_CPOL(_VAL_)                                       SET_REG(ADR_SPI_PERISLV_CFG0,_VAL_,7,0xffffff7f)
#define SET_SPI_PERISLV_TRX_MODE(_VAL_)                                   SET_REG(ADR_SPI_PERISLV_CFG0,_VAL_,8,0xfffffcff)
#define SET_SPI_PERISLV_ENABLE(_VAL_)                                     SET_REG(ADR_SPI_PERISLV_EN,_VAL_,0,0xfffffffe)
#define SET_SPI_PERISLV_TXFIFO_TH(_VAL_)                                  SET_REG(ADR_SPI_PERISLV_TXFIFO_TH,_VAL_,0,0xfffffff0)
#define SET_SPI_PERISLV_RXFIFO_TH(_VAL_)                                  SET_REG(ADR_SPI_PERISLV_RXFIFO_TH,_VAL_,0,0xfffffff0)
#define SET_SPIPERISLVTRXBUSYFLAG(_VAL_)                                  SET_REG(ADR_SPI_PERISLV_STATUS,_VAL_,0,0xfffffffe)
#define SET_SPIPERISLVTXNOTFULLFLAG(_VAL_)                                SET_REG(ADR_SPI_PERISLV_STATUS,_VAL_,1,0xfffffffd)
#define SET_SPIPERISLVTXEMPTYFLAG(_VAL_)                                  SET_REG(ADR_SPI_PERISLV_STATUS,_VAL_,2,0xfffffffb)
#define SET_SPIPERISLVRXNOTEMPTYFLAG(_VAL_)                               SET_REG(ADR_SPI_PERISLV_STATUS,_VAL_,3,0xfffffff7)
#define SET_SPIPERISLVRXFULLFLAG(_VAL_)                                   SET_REG(ADR_SPI_PERISLV_STATUS,_VAL_,4,0xffffffef)
#define SET_SPIPERISLVTXERRORFLAG(_VAL_)                                  SET_REG(ADR_SPI_PERISLV_STATUS,_VAL_,5,0xffffffdf)
#define SET_SPI_PERISLV_TXE_INT_UNMASK(_VAL_)                             SET_REG(ADR_SPI_PERISLV_INT_MASK,_VAL_,0,0xfffffffe)
#define SET_SPI_PERISLV_TXO_INT_UNMASK(_VAL_)                             SET_REG(ADR_SPI_PERISLV_INT_MASK,_VAL_,1,0xfffffffd)
#define SET_SPI_PERISLV_RXU_INT_UNMASK(_VAL_)                             SET_REG(ADR_SPI_PERISLV_INT_MASK,_VAL_,2,0xfffffffb)
#define SET_SPI_PERISLV_RXO_INT_UNMASK(_VAL_)                             SET_REG(ADR_SPI_PERISLV_INT_MASK,_VAL_,3,0xfffffff7)
#define SET_SPI_PERISLV_RXF_INT_UNMASK(_VAL_)                             SET_REG(ADR_SPI_PERISLV_INT_MASK,_VAL_,4,0xffffffef)
#define SET_SPI_PERISLV_TXE_INT(_VAL_)                                    SET_REG(ADR_SPI_PERISLV_INT,_VAL_,0,0xfffffffe)
#define SET_SPI_PERISLV_TXO_INT(_VAL_)                                    SET_REG(ADR_SPI_PERISLV_INT,_VAL_,1,0xfffffffd)
#define SET_SPI_PERISLV_RXU_INT(_VAL_)                                    SET_REG(ADR_SPI_PERISLV_INT,_VAL_,2,0xfffffffb)
#define SET_SPI_PERISLV_RXO_INT(_VAL_)                                    SET_REG(ADR_SPI_PERISLV_INT,_VAL_,3,0xfffffff7)
#define SET_SPI_PERISLV_RXF_INT(_VAL_)                                    SET_REG(ADR_SPI_PERISLV_INT,_VAL_,4,0xffffffef)
#define SET_SPI_PERISLV_TXE_RAW_INT(_VAL_)                                SET_REG(ADR_SPI_PERISLV_RAW_INT,_VAL_,0,0xfffffffe)
#define SET_SPI_PERISLV_TXO_RAW_INT(_VAL_)                                SET_REG(ADR_SPI_PERISLV_RAW_INT,_VAL_,1,0xfffffffd)
#define SET_SPI_PERISLV_RXU_RAW_INT(_VAL_)                                SET_REG(ADR_SPI_PERISLV_RAW_INT,_VAL_,2,0xfffffffb)
#define SET_SPI_PERISLV_RXO_RAW_INT(_VAL_)                                SET_REG(ADR_SPI_PERISLV_RAW_INT,_VAL_,3,0xfffffff7)
#define SET_SPI_PERISLV_RXF_RAW_INT(_VAL_)                                SET_REG(ADR_SPI_PERISLV_RAW_INT,_VAL_,4,0xffffffef)
#define SET_SPI_PERISLV_COMP_VERS(_VAL_)                                  SET_REG(ADR_SPI_PERISLV_COMP_VERSION,_VAL_,0,0x00000000)
#define SET_SPI_PERISLV_TRX_DATA(_VAL_)                                   SET_REG(ADR_SPI_PERISLV_TRX_DATA,_VAL_,0,0x00000000)
#define SET_SPI_PERISLV1_DATA_LEN(_VAL_)                                  SET_REG(ADR_SPI_PERISLV1_CFG0,_VAL_,0,0xfffffff0)
#define SET_SPI_PERISLV1_CPHA(_VAL_)                                      SET_REG(ADR_SPI_PERISLV1_CFG0,_VAL_,6,0xffffffbf)
#define SET_SPI_PERISLV1_CPOL(_VAL_)                                      SET_REG(ADR_SPI_PERISLV1_CFG0,_VAL_,7,0xffffff7f)
#define SET_SPI_PERISLV1_TRX_MODE(_VAL_)                                  SET_REG(ADR_SPI_PERISLV1_CFG0,_VAL_,8,0xfffffcff)
#define SET_SPI_PERISLV1_ENABLE(_VAL_)                                    SET_REG(ADR_SPI_PERISLV1_EN,_VAL_,0,0xfffffffe)
#define SET_SPI_PERISLV1_TXFIFO_TH(_VAL_)                                 SET_REG(ADR_SPI_PERISLV1_TXFIFO_TH,_VAL_,0,0xfffffff0)
#define SET_SPI_PERISLV1_RXFIFO_TH(_VAL_)                                 SET_REG(ADR_SPI_PERISLV1_RXFIFO_TH,_VAL_,0,0xfffffff0)
#define SET_SPIPERISLV1TRXBUSYFLAG(_VAL_)                                 SET_REG(ADR_SPI_PERISLV1_STATUS,_VAL_,0,0xfffffffe)
#define SET_SPIPERISLV1TXNOTFULLFLAG(_VAL_)                               SET_REG(ADR_SPI_PERISLV1_STATUS,_VAL_,1,0xfffffffd)
#define SET_SPIPERISLV1TXEMPTYFLAG(_VAL_)                                 SET_REG(ADR_SPI_PERISLV1_STATUS,_VAL_,2,0xfffffffb)
#define SET_SPIPERISLV1RXNOTEMPTYFLAG(_VAL_)                              SET_REG(ADR_SPI_PERISLV1_STATUS,_VAL_,3,0xfffffff7)
#define SET_SPIPERISLV1RXFULLFLAG(_VAL_)                                  SET_REG(ADR_SPI_PERISLV1_STATUS,_VAL_,4,0xffffffef)
#define SET_SPIPERISLV1TXERRORFLAG(_VAL_)                                 SET_REG(ADR_SPI_PERISLV1_STATUS,_VAL_,5,0xffffffdf)
#define SET_SPI_PERISLV1_TXE_INT_UNMASK(_VAL_)                            SET_REG(ADR_SPI_PERISLV1_INT_MASK,_VAL_,0,0xfffffffe)
#define SET_SPI_PERISLV1_TXO_INT_UNMASK(_VAL_)                            SET_REG(ADR_SPI_PERISLV1_INT_MASK,_VAL_,1,0xfffffffd)
#define SET_SPI_PERISLV1_RXU_INT_UNMASK(_VAL_)                            SET_REG(ADR_SPI_PERISLV1_INT_MASK,_VAL_,2,0xfffffffb)
#define SET_SPI_PERISLV1_RXO_INT_UNMASK(_VAL_)                            SET_REG(ADR_SPI_PERISLV1_INT_MASK,_VAL_,3,0xfffffff7)
#define SET_SPI_PERISLV1_RXF_INT_UNMASK(_VAL_)                            SET_REG(ADR_SPI_PERISLV1_INT_MASK,_VAL_,4,0xffffffef)
#define SET_SPI_PERISLV1_TXE_INT(_VAL_)                                   SET_REG(ADR_SPI_PERISLV1_INT,_VAL_,0,0xfffffffe)
#define SET_SPI_PERISLV1_TXO_INT(_VAL_)                                   SET_REG(ADR_SPI_PERISLV1_INT,_VAL_,1,0xfffffffd)
#define SET_SPI_PERISLV1_RXU_INT(_VAL_)                                   SET_REG(ADR_SPI_PERISLV1_INT,_VAL_,2,0xfffffffb)
#define SET_SPI_PERISLV1_RXO_INT(_VAL_)                                   SET_REG(ADR_SPI_PERISLV1_INT,_VAL_,3,0xfffffff7)
#define SET_SPI_PERISLV1_RXF_INT(_VAL_)                                   SET_REG(ADR_SPI_PERISLV1_INT,_VAL_,4,0xffffffef)
#define SET_SPI_PERISLV1_TXE_RAW_INT(_VAL_)                               SET_REG(ADR_SPI_PERISLV1_RAW_INT,_VAL_,0,0xfffffffe)
#define SET_SPI_PERISLV1_TXO_RAW_INT(_VAL_)                               SET_REG(ADR_SPI_PERISLV1_RAW_INT,_VAL_,1,0xfffffffd)
#define SET_SPI_PERISLV1_RXU_RAW_INT(_VAL_)                               SET_REG(ADR_SPI_PERISLV1_RAW_INT,_VAL_,2,0xfffffffb)
#define SET_SPI_PERISLV1_RXO_RAW_INT(_VAL_)                               SET_REG(ADR_SPI_PERISLV1_RAW_INT,_VAL_,3,0xfffffff7)
#define SET_SPI_PERISLV1_RXF_RAW_INT(_VAL_)                               SET_REG(ADR_SPI_PERISLV1_RAW_INT,_VAL_,4,0xffffffef)
#define SET_SPI_PERISLV1_COMP_VERS(_VAL_)                                 SET_REG(ADR_SPI_PERISLV1_COMP_VERSION,_VAL_,0,0x00000000)
#define SET_SPI_PERISLV1_TRX_DATA(_VAL_)                                  SET_REG(ADR_SPI_PERISLV1_TRX_DATA,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_SAR0(_VAL_)                                         SET_REG(ADR_SBUS_SAR0,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_DAR0(_VAL_)                                         SET_REG(ADR_SBUS_DAR0,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_LLP0(_VAL_)                                         SET_REG(ADR_SBUS_LLP0,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_INTR_EN0(_VAL_)                                     SET_REG(ADR_SBUS_CTL0_1,_VAL_,0,0xfffffffe)
#define SET_SBUS_DMAC_DST_TR_WIDTH0(_VAL_)                                SET_REG(ADR_SBUS_CTL0_1,_VAL_,1,0xfffffff1)
#define SET_SBUS_DMAC_SRC_TR_WIDTH0(_VAL_)                                SET_REG(ADR_SBUS_CTL0_1,_VAL_,4,0xffffff8f)
#define SET_SBUS_DMAC_DINC0(_VAL_)                                        SET_REG(ADR_SBUS_CTL0_1,_VAL_,7,0xfffffe7f)
#define SET_SBUS_DMAC_SINC0(_VAL_)                                        SET_REG(ADR_SBUS_CTL0_1,_VAL_,9,0xfffff9ff)
#define SET_SBUS_DMAC_DST_MSIZE0(_VAL_)                                   SET_REG(ADR_SBUS_CTL0_1,_VAL_,11,0xffffc7ff)
#define SET_SBUS_DMAC_SRC_MSIZE0(_VAL_)                                   SET_REG(ADR_SBUS_CTL0_1,_VAL_,14,0xfffe3fff)
#define SET_SBUS_DMAC_FC_MODE0(_VAL_)                                     SET_REG(ADR_SBUS_CTL0_1,_VAL_,20,0xff8fffff)
#define SET_SBUS_LLP_DST0_EN(_VAL_)                                       SET_REG(ADR_SBUS_CTL0_1,_VAL_,27,0xf7ffffff)
#define SET_SBUS_LLP_SRC0_EN(_VAL_)                                       SET_REG(ADR_SBUS_CTL0_1,_VAL_,28,0xefffffff)
#define SET_SBUS_DMAC_BLOCK0(_VAL_)                                       SET_REG(ADR_SBUS_CTL0_2,_VAL_,0,0xfffff000)
#define SET_SBUS_DMAC_CH0_PRIOR(_VAL_)                                    SET_REG(ADR_SBUS_CFG0_1,_VAL_,5,0xffffffdf)
#define SET_SBUS_DMAC_HS_SEL_DST0(_VAL_)                                  SET_REG(ADR_SBUS_CFG0_1,_VAL_,10,0xfffffbff)
#define SET_SBUS_DMAC_HS_SEL_SRC0(_VAL_)                                  SET_REG(ADR_SBUS_CFG0_1,_VAL_,11,0xfffff7ff)
#define SET_SBUS_DMAC_MAX_BURST_LEN0(_VAL_)                               SET_REG(ADR_SBUS_CFG0_1,_VAL_,20,0xc00fffff)
#define SET_SBUS_RELOAD_SRC0(_VAL_)                                       SET_REG(ADR_SBUS_CFG0_1,_VAL_,30,0xbfffffff)
#define SET_SBUS_RELOAD_DSC0(_VAL_)                                       SET_REG(ADR_SBUS_CFG0_1,_VAL_,31,0x7fffffff)
#define SET_SBUS_DMAC_SRC_HS_BUS_SEL0(_VAL_)                              SET_REG(ADR_SBUS_CFG0_2,_VAL_,7,0xfffff87f)
#define SET_SBUS_DMAC_DST_HS_BUS_SEL0(_VAL_)                              SET_REG(ADR_SBUS_CFG0_2,_VAL_,11,0xffff87ff)
#define SET_SBUS_DMAC_SGI0(_VAL_)                                         SET_REG(ADR_SBUS_SGR0,_VAL_,0,0xfff00000)
#define SET_SBUS_DMAC_SGC0(_VAL_)                                         SET_REG(ADR_SBUS_SGR0,_VAL_,20,0x000fffff)
#define SET_SBUS_DMAC_DSI0(_VAL_)                                         SET_REG(ADR_SBUS_DSR0,_VAL_,0,0xfff00000)
#define SET_SBUS_DMAC_DSC0(_VAL_)                                         SET_REG(ADR_SBUS_DSR0,_VAL_,20,0x000fffff)
#define SET_SBUS_DMAC_SAR1(_VAL_)                                         SET_REG(ADR_SBUS_SAR1,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_DAR1(_VAL_)                                         SET_REG(ADR_SBUS_DAR1,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_LLP1(_VAL_)                                         SET_REG(ADR_SBUS_LLP1,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_INTR_EN1(_VAL_)                                     SET_REG(ADR_SBUS_CTL1_1,_VAL_,0,0xfffffffe)
#define SET_SBUS_DMAC_DST_TR_WIDTH1(_VAL_)                                SET_REG(ADR_SBUS_CTL1_1,_VAL_,1,0xfffffff1)
#define SET_SBUS_DMAC_SRC_TR_WIDTH1(_VAL_)                                SET_REG(ADR_SBUS_CTL1_1,_VAL_,4,0xffffff8f)
#define SET_SBUS_DMAC_DINC1(_VAL_)                                        SET_REG(ADR_SBUS_CTL1_1,_VAL_,7,0xfffffe7f)
#define SET_SBUS_DMAC_SINC1(_VAL_)                                        SET_REG(ADR_SBUS_CTL1_1,_VAL_,9,0xfffff9ff)
#define SET_SBUS_DMAC_DST_MSIZE1(_VAL_)                                   SET_REG(ADR_SBUS_CTL1_1,_VAL_,11,0xffffc7ff)
#define SET_SBUS_DMAC_SRC_MSIZE1(_VAL_)                                   SET_REG(ADR_SBUS_CTL1_1,_VAL_,14,0xfffe3fff)
#define SET_SBUS_DMAC_FC_MODE1(_VAL_)                                     SET_REG(ADR_SBUS_CTL1_1,_VAL_,20,0xff8fffff)
#define SET_SBUS_LLP_DST1_EN(_VAL_)                                       SET_REG(ADR_SBUS_CTL1_1,_VAL_,27,0xf7ffffff)
#define SET_SBUS_LLP_SRC1_EN(_VAL_)                                       SET_REG(ADR_SBUS_CTL1_1,_VAL_,28,0xefffffff)
#define SET_SBUS_DMAC_BLOCK1(_VAL_)                                       SET_REG(ADR_SBUS_CTL1_2,_VAL_,0,0xfffff000)
#define SET_SBUS_DMAC_CH1_PRIOR(_VAL_)                                    SET_REG(ADR_SBUS_CFG1_1,_VAL_,5,0xffffffdf)
#define SET_SBUS_DMAC_HS_SEL_DST1(_VAL_)                                  SET_REG(ADR_SBUS_CFG1_1,_VAL_,10,0xfffffbff)
#define SET_SBUS_DMAC_HS_SEL_SRC1(_VAL_)                                  SET_REG(ADR_SBUS_CFG1_1,_VAL_,11,0xfffff7ff)
#define SET_SBUS_DMAC_MAX_BURST_LEN1(_VAL_)                               SET_REG(ADR_SBUS_CFG1_1,_VAL_,20,0xc00fffff)
#define SET_SBUS_RELOAD_SRC1(_VAL_)                                       SET_REG(ADR_SBUS_CFG1_1,_VAL_,30,0xbfffffff)
#define SET_SBUS_RELOAD_DSC1(_VAL_)                                       SET_REG(ADR_SBUS_CFG1_1,_VAL_,31,0x7fffffff)
#define SET_SBUS_DMAC_SRC_HS_BUS_SEL1(_VAL_)                              SET_REG(ADR_SBUS_CFG1_2,_VAL_,7,0xfffff87f)
#define SET_SBUS_DMAC_DST_HS_BUS_SEL1(_VAL_)                              SET_REG(ADR_SBUS_CFG1_2,_VAL_,11,0xffff87ff)
#define SET_SBUS_DMAC_SGI1(_VAL_)                                         SET_REG(ADR_SBUS_SGR1,_VAL_,0,0xfff00000)
#define SET_SBUS_DMAC_SGC1(_VAL_)                                         SET_REG(ADR_SBUS_SGR1,_VAL_,20,0x000fffff)
#define SET_SBUS_DMAC_DSI1(_VAL_)                                         SET_REG(ADR_SBUS_DSR1,_VAL_,0,0xfff00000)
#define SET_SBUS_DMAC_DSC1(_VAL_)                                         SET_REG(ADR_SBUS_DSR1,_VAL_,20,0x000fffff)
#define SET_SBUS_DMAC_SAR2(_VAL_)                                         SET_REG(ADR_SBUS_SAR2,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_DAR2(_VAL_)                                         SET_REG(ADR_SBUS_DAR2,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_LLP2(_VAL_)                                         SET_REG(ADR_SBUS_LLP2,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_INTR_EN2(_VAL_)                                     SET_REG(ADR_SBUS_CTL2_1,_VAL_,0,0xfffffffe)
#define SET_SBUS_DMAC_DST_TR_WIDTH2(_VAL_)                                SET_REG(ADR_SBUS_CTL2_1,_VAL_,1,0xfffffff1)
#define SET_SBUS_DMAC_SRC_TR_WIDTH2(_VAL_)                                SET_REG(ADR_SBUS_CTL2_1,_VAL_,4,0xffffff8f)
#define SET_SBUS_DMAC_DINC2(_VAL_)                                        SET_REG(ADR_SBUS_CTL2_1,_VAL_,7,0xfffffe7f)
#define SET_SBUS_DMAC_SINC2(_VAL_)                                        SET_REG(ADR_SBUS_CTL2_1,_VAL_,9,0xfffff9ff)
#define SET_SBUS_DMAC_DST_MSIZE2(_VAL_)                                   SET_REG(ADR_SBUS_CTL2_1,_VAL_,11,0xffffc7ff)
#define SET_SBUS_DMAC_SRC_MSIZE2(_VAL_)                                   SET_REG(ADR_SBUS_CTL2_1,_VAL_,14,0xfffe3fff)
#define SET_SBUS_DMAC_FC_MODE2(_VAL_)                                     SET_REG(ADR_SBUS_CTL2_1,_VAL_,20,0xff8fffff)
#define SET_SBUS_LLP_DST2_EN(_VAL_)                                       SET_REG(ADR_SBUS_CTL2_1,_VAL_,27,0xf7ffffff)
#define SET_SBUS_LLP_SRC2_EN(_VAL_)                                       SET_REG(ADR_SBUS_CTL2_1,_VAL_,28,0xefffffff)
#define SET_SBUS_DMAC_BLOCK2(_VAL_)                                       SET_REG(ADR_SBUS_CTL2_2,_VAL_,0,0xfffff000)
#define SET_SBUS_DMAC_CH2_PRIOR(_VAL_)                                    SET_REG(ADR_SBUS_CFG2_1,_VAL_,5,0xffffffdf)
#define SET_SBUS_DMAC_HS_SEL_DST2(_VAL_)                                  SET_REG(ADR_SBUS_CFG2_1,_VAL_,10,0xfffffbff)
#define SET_SBUS_DMAC_HS_SEL_SRC2(_VAL_)                                  SET_REG(ADR_SBUS_CFG2_1,_VAL_,11,0xfffff7ff)
#define SET_SBUS_DMAC_MAX_BURST_LEN2(_VAL_)                               SET_REG(ADR_SBUS_CFG2_1,_VAL_,20,0xc00fffff)
#define SET_SBUS_RELOAD_SRC2(_VAL_)                                       SET_REG(ADR_SBUS_CFG2_1,_VAL_,30,0xbfffffff)
#define SET_SBUS_RELOAD_DSC2(_VAL_)                                       SET_REG(ADR_SBUS_CFG2_1,_VAL_,31,0x7fffffff)
#define SET_SBUS_DMAC_SRC_HS_BUS_SEL2(_VAL_)                              SET_REG(ADR_SBUS_CFG2_2,_VAL_,7,0xfffff87f)
#define SET_SBUS_DMAC_DST_HS_BUS_SEL2(_VAL_)                              SET_REG(ADR_SBUS_CFG2_2,_VAL_,11,0xffff87ff)
#define SET_SBUS_DMAC_SGI2(_VAL_)                                         SET_REG(ADR_SBUS_SGR2,_VAL_,0,0xfff00000)
#define SET_SBUS_DMAC_SGC2(_VAL_)                                         SET_REG(ADR_SBUS_SGR2,_VAL_,20,0x000fffff)
#define SET_SBUS_DMAC_DSI2(_VAL_)                                         SET_REG(ADR_SBUS_DSR2,_VAL_,0,0xfff00000)
#define SET_SBUS_DMAC_DSC2(_VAL_)                                         SET_REG(ADR_SBUS_DSR2,_VAL_,20,0x000fffff)
#define SET_SBUS_DMAC_SAR3(_VAL_)                                         SET_REG(ADR_SBUS_SAR3,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_DAR3(_VAL_)                                         SET_REG(ADR_SBUS_DAR3,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_LLP3(_VAL_)                                         SET_REG(ADR_SBUS_LLP3,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_INTR_EN3(_VAL_)                                     SET_REG(ADR_SBUS_CTL3_1,_VAL_,0,0xfffffffe)
#define SET_SBUS_DMAC_DST_TR_WIDTH3(_VAL_)                                SET_REG(ADR_SBUS_CTL3_1,_VAL_,1,0xfffffff1)
#define SET_SBUS_DMAC_SRC_TR_WIDTH3(_VAL_)                                SET_REG(ADR_SBUS_CTL3_1,_VAL_,4,0xffffff8f)
#define SET_SBUS_DMAC_DINC3(_VAL_)                                        SET_REG(ADR_SBUS_CTL3_1,_VAL_,7,0xfffffe7f)
#define SET_SBUS_DMAC_SINC3(_VAL_)                                        SET_REG(ADR_SBUS_CTL3_1,_VAL_,9,0xfffff9ff)
#define SET_SBUS_DMAC_DST_MSIZE3(_VAL_)                                   SET_REG(ADR_SBUS_CTL3_1,_VAL_,11,0xffffc7ff)
#define SET_SBUS_DMAC_SRC_MSIZE3(_VAL_)                                   SET_REG(ADR_SBUS_CTL3_1,_VAL_,14,0xfffe3fff)
#define SET_SBUS_DMAC_FC_MODE3(_VAL_)                                     SET_REG(ADR_SBUS_CTL3_1,_VAL_,20,0xff8fffff)
#define SET_SBUS_LLP_DST3_EN(_VAL_)                                       SET_REG(ADR_SBUS_CTL3_1,_VAL_,27,0xf7ffffff)
#define SET_SBUS_LLP_SRC3_EN(_VAL_)                                       SET_REG(ADR_SBUS_CTL3_1,_VAL_,28,0xefffffff)
#define SET_SBUS_DMAC_BLOCK3(_VAL_)                                       SET_REG(ADR_SBUS_CTL3_2,_VAL_,0,0xfffff000)
#define SET_SBUS_DMAC_CH3_PRIOR(_VAL_)                                    SET_REG(ADR_SBUS_CFG3_1,_VAL_,5,0xffffffdf)
#define SET_SBUS_DMAC_HS_SEL_DST3(_VAL_)                                  SET_REG(ADR_SBUS_CFG3_1,_VAL_,10,0xfffffbff)
#define SET_SBUS_DMAC_HS_SEL_SRC3(_VAL_)                                  SET_REG(ADR_SBUS_CFG3_1,_VAL_,11,0xfffff7ff)
#define SET_SBUS_DMAC_MAX_BURST_LEN3(_VAL_)                               SET_REG(ADR_SBUS_CFG3_1,_VAL_,20,0xc00fffff)
#define SET_SBUS_RELOAD_SRC3(_VAL_)                                       SET_REG(ADR_SBUS_CFG3_1,_VAL_,30,0xbfffffff)
#define SET_SBUS_RELOAD_DSC3(_VAL_)                                       SET_REG(ADR_SBUS_CFG3_1,_VAL_,31,0x7fffffff)
#define SET_SBUS_DMAC_SRC_HS_BUS_SEL3(_VAL_)                              SET_REG(ADR_SBUS_CFG3_2,_VAL_,7,0xfffff87f)
#define SET_SBUS_DMAC_DST_HS_BUS_SEL3(_VAL_)                              SET_REG(ADR_SBUS_CFG3_2,_VAL_,11,0xffff87ff)
#define SET_SBUS_DMAC_SGI3(_VAL_)                                         SET_REG(ADR_SBUS_SGR3,_VAL_,0,0xfff00000)
#define SET_SBUS_DMAC_SGC3(_VAL_)                                         SET_REG(ADR_SBUS_SGR3,_VAL_,20,0x000fffff)
#define SET_SBUS_DMAC_DSI3(_VAL_)                                         SET_REG(ADR_SBUS_DSR3,_VAL_,0,0xfff00000)
#define SET_SBUS_DMAC_DSC3(_VAL_)                                         SET_REG(ADR_SBUS_DSR3,_VAL_,20,0x000fffff)
#define SET_SBUS_DMAC_SAR4(_VAL_)                                         SET_REG(ADR_SBUS_SAR4,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_DAR4(_VAL_)                                         SET_REG(ADR_SBUS_DAR4,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_LLP4(_VAL_)                                         SET_REG(ADR_SBUS_LLP4,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_INTR_EN4(_VAL_)                                     SET_REG(ADR_SBUS_CTL4_1,_VAL_,0,0xfffffffe)
#define SET_SBUS_DMAC_DST_TR_WIDTH4(_VAL_)                                SET_REG(ADR_SBUS_CTL4_1,_VAL_,1,0xfffffff1)
#define SET_SBUS_DMAC_SRC_TR_WIDTH4(_VAL_)                                SET_REG(ADR_SBUS_CTL4_1,_VAL_,4,0xffffff8f)
#define SET_SBUS_DMAC_DINC4(_VAL_)                                        SET_REG(ADR_SBUS_CTL4_1,_VAL_,7,0xfffffe7f)
#define SET_SBUS_DMAC_SINC4(_VAL_)                                        SET_REG(ADR_SBUS_CTL4_1,_VAL_,9,0xfffff9ff)
#define SET_SBUS_DMAC_DST_MSIZE4(_VAL_)                                   SET_REG(ADR_SBUS_CTL4_1,_VAL_,11,0xffffc7ff)
#define SET_SBUS_DMAC_SRC_MSIZE4(_VAL_)                                   SET_REG(ADR_SBUS_CTL4_1,_VAL_,14,0xfffe3fff)
#define SET_SBUS_DMAC_FC_MODE4(_VAL_)                                     SET_REG(ADR_SBUS_CTL4_1,_VAL_,20,0xff8fffff)
#define SET_SBUS_LLP_DST4_EN(_VAL_)                                       SET_REG(ADR_SBUS_CTL4_1,_VAL_,27,0xf7ffffff)
#define SET_SBUS_LLP_SRC4_EN(_VAL_)                                       SET_REG(ADR_SBUS_CTL4_1,_VAL_,28,0xefffffff)
#define SET_SBUS_DMAC_BLOCK4(_VAL_)                                       SET_REG(ADR_SBUS_CTL4_2,_VAL_,0,0xfffff000)
#define SET_SBUS_DMAC_CH4_PRIOR(_VAL_)                                    SET_REG(ADR_SBUS_CFG4_1,_VAL_,5,0xffffffdf)
#define SET_SBUS_DMAC_HS_SEL_DST4(_VAL_)                                  SET_REG(ADR_SBUS_CFG4_1,_VAL_,10,0xfffffbff)
#define SET_SBUS_DMAC_HS_SEL_SRC4(_VAL_)                                  SET_REG(ADR_SBUS_CFG4_1,_VAL_,11,0xfffff7ff)
#define SET_SBUS_DMAC_MAX_BURST_LEN4(_VAL_)                               SET_REG(ADR_SBUS_CFG4_1,_VAL_,20,0xc00fffff)
#define SET_SBUS_RELOAD_SRC4(_VAL_)                                       SET_REG(ADR_SBUS_CFG4_1,_VAL_,30,0xbfffffff)
#define SET_SBUS_RELOAD_DSC4(_VAL_)                                       SET_REG(ADR_SBUS_CFG4_1,_VAL_,31,0x7fffffff)
#define SET_SBUS_DMAC_SRC_HS_BUS_SEL4(_VAL_)                              SET_REG(ADR_SBUS_CFG4_2,_VAL_,7,0xfffff87f)
#define SET_SBUS_DMAC_DST_HS_BUS_SEL4(_VAL_)                              SET_REG(ADR_SBUS_CFG4_2,_VAL_,11,0xffff87ff)
#define SET_SBUS_DMAC_SGI4(_VAL_)                                         SET_REG(ADR_SBUS_SGR4,_VAL_,0,0xfff00000)
#define SET_SBUS_DMAC_SGC4(_VAL_)                                         SET_REG(ADR_SBUS_SGR4,_VAL_,20,0x000fffff)
#define SET_SBUS_DMAC_DSI4(_VAL_)                                         SET_REG(ADR_SBUS_DSR4,_VAL_,0,0xfff00000)
#define SET_SBUS_DMAC_DSC4(_VAL_)                                         SET_REG(ADR_SBUS_DSR4,_VAL_,20,0x000fffff)
#define SET_SBUS_DMAC_SAR5(_VAL_)                                         SET_REG(ADR_SBUS_SAR5,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_DAR5(_VAL_)                                         SET_REG(ADR_SBUS_DAR5,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_LLP5(_VAL_)                                         SET_REG(ADR_SBUS_LLP5,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_INTR_EN5(_VAL_)                                     SET_REG(ADR_SBUS_CTL5_1,_VAL_,0,0xfffffffe)
#define SET_SBUS_DMAC_DST_TR_WIDTH5(_VAL_)                                SET_REG(ADR_SBUS_CTL5_1,_VAL_,1,0xfffffff1)
#define SET_SBUS_DMAC_SRC_TR_WIDTH5(_VAL_)                                SET_REG(ADR_SBUS_CTL5_1,_VAL_,4,0xffffff8f)
#define SET_SBUS_DMAC_DINC5(_VAL_)                                        SET_REG(ADR_SBUS_CTL5_1,_VAL_,7,0xfffffe7f)
#define SET_SBUS_DMAC_SINC5(_VAL_)                                        SET_REG(ADR_SBUS_CTL5_1,_VAL_,9,0xfffff9ff)
#define SET_SBUS_DMAC_DST_MSIZE5(_VAL_)                                   SET_REG(ADR_SBUS_CTL5_1,_VAL_,11,0xffffc7ff)
#define SET_SBUS_DMAC_SRC_MSIZE5(_VAL_)                                   SET_REG(ADR_SBUS_CTL5_1,_VAL_,14,0xfffe3fff)
#define SET_SBUS_DMAC_FC_MODE5(_VAL_)                                     SET_REG(ADR_SBUS_CTL5_1,_VAL_,20,0xff8fffff)
#define SET_SBUS_LLP_DST5_EN(_VAL_)                                       SET_REG(ADR_SBUS_CTL5_1,_VAL_,27,0xf7ffffff)
#define SET_SBUS_LLP_SRC5_EN(_VAL_)                                       SET_REG(ADR_SBUS_CTL5_1,_VAL_,28,0xefffffff)
#define SET_SBUS_DMAC_BLOCK5(_VAL_)                                       SET_REG(ADR_SBUS_CTL5_2,_VAL_,0,0xfffff000)
#define SET_SBUS_DMAC_CH5_PRIOR(_VAL_)                                    SET_REG(ADR_SBUS_CFG5_1,_VAL_,5,0xffffffdf)
#define SET_SBUS_DMAC_HS_SEL_DST5(_VAL_)                                  SET_REG(ADR_SBUS_CFG5_1,_VAL_,10,0xfffffbff)
#define SET_SBUS_DMAC_HS_SEL_SRC5(_VAL_)                                  SET_REG(ADR_SBUS_CFG5_1,_VAL_,11,0xfffff7ff)
#define SET_SBUS_DMAC_MAX_BURST_LEN5(_VAL_)                               SET_REG(ADR_SBUS_CFG5_1,_VAL_,20,0xc00fffff)
#define SET_SBUS_RELOAD_SRC5(_VAL_)                                       SET_REG(ADR_SBUS_CFG5_1,_VAL_,30,0xbfffffff)
#define SET_SBUS_RELOAD_DSC5(_VAL_)                                       SET_REG(ADR_SBUS_CFG5_1,_VAL_,31,0x7fffffff)
#define SET_SBUS_DMAC_SRC_HS_BUS_SEL5(_VAL_)                              SET_REG(ADR_SBUS_CFG5_2,_VAL_,7,0xfffff87f)
#define SET_SBUS_DMAC_DST_HS_BUS_SEL5(_VAL_)                              SET_REG(ADR_SBUS_CFG5_2,_VAL_,11,0xffff87ff)
#define SET_SBUS_DMAC_SGI5(_VAL_)                                         SET_REG(ADR_SBUS_SGR5,_VAL_,0,0xfff00000)
#define SET_SBUS_DMAC_SGC5(_VAL_)                                         SET_REG(ADR_SBUS_SGR5,_VAL_,20,0x000fffff)
#define SET_SBUS_DMAC_DSI5(_VAL_)                                         SET_REG(ADR_SBUS_DSR5,_VAL_,0,0xfff00000)
#define SET_SBUS_DMAC_DSC5(_VAL_)                                         SET_REG(ADR_SBUS_DSR5,_VAL_,20,0x000fffff)
#define SET_SBUS_DMAC_SAR6(_VAL_)                                         SET_REG(ADR_SBUS_SAR6,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_DAR6(_VAL_)                                         SET_REG(ADR_SBUS_DAR6,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_LLP6(_VAL_)                                         SET_REG(ADR_SBUS_LLP6,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_INTR_EN6(_VAL_)                                     SET_REG(ADR_SBUS_CTL6_1,_VAL_,0,0xfffffffe)
#define SET_SBUS_DMAC_DST_TR_WIDTH6(_VAL_)                                SET_REG(ADR_SBUS_CTL6_1,_VAL_,1,0xfffffff1)
#define SET_SBUS_DMAC_SRC_TR_WIDTH6(_VAL_)                                SET_REG(ADR_SBUS_CTL6_1,_VAL_,4,0xffffff8f)
#define SET_SBUS_DMAC_DINC6(_VAL_)                                        SET_REG(ADR_SBUS_CTL6_1,_VAL_,7,0xfffffe7f)
#define SET_SBUS_DMAC_SINC6(_VAL_)                                        SET_REG(ADR_SBUS_CTL6_1,_VAL_,9,0xfffff9ff)
#define SET_SBUS_DMAC_DST_MSIZE6(_VAL_)                                   SET_REG(ADR_SBUS_CTL6_1,_VAL_,11,0xffffc7ff)
#define SET_SBUS_DMAC_SRC_MSIZE6(_VAL_)                                   SET_REG(ADR_SBUS_CTL6_1,_VAL_,14,0xfffe3fff)
#define SET_SBUS_DMAC_FC_MODE6(_VAL_)                                     SET_REG(ADR_SBUS_CTL6_1,_VAL_,20,0xff8fffff)
#define SET_SBUS_LLP_DST6_EN(_VAL_)                                       SET_REG(ADR_SBUS_CTL6_1,_VAL_,27,0xf7ffffff)
#define SET_SBUS_LLP_SRC6_EN(_VAL_)                                       SET_REG(ADR_SBUS_CTL6_1,_VAL_,28,0xefffffff)
#define SET_SBUS_DMAC_BLOCK6(_VAL_)                                       SET_REG(ADR_SBUS_CTL6_2,_VAL_,0,0xfffff000)
#define SET_SBUS_DMAC_CH6_PRIOR(_VAL_)                                    SET_REG(ADR_SBUS_CFG6_1,_VAL_,5,0xffffffdf)
#define SET_SBUS_DMAC_HS_SEL_DST6(_VAL_)                                  SET_REG(ADR_SBUS_CFG6_1,_VAL_,10,0xfffffbff)
#define SET_SBUS_DMAC_HS_SEL_SRC6(_VAL_)                                  SET_REG(ADR_SBUS_CFG6_1,_VAL_,11,0xfffff7ff)
#define SET_SBUS_DMAC_MAX_BURST_LEN6(_VAL_)                               SET_REG(ADR_SBUS_CFG6_1,_VAL_,20,0xc00fffff)
#define SET_SBUS_RELOAD_SRC6(_VAL_)                                       SET_REG(ADR_SBUS_CFG6_1,_VAL_,30,0xbfffffff)
#define SET_SBUS_RELOAD_DSC6(_VAL_)                                       SET_REG(ADR_SBUS_CFG6_1,_VAL_,31,0x7fffffff)
#define SET_SBUS_DMAC_SRC_HS_BUS_SEL6(_VAL_)                              SET_REG(ADR_SBUS_CFG6_2,_VAL_,7,0xfffff87f)
#define SET_SBUS_DMAC_DST_HS_BUS_SEL6(_VAL_)                              SET_REG(ADR_SBUS_CFG6_2,_VAL_,11,0xffff87ff)
#define SET_SBUS_DMAC_SGI6(_VAL_)                                         SET_REG(ADR_SBUS_SGR6,_VAL_,0,0xfff00000)
#define SET_SBUS_DMAC_SGC6(_VAL_)                                         SET_REG(ADR_SBUS_SGR6,_VAL_,20,0x000fffff)
#define SET_SBUS_DMAC_DSI6(_VAL_)                                         SET_REG(ADR_SBUS_DSR6,_VAL_,0,0xfff00000)
#define SET_SBUS_DMAC_DSC6(_VAL_)                                         SET_REG(ADR_SBUS_DSR6,_VAL_,20,0x000fffff)
#define SET_SBUS_DMAC_SAR7(_VAL_)                                         SET_REG(ADR_SBUS_SAR7,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_DAR7(_VAL_)                                         SET_REG(ADR_SBUS_DAR7,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_LLP7(_VAL_)                                         SET_REG(ADR_SBUS_LLP7,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_INTR_EN7(_VAL_)                                     SET_REG(ADR_SBUS_CTL7_1,_VAL_,0,0xfffffffe)
#define SET_SBUS_DMAC_DST_TR_WIDTH7(_VAL_)                                SET_REG(ADR_SBUS_CTL7_1,_VAL_,1,0xfffffff1)
#define SET_SBUS_DMAC_SRC_TR_WIDTH7(_VAL_)                                SET_REG(ADR_SBUS_CTL7_1,_VAL_,4,0xffffff8f)
#define SET_SBUS_DMAC_DINC7(_VAL_)                                        SET_REG(ADR_SBUS_CTL7_1,_VAL_,7,0xfffffe7f)
#define SET_SBUS_DMAC_SINC7(_VAL_)                                        SET_REG(ADR_SBUS_CTL7_1,_VAL_,9,0xfffff9ff)
#define SET_SBUS_DMAC_DST_MSIZE7(_VAL_)                                   SET_REG(ADR_SBUS_CTL7_1,_VAL_,11,0xffffc7ff)
#define SET_SBUS_DMAC_SRC_MSIZE7(_VAL_)                                   SET_REG(ADR_SBUS_CTL7_1,_VAL_,14,0xfffe3fff)
#define SET_SBUS_DMAC_FC_MODE7(_VAL_)                                     SET_REG(ADR_SBUS_CTL7_1,_VAL_,20,0xff8fffff)
#define SET_SBUS_LLP_DST7_EN(_VAL_)                                       SET_REG(ADR_SBUS_CTL7_1,_VAL_,27,0xf7ffffff)
#define SET_SBUS_LLP_SRC7_E7(_VAL_)                                       SET_REG(ADR_SBUS_CTL7_1,_VAL_,28,0xefffffff)
#define SET_SBUS_DMAC_BLOCK7(_VAL_)                                       SET_REG(ADR_SBUS_CTL7_2,_VAL_,0,0xfffff000)
#define SET_SBUS_DMAC_CH7_PRIOR(_VAL_)                                    SET_REG(ADR_SBUS_CFG7_1,_VAL_,5,0xffffffdf)
#define SET_SBUS_DMAC_HS_SEL_DST7(_VAL_)                                  SET_REG(ADR_SBUS_CFG7_1,_VAL_,10,0xfffffbff)
#define SET_SBUS_DMAC_HS_SEL_SRC7(_VAL_)                                  SET_REG(ADR_SBUS_CFG7_1,_VAL_,11,0xfffff7ff)
#define SET_SBUS_DMAC_MAX_BURST_LEN7(_VAL_)                               SET_REG(ADR_SBUS_CFG7_1,_VAL_,20,0xc00fffff)
#define SET_SBUS_RELOAD_SRC7(_VAL_)                                       SET_REG(ADR_SBUS_CFG7_1,_VAL_,30,0xbfffffff)
#define SET_SBUS_RELOAD_DSC7(_VAL_)                                       SET_REG(ADR_SBUS_CFG7_1,_VAL_,31,0x7fffffff)
#define SET_SBUS_DMAC_SRC_HS_BUS_SEL7(_VAL_)                              SET_REG(ADR_SBUS_CFG7_2,_VAL_,7,0xfffff87f)
#define SET_SBUS_DMAC_DST_HS_BUS_SEL7(_VAL_)                              SET_REG(ADR_SBUS_CFG7_2,_VAL_,11,0xffff87ff)
#define SET_SBUS_DMAC_SGI7(_VAL_)                                         SET_REG(ADR_SBUS_SGR7,_VAL_,0,0xfff00000)
#define SET_SBUS_DMAC_SGC7(_VAL_)                                         SET_REG(ADR_SBUS_SGR7,_VAL_,20,0x000fffff)
#define SET_SBUS_DMAC_DSI7(_VAL_)                                         SET_REG(ADR_SBUS_DSR7,_VAL_,0,0xfff00000)
#define SET_SBUS_DMAC_DSC7(_VAL_)                                         SET_REG(ADR_SBUS_DSR7,_VAL_,20,0x000fffff)
#define SET_SBUS_DMAC_ISR(_VAL_)                                          SET_REG(ADR_SBUS_INTRSTATUSREG,_VAL_,0,0xffffff00)
#define SET_SBUS_DMAC_CH_DEMASK_TR(_VAL_)                                 SET_REG(ADR_SBUS_MASKTR,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_CH_DEMASK_ERR(_VAL_)                                SET_REG(ADR_SBUS_MASKERR,_VAL_,0,0x00000000)
#define SET_SBUS_DMAC_CH0_CLR_TR(_VAL_)                                   SET_REG(ADR_SBUS_CLRTR,_VAL_,0,0xfffffffe)
#define SET_SBUS_DMAC_CH1_CLR_TR(_VAL_)                                   SET_REG(ADR_SBUS_CLRTR,_VAL_,1,0xfffffffd)
#define SET_SBUS_DMAC_CH2_CLR_TR(_VAL_)                                   SET_REG(ADR_SBUS_CLRTR,_VAL_,2,0xfffffffb)
#define SET_SBUS_DMAC_CH3_CLR_TR(_VAL_)                                   SET_REG(ADR_SBUS_CLRTR,_VAL_,3,0xfffffff7)
#define SET_SBUS_DMAC_CH4_CLR_TR(_VAL_)                                   SET_REG(ADR_SBUS_CLRTR,_VAL_,4,0xffffffef)
#define SET_SBUS_DMAC_CH5_CLR_TR(_VAL_)                                   SET_REG(ADR_SBUS_CLRTR,_VAL_,5,0xffffffdf)
#define SET_SBUS_DMAC_CH6_CLR_TR(_VAL_)                                   SET_REG(ADR_SBUS_CLRTR,_VAL_,6,0xffffffbf)
#define SET_SBUS_DMAC_CH7_CLR_TR(_VAL_)                                   SET_REG(ADR_SBUS_CLRTR,_VAL_,7,0xffffff7f)
#define SET_SBUS_DMAC_CH0_CLR_ERR(_VAL_)                                  SET_REG(ADR_SBUS_CLRERR,_VAL_,0,0xfffffffe)
#define SET_SBUS_DMAC_CH1_CLR_ERR(_VAL_)                                  SET_REG(ADR_SBUS_CLRERR,_VAL_,1,0xfffffffd)
#define SET_SBUS_DMAC_CH2_CLR_ERR(_VAL_)                                  SET_REG(ADR_SBUS_CLRERR,_VAL_,2,0xfffffffb)
#define SET_SBUS_DMAC_CH3_CLR_ERR(_VAL_)                                  SET_REG(ADR_SBUS_CLRERR,_VAL_,3,0xfffffff7)
#define SET_SBUS_DMAC_CH4_CLR_ERR(_VAL_)                                  SET_REG(ADR_SBUS_CLRERR,_VAL_,4,0xffffffef)
#define SET_SBUS_DMAC_CH5_CLR_ERR(_VAL_)                                  SET_REG(ADR_SBUS_CLRERR,_VAL_,5,0xffffffdf)
#define SET_SBUS_DMAC_CH6_CLR_ERR(_VAL_)                                  SET_REG(ADR_SBUS_CLRERR,_VAL_,6,0xffffffbf)
#define SET_SBUS_DMAC_CH7_CLR_ERR(_VAL_)                                  SET_REG(ADR_SBUS_CLRERR,_VAL_,7,0xffffff7f)
#define SET_SBUS_DMAC_DISEN_SHS_SRC_REQ(_VAL_)                            SET_REG(ADR_SBUS_SHS_SRC_REQ_CFG,_VAL_,0,0xffff0000)
#define SET_SBUS_DMAC_DISEN_SHS_DST_REQ(_VAL_)                            SET_REG(ADR_SBUS_SHS_DST_REQ_CFG,_VAL_,0,0xffff0000)
#define SET_SBUS_DMAC_DISEN_SHS_SRC_SREQ(_VAL_)                           SET_REG(ADR_SBUS_SHS_SRC_SREQ_CFG,_VAL_,0,0xffff0000)
#define SET_SBUS_DMAC_DISEN_SHS_DST_SREQ(_VAL_)                           SET_REG(ADR_SBUS_SHS_DST_SREQ_CFG,_VAL_,0,0xffff0000)
#define SET_SBUS_DMAC_EN(_VAL_)                                           SET_REG(ADR_SBUS_DMA_EN,_VAL_,0,0xfffffffe)
#define SET_SBUS_DMAC_CH_EN(_VAL_)                                        SET_REG(ADR_SBUS_CH_EN,_VAL_,0,0xffff0000)
#define SET_DMAC_SAR0(_VAL_)                                              SET_REG(ADR_SAR0,_VAL_,0,0x00000000)
#define SET_DMAC_DAR0(_VAL_)                                              SET_REG(ADR_DAR0,_VAL_,0,0x00000000)
#define SET_DMAC_LLP0(_VAL_)                                              SET_REG(ADR_LLP0,_VAL_,0,0x00000000)
#define SET_DMAC_INTR_EN0(_VAL_)                                          SET_REG(ADR_CTL0_1,_VAL_,0,0xfffffffe)
#define SET_DMAC_DST_TR_WIDTH0(_VAL_)                                     SET_REG(ADR_CTL0_1,_VAL_,1,0xfffffff1)
#define SET_DMAC_SRC_TR_WIDTH0(_VAL_)                                     SET_REG(ADR_CTL0_1,_VAL_,4,0xffffff8f)
#define SET_DMAC_DINC0(_VAL_)                                             SET_REG(ADR_CTL0_1,_VAL_,7,0xfffffe7f)
#define SET_DMAC_SINC0(_VAL_)                                             SET_REG(ADR_CTL0_1,_VAL_,9,0xfffff9ff)
#define SET_DMAC_DST_MSIZE0(_VAL_)                                        SET_REG(ADR_CTL0_1,_VAL_,11,0xffffc7ff)
#define SET_DMAC_SRC_MSIZE0(_VAL_)                                        SET_REG(ADR_CTL0_1,_VAL_,14,0xfffe3fff)
#define SET_DMAC_FC_MODE0(_VAL_)                                          SET_REG(ADR_CTL0_1,_VAL_,20,0xff8fffff)
#define SET_LLP_DST0_EN(_VAL_)                                            SET_REG(ADR_CTL0_1,_VAL_,27,0xf7ffffff)
#define SET_LLP_SRC0_EN(_VAL_)                                            SET_REG(ADR_CTL0_1,_VAL_,28,0xefffffff)
#define SET_DMAC_BLOCK0(_VAL_)                                            SET_REG(ADR_CTL0_2,_VAL_,0,0xfffff000)
#define SET_DMAC_CH0_PRIOR(_VAL_)                                         SET_REG(ADR_CFG0_1,_VAL_,5,0xffffffdf)
#define SET_DMAC_HS_SEL_DST0(_VAL_)                                       SET_REG(ADR_CFG0_1,_VAL_,10,0xfffffbff)
#define SET_DMAC_HS_SEL_SRC0(_VAL_)                                       SET_REG(ADR_CFG0_1,_VAL_,11,0xfffff7ff)
#define SET_DMAC_MAX_BURST_LEN0(_VAL_)                                    SET_REG(ADR_CFG0_1,_VAL_,20,0xc00fffff)
#define SET_RELOAD_SRC0(_VAL_)                                            SET_REG(ADR_CFG0_1,_VAL_,30,0xbfffffff)
#define SET_RELOAD_DSC0(_VAL_)                                            SET_REG(ADR_CFG0_1,_VAL_,31,0x7fffffff)
#define SET_DMAC_SRC_HS_BUS_SEL0(_VAL_)                                   SET_REG(ADR_CFG0_2,_VAL_,7,0xfffff87f)
#define SET_DMAC_DST_HS_BUS_SEL0(_VAL_)                                   SET_REG(ADR_CFG0_2,_VAL_,11,0xffff87ff)
#define SET_DMAC_SGI0(_VAL_)                                              SET_REG(ADR_SGR0,_VAL_,0,0xfff00000)
#define SET_DMAC_SGC0(_VAL_)                                              SET_REG(ADR_SGR0,_VAL_,20,0x000fffff)
#define SET_DMAC_DSI0(_VAL_)                                              SET_REG(ADR_DSR0,_VAL_,0,0xfff00000)
#define SET_DMAC_DSC0(_VAL_)                                              SET_REG(ADR_DSR0,_VAL_,20,0x000fffff)
#define SET_DMAC_SAR1(_VAL_)                                              SET_REG(ADR_SAR1,_VAL_,0,0x00000000)
#define SET_DMAC_DAR1(_VAL_)                                              SET_REG(ADR_DAR1,_VAL_,0,0x00000000)
#define SET_DMAC_LLP1(_VAL_)                                              SET_REG(ADR_LLP1,_VAL_,0,0x00000000)
#define SET_DMAC_INTR_EN1(_VAL_)                                          SET_REG(ADR_CTL1_1,_VAL_,0,0xfffffffe)
#define SET_DMAC_DST_TR_WIDTH1(_VAL_)                                     SET_REG(ADR_CTL1_1,_VAL_,1,0xfffffff1)
#define SET_DMAC_SRC_TR_WIDTH1(_VAL_)                                     SET_REG(ADR_CTL1_1,_VAL_,4,0xffffff8f)
#define SET_DMAC_DINC1(_VAL_)                                             SET_REG(ADR_CTL1_1,_VAL_,7,0xfffffe7f)
#define SET_DMAC_SINC1(_VAL_)                                             SET_REG(ADR_CTL1_1,_VAL_,9,0xfffff9ff)
#define SET_DMAC_DST_MSIZE1(_VAL_)                                        SET_REG(ADR_CTL1_1,_VAL_,11,0xffffc7ff)
#define SET_DMAC_SRC_MSIZE1(_VAL_)                                        SET_REG(ADR_CTL1_1,_VAL_,14,0xfffe3fff)
#define SET_DMAC_FC_MODE1(_VAL_)                                          SET_REG(ADR_CTL1_1,_VAL_,20,0xff8fffff)
#define SET_LLP_DST1_EN(_VAL_)                                            SET_REG(ADR_CTL1_1,_VAL_,27,0xf7ffffff)
#define SET_LLP_SRC1_EN(_VAL_)                                            SET_REG(ADR_CTL1_1,_VAL_,28,0xefffffff)
#define SET_DMAC_BLOCK1(_VAL_)                                            SET_REG(ADR_CTL1_2,_VAL_,0,0xfffff000)
#define SET_DMAC_CH1_PRIOR(_VAL_)                                         SET_REG(ADR_CFG1_1,_VAL_,5,0xffffffdf)
#define SET_DMAC_HS_SEL_DST1(_VAL_)                                       SET_REG(ADR_CFG1_1,_VAL_,10,0xfffffbff)
#define SET_DMAC_HS_SEL_SRC1(_VAL_)                                       SET_REG(ADR_CFG1_1,_VAL_,11,0xfffff7ff)
#define SET_DMAC_MAX_BURST_LEN1(_VAL_)                                    SET_REG(ADR_CFG1_1,_VAL_,20,0xc00fffff)
#define SET_RELOAD_SRC1(_VAL_)                                            SET_REG(ADR_CFG1_1,_VAL_,30,0xbfffffff)
#define SET_RELOAD_DSC1(_VAL_)                                            SET_REG(ADR_CFG1_1,_VAL_,31,0x7fffffff)
#define SET_DMAC_SRC_HS_BUS_SEL1(_VAL_)                                   SET_REG(ADR_CFG1_2,_VAL_,7,0xfffff87f)
#define SET_DMAC_DST_HS_BUS_SEL1(_VAL_)                                   SET_REG(ADR_CFG1_2,_VAL_,11,0xffff87ff)
#define SET_DMAC_SGI1(_VAL_)                                              SET_REG(ADR_SGR1,_VAL_,0,0xfff00000)
#define SET_DMAC_SGC1(_VAL_)                                              SET_REG(ADR_SGR1,_VAL_,20,0x000fffff)
#define SET_DMAC_DSI1(_VAL_)                                              SET_REG(ADR_DSR1,_VAL_,0,0xfff00000)
#define SET_DMAC_DSC1(_VAL_)                                              SET_REG(ADR_DSR1,_VAL_,20,0x000fffff)
#define SET_DMAC_SAR2(_VAL_)                                              SET_REG(ADR_SAR2,_VAL_,0,0x00000000)
#define SET_DMAC_DAR2(_VAL_)                                              SET_REG(ADR_DAR2,_VAL_,0,0x00000000)
#define SET_DMAC_LLP2(_VAL_)                                              SET_REG(ADR_LLP2,_VAL_,0,0x00000000)
#define SET_DMAC_INTR_EN2(_VAL_)                                          SET_REG(ADR_CTL2_1,_VAL_,0,0xfffffffe)
#define SET_DMAC_DST_TR_WIDTH2(_VAL_)                                     SET_REG(ADR_CTL2_1,_VAL_,1,0xfffffff1)
#define SET_DMAC_SRC_TR_WIDTH2(_VAL_)                                     SET_REG(ADR_CTL2_1,_VAL_,4,0xffffff8f)
#define SET_DMAC_DINC2(_VAL_)                                             SET_REG(ADR_CTL2_1,_VAL_,7,0xfffffe7f)
#define SET_DMAC_SINC2(_VAL_)                                             SET_REG(ADR_CTL2_1,_VAL_,9,0xfffff9ff)
#define SET_DMAC_DST_MSIZE2(_VAL_)                                        SET_REG(ADR_CTL2_1,_VAL_,11,0xffffc7ff)
#define SET_DMAC_SRC_MSIZE2(_VAL_)                                        SET_REG(ADR_CTL2_1,_VAL_,14,0xfffe3fff)
#define SET_DMAC_FC_MODE2(_VAL_)                                          SET_REG(ADR_CTL2_1,_VAL_,20,0xff8fffff)
#define SET_LLP_DST2_EN(_VAL_)                                            SET_REG(ADR_CTL2_1,_VAL_,27,0xf7ffffff)
#define SET_LLP_SRC2_EN(_VAL_)                                            SET_REG(ADR_CTL2_1,_VAL_,28,0xefffffff)
#define SET_DMAC_BLOCK2(_VAL_)                                            SET_REG(ADR_CTL2_2,_VAL_,0,0xfffff000)
#define SET_DMAC_CH2_PRIOR(_VAL_)                                         SET_REG(ADR_CFG2_1,_VAL_,5,0xffffffdf)
#define SET_DMAC_HS_SEL_DST2(_VAL_)                                       SET_REG(ADR_CFG2_1,_VAL_,10,0xfffffbff)
#define SET_DMAC_HS_SEL_SRC2(_VAL_)                                       SET_REG(ADR_CFG2_1,_VAL_,11,0xfffff7ff)
#define SET_DMAC_MAX_BURST_LEN2(_VAL_)                                    SET_REG(ADR_CFG2_1,_VAL_,20,0xc00fffff)
#define SET_RELOAD_SRC2(_VAL_)                                            SET_REG(ADR_CFG2_1,_VAL_,30,0xbfffffff)
#define SET_RELOAD_DSC2(_VAL_)                                            SET_REG(ADR_CFG2_1,_VAL_,31,0x7fffffff)
#define SET_DMAC_SRC_HS_BUS_SEL2(_VAL_)                                   SET_REG(ADR_CFG2_2,_VAL_,7,0xfffff87f)
#define SET_DMAC_DST_HS_BUS_SEL2(_VAL_)                                   SET_REG(ADR_CFG2_2,_VAL_,11,0xffff87ff)
#define SET_DMAC_SGI2(_VAL_)                                              SET_REG(ADR_SGR2,_VAL_,0,0xfff00000)
#define SET_DMAC_SGC2(_VAL_)                                              SET_REG(ADR_SGR2,_VAL_,20,0x000fffff)
#define SET_DMAC_DSI2(_VAL_)                                              SET_REG(ADR_DSR2,_VAL_,0,0xfff00000)
#define SET_DMAC_DSC2(_VAL_)                                              SET_REG(ADR_DSR2,_VAL_,20,0x000fffff)
#define SET_DMAC_SAR3(_VAL_)                                              SET_REG(ADR_SAR3,_VAL_,0,0x00000000)
#define SET_DMAC_DAR3(_VAL_)                                              SET_REG(ADR_DAR3,_VAL_,0,0x00000000)
#define SET_DMAC_LLP3(_VAL_)                                              SET_REG(ADR_LLP3,_VAL_,0,0x00000000)
#define SET_DMAC_INTR_EN3(_VAL_)                                          SET_REG(ADR_CTL3_1,_VAL_,0,0xfffffffe)
#define SET_DMAC_DST_TR_WIDTH3(_VAL_)                                     SET_REG(ADR_CTL3_1,_VAL_,1,0xfffffff1)
#define SET_DMAC_SRC_TR_WIDTH3(_VAL_)                                     SET_REG(ADR_CTL3_1,_VAL_,4,0xffffff8f)
#define SET_DMAC_DINC3(_VAL_)                                             SET_REG(ADR_CTL3_1,_VAL_,7,0xfffffe7f)
#define SET_DMAC_SINC3(_VAL_)                                             SET_REG(ADR_CTL3_1,_VAL_,9,0xfffff9ff)
#define SET_DMAC_DST_MSIZE3(_VAL_)                                        SET_REG(ADR_CTL3_1,_VAL_,11,0xffffc7ff)
#define SET_DMAC_SRC_MSIZE3(_VAL_)                                        SET_REG(ADR_CTL3_1,_VAL_,14,0xfffe3fff)
#define SET_DMAC_FC_MODE3(_VAL_)                                          SET_REG(ADR_CTL3_1,_VAL_,20,0xff8fffff)
#define SET_LLP_DST3_EN(_VAL_)                                            SET_REG(ADR_CTL3_1,_VAL_,27,0xf7ffffff)
#define SET_LLP_SRC3_EN(_VAL_)                                            SET_REG(ADR_CTL3_1,_VAL_,28,0xefffffff)
#define SET_DMAC_BLOCK3(_VAL_)                                            SET_REG(ADR_CTL3_2,_VAL_,0,0xfffff000)
#define SET_DMAC_CH3_PRIOR(_VAL_)                                         SET_REG(ADR_CFG3_1,_VAL_,5,0xffffffdf)
#define SET_DMAC_HS_SEL_DST3(_VAL_)                                       SET_REG(ADR_CFG3_1,_VAL_,10,0xfffffbff)
#define SET_DMAC_HS_SEL_SRC3(_VAL_)                                       SET_REG(ADR_CFG3_1,_VAL_,11,0xfffff7ff)
#define SET_DMAC_MAX_BURST_LEN3(_VAL_)                                    SET_REG(ADR_CFG3_1,_VAL_,20,0xc00fffff)
#define SET_RELOAD_SRC3(_VAL_)                                            SET_REG(ADR_CFG3_1,_VAL_,30,0xbfffffff)
#define SET_RELOAD_DSC3(_VAL_)                                            SET_REG(ADR_CFG3_1,_VAL_,31,0x7fffffff)
#define SET_DMAC_SRC_HS_BUS_SEL3(_VAL_)                                   SET_REG(ADR_CFG3_2,_VAL_,7,0xfffff87f)
#define SET_DMAC_DST_HS_BUS_SEL3(_VAL_)                                   SET_REG(ADR_CFG3_2,_VAL_,11,0xffff87ff)
#define SET_DMAC_SGI3(_VAL_)                                              SET_REG(ADR_SGR3,_VAL_,0,0xfff00000)
#define SET_DMAC_SGC3(_VAL_)                                              SET_REG(ADR_SGR3,_VAL_,20,0x000fffff)
#define SET_DMAC_DSI3(_VAL_)                                              SET_REG(ADR_DSR3,_VAL_,0,0xfff00000)
#define SET_DMAC_DSC3(_VAL_)                                              SET_REG(ADR_DSR3,_VAL_,20,0x000fffff)
#define SET_DMAC_SAR4(_VAL_)                                              SET_REG(ADR_SAR4,_VAL_,0,0x00000000)
#define SET_DMAC_DAR4(_VAL_)                                              SET_REG(ADR_DAR4,_VAL_,0,0x00000000)
#define SET_DMAC_LLP4(_VAL_)                                              SET_REG(ADR_LLP4,_VAL_,0,0x00000000)
#define SET_DMAC_INTR_EN4(_VAL_)                                          SET_REG(ADR_CTL4_1,_VAL_,0,0xfffffffe)
#define SET_DMAC_DST_TR_WIDTH4(_VAL_)                                     SET_REG(ADR_CTL4_1,_VAL_,1,0xfffffff1)
#define SET_DMAC_SRC_TR_WIDTH4(_VAL_)                                     SET_REG(ADR_CTL4_1,_VAL_,4,0xffffff8f)
#define SET_DMAC_DINC4(_VAL_)                                             SET_REG(ADR_CTL4_1,_VAL_,7,0xfffffe7f)
#define SET_DMAC_SINC4(_VAL_)                                             SET_REG(ADR_CTL4_1,_VAL_,9,0xfffff9ff)
#define SET_DMAC_DST_MSIZE4(_VAL_)                                        SET_REG(ADR_CTL4_1,_VAL_,11,0xffffc7ff)
#define SET_DMAC_SRC_MSIZE4(_VAL_)                                        SET_REG(ADR_CTL4_1,_VAL_,14,0xfffe3fff)
#define SET_DMAC_FC_MODE4(_VAL_)                                          SET_REG(ADR_CTL4_1,_VAL_,20,0xff8fffff)
#define SET_LLP_DST4_EN(_VAL_)                                            SET_REG(ADR_CTL4_1,_VAL_,27,0xf7ffffff)
#define SET_LLP_SRC4_EN(_VAL_)                                            SET_REG(ADR_CTL4_1,_VAL_,28,0xefffffff)
#define SET_DMAC_BLOCK4(_VAL_)                                            SET_REG(ADR_CTL4_2,_VAL_,0,0xfffff000)
#define SET_DMAC_CH4_PRIOR(_VAL_)                                         SET_REG(ADR_CFG4_1,_VAL_,5,0xffffffdf)
#define SET_DMAC_HS_SEL_DST4(_VAL_)                                       SET_REG(ADR_CFG4_1,_VAL_,10,0xfffffbff)
#define SET_DMAC_HS_SEL_SRC4(_VAL_)                                       SET_REG(ADR_CFG4_1,_VAL_,11,0xfffff7ff)
#define SET_DMAC_MAX_BURST_LEN4(_VAL_)                                    SET_REG(ADR_CFG4_1,_VAL_,20,0xc00fffff)
#define SET_RELOAD_SRC4(_VAL_)                                            SET_REG(ADR_CFG4_1,_VAL_,30,0xbfffffff)
#define SET_RELOAD_DSC4(_VAL_)                                            SET_REG(ADR_CFG4_1,_VAL_,31,0x7fffffff)
#define SET_DMAC_SRC_HS_BUS_SEL4(_VAL_)                                   SET_REG(ADR_CFG4_2,_VAL_,7,0xfffff87f)
#define SET_DMAC_DST_HS_BUS_SEL4(_VAL_)                                   SET_REG(ADR_CFG4_2,_VAL_,11,0xffff87ff)
#define SET_DMAC_SGI4(_VAL_)                                              SET_REG(ADR_SGR4,_VAL_,0,0xfff00000)
#define SET_DMAC_SGC4(_VAL_)                                              SET_REG(ADR_SGR4,_VAL_,20,0x000fffff)
#define SET_DMAC_DSI4(_VAL_)                                              SET_REG(ADR_DSR4,_VAL_,0,0xfff00000)
#define SET_DMAC_DSC4(_VAL_)                                              SET_REG(ADR_DSR4,_VAL_,20,0x000fffff)
#define SET_DMAC_SAR5(_VAL_)                                              SET_REG(ADR_SAR5,_VAL_,0,0x00000000)
#define SET_DMAC_DAR5(_VAL_)                                              SET_REG(ADR_DAR5,_VAL_,0,0x00000000)
#define SET_DMAC_LLP5(_VAL_)                                              SET_REG(ADR_LLP5,_VAL_,0,0x00000000)
#define SET_DMAC_INTR_EN5(_VAL_)                                          SET_REG(ADR_CTL5_1,_VAL_,0,0xfffffffe)
#define SET_DMAC_DST_TR_WIDTH5(_VAL_)                                     SET_REG(ADR_CTL5_1,_VAL_,1,0xfffffff1)
#define SET_DMAC_SRC_TR_WIDTH5(_VAL_)                                     SET_REG(ADR_CTL5_1,_VAL_,4,0xffffff8f)
#define SET_DMAC_DINC5(_VAL_)                                             SET_REG(ADR_CTL5_1,_VAL_,7,0xfffffe7f)
#define SET_DMAC_SINC5(_VAL_)                                             SET_REG(ADR_CTL5_1,_VAL_,9,0xfffff9ff)
#define SET_DMAC_DST_MSIZE5(_VAL_)                                        SET_REG(ADR_CTL5_1,_VAL_,11,0xffffc7ff)
#define SET_DMAC_SRC_MSIZE5(_VAL_)                                        SET_REG(ADR_CTL5_1,_VAL_,14,0xfffe3fff)
#define SET_DMAC_FC_MODE5(_VAL_)                                          SET_REG(ADR_CTL5_1,_VAL_,20,0xff8fffff)
#define SET_LLP_DST5_EN(_VAL_)                                            SET_REG(ADR_CTL5_1,_VAL_,27,0xf7ffffff)
#define SET_LLP_SRC5_EN(_VAL_)                                            SET_REG(ADR_CTL5_1,_VAL_,28,0xefffffff)
#define SET_DMAC_BLOCK5(_VAL_)                                            SET_REG(ADR_CTL5_2,_VAL_,0,0xfffff000)
#define SET_DMAC_CH5_PRIOR(_VAL_)                                         SET_REG(ADR_CFG5_1,_VAL_,5,0xffffffdf)
#define SET_DMAC_HS_SEL_DST5(_VAL_)                                       SET_REG(ADR_CFG5_1,_VAL_,10,0xfffffbff)
#define SET_DMAC_HS_SEL_SRC5(_VAL_)                                       SET_REG(ADR_CFG5_1,_VAL_,11,0xfffff7ff)
#define SET_DMAC_MAX_BURST_LEN5(_VAL_)                                    SET_REG(ADR_CFG5_1,_VAL_,20,0xc00fffff)
#define SET_RELOAD_SRC5(_VAL_)                                            SET_REG(ADR_CFG5_1,_VAL_,30,0xbfffffff)
#define SET_RELOAD_DSC5(_VAL_)                                            SET_REG(ADR_CFG5_1,_VAL_,31,0x7fffffff)
#define SET_DMAC_SRC_HS_BUS_SEL5(_VAL_)                                   SET_REG(ADR_CFG5_2,_VAL_,7,0xfffff87f)
#define SET_DMAC_DST_HS_BUS_SEL5(_VAL_)                                   SET_REG(ADR_CFG5_2,_VAL_,11,0xffff87ff)
#define SET_DMAC_SGI5(_VAL_)                                              SET_REG(ADR_SGR5,_VAL_,0,0xfff00000)
#define SET_DMAC_SGC5(_VAL_)                                              SET_REG(ADR_SGR5,_VAL_,20,0x000fffff)
#define SET_DMAC_DSI5(_VAL_)                                              SET_REG(ADR_DSR5,_VAL_,0,0xfff00000)
#define SET_DMAC_DSC5(_VAL_)                                              SET_REG(ADR_DSR5,_VAL_,20,0x000fffff)
#define SET_DMAC_SAR6(_VAL_)                                              SET_REG(ADR_SAR6,_VAL_,0,0x00000000)
#define SET_DMAC_DAR6(_VAL_)                                              SET_REG(ADR_DAR6,_VAL_,0,0x00000000)
#define SET_DMAC_LLP6(_VAL_)                                              SET_REG(ADR_LLP6,_VAL_,0,0x00000000)
#define SET_DMAC_INTR_EN6(_VAL_)                                          SET_REG(ADR_CTL6_1,_VAL_,0,0xfffffffe)
#define SET_DMAC_DST_TR_WIDTH6(_VAL_)                                     SET_REG(ADR_CTL6_1,_VAL_,1,0xfffffff1)
#define SET_DMAC_SRC_TR_WIDTH6(_VAL_)                                     SET_REG(ADR_CTL6_1,_VAL_,4,0xffffff8f)
#define SET_DMAC_DINC6(_VAL_)                                             SET_REG(ADR_CTL6_1,_VAL_,7,0xfffffe7f)
#define SET_DMAC_SINC6(_VAL_)                                             SET_REG(ADR_CTL6_1,_VAL_,9,0xfffff9ff)
#define SET_DMAC_DST_MSIZE6(_VAL_)                                        SET_REG(ADR_CTL6_1,_VAL_,11,0xffffc7ff)
#define SET_DMAC_SRC_MSIZE6(_VAL_)                                        SET_REG(ADR_CTL6_1,_VAL_,14,0xfffe3fff)
#define SET_DMAC_FC_MODE6(_VAL_)                                          SET_REG(ADR_CTL6_1,_VAL_,20,0xff8fffff)
#define SET_LLP_DST6_EN(_VAL_)                                            SET_REG(ADR_CTL6_1,_VAL_,27,0xf7ffffff)
#define SET_LLP_SRC6_EN(_VAL_)                                            SET_REG(ADR_CTL6_1,_VAL_,28,0xefffffff)
#define SET_DMAC_BLOCK6(_VAL_)                                            SET_REG(ADR_CTL6_2,_VAL_,0,0xfffff000)
#define SET_DMAC_CH6_PRIOR(_VAL_)                                         SET_REG(ADR_CFG6_1,_VAL_,5,0xffffffdf)
#define SET_DMAC_HS_SEL_DST6(_VAL_)                                       SET_REG(ADR_CFG6_1,_VAL_,10,0xfffffbff)
#define SET_DMAC_HS_SEL_SRC6(_VAL_)                                       SET_REG(ADR_CFG6_1,_VAL_,11,0xfffff7ff)
#define SET_DMAC_MAX_BURST_LEN6(_VAL_)                                    SET_REG(ADR_CFG6_1,_VAL_,20,0xc00fffff)
#define SET_RELOAD_SRC6(_VAL_)                                            SET_REG(ADR_CFG6_1,_VAL_,30,0xbfffffff)
#define SET_RELOAD_DSC6(_VAL_)                                            SET_REG(ADR_CFG6_1,_VAL_,31,0x7fffffff)
#define SET_DMAC_SRC_HS_BUS_SEL6(_VAL_)                                   SET_REG(ADR_CFG6_2,_VAL_,7,0xfffff87f)
#define SET_DMAC_DST_HS_BUS_SEL6(_VAL_)                                   SET_REG(ADR_CFG6_2,_VAL_,11,0xffff87ff)
#define SET_DMAC_SGI6(_VAL_)                                              SET_REG(ADR_SGR6,_VAL_,0,0xfff00000)
#define SET_DMAC_SGC6(_VAL_)                                              SET_REG(ADR_SGR6,_VAL_,20,0x000fffff)
#define SET_DMAC_DSI6(_VAL_)                                              SET_REG(ADR_DSR6,_VAL_,0,0xfff00000)
#define SET_DMAC_DSC6(_VAL_)                                              SET_REG(ADR_DSR6,_VAL_,20,0x000fffff)
#define SET_DMAC_SAR7(_VAL_)                                              SET_REG(ADR_SAR7,_VAL_,0,0x00000000)
#define SET_DMAC_DAR7(_VAL_)                                              SET_REG(ADR_DAR7,_VAL_,0,0x00000000)
#define SET_DMAC_LLP7(_VAL_)                                              SET_REG(ADR_LLP7,_VAL_,0,0x00000000)
#define SET_DMAC_INTR_EN7(_VAL_)                                          SET_REG(ADR_CTL7_1,_VAL_,0,0xfffffffe)
#define SET_DMAC_DST_TR_WIDTH7(_VAL_)                                     SET_REG(ADR_CTL7_1,_VAL_,1,0xfffffff1)
#define SET_DMAC_SRC_TR_WIDTH7(_VAL_)                                     SET_REG(ADR_CTL7_1,_VAL_,4,0xffffff8f)
#define SET_DMAC_DINC7(_VAL_)                                             SET_REG(ADR_CTL7_1,_VAL_,7,0xfffffe7f)
#define SET_DMAC_SINC7(_VAL_)                                             SET_REG(ADR_CTL7_1,_VAL_,9,0xfffff9ff)
#define SET_DMAC_DST_MSIZE7(_VAL_)                                        SET_REG(ADR_CTL7_1,_VAL_,11,0xffffc7ff)
#define SET_DMAC_SRC_MSIZE7(_VAL_)                                        SET_REG(ADR_CTL7_1,_VAL_,14,0xfffe3fff)
#define SET_DMAC_FC_MODE7(_VAL_)                                          SET_REG(ADR_CTL7_1,_VAL_,20,0xff8fffff)
#define SET_LLP_DST7_EN(_VAL_)                                            SET_REG(ADR_CTL7_1,_VAL_,27,0xf7ffffff)
#define SET_LLP_SRC7_E7(_VAL_)                                            SET_REG(ADR_CTL7_1,_VAL_,28,0xefffffff)
#define SET_DMAC_BLOCK7(_VAL_)                                            SET_REG(ADR_CTL7_2,_VAL_,0,0xfffff000)
#define SET_DMAC_CH7_PRIOR(_VAL_)                                         SET_REG(ADR_CFG7_1,_VAL_,5,0xffffffdf)
#define SET_DMAC_HS_SEL_DST7(_VAL_)                                       SET_REG(ADR_CFG7_1,_VAL_,10,0xfffffbff)
#define SET_DMAC_HS_SEL_SRC7(_VAL_)                                       SET_REG(ADR_CFG7_1,_VAL_,11,0xfffff7ff)
#define SET_DMAC_MAX_BURST_LEN7(_VAL_)                                    SET_REG(ADR_CFG7_1,_VAL_,20,0xc00fffff)
#define SET_RELOAD_SRC7(_VAL_)                                            SET_REG(ADR_CFG7_1,_VAL_,30,0xbfffffff)
#define SET_RELOAD_DSC7(_VAL_)                                            SET_REG(ADR_CFG7_1,_VAL_,31,0x7fffffff)
#define SET_DMAC_SRC_HS_BUS_SEL7(_VAL_)                                   SET_REG(ADR_CFG7_2,_VAL_,7,0xfffff87f)
#define SET_DMAC_DST_HS_BUS_SEL7(_VAL_)                                   SET_REG(ADR_CFG7_2,_VAL_,11,0xffff87ff)
#define SET_DMAC_SGI7(_VAL_)                                              SET_REG(ADR_SGR7,_VAL_,0,0xfff00000)
#define SET_DMAC_SGC7(_VAL_)                                              SET_REG(ADR_SGR7,_VAL_,20,0x000fffff)
#define SET_DMAC_DSI7(_VAL_)                                              SET_REG(ADR_DSR7,_VAL_,0,0xfff00000)
#define SET_DMAC_DSC7(_VAL_)                                              SET_REG(ADR_DSR7,_VAL_,20,0x000fffff)
#define SET_DMAC_ISR(_VAL_)                                               SET_REG(ADR_INTRSTATUSREG,_VAL_,0,0xffffff00)
#define SET_DMAC_CH_DEMASK_TR(_VAL_)                                      SET_REG(ADR_MASKTR,_VAL_,0,0x00000000)
#define SET_DMAC_CH_DEMASK_ERR(_VAL_)                                     SET_REG(ADR_MASKERR,_VAL_,0,0x00000000)
#define SET_DMAC_CH0_CLR_TR(_VAL_)                                        SET_REG(ADR_CLRTR,_VAL_,0,0xfffffffe)
#define SET_DMAC_CH1_CLR_TR(_VAL_)                                        SET_REG(ADR_CLRTR,_VAL_,1,0xfffffffd)
#define SET_DMAC_CH2_CLR_TR(_VAL_)                                        SET_REG(ADR_CLRTR,_VAL_,2,0xfffffffb)
#define SET_DMAC_CH3_CLR_TR(_VAL_)                                        SET_REG(ADR_CLRTR,_VAL_,3,0xfffffff7)
#define SET_DMAC_CH4_CLR_TR(_VAL_)                                        SET_REG(ADR_CLRTR,_VAL_,4,0xffffffef)
#define SET_DMAC_CH5_CLR_TR(_VAL_)                                        SET_REG(ADR_CLRTR,_VAL_,5,0xffffffdf)
#define SET_DMAC_CH6_CLR_TR(_VAL_)                                        SET_REG(ADR_CLRTR,_VAL_,6,0xffffffbf)
#define SET_DMAC_CH7_CLR_TR(_VAL_)                                        SET_REG(ADR_CLRTR,_VAL_,7,0xffffff7f)
#define SET_DMAC_CH0_CLR_ERR(_VAL_)                                       SET_REG(ADR_CLRERR,_VAL_,0,0xfffffffe)
#define SET_DMAC_CH1_CLR_ERR(_VAL_)                                       SET_REG(ADR_CLRERR,_VAL_,1,0xfffffffd)
#define SET_DMAC_CH2_CLR_ERR(_VAL_)                                       SET_REG(ADR_CLRERR,_VAL_,2,0xfffffffb)
#define SET_DMAC_CH3_CLR_ERR(_VAL_)                                       SET_REG(ADR_CLRERR,_VAL_,3,0xfffffff7)
#define SET_DMAC_CH4_CLR_ERR(_VAL_)                                       SET_REG(ADR_CLRERR,_VAL_,4,0xffffffef)
#define SET_DMAC_CH5_CLR_ERR(_VAL_)                                       SET_REG(ADR_CLRERR,_VAL_,5,0xffffffdf)
#define SET_DMAC_CH6_CLR_ERR(_VAL_)                                       SET_REG(ADR_CLRERR,_VAL_,6,0xffffffbf)
#define SET_DMAC_CH7_CLR_ERR(_VAL_)                                       SET_REG(ADR_CLRERR,_VAL_,7,0xffffff7f)
#define SET_DMAC_DISEN_SHS_SRC_REQ(_VAL_)                                 SET_REG(ADR_SHS_SRC_REQ_CFG,_VAL_,0,0xffff0000)
#define SET_DMAC_DISEN_SHS_DST_REQ(_VAL_)                                 SET_REG(ADR_SHS_DST_REQ_CFG,_VAL_,0,0xffff0000)
#define SET_DMAC_DISEN_SHS_SRC_SREQ(_VAL_)                                SET_REG(ADR_SHS_SRC_SREQ_CFG,_VAL_,0,0xffff0000)
#define SET_DMAC_DISEN_SHS_DST_SREQ(_VAL_)                                SET_REG(ADR_SHS_DST_SREQ_CFG,_VAL_,0,0xffff0000)
#define SET_DMAC_EN(_VAL_)                                                SET_REG(ADR_DMA_EN,_VAL_,0,0xfffffffe)
#define SET_DMAC_CH_EN(_VAL_)                                             SET_REG(ADR_CH_EN,_VAL_,0,0xffff0000)

#define DEF_BRG_SW_RST()                                   (REG32(ADR_BRG_SW_RST))                                   = (0x00000000)
#define DEF_BOOT()                                         (REG32(ADR_BOOT))                                         = (0x00040000)
#define DEF_CHIP_ID_0()                                    (REG32(ADR_CHIP_ID_0))                                    = (0x20202020)
#define DEF_CHIP_ID_1()                                    (REG32(ADR_CHIP_ID_1))                                    = (0x30202020)
#define DEF_CHIP_ID_2()                                    (REG32(ADR_CHIP_ID_2))                                    = (0x30303642)
#define DEF_CHIP_ID_3()                                    (REG32(ADR_CHIP_ID_3))                                    = (0x53535636)
#define DEF_CLOCK_SELECTION()                              (REG32(ADR_CLOCK_SELECTION))                              = (0x00000001)
#define DEF_PLATFORM_CLOCK_ENABLE()                        (REG32(ADR_PLATFORM_CLOCK_ENABLE))                        = (0x70ffffff)
#define DEF_SYS_CSR_CLOCK_ENABLE()                         (REG32(ADR_SYS_CSR_CLOCK_ENABLE))                         = (0x000077ff)
#define DEF_BOOTSTRAP_SAMPLE()                             (REG32(ADR_BOOTSTRAP_SAMPLE))                             = (0x00000000)
#define DEF_N10_DBG1()                                     (REG32(ADR_N10_DBG1))                                     = (0x00000000)
#define DEF_N10_DBG2()                                     (REG32(ADR_N10_DBG2))                                     = (0x00000000)
#define DEF_ROPMUSTATE()                                   (REG32(ADR_ROPMUSTATE))                                   = (0x00000000)
#define DEF_ROM_READ_PROT()                                (REG32(ADR_ROM_READ_PROT))                                = (0x00000001)
#define DEF_GPIO_IQ_LOG_STOP()                             (REG32(ADR_GPIO_IQ_LOG_STOP))                             = (0x00000000)
#define DEF_SECU_AND_FLASH_CLOCK_SELECTION()               (REG32(ADR_SECU_AND_FLASH_CLOCK_SELECTION))               = (0x00001411)
#define DEF_FLASH_BRIDGE_SPLIT_DISABLE()                   (REG32(ADR_FLASH_BRIDGE_SPLIT_DISABLE))                   = (0x00000001)
#define DEF_TB_ADR_SEL()                                   (REG32(ADR_TB_ADR_SEL))                                   = (0x00000000)
#define DEF_TB_RDATA()                                     (REG32(ADR_TB_RDATA))                                     = (0x00000000)
#define DEF_UART_W2B()                                     (REG32(ADR_UART_W2B))                                     = (0x00000000)
#define DEF_XTAL_CLK_EDGE()                                (REG32(ADR_XTAL_CLK_EDGE))                                = (0x00000003)
#define DEF_SYSCTRL_COMMAND()                              (REG32(ADR_SYSCTRL_COMMAND))                              = (0x00000000)
#define DEF_FBUS_CLK_SEL()                                 (REG32(ADR_FBUS_CLK_SEL))                                 = (0x00000001)
#define DEF_SYSCTRL_STATUS()                               (REG32(ADR_SYSCTRL_STATUS))                               = (0x00000000)
#define DEF_EILM_ERR_INFO()                                (REG32(ADR_EILM_ERR_INFO))                                = (0x00000001)
#define DEF_EDLM_ERR_INFO()                                (REG32(ADR_EDLM_ERR_INFO))                                = (0x00000001)
#define DEF_SRAM_PG_STATUS0()                              (REG32(ADR_SRAM_PG_STATUS0))                              = (0x00000000)
#define DEF_SRAM_PG_STATUS1()                              (REG32(ADR_SRAM_PG_STATUS1))                              = (0x00000000)
#define DEF_RINGOSCWRITE()                                 (REG32(ADR_RINGOSCWRITE))                                 = (0x00000000)
#define DEF_RINGOSCREAD()                                  (REG32(ADR_RINGOSCREAD))                                  = (0x00000000)
#define DEF_HBUSREQ_LOCK()                                 (REG32(ADR_HBUSREQ_LOCK))                                 = (0x00001ffd)
#define DEF_HBURST_LOCK()                                  (REG32(ADR_HBURST_LOCK))                                  = (0x00000000)
#define DEF_AHB_BUS_ERR_ADR()                              (REG32(ADR_AHB_BUS_ERR_ADR))                              = (0x00000000)
#define DEF_AHB_BUS_ERR_INFO()                             (REG32(ADR_AHB_BUS_ERR_INFO))                             = (0x00000000)
#define DEF_POWER_SW_INFO()                                (REG32(ADR_POWER_SW_INFO))                                = (0x00000000)
#define DEF_VIAROM_EMA()                                   (REG32(ADR_VIAROM_EMA))                                   = (0x00000002)
#define DEF_TEST_MODE()                                    (REG32(ADR_TEST_MODE))                                    = (0x00000000)
#define DEF_MANUAL_RESET_N()                               (REG32(ADR_MANUAL_RESET_N))                               = (0x00000002)
#define DEF_DEBUG_FIRMWARE_EVENT_FLAG()                    (REG32(ADR_DEBUG_FIRMWARE_EVENT_FLAG))                    = (0x00000000)
#define DEF_DEBUG_HOST_EVENT_FLAG()                        (REG32(ADR_DEBUG_HOST_EVENT_FLAG))                        = (0x00000000)
#define DEF_CHIP_INFO_ID_0()                               (REG32(ADR_CHIP_INFO_ID_0))                               = (0x534d4f5f)
#define DEF_CHIP_INFO_ID_1()                               (REG32(ADR_CHIP_INFO_ID_1))                               = (0x54555249)
#define DEF_CHIP_TYPE_VER()                                (REG32(ADR_CHIP_TYPE_VER))                                = (0x00303030)
#define DEF_CHIP_DATE_YYYYMMDD()                           (REG32(ADR_CHIP_DATE_YYYYMMDD))                           = (0x00000000)
#define DEF_CHIP_DATE_00HHMMSS()                           (REG32(ADR_CHIP_DATE_00HHMMSS))                           = (0x00000000)
#define DEF_CHIP_GITSHA_0()                                (REG32(ADR_CHIP_GITSHA_0))                                = (0x00000000)
#define DEF_CHIP_GITSHA_1()                                (REG32(ADR_CHIP_GITSHA_1))                                = (0x00000000)
#define DEF_CHIP_GITSHA_2()                                (REG32(ADR_CHIP_GITSHA_2))                                = (0x00000000)
#define DEF_CHIP_GITSHA_3()                                (REG32(ADR_CHIP_GITSHA_3))                                = (0x00000000)
#define DEF_CHIP_GITSHA_4()                                (REG32(ADR_CHIP_GITSHA_4))                                = (0x00000000)
#define DEF_N10CFG_DEF_IVB()                               (REG32(ADR_N10CFG_DEF_IVB))                               = (0x00000000)
#define DEF_CHIP_INFO_FPGATAG()                            (REG32(ADR_CHIP_INFO_FPGATAG))                            = (0x00000000)
#define DEF_PMU_MODE_TRAN_INT()                            (REG32(ADR_PMU_MODE_TRAN_INT))                            = (0x00000000)
#define DEF_DEBUG_SIM_FINISH()                             (REG32(ADR_DEBUG_SIM_FINISH))                             = (0x00000000)
#define DEF_ALWAYS_ON_CFG00()                              (REG32(ADR_ALWAYS_ON_CFG00))                              = (0x00000000)
#define DEF_SDIO_RESET_WAKE_CFG()                          (REG32(ADR_SDIO_RESET_WAKE_CFG))                          = (0x00000002)
#define DEF_BOOT_INFO()                                    (REG32(ADR_BOOT_INFO))                                    = (0x00000000)
#define DEF_SPARE_UART_INFO()                              (REG32(ADR_SPARE_UART_INFO))                              = (0x00000000)
#define DEF_POWER_ON_OFF_CTRL()                            (REG32(ADR_POWER_ON_OFF_CTRL))                            = (0x0000000f)
#define DEF_HOST_WAKE_WIFI_CTRL()                          (REG32(ADR_HOST_WAKE_WIFI_CTRL))                          = (0x00000000)
#define DEF_PRESCALER_USTIMER()                            (REG32(ADR_PRESCALER_USTIMER))                            = (0x00000028)
#define DEF_DESIGN_FOR_TEST_ASSERTION()                    (REG32(ADR_DESIGN_FOR_TEST_ASSERTION))                    = (0x00000000)
#define DEF_WAKE_PMU_ENABLE()                              (REG32(ADR_WAKE_PMU_ENABLE))                              = (0x00000000)
#define DEF_N10_SUSPEND_TO_RAM_EN()                        (REG32(ADR_N10_SUSPEND_TO_RAM_EN))                        = (0x00200000)
#define DEF_CLKGATEDCFG_SETTING()                          (REG32(ADR_CLKGATEDCFG_SETTING))                          = (0x00000000)
#define DEF_DTIM_PHY_SETTING()                             (REG32(ADR_DTIM_PHY_SETTING))                             = (0x00000000)
#define DEF_ROM_PATCH00_0()                                (REG32(ADR_ROM_PATCH00_0))                                = (0x00000000)
#define DEF_ROM_PATCH00_1()                                (REG32(ADR_ROM_PATCH00_1))                                = (0x00000000)
#define DEF_ROM_PATCH01_0()                                (REG32(ADR_ROM_PATCH01_0))                                = (0x00000000)
#define DEF_ROM_PATCH01_1()                                (REG32(ADR_ROM_PATCH01_1))                                = (0x00000000)
#define DEF_DESIGN_FOR_TEST()                              (REG32(ADR_DESIGN_FOR_TEST))                              = (0x00000000)
#define DEF_HOST_WAKE_WIFI_POL()                           (REG32(ADR_HOST_WAKE_WIFI_POL))                           = (0x00000000)
#define DEF_PWM_RESET()                                    (REG32(ADR_PWM_RESET))                                    = (0x00000001)
#define DEF_N10CFG_SETTING()                               (REG32(ADR_N10CFG_SETTING))                               = (0x00000000)
#define DEF_SRAM_PG_CTRL0()                                (REG32(ADR_SRAM_PG_CTRL0))                                = (0x00000033)
#define DEF_SRAM_PG_CTRL1()                                (REG32(ADR_SRAM_PG_CTRL1))                                = (0x00003333)
#define DEF_SRAM_PG_PMU_WAKEUP()                           (REG32(ADR_SRAM_PG_PMU_WAKEUP))                           = (0x0001ffff)
#define DEF_SRAM_PG_PMU_SLEEP_EN()                         (REG32(ADR_SRAM_PG_PMU_SLEEP_EN))                         = (0x0001ffff)
#define DEF_SRAM_PG_MANUAL_WAKEUP()                        (REG32(ADR_SRAM_PG_MANUAL_WAKEUP))                        = (0x00000000)
#define DEF_SRAM_PG_PMU_RETENTION()                        (REG32(ADR_SRAM_PG_PMU_RETENTION))                        = (0x00000000)
#define DEF_SRAM_PG_CONCATE()                              (REG32(ADR_SRAM_PG_CONCATE))                              = (0x00000000)
#define DEF_HOST_WAKE_WIFI_CTRL_2()                        (REG32(ADR_HOST_WAKE_WIFI_CTRL_2))                        = (0x00000000)
#define DEF_HOST_WAKE_WIFI_POL_2()                         (REG32(ADR_HOST_WAKE_WIFI_POL_2))                         = (0x00000000)
#define DEF_FASTRFGL_PARA()                                (REG32(ADR_FASTRFGL_PARA))                                = (0x0000060a)
#define DEF_SLOWSRAM_PARA()                                (REG32(ADR_SLOWSRAM_PARA))                                = (0x60400642)
#define DEF_FASTSRAM_PARA()                                (REG32(ADR_FASTSRAM_PARA))                                = (0x060402c2)
#define DEF_FAKE_TEST_MODE()                               (REG32(ADR_FAKE_TEST_MODE))                               = (0x00000000)
#define DEF_SYSCTRL_PMU_MODE()                             (REG32(ADR_SYSCTRL_PMU_MODE))                             = (0x00000000)
#define DEF_SYSCTRL_CMD_LOG()                              (REG32(ADR_SYSCTRL_CMD_LOG))                              = (0x00000000)
#define DEF_SYSCTRL_ONP_PWR_LATENCY()                      (REG32(ADR_SYSCTRL_ONP_PWR_LATENCY))                      = (0x00000003)
#define DEF_SYSCTRL_ABNORMAL_FLAG()                        (REG32(ADR_SYSCTRL_ABNORMAL_FLAG))                        = (0x00000000)
#define DEF_LOCKABLE_0()                                   (REG32(ADR_LOCKABLE_0))                                   = (0x00000000)
#define DEF_LOCKABLE_1()                                   (REG32(ADR_LOCKABLE_1))                                   = (0x00000000)
#define DEF_LOCKABLE_2()                                   (REG32(ADR_LOCKABLE_2))                                   = (0x00000000)
#define DEF_TOP_RST_CTRL()                                 (REG32(ADR_TOP_RST_CTRL))                                 = (0x00000000)
#define DEF_SECURE_PASSWORD_REG()                          (REG32(ADR_SECURE_PASSWORD_REG))                          = (0x00000000)
#define DEF_SECURE_CTRL()                                  (REG32(ADR_SECURE_CTRL))                                  = (0x00000020)
#define DEF_EDM_PASSWD_0()                                 (REG32(ADR_EDM_PASSWD_0))                                 = (0x00000000)
#define DEF_EDM_PASSWD_1()                                 (REG32(ADR_EDM_PASSWD_1))                                 = (0x00000000)
#define DEF_EDM_PASSWD_2()                                 (REG32(ADR_EDM_PASSWD_2))                                 = (0x00000000)
#define DEF_EDM_PASSWD_3()                                 (REG32(ADR_EDM_PASSWD_3))                                 = (0x00000000)
#define DEF_EFUSE0_PROT_0()                                (REG32(ADR_EFUSE0_PROT_0))                                = (0x00000000)
#define DEF_EFUSE0_PROT_1()                                (REG32(ADR_EFUSE0_PROT_1))                                = (0x00000000)
#define DEF_EFUSE1_PROT()                                  (REG32(ADR_EFUSE1_PROT))                                  = (0x00000000)
#define DEF_EFUSE_CTRL()                                   (REG32(ADR_EFUSE_CTRL))                                   = (0x00000000)
#define DEF_MCU_CAPABILITIES()                             (REG32(ADR_MCU_CAPABILITIES))                             = (0x00000101)
#define DEF_GLOBAL_SRAM_CAPABILITES()                      (REG32(ADR_GLOBAL_SRAM_CAPABILITES))                      = (0x00000002)
#define DEF_FLASH_CAPABILITES()                            (REG32(ADR_FLASH_CAPABILITES))                            = (0x00000001)
#define DEF_TU0_MICROSECOND_TIMER()                        (REG32(ADR_TU0_MICROSECOND_TIMER))                        = (0x00000000)
#define DEF_TU0_CURRENT_MICROSECOND_TIME_VALUE()           (REG32(ADR_TU0_CURRENT_MICROSECOND_TIME_VALUE))           = (0x00000000)
#define DEF_TU0_MICROSECOND_TIMER_LOCAL_PRESCALE()         (REG32(ADR_TU0_MICROSECOND_TIMER_LOCAL_PRESCALE))         = (0x00000000)
#define DEF_TU0_MICROSECOND_TIMER32()                      (REG32(ADR_TU0_MICROSECOND_TIMER32))                      = (0x00000000)
#define DEF_TU1_MICROSECOND_TIMER()                        (REG32(ADR_TU1_MICROSECOND_TIMER))                        = (0x00000000)
#define DEF_TU1_CURRENT_MICROSECOND_TIME_VALUE()           (REG32(ADR_TU1_CURRENT_MICROSECOND_TIME_VALUE))           = (0x00000000)
#define DEF_TU1_MICROSECOND_TIMER_LOCAL_PRESCALE()         (REG32(ADR_TU1_MICROSECOND_TIMER_LOCAL_PRESCALE))         = (0x00000000)
#define DEF_TU1_MICROSECOND_TIMER32()                      (REG32(ADR_TU1_MICROSECOND_TIMER32))                      = (0x00000000)
#define DEF_TU2_MICROSECOND_TIMER()                        (REG32(ADR_TU2_MICROSECOND_TIMER))                        = (0x00000000)
#define DEF_TU2_CURRENT_MICROSECOND_TIME_VALUE()           (REG32(ADR_TU2_CURRENT_MICROSECOND_TIME_VALUE))           = (0x00000000)
#define DEF_TU2_MICROSECOND_TIMER_LOCAL_PRESCALE()         (REG32(ADR_TU2_MICROSECOND_TIMER_LOCAL_PRESCALE))         = (0x00000000)
#define DEF_TU2_MICROSECOND_TIMER32()                      (REG32(ADR_TU2_MICROSECOND_TIMER32))                      = (0x00000000)
#define DEF_TU3_MICROSECOND_TIMER()                        (REG32(ADR_TU3_MICROSECOND_TIMER))                        = (0x00000000)
#define DEF_TU3_CURRENT_MICROSECOND_TIME_VALUE()           (REG32(ADR_TU3_CURRENT_MICROSECOND_TIME_VALUE))           = (0x00000000)
#define DEF_TU3_MICROSECOND_TIMER_LOCAL_PRESCALE()         (REG32(ADR_TU3_MICROSECOND_TIMER_LOCAL_PRESCALE))         = (0x00000000)
#define DEF_TU3_MICROSECOND_TIMER32()                      (REG32(ADR_TU3_MICROSECOND_TIMER32))                      = (0x00000000)
#define DEF_TM0_MILLISECOND_TIMER()                        (REG32(ADR_TM0_MILLISECOND_TIMER))                        = (0x00000000)
#define DEF_TM0_CURRENT_MILLISECOND_TIME_VALUE()           (REG32(ADR_TM0_CURRENT_MILLISECOND_TIME_VALUE))           = (0x00000000)
#define DEF_TM0_MILLISECOND_TIMER_LOCAL_PRESCALE()         (REG32(ADR_TM0_MILLISECOND_TIMER_LOCAL_PRESCALE))         = (0x00000000)
#define DEF_TM0_MILLISECOND_TIMER32()                      (REG32(ADR_TM0_MILLISECOND_TIMER32))                      = (0x00000000)
#define DEF_TM1_MILLISECOND_TIMER()                        (REG32(ADR_TM1_MILLISECOND_TIMER))                        = (0x00000000)
#define DEF_TM1_CURRENT_MILLISECOND_TIME_VALUE()           (REG32(ADR_TM1_CURRENT_MILLISECOND_TIME_VALUE))           = (0x00000000)
#define DEF_TM1_MILLISECOND_TIMER_LOCAL_PRESCALE()         (REG32(ADR_TM1_MILLISECOND_TIMER_LOCAL_PRESCALE))         = (0x00000000)
#define DEF_TM1_MILLISECOND_TIMER32()                      (REG32(ADR_TM1_MILLISECOND_TIMER32))                      = (0x00000000)
#define DEF_TM2_MILLISECOND_TIMER()                        (REG32(ADR_TM2_MILLISECOND_TIMER))                        = (0x00000000)
#define DEF_TM2_CURRENT_MILLISECOND_TIME_VALUE()           (REG32(ADR_TM2_CURRENT_MILLISECOND_TIME_VALUE))           = (0x00000000)
#define DEF_TM2_MILLISECOND_TIMER_LOCAL_PRESCALE()         (REG32(ADR_TM2_MILLISECOND_TIMER_LOCAL_PRESCALE))         = (0x00000000)
#define DEF_TM2_MILLISECOND_TIMER32()                      (REG32(ADR_TM2_MILLISECOND_TIMER32))                      = (0x00000000)
#define DEF_TM3_MILLISECOND_TIMER()                        (REG32(ADR_TM3_MILLISECOND_TIMER))                        = (0x00000000)
#define DEF_TM3_CURRENT_MILLISECOND_TIME_VALUE()           (REG32(ADR_TM3_CURRENT_MILLISECOND_TIME_VALUE))           = (0x00000000)
#define DEF_TM3_MILLISECOND_TIMER_LOCAL_PRESCALE()         (REG32(ADR_TM3_MILLISECOND_TIMER_LOCAL_PRESCALE))         = (0x00000000)
#define DEF_TM3_MILLISECOND_TIMER32()                      (REG32(ADR_TM3_MILLISECOND_TIMER32))                      = (0x00000000)
#define DEF_MCU_WDOG_REG()                                 (REG32(ADR_MCU_WDOG_REG))                                 = (0x00010000)
#define DEF_SYS_WDOG_REG()                                 (REG32(ADR_SYS_WDOG_REG))                                 = (0x00010000)
#define DEF_PWM_0_PERIOD()                                 (REG32(ADR_PWM_0_PERIOD))                                 = (0x00000000)
#define DEF_PWM_0_SET_DUTYH()                              (REG32(ADR_PWM_0_SET_DUTYH))                              = (0x00000000)
#define DEF_PWM_1_PERIOD()                                 (REG32(ADR_PWM_1_PERIOD))                                 = (0x00000000)
#define DEF_PWM_1_SET_DUTYH()                              (REG32(ADR_PWM_1_SET_DUTYH))                              = (0x00000000)
#define DEF_PWM_2_PERIOD()                                 (REG32(ADR_PWM_2_PERIOD))                                 = (0x00000000)
#define DEF_PWM_2_SET_DUTYH()                              (REG32(ADR_PWM_2_SET_DUTYH))                              = (0x00000000)
#define DEF_PWM_3_PERIOD()                                 (REG32(ADR_PWM_3_PERIOD))                                 = (0x00000000)
#define DEF_PWM_3_SET_DUTYH()                              (REG32(ADR_PWM_3_SET_DUTYH))                              = (0x00000000)
#define DEF_PWM_4_PERIOD()                                 (REG32(ADR_PWM_4_PERIOD))                                 = (0x00000000)
#define DEF_PWM_4_SET_DUTYH()                              (REG32(ADR_PWM_4_SET_DUTYH))                              = (0x00000000)
#define DEF_PWM_5_PERIOD()                                 (REG32(ADR_PWM_5_PERIOD))                                 = (0x00000000)
#define DEF_PWM_5_SET_DUTYH()                              (REG32(ADR_PWM_5_SET_DUTYH))                              = (0x00000000)
#define DEF_PWM_6_PERIOD()                                 (REG32(ADR_PWM_6_PERIOD))                                 = (0x00000000)
#define DEF_PWM_6_SET_DUTYH()                              (REG32(ADR_PWM_6_SET_DUTYH))                              = (0x00000000)
#define DEF_PWM_7_PERIOD()                                 (REG32(ADR_PWM_7_PERIOD))                                 = (0x00000000)
#define DEF_PWM_7_SET_DUTYH()                              (REG32(ADR_PWM_7_SET_DUTYH))                              = (0x00000000)
#define DEF_PWM_CTRL()                                     (REG32(ADR_PWM_CTRL))                                     = (0x000000ff)
#define DEF_TAS0()                                         (REG32(ADR_TAS0))                                         = (0x00000000)
#define DEF_TAS1()                                         (REG32(ADR_TAS1))                                         = (0x00000000)
#define DEF_TAS2()                                         (REG32(ADR_TAS2))                                         = (0x00000000)
#define DEF_TAS3()                                         (REG32(ADR_TAS3))                                         = (0x00000000)
#define DEF_TAS4()                                         (REG32(ADR_TAS4))                                         = (0x00000000)
#define DEF_TAS5()                                         (REG32(ADR_TAS5))                                         = (0x00000000)
#define DEF_TAS6()                                         (REG32(ADR_TAS6))                                         = (0x00000000)
#define DEF_TAS7()                                         (REG32(ADR_TAS7))                                         = (0x00000000)
#define DEF_MANUAL_IO     ()                               (REG32(ADR_MANUAL_IO     ))                               = (0x00000000)
#define DEF_MANUAL_IO_37_32()                              (REG32(ADR_MANUAL_IO_37_32))                              = (0x00000000)
#define DEF_MANUAL_PUE     ()                              (REG32(ADR_MANUAL_PUE     ))                              = (0x00000000)
#define DEF_MANUAL_PUE_37_32()                             (REG32(ADR_MANUAL_PUE_37_32))                             = (0x00000000)
#define DEF_MANUAL_PDE     ()                              (REG32(ADR_MANUAL_PDE     ))                              = (0x00000000)
#define DEF_MANUAL_PDE_37_32()                             (REG32(ADR_MANUAL_PDE_37_32))                             = (0x00000000)
#define DEF_MANUAL_DS     ()                               (REG32(ADR_MANUAL_DS     ))                               = (0x00000000)
#define DEF_MANUAL_DS_37_32()                              (REG32(ADR_MANUAL_DS_37_32))                              = (0x00000000)
#define DEF_IO_PO     ()                                   (REG32(ADR_IO_PO     ))                                   = (0x00000000)
#define DEF_IO_PO_37_32()                                  (REG32(ADR_IO_PO_37_32))                                  = (0x00000000)
#define DEF_IO_PI     ()                                   (REG32(ADR_IO_PI     ))                                   = (0x00000000)
#define DEF_IO_PI_37_32()                                  (REG32(ADR_IO_PI_37_32))                                  = (0x00000000)
#define DEF_IO_PIE     ()                                  (REG32(ADR_IO_PIE     ))                                  = (0x00000000)
#define DEF_IO_PIE_37_32()                                 (REG32(ADR_IO_PIE_37_32))                                 = (0x00000000)
#define DEF_IO_POEN     ()                                 (REG32(ADR_IO_POEN     ))                                 = (0xffffffff)
#define DEF_IO_POEN_37_32()                                (REG32(ADR_IO_POEN_37_32))                                = (0x0000003f)
#define DEF_IO_PUE     ()                                  (REG32(ADR_IO_PUE     ))                                  = (0x00000400)
#define DEF_IO_PUE_37_32()                                 (REG32(ADR_IO_PUE_37_32))                                 = (0x00000000)
#define DEF_IO_PDE     ()                                  (REG32(ADR_IO_PDE     ))                                  = (0x00000000)
#define DEF_IO_PDE_37_32()                                 (REG32(ADR_IO_PDE_37_32))                                 = (0x00000000)
#define DEF_IO_DS     ()                                   (REG32(ADR_IO_DS     ))                                   = (0xffffffff)
#define DEF_IO_DS_37_32()                                  (REG32(ADR_IO_DS_37_32))                                  = (0x0000003f)
#define DEF_MANUAL_GPIO     ()                             (REG32(ADR_MANUAL_GPIO     ))                             = (0x00000000)
#define DEF_MANUAL_GPIO_37_32()                            (REG32(ADR_MANUAL_GPIO_37_32))                            = (0x00000000)
#define DEF_IO_FUNC_SEL0()                                 (REG32(ADR_IO_FUNC_SEL0))                                 = (0x00000000)
#define DEF_IO_FUNC_SEL1()                                 (REG32(ADR_IO_FUNC_SEL1))                                 = (0x00000000)
#define DEF_INT_THRU_GPIO     ()                           (REG32(ADR_INT_THRU_GPIO     ))                           = (0x00000000)
#define DEF_INT_THRU_GPIO_37_32()                          (REG32(ADR_INT_THRU_GPIO_37_32))                          = (0x00000000)
#define DEF_INT_THRU_GPIO1     ()                          (REG32(ADR_INT_THRU_GPIO1     ))                          = (0x00000000)
#define DEF_INT_THRU_GPIO1_37_32()                         (REG32(ADR_INT_THRU_GPIO1_37_32))                         = (0x00000000)
#define DEF_BIST_CTRL()                                    (REG32(ADR_BIST_CTRL))                                    = (0x00000f00)
#define DEF_BIST_CTRL1()                                   (REG32(ADR_BIST_CTRL1))                                   = (0x00000000)
#define DEF_BIST_CTRL2()                                   (REG32(ADR_BIST_CTRL2))                                   = (0x00000000)
#define DEF_BIST_CTRL3()                                   (REG32(ADR_BIST_CTRL3))                                   = (0x00000000)
#define DEF_IO5V_OD_CTRL()                                 (REG32(ADR_IO5V_OD_CTRL))                                 = (0x00000000)
#define DEF_IO_MISC_FUNC_SEL()                             (REG32(ADR_IO_MISC_FUNC_SEL))                             = (0x00000000)
#define DEF_IO_GPIO_PP_MODE     ()                         (REG32(ADR_IO_GPIO_PP_MODE     ))                         = (0xe801c07f)
#define DEF_IO_GPIO_PP_MODE_37_32()                        (REG32(ADR_IO_GPIO_PP_MODE_37_32))                        = (0x0000003b)
#define DEF_I2CS_ID_ADDR()                                 (REG32(ADR_I2CS_ID_ADDR))                                 = (0x000000a0)
#define DEF_I2CS_STATUS()                                  (REG32(ADR_I2CS_STATUS))                                  = (0x00000400)
#define DEF_I2CS_TIME_CNT()                                (REG32(ADR_I2CS_TIME_CNT))                                = (0x0000ffff)
#define DEF_I2CS_STATE()                                   (REG32(ADR_I2CS_STATE))                                   = (0x00000000)
#define DEF_I2CS_CTRL()                                    (REG32(ADR_I2CS_CTRL))                                    = (0x00000000)
#define DEF_SPECIFIC_GPIO     ()                           (REG32(ADR_SPECIFIC_GPIO     ))                           = (0x00000000)
#define DEF_SPECIFIC_GPIO_37_32()                          (REG32(ADR_SPECIFIC_GPIO_37_32))                          = (0x00000000)
#define DEF_SPECIFIC_PWM0_TO_GPIO     ()                   (REG32(ADR_SPECIFIC_PWM0_TO_GPIO     ))                   = (0x00000000)
#define DEF_SPECIFIC_PWM0_TO_GPIO_37_32()                  (REG32(ADR_SPECIFIC_PWM0_TO_GPIO_37_32))                  = (0x00000000)
#define DEF_SPECIFIC_PWM1_TO_GPIO     ()                   (REG32(ADR_SPECIFIC_PWM1_TO_GPIO     ))                   = (0x00000000)
#define DEF_SPECIFIC_PWM1_TO_GPIO_37_32()                  (REG32(ADR_SPECIFIC_PWM1_TO_GPIO_37_32))                  = (0x00000000)
#define DEF_SPECIFIC_PWM2_TO_GPIO     ()                   (REG32(ADR_SPECIFIC_PWM2_TO_GPIO     ))                   = (0x00000000)
#define DEF_SPECIFIC_PWM2_TO_GPIO_37_32()                  (REG32(ADR_SPECIFIC_PWM2_TO_GPIO_37_32))                  = (0x00000000)
#define DEF_SPECIFIC_PWM3_TO_GPIO     ()                   (REG32(ADR_SPECIFIC_PWM3_TO_GPIO     ))                   = (0x00000000)
#define DEF_SPECIFIC_PWM3_TO_GPIO_37_32()                  (REG32(ADR_SPECIFIC_PWM3_TO_GPIO_37_32))                  = (0x00000000)
#define DEF_SPECIFIC_PWM4_TO_GPIO     ()                   (REG32(ADR_SPECIFIC_PWM4_TO_GPIO     ))                   = (0x00000000)
#define DEF_SPECIFIC_PWM4_TO_GPIO_37_32()                  (REG32(ADR_SPECIFIC_PWM4_TO_GPIO_37_32))                  = (0x00000000)
#define DEF_SPECIFIC_PWM5_TO_GPIO     ()                   (REG32(ADR_SPECIFIC_PWM5_TO_GPIO     ))                   = (0x00000000)
#define DEF_SPECIFIC_PWM5_TO_GPIO_37_32()                  (REG32(ADR_SPECIFIC_PWM5_TO_GPIO_37_32))                  = (0x00000000)
#define DEF_SPECIFIC_PWM6_TO_GPIO     ()                   (REG32(ADR_SPECIFIC_PWM6_TO_GPIO     ))                   = (0x00000000)
#define DEF_SPECIFIC_PWM6_TO_GPIO_37_32()                  (REG32(ADR_SPECIFIC_PWM6_TO_GPIO_37_32))                  = (0x00000000)
#define DEF_SPECIFIC_PWM7_TO_GPIO     ()                   (REG32(ADR_SPECIFIC_PWM7_TO_GPIO     ))                   = (0x00000000)
#define DEF_SPECIFIC_PWM7_TO_GPIO_37_32()                  (REG32(ADR_SPECIFIC_PWM7_TO_GPIO_37_32))                  = (0x00000000)
#define DEF_INT_MASK_REG()                                 (REG32(ADR_INT_MASK_REG))                                 = (0x000000ff)
#define DEF_INT_STATUS_REG()                               (REG32(ADR_INT_STATUS_REG))                               = (0x00000000)
#define DEF_FN1_STATUS_REG()                               (REG32(ADR_FN1_STATUS_REG))                               = (0x00000000)
#define DEF_CARD_RCA_REG()                                 (REG32(ADR_CARD_RCA_REG))                                 = (0x00000000)
#define DEF_IO_REG_PORT_DLY_RESP()                         (REG32(ADR_IO_REG_PORT_DLY_RESP))                         = (0x00000000)
#define DEF_SDIO_CARD_STATUS_REG()                         (REG32(ADR_SDIO_CARD_STATUS_REG))                         = (0x00000000)
#define DEF_R5_RESP_FLAG_OUT_TIMING()                      (REG32(ADR_R5_RESP_FLAG_OUT_TIMING))                      = (0x00040000)
#define DEF_SDIO_DELAY_CHAIN_0()                           (REG32(ADR_SDIO_DELAY_CHAIN_0))                           = (0x44444444)
#define DEF_SDIO_DELAY_CHAIN_1()                           (REG32(ADR_SDIO_DELAY_CHAIN_1))                           = (0x00000044)
#define DEF_FN1_DMA_START_ADDR_REG()                       (REG32(ADR_FN1_DMA_START_ADDR_REG))                       = (0x00000000)
#define DEF_FN1_INT_CTRL_RESET()                           (REG32(ADR_FN1_INT_CTRL_RESET))                           = (0x00000000)
#define DEF_MCU_NOTIFY_HOST_EVENT()                        (REG32(ADR_MCU_NOTIFY_HOST_EVENT))                        = (0x00000000)
#define DEF_FN1_DMA_RD_START_ADDR_REG()                    (REG32(ADR_FN1_DMA_RD_START_ADDR_REG))                    = (0x00000000)
#define DEF_IO_REG_RIA_RD_BASE_ADDR()                      (REG32(ADR_IO_REG_RIA_RD_BASE_ADDR))                      = (0x00000000)
#define DEF_CCCR_00H_REG()                                 (REG32(ADR_CCCR_00H_REG))                                 = (0x00000000)
#define DEF_CCCR_04H_REG()                                 (REG32(ADR_CCCR_04H_REG))                                 = (0x00000000)
#define DEF_CCCR_08H_REG()                                 (REG32(ADR_CCCR_08H_REG))                                 = (0x00000000)
#define DEF_CCCR_14H_REG()                                 (REG32(ADR_CCCR_14H_REG))                                 = (0x00000000)
#define DEF_CCCR_13H_REG()                                 (REG32(ADR_CCCR_13H_REG))                                 = (0x01000000)
#define DEF_FBR_100H_REG()                                 (REG32(ADR_FBR_100H_REG))                                 = (0x00000000)
#define DEF_FBR_109H_REG()                                 (REG32(ADR_FBR_109H_REG))                                 = (0x00000000)
#define DEF_F0_CIS_CONTENT_REG_0()                         (REG32(ADR_F0_CIS_CONTENT_REG_0))                         = (0x00000000)
#define DEF_F0_CIS_CONTENT_REG_1()                         (REG32(ADR_F0_CIS_CONTENT_REG_1))                         = (0x00000000)
#define DEF_F0_CIS_CONTENT_REG_2()                         (REG32(ADR_F0_CIS_CONTENT_REG_2))                         = (0x00000000)
#define DEF_F0_CIS_CONTENT_REG_3()                         (REG32(ADR_F0_CIS_CONTENT_REG_3))                         = (0x00000000)
#define DEF_F0_CIS_CONTENT_REG_4()                         (REG32(ADR_F0_CIS_CONTENT_REG_4))                         = (0x00000000)
#define DEF_F0_CIS_CONTENT_REG_5()                         (REG32(ADR_F0_CIS_CONTENT_REG_5))                         = (0x00000000)
#define DEF_F0_CIS_CONTENT_REG_6()                         (REG32(ADR_F0_CIS_CONTENT_REG_6))                         = (0x00000000)
#define DEF_F0_CIS_CONTENT_REG_7()                         (REG32(ADR_F0_CIS_CONTENT_REG_7))                         = (0x00000000)
#define DEF_F0_CIS_CONTENT_REG_8()                         (REG32(ADR_F0_CIS_CONTENT_REG_8))                         = (0x00000000)
#define DEF_F0_CIS_CONTENT_REG_9()                         (REG32(ADR_F0_CIS_CONTENT_REG_9))                         = (0x00000000)
#define DEF_F0_CIS_CONTENT_REG_10()                        (REG32(ADR_F0_CIS_CONTENT_REG_10))                        = (0x00000000)
#define DEF_F0_CIS_CONTENT_REG_11()                        (REG32(ADR_F0_CIS_CONTENT_REG_11))                        = (0x00000000)
#define DEF_F0_CIS_CONTENT_REG_12()                        (REG32(ADR_F0_CIS_CONTENT_REG_12))                        = (0x00000000)
#define DEF_F0_CIS_CONTENT_REG_13()                        (REG32(ADR_F0_CIS_CONTENT_REG_13))                        = (0x00000000)
#define DEF_F0_CIS_CONTENT_REG_14()                        (REG32(ADR_F0_CIS_CONTENT_REG_14))                        = (0x00000000)
#define DEF_F0_CIS_CONTENT_REG_15()                        (REG32(ADR_F0_CIS_CONTENT_REG_15))                        = (0x00000000)
#define DEF_F1_CIS_CONTENT_REG_0()                         (REG32(ADR_F1_CIS_CONTENT_REG_0))                         = (0x00000000)
#define DEF_F1_CIS_CONTENT_REG_1()                         (REG32(ADR_F1_CIS_CONTENT_REG_1))                         = (0x00000000)
#define DEF_F1_CIS_CONTENT_REG_2()                         (REG32(ADR_F1_CIS_CONTENT_REG_2))                         = (0x00000000)
#define DEF_F1_CIS_CONTENT_REG_3()                         (REG32(ADR_F1_CIS_CONTENT_REG_3))                         = (0x00000000)
#define DEF_F1_CIS_CONTENT_REG_4()                         (REG32(ADR_F1_CIS_CONTENT_REG_4))                         = (0x00000000)
#define DEF_F1_CIS_CONTENT_REG_5()                         (REG32(ADR_F1_CIS_CONTENT_REG_5))                         = (0x00000000)
#define DEF_F1_CIS_CONTENT_REG_6()                         (REG32(ADR_F1_CIS_CONTENT_REG_6))                         = (0x00000000)
#define DEF_F1_CIS_CONTENT_REG_7()                         (REG32(ADR_F1_CIS_CONTENT_REG_7))                         = (0x00000000)
#define DEF_F1_CIS_CONTENT_REG_8()                         (REG32(ADR_F1_CIS_CONTENT_REG_8))                         = (0x00000000)
#define DEF_F1_CIS_CONTENT_REG_9()                         (REG32(ADR_F1_CIS_CONTENT_REG_9))                         = (0x00000000)
#define DEF_F1_CIS_CONTENT_REG_10()                        (REG32(ADR_F1_CIS_CONTENT_REG_10))                        = (0x00000000)
#define DEF_F1_CIS_CONTENT_REG_11()                        (REG32(ADR_F1_CIS_CONTENT_REG_11))                        = (0x00000000)
#define DEF_F1_CIS_CONTENT_REG_12()                        (REG32(ADR_F1_CIS_CONTENT_REG_12))                        = (0x00000000)
#define DEF_F1_CIS_CONTENT_REG_13()                        (REG32(ADR_F1_CIS_CONTENT_REG_13))                        = (0x00000000)
#define DEF_F1_CIS_CONTENT_REG_14()                        (REG32(ADR_F1_CIS_CONTENT_REG_14))                        = (0x00000000)
#define DEF_F1_CIS_CONTENT_REG_15()                        (REG32(ADR_F1_CIS_CONTENT_REG_15))                        = (0x00000000)
#define DEF_SPI_MODE()                                     (REG32(ADR_SPI_MODE))                                     = (0x00000000)
#define DEF_TX_SEG()                                       (REG32(ADR_TX_SEG))                                       = (0x00000000)
#define DEF_SPI_TO_PHY_PARAM1()                            (REG32(ADR_SPI_TO_PHY_PARAM1))                            = (0x000e0006)
#define DEF_SPI_TO_PHY_PARAM2()                            (REG32(ADR_SPI_TO_PHY_PARAM2))                            = (0x000e000e)
#define DEF_UART_DATA()                                    (REG32(ADR_UART_DATA))                                    = (0x00000000)
#define DEF_UART_IER()                                     (REG32(ADR_UART_IER))                                     = (0x00000000)
#define DEF_UART_FCR()                                     (REG32(ADR_UART_FCR))                                     = (0x00000001)
#define DEF_UART_LCR()                                     (REG32(ADR_UART_LCR))                                     = (0x00000003)
#define DEF_UART_MCR()                                     (REG32(ADR_UART_MCR))                                     = (0x00000000)
#define DEF_UART_LSR()                                     (REG32(ADR_UART_LSR))                                     = (0x00000000)
#define DEF_UART_MSR()                                     (REG32(ADR_UART_MSR))                                     = (0x00000000)
#define DEF_UART_SPR()                                     (REG32(ADR_UART_SPR))                                     = (0x0000015b)
#define DEF_UART_RTHR()                                    (REG32(ADR_UART_RTHR))                                    = (0x000000c8)
#define DEF_UART_ISR()                                     (REG32(ADR_UART_ISR))                                     = (0x000000c1)
#define DEF_UART_TTHR()                                    (REG32(ADR_UART_TTHR))                                    = (0x000000c2)
#define DEF_UART_INT_MAP()                                 (REG32(ADR_UART_INT_MAP))                                 = (0x00000000)
#define DEF_UART_POINTER()                                 (REG32(ADR_UART_POINTER))                                 = (0x00000000)
#define DEF_HSUART_TRX_CHAR()                              (REG32(ADR_HSUART_TRX_CHAR))                              = (0x00000000)
#define DEF_HSUART_INTRRUPT_ENABLE()                       (REG32(ADR_HSUART_INTRRUPT_ENABLE))                       = (0x00000000)
#define DEF_HSUART_FIFO_CTRL()                             (REG32(ADR_HSUART_FIFO_CTRL))                             = (0x00000000)
#define DEF_HSUART_LINE_CTRL()                             (REG32(ADR_HSUART_LINE_CTRL))                             = (0x00000000)
#define DEF_HSUART_MODEM_CTRL()                            (REG32(ADR_HSUART_MODEM_CTRL))                            = (0x00000000)
#define DEF_HSUART_LINE_STATUS()                           (REG32(ADR_HSUART_LINE_STATUS))                           = (0x00000000)
#define DEF_HSUART_MODEM_STATUS()                          (REG32(ADR_HSUART_MODEM_STATUS))                          = (0x00000000)
#define DEF_HSUART_SCRATCH_BOARD()                         (REG32(ADR_HSUART_SCRATCH_BOARD))                         = (0x00000000)
#define DEF_HSUART_FIFO_THRESHOLD()                        (REG32(ADR_HSUART_FIFO_THRESHOLD))                        = (0x18041810)
#define DEF_HSUART_INTERRUPT_STATUS()                      (REG32(ADR_HSUART_INTERRUPT_STATUS))                      = (0x00000000)
#define DEF_HSUART_DIV_FRAC()                              (REG32(ADR_HSUART_DIV_FRAC))                              = (0x0067002b)
#define DEF_HSUART_EXPANSION_INTERRUPT_STATUS()            (REG32(ADR_HSUART_EXPANSION_INTERRUPT_STATUS))            = (0x00000000)
#define DEF_HSUART_DMA_RX_STR_ADDR()                       (REG32(ADR_HSUART_DMA_RX_STR_ADDR))                       = (0x00000000)
#define DEF_HSUART_DMA_RX_END_ADDR()                       (REG32(ADR_HSUART_DMA_RX_END_ADDR))                       = (0x00000000)
#define DEF_HSUART_DMA_RX_WPT()                            (REG32(ADR_HSUART_DMA_RX_WPT))                            = (0x00000000)
#define DEF_HSUART_DMA_RX_RPT()                            (REG32(ADR_HSUART_DMA_RX_RPT))                            = (0x00000000)
#define DEF_HSUART_DMA_TX_STR_ADDR()                       (REG32(ADR_HSUART_DMA_TX_STR_ADDR))                       = (0x00000000)
#define DEF_HSUART_DMA_TX_END_ADDR()                       (REG32(ADR_HSUART_DMA_TX_END_ADDR))                       = (0x00000000)
#define DEF_HSUART_DMA_TX_WPT()                            (REG32(ADR_HSUART_DMA_TX_WPT))                            = (0x00000000)
#define DEF_HSUART_DMA_TX_RPT()                            (REG32(ADR_HSUART_DMA_TX_RPT))                            = (0x00000000)
#define DEF_HSUART1_TRX_CHAR()                             (REG32(ADR_HSUART1_TRX_CHAR))                             = (0x00000000)
#define DEF_HSUART1_INTRRUPT_ENABLE()                      (REG32(ADR_HSUART1_INTRRUPT_ENABLE))                      = (0x00000000)
#define DEF_HSUART1_FIFO_CTRL()                            (REG32(ADR_HSUART1_FIFO_CTRL))                            = (0x00000000)
#define DEF_HSUART1_LINE_CTRL()                            (REG32(ADR_HSUART1_LINE_CTRL))                            = (0x00000000)
#define DEF_HSUART1_MODEM_CTRL()                           (REG32(ADR_HSUART1_MODEM_CTRL))                           = (0x00000000)
#define DEF_HSUART1_LINE_STATUS()                          (REG32(ADR_HSUART1_LINE_STATUS))                          = (0x00000000)
#define DEF_HSUART1_MODEM_STATUS()                         (REG32(ADR_HSUART1_MODEM_STATUS))                         = (0x00000000)
#define DEF_HSUART1_SCRATCH_BOARD()                        (REG32(ADR_HSUART1_SCRATCH_BOARD))                        = (0x00000000)
#define DEF_HSUART1_FIFO_THRESHOLD()                       (REG32(ADR_HSUART1_FIFO_THRESHOLD))                       = (0x18041810)
#define DEF_HSUART1_INTERRUPT_STATUS()                     (REG32(ADR_HSUART1_INTERRUPT_STATUS))                     = (0x00000000)
#define DEF_HSUART1_DIV_FRAC()                             (REG32(ADR_HSUART1_DIV_FRAC))                             = (0x0067002b)
#define DEF_HSUART1_EXPANSION_INTERRUPT_STATUS()           (REG32(ADR_HSUART1_EXPANSION_INTERRUPT_STATUS))           = (0x00000000)
#define DEF_HSUART1_DMA_RX_STR_ADDR()                      (REG32(ADR_HSUART1_DMA_RX_STR_ADDR))                      = (0x00000000)
#define DEF_HSUART1_DMA_RX_END_ADDR()                      (REG32(ADR_HSUART1_DMA_RX_END_ADDR))                      = (0x00000000)
#define DEF_HSUART1_DMA_RX_WPT()                           (REG32(ADR_HSUART1_DMA_RX_WPT))                           = (0x00000000)
#define DEF_HSUART1_DMA_RX_RPT()                           (REG32(ADR_HSUART1_DMA_RX_RPT))                           = (0x00000000)
#define DEF_HSUART1_DMA_TX_STR_ADDR()                      (REG32(ADR_HSUART1_DMA_TX_STR_ADDR))                      = (0x00000000)
#define DEF_HSUART1_DMA_TX_END_ADDR()                      (REG32(ADR_HSUART1_DMA_TX_END_ADDR))                      = (0x00000000)
#define DEF_HSUART1_DMA_TX_WPT()                           (REG32(ADR_HSUART1_DMA_TX_WPT))                           = (0x00000000)
#define DEF_HSUART1_DMA_TX_RPT()                           (REG32(ADR_HSUART1_DMA_TX_RPT))                           = (0x00000000)
#define DEF_IOTADC_CTRL_0()                                (REG32(ADR_IOTADC_CTRL_0))                                = (0x00100000)
#define DEF_IOTADC_CTRL_1()                                (REG32(ADR_IOTADC_CTRL_1))                                = (0x00008888)
#define DEF_IOTADC_CTRL_2()                                (REG32(ADR_IOTADC_CTRL_2))                                = (0x00000001)
#define DEF_IOTADC_STS()                                   (REG32(ADR_IOTADC_STS))                                   = (0x00000000)
#define DEF_IOTADC_DATA()                                  (REG32(ADR_IOTADC_DATA))                                  = (0x00000000)
#define DEF_IOTADC_FIFO_CTRL()                             (REG32(ADR_IOTADC_FIFO_CTRL))                             = (0x00000003)
#define DEF_IOTADC_CAL()                                   (REG32(ADR_IOTADC_CAL))                                   = (0x00000000)
#define DEF_IOTADC_DMY()                                   (REG32(ADR_IOTADC_DMY))                                   = (0x0000002a)
#define DEF_IOTADC_CH_SEL()                                (REG32(ADR_IOTADC_CH_SEL))                                = (0x76543210)
#define DEF_IOTADC_TRIGGLE_SIGNAL_SEL_0()                  (REG32(ADR_IOTADC_TRIGGLE_SIGNAL_SEL_0))                  = (0x00000000)
#define DEF_IOTADC_TRIGGLE_SIGNAL_SEL_1()                  (REG32(ADR_IOTADC_TRIGGLE_SIGNAL_SEL_1))                  = (0x00000000)
#define DEF_IOTADC_LATCH()                                 (REG32(ADR_IOTADC_LATCH))                                 = (0x00000000)
#define DEF_IOTADC_TRIGGER_EVENT_EN_0()                    (REG32(ADR_IOTADC_TRIGGER_EVENT_EN_0))                    = (0x00ff00ff)
#define DEF_IOTADC_TRIGGER_EVENT_EN_1()                    (REG32(ADR_IOTADC_TRIGGER_EVENT_EN_1))                    = (0x00ff00ff)
#define DEF_IOTADC_TRIGGER_EVENT_EN_2()                    (REG32(ADR_IOTADC_TRIGGER_EVENT_EN_2))                    = (0x00ff00ff)
#define DEF_IOTADC_TRIGGER_EVENT_EN_3()                    (REG32(ADR_IOTADC_TRIGGER_EVENT_EN_3))                    = (0x00ff00ff)
#define DEF_IOTADC_DECIMATE_0()                            (REG32(ADR_IOTADC_DECIMATE_0))                            = (0x00000000)
#define DEF_IOTADC_DECIMATE_1()                            (REG32(ADR_IOTADC_DECIMATE_1))                            = (0x00000000)
#define DEF_IOTADC_DELAY_0()                               (REG32(ADR_IOTADC_DELAY_0))                               = (0x00000000)
#define DEF_IOTADC_DELAY_1()                               (REG32(ADR_IOTADC_DELAY_1))                               = (0x00000000)
#define DEF_IOTADC_DELAY_2()                               (REG32(ADR_IOTADC_DELAY_2))                               = (0x00000000)
#define DEF_IOTADC_DELAY_3()                               (REG32(ADR_IOTADC_DELAY_3))                               = (0x00000000)
#define DEF_IOTADC_FORGET_FACTOR_0()                       (REG32(ADR_IOTADC_FORGET_FACTOR_0))                       = (0x00000000)
#define DEF_IOTADC_FORGET_FACTOR_1()                       (REG32(ADR_IOTADC_FORGET_FACTOR_1))                       = (0x00000000)
#define DEF_IOTADC_LATCH_THRESHOLD_0()                     (REG32(ADR_IOTADC_LATCH_THRESHOLD_0))                     = (0x10001000)
#define DEF_IOTADC_LATCH_THRESHOLD_1()                     (REG32(ADR_IOTADC_LATCH_THRESHOLD_1))                     = (0x10001000)
#define DEF_IOTADC_LATCH_THRESHOLD_2()                     (REG32(ADR_IOTADC_LATCH_THRESHOLD_2))                     = (0x10001000)
#define DEF_IOTADC_LATCH_THRESHOLD_3()                     (REG32(ADR_IOTADC_LATCH_THRESHOLD_3))                     = (0x10001000)
#define DEF_IOTADC_PIPE_IRQ()                              (REG32(ADR_IOTADC_PIPE_IRQ))                              = (0x000000ff)
#define DEF_IOTADC_FIFO_SRC_MASK()                         (REG32(ADR_IOTADC_FIFO_SRC_MASK))                         = (0x000000ff)
#define DEF_IOTADC_LATCH_0()                               (REG32(ADR_IOTADC_LATCH_0))                               = (0x00000000)
#define DEF_IOTADC_LATCH_1()                               (REG32(ADR_IOTADC_LATCH_1))                               = (0x00000000)
#define DEF_IOTADC_LATCH_2()                               (REG32(ADR_IOTADC_LATCH_2))                               = (0x00000000)
#define DEF_IOTADC_LATCH_3()                               (REG32(ADR_IOTADC_LATCH_3))                               = (0x00000000)
#define DEF_IOTADC_LATCH_4()                               (REG32(ADR_IOTADC_LATCH_4))                               = (0x00000000)
#define DEF_IOTADC_LATCH_5()                               (REG32(ADR_IOTADC_LATCH_5))                               = (0x00000000)
#define DEF_IOTADC_LATCH_6()                               (REG32(ADR_IOTADC_LATCH_6))                               = (0x00000000)
#define DEF_IOTADC_LATCH_7()                               (REG32(ADR_IOTADC_LATCH_7))                               = (0x00000000)
#define DEF_IOTADC_LATCH_VDD()                             (REG32(ADR_IOTADC_LATCH_VDD))                             = (0x00000000)
#define DEF_IOTADC_LATCH_TMP()                             (REG32(ADR_IOTADC_LATCH_TMP))                             = (0x00000000)
#define DEF_MANUAL_MODE_TX_ADDR()                          (REG32(ADR_MANUAL_MODE_TX_ADDR))                          = (0x00000000)
#define DEF_MANUAL_MODE_RX_ADDR()                          (REG32(ADR_MANUAL_MODE_RX_ADDR))                          = (0x00000000)
#define DEF_SPI_PARAM()                                    (REG32(ADR_SPI_PARAM))                                    = (0x00000444)
#define DEF_SPI_PARAM2()                                   (REG32(ADR_SPI_PARAM2))                                   = (0x00000000)
#define DEF_SPI_TX_LEN()                                   (REG32(ADR_SPI_TX_LEN))                                   = (0x00000000)
#define DEF_SPI_RX_LEN()                                   (REG32(ADR_SPI_RX_LEN))                                   = (0x00000000)
#define DEF_CMD_SET()                                      (REG32(ADR_CMD_SET))                                      = (0xebbb0b02)
#define DEF_CMD_SET_1()                                    (REG32(ADR_CMD_SET_1))                                    = (0x00000032)
#define DEF_FLASH_IO0_DLY()                                (REG32(ADR_FLASH_IO0_DLY))                                = (0x00000000)
#define DEF_FLASH_IO1_DLY()                                (REG32(ADR_FLASH_IO1_DLY))                                = (0x00001100)
#define DEF_FLS_INS_SPACE_START_ADDR()                     (REG32(ADR_FLS_INS_SPACE_START_ADDR))                     = (0x00000000)
#define DEF_FLS_INS_SPACE_END_ADDR()                       (REG32(ADR_FLS_INS_SPACE_END_ADDR))                       = (0x00000000)
#define DEF_BUFFER_CLEAR_ERROR_FLAG_CLEAR()                (REG32(ADR_BUFFER_CLEAR_ERROR_FLAG_CLEAR))                = (0x00000000)
#define DEF_PSRAM_PARAM()                                  (REG32(ADR_PSRAM_PARAM))                                  = (0x00000000)
#define DEF_PSRAM_INS_SPACE_START_ADDR()                   (REG32(ADR_PSRAM_INS_SPACE_START_ADDR))                   = (0x00000000)
#define DEF_PSRAM_INS_SPACE_END_ADDR()                     (REG32(ADR_PSRAM_INS_SPACE_END_ADDR))                     = (0x00000000)
#define DEF_FLASH_ADDR_OFSET()                             (REG32(ADR_FLASH_ADDR_OFSET))                             = (0x00000000)
#define DEF_FLASH_CTRL_RST()                               (REG32(ADR_FLASH_CTRL_RST))                               = (0x00000000)
#define DEF_FLASH_RST_CMD()                                (REG32(ADR_FLASH_RST_CMD))                                = (0x00000000)
#define DEF_MASK_TYPHOST_INT_MAP_02()                      (REG32(ADR_MASK_TYPHOST_INT_MAP_02))                      = (0xffffffff)
#define DEF_RAW_TYPHOST_INT_MAP_02()                       (REG32(ADR_RAW_TYPHOST_INT_MAP_02))                       = (0xffffffff)
#define DEF_POSTMASK_TYPHOST_INT_MAP_02()                  (REG32(ADR_POSTMASK_TYPHOST_INT_MAP_02))                  = (0xffffffff)
#define DEF_MASK_TYPHOST_INT_MAP_15()                      (REG32(ADR_MASK_TYPHOST_INT_MAP_15))                      = (0xffffffff)
#define DEF_RAW_TYPHOST_INT_MAP_15()                       (REG32(ADR_RAW_TYPHOST_INT_MAP_15))                       = (0xffffffff)
#define DEF_POSTMASK_TYPHOST_INT_MAP_15()                  (REG32(ADR_POSTMASK_TYPHOST_INT_MAP_15))                  = (0xffffffff)
#define DEF_MASK_TYPHOST_INT_MAP_31()                      (REG32(ADR_MASK_TYPHOST_INT_MAP_31))                      = (0xffffffff)
#define DEF_RAW_TYPHOST_INT_MAP_31()                       (REG32(ADR_RAW_TYPHOST_INT_MAP_31))                       = (0xffffffff)
#define DEF_POSTMASK_TYPHOST_INT_MAP_31()                  (REG32(ADR_POSTMASK_TYPHOST_INT_MAP_31))                  = (0xffffffff)
#define DEF_MASK_TYPHOST_INT_MAP()                         (REG32(ADR_MASK_TYPHOST_INT_MAP))                         = (0xffffffff)
#define DEF_RAW_TYPHOST_INT_MAP()                          (REG32(ADR_RAW_TYPHOST_INT_MAP))                          = (0xffffffff)
#define DEF_POSTMASK_TYPHOST_INT_MAP()                     (REG32(ADR_POSTMASK_TYPHOST_INT_MAP))                     = (0xffffffff)
#define DEF_SUMMARY_TYPHOST_INT_MAP()                      (REG32(ADR_SUMMARY_TYPHOST_INT_MAP))                      = (0x00000000)
#define DEF_MASK_TYPMCU_INT_MAP_02()                       (REG32(ADR_MASK_TYPMCU_INT_MAP_02))                       = (0xffffffff)
#define DEF_RAW_TYPMCU_INT_MAP_02()                        (REG32(ADR_RAW_TYPMCU_INT_MAP_02))                        = (0xffffffff)
#define DEF_POSTMASK_TYPMCU_INT_MAP_02()                   (REG32(ADR_POSTMASK_TYPMCU_INT_MAP_02))                   = (0xffffffff)
#define DEF_MASK_TYPMCU_INT_MAP_15()                       (REG32(ADR_MASK_TYPMCU_INT_MAP_15))                       = (0xffffffff)
#define DEF_RAW_TYPMCU_INT_MAP_15()                        (REG32(ADR_RAW_TYPMCU_INT_MAP_15))                        = (0xffffffff)
#define DEF_POSTMASK_TYPMCU_INT_MAP_15()                   (REG32(ADR_POSTMASK_TYPMCU_INT_MAP_15))                   = (0xffffffff)
#define DEF_MASK_TYPMCU_INT_MAP_31()                       (REG32(ADR_MASK_TYPMCU_INT_MAP_31))                       = (0xffffffff)
#define DEF_RAW_TYPMCU_INT_MAP_31()                        (REG32(ADR_RAW_TYPMCU_INT_MAP_31))                        = (0xffffffff)
#define DEF_POSTMASK_TYPMCU_INT_MAP_31()                   (REG32(ADR_POSTMASK_TYPMCU_INT_MAP_31))                   = (0xffffffff)
#define DEF_MASK_TYPMCU_INT_MAP()                          (REG32(ADR_MASK_TYPMCU_INT_MAP))                          = (0xffffffff)
#define DEF_RAW_TYPMCU_INT_MAP()                           (REG32(ADR_RAW_TYPMCU_INT_MAP))                           = (0xffffffff)
#define DEF_POSTMASK_TYPMCU_INT_MAP()                      (REG32(ADR_POSTMASK_TYPMCU_INT_MAP))                      = (0xffffffff)
#define DEF_SUMMARY_TYPMCU_INT_MAP()                       (REG32(ADR_SUMMARY_TYPMCU_INT_MAP))                       = (0x00000000)
#define DEF_CLR_INT_STS2()                                 (REG32(ADR_CLR_INT_STS2))                                 = (0x00000000)
#define DEF_CLR_INT_STS1()                                 (REG32(ADR_CLR_INT_STS1))                                 = (0x00000000)
#define DEF_CLR_INT_STS0()                                 (REG32(ADR_CLR_INT_STS0))                                 = (0x00000000)
#define DEF_MASK_TYPHOST_INT_MAP1()                        (REG32(ADR_MASK_TYPHOST_INT_MAP1))                        = (0xffffffff)
#define DEF_POSTMASK_TYPHOST_INT_MAP1()                    (REG32(ADR_POSTMASK_TYPHOST_INT_MAP1))                    = (0xffffffff)
#define DEF_SUMMARY_TYPHOST_INT_MAP1()                     (REG32(ADR_SUMMARY_TYPHOST_INT_MAP1))                     = (0x00000000)
#define DEF_CLR_INT_STS3()                                 (REG32(ADR_CLR_INT_STS3))                                 = (0x00000000)
#define DEF_KEEP_PERI_INTR_MODE()                          (REG32(ADR_KEEP_PERI_INTR_MODE))                          = (0x00000000)
#define DEF_CLR_INT_STS4()                                 (REG32(ADR_CLR_INT_STS4))                                 = (0x00000000)
#define DEF_MASK_TYPMCU_INT_MAP_04()                       (REG32(ADR_MASK_TYPMCU_INT_MAP_04))                       = (0xffffffff)
#define DEF_RAW_TYPMCU_INT_MAP_04()                        (REG32(ADR_RAW_TYPMCU_INT_MAP_04))                        = (0xffffffff)
#define DEF_POSTMASK_TYPMCU_INT_MAP_04()                   (REG32(ADR_POSTMASK_TYPMCU_INT_MAP_04))                   = (0xffffffff)
#define DEF_MASK_TYPMCU_INT_MAP_05()                       (REG32(ADR_MASK_TYPMCU_INT_MAP_05))                       = (0xffffffff)
#define DEF_RAW_TYPMCU_INT_MAP_05()                        (REG32(ADR_RAW_TYPMCU_INT_MAP_05))                        = (0xffffffff)
#define DEF_POSTMASK_TYPMCU_INT_MAP_05()                   (REG32(ADR_POSTMASK_TYPMCU_INT_MAP_05))                   = (0xffffffff)
#define DEF_MASK_TYPMCU_INT_MAP_11()                       (REG32(ADR_MASK_TYPMCU_INT_MAP_11))                       = (0xffffffff)
#define DEF_RAW_TYPMCU_INT_MAP_11()                        (REG32(ADR_RAW_TYPMCU_INT_MAP_11))                        = (0xffffffff)
#define DEF_POSTMASK_TYPMCU_INT_MAP_11()                   (REG32(ADR_POSTMASK_TYPMCU_INT_MAP_11))                   = (0xffffffff)
#define DEF_BLE_SW0()                                      (REG32(ADR_BLE_SW0))                                      = (0x00000000)
#define DEF_BLE_SW1()                                      (REG32(ADR_BLE_SW1))                                      = (0x00000000)
#define DEF_BLE_SW2()                                      (REG32(ADR_BLE_SW2))                                      = (0x00000000)
#define DEF_MASK_TYPMCU_INT_MAP_30()                       (REG32(ADR_MASK_TYPMCU_INT_MAP_30))                       = (0xffffffff)
#define DEF_RAW_TYPMCU_INT_MAP_30()                        (REG32(ADR_RAW_TYPMCU_INT_MAP_30))                        = (0xffffffff)
#define DEF_POSTMASK_TYPMCU_INT_MAP_30()                   (REG32(ADR_POSTMASK_TYPMCU_INT_MAP_30))                   = (0xffffffff)
#define DEF_MASK_TYPMCU_INT_MAP_30_1()                     (REG32(ADR_MASK_TYPMCU_INT_MAP_30_1))                     = (0xffffffff)
#define DEF_RAW_TYPMCU_INT_MAP_30_1()                      (REG32(ADR_RAW_TYPMCU_INT_MAP_30_1))                      = (0xffffffff)
#define DEF_POSTMASK_TYPMCU_INT_MAP_30_1()                 (REG32(ADR_POSTMASK_TYPMCU_INT_MAP_30_1))                 = (0xffffffff)
#define DEF_GPIO_INTERRUPT_BANK_00_TO_07()                 (REG32(ADR_GPIO_INTERRUPT_BANK_00_TO_07))                 = (0x00000000)
#define DEF_GPIO_INTERRUPT_BANK_08_TO_15()                 (REG32(ADR_GPIO_INTERRUPT_BANK_08_TO_15))                 = (0x00000000)
#define DEF_GPIO_INTERRUPT_BANK_16_TO_23()                 (REG32(ADR_GPIO_INTERRUPT_BANK_16_TO_23))                 = (0x00000000)
#define DEF_GPIO_INTERRUPT_BANK_24_TO_31()                 (REG32(ADR_GPIO_INTERRUPT_BANK_24_TO_31))                 = (0x00000000)
#define DEF_GPIO_INTERRUPT_BANK_32_TO_37()                 (REG32(ADR_GPIO_INTERRUPT_BANK_32_TO_37))                 = (0x00000000)
#define DEF_GPIO_INTERRUPT_MODE_00_TO_07()                 (REG32(ADR_GPIO_INTERRUPT_MODE_00_TO_07))                 = (0x00000000)
#define DEF_GPIO_INTERRUPT_MODE_08_TO_15()                 (REG32(ADR_GPIO_INTERRUPT_MODE_08_TO_15))                 = (0x00000000)
#define DEF_GPIO_INTERRUPT_MODE_16_TO_23()                 (REG32(ADR_GPIO_INTERRUPT_MODE_16_TO_23))                 = (0x00000000)
#define DEF_GPIO_INTERRUPT_MODE_24_TO_31()                 (REG32(ADR_GPIO_INTERRUPT_MODE_24_TO_31))                 = (0x00000000)
#define DEF_GPIO_INTERRUPT_MODE_32_TO_37()                 (REG32(ADR_GPIO_INTERRUPT_MODE_32_TO_37))                 = (0x00000000)
#define DEF_GPIO_INTERRUPT_POL()                           (REG32(ADR_GPIO_INTERRUPT_POL))                           = (0x00000000)
#define DEF_ROM_PATCH02_0()                                (REG32(ADR_ROM_PATCH02_0))                                = (0x00000000)
#define DEF_ROM_PATCH02_1()                                (REG32(ADR_ROM_PATCH02_1))                                = (0x00000000)
#define DEF_ROM_PATCH03_0()                                (REG32(ADR_ROM_PATCH03_0))                                = (0x00000000)
#define DEF_ROM_PATCH03_1()                                (REG32(ADR_ROM_PATCH03_1))                                = (0x00000000)
#define DEF_ROM_PATCH04_0()                                (REG32(ADR_ROM_PATCH04_0))                                = (0x00000000)
#define DEF_ROM_PATCH04_1()                                (REG32(ADR_ROM_PATCH04_1))                                = (0x00000000)
#define DEF_ROM_PATCH05_0()                                (REG32(ADR_ROM_PATCH05_0))                                = (0x00000000)
#define DEF_ROM_PATCH05_1()                                (REG32(ADR_ROM_PATCH05_1))                                = (0x00000000)
#define DEF_ROM_PATCH06_0()                                (REG32(ADR_ROM_PATCH06_0))                                = (0x00000000)
#define DEF_ROM_PATCH06_1()                                (REG32(ADR_ROM_PATCH06_1))                                = (0x00000000)
#define DEF_ROM_PATCH07_0()                                (REG32(ADR_ROM_PATCH07_0))                                = (0x00000000)
#define DEF_ROM_PATCH07_1()                                (REG32(ADR_ROM_PATCH07_1))                                = (0x00000000)
#define DEF_ROM_PATCH08_0()                                (REG32(ADR_ROM_PATCH08_0))                                = (0x00000000)
#define DEF_ROM_PATCH08_1()                                (REG32(ADR_ROM_PATCH08_1))                                = (0x00000000)
#define DEF_ROM_PATCH09_0()                                (REG32(ADR_ROM_PATCH09_0))                                = (0x00000000)
#define DEF_ROM_PATCH09_1()                                (REG32(ADR_ROM_PATCH09_1))                                = (0x00000000)
#define DEF_ROM_PATCH10_0()                                (REG32(ADR_ROM_PATCH10_0))                                = (0x00000000)
#define DEF_ROM_PATCH10_1()                                (REG32(ADR_ROM_PATCH10_1))                                = (0x00000000)
#define DEF_ROM_PATCH11_0()                                (REG32(ADR_ROM_PATCH11_0))                                = (0x00000000)
#define DEF_ROM_PATCH11_1()                                (REG32(ADR_ROM_PATCH11_1))                                = (0x00000000)
#define DEF_ROM_PATCH12_0()                                (REG32(ADR_ROM_PATCH12_0))                                = (0x00000000)
#define DEF_ROM_PATCH12_1()                                (REG32(ADR_ROM_PATCH12_1))                                = (0x00000000)
#define DEF_ROM_PATCH13_0()                                (REG32(ADR_ROM_PATCH13_0))                                = (0x00000000)
#define DEF_ROM_PATCH13_1()                                (REG32(ADR_ROM_PATCH13_1))                                = (0x00000000)
#define DEF_ROM_PATCH14_0()                                (REG32(ADR_ROM_PATCH14_0))                                = (0x00000000)
#define DEF_ROM_PATCH14_1()                                (REG32(ADR_ROM_PATCH14_1))                                = (0x00000000)
#define DEF_ROM_PATCH15_0()                                (REG32(ADR_ROM_PATCH15_0))                                = (0x00000000)
#define DEF_ROM_PATCH15_1()                                (REG32(ADR_ROM_PATCH15_1))                                = (0x00000000)
#define DEF_MEM_BIST_CTRL()                                (REG32(ADR_MEM_BIST_CTRL))                                = (0x00000000)
#define DEF_MEM_BIST_MUX_RESULT_0()                        (REG32(ADR_MEM_BIST_MUX_RESULT_0))                        = (0x00000000)
#define DEF_MEM_BIST_MUX_RESULT_1()                        (REG32(ADR_MEM_BIST_MUX_RESULT_1))                        = (0x00000000)
#define DEF_SRAM_BIST_FINISH_RESULT()                      (REG32(ADR_SRAM_BIST_FINISH_RESULT))                      = (0x00000000)
#define DEF_SRAM_BIST_ERROR_RESULT()                       (REG32(ADR_SRAM_BIST_ERROR_RESULT))                       = (0x00000000)
#define DEF_BROWNOUT_INT()                                 (REG32(ADR_BROWNOUT_INT))                                 = (0x00000000)
#define DEF_BROWNOUT_SETUP()                               (REG32(ADR_BROWNOUT_SETUP))                               = (0x00000000)
#define DEF_I2S0_PDM_TX_CFG()                              (REG32(ADR_I2S0_PDM_TX_CFG))                              = (0x00000000)
#define DEF_I2S0_PDM_TX_OUT_BW()                           (REG32(ADR_I2S0_PDM_TX_OUT_BW))                           = (0x00000003)
#define DEF_I2S0_PDM_TX_RESAMP_K()                         (REG32(ADR_I2S0_PDM_TX_RESAMP_K))                         = (0x00000000)
#define DEF_I2S0_PDM_TX_RESAMP_N()                         (REG32(ADR_I2S0_PDM_TX_RESAMP_N))                         = (0x00000500)
#define DEF_I2S0_PDM_TX_RESAMP_M()                         (REG32(ADR_I2S0_PDM_TX_RESAMP_M))                         = (0x00000c35)
#define DEF_I2S0_PDM_TX_RESAMP_INV_M_MANT()                (REG32(ADR_I2S0_PDM_TX_RESAMP_INV_M_MANT))                = (0x0000053e)
#define DEF_I2S0_PDM_TX_RESAMP_INV_M_EXP()                 (REG32(ADR_I2S0_PDM_TX_RESAMP_INV_M_EXP))                 = (0x0000000c)
#define DEF_I2S0_PDM_TX_AMP_OUT_SCALING()                  (REG32(ADR_I2S0_PDM_TX_AMP_OUT_SCALING))                  = (0x0000003a)
#define DEF_I2S0_PDM_TX_SCALING_LEAKY_FACTOR()             (REG32(ADR_I2S0_PDM_TX_SCALING_LEAKY_FACTOR))             = (0x00000004)
#define DEF_I2S0_PDM_TX_DEBUG()                            (REG32(ADR_I2S0_PDM_TX_DEBUG))                            = (0x00000000)
#define DEF_I2S0_PDM_RX_CFG()                              (REG32(ADR_I2S0_PDM_RX_CFG))                              = (0x00000100)
#define DEF_I2S0_PDM_RX_PHASE_CYCLE()                      (REG32(ADR_I2S0_PDM_RX_PHASE_CYCLE))                      = (0x00000032)
#define DEF_I2S0_PDM_RX_DEBUG()                            (REG32(ADR_I2S0_PDM_RX_DEBUG))                            = (0x00000000)
#define DEF_I2S0_PDM_RX_RESAMP_K()                         (REG32(ADR_I2S0_PDM_RX_RESAMP_K))                         = (0x00000004)
#define DEF_I2S0_PDM_RX_RESAMP_N()                         (REG32(ADR_I2S0_PDM_RX_RESAMP_N))                         = (0x000000eb)
#define DEF_I2S0_PDM_RX_RESAMP_M()                         (REG32(ADR_I2S0_PDM_RX_RESAMP_M))                         = (0x000001b9)
#define DEF_I2S0_PDM_RX_RESAMP_INV_M_MANT()                (REG32(ADR_I2S0_PDM_RX_RESAMP_INV_M_MANT))                = (0x000004a5)
#define DEF_I2S0_PDM_RX_RESAMP_INV_M_EXP()                 (REG32(ADR_I2S0_PDM_RX_RESAMP_INV_M_EXP))                 = (0x00000009)
#define DEF_I2S0_PDM_RX_FIR_LPF_DS4X_SCALE()               (REG32(ADR_I2S0_PDM_RX_FIR_LPF_DS4X_SCALE))               = (0x00000040)
#define DEF_I2S1_PDM_RX_CFG()                              (REG32(ADR_I2S1_PDM_RX_CFG))                              = (0x00000100)
#define DEF_I2S1_PDM_RX_PHASE_CYCLE()                      (REG32(ADR_I2S1_PDM_RX_PHASE_CYCLE))                      = (0x00000032)
#define DEF_I2S1_PDM_RX_DEBUG()                            (REG32(ADR_I2S1_PDM_RX_DEBUG))                            = (0x00000000)
#define DEF_I2S1_PDM_RX_RESAMP_K()                         (REG32(ADR_I2S1_PDM_RX_RESAMP_K))                         = (0x00000004)
#define DEF_I2S1_PDM_RX_RESAMP_N()                         (REG32(ADR_I2S1_PDM_RX_RESAMP_N))                         = (0x000000eb)
#define DEF_I2S1_PDM_RX_RESAMP_M()                         (REG32(ADR_I2S1_PDM_RX_RESAMP_M))                         = (0x000001b9)
#define DEF_I2S1_PDM_RX_RESAMP_INV_M_MANT()                (REG32(ADR_I2S1_PDM_RX_RESAMP_INV_M_MANT))                = (0x000004a5)
#define DEF_I2S1_PDM_RX_RESAMP_INV_M_EXP()                 (REG32(ADR_I2S1_PDM_RX_RESAMP_INV_M_EXP))                 = (0x00000009)
#define DEF_I2S1_PDM_RX_FIR_LPF_DS4X_SCALE()               (REG32(ADR_I2S1_PDM_RX_FIR_LPF_DS4X_SCALE))               = (0x00000040)
#define DEF_I2S0_PDM_RX_PATH_CONTROL()                     (REG32(ADR_I2S0_PDM_RX_PATH_CONTROL))                     = (0x00000000)
#define DEF_I2S1_PDM_RX_PATH_CONTROL()                     (REG32(ADR_I2S1_PDM_RX_PATH_CONTROL))                     = (0x00000000)
#define DEF_I2S0MAS_CFG()                                  (REG32(ADR_I2S0MAS_CFG))                                  = (0x00000001)
#define DEF_I2S0DIV_MCLK_CFG()                             (REG32(ADR_I2S0DIV_MCLK_CFG))                             = (0x00000000)
#define DEF_I2S0DIV_BCLK_CFG()                             (REG32(ADR_I2S0DIV_BCLK_CFG))                             = (0x00000000)
#define DEF_I2S1MAS_CFG()                                  (REG32(ADR_I2S1MAS_CFG))                                  = (0x00000001)
#define DEF_I2S1DIV_MCLK_CFG()                             (REG32(ADR_I2S1DIV_MCLK_CFG))                             = (0x00000000)
#define DEF_I2S1DIV_BCLK_CFG()                             (REG32(ADR_I2S1DIV_BCLK_CFG))                             = (0x00000000)
#define DEF_I2S0_PDM_TX_SDM_NEW_REG()                      (REG32(ADR_I2S0_PDM_TX_SDM_NEW_REG))                      = (0x00000000)
#define DEF_CTMR_CON()                                     (REG32(ADR_CTMR_CON))                                     = (0x00000000)
#define DEF_CTMR_SRC_0()                                   (REG32(ADR_CTMR_SRC_0))                                   = (0x03020100)
#define DEF_CTMR_SRC_1()                                   (REG32(ADR_CTMR_SRC_1))                                   = (0x07060504)
#define DEF_CTMR_SRC_2()                                   (REG32(ADR_CTMR_SRC_2))                                   = (0x00000100)
#define DEF_CTMR_SRC_3()                                   (REG32(ADR_CTMR_SRC_3))                                   = (0x00000000)
#define DEF_CTMR_SRC_4()                                   (REG32(ADR_CTMR_SRC_4))                                   = (0x00000000)
#define DEF_CTMR_0_MOD()                                   (REG32(ADR_CTMR_0_MOD))                                   = (0x00000000)
#define DEF_CTMR_0_GATE_POLICY_SRC()                       (REG32(ADR_CTMR_0_GATE_POLICY_SRC))                       = (0x00000000)
#define DEF_CTMR_0_GATE_POLICY()                           (REG32(ADR_CTMR_0_GATE_POLICY))                           = (0x00000000)
#define DEF_CTMR_0_GATE_SET()                              (REG32(ADR_CTMR_0_GATE_SET))                              = (0x00000000)
#define DEF_CTMR_0()                                       (REG32(ADR_CTMR_0))                                       = (0x00000000)
#define DEF_CTMR_1_MOD()                                   (REG32(ADR_CTMR_1_MOD))                                   = (0x00000000)
#define DEF_CTMR_1_GATE_POLICY_SRC()                       (REG32(ADR_CTMR_1_GATE_POLICY_SRC))                       = (0x00000000)
#define DEF_CTMR_1_GATE_POLICY()                           (REG32(ADR_CTMR_1_GATE_POLICY))                           = (0x00000000)
#define DEF_CTMR_1_GATE_SET()                              (REG32(ADR_CTMR_1_GATE_SET))                              = (0x00000000)
#define DEF_CTMR_1()                                       (REG32(ADR_CTMR_1))                                       = (0x00000000)
#define DEF_CTMR_2_MOD()                                   (REG32(ADR_CTMR_2_MOD))                                   = (0x00000000)
#define DEF_CTMR_2_GATE_POLICY_SRC()                       (REG32(ADR_CTMR_2_GATE_POLICY_SRC))                       = (0x00000000)
#define DEF_CTMR_2_GATE_POLICY()                           (REG32(ADR_CTMR_2_GATE_POLICY))                           = (0x00000000)
#define DEF_CTMR_2_GATE_SET()                              (REG32(ADR_CTMR_2_GATE_SET))                              = (0x00000000)
#define DEF_CTMR_2()                                       (REG32(ADR_CTMR_2))                                       = (0x00000000)
#define DEF_CTMR_3_MOD()                                   (REG32(ADR_CTMR_3_MOD))                                   = (0x00000000)
#define DEF_CTMR_3_GATE_POLICY_SRC()                       (REG32(ADR_CTMR_3_GATE_POLICY_SRC))                       = (0x00000000)
#define DEF_CTMR_3_GATE_POLICY()                           (REG32(ADR_CTMR_3_GATE_POLICY))                           = (0x00000000)
#define DEF_CTMR_3_GATE_SET()                              (REG32(ADR_CTMR_3_GATE_SET))                              = (0x00000000)
#define DEF_CTMR_3()                                       (REG32(ADR_CTMR_3))                                       = (0x00000000)
#define DEF_CTMR_4_MOD()                                   (REG32(ADR_CTMR_4_MOD))                                   = (0x00000000)
#define DEF_CTMR_4_GATE_POLICY_SRC()                       (REG32(ADR_CTMR_4_GATE_POLICY_SRC))                       = (0x00000000)
#define DEF_CTMR_4_GATE_POLICY()                           (REG32(ADR_CTMR_4_GATE_POLICY))                           = (0x00000000)
#define DEF_CTMR_4_GATE_SET()                              (REG32(ADR_CTMR_4_GATE_SET))                              = (0x00000000)
#define DEF_CTMR_4()                                       (REG32(ADR_CTMR_4))                                       = (0x00000000)
#define DEF_CTMR_5_MOD()                                   (REG32(ADR_CTMR_5_MOD))                                   = (0x00000000)
#define DEF_CTMR_5_GATE_POLICY_SRC()                       (REG32(ADR_CTMR_5_GATE_POLICY_SRC))                       = (0x00000000)
#define DEF_CTMR_5_GATE_POLICY()                           (REG32(ADR_CTMR_5_GATE_POLICY))                           = (0x00000000)
#define DEF_CTMR_5_GATE_SET()                              (REG32(ADR_CTMR_5_GATE_SET))                              = (0x00000000)
#define DEF_CTMR_5()                                       (REG32(ADR_CTMR_5))                                       = (0x00000000)
#define DEF_CTMR_6_MOD()                                   (REG32(ADR_CTMR_6_MOD))                                   = (0x00000000)
#define DEF_CTMR_6_GATE_POLICY_SRC()                       (REG32(ADR_CTMR_6_GATE_POLICY_SRC))                       = (0x00000000)
#define DEF_CTMR_6_GATE_POLICY()                           (REG32(ADR_CTMR_6_GATE_POLICY))                           = (0x00000000)
#define DEF_CTMR_6_GATE_SET()                              (REG32(ADR_CTMR_6_GATE_SET))                              = (0x00000000)
#define DEF_CTMR_6()                                       (REG32(ADR_CTMR_6))                                       = (0x00000000)
#define DEF_CTMR_7_MOD()                                   (REG32(ADR_CTMR_7_MOD))                                   = (0x00000000)
#define DEF_CTMR_7_GATE_POLICY_SRC()                       (REG32(ADR_CTMR_7_GATE_POLICY_SRC))                       = (0x00000000)
#define DEF_CTMR_7_GATE_POLICY()                           (REG32(ADR_CTMR_7_GATE_POLICY))                           = (0x00000000)
#define DEF_CTMR_7_GATE_SET()                              (REG32(ADR_CTMR_7_GATE_SET))                              = (0x00000000)
#define DEF_CTMR_7()                                       (REG32(ADR_CTMR_7))                                       = (0x00000000)
#define DEF_CTMR_IRQ()                                     (REG32(ADR_CTMR_IRQ))                                     = (0x00000000)
#define DEF_CONTROL()                                      (REG32(ADR_CONTROL))                                      = (0x00700008)
#define DEF_HCI_TRX_MODE()                                 (REG32(ADR_HCI_TRX_MODE))                                 = (0x00000002)
#define DEF_TX_FLOW_0()                                    (REG32(ADR_TX_FLOW_0))                                    = (0x00000000)
#define DEF_TX_FLOW_1()                                    (REG32(ADR_TX_FLOW_1))                                    = (0x00000000)
#define DEF_REMAINING_RX_PACKET_LENGTH()                   (REG32(ADR_REMAINING_RX_PACKET_LENGTH))                   = (0x00000000)
#define DEF_RX_PACKET_LENGTH_STATUS()                      (REG32(ADR_RX_PACKET_LENGTH_STATUS))                      = (0x00000000)
#define DEF_THRESHOLD()                                    (REG32(ADR_THRESHOLD))                                    = (0x09000000)
#define DEF_TX_ERROR_RECEOVERY()                           (REG32(ADR_TX_ERROR_RECEOVERY))                           = (0x00000002)
#define DEF_TXFID_INCREASE()                               (REG32(ADR_TXFID_INCREASE))                               = (0x00000000)
#define DEF_GLOBAL_SEQUENCE()                              (REG32(ADR_GLOBAL_SEQUENCE))                              = (0x00000000)
#define DEF_HCI_REG_0X2C()                                 (REG32(ADR_HCI_REG_0X2C))                                 = (0x00000300)
#define DEF_HCI_TX_RX_INFO_SIZE()                          (REG32(ADR_HCI_TX_RX_INFO_SIZE))                          = (0x00040450)
#define DEF_HCI_TX_INFO_CLEAR()                            (REG32(ADR_HCI_TX_INFO_CLEAR))                            = (0x00000008)
#define DEF_HCI_TO_PKTBUF_SETTING()                        (REG32(ADR_HCI_TO_PKTBUF_SETTING))                        = (0x00000010)
#define DEF_HCI_MANUAL_ALLOC()                             (REG32(ADR_HCI_MANUAL_ALLOC))                             = (0x00000000)
#define DEF_HCI_MANUAL_ALLOC_ACTION()                      (REG32(ADR_HCI_MANUAL_ALLOC_ACTION))                      = (0x00000000)
#define DEF_HCI_MANUAL_ALLOC_STATUS()                      (REG32(ADR_HCI_MANUAL_ALLOC_STATUS))                      = (0x00000000)
#define DEF_TX_ETHER_TYPE_0()                              (REG32(ADR_TX_ETHER_TYPE_0))                              = (0x00000000)
#define DEF_TX_ETHER_TYPE_1()                              (REG32(ADR_TX_ETHER_TYPE_1))                              = (0x00000000)
#define DEF_RX_ETHER_TYPE_0()                              (REG32(ADR_RX_ETHER_TYPE_0))                              = (0x00000000)
#define DEF_RX_ETHER_TYPE_1()                              (REG32(ADR_RX_ETHER_TYPE_1))                              = (0x00000000)
#define DEF_TX_PACKET_LENGTH()                             (REG32(ADR_TX_PACKET_LENGTH))                             = (0x00000000)
#define DEF_TX_PACKET_ID()                                 (REG32(ADR_TX_PACKET_ID))                                 = (0x00000000)
#define DEF_RX_RESCUE_HELPER()                             (REG32(ADR_RX_RESCUE_HELPER))                             = (0x00000000)
#define DEF_HCI_FORCE_PRE_BULK_IN()                        (REG32(ADR_HCI_FORCE_PRE_BULK_IN))                        = (0x00000000)
#define DEF_HCI_BULK_IN_TIME_OUT_VALUE()                   (REG32(ADR_HCI_BULK_IN_TIME_OUT_VALUE))                   = (0x00000000)
#define DEF_HCI_STATE_DEBUG_MODE_0()                       (REG32(ADR_HCI_STATE_DEBUG_MODE_0))                       = (0x00000000)
#define DEF_HCI_STATE_DEBUG_MODE_2()                       (REG32(ADR_HCI_STATE_DEBUG_MODE_2))                       = (0x00000000)
#define DEF_HCI_STATE_DEBUG_MODE_3()                       (REG32(ADR_HCI_STATE_DEBUG_MODE_3))                       = (0x00000000)
#define DEF_HCI_STATE_DEBUG_MODE_4()                       (REG32(ADR_HCI_STATE_DEBUG_MODE_4))                       = (0x00000000)
#define DEF_HCI_STATE_DEBUG_MODE_5()                       (REG32(ADR_HCI_STATE_DEBUG_MODE_5))                       = (0x00000000)
#define DEF_HCI_STATE_DEBUG_MODE_6()                       (REG32(ADR_HCI_STATE_DEBUG_MODE_6))                       = (0x00000000)
#define DEF_HCI_STATE_DEBUG_MODE_7()                       (REG32(ADR_HCI_STATE_DEBUG_MODE_7))                       = (0x00000000)
#define DEF_HCI_TX_ON_DEMAND_LENGTH()                      (REG32(ADR_HCI_TX_ON_DEMAND_LENGTH))                      = (0x00000000)
#define DEF_HCI_TX_ALLOC_SUCCESS_COUNT()                   (REG32(ADR_HCI_TX_ALLOC_SUCCESS_COUNT))                   = (0x00000000)
#define DEF_HCI_TX_ALLOC_SPENDING_TIME()                   (REG32(ADR_HCI_TX_ALLOC_SPENDING_TIME))                   = (0x00000000)
#define DEF_RX_TRAP_COUNT()                                (REG32(ADR_RX_TRAP_COUNT))                                = (0x00000000)
#define DEF_TX_TRAP_COUNT()                                (REG32(ADR_TX_TRAP_COUNT))                                = (0x00000000)
#define DEF_RX_DROP_COUNT()                                (REG32(ADR_RX_DROP_COUNT))                                = (0x00000000)
#define DEF_TX_DROP_COUNT()                                (REG32(ADR_TX_DROP_COUNT))                                = (0x00000000)
#define DEF_RX_HOST_EVENT_COUNT()                          (REG32(ADR_RX_HOST_EVENT_COUNT))                          = (0x00000000)
#define DEF_TX_HOST_COMMAND_COUNT()                        (REG32(ADR_TX_HOST_COMMAND_COUNT))                        = (0x00000000)
#define DEF_RX_PACKET_COUNTER()                            (REG32(ADR_RX_PACKET_COUNTER))                            = (0x00000000)
#define DEF_TX_PACKET_COUNTER()                            (REG32(ADR_TX_PACKET_COUNTER))                            = (0x00000000)
#define DEF_SDIO_RX_FAIL_COUNT()                           (REG32(ADR_SDIO_RX_FAIL_COUNT))                           = (0x00000000)
#define DEF_SDIO_TX_FAIL_COUNT()                           (REG32(ADR_SDIO_TX_FAIL_COUNT))                           = (0x00000000)
#define DEF_CORRECT_RATE_REPORT_LENGTH()                   (REG32(ADR_CORRECT_RATE_REPORT_LENGTH))                   = (0x00000000)
#define DEF_TX_PACKET_SEND_TO_RX_DIRECTLY()                (REG32(ADR_TX_PACKET_SEND_TO_RX_DIRECTLY))                = (0x00000000)
#define DEF_POWER_SAVING_PEER_REJECT_FUNCTION()            (REG32(ADR_POWER_SAVING_PEER_REJECT_FUNCTION))            = (0x00000000)
#define DEF_TX_RX_TRAP_HW_ID_SELECTION_FUNCTION()          (REG32(ADR_TX_RX_TRAP_HW_ID_SELECTION_FUNCTION))          = (0x00000000)
#define DEF_RX_HCI_EXP_0_CTRL()                            (REG32(ADR_RX_HCI_EXP_0_CTRL))                            = (0x00000000)
#define DEF_RX_HCI_EXP_0_LEN()                             (REG32(ADR_RX_HCI_EXP_0_LEN))                             = (0x400000c8)
#define DEF_FORCE_RX_AGGREGATION_MODE()                    (REG32(ADR_FORCE_RX_AGGREGATION_MODE))                    = (0x03200002)
#define DEF_BYPASS_REASONCODE_EN()                         (REG32(ADR_BYPASS_REASONCODE_EN))                         = (0x00000000)
#define DEF_CO_REG_LAGACY()                                (REG32(ADR_CO_REG_LAGACY))                                = (0x00000000)
#define DEF_EFUSE_TIME_SET1()                              (REG32(ADR_EFUSE_TIME_SET1))                              = (0x44448a70)
#define DEF_EFUSE_TIME_SET2()                              (REG32(ADR_EFUSE_TIME_SET2))                              = (0x008441e0)
#define DEF_EFS_TIME_SET3()                                (REG32(ADR_EFS_TIME_SET3))                                = (0x00444419)
#define DEF_EFUSE_MODE_KICK()                              (REG32(ADR_EFUSE_MODE_KICK))                              = (0x00000000)
#define DEF_EFUSE_MODE_SET()                               (REG32(ADR_EFUSE_MODE_SET))                               = (0x00000000)
#define DEF_EFUSE_STATUS()                                 (REG32(ADR_EFUSE_STATUS))                                 = (0x00000000)
#define DEF_EFUSE_STATUS2()                                (REG32(ADR_EFUSE_STATUS2))                                = (0x00000000)
#define DEF_EFUSE_STATUS3()                                (REG32(ADR_EFUSE_STATUS3))                                = (0x00000000)
#define DEF_EFS_RF_BUF0()                                  (REG32(ADR_EFS_RF_BUF0))                                  = (0x00000000)
#define DEF_EFS_RF_BUF1()                                  (REG32(ADR_EFS_RF_BUF1))                                  = (0x00000000)
#define DEF_EFS_RF_REG()                                   (REG32(ADR_EFS_RF_REG))                                   = (0x00000000)
#define DEF_EFUSE_WDATA_0_0()                              (REG32(ADR_EFUSE_WDATA_0_0))                              = (0x00000000)
#define DEF_EFUSE_WDATA_0_1()                              (REG32(ADR_EFUSE_WDATA_0_1))                              = (0x00000000)
#define DEF_EFUSE_RDATA_BUF()                              (REG32(ADR_EFUSE_RDATA_BUF))                              = (0x00000000)
#define DEF_MRX_MCAST_TB0_0()                              (REG32(ADR_MRX_MCAST_TB0_0))                              = (0x00000000)
#define DEF_MRX_MCAST_TB0_1()                              (REG32(ADR_MRX_MCAST_TB0_1))                              = (0x00000000)
#define DEF_MRX_MCAST_MK0_0()                              (REG32(ADR_MRX_MCAST_MK0_0))                              = (0x00000000)
#define DEF_MRX_MCAST_MK0_1()                              (REG32(ADR_MRX_MCAST_MK0_1))                              = (0x00000000)
#define DEF_MRX_MCAST_CTRL0()                              (REG32(ADR_MRX_MCAST_CTRL0))                              = (0x00000000)
#define DEF_MRX_MCAST_TB1_0()                              (REG32(ADR_MRX_MCAST_TB1_0))                              = (0x00000000)
#define DEF_MRX_MCAST_TB1_1()                              (REG32(ADR_MRX_MCAST_TB1_1))                              = (0x00000000)
#define DEF_MRX_MCAST_MK1_0()                              (REG32(ADR_MRX_MCAST_MK1_0))                              = (0x00000000)
#define DEF_MRX_MCAST_MK1_1()                              (REG32(ADR_MRX_MCAST_MK1_1))                              = (0x00000000)
#define DEF_MRX_MCAST_CTRL1()                              (REG32(ADR_MRX_MCAST_CTRL1))                              = (0x00000000)
#define DEF_MRX_MCAST_TB2_0()                              (REG32(ADR_MRX_MCAST_TB2_0))                              = (0x00000000)
#define DEF_MRX_MCAST_TB2_1()                              (REG32(ADR_MRX_MCAST_TB2_1))                              = (0x00000000)
#define DEF_MRX_MCAST_MK2_0()                              (REG32(ADR_MRX_MCAST_MK2_0))                              = (0x00000000)
#define DEF_MRX_MCAST_MK2_1()                              (REG32(ADR_MRX_MCAST_MK2_1))                              = (0x00000000)
#define DEF_MRX_MCAST_CTRL2()                              (REG32(ADR_MRX_MCAST_CTRL2))                              = (0x00000000)
#define DEF_MRX_MCAST_TB3_0()                              (REG32(ADR_MRX_MCAST_TB3_0))                              = (0x00000000)
#define DEF_MRX_MCAST_TB3_1()                              (REG32(ADR_MRX_MCAST_TB3_1))                              = (0x00000000)
#define DEF_MRX_MCAST_MK3_0()                              (REG32(ADR_MRX_MCAST_MK3_0))                              = (0x00000000)
#define DEF_MRX_MCAST_MK3_1()                              (REG32(ADR_MRX_MCAST_MK3_1))                              = (0x00000000)
#define DEF_MRX_MCAST_CTRL3()                              (REG32(ADR_MRX_MCAST_CTRL3))                              = (0x00000000)
#define DEF_MRX_PHY_INFO()                                 (REG32(ADR_MRX_PHY_INFO))                                 = (0x00000000)
#define DEF_MRX_BA_DBG()                                   (REG32(ADR_MRX_BA_DBG))                                   = (0x00000000)
#define DEF_MRX_FLT_TB0()                                  (REG32(ADR_MRX_FLT_TB0))                                  = (0x00003df5)
#define DEF_MRX_FLT_TB1()                                  (REG32(ADR_MRX_FLT_TB1))                                  = (0x000031f6)
#define DEF_MRX_FLT_TB2()                                  (REG32(ADR_MRX_FLT_TB2))                                  = (0x000035f9)
#define DEF_MRX_FLT_TB3()                                  (REG32(ADR_MRX_FLT_TB3))                                  = (0x000021c1)
#define DEF_MRX_FLT_TB4()                                  (REG32(ADR_MRX_FLT_TB4))                                  = (0x00004bf9)
#define DEF_MRX_FLT_TB5()                                  (REG32(ADR_MRX_FLT_TB5))                                  = (0x00004db1)
#define DEF_MRX_FLT_TB6()                                  (REG32(ADR_MRX_FLT_TB6))                                  = (0x000011fe)
#define DEF_MRX_FLT_TB7()                                  (REG32(ADR_MRX_FLT_TB7))                                  = (0x00000bfe)
#define DEF_MRX_FLT_TB8()                                  (REG32(ADR_MRX_FLT_TB8))                                  = (0x00000000)
#define DEF_MRX_FLT_TB9()                                  (REG32(ADR_MRX_FLT_TB9))                                  = (0x00000000)
#define DEF_MRX_FLT_TB10()                                 (REG32(ADR_MRX_FLT_TB10))                                 = (0x00000000)
#define DEF_MRX_FLT_TB11()                                 (REG32(ADR_MRX_FLT_TB11))                                 = (0x00000006)
#define DEF_MRX_FLT_TB12()                                 (REG32(ADR_MRX_FLT_TB12))                                 = (0x00000001)
#define DEF_MRX_FLT_TB13()                                 (REG32(ADR_MRX_FLT_TB13))                                 = (0x00000003)
#define DEF_MRX_FLT_TB14()                                 (REG32(ADR_MRX_FLT_TB14))                                 = (0x00000005)
#define DEF_MRX_FLT_TB15()                                 (REG32(ADR_MRX_FLT_TB15))                                 = (0x00000007)
#define DEF_MRX_FLT_EN0()                                  (REG32(ADR_MRX_FLT_EN0))                                  = (0x00002008)
#define DEF_MRX_FLT_EN1()                                  (REG32(ADR_MRX_FLT_EN1))                                  = (0x00001001)
#define DEF_MRX_FLT_EN2()                                  (REG32(ADR_MRX_FLT_EN2))                                  = (0x00000808)
#define DEF_MRX_FLT_EN3()                                  (REG32(ADR_MRX_FLT_EN3))                                  = (0x00001000)
#define DEF_MRX_FLT_EN4()                                  (REG32(ADR_MRX_FLT_EN4))                                  = (0x00002008)
#define DEF_MRX_FLT_EN5()                                  (REG32(ADR_MRX_FLT_EN5))                                  = (0x0000800e)
#define DEF_MRX_FLT_EN6()                                  (REG32(ADR_MRX_FLT_EN6))                                  = (0x00000838)
#define DEF_MRX_FLT_EN7()                                  (REG32(ADR_MRX_FLT_EN7))                                  = (0x00002008)
#define DEF_MRX_FLT_EN8()                                  (REG32(ADR_MRX_FLT_EN8))                                  = (0x00002008)
#define DEF_MRX_LEN_FLT()                                  (REG32(ADR_MRX_LEN_FLT))                                  = (0x00000000)
#define DEF_RX_FLOW_DATA()                                 (REG32(ADR_RX_FLOW_DATA))                                 = (0x00105034)
#define DEF_RX_FLOW_MNG()                                  (REG32(ADR_RX_FLOW_MNG))                                  = (0x00000004)
#define DEF_RX_FLOW_CTRL()                                 (REG32(ADR_RX_FLOW_CTRL))                                 = (0x00000004)
#define DEF_RX_TIME_STAMP_CFG()                            (REG32(ADR_RX_TIME_STAMP_CFG))                            = (0x00001c00)
#define DEF_DBG_FF_FULL()                                  (REG32(ADR_DBG_FF_FULL))                                  = (0x00000000)
#define DEF_DBG_WFF_FULL()                                 (REG32(ADR_DBG_WFF_FULL))                                 = (0x00000000)
#define DEF_DBG_MB_FULL()                                  (REG32(ADR_DBG_MB_FULL))                                  = (0x00000000)
#define DEF_BA_CTRL()                                      (REG32(ADR_BA_CTRL))                                      = (0x00000008)
#define DEF_BA_TA_0()                                      (REG32(ADR_BA_TA_0))                                      = (0x00000000)
#define DEF_BA_TA_1()                                      (REG32(ADR_BA_TA_1))                                      = (0x00000000)
#define DEF_BA_TID()                                       (REG32(ADR_BA_TID))                                       = (0x00000000)
#define DEF_BA_ST_SEQ()                                    (REG32(ADR_BA_ST_SEQ))                                    = (0x00000000)
#define DEF_BA_SB0()                                       (REG32(ADR_BA_SB0))                                       = (0x00000000)
#define DEF_BA_SB1()                                       (REG32(ADR_BA_SB1))                                       = (0x00000000)
#define DEF_MRX_WATCH_DOG()                                (REG32(ADR_MRX_WATCH_DOG))                                = (0x0000ffff)
#define DEF_ACK_GEN_EN()                                   (REG32(ADR_ACK_GEN_EN))                                   = (0x00000000)
#define DEF_ACK_GEN_PARA()                                 (REG32(ADR_ACK_GEN_PARA))                                 = (0x00000000)
#define DEF_ACK_GEN_RA_0()                                 (REG32(ADR_ACK_GEN_RA_0))                                 = (0x00000000)
#define DEF_ACK_GEN_RA_1()                                 (REG32(ADR_ACK_GEN_RA_1))                                 = (0x00000000)
#define DEF_MIB_LEN_FAIL()                                 (REG32(ADR_MIB_LEN_FAIL))                                 = (0x00000000)
#define DEF_TRAP_HW_ID()                                   (REG32(ADR_TRAP_HW_ID))                                   = (0x00000000)
#define DEF_ID_IN_USE()                                    (REG32(ADR_ID_IN_USE))                                    = (0x00000000)
#define DEF_MRX_ERR()                                      (REG32(ADR_MRX_ERR))                                      = (0x00000000)
#define DEF_DESC_PACKET_LENGTH()                           (REG32(ADR_DESC_PACKET_LENGTH))                           = (0x00000000)
#define DEF_DESC_RATE()                                    (REG32(ADR_DESC_RATE))                                    = (0x00000000)
#define DEF_DESC_L_LENGTH()                                (REG32(ADR_DESC_L_LENGTH))                                = (0x00000000)
#define DEF_DESC_DBG()                                     (REG32(ADR_DESC_DBG))                                     = (0x000000ff)
#define DEF_RO_PKT_REAL_TIME()                             (REG32(ADR_RO_PKT_REAL_TIME))                             = (0x00000000)
#define DEF_RO_WIFI_HDR()                                  (REG32(ADR_RO_WIFI_HDR))                                  = (0x00000000)
#define DEF_RO_RXEND_TO_TX_GAP()                           (REG32(ADR_RO_RXEND_TO_TX_GAP))                           = (0x00000000)
#define DEF_RO_SAMPLED_RX_IFS_DELTA_US()                   (REG32(ADR_RO_SAMPLED_RX_IFS_DELTA_US))                   = (0x00000000)
#define DEF_GROUP_WSID()                                   (REG32(ADR_GROUP_WSID))                                   = (0x0000000e)
#define DEF_HDR_ADDR_SEL()                                 (REG32(ADR_HDR_ADDR_SEL))                                 = (0x00003e79)
#define DEF_FRAME_TYPE_CNTR_SET()                          (REG32(ADR_FRAME_TYPE_CNTR_SET))                          = (0x00000000)
#define DEF_AMPDU_SCOREBOAD_SIZE()                         (REG32(ADR_AMPDU_SCOREBOAD_SIZE))                         = (0x00000040)
#define DEF_CHANNEL()                                      (REG32(ADR_CHANNEL))                                      = (0x0000000e)
#define DEF_HIGH_PRIORITY_FRM_HW_ID()                      (REG32(ADR_HIGH_PRIORITY_FRM_HW_ID))                      = (0x00000000)
#define DEF_DUAL_IDX_EXTEND()                              (REG32(ADR_DUAL_IDX_EXTEND))                              = (0x00000000)
#define DEF_MRX_FLT_EN9()                                  (REG32(ADR_MRX_FLT_EN9))                                  = (0x00000808)
#define DEF_MRX_FLT_EN10()                                 (REG32(ADR_MRX_FLT_EN10))                                 = (0x00000838)
#define DEF_MAC_ROLE_VLD_FLG()                             (REG32(ADR_MAC_ROLE_VLD_FLG))                             = (0x00000003)
#define DEF_PPDU_RX_PHY_INFO_W0()                          (REG32(ADR_PPDU_RX_PHY_INFO_W0))                          = (0x00000000)
#define DEF_PPDU_RX_PHY_INFO_W1()                          (REG32(ADR_PPDU_RX_PHY_INFO_W1))                          = (0x00000000)
#define DEF_PPDU_RX_PHY_INFO_W2()                          (REG32(ADR_PPDU_RX_PHY_INFO_W2))                          = (0x00000000)
#define DEF_APU2MRX_FRAME_LEN()                            (REG32(ADR_APU2MRX_FRAME_LEN))                            = (0x00000000)
#define DEF_PPDU_RX_LEN_FLT()                              (REG32(ADR_PPDU_RX_LEN_FLT))                              = (0x00000000)
#define DEF_PPDU_RX_AMPDU_SIG()                            (REG32(ADR_PPDU_RX_AMPDU_SIG))                            = (0x0000004e)
#define DEF_MRX_DEAGG_CFG()                                (REG32(ADR_MRX_DEAGG_CFG))                                = (0x00000001)
#define DEF_MRX_WR_PHY_DES()                               (REG32(ADR_MRX_WR_PHY_DES))                               = (0x00000001)
#define DEF_PHY_INFO()                                     (REG32(ADR_PHY_INFO))                                     = (0x00000000)
#define DEF_AMPDU_SIG()                                    (REG32(ADR_AMPDU_SIG))                                    = (0x0000004e)
#define DEF_MIB_AMPDU()                                    (REG32(ADR_MIB_AMPDU))                                    = (0x00000000)
#define DEF_LEN_FLT()                                      (REG32(ADR_LEN_FLT))                                      = (0x00000000)
#define DEF_MIB_DELIMITER()                                (REG32(ADR_MIB_DELIMITER))                                = (0x00000000)
#define DEF_MTX_INT_STS()                                  (REG32(ADR_MTX_INT_STS))                                  = (0x00000000)
#define DEF_MTX_INT_EN()                                   (REG32(ADR_MTX_INT_EN))                                   = (0x00000000)
#define DEF_MTX_MISC_EN()                                  (REG32(ADR_MTX_MISC_EN))                                  = (0x00004032)
#define DEF_MTX_TX_REPORT_OPTION()                         (REG32(ADR_MTX_TX_REPORT_OPTION))                         = (0x00000095)
#define DEF_MTX_STATUS0()                                  (REG32(ADR_MTX_STATUS0))                                  = (0x00000000)
#define DEF_MTX_STATUS4()                                  (REG32(ADR_MTX_STATUS4))                                  = (0x00000000)
#define DEF_MTX_HALT_OPTION()                              (REG32(ADR_MTX_HALT_OPTION))                              = (0x00000000)
#define DEF_MTX_PHYTX_DBG1()                               (REG32(ADR_MTX_PHYTX_DBG1))                               = (0x00000000)
#define DEF_MTX_MIB_WSID0()                                (REG32(ADR_MTX_MIB_WSID0))                                = (0x00000000)
#define DEF_MTX_MIB_WSID1()                                (REG32(ADR_MTX_MIB_WSID1))                                = (0x00000000)
#define DEF_MTX_MIB_WSID2()                                (REG32(ADR_MTX_MIB_WSID2))                                = (0x00000000)
#define DEF_MTX_MIB_WSID3()                                (REG32(ADR_MTX_MIB_WSID3))                                = (0x00000000)
#define DEF_MTX_MIB_WSID4()                                (REG32(ADR_MTX_MIB_WSID4))                                = (0x00000000)
#define DEF_MTX_MIB_WSID5()                                (REG32(ADR_MTX_MIB_WSID5))                                = (0x00000000)
#define DEF_MTX_MIB_WSID6()                                (REG32(ADR_MTX_MIB_WSID6))                                = (0x00000000)
#define DEF_MTX_MIB_WSID7()                                (REG32(ADR_MTX_MIB_WSID7))                                = (0x00000000)
#define DEF_MTX_MIB_WSID8()                                (REG32(ADR_MTX_MIB_WSID8))                                = (0x00000000)
#define DEF_HWBEACONTX_ENABLE()                            (REG32(ADR_HWBEACONTX_ENABLE))                            = (0x00000000)
#define DEF_HWBEACONTX_CFG_DTIMFILL_OFFSET()               (REG32(ADR_HWBEACONTX_CFG_DTIMFILL_OFFSET))               = (0x16161616)
#define DEF_HWBEACONTX_CFG_PKTID_R0PKT0()                  (REG32(ADR_HWBEACONTX_CFG_PKTID_R0PKT0))                  = (0x00000030)
#define DEF_HWBEACONTX_CFG_PKTID_R0PKT1()                  (REG32(ADR_HWBEACONTX_CFG_PKTID_R0PKT1))                  = (0x00000031)
#define DEF_HWBEACONTX_CFG_PKTID_R1PKT0()                  (REG32(ADR_HWBEACONTX_CFG_PKTID_R1PKT0))                  = (0x00000032)
#define DEF_HWBEACONTX_CFG_PKTID_R1PKT1()                  (REG32(ADR_HWBEACONTX_CFG_PKTID_R1PKT1))                  = (0x00000033)
#define DEF_MTX_PEER_PS_LOCK()                             (REG32(ADR_MTX_PEER_PS_LOCK))                             = (0x00008000)
#define DEF_MTX_PEER_LOCK_STATUS()                         (REG32(ADR_MTX_PEER_LOCK_STATUS))                         = (0x00000000)
#define DEF_MTX_RATERPT()                                  (REG32(ADR_MTX_RATERPT))                                  = (0x00000070)
#define DEF_MTX_DBGOPT_FORCE_RATE()                        (REG32(ADR_MTX_DBGOPT_FORCE_RATE))                        = (0x000194c0)
#define DEF_MTX_DBGOPT_FORCE_RATE_ENABLE()                 (REG32(ADR_MTX_DBGOPT_FORCE_RATE_ENABLE))                 = (0x00000000)
#define DEF_HWBEACON_ROLE0_DTIM_OVERWRITE()                (REG32(ADR_HWBEACON_ROLE0_DTIM_OVERWRITE))                = (0x00000000)
#define DEF_HWBEACON_ROLE1_DTIM_OVERWRITE()                (REG32(ADR_HWBEACON_ROLE1_DTIM_OVERWRITE))                = (0x00000000)
#define DEF_MTX_DBG_PHYTXIPTIMEOUT()                       (REG32(ADR_MTX_DBG_PHYTXIPTIMEOUT))                       = (0x00000000)
#define DEF_MTX_DBG_MORE()                                 (REG32(ADR_MTX_DBG_MORE))                                 = (0x00000000)
#define DEF_MTX_DBG_ROIFSAIR1()                            (REG32(ADR_MTX_DBG_ROIFSAIR1))                            = (0x00000000)
#define DEF_MTX_DBG_ROIFSAIR2()                            (REG32(ADR_MTX_DBG_ROIFSAIR2))                            = (0x00000000)
#define DEF_MTX_BCN_PKT_SET0()                             (REG32(ADR_MTX_BCN_PKT_SET0))                             = (0x00000064)
#define DEF_MTX_BCN_PKT_SET1()                             (REG32(ADR_MTX_BCN_PKT_SET1))                             = (0x00000064)
#define DEF_MTX_BCN_DTIM_SET0()                            (REG32(ADR_MTX_BCN_DTIM_SET0))                            = (0x00000016)
#define DEF_MTX_BCN_DTIM_SET1()                            (REG32(ADR_MTX_BCN_DTIM_SET1))                            = (0x00000016)
#define DEF_MTX_BCN_DTIM_CONFG()                           (REG32(ADR_MTX_BCN_DTIM_CONFG))                           = (0x00000000)
#define DEF_MTX_BCN_DTIM_INT_W1CLR()                       (REG32(ADR_MTX_BCN_DTIM_INT_W1CLR))                       = (0x00000000)
#define DEF_MTX_BCN_INT_STS()                              (REG32(ADR_MTX_BCN_INT_STS))                              = (0x00000000)
#define DEF_MTX_BCN_EN_INT()                               (REG32(ADR_MTX_BCN_EN_INT))                               = (0x00000000)
#define DEF_MTX_BCN_EN_MISC()                              (REG32(ADR_MTX_BCN_EN_MISC))                              = (0x000c000a)
#define DEF_MTX_BCN_MISC()                                 (REG32(ADR_MTX_BCN_MISC))                                 = (0x00000000)
#define DEF_MTX_BCN_PRD()                                  (REG32(ADR_MTX_BCN_PRD))                                  = (0x00000064)
#define DEF_MTX_BCN_TSF_L()                                (REG32(ADR_MTX_BCN_TSF_L))                                = (0x00000000)
#define DEF_MTX_BCN_TSF_U()                                (REG32(ADR_MTX_BCN_TSF_U))                                = (0x00000000)
#define DEF_HWBEACON_ROLE0_SEQNUM_OVERWRITE()              (REG32(ADR_HWBEACON_ROLE0_SEQNUM_OVERWRITE))              = (0x00000000)
#define DEF_MTX_TIME_TOUT()                                (REG32(ADR_MTX_TIME_TOUT))                                = (0x00052c2c)
#define DEF_MTX_TIME_IFS()                                 (REG32(ADR_MTX_TIME_IFS))                                 = (0x000a0962)
#define DEF_MTX_TIME_FINETUNE()                            (REG32(ADR_MTX_TIME_FINETUNE))                            = (0x060d0000)
#define DEF_MTX_STATUS()                                   (REG32(ADR_MTX_STATUS))                                   = (0x00000000)
#define DEF_MTX_PHYRXIFS_DBG()                             (REG32(ADR_MTX_PHYRXIFS_DBG))                             = (0x00000000)
#define DEF_MTX_BTCTS2S_VQ_EDCAPARA()                      (REG32(ADR_MTX_BTCTS2S_VQ_EDCAPARA))                      = (0x00900001)
#define DEF_HWBEACON_ROLE1_SEQNUM_OVERWRITE()              (REG32(ADR_HWBEACON_ROLE1_SEQNUM_OVERWRITE))              = (0x00000000)
#define DEF_MTX_STATUS_Q_MASK()                            (REG32(ADR_MTX_STATUS_Q_MASK))                            = (0x00000000)
#define DEF_MTX_DBG_IFSAIRRO0()                            (REG32(ADR_MTX_DBG_IFSAIRRO0))                            = (0x00000000)
#define DEF_MTX_DBG_IFSAIRRO1()                            (REG32(ADR_MTX_DBG_IFSAIRRO1))                            = (0x00000000)
#define DEF_MTX_DBG_IFSAIRRO2()                            (REG32(ADR_MTX_DBG_IFSAIRRO2))                            = (0x00000000)
#define DEF_MTX_DBG_IFSAIRRO3()                            (REG32(ADR_MTX_DBG_IFSAIRRO3))                            = (0x00000000)
#define DEF_MTX_NAV()                                      (REG32(ADR_MTX_NAV))                                      = (0x00000000)
#define DEF_MTX_DBG_RO_BASE1()                             (REG32(ADR_MTX_DBG_RO_BASE1))                             = (0x00000000)
#define DEF_MTX_DBG_RO_BASE2()                             (REG32(ADR_MTX_DBG_RO_BASE2))                             = (0x00000000)
#define DEF_MTX_DBG_RO_BASE3()                             (REG32(ADR_MTX_DBG_RO_BASE3))                             = (0x00000000)
#define DEF_TXQ0_MTX_Q_MISC_EN()                           (REG32(ADR_TXQ0_MTX_Q_MISC_EN))                           = (0x00000000)
#define DEF_TXQ0_MTX_Q_AIFSN()                             (REG32(ADR_TXQ0_MTX_Q_AIFSN))                             = (0x00003202)
#define DEF_TXQ0_MTX_Q_BKF_CNT_DBG()                       (REG32(ADR_TXQ0_MTX_Q_BKF_CNT_DBG))                       = (0x00000000)
#define DEF_TXQ0_MTX_Q_HWDBG()                             (REG32(ADR_TXQ0_MTX_Q_HWDBG))                             = (0x00000000)
#define DEF_TXQ0_MTX_Q_HWDBG2()                            (REG32(ADR_TXQ0_MTX_Q_HWDBG2))                            = (0x00000000)
#define DEF_TXQ0_MTX_BKF_SEED()                            (REG32(ADR_TXQ0_MTX_BKF_SEED))                            = (0x00000000)
#define DEF_TXQ1_MTX_Q_MISC_EN()                           (REG32(ADR_TXQ1_MTX_Q_MISC_EN))                           = (0x00000000)
#define DEF_TXQ1_MTX_Q_AIFSN()                             (REG32(ADR_TXQ1_MTX_Q_AIFSN))                             = (0x00003202)
#define DEF_TXQ1_MTX_Q_BKF_CNT_DBG()                       (REG32(ADR_TXQ1_MTX_Q_BKF_CNT_DBG))                       = (0x00000000)
#define DEF_TXQ1_MTX_Q_HWDBG()                             (REG32(ADR_TXQ1_MTX_Q_HWDBG))                             = (0x00000000)
#define DEF_TXQ1_MTX_Q_HWDBG2()                            (REG32(ADR_TXQ1_MTX_Q_HWDBG2))                            = (0x00000000)
#define DEF_TXQ1_MTX_BKF_SEED()                            (REG32(ADR_TXQ1_MTX_BKF_SEED))                            = (0x00000000)
#define DEF_TXQ2_MTX_Q_MISC_EN()                           (REG32(ADR_TXQ2_MTX_Q_MISC_EN))                           = (0x00000000)
#define DEF_TXQ2_MTX_Q_AIFSN()                             (REG32(ADR_TXQ2_MTX_Q_AIFSN))                             = (0x00003202)
#define DEF_TXQ2_MTX_Q_BKF_CNT_DBG()                       (REG32(ADR_TXQ2_MTX_Q_BKF_CNT_DBG))                       = (0x00000000)
#define DEF_TXQ2_MTX_Q_HWDBG()                             (REG32(ADR_TXQ2_MTX_Q_HWDBG))                             = (0x00000000)
#define DEF_TXQ2_MTX_Q_HWDBG2()                            (REG32(ADR_TXQ2_MTX_Q_HWDBG2))                            = (0x00000000)
#define DEF_TXQ2_MTX_BKF_SEED()                            (REG32(ADR_TXQ2_MTX_BKF_SEED))                            = (0x00000000)
#define DEF_TXQ3_MTX_Q_MISC_EN()                           (REG32(ADR_TXQ3_MTX_Q_MISC_EN))                           = (0x00000000)
#define DEF_TXQ3_MTX_Q_AIFSN()                             (REG32(ADR_TXQ3_MTX_Q_AIFSN))                             = (0x00003202)
#define DEF_TXQ3_MTX_Q_BKF_CNT_DBG()                       (REG32(ADR_TXQ3_MTX_Q_BKF_CNT_DBG))                       = (0x00000000)
#define DEF_TXQ3_MTX_Q_HWDBG()                             (REG32(ADR_TXQ3_MTX_Q_HWDBG))                             = (0x00000000)
#define DEF_TXQ3_MTX_Q_HWDBG2()                            (REG32(ADR_TXQ3_MTX_Q_HWDBG2))                            = (0x00000000)
#define DEF_TXQ3_MTX_BKF_SEED()                            (REG32(ADR_TXQ3_MTX_BKF_SEED))                            = (0x00000000)
#define DEF_TXQ4_MTX_Q_MISC_EN()                           (REG32(ADR_TXQ4_MTX_Q_MISC_EN))                           = (0x00000000)
#define DEF_TXQ4_MTX_Q_AIFSN()                             (REG32(ADR_TXQ4_MTX_Q_AIFSN))                             = (0x00003202)
#define DEF_TXQ4_MTX_Q_BKF_CNT_DBG()                       (REG32(ADR_TXQ4_MTX_Q_BKF_CNT_DBG))                       = (0x00000000)
#define DEF_TXQ4_MTX_Q_HWDBG()                             (REG32(ADR_TXQ4_MTX_Q_HWDBG))                             = (0x00000000)
#define DEF_TXQ4_MTX_Q_HWDBG2()                            (REG32(ADR_TXQ4_MTX_Q_HWDBG2))                            = (0x00000000)
#define DEF_TXQ4_MTX_BKF_SEED()                            (REG32(ADR_TXQ4_MTX_BKF_SEED))                            = (0x00000000)
#define DEF_TXQ5_MTX_Q_MISC_EN()                           (REG32(ADR_TXQ5_MTX_Q_MISC_EN))                           = (0x00000000)
#define DEF_TXQ5_MTX_Q_AIFSN()                             (REG32(ADR_TXQ5_MTX_Q_AIFSN))                             = (0x00003202)
#define DEF_TXQ5_MTX_Q_BKF_CNT_DBG()                       (REG32(ADR_TXQ5_MTX_Q_BKF_CNT_DBG))                       = (0x00000000)
#define DEF_TXQ5_MTX_Q_HWDBG()                             (REG32(ADR_TXQ5_MTX_Q_HWDBG))                             = (0x00000000)
#define DEF_TXQ5_MTX_Q_HWDBG2()                            (REG32(ADR_TXQ5_MTX_Q_HWDBG2))                            = (0x00000000)
#define DEF_TXQ5_MTX_BKF_SEED()                            (REG32(ADR_TXQ5_MTX_BKF_SEED))                            = (0x00000000)
#define DEF_MTX_RESPFRM_RATE_TABLE_EXCEPTION()             (REG32(ADR_MTX_RESPFRM_RATE_TABLE_EXCEPTION))             = (0x00000000)
#define DEF_MTX_RESPFRM_RATE_TABLE_00()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_00))                    = (0x00000000)
#define DEF_MTX_RESPFRM_RATE_TABLE_01()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_01))                    = (0x00000001)
#define DEF_MTX_RESPFRM_RATE_TABLE_02()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_02))                    = (0x00000001)
#define DEF_MTX_RESPFRM_RATE_TABLE_03()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_03))                    = (0x00000001)
#define DEF_MTX_RESPFRM_RATE_TABLE_11()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_11))                    = (0x00000011)
#define DEF_MTX_RESPFRM_RATE_TABLE_12()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_12))                    = (0x00000011)
#define DEF_MTX_RESPFRM_RATE_TABLE_13()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_13))                    = (0x00000011)
#define DEF_MTX_RESPFRM_RATE_TABLE_80()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_80))                    = (0x00009090)
#define DEF_MTX_RESPFRM_RATE_TABLE_81()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_81))                    = (0x00009090)
#define DEF_MTX_RESPFRM_RATE_TABLE_82()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_82))                    = (0x00009090)
#define DEF_MTX_RESPFRM_RATE_TABLE_83()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_83))                    = (0x00009292)
#define DEF_MTX_RESPFRM_RATE_TABLE_84()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_84))                    = (0x00009292)
#define DEF_MTX_RESPFRM_RATE_TABLE_85()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_85))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_86()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_86))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_87()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_87))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_C0()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_C0))                    = (0x00009090)
#define DEF_MTX_RESPFRM_RATE_TABLE_C1()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_C1))                    = (0x00009090)
#define DEF_MTX_RESPFRM_RATE_TABLE_C2()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_C2))                    = (0x00009090)
#define DEF_MTX_RESPFRM_RATE_TABLE_C3()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_C3))                    = (0x00009292)
#define DEF_MTX_RESPFRM_RATE_TABLE_C4()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_C4))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_C5()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_C5))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_C6()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_C6))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_C7()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_C7))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_D0()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_D0))                    = (0x00009090)
#define DEF_MTX_RESPFRM_RATE_TABLE_D1()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_D1))                    = (0x00009292)
#define DEF_MTX_RESPFRM_RATE_TABLE_D2()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_D2))                    = (0x00009292)
#define DEF_MTX_RESPFRM_RATE_TABLE_D3()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_D3))                    = (0x00009292)
#define DEF_MTX_RESPFRM_RATE_TABLE_D4()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_D4))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_D5()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_D5))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_D6()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_D6))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_D7()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_D7))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_F0()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_F0))                    = (0x00009090)
#define DEF_MTX_RESPFRM_RATE_TABLE_F1()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_F1))                    = (0x00009292)
#define DEF_MTX_RESPFRM_RATE_TABLE_F2()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_F2))                    = (0x00009292)
#define DEF_MTX_RESPFRM_RATE_TABLE_F3()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_F3))                    = (0x00009292)
#define DEF_MTX_RESPFRM_RATE_TABLE_F4()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_F4))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_F5()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_F5))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_F6()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_F6))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_F7()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_F7))                    = (0x00009494)
#define DEF_MTX_RESPFRM_INFO_TABLE_EXCEPTION()             (REG32(ADR_MTX_RESPFRM_INFO_TABLE_EXCEPTION))             = (0x0013a8f2)
#define DEF_MTX_RESPFRM_INFO_00()                          (REG32(ADR_MTX_RESPFRM_INFO_00))                          = (0x0013a8f2)
#define DEF_MTX_RESPFRM_INFO_01()                          (REG32(ADR_MTX_RESPFRM_INFO_01))                          = (0x001028f2)
#define DEF_MTX_RESPFRM_INFO_02()                          (REG32(ADR_MTX_RESPFRM_INFO_02))                          = (0x000df8f2)
#define DEF_MTX_RESPFRM_INFO_03()                          (REG32(ADR_MTX_RESPFRM_INFO_03))                          = (0x000d58f2)
#define DEF_MTX_RESPFRM_INFO_11()                          (REG32(ADR_MTX_RESPFRM_INFO_11))                          = (0x000a28f2)
#define DEF_MTX_RESPFRM_INFO_12()                          (REG32(ADR_MTX_RESPFRM_INFO_12))                          = (0x0007f8f2)
#define DEF_MTX_RESPFRM_INFO_13()                          (REG32(ADR_MTX_RESPFRM_INFO_13))                          = (0x000758f2)
#define DEF_MTX_RESPFRM_INFO_90_B0()                       (REG32(ADR_MTX_RESPFRM_INFO_90_B0))                       = (0x0003c8f2)
#define DEF_MTX_RESPFRM_INFO_91_B1()                       (REG32(ADR_MTX_RESPFRM_INFO_91_B1))                       = (0x000348f2)
#define DEF_MTX_RESPFRM_INFO_92_B2()                       (REG32(ADR_MTX_RESPFRM_INFO_92_B2))                       = (0x000308f2)
#define DEF_MTX_RESPFRM_INFO_93_B3()                       (REG32(ADR_MTX_RESPFRM_INFO_93_B3))                       = (0x0002c8f2)
#define DEF_MTX_RESPFRM_INFO_94_B4()                       (REG32(ADR_MTX_RESPFRM_INFO_94_B4))                       = (0x0002c8f2)
#define DEF_MTX_RESPFRM_INFO_95_B5()                       (REG32(ADR_MTX_RESPFRM_INFO_95_B5))                       = (0x000288f2)
#define DEF_MTX_RESPFRM_INFO_96_B6()                       (REG32(ADR_MTX_RESPFRM_INFO_96_B6))                       = (0x000288f2)
#define DEF_MTX_RESPFRM_INFO_97_B7()                       (REG32(ADR_MTX_RESPFRM_INFO_97_B7))                       = (0x000288f2)
#define DEF_MTX_RESPFRM_INFO_C0()                          (REG32(ADR_MTX_RESPFRM_INFO_C0))                          = (0x0004c8f2)
#define DEF_MTX_RESPFRM_INFO_C1()                          (REG32(ADR_MTX_RESPFRM_INFO_C1))                          = (0x000406a3)
#define DEF_MTX_RESPFRM_INFO_C2()                          (REG32(ADR_MTX_RESPFRM_INFO_C2))                          = (0x0003c5dd)
#define DEF_MTX_RESPFRM_INFO_C3()                          (REG32(ADR_MTX_RESPFRM_INFO_C3))                          = (0x0003c5da)
#define DEF_MTX_RESPFRM_INFO_C4()                          (REG32(ADR_MTX_RESPFRM_INFO_C4))                          = (0x00038517)
#define DEF_MTX_RESPFRM_INFO_C5()                          (REG32(ADR_MTX_RESPFRM_INFO_C5))                          = (0x00038517)
#define DEF_MTX_RESPFRM_INFO_C6()                          (REG32(ADR_MTX_RESPFRM_INFO_C6))                          = (0x00038517)
#define DEF_MTX_RESPFRM_INFO_C7()                          (REG32(ADR_MTX_RESPFRM_INFO_C7))                          = (0x00038517)
#define DEF_MTX_RESPFRM_INFO_D0()                          (REG32(ADR_MTX_RESPFRM_INFO_D0))                          = (0x0004c8ef)
#define DEF_MTX_RESPFRM_INFO_D1()                          (REG32(ADR_MTX_RESPFRM_INFO_D1))                          = (0x000406a3)
#define DEF_MTX_RESPFRM_INFO_D2()                          (REG32(ADR_MTX_RESPFRM_INFO_D2))                          = (0x0003c5dd)
#define DEF_MTX_RESPFRM_INFO_D3()                          (REG32(ADR_MTX_RESPFRM_INFO_D3))                          = (0x0003c5da)
#define DEF_MTX_RESPFRM_INFO_D4()                          (REG32(ADR_MTX_RESPFRM_INFO_D4))                          = (0x00038517)
#define DEF_MTX_RESPFRM_INFO_D5()                          (REG32(ADR_MTX_RESPFRM_INFO_D5))                          = (0x00038517)
#define DEF_MTX_RESPFRM_INFO_D6()                          (REG32(ADR_MTX_RESPFRM_INFO_D6))                          = (0x00038517)
#define DEF_MTX_RESPFRM_INFO_D7()                          (REG32(ADR_MTX_RESPFRM_INFO_D7))                          = (0x00038517)
#define DEF_MTX_RESPFRM_INFO_F0()                          (REG32(ADR_MTX_RESPFRM_INFO_F0))                          = (0x000408f2)
#define DEF_MTX_RESPFRM_INFO_F1()                          (REG32(ADR_MTX_RESPFRM_INFO_F1))                          = (0x000348f2)
#define DEF_MTX_RESPFRM_INFO_F2()                          (REG32(ADR_MTX_RESPFRM_INFO_F2))                          = (0x000308f2)
#define DEF_MTX_RESPFRM_INFO_F3()                          (REG32(ADR_MTX_RESPFRM_INFO_F3))                          = (0x000308f2)
#define DEF_MTX_RESPFRM_INFO_F4()                          (REG32(ADR_MTX_RESPFRM_INFO_F4))                          = (0x0002c8f2)
#define DEF_MTX_RESPFRM_INFO_F5()                          (REG32(ADR_MTX_RESPFRM_INFO_F5))                          = (0x0002c8f2)
#define DEF_MTX_RESPFRM_INFO_F6()                          (REG32(ADR_MTX_RESPFRM_INFO_F6))                          = (0x0002c8f2)
#define DEF_MTX_RESPFRM_INFO_F7()                          (REG32(ADR_MTX_RESPFRM_INFO_F7))                          = (0x0002c8f2)
#define DEF_MTX_RESPFRM_RATE_TABLE_C8()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_C8))                    = (0x00009090)
#define DEF_MTX_RESPFRM_RATE_TABLE_C9()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_C9))                    = (0x00009090)
#define DEF_MTX_RESPFRM_RATE_TABLE_CA()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_CA))                    = (0x00009292)
#define DEF_MTX_RESPFRM_RATE_TABLE_CB()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_CB))                    = (0x00009292)
#define DEF_MTX_RESPFRM_RATE_TABLE_CC()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_CC))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_CD()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_CD))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_CE()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_CE))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_CF()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_CF))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_E0()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_E0))                    = (0x00009090)
#define DEF_MTX_RESPFRM_RATE_TABLE_E1()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_E1))                    = (0x00009090)
#define DEF_MTX_RESPFRM_RATE_TABLE_E2()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_E2))                    = (0x00009292)
#define DEF_MTX_RESPFRM_RATE_TABLE_E3()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_E3))                    = (0x00009292)
#define DEF_MTX_RESPFRM_RATE_TABLE_E4()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_E4))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_E5()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_E5))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_E6()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_E6))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_E7()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_E7))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_E8()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_E8))                    = (0x00009090)
#define DEF_MTX_RESPFRM_RATE_TABLE_E9()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_E9))                    = (0x00009090)
#define DEF_MTX_RESPFRM_RATE_TABLE_EA()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_EA))                    = (0x00009292)
#define DEF_MTX_RESPFRM_RATE_TABLE_EB()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_EB))                    = (0x00009292)
#define DEF_MTX_RESPFRM_RATE_TABLE_EC()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_EC))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_ED()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_ED))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_EE()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_EE))                    = (0x00009494)
#define DEF_MTX_RESPFRM_RATE_TABLE_EF()                    (REG32(ADR_MTX_RESPFRM_RATE_TABLE_EF))                    = (0x00009494)
#define DEF_MTX_RESPFRM_INFO_10()                          (REG32(ADR_MTX_RESPFRM_INFO_10))                          = (0x000a28f2)
#define DEF_MTX_RESPFRM_INFO_20()                          (REG32(ADR_MTX_RESPFRM_INFO_20))                          = (0x000a28f2)
#define DEF_MTX_RESPFRM_INFO_21()                          (REG32(ADR_MTX_RESPFRM_INFO_21))                          = (0x000a28f2)
#define DEF_MTX_RESPFRM_INFO_22()                          (REG32(ADR_MTX_RESPFRM_INFO_22))                          = (0x000a28f2)
#define DEF_MTX_RESPFRM_INFO_23()                          (REG32(ADR_MTX_RESPFRM_INFO_23))                          = (0x000a28f2)
#define DEF_MTX_RESPFRM_INFO_30()                          (REG32(ADR_MTX_RESPFRM_INFO_30))                          = (0x000a28f2)
#define DEF_MTX_RESPFRM_INFO_31()                          (REG32(ADR_MTX_RESPFRM_INFO_31))                          = (0x000a28f2)
#define DEF_MTX_RESPFRM_INFO_32()                          (REG32(ADR_MTX_RESPFRM_INFO_32))                          = (0x000a28f2)
#define DEF_MTX_RESPFRM_INFO_33()                          (REG32(ADR_MTX_RESPFRM_INFO_33))                          = (0x000a28f2)
#define DEF_MTX_RESPFRM_INFO_80_A0()                       (REG32(ADR_MTX_RESPFRM_INFO_80_A0))                       = (0x0003c8f2)
#define DEF_MTX_RESPFRM_INFO_81_A1()                       (REG32(ADR_MTX_RESPFRM_INFO_81_A1))                       = (0x000348f2)
#define DEF_MTX_RESPFRM_INFO_82_A2()                       (REG32(ADR_MTX_RESPFRM_INFO_82_A2))                       = (0x000308f2)
#define DEF_MTX_RESPFRM_INFO_83_A3()                       (REG32(ADR_MTX_RESPFRM_INFO_83_A3))                       = (0x0002c8f2)
#define DEF_MTX_RESPFRM_INFO_84_A4()                       (REG32(ADR_MTX_RESPFRM_INFO_84_A4))                       = (0x0002c8f2)
#define DEF_MTX_RESPFRM_INFO_85_A5()                       (REG32(ADR_MTX_RESPFRM_INFO_85_A5))                       = (0x000288f2)
#define DEF_MTX_RESPFRM_INFO_86_A6()                       (REG32(ADR_MTX_RESPFRM_INFO_86_A6))                       = (0x000288f2)
#define DEF_MTX_RESPFRM_INFO_87_A7()                       (REG32(ADR_MTX_RESPFRM_INFO_87_A7))                       = (0x000288f2)
#define DEF_MTX_RESPFRM_INFO_C8()                          (REG32(ADR_MTX_RESPFRM_INFO_C8))                          = (0x0004c8f2)
#define DEF_MTX_RESPFRM_INFO_C9()                          (REG32(ADR_MTX_RESPFRM_INFO_C9))                          = (0x000406a3)
#define DEF_MTX_RESPFRM_INFO_CA()                          (REG32(ADR_MTX_RESPFRM_INFO_CA))                          = (0x0003c5dd)
#define DEF_MTX_RESPFRM_INFO_CB()                          (REG32(ADR_MTX_RESPFRM_INFO_CB))                          = (0x0003c5da)
#define DEF_MTX_RESPFRM_INFO_CC()                          (REG32(ADR_MTX_RESPFRM_INFO_CC))                          = (0x00038517)
#define DEF_MTX_RESPFRM_INFO_CD()                          (REG32(ADR_MTX_RESPFRM_INFO_CD))                          = (0x00038517)
#define DEF_MTX_RESPFRM_INFO_CE()                          (REG32(ADR_MTX_RESPFRM_INFO_CE))                          = (0x00038517)
#define DEF_MTX_RESPFRM_INFO_CF()                          (REG32(ADR_MTX_RESPFRM_INFO_CF))                          = (0x00038517)
#define DEF_MTX_RESPFRM_INFO_E0()                          (REG32(ADR_MTX_RESPFRM_INFO_E0))                          = (0x0004c8ef)
#define DEF_MTX_RESPFRM_INFO_E1()                          (REG32(ADR_MTX_RESPFRM_INFO_E1))                          = (0x000406a3)
#define DEF_MTX_RESPFRM_INFO_E2()                          (REG32(ADR_MTX_RESPFRM_INFO_E2))                          = (0x0003c5dd)
#define DEF_MTX_RESPFRM_INFO_E3()                          (REG32(ADR_MTX_RESPFRM_INFO_E3))                          = (0x0003c5da)
#define DEF_MTX_RESPFRM_INFO_E4()                          (REG32(ADR_MTX_RESPFRM_INFO_E4))                          = (0x00038517)
#define DEF_MTX_RESPFRM_INFO_E5()                          (REG32(ADR_MTX_RESPFRM_INFO_E5))                          = (0x00038517)
#define DEF_MTX_RESPFRM_INFO_E6()                          (REG32(ADR_MTX_RESPFRM_INFO_E6))                          = (0x00038517)
#define DEF_MTX_RESPFRM_INFO_E7()                          (REG32(ADR_MTX_RESPFRM_INFO_E7))                          = (0x00038517)
#define DEF_MTX_RESPFRM_INFO_E8()                          (REG32(ADR_MTX_RESPFRM_INFO_E8))                          = (0x000408f2)
#define DEF_MTX_RESPFRM_INFO_E9()                          (REG32(ADR_MTX_RESPFRM_INFO_E9))                          = (0x000348f2)
#define DEF_MTX_RESPFRM_INFO_EA()                          (REG32(ADR_MTX_RESPFRM_INFO_EA))                          = (0x000308f2)
#define DEF_MTX_RESPFRM_INFO_EB()                          (REG32(ADR_MTX_RESPFRM_INFO_EB))                          = (0x000308f2)
#define DEF_MTX_RESPFRM_INFO_EC()                          (REG32(ADR_MTX_RESPFRM_INFO_EC))                          = (0x0002c8f2)
#define DEF_MTX_RESPFRM_INFO_ED()                          (REG32(ADR_MTX_RESPFRM_INFO_ED))                          = (0x0002c8f2)
#define DEF_MTX_RESPFRM_INFO_EE()                          (REG32(ADR_MTX_RESPFRM_INFO_EE))                          = (0x0002c8f2)
#define DEF_MTX_RESPFRM_INFO_EF()                          (REG32(ADR_MTX_RESPFRM_INFO_EF))                          = (0x0002c8f2)
#define DEF_WSID0()                                        (REG32(ADR_WSID0))                                        = (0x00000000)
#define DEF_PEER_MAC0_0()                                  (REG32(ADR_PEER_MAC0_0))                                  = (0x00000000)
#define DEF_PEER_MAC0_1()                                  (REG32(ADR_PEER_MAC0_1))                                  = (0x00000000)
#define DEF_TX_ACK_POLICY_0_0()                            (REG32(ADR_TX_ACK_POLICY_0_0))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_0_0()                              (REG32(ADR_TX_SEQ_CTRL_0_0))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_0_1()                            (REG32(ADR_TX_ACK_POLICY_0_1))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_0_1()                              (REG32(ADR_TX_SEQ_CTRL_0_1))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_0_2()                            (REG32(ADR_TX_ACK_POLICY_0_2))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_0_2()                              (REG32(ADR_TX_SEQ_CTRL_0_2))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_0_3()                            (REG32(ADR_TX_ACK_POLICY_0_3))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_0_3()                              (REG32(ADR_TX_SEQ_CTRL_0_3))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_0_4()                            (REG32(ADR_TX_ACK_POLICY_0_4))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_0_4()                              (REG32(ADR_TX_SEQ_CTRL_0_4))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_0_5()                            (REG32(ADR_TX_ACK_POLICY_0_5))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_0_5()                              (REG32(ADR_TX_SEQ_CTRL_0_5))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_0_6()                            (REG32(ADR_TX_ACK_POLICY_0_6))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_0_6()                              (REG32(ADR_TX_SEQ_CTRL_0_6))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_0_7()                            (REG32(ADR_TX_ACK_POLICY_0_7))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_0_7()                              (REG32(ADR_TX_SEQ_CTRL_0_7))                              = (0x00000000)
#define DEF_WSID1()                                        (REG32(ADR_WSID1))                                        = (0x00000000)
#define DEF_PEER_MAC1_0()                                  (REG32(ADR_PEER_MAC1_0))                                  = (0x00000000)
#define DEF_PEER_MAC1_1()                                  (REG32(ADR_PEER_MAC1_1))                                  = (0x00000000)
#define DEF_TX_ACK_POLICY_1_0()                            (REG32(ADR_TX_ACK_POLICY_1_0))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_1_0()                              (REG32(ADR_TX_SEQ_CTRL_1_0))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_1_1()                            (REG32(ADR_TX_ACK_POLICY_1_1))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_1_1()                              (REG32(ADR_TX_SEQ_CTRL_1_1))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_1_2()                            (REG32(ADR_TX_ACK_POLICY_1_2))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_1_2()                              (REG32(ADR_TX_SEQ_CTRL_1_2))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_1_3()                            (REG32(ADR_TX_ACK_POLICY_1_3))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_1_3()                              (REG32(ADR_TX_SEQ_CTRL_1_3))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_1_4()                            (REG32(ADR_TX_ACK_POLICY_1_4))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_1_4()                              (REG32(ADR_TX_SEQ_CTRL_1_4))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_1_5()                            (REG32(ADR_TX_ACK_POLICY_1_5))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_1_5()                              (REG32(ADR_TX_SEQ_CTRL_1_5))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_1_6()                            (REG32(ADR_TX_ACK_POLICY_1_6))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_1_6()                              (REG32(ADR_TX_SEQ_CTRL_1_6))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_1_7()                            (REG32(ADR_TX_ACK_POLICY_1_7))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_1_7()                              (REG32(ADR_TX_SEQ_CTRL_1_7))                              = (0x00000000)
#define DEF_PACKET_ID_ALLOCATION_PRIORITY()                (REG32(ADR_PACKET_ID_ALLOCATION_PRIORITY))                = (0x00000000)
#define DEF_MAC_MODE()                                     (REG32(ADR_MAC_MODE))                                     = (0x00000000)
#define DEF_ALL_SOFTWARE_RESET()                           (REG32(ADR_ALL_SOFTWARE_RESET))                           = (0x00000000)
#define DEF_ENG_SOFTWARE_RESET()                           (REG32(ADR_ENG_SOFTWARE_RESET))                           = (0x00000000)
#define DEF_CSR_SOFTWARE_RESET()                           (REG32(ADR_CSR_SOFTWARE_RESET))                           = (0x00000000)
#define DEF_MAC_CLOCK_ENABLE()                             (REG32(ADR_MAC_CLOCK_ENABLE))                             = (0x00003efb)
#define DEF_MAC_ENGINE_CLOCK_ENABLE()                      (REG32(ADR_MAC_ENGINE_CLOCK_ENABLE))                      = (0x0000f07b)
#define DEF_MAC_CSR_CLOCK_ENABLE()                         (REG32(ADR_MAC_CSR_CLOCK_ENABLE))                         = (0x0000ec02)
#define DEF_GLBLE_SET()                                    (REG32(ADR_GLBLE_SET))                                    = (0x000e5000)
#define DEF_REASON_TRAP0()                                 (REG32(ADR_REASON_TRAP0))                                 = (0x00000000)
#define DEF_REASON_TRAP1()                                 (REG32(ADR_REASON_TRAP1))                                 = (0x00000000)
#define DEF_BSSID_0()                                      (REG32(ADR_BSSID_0))                                      = (0x00000000)
#define DEF_BSSID_1()                                      (REG32(ADR_BSSID_1))                                      = (0x00000000)
#define DEF_STA_MAC_0()                                    (REG32(ADR_STA_MAC_0))                                    = (0x00000000)
#define DEF_STA_MAC_1()                                    (REG32(ADR_STA_MAC_1))                                    = (0x00000000)
#define DEF_SCRT_SET()                                     (REG32(ADR_SCRT_SET))                                     = (0x00000000)
#define DEF_SCRT_STATE()                                   (REG32(ADR_SCRT_STATE))                                   = (0x00000000)
#define DEF_BSSID1_0()                                     (REG32(ADR_BSSID1_0))                                     = (0x00000000)
#define DEF_BSSID1_1()                                     (REG32(ADR_BSSID1_1))                                     = (0x00000000)
#define DEF_STA_MAC1_0()                                   (REG32(ADR_STA_MAC1_0))                                   = (0x00000000)
#define DEF_STA_MAC1_1()                                   (REG32(ADR_STA_MAC1_1))                                   = (0x00000000)
#define DEF_OP_MODE1()                                     (REG32(ADR_OP_MODE1))                                     = (0x00000000)
#define DEF_MAC_TIMESTAMP_CFG()                            (REG32(ADR_MAC_TIMESTAMP_CFG))                            = (0x00000000)
#define DEF_MAC_TIMESTAMP_L_RO_OVERWRITE()                 (REG32(ADR_MAC_TIMESTAMP_L_RO_OVERWRITE))                 = (0x00000000)
#define DEF_MAC_TIMESTAMP_U_RO_OVERWRITE()                 (REG32(ADR_MAC_TIMESTAMP_U_RO_OVERWRITE))                 = (0x00000000)
#define DEF_BEACON_TIMER_ROLE0_CFG()                       (REG32(ADR_BEACON_TIMER_ROLE0_CFG))                       = (0x00000000)
#define DEF_BEACON_TIMER_ROLE0_TBTT()                      (REG32(ADR_BEACON_TIMER_ROLE0_TBTT))                      = (0x00000000)
#define DEF_BEACON_TIMER_ROLE0_TIME_ALIGN()                (REG32(ADR_BEACON_TIMER_ROLE0_TIME_ALIGN))                = (0x00000000)
#define DEF_BEACON_TIMER_ROLE1_CFG()                       (REG32(ADR_BEACON_TIMER_ROLE1_CFG))                       = (0x00000000)
#define DEF_BEACON_TIMER_ROLE1_TBTT()                      (REG32(ADR_BEACON_TIMER_ROLE1_TBTT))                      = (0x00000000)
#define DEF_BEACON_TIMER_ROLE1_TIME_ALIGN()                (REG32(ADR_BEACON_TIMER_ROLE1_TIME_ALIGN))                = (0x00000000)
#define DEF_WMTP_VALCONF_0()                               (REG32(ADR_WMTP_VALCONF_0))                               = (0x00000004)
#define DEF_WMTP_VALCONF_1()                               (REG32(ADR_WMTP_VALCONF_1))                               = (0x0c0c0800)
#define DEF_WMTP_VALCONF_2()                               (REG32(ADR_WMTP_VALCONF_2))                               = (0x0f0a0a00)
#define DEF_WMTP_VALCONF_3()                               (REG32(ADR_WMTP_VALCONF_3))                               = (0x000f0d0c)
#define DEF_BTCX_WIFI_RX_EXTEND()                          (REG32(ADR_BTCX_WIFI_RX_EXTEND))                          = (0x00000002)
#define DEF_WMTP_OPTION_0()                                (REG32(ADR_WMTP_OPTION_0))                                = (0x04100411)
#define DEF_WMTP_DBG_0()                                   (REG32(ADR_WMTP_DBG_0))                                   = (0x000000c0)
#define DEF_WMTP_MISC()                                    (REG32(ADR_WMTP_MISC))                                    = (0x00000000)
#define DEF_WMTP_WIFI_STATE_RO()                           (REG32(ADR_WMTP_WIFI_STATE_RO))                           = (0x00000000)
#define DEF_WMTP_PTAIF_RO()                                (REG32(ADR_WMTP_PTAIF_RO))                                = (0x00000000)
#define DEF_PMF_SETTING()                                  (REG32(ADR_PMF_SETTING))                                  = (0x00000000)
#define DEF_BTCX_MODE_SEL()                                (REG32(ADR_BTCX_MODE_SEL))                                = (0x00000000)
#define DEF_ANT_SW_CTRL()                                  (REG32(ADR_ANT_SW_CTRL))                                  = (0x00000080)
#define DEF_DUAL_ANT_SET()                                 (REG32(ADR_DUAL_ANT_SET))                                 = (0x00000010)
#define DEF_ANT_SW_STATUS()                                (REG32(ADR_ANT_SW_STATUS))                                = (0x00000000)
#define DEF_BCTX_INTERFACE_SET0()                          (REG32(ADR_BCTX_INTERFACE_SET0))                          = (0x00100000)
#define DEF_PTA_PRI_WEIGHT_SET0()                          (REG32(ADR_PTA_PRI_WEIGHT_SET0))                          = (0x00000000)
#define DEF_PTA_PRI_WEIGHT_SET1()                          (REG32(ADR_PTA_PRI_WEIGHT_SET1))                          = (0x00000000)
#define DEF_PTA_PRI_WEIGHT_STATUS()                        (REG32(ADR_PTA_PRI_WEIGHT_STATUS))                        = (0x00000000)
#define DEF_BTCX_3WIRE_SET()                               (REG32(ADR_BTCX_3WIRE_SET))                               = (0x00000a02)
#define DEF_BT_HIGH_PRI_PERIOD()                           (REG32(ADR_BT_HIGH_PRI_PERIOD))                           = (0x00000000)
#define DEF_BTCX_AUTO_HIGH_DUTY_SET0()                     (REG32(ADR_BTCX_AUTO_HIGH_DUTY_SET0))                     = (0x00000000)
#define DEF_BTCX_AUTO_HIGH_DUTY_SET1()                     (REG32(ADR_BTCX_AUTO_HIGH_DUTY_SET1))                     = (0x00000000)
#define DEF_BTCX_SCHEDULE_SEED()                           (REG32(ADR_BTCX_SCHEDULE_SEED))                           = (0x00000000)
#define DEF_BTCX_3WIRE_INFO()                              (REG32(ADR_BTCX_3WIRE_INFO))                              = (0x00000000)
#define DEF_BTCX_TRANS_COUNT1()                            (REG32(ADR_BTCX_TRANS_COUNT1))                            = (0x00000000)
#define DEF_BTCX_TRANS_COUNT2()                            (REG32(ADR_BTCX_TRANS_COUNT2))                            = (0x00000000)
#define DEF_BTCX_TRANS_COUNT3()                            (REG32(ADR_BTCX_TRANS_COUNT3))                            = (0x00000000)
#define DEF_BTCX_TRANS_COUNT4()                            (REG32(ADR_BTCX_TRANS_COUNT4))                            = (0x00000000)
#define DEF_BTCX_TRANS_COUNT_CLR()                         (REG32(ADR_BTCX_TRANS_COUNT_CLR))                         = (0x00000000)
#define DEF_BTCX_BAND_CNT0()                               (REG32(ADR_BTCX_BAND_CNT0))                               = (0x00000000)
#define DEF_BTCX_BAND_CNT1()                               (REG32(ADR_BTCX_BAND_CNT1))                               = (0x00000064)
#define DEF_BTCX_BAND_CNT2()                               (REG32(ADR_BTCX_BAND_CNT2))                               = (0x00000001)
#define DEF_BTCX_BAND_CNT3()                               (REG32(ADR_BTCX_BAND_CNT3))                               = (0x00000000)
#define DEF_BTCX_BAND_CNT4()                               (REG32(ADR_BTCX_BAND_CNT4))                               = (0x00000000)
#define DEF_BTCX_BAND_CNT5()                               (REG32(ADR_BTCX_BAND_CNT5))                               = (0x00000000)
#define DEF_BTCX_BAND_CNT6()                               (REG32(ADR_BTCX_BAND_CNT6))                               = (0x00000000)
#define DEF_BTCX_TRANS_COUNT5()                            (REG32(ADR_BTCX_TRANS_COUNT5))                            = (0x00000000)
#define DEF_BTCX_LONG_REQ_DET()                            (REG32(ADR_BTCX_LONG_REQ_DET))                            = (0x00000320)
#define DEF_BTCX_PAD_DEB()                                 (REG32(ADR_BTCX_PAD_DEB))                                 = (0x000a0a00)
#define DEF_BTCX_BT_REQ_BREAK_DET()                        (REG32(ADR_BTCX_BT_REQ_BREAK_DET))                        = (0x00000001)
#define DEF_BT_3WIRE_REQ_CNT()                             (REG32(ADR_BT_3WIRE_REQ_CNT))                             = (0x00000000)
#define DEF_MIB_EN()                                       (REG32(ADR_MIB_EN))                                       = (0x00000000)
#define DEF_MTX_WSID0_SUCC()                               (REG32(ADR_MTX_WSID0_SUCC))                               = (0x00000000)
#define DEF_MTX_WSID0_FRM()                                (REG32(ADR_MTX_WSID0_FRM))                                = (0x00000000)
#define DEF_MTX_WSID0_RETRY()                              (REG32(ADR_MTX_WSID0_RETRY))                              = (0x00000000)
#define DEF_MTX_WSID0_TOTAL()                              (REG32(ADR_MTX_WSID0_TOTAL))                              = (0x00000000)
#define DEF_MTX_GROUP()                                    (REG32(ADR_MTX_GROUP))                                    = (0x00000000)
#define DEF_MTX_FAIL()                                     (REG32(ADR_MTX_FAIL))                                     = (0x00000000)
#define DEF_MTX_RETRY()                                    (REG32(ADR_MTX_RETRY))                                    = (0x00000000)
#define DEF_MTX_MULTI_RETRY()                              (REG32(ADR_MTX_MULTI_RETRY))                              = (0x00000000)
#define DEF_MTX_RTS_SUCCESS()                              (REG32(ADR_MTX_RTS_SUCCESS))                              = (0x00000000)
#define DEF_MTX_RTS_FAIL()                                 (REG32(ADR_MTX_RTS_FAIL))                                 = (0x00000000)
#define DEF_MTX_ACK_FAIL()                                 (REG32(ADR_MTX_ACK_FAIL))                                 = (0x00000000)
#define DEF_MTX_FRM()                                      (REG32(ADR_MTX_FRM))                                      = (0x00000000)
#define DEF_MTX_ACK_TX()                                   (REG32(ADR_MTX_ACK_TX))                                   = (0x00000000)
#define DEF_MTX_CTS_TX()                                   (REG32(ADR_MTX_CTS_TX))                                   = (0x00000000)
#define DEF_MRX_DUP_FRM()                                  (REG32(ADR_MRX_DUP_FRM))                                  = (0x00000000)
#define DEF_MRX_FRG_FRM()                                  (REG32(ADR_MRX_FRG_FRM))                                  = (0x00000000)
#define DEF_MRX_GROUP_FRM()                                (REG32(ADR_MRX_GROUP_FRM))                                = (0x00000000)
#define DEF_MRX_FCS_ERR()                                  (REG32(ADR_MRX_FCS_ERR))                                  = (0x00000000)
#define DEF_MRX_FCS_SUCC()                                 (REG32(ADR_MRX_FCS_SUCC))                                 = (0x00000000)
#define DEF_MRX_MISS()                                     (REG32(ADR_MRX_MISS))                                     = (0x00000000)
#define DEF_MRX_ALC_FAIL()                                 (REG32(ADR_MRX_ALC_FAIL))                                 = (0x00000000)
#define DEF_MRX_DAT_NTF()                                  (REG32(ADR_MRX_DAT_NTF))                                  = (0x00000000)
#define DEF_MRX_RTS_NTF()                                  (REG32(ADR_MRX_RTS_NTF))                                  = (0x00000000)
#define DEF_MRX_CTS_NTF()                                  (REG32(ADR_MRX_CTS_NTF))                                  = (0x00000000)
#define DEF_MRX_ACK_NTF()                                  (REG32(ADR_MRX_ACK_NTF))                                  = (0x00000000)
#define DEF_MRX_BA_NTF()                                   (REG32(ADR_MRX_BA_NTF))                                   = (0x00000000)
#define DEF_MRX_DATA_NTF()                                 (REG32(ADR_MRX_DATA_NTF))                                 = (0x00000000)
#define DEF_MRX_MNG_NTF()                                  (REG32(ADR_MRX_MNG_NTF))                                  = (0x00000000)
#define DEF_MRX_DAT_CRC_NTF()                              (REG32(ADR_MRX_DAT_CRC_NTF))                              = (0x00000000)
#define DEF_MRX_BAR_NTF()                                  (REG32(ADR_MRX_BAR_NTF))                                  = (0x00000000)
#define DEF_MRX_MB_MISS()                                  (REG32(ADR_MRX_MB_MISS))                                  = (0x00000000)
#define DEF_MRX_NIDLE_MISS()                               (REG32(ADR_MRX_NIDLE_MISS))                               = (0x00000000)
#define DEF_MRX_CSR_NTF()                                  (REG32(ADR_MRX_CSR_NTF))                                  = (0x00000000)
#define DEF_DBG_Q0_FRM_SUCCESS()                           (REG32(ADR_DBG_Q0_FRM_SUCCESS))                           = (0x00000000)
#define DEF_DBG_Q0_FRM_FAIL()                              (REG32(ADR_DBG_Q0_FRM_FAIL))                              = (0x00000000)
#define DEF_DBG_Q0_ACK_SUCCESS()                           (REG32(ADR_DBG_Q0_ACK_SUCCESS))                           = (0x00000000)
#define DEF_DBG_Q0_ACK_FAIL()                              (REG32(ADR_DBG_Q0_ACK_FAIL))                              = (0x00000000)
#define DEF_DBG_Q1_FRM_SUCCESS()                           (REG32(ADR_DBG_Q1_FRM_SUCCESS))                           = (0x00000000)
#define DEF_DBG_Q1_FRM_FAIL()                              (REG32(ADR_DBG_Q1_FRM_FAIL))                              = (0x00000000)
#define DEF_DBG_Q1_ACK_SUCCESS()                           (REG32(ADR_DBG_Q1_ACK_SUCCESS))                           = (0x00000000)
#define DEF_DBG_Q1_ACK_FAIL()                              (REG32(ADR_DBG_Q1_ACK_FAIL))                              = (0x00000000)
#define DEF_DBG_Q2_FRM_SUCCESS()                           (REG32(ADR_DBG_Q2_FRM_SUCCESS))                           = (0x00000000)
#define DEF_DBG_Q2_FRM_FAIL()                              (REG32(ADR_DBG_Q2_FRM_FAIL))                              = (0x00000000)
#define DEF_DBG_Q2_ACK_SUCCESS()                           (REG32(ADR_DBG_Q2_ACK_SUCCESS))                           = (0x00000000)
#define DEF_DBG_Q2_ACK_FAIL()                              (REG32(ADR_DBG_Q2_ACK_FAIL))                              = (0x00000000)
#define DEF_DBG_Q3_FRM_SUCCESS()                           (REG32(ADR_DBG_Q3_FRM_SUCCESS))                           = (0x00000000)
#define DEF_DBG_Q3_FRM_FAIL()                              (REG32(ADR_DBG_Q3_FRM_FAIL))                              = (0x00000000)
#define DEF_DBG_Q3_ACK_SUCCESS()                           (REG32(ADR_DBG_Q3_ACK_SUCCESS))                           = (0x00000000)
#define DEF_DBG_Q3_ACK_FAIL()                              (REG32(ADR_DBG_Q3_ACK_FAIL))                              = (0x00000000)
#define DEF_MIB_SCRT_TKIP0()                               (REG32(ADR_MIB_SCRT_TKIP0))                               = (0x00000000)
#define DEF_MIB_SCRT_TKIP1()                               (REG32(ADR_MIB_SCRT_TKIP1))                               = (0x00000000)
#define DEF_MIB_SCRT_TKIP2()                               (REG32(ADR_MIB_SCRT_TKIP2))                               = (0x00000000)
#define DEF_MIB_SCRT_CCMP0()                               (REG32(ADR_MIB_SCRT_CCMP0))                               = (0x00000000)
#define DEF_MIB_SCRT_CCMP1()                               (REG32(ADR_MIB_SCRT_CCMP1))                               = (0x00000000)
#define DEF_DBG_LEN_CRC_FAIL()                             (REG32(ADR_DBG_LEN_CRC_FAIL))                             = (0x00000000)
#define DEF_DBG_LEN_ALC_FAIL()                             (REG32(ADR_DBG_LEN_ALC_FAIL))                             = (0x00000000)
#define DEF_DBG_AMPDU_PASS()                               (REG32(ADR_DBG_AMPDU_PASS))                               = (0x00000000)
#define DEF_DBG_AMPDU_FAIL()                               (REG32(ADR_DBG_AMPDU_FAIL))                               = (0x00000000)
#define DEF_ID_ALC_FAIL1()                                 (REG32(ADR_ID_ALC_FAIL1))                                 = (0x00000000)
#define DEF_ID_ALC_FAIL2()                                 (REG32(ADR_ID_ALC_FAIL2))                                 = (0x00000000)
#define DEF_MIB_G1_DBG_INT_EN()                            (REG32(ADR_MIB_G1_DBG_INT_EN))                            = (0x00000000)
#define DEF_MIB_G1_DBG_INT_STS()                           (REG32(ADR_MIB_G1_DBG_INT_STS))                           = (0x00000000)
#define DEF_MIB_G1_DBG_SEL()                               (REG32(ADR_MIB_G1_DBG_SEL))                               = (0x00000000)
#define DEF_MIB_G1_DBG_TGT_VAL()                           (REG32(ADR_MIB_G1_DBG_TGT_VAL))                           = (0x000ffffc)
#define DEF_MAC_DTIM_CTRL()                                (REG32(ADR_MAC_DTIM_CTRL))                                = (0x00000000)
#define DEF_CUR_TSF_TIMESTAMP_L()                          (REG32(ADR_CUR_TSF_TIMESTAMP_L))                          = (0x00000000)
#define DEF_CUR_TSF_TIMESTAMP_H()                          (REG32(ADR_CUR_TSF_TIMESTAMP_H))                          = (0x00000000)
#define DEF_TSF_OFFSET_TOLERANCE_MAX()                     (REG32(ADR_TSF_OFFSET_TOLERANCE_MAX))                     = (0x00000000)
#define DEF_TSF_OFFSET_TOLERANCE_MIN()                     (REG32(ADR_TSF_OFFSET_TOLERANCE_MIN))                     = (0x00000000)
#define DEF_SUCCESS_CNT()                                  (REG32(ADR_SUCCESS_CNT))                                  = (0x00000000)
#define DEF_FAIL_CNT()                                     (REG32(ADR_FAIL_CNT))                                     = (0x00000000)
#define DEF_FSM_STATUS()                                   (REG32(ADR_FSM_STATUS))                                   = (0x00000000)
#define DEF_LL_ENGINE_EN()                                 (REG32(ADR_LL_ENGINE_EN))                                 = (0x00000000)
#define DEF_LL_STATE_ROLE()                                (REG32(ADR_LL_STATE_ROLE))                                = (0x00000000)
#define DEF_LL_SET0()                                      (REG32(ADR_LL_SET0))                                      = (0x00000000)
#define DEF_LL_LONG_PDU_EN()                               (REG32(ADR_LL_LONG_PDU_EN))                               = (0x00000000)
#define DEF_LL_TX_ADDR_VALUE_0()                           (REG32(ADR_LL_TX_ADDR_VALUE_0))                           = (0x00000000)
#define DEF_LL_TX_ADDR_VALUE_1()                           (REG32(ADR_LL_TX_ADDR_VALUE_1))                           = (0x00000000)
#define DEF_LL_PHY_INFO0()                                 (REG32(ADR_LL_PHY_INFO0))                                 = (0x8e89bed6)
#define DEF_LL_PHY_INFO1()                                 (REG32(ADR_LL_PHY_INFO1))                                 = (0x00555555)
#define DEF_LL_PHY_INFO2()                                 (REG32(ADR_LL_PHY_INFO2))                                 = (0x00000000)
#define DEF_LL_TX_PHY_INFO()                               (REG32(ADR_LL_TX_PHY_INFO))                               = (0x00000080)
#define DEF_LL_RX_RSSI_INFO()                              (REG32(ADR_LL_RX_RSSI_INFO))                              = (0x00000000)
#define DEF_RF_PHY_EN()                                    (REG32(ADR_RF_PHY_EN))                                    = (0x00000000)
#define DEF_TXQ_PHY_EN()                                   (REG32(ADR_TXQ_PHY_EN))                                   = (0x00000000)
#define DEF_RF_PHY_AUTO_DISA_EN()                          (REG32(ADR_RF_PHY_AUTO_DISA_EN))                          = (0x00000000)
#define DEF_OTHER_MANUAL_SET()                             (REG32(ADR_OTHER_MANUAL_SET))                             = (0x00000000)
#define DEF_LL_PRESCALER_USTIMER()                         (REG32(ADR_LL_PRESCALER_USTIMER))                         = (0x00000020)
#define DEF_LL_DBG_INFO()                                  (REG32(ADR_LL_DBG_INFO))                                  = (0x00000000)
#define DEF_LL_AHB_SET()                                   (REG32(ADR_LL_AHB_SET))                                   = (0x00003210)
#define DEF_LL_CLK_CFG()                                   (REG32(ADR_LL_CLK_CFG))                                   = (0x00000001)
#define DEF_LL_DMA_INCR4_CFG()                             (REG32(ADR_LL_DMA_INCR4_CFG))                             = (0x00000000)
#define DEF_LL_SPARE_REG()                                 (REG32(ADR_LL_SPARE_REG))                                 = (0x00000000)
#define DEF_BLE_LL_SW_RST()                                (REG32(ADR_BLE_LL_SW_RST))                                = (0x00000000)
#define DEF_TX_RING_DUMY2_POLICY_0()                       (REG32(ADR_TX_RING_DUMY2_POLICY_0))                       = (0x00ffffe7)
#define DEF_TX_RING_DUMY2_POLICY_1()                       (REG32(ADR_TX_RING_DUMY2_POLICY_1))                       = (0x00000000)
#define DEF_TX_RING_DUMY2_POLICY_2()                       (REG32(ADR_TX_RING_DUMY2_POLICY_2))                       = (0x00000000)
#define DEF_AEM_DUMY2_POLICY_0()                           (REG32(ADR_AEM_DUMY2_POLICY_0))                           = (0x3f3f3f3f)
#define DEF_AEM_DUMY2_POLICY_1()                           (REG32(ADR_AEM_DUMY2_POLICY_1))                           = (0x00000000)
#define DEF_AEM_DUMY2_POLICY_2()                           (REG32(ADR_AEM_DUMY2_POLICY_2))                           = (0x00000000)
#define DEF_TX_EXT_BUF_DEBUG_0()                           (REG32(ADR_TX_EXT_BUF_DEBUG_0))                           = (0x00000000)
#define DEF_TX_EXT_BUF_DEBUG_1()                           (REG32(ADR_TX_EXT_BUF_DEBUG_1))                           = (0x00000000)
#define DEF_RX_EXT_BUF_DEBUG_0()                           (REG32(ADR_RX_EXT_BUF_DEBUG_0))                           = (0x00000000)
#define DEF_RX_EXT_BUF_DEBUG_1()                           (REG32(ADR_RX_EXT_BUF_DEBUG_1))                           = (0x00000000)
#define DEF_LL_RX_PDU_RAW_MODE()                           (REG32(ADR_LL_RX_PDU_RAW_MODE))                           = (0x00000000)
#define DEF_LL_DISASSEMBLE_SET0()                          (REG32(ADR_LL_DISASSEMBLE_SET0))                          = (0x00000001)
#define DEF_LL_DISASSEMBLE_POLICY0()                       (REG32(ADR_LL_DISASSEMBLE_POLICY0))                       = (0x00000000)
#define DEF_LL_DISASSEMBLE_POLICY1()                       (REG32(ADR_LL_DISASSEMBLE_POLICY1))                       = (0x00000000)
#define DEF_LL_RX_INTERPRET_SET0()                         (REG32(ADR_LL_RX_INTERPRET_SET0))                         = (0x0000000f)
#define DEF_LL_RX_PDU_COMPOSE()                            (REG32(ADR_LL_RX_PDU_COMPOSE))                            = (0x00000001)
#define DEF_LL_LOG_SET0()                                  (REG32(ADR_LL_LOG_SET0))                                  = (0x0000007f)
#define DEF_LL_HASH_SET_0()                                (REG32(ADR_LL_HASH_SET_0))                                = (0x00000000)
#define DEF_LL_HASH_KEY_MASK()                             (REG32(ADR_LL_HASH_KEY_MASK))                             = (0x00000000)
#define DEF_LL_HASH_KEY0()                                 (REG32(ADR_LL_HASH_KEY0))                                 = (0x00000000)
#define DEF_LL_HASH_KEY1()                                 (REG32(ADR_LL_HASH_KEY1))                                 = (0x00000000)
#define DEF_LL_HASH_KEY2()                                 (REG32(ADR_LL_HASH_KEY2))                                 = (0x00000000)
#define DEF_LL_HASH_KEY3()                                 (REG32(ADR_LL_HASH_KEY3))                                 = (0x00000000)
#define DEF_LL_HASH_KEY4()                                 (REG32(ADR_LL_HASH_KEY4))                                 = (0x00000000)
#define DEF_LL_HASH_KEY5()                                 (REG32(ADR_LL_HASH_KEY5))                                 = (0x00000000)
#define DEF_LL_HASH_KEY6()                                 (REG32(ADR_LL_HASH_KEY6))                                 = (0x00000000)
#define DEF_LL_HASH_KEY7()                                 (REG32(ADR_LL_HASH_KEY7))                                 = (0x00000000)
#define DEF_ACCUM_TX_NO_ACK_CNT()                          (REG32(ADR_ACCUM_TX_NO_ACK_CNT))                          = (0x00000011)
#define DEF_AEM_TX_NO_ACK_CON()                            (REG32(ADR_AEM_TX_NO_ACK_CON))                            = (0x00020002)
#define DEF_ACCUM_RX_CRC_ERROR_CNT()                       (REG32(ADR_ACCUM_RX_CRC_ERROR_CNT))                       = (0x00000011)
#define DEF_AEM_RX_CRC_ERR_CON()                           (REG32(ADR_AEM_RX_CRC_ERR_CON))                           = (0x00020002)
#define DEF_RX_PDU_VALID_POLICY_0()                        (REG32(ADR_RX_PDU_VALID_POLICY_0))                        = (0x3f3f3f19)
#define DEF_RX_PDU_VALID_POLICY_1()                        (REG32(ADR_RX_PDU_VALID_POLICY_1))                        = (0x00000000)
#define DEF_RX_PDU_VALID_POLICY_2()                        (REG32(ADR_RX_PDU_VALID_POLICY_2))                        = (0x00000002)
#define DEF_XPDU_IRQ_POLICY_0()                            (REG32(ADR_XPDU_IRQ_POLICY_0))                            = (0x3f3f3f17)
#define DEF_XPDU_IRQ_POLICY_1()                            (REG32(ADR_XPDU_IRQ_POLICY_1))                            = (0x00000000)
#define DEF_XPDU_IRQ_POLICY_2()                            (REG32(ADR_XPDU_IRQ_POLICY_2))                            = (0x00000002)
#define DEF_DUMY_POLICY_0()                                (REG32(ADR_DUMY_POLICY_0))                                = (0x3f3f3f27)
#define DEF_DUMY_IRQ_POLICY_1()                            (REG32(ADR_DUMY_IRQ_POLICY_1))                            = (0x00000000)
#define DEF_DUMY_IRQ_POLICY_2()                            (REG32(ADR_DUMY_IRQ_POLICY_2))                            = (0x00000000)
#define DEF_NEW_DATA_INFO()                                (REG32(ADR_NEW_DATA_INFO))                                = (0x00000000)
#define DEF_TX_ADDR_FILT_DECISION_INFO()                   (REG32(ADR_TX_ADDR_FILT_DECISION_INFO))                   = (0x00000000)
#define DEF_RX_ADDR_FILT_DECISION_INFO()                   (REG32(ADR_RX_ADDR_FILT_DECISION_INFO))                   = (0x00000000)
#define DEF_AS_ACK_ADV_INFO()                              (REG32(ADR_AS_ACK_ADV_INFO))                              = (0x00000000)
#define DEF_AS_ACK_DATA_INFO()                             (REG32(ADR_AS_ACK_DATA_INFO))                             = (0x00000000)
#define DEF_NON_NULL_INFO()                                (REG32(ADR_NON_NULL_INFO))                                = (0x00000000)
#define DEF_TX_ADDR_FILTER_HIT_INFO()                      (REG32(ADR_TX_ADDR_FILTER_HIT_INFO))                      = (0x00000000)
#define DEF_RX_ADDR_FILTER_HIT_INFO()                      (REG32(ADR_RX_ADDR_FILTER_HIT_INFO))                      = (0x00000000)
#define DEF_TX_ADDR_FILTER_RESULT_INFO()                   (REG32(ADR_TX_ADDR_FILTER_RESULT_INFO))                   = (0x00000000)
#define DEF_ADDR_TYPE_PEER_INFO_1()                        (REG32(ADR_ADDR_TYPE_PEER_INFO_1))                        = (0x00000000)
#define DEF_ADDR_TYPE_PEER_INFO_2_0()                      (REG32(ADR_ADDR_TYPE_PEER_INFO_2_0))                      = (0x00000000)
#define DEF_ADDR_TYPE_PEER_INFO_2_1()                      (REG32(ADR_ADDR_TYPE_PEER_INFO_2_1))                      = (0x00000000)
#define DEF_ADDR_TYPE_PEER_INFO_3_0()                      (REG32(ADR_ADDR_TYPE_PEER_INFO_3_0))                      = (0x00000000)
#define DEF_ADDR_TYPE_PEER_INFO_3_1()                      (REG32(ADR_ADDR_TYPE_PEER_INFO_3_1))                      = (0x00000000)
#define DEF_DISASSEBLER_POLICY_SRC_SRC_0()                 (REG32(ADR_DISASSEBLER_POLICY_SRC_SRC_0))                 = (0x00000000)
#define DEF_DISASSEBLER_POLICY_SRC_SRC_1()                 (REG32(ADR_DISASSEBLER_POLICY_SRC_SRC_1))                 = (0x00000000)
#define DEF_RX_CRC_STATUS_0()                              (REG32(ADR_RX_CRC_STATUS_0))                              = (0x00000000)
#define DEF_RX_CRC_STATUS_1()                              (REG32(ADR_RX_CRC_STATUS_1))                              = (0x00000000)
#define DEF_RX_PWR_STATUS()                                (REG32(ADR_RX_PWR_STATUS))                                = (0x00000000)
#define DEF_RX_BUF_MANUAL_MODE()                           (REG32(ADR_RX_BUF_MANUAL_MODE))                           = (0x00000000)
#define DEF_RX_INFO()                                      (REG32(ADR_RX_INFO))                                      = (0x00000000)
#define DEF_ACCUM_INFO()                                   (REG32(ADR_ACCUM_INFO))                                   = (0x00000000)
#define DEF_RX_LONG_PDU_EXCEED()                           (REG32(ADR_RX_LONG_PDU_EXCEED))                           = (0x00000000)
#define DEF_CSR_RX_RING_CTRL_0()                           (REG32(ADR_CSR_RX_RING_CTRL_0))                           = (0x00000000)
#define DEF_CSR_RX_RING_CTRL_1()                           (REG32(ADR_CSR_RX_RING_CTRL_1))                           = (0x00000000)
#define DEF_CSR_RX_RING_CTRL_2()                           (REG32(ADR_CSR_RX_RING_CTRL_2))                           = (0x00000000)
#define DEF_CSR_RX_RING_CTRL_3()                           (REG32(ADR_CSR_RX_RING_CTRL_3))                           = (0x0000000f)
#define DEF_RX_RING_LONG_PDU_BUF_ADDR()                    (REG32(ADR_RX_RING_LONG_PDU_BUF_ADDR))                    = (0x00000000)
#define DEF_RX_RING_LONG_PDU_MAX_LEN()                     (REG32(ADR_RX_RING_LONG_PDU_MAX_LEN))                     = (0x000000ff)
#define DEF_CSR_RX_RING_CTRL_4()                           (REG32(ADR_CSR_RX_RING_CTRL_4))                           = (0xca002a00)
#define DEF_CSR_RX_RING_TXQ_DMA()                          (REG32(ADR_CSR_RX_RING_TXQ_DMA))                          = (0x00000096)
#define DEF_CSR_RX_RING_INT()                              (REG32(ADR_CSR_RX_RING_INT))                              = (0x00000000)
#define DEF_INT_RX_RING()                                  (REG32(ADR_INT_RX_RING))                                  = (0x00000000)
#define DEF_DBG_RX_RING_CNT()                              (REG32(ADR_DBG_RX_RING_CNT))                              = (0x00000000)
#define DEF_DBG_RX_RING_WR_ADDR()                          (REG32(ADR_DBG_RX_RING_WR_ADDR))                          = (0x00000000)
#define DEF_CSR_TX_WHITELIST_ADDR0_0()                     (REG32(ADR_CSR_TX_WHITELIST_ADDR0_0))                     = (0x00000000)
#define DEF_CSR_TX_WHITELIST_ADDR0_1()                     (REG32(ADR_CSR_TX_WHITELIST_ADDR0_1))                     = (0x00000000)
#define DEF_CSR_TX_WHITELIST_ADDR1_0()                     (REG32(ADR_CSR_TX_WHITELIST_ADDR1_0))                     = (0x00000000)
#define DEF_CSR_TX_WHITELIST_ADDR1_1()                     (REG32(ADR_CSR_TX_WHITELIST_ADDR1_1))                     = (0x00000000)
#define DEF_CSR_TX_WHITELIST_ADDR2_0()                     (REG32(ADR_CSR_TX_WHITELIST_ADDR2_0))                     = (0x00000000)
#define DEF_CSR_TX_WHITELIST_ADDR2_1()                     (REG32(ADR_CSR_TX_WHITELIST_ADDR2_1))                     = (0x00000000)
#define DEF_CSR_TX_WHITELIST_ADDR3_0()                     (REG32(ADR_CSR_TX_WHITELIST_ADDR3_0))                     = (0x00000000)
#define DEF_CSR_TX_WHITELIST_ADDR3_1()                     (REG32(ADR_CSR_TX_WHITELIST_ADDR3_1))                     = (0x00000000)
#define DEF_CSR_TX_WHITELIST_ADDR4_0()                     (REG32(ADR_CSR_TX_WHITELIST_ADDR4_0))                     = (0x00000000)
#define DEF_CSR_TX_WHITELIST_ADDR4_1()                     (REG32(ADR_CSR_TX_WHITELIST_ADDR4_1))                     = (0x00000000)
#define DEF_CSR_TX_WHITELIST_ADDR5_0()                     (REG32(ADR_CSR_TX_WHITELIST_ADDR5_0))                     = (0x00000000)
#define DEF_CSR_TX_WHITELIST_ADDR5_1()                     (REG32(ADR_CSR_TX_WHITELIST_ADDR5_1))                     = (0x00000000)
#define DEF_CSR_TX_WHITELIST_ADDR6_0()                     (REG32(ADR_CSR_TX_WHITELIST_ADDR6_0))                     = (0x00000000)
#define DEF_CSR_TX_WHITELIST_ADDR6_1()                     (REG32(ADR_CSR_TX_WHITELIST_ADDR6_1))                     = (0x00000000)
#define DEF_CSR_TX_WHITELIST_ADDR7_0()                     (REG32(ADR_CSR_TX_WHITELIST_ADDR7_0))                     = (0x00000000)
#define DEF_CSR_TX_WHITELIST_ADDR7_1()                     (REG32(ADR_CSR_TX_WHITELIST_ADDR7_1))                     = (0x00000000)
#define DEF_CSR_TX_WHITELIST_BASE0()                       (REG32(ADR_CSR_TX_WHITELIST_BASE0))                       = (0x00000000)
#define DEF_CSR_TX_WHITELIST_BASE1()                       (REG32(ADR_CSR_TX_WHITELIST_BASE1))                       = (0x00000000)
#define DEF_LL_TX_PDU_RAW_MODE()                           (REG32(ADR_LL_TX_PDU_RAW_MODE))                           = (0x00000000)
#define DEF_LL_TX_TBL_SET0()                               (REG32(ADR_LL_TX_TBL_SET0))                               = (0x00000000)
#define DEF_LL_TX_TBL_VALUE0()                             (REG32(ADR_LL_TX_TBL_VALUE0))                             = (0x00000000)
#define DEF_LL_TX_TBL_VALUE1()                             (REG32(ADR_LL_TX_TBL_VALUE1))                             = (0x00000000)
#define DEF_LL_ADV_HDR_BUILD_SET0()                        (REG32(ADR_LL_ADV_HDR_BUILD_SET0))                        = (0x00000007)
#define DEF_LL_PAYLOAD_BUILD_SET0()                        (REG32(ADR_LL_PAYLOAD_BUILD_SET0))                        = (0x00000003)
#define DEF_LL_DAT_HDR_BUILD_SET()                         (REG32(ADR_LL_DAT_HDR_BUILD_SET))                         = (0x00010000)
#define DEF_TX_PDU_REQ_SET()                               (REG32(ADR_TX_PDU_REQ_SET))                               = (0x00000000)
#define DEF_TX_ADV_HDR_BUILD_INFO()                        (REG32(ADR_TX_ADV_HDR_BUILD_INFO))                        = (0x00000000)
#define DEF_TX_ADV_PLOAD_TX_ADR_BUILD_INFO()               (REG32(ADR_TX_ADV_PLOAD_TX_ADR_BUILD_INFO))               = (0x00000000)
#define DEF_TX_ADV_PLOAD_RX_ADR_BUILD_INFO()               (REG32(ADR_TX_ADV_PLOAD_RX_ADR_BUILD_INFO))               = (0x00000000)
#define DEF_TX_ADV_PLOAD_RX_ADR_SRC_INFO()                 (REG32(ADR_TX_ADV_PLOAD_RX_ADR_SRC_INFO))                 = (0x00000000)
#define DEF_DATA_SN_OWN_INFO()                             (REG32(ADR_DATA_SN_OWN_INFO))                             = (0x00000000)
#define DEF_DATA_MD_INFO()                                 (REG32(ADR_DATA_MD_INFO))                                 = (0x00000000)
#define DEF_TX_DUMY_POLICY_0()                             (REG32(ADR_TX_DUMY_POLICY_0))                             = (0x3f3f3f3f)
#define DEF_TX_DUMY_POLICY_1()                             (REG32(ADR_TX_DUMY_POLICY_1))                             = (0x00000000)
#define DEF_TX_DUMY_POLICY_2()                             (REG32(ADR_TX_DUMY_POLICY_2))                             = (0x00000000)
#define DEF_PDU_ASSEMBLE_IRQ_POLICY_0()                    (REG32(ADR_PDU_ASSEMBLE_IRQ_POLICY_0))                    = (0x3f3f3f3f)
#define DEF_PDU_ASSEMBLE_IRQ_POLICY_1()                    (REG32(ADR_PDU_ASSEMBLE_IRQ_POLICY_1))                    = (0x00000000)
#define DEF_PDU_ASSEMBLE_IRQ_POLICY_2()                    (REG32(ADR_PDU_ASSEMBLE_IRQ_POLICY_2))                    = (0x00000002)
#define DEF_ASSEBLER_POLICY_SRC_BUS_0()                    (REG32(ADR_ASSEBLER_POLICY_SRC_BUS_0))                    = (0x00000000)
#define DEF_ASSEBLER_POLICY_SRC_BUS_1()                    (REG32(ADR_ASSEBLER_POLICY_SRC_BUS_1))                    = (0x00000000)
#define DEF_LL_TX_TBL_INFO()                               (REG32(ADR_LL_TX_TBL_INFO))                               = (0x00000000)
#define DEF_CSR_TX_RING_CTRL_0()                           (REG32(ADR_CSR_TX_RING_CTRL_0))                           = (0x00000000)
#define DEF_CSR_TX_RING_CTRL_1()                           (REG32(ADR_CSR_TX_RING_CTRL_1))                           = (0x00000000)
#define DEF_CSR_TX_RING_CTRL_2()                           (REG32(ADR_CSR_TX_RING_CTRL_2))                           = (0x00000000)
#define DEF_CSR_TX_RING_CTRL_3()                           (REG32(ADR_CSR_TX_RING_CTRL_3))                           = (0x0000000f)
#define DEF_TX_RING_LONG_PDU_BUF_ADDR()                    (REG32(ADR_TX_RING_LONG_PDU_BUF_ADDR))                    = (0x00000000)
#define DEF_CSR_TX_RING_CTRL_5()                           (REG32(ADR_CSR_TX_RING_CTRL_5))                           = (0x00000000)
#define DEF_TX_DATA_SN_OWN_POLICY_0()                      (REG32(ADR_TX_DATA_SN_OWN_POLICY_0))                      = (0x3f130119)
#define DEF_TX_DATA_SN_OWN_POLICY_1()                      (REG32(ADR_TX_DATA_SN_OWN_POLICY_1))                      = (0x00000000)
#define DEF_TX_DATA_SN_OWN_POLICY_2()                      (REG32(ADR_TX_DATA_SN_OWN_POLICY_2))                      = (0x2727d8d8)
#define DEF_TX_DATA_MD_OWN_POLICY_0()                      (REG32(ADR_TX_DATA_MD_OWN_POLICY_0))                      = (0x3f190f00)
#define DEF_TX_DATA_MD_OWN_POLICY_1()                      (REG32(ADR_TX_DATA_MD_OWN_POLICY_1))                      = (0x00000000)
#define DEF_TX_DATA_MD_OWN_POLICY_2()                      (REG32(ADR_TX_DATA_MD_OWN_POLICY_2))                      = (0x07070000)
#define DEF_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_0()          (REG32(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_0))          = (0x3f1b1901)
#define DEF_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_1()          (REG32(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_1))          = (0x00000000)
#define DEF_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_2()          (REG32(ADR_TX_RING_RD_VPTR_INC_NOTIFY_POLICY_2))          = (0x00002020)
#define DEF_DMA_SRC_NULL_POLICY_0()                        (REG32(ADR_DMA_SRC_NULL_POLICY_0))                        = (0x3f3f0010)
#define DEF_DMA_SRC_NULL_POLICY_1()                        (REG32(ADR_DMA_SRC_NULL_POLICY_1))                        = (0x00000000)
#define DEF_DMA_SRC_NULL_POLICY_2()                        (REG32(ADR_DMA_SRC_NULL_POLICY_2))                        = (0xffff8888)
#define DEF_TX_RING_DUMY_POLICY_0()                        (REG32(ADR_TX_RING_DUMY_POLICY_0))                        = (0x00ffffe7)
#define DEF_TX_RING_DUMY_POLICY_1()                        (REG32(ADR_TX_RING_DUMY_POLICY_1))                        = (0x00000000)
#define DEF_TX_RING_DUMY_POLICY_2()                        (REG32(ADR_TX_RING_DUMY_POLICY_2))                        = (0x00000000)
#define DEF_PDU_LOAD_POLICY_0()                            (REG32(ADR_PDU_LOAD_POLICY_0))                            = (0x3f011d1c)
#define DEF_PDU_LOAD_POLICY_1()                            (REG32(ADR_PDU_LOAD_POLICY_1))                            = (0x00000000)
#define DEF_PDU_LOAD_POLICY_2()                            (REG32(ADR_PDU_LOAD_POLICY_2))                            = (0x0f0f4444)
#define DEF_NULL_LOAD_POLICY_0()                           (REG32(ADR_NULL_LOAD_POLICY_0))                           = (0x3f011d1c)
#define DEF_NULL_LOAD_POLICY_1()                           (REG32(ADR_NULL_LOAD_POLICY_1))                           = (0x00000000)
#define DEF_NULL_LOAD_POLICY_2()                           (REG32(ADR_NULL_LOAD_POLICY_2))                           = (0x0f0f8888)
#define DEF_TX_RING_POLICY_SRC_BUS_0()                     (REG32(ADR_TX_RING_POLICY_SRC_BUS_0))                     = (0x00000000)
#define DEF_TX_RING_POLICY_SRC_BUS_1()                     (REG32(ADR_TX_RING_POLICY_SRC_BUS_1))                     = (0x00000000)
#define DEF_CSR_TX_RING_TXQ_DMA_3()                        (REG32(ADR_CSR_TX_RING_TXQ_DMA_3))                        = (0x00000033)
#define DEF_CSR_TX_RING_CTRL_4()                           (REG32(ADR_CSR_TX_RING_CTRL_4))                           = (0xca002b00)
#define DEF_CSR_TX_RING_TXQ_DMA()                          (REG32(ADR_CSR_TX_RING_TXQ_DMA))                          = (0x00000096)
#define DEF_INT_TX_RING()                                  (REG32(ADR_INT_TX_RING))                                  = (0x00000000)
#define DEF_DBG_TX_ENTRY_CNT()                             (REG32(ADR_DBG_TX_ENTRY_CNT))                             = (0x00000000)
#define DEF_DBG_TX_RING_RD_ADDR()                          (REG32(ADR_DBG_TX_RING_RD_ADDR))                          = (0x00000000)
#define DEF_DBG_TX_CNT()                                   (REG32(ADR_DBG_TX_CNT))                                   = (0x00000000)
#define DEF_TX_RING_ENTRY_OFFSET()                         (REG32(ADR_TX_RING_ENTRY_OFFSET))                         = (0x00000000)
#define DEF_CSR_TX_RING_INT()                              (REG32(ADR_CSR_TX_RING_INT))                              = (0x00000000)
#define DEF_ACM_TX_TBL_SET0()                              (REG32(ADR_ACM_TX_TBL_SET0))                              = (0x00000000)
#define DEF_ACM_TX_TBL_VALUE0()                            (REG32(ADR_ACM_TX_TBL_VALUE0))                            = (0x00000000)
#define DEF_ACM_TX_TBL_VALUE1()                            (REG32(ADR_ACM_TX_TBL_VALUE1))                            = (0x00000000)
#define DEF_ACM_TX_TBL_VALUE2()                            (REG32(ADR_ACM_TX_TBL_VALUE2))                            = (0x00000000)
#define DEF_ACM_TX_TBL_VALUE3()                            (REG32(ADR_ACM_TX_TBL_VALUE3))                            = (0x00000000)
#define DEF_AS_ACK_ADV_HDR_EXP_AND_INFO()                  (REG32(ADR_AS_ACK_ADV_HDR_EXP_AND_INFO))                  = (0x00000000)
#define DEF_AS_ACK_DATA_NESN_PEER_INFO()                   (REG32(ADR_AS_ACK_DATA_NESN_PEER_INFO))                   = (0x00000000)
#define DEF_DATA_NESN_OWN_INFO()                           (REG32(ADR_DATA_NESN_OWN_INFO))                           = (0x00000000)
#define DEF_ACM_DATA_MD_POLICY_0()                         (REG32(ADR_ACM_DATA_MD_POLICY_0))                         = (0x3f3f1d0a)
#define DEF_ACM_DATA_MD_POLICY_1()                         (REG32(ADR_ACM_DATA_MD_POLICY_1))                         = (0x00000000)
#define DEF_ACM_DATA_MD_POLICY_2()                         (REG32(ADR_ACM_DATA_MD_POLICY_2))                         = (0xbbbbbbbb)
#define DEF_ACM_DUMY_POLICY_0()                            (REG32(ADR_ACM_DUMY_POLICY_0))                            = (0x3f3f3f16)
#define DEF_ACM_DUMY_POLICY_1()                            (REG32(ADR_ACM_DUMY_POLICY_1))                            = (0x00000000)
#define DEF_ACM_DUMY_POLICY_2()                            (REG32(ADR_ACM_DUMY_POLICY_2))                            = (0x00000000)
#define DEF_ACM_POLICY_SRC_BUS_0()                         (REG32(ADR_ACM_POLICY_SRC_BUS_0))                         = (0x00000000)
#define DEF_ACM_POLICY_SRC_BUS_1()                         (REG32(ADR_ACM_POLICY_SRC_BUS_1))                         = (0x00000000)
#define DEF_ACM_TX_TBL_INFO()                              (REG32(ADR_ACM_TX_TBL_INFO))                              = (0x00000000)
#define DEF_AEM_ACCUMULATOR_0()                            (REG32(ADR_AEM_ACCUMULATOR_0))                            = (0x010900ff)
#define DEF_AEM_SIG_ANCHOR_TX()                            (REG32(ADR_AEM_SIG_ANCHOR_TX))                            = (0x00000000)
#define DEF_AEM_ACCUMULATOR_1()                            (REG32(ADR_AEM_ACCUMULATOR_1))                            = (0x010a00ff)
#define DEF_AEM_SYNC_POLICY_0()                            (REG32(ADR_AEM_SYNC_POLICY_0))                            = (0x3f3f2022)
#define DEF_AEM_SYNC_POLICY_1()                            (REG32(ADR_AEM_SYNC_POLICY_1))                            = (0x00000000)
#define DEF_AEM_SYNC_POLICY_2()                            (REG32(ADR_AEM_SYNC_POLICY_2))                            = (0xffffeeee)
#define DEF_RF_LONG_CALI_POLICY_0()                        (REG32(ADR_RF_LONG_CALI_POLICY_0))                        = (0x3f1d1918)
#define DEF_RF_LONG_CALI_POLICY_1()                        (REG32(ADR_RF_LONG_CALI_POLICY_1))                        = (0x00000000)
#define DEF_RF_LONG_CALI_POLICY_2()                        (REG32(ADR_RF_LONG_CALI_POLICY_2))                        = (0x11110000)
#define DEF_RX_TIMEOUT_POLICY_0()                          (REG32(ADR_RX_TIMEOUT_POLICY_0))                          = (0x3f0b082a)
#define DEF_RX_TIMEOUT_POLICY_1()                          (REG32(ADR_RX_TIMEOUT_POLICY_1))                          = (0x00000000)
#define DEF_RX_TIMEOUT_POLICY_2()                          (REG32(ADR_RX_TIMEOUT_POLICY_2))                          = (0xffffa8a8)
#define DEF_AIR_EVNT_IP_POLICY_0()                         (REG32(ADR_AIR_EVNT_IP_POLICY_0))                         = (0x3f1c2d04)
#define DEF_AIR_EVNT_IP_POLICY_1()                         (REG32(ADR_AIR_EVNT_IP_POLICY_1))                         = (0x00000000)
#define DEF_AIR_EVNT_IP_POLICY_2()                         (REG32(ADR_AIR_EVNT_IP_POLICY_2))                         = (0x0303aaaa)
#define DEF_HARD_END_POLICY_0()                            (REG32(ADR_HARD_END_POLICY_0))                            = (0x3f1b1f2c)
#define DEF_HARD_END_POLICY_1()                            (REG32(ADR_HARD_END_POLICY_1))                            = (0x00000000)
#define DEF_HARD_END_POLICY_2()                            (REG32(ADR_HARD_END_POLICY_2))                            = (0xfffffefe)
#define DEF_DATA_SOFT_END_POLICY_0()                       (REG32(ADR_DATA_SOFT_END_POLICY_0))                       = (0x3f3f3913)
#define DEF_DATA_SOFT_END_POLICY_1()                       (REG32(ADR_DATA_SOFT_END_POLICY_1))                       = (0x00000000)
#define DEF_DATA_SOFT_END_POLICY_2()                       (REG32(ADR_DATA_SOFT_END_POLICY_2))                       = (0x77774444)
#define DEF_TX_REQ_POLICY_0()                              (REG32(ADR_TX_REQ_POLICY_0))                              = (0x2d1c211d)
#define DEF_TX_REQ_POLICY_1()                              (REG32(ADR_TX_REQ_POLICY_1))                              = (0x00000000)
#define DEF_TX_REQ_POLICY_2()                              (REG32(ADR_TX_REQ_POLICY_2))                              = (0x0003000a)
#define DEF_RX_REQ_POLICY_0()                              (REG32(ADR_RX_REQ_POLICY_0))                              = (0x2d1c231e)
#define DEF_RX_REQ_POLICY_1()                              (REG32(ADR_RX_REQ_POLICY_1))                              = (0x00000000)
#define DEF_RX_REQ_POLICY_2()                              (REG32(ADR_RX_REQ_POLICY_2))                              = (0x0003000a)
#define DEF_AEM_IRQ0_POLICY_0()                            (REG32(ADR_AEM_IRQ0_POLICY_0))                            = (0x3f3f3f2e)
#define DEF_AEM_IRQ0_POLICY_1()                            (REG32(ADR_AEM_IRQ0_POLICY_1))                            = (0x00000000)
#define DEF_AEM_IRQ0_POLICY_2()                            (REG32(ADR_AEM_IRQ0_POLICY_2))                            = (0x00000000)
#define DEF_AEM_IRQ1_POLICY_0()                            (REG32(ADR_AEM_IRQ1_POLICY_0))                            = (0x3f3f3f3f)
#define DEF_AEM_IRQ1_POLICY_1()                            (REG32(ADR_AEM_IRQ1_POLICY_1))                            = (0x00000000)
#define DEF_AEM_IRQ1_POLICY_2()                            (REG32(ADR_AEM_IRQ1_POLICY_2))                            = (0x00000000)
#define DEF_AEM_DUMY0_POLICY_0()                           (REG32(ADR_AEM_DUMY0_POLICY_0))                           = (0x3f3f3f3f)
#define DEF_AEM_DUMY0_POLICY_1()                           (REG32(ADR_AEM_DUMY0_POLICY_1))                           = (0x00000000)
#define DEF_AEM_DUMY0_POLICY_2()                           (REG32(ADR_AEM_DUMY0_POLICY_2))                           = (0x00000000)
#define DEF_AEM_DUMY1_POLICY_0()                           (REG32(ADR_AEM_DUMY1_POLICY_0))                           = (0x3f3f3f3f)
#define DEF_AEM_DUMY1_POLICY_1()                           (REG32(ADR_AEM_DUMY1_POLICY_1))                           = (0x00000000)
#define DEF_AEM_DUMY1_POLICY_2()                           (REG32(ADR_AEM_DUMY1_POLICY_2))                           = (0x00000000)
#define DEF_AEM_POLICY_SRC_BUS_0()                         (REG32(ADR_AEM_POLICY_SRC_BUS_0))                         = (0x00000000)
#define DEF_AEM_POLICY_SRC_BUS_1()                         (REG32(ADR_AEM_POLICY_SRC_BUS_1))                         = (0x00000000)
#define DEF_AEM_ACCUM_INFO()                               (REG32(ADR_AEM_ACCUM_INFO))                               = (0x00000000)
#define DEF_AEM_HALF_DUPLEX_INFO()                         (REG32(ADR_AEM_HALF_DUPLEX_INFO))                         = (0x00000000)
#define DEF_AIRPRO_TICKMAP_0()                             (REG32(ADR_AIRPRO_TICKMAP_0))                             = (0x01250154)
#define DEF_AIRPRO_TICKMAP_1()                             (REG32(ADR_AIRPRO_TICKMAP_1))                             = (0x00000009)
#define DEF_AIRPRO_POLICY_GPI()                            (REG32(ADR_AIRPRO_POLICY_GPI))                            = (0x00000000)
#define DEF_AIRPRO_FOLLOWER_0_CONTROL()                    (REG32(ADR_AIRPRO_FOLLOWER_0_CONTROL))                    = (0x000305dc)
#define DEF_AIRPRO_FOLLOWER_1_CONTROL()                    (REG32(ADR_AIRPRO_FOLLOWER_1_CONTROL))                    = (0x000205dc)
#define DEF_AIRPRO_ALARM0_EN()                             (REG32(ADR_AIRPRO_ALARM0_EN))                             = (0x00000000)
#define DEF_AIRPRO_ALARM0_TIME()                           (REG32(ADR_AIRPRO_ALARM0_TIME))                           = (0x00000000)
#define DEF_AIRPRO_ALARM0_OFFSET_EARLY()                   (REG32(ADR_AIRPRO_ALARM0_OFFSET_EARLY))                   = (0x00000ec0)
#define DEF_AIRPRO_ALARM0_OFFSET_LATE()                    (REG32(ADR_AIRPRO_ALARM0_OFFSET_LATE))                    = (0x000001f4)
#define DEF_AIRPRO_ALARM0_NOTIFY0_OFFSET()                 (REG32(ADR_AIRPRO_ALARM0_NOTIFY0_OFFSET))                 = (0x00000ed4)
#define DEF_AIRPRO_ALARM0_NOTIFY1_OFFSET()                 (REG32(ADR_AIRPRO_ALARM0_NOTIFY1_OFFSET))                 = (0x00000f10)
#define DEF_AIRPRO_ALARM0_NOTIFY2_OFFSET()                 (REG32(ADR_AIRPRO_ALARM0_NOTIFY2_OFFSET))                 = (0x00000f9c)
#define DEF_AIRPRO_ALARM0_NOTIFY3_OFFSET()                 (REG32(ADR_AIRPRO_ALARM0_NOTIFY3_OFFSET))                 = (0x0000015e)
#define DEF_AIRPRO_ALARM0_NOTIFY4_OFFSET()                 (REG32(ADR_AIRPRO_ALARM0_NOTIFY4_OFFSET))                 = (0x000001c2)
#define DEF_AIRPRO_ALARM0_IRQ_MASK()                       (REG32(ADR_AIRPRO_ALARM0_IRQ_MASK))                       = (0x00000000)
#define DEF_AIRPRO_ALARM0_IRQ_CLEAR()                      (REG32(ADR_AIRPRO_ALARM0_IRQ_CLEAR))                      = (0x00000000)
#define DEF_AIRPRO_ALARM_0_IRQ_REASON()                    (REG32(ADR_AIRPRO_ALARM_0_IRQ_REASON))                    = (0x00000000)
#define DEF_AIRPRO_ALARM1_EN()                             (REG32(ADR_AIRPRO_ALARM1_EN))                             = (0x00000000)
#define DEF_AIRPRO_ALARM1_TIME()                           (REG32(ADR_AIRPRO_ALARM1_TIME))                           = (0x00000000)
#define DEF_AIRPRO_ALARM1_OFFSET_EARLY()                   (REG32(ADR_AIRPRO_ALARM1_OFFSET_EARLY))                   = (0x00000ec0)
#define DEF_AIRPRO_ALARM1_OFFSET_LATE()                    (REG32(ADR_AIRPRO_ALARM1_OFFSET_LATE))                    = (0x000001f4)
#define DEF_AIRPRO_ALARM1_NOTIFY0_OFFSET()                 (REG32(ADR_AIRPRO_ALARM1_NOTIFY0_OFFSET))                 = (0x00000ed4)
#define DEF_AIRPRO_ALARM1_NOTIFY1_OFFSET()                 (REG32(ADR_AIRPRO_ALARM1_NOTIFY1_OFFSET))                 = (0x00000f10)
#define DEF_AIRPRO_ALARM1_NOTIFY2_OFFSET()                 (REG32(ADR_AIRPRO_ALARM1_NOTIFY2_OFFSET))                 = (0x00000f9c)
#define DEF_AIRPRO_ALARM1_NOTIFY3_OFFSET()                 (REG32(ADR_AIRPRO_ALARM1_NOTIFY3_OFFSET))                 = (0x0000015e)
#define DEF_AIRPRO_ALARM1_NOTIFY4_OFFSET()                 (REG32(ADR_AIRPRO_ALARM1_NOTIFY4_OFFSET))                 = (0x000001c2)
#define DEF_AIRPRO_ALARM1_IRQ_MASK()                       (REG32(ADR_AIRPRO_ALARM1_IRQ_MASK))                       = (0x00000000)
#define DEF_AIRPRO_ALARM1_IRQ_CLEAR()                      (REG32(ADR_AIRPRO_ALARM1_IRQ_CLEAR))                      = (0x00000000)
#define DEF_AIRPRO_ALARM_1_IRQ_REASON()                    (REG32(ADR_AIRPRO_ALARM_1_IRQ_REASON))                    = (0x00000000)
#define DEF_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_SIGNAL()     (REG32(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_SIGNAL))     = (0x3f090b2d)
#define DEF_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_W1C_W1S()    (REG32(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_W1C_W1S))    = (0x00000000)
#define DEF_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_POLICY()     (REG32(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_POLICY))     = (0xfcfcaaaa)
#define DEF_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_SIGNAL()     (REG32(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_SIGNAL))     = (0x3f0a0b30)
#define DEF_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_W1C_W1S()    (REG32(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_W1C_W1S))    = (0x00000000)
#define DEF_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_POLICY()     (REG32(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_POLICY))     = (0xfcfcaaaa)
#define DEF_AIRPRO_POLICY_FOLLOWER0_EN_SIGNAL()            (REG32(ADR_AIRPRO_POLICY_FOLLOWER0_EN_SIGNAL))            = (0x3f300a2d)
#define DEF_AIRPRO_POLICY_FOLLOWER0_EN_W1C_W1S()           (REG32(ADR_AIRPRO_POLICY_FOLLOWER0_EN_W1C_W1S))           = (0x00000000)
#define DEF_AIRPRO_POLICY_FOLLOWER0_EN_POLICY()            (REG32(ADR_AIRPRO_POLICY_FOLLOWER0_EN_POLICY))            = (0x0f0f8888)
#define DEF_AIRPRO_POLICY_FOLLOWER1_EN_SIGNAL()            (REG32(ADR_AIRPRO_POLICY_FOLLOWER1_EN_SIGNAL))            = (0x3f2d0930)
#define DEF_AIRPRO_POLICY_FOLLOWER1_EN_W1C_W1S()           (REG32(ADR_AIRPRO_POLICY_FOLLOWER1_EN_W1C_W1S))           = (0x00000000)
#define DEF_AIRPRO_POLICY_FOLLOWER1_EN_POLICY()            (REG32(ADR_AIRPRO_POLICY_FOLLOWER1_EN_POLICY))            = (0x0f0f8888)
#define DEF_AIRPRO_POLICY_RF_TX_EN_R_SIGNAL()              (REG32(ADR_AIRPRO_POLICY_RF_TX_EN_R_SIGNAL))              = (0x3f3f0909)
#define DEF_AIRPRO_POLICY_RF_TX_EN_R_W1C_W1S()             (REG32(ADR_AIRPRO_POLICY_RF_TX_EN_R_W1C_W1S))             = (0x00000000)
#define DEF_AIRPRO_POLICY_RF_TX_EN_R_POLICY()              (REG32(ADR_AIRPRO_POLICY_RF_TX_EN_R_POLICY))              = (0xcccc8888)
#define DEF_AIRPRO_POLICY_PHY_TX_EN_R_SIGNAL()             (REG32(ADR_AIRPRO_POLICY_PHY_TX_EN_R_SIGNAL))             = (0x3f3f0930)
#define DEF_AIRPRO_POLICY_PHY_TX_EN_R_W1C_W1S()            (REG32(ADR_AIRPRO_POLICY_PHY_TX_EN_R_W1C_W1S))            = (0x00000000)
#define DEF_AIRPRO_POLICY_PHY_TX_EN_R_POLICY()             (REG32(ADR_AIRPRO_POLICY_PHY_TX_EN_R_POLICY))             = (0xcccc8888)
#define DEF_AIRPRO_POLICY_RF_RX_EN_R_SIGNAL()              (REG32(ADR_AIRPRO_POLICY_RF_RX_EN_R_SIGNAL))              = (0x3f3f0a0a)
#define DEF_AIRPRO_POLICY_RF_RX_EN_R_W1C_W1S()             (REG32(ADR_AIRPRO_POLICY_RF_RX_EN_R_W1C_W1S))             = (0x00000000)
#define DEF_AIRPRO_POLICY_RF_RX_EN_R_POLICY()              (REG32(ADR_AIRPRO_POLICY_RF_RX_EN_R_POLICY))              = (0xcccc8888)
#define DEF_AIRPRO_POLICY_PHY_RX_EN_R_SIGNAL()             (REG32(ADR_AIRPRO_POLICY_PHY_RX_EN_R_SIGNAL))             = (0x3f3f0a2d)
#define DEF_AIRPRO_POLICY_PHY_RX_EN_R_W1C_W1S()            (REG32(ADR_AIRPRO_POLICY_PHY_RX_EN_R_W1C_W1S))            = (0x00000000)
#define DEF_AIRPRO_POLICY_PHY_RX_EN_R_POLICY()             (REG32(ADR_AIRPRO_POLICY_PHY_RX_EN_R_POLICY))             = (0xcccc8888)
#define DEF_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_SIGNAL()       (REG32(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_SIGNAL))       = (0x3f3f0a2c)
#define DEF_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_W1C_W1S()      (REG32(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_W1C_W1S))      = (0x00000000)
#define DEF_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_POLICY()       (REG32(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_POLICY))       = (0xcccc8888)
#define DEF_AIRPRO_POLICY_DUMY_POLICY0_SIGNAL()            (REG32(ADR_AIRPRO_POLICY_DUMY_POLICY0_SIGNAL))            = (0x00000000)
#define DEF_AIRPRO_POLICY_DUMY_POLICY0_W1C_W1S()           (REG32(ADR_AIRPRO_POLICY_DUMY_POLICY0_W1C_W1S))           = (0x00000000)
#define DEF_AIRPRO_POLICY_DUMY_POLICY0_POLICY()            (REG32(ADR_AIRPRO_POLICY_DUMY_POLICY0_POLICY))            = (0x00000000)
#define DEF_AIRPRO_POLICY_DUMY_POLICY1_SIGNAL()            (REG32(ADR_AIRPRO_POLICY_DUMY_POLICY1_SIGNAL))            = (0x00000000)
#define DEF_AIRPRO_POLICY_DUMY_POLICY1_W1C_W1S()           (REG32(ADR_AIRPRO_POLICY_DUMY_POLICY1_W1C_W1S))           = (0x00000000)
#define DEF_AIRPRO_POLICY_DUMY_POLICY1_POLICY()            (REG32(ADR_AIRPRO_POLICY_DUMY_POLICY1_POLICY))            = (0x00000000)
#define DEF_AIRPRO_POLICY_PDU_REQ_SIGNAL()                 (REG32(ADR_AIRPRO_POLICY_PDU_REQ_SIGNAL))                 = (0x3f3f2334)
#define DEF_AIRPRO_POLICY_PDU_REQ_W1C_W1S()                (REG32(ADR_AIRPRO_POLICY_PDU_REQ_W1C_W1S))                = (0x00000000)
#define DEF_AIRPRO_POLICY_PDU_REQ_POLICY()                 (REG32(ADR_AIRPRO_POLICY_PDU_REQ_POLICY))                 = (0x5555cccc)
#define DEF_AIRPRO_POLICY_SRC_BUS_0()                      (REG32(ADR_AIRPRO_POLICY_SRC_BUS_0))                      = (0x00000000)
#define DEF_AIRPRO_POLICY_SRC_BUS_1()                      (REG32(ADR_AIRPRO_POLICY_SRC_BUS_1))                      = (0x00000000)
#define DEF_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_RDOUT()      (REG32(ADR_AIRPRO_POLICY_ALARM0_BY_FOLLOWER0_RDOUT))      = (0x00000000)
#define DEF_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_RDOUT()      (REG32(ADR_AIRPRO_POLICY_ALARM1_BY_FOLLOWER1_RDOUT))      = (0x00000000)
#define DEF_AIRPRO_POLICY_FOLLOWER0_EN_RDOUT()             (REG32(ADR_AIRPRO_POLICY_FOLLOWER0_EN_RDOUT))             = (0x00000000)
#define DEF_AIRPRO_POLICY_FOLLOWER1_EN_RDOUT()             (REG32(ADR_AIRPRO_POLICY_FOLLOWER1_EN_RDOUT))             = (0x00000000)
#define DEF_AIRPRO_POLICY_RF_TX_EN_R_RDOUT()               (REG32(ADR_AIRPRO_POLICY_RF_TX_EN_R_RDOUT))               = (0x00000000)
#define DEF_AIRPRO_POLICY_PHY_TX_EN_R_RDOUT()              (REG32(ADR_AIRPRO_POLICY_PHY_TX_EN_R_RDOUT))              = (0x00000000)
#define DEF_AIRPRO_POLICY_RF_RX_EN_R_RDOUT()               (REG32(ADR_AIRPRO_POLICY_RF_RX_EN_R_RDOUT))               = (0x00000000)
#define DEF_AIRPRO_POLICY_PHY_RX_EN_R_RDOUT()              (REG32(ADR_AIRPRO_POLICY_PHY_RX_EN_R_RDOUT))              = (0x00000000)
#define DEF_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_RDOUT()        (REG32(ADR_AIRPRO_POLICY_RX_ACCESS_TIMEOUT_RDOUT))        = (0x00000000)
#define DEF_AIRPRO_POLICY_DUMY_POLICY0_RDOUT()             (REG32(ADR_AIRPRO_POLICY_DUMY_POLICY0_RDOUT))             = (0x00000000)
#define DEF_AIRPRO_POLICY_DUMY_POLICY1_RDOUT()             (REG32(ADR_AIRPRO_POLICY_DUMY_POLICY1_RDOUT))             = (0x00000000)
#define DEF_AIRPRO_POLICY_PDU_REQ_RDOUT()                  (REG32(ADR_AIRPRO_POLICY_PDU_REQ_RDOUT))                  = (0x00000000)
#define DEF_AIRPRO_FOLLOWER_01_IRQ_DBG()                   (REG32(ADR_AIRPRO_FOLLOWER_01_IRQ_DBG))                   = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_0_EN()                        (REG32(ADR_CSR_ANCHOR_ALARM_0_EN))                        = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_0_TIME()                      (REG32(ADR_CSR_ANCHOR_ALARM_0_TIME))                      = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_0_OFFSET_EARLY()              (REG32(ADR_CSR_ANCHOR_ALARM_0_OFFSET_EARLY))              = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_0_OFFSET_LATE()               (REG32(ADR_CSR_ANCHOR_ALARM_0_OFFSET_LATE))               = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY0()            (REG32(ADR_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY0))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY1()            (REG32(ADR_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY1))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY2()            (REG32(ADR_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY2))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY3()            (REG32(ADR_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY3))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY4()            (REG32(ADR_CSR_ANCHOR_ALARM_0_OFFSET_NOTIFY4))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_0_IRQ_MASK()                  (REG32(ADR_CSR_ANCHOR_ALARM_0_IRQ_MASK))                  = (0x000000ff)
#define DEF_CSR_ANCHOR_ALARM_0_IRQ_CLEAR()                 (REG32(ADR_CSR_ANCHOR_ALARM_0_IRQ_CLEAR))                 = (0x00000000)
#define DEF_ANCHOR_IRQ_REASON_0()                          (REG32(ADR_ANCHOR_IRQ_REASON_0))                          = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_1_EN()                        (REG32(ADR_CSR_ANCHOR_ALARM_1_EN))                        = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_1_TIME()                      (REG32(ADR_CSR_ANCHOR_ALARM_1_TIME))                      = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_1_OFFSET_EARLY()              (REG32(ADR_CSR_ANCHOR_ALARM_1_OFFSET_EARLY))              = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_1_OFFSET_LATE()               (REG32(ADR_CSR_ANCHOR_ALARM_1_OFFSET_LATE))               = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY0()            (REG32(ADR_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY0))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY1()            (REG32(ADR_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY1))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY2()            (REG32(ADR_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY2))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY3()            (REG32(ADR_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY3))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY4()            (REG32(ADR_CSR_ANCHOR_ALARM_1_OFFSET_NOTIFY4))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_1_IRQ_MASK()                  (REG32(ADR_CSR_ANCHOR_ALARM_1_IRQ_MASK))                  = (0x000000ff)
#define DEF_CSR_ANCHOR_ALARM_1_IRQ_CLEAR()                 (REG32(ADR_CSR_ANCHOR_ALARM_1_IRQ_CLEAR))                 = (0x00000000)
#define DEF_ANCHOR_IRQ_REASON_1()                          (REG32(ADR_ANCHOR_IRQ_REASON_1))                          = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_2_EN()                        (REG32(ADR_CSR_ANCHOR_ALARM_2_EN))                        = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_2_TIME()                      (REG32(ADR_CSR_ANCHOR_ALARM_2_TIME))                      = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_2_OFFSET_EARLY()              (REG32(ADR_CSR_ANCHOR_ALARM_2_OFFSET_EARLY))              = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_2_OFFSET_LATE()               (REG32(ADR_CSR_ANCHOR_ALARM_2_OFFSET_LATE))               = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY0()            (REG32(ADR_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY0))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY1()            (REG32(ADR_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY1))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY2()            (REG32(ADR_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY2))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY3()            (REG32(ADR_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY3))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY4()            (REG32(ADR_CSR_ANCHOR_ALARM_2_OFFSET_NOTIFY4))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_2_IRQ_MASK()                  (REG32(ADR_CSR_ANCHOR_ALARM_2_IRQ_MASK))                  = (0x000000ff)
#define DEF_CSR_ANCHOR_ALARM_2_IRQ_CLEAR()                 (REG32(ADR_CSR_ANCHOR_ALARM_2_IRQ_CLEAR))                 = (0x00000000)
#define DEF_ANCHOR_IRQ_REASON_2()                          (REG32(ADR_ANCHOR_IRQ_REASON_2))                          = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_3_EN()                        (REG32(ADR_CSR_ANCHOR_ALARM_3_EN))                        = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_3_TIME()                      (REG32(ADR_CSR_ANCHOR_ALARM_3_TIME))                      = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_3_OFFSET_EARLY()              (REG32(ADR_CSR_ANCHOR_ALARM_3_OFFSET_EARLY))              = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_3_OFFSET_LATE()               (REG32(ADR_CSR_ANCHOR_ALARM_3_OFFSET_LATE))               = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY0()            (REG32(ADR_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY0))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY1()            (REG32(ADR_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY1))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY2()            (REG32(ADR_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY2))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY3()            (REG32(ADR_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY3))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY4()            (REG32(ADR_CSR_ANCHOR_ALARM_3_OFFSET_NOTIFY4))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_3_IRQ_MASK()                  (REG32(ADR_CSR_ANCHOR_ALARM_3_IRQ_MASK))                  = (0x000000ff)
#define DEF_CSR_ANCHOR_ALARM_3_IRQ_CLEAR()                 (REG32(ADR_CSR_ANCHOR_ALARM_3_IRQ_CLEAR))                 = (0x00000000)
#define DEF_ANCHOR_IRQ_REASON_3()                          (REG32(ADR_ANCHOR_IRQ_REASON_3))                          = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_4_EN()                        (REG32(ADR_CSR_ANCHOR_ALARM_4_EN))                        = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_4_TIME()                      (REG32(ADR_CSR_ANCHOR_ALARM_4_TIME))                      = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_4_OFFSET_EARLY()              (REG32(ADR_CSR_ANCHOR_ALARM_4_OFFSET_EARLY))              = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_4_OFFSET_LATE()               (REG32(ADR_CSR_ANCHOR_ALARM_4_OFFSET_LATE))               = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY0()            (REG32(ADR_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY0))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY1()            (REG32(ADR_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY1))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY2()            (REG32(ADR_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY2))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY3()            (REG32(ADR_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY3))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY4()            (REG32(ADR_CSR_ANCHOR_ALARM_4_OFFSET_NOTIFY4))            = (0x00000000)
#define DEF_CSR_ANCHOR_ALARM_4_IRQ_MASK()                  (REG32(ADR_CSR_ANCHOR_ALARM_4_IRQ_MASK))                  = (0x000000ff)
#define DEF_CSR_ANCHOR_ALARM_4_IRQ_CLEAR()                 (REG32(ADR_CSR_ANCHOR_ALARM_4_IRQ_CLEAR))                 = (0x00000000)
#define DEF_ANCHOR_IRQ_REASON_4()                          (REG32(ADR_ANCHOR_IRQ_REASON_4))                          = (0x00000000)
#define DEF_ANCHOR_CONTROL()                               (REG32(ADR_ANCHOR_CONTROL))                               = (0x00000000)
#define DEF_ANCHOR_ACTIVE_TIME()                           (REG32(ADR_ANCHOR_ACTIVE_TIME))                           = (0x00000000)
#define DEF_ANCHOR_ALARM_PRIORITY()                        (REG32(ADR_ANCHOR_ALARM_PRIORITY))                        = (0x00000000)
#define DEF_ANCHOR_ACTIVE_ALARM_INFO()                     (REG32(ADR_ANCHOR_ACTIVE_ALARM_INFO))                     = (0x00000000)
#define DEF_ANCHOR_DBG()                                   (REG32(ADR_ANCHOR_DBG))                                   = (0x00000000)
#define DEF_RX_PDU_BUF_0()                                 (REG32(ADR_RX_PDU_BUF_0))                                 = (0x00000000)
#define DEF_RX_PDU_BUF_1()                                 (REG32(ADR_RX_PDU_BUF_1))                                 = (0x00000000)
#define DEF_RX_PDU_BUF_2()                                 (REG32(ADR_RX_PDU_BUF_2))                                 = (0x00000000)
#define DEF_RX_PDU_PAYLOAD_0()                             (REG32(ADR_RX_PDU_PAYLOAD_0))                             = (0x00000000)
#define DEF_RX_PDU_PAYLOAD_1_0()                           (REG32(ADR_RX_PDU_PAYLOAD_1_0))                           = (0x00000000)
#define DEF_RX_PDU_PAYLOAD_1_1()                           (REG32(ADR_RX_PDU_PAYLOAD_1_1))                           = (0x00000000)
#define DEF_RX_PDU_PAYLOAD_1_2()                           (REG32(ADR_RX_PDU_PAYLOAD_1_2))                           = (0x00000000)
#define DEF_RX_PDU_PAYLOAD_1_3()                           (REG32(ADR_RX_PDU_PAYLOAD_1_3))                           = (0x00000000)
#define DEF_RX_PDU_PAYLOAD_1_4()                           (REG32(ADR_RX_PDU_PAYLOAD_1_4))                           = (0x00000000)
#define DEF_RX_PDU_PAYLOAD_1_5()                           (REG32(ADR_RX_PDU_PAYLOAD_1_5))                           = (0x00000000)
#define DEF_RX_PDU_PAYLOAD_1_6()                           (REG32(ADR_RX_PDU_PAYLOAD_1_6))                           = (0x00000000)
#define DEF_RX_PDU_PAYLOAD_1_7()                           (REG32(ADR_RX_PDU_PAYLOAD_1_7))                           = (0x00000000)
#define DEF_RX_PDU_PAYLOAD_1_8()                           (REG32(ADR_RX_PDU_PAYLOAD_1_8))                           = (0x00000000)
#define DEF_TX_PDU_BUF_0()                                 (REG32(ADR_TX_PDU_BUF_0))                                 = (0x00000000)
#define DEF_TX_PDU_BUF_1()                                 (REG32(ADR_TX_PDU_BUF_1))                                 = (0x00000000)
#define DEF_TX_PDU_BUF_2()                                 (REG32(ADR_TX_PDU_BUF_2))                                 = (0x00000000)
#define DEF_TX_PDU_PAYLOAD_0()                             (REG32(ADR_TX_PDU_PAYLOAD_0))                             = (0x00000000)
#define DEF_TX_PDU_PAYLOAD_1_0()                           (REG32(ADR_TX_PDU_PAYLOAD_1_0))                           = (0x00000000)
#define DEF_TX_PDU_PAYLOAD_1_1()                           (REG32(ADR_TX_PDU_PAYLOAD_1_1))                           = (0x00000000)
#define DEF_TX_PDU_PAYLOAD_1_2()                           (REG32(ADR_TX_PDU_PAYLOAD_1_2))                           = (0x00000000)
#define DEF_TX_PDU_PAYLOAD_1_3()                           (REG32(ADR_TX_PDU_PAYLOAD_1_3))                           = (0x00000000)
#define DEF_TX_PDU_PAYLOAD_1_4()                           (REG32(ADR_TX_PDU_PAYLOAD_1_4))                           = (0x00000000)
#define DEF_TX_PDU_PAYLOAD_1_5()                           (REG32(ADR_TX_PDU_PAYLOAD_1_5))                           = (0x00000000)
#define DEF_TX_PDU_PAYLOAD_1_6()                           (REG32(ADR_TX_PDU_PAYLOAD_1_6))                           = (0x00000000)
#define DEF_TX_PDU_PAYLOAD_1_7()                           (REG32(ADR_TX_PDU_PAYLOAD_1_7))                           = (0x00000000)
#define DEF_TX_PDU_PAYLOAD_1_8()                           (REG32(ADR_TX_PDU_PAYLOAD_1_8))                           = (0x00000000)
#define DEF_WSID2()                                        (REG32(ADR_WSID2))                                        = (0x00000000)
#define DEF_PEER_MAC2_0()                                  (REG32(ADR_PEER_MAC2_0))                                  = (0x00000000)
#define DEF_PEER_MAC2_1()                                  (REG32(ADR_PEER_MAC2_1))                                  = (0x00000000)
#define DEF_TX_ACK_POLICY_2_0()                            (REG32(ADR_TX_ACK_POLICY_2_0))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_2_0()                              (REG32(ADR_TX_SEQ_CTRL_2_0))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_2_1()                            (REG32(ADR_TX_ACK_POLICY_2_1))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_2_1()                              (REG32(ADR_TX_SEQ_CTRL_2_1))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_2_2()                            (REG32(ADR_TX_ACK_POLICY_2_2))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_2_2()                              (REG32(ADR_TX_SEQ_CTRL_2_2))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_2_3()                            (REG32(ADR_TX_ACK_POLICY_2_3))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_2_3()                              (REG32(ADR_TX_SEQ_CTRL_2_3))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_2_4()                            (REG32(ADR_TX_ACK_POLICY_2_4))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_2_4()                              (REG32(ADR_TX_SEQ_CTRL_2_4))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_2_5()                            (REG32(ADR_TX_ACK_POLICY_2_5))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_2_5()                              (REG32(ADR_TX_SEQ_CTRL_2_5))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_2_6()                            (REG32(ADR_TX_ACK_POLICY_2_6))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_2_6()                              (REG32(ADR_TX_SEQ_CTRL_2_6))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_2_7()                            (REG32(ADR_TX_ACK_POLICY_2_7))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_2_7()                              (REG32(ADR_TX_SEQ_CTRL_2_7))                              = (0x00000000)
#define DEF_WSID3()                                        (REG32(ADR_WSID3))                                        = (0x00000000)
#define DEF_PEER_MAC3_0()                                  (REG32(ADR_PEER_MAC3_0))                                  = (0x00000000)
#define DEF_PEER_MAC3_1()                                  (REG32(ADR_PEER_MAC3_1))                                  = (0x00000000)
#define DEF_TX_ACK_POLICY_3_0()                            (REG32(ADR_TX_ACK_POLICY_3_0))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_3_0()                              (REG32(ADR_TX_SEQ_CTRL_3_0))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_3_1()                            (REG32(ADR_TX_ACK_POLICY_3_1))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_3_1()                              (REG32(ADR_TX_SEQ_CTRL_3_1))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_3_2()                            (REG32(ADR_TX_ACK_POLICY_3_2))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_3_2()                              (REG32(ADR_TX_SEQ_CTRL_3_2))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_3_3()                            (REG32(ADR_TX_ACK_POLICY_3_3))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_3_3()                              (REG32(ADR_TX_SEQ_CTRL_3_3))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_3_4()                            (REG32(ADR_TX_ACK_POLICY_3_4))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_3_4()                              (REG32(ADR_TX_SEQ_CTRL_3_4))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_3_5()                            (REG32(ADR_TX_ACK_POLICY_3_5))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_3_5()                              (REG32(ADR_TX_SEQ_CTRL_3_5))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_3_6()                            (REG32(ADR_TX_ACK_POLICY_3_6))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_3_6()                              (REG32(ADR_TX_SEQ_CTRL_3_6))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_3_7()                            (REG32(ADR_TX_ACK_POLICY_3_7))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_3_7()                              (REG32(ADR_TX_SEQ_CTRL_3_7))                              = (0x00000000)
#define DEF_WSID4()                                        (REG32(ADR_WSID4))                                        = (0x00000000)
#define DEF_PEER_MAC4_0()                                  (REG32(ADR_PEER_MAC4_0))                                  = (0x00000000)
#define DEF_PEER_MAC4_1()                                  (REG32(ADR_PEER_MAC4_1))                                  = (0x00000000)
#define DEF_TX_ACK_POLICY_4_0()                            (REG32(ADR_TX_ACK_POLICY_4_0))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_4_0()                              (REG32(ADR_TX_SEQ_CTRL_4_0))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_4_1()                            (REG32(ADR_TX_ACK_POLICY_4_1))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_4_1()                              (REG32(ADR_TX_SEQ_CTRL_4_1))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_4_2()                            (REG32(ADR_TX_ACK_POLICY_4_2))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_4_2()                              (REG32(ADR_TX_SEQ_CTRL_4_2))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_4_3()                            (REG32(ADR_TX_ACK_POLICY_4_3))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_4_3()                              (REG32(ADR_TX_SEQ_CTRL_4_3))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_4_4()                            (REG32(ADR_TX_ACK_POLICY_4_4))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_4_4()                              (REG32(ADR_TX_SEQ_CTRL_4_4))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_4_5()                            (REG32(ADR_TX_ACK_POLICY_4_5))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_4_5()                              (REG32(ADR_TX_SEQ_CTRL_4_5))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_4_6()                            (REG32(ADR_TX_ACK_POLICY_4_6))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_4_6()                              (REG32(ADR_TX_SEQ_CTRL_4_6))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_4_7()                            (REG32(ADR_TX_ACK_POLICY_4_7))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_4_7()                              (REG32(ADR_TX_SEQ_CTRL_4_7))                              = (0x00000000)
#define DEF_WSID5()                                        (REG32(ADR_WSID5))                                        = (0x00000000)
#define DEF_PEER_MAC5_0()                                  (REG32(ADR_PEER_MAC5_0))                                  = (0x00000000)
#define DEF_PEER_MAC5_1()                                  (REG32(ADR_PEER_MAC5_1))                                  = (0x00000000)
#define DEF_TX_ACK_POLICY_5_0()                            (REG32(ADR_TX_ACK_POLICY_5_0))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_5_0()                              (REG32(ADR_TX_SEQ_CTRL_5_0))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_5_1()                            (REG32(ADR_TX_ACK_POLICY_5_1))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_5_1()                              (REG32(ADR_TX_SEQ_CTRL_5_1))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_5_2()                            (REG32(ADR_TX_ACK_POLICY_5_2))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_5_2()                              (REG32(ADR_TX_SEQ_CTRL_5_2))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_5_3()                            (REG32(ADR_TX_ACK_POLICY_5_3))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_5_3()                              (REG32(ADR_TX_SEQ_CTRL_5_3))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_5_4()                            (REG32(ADR_TX_ACK_POLICY_5_4))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_5_4()                              (REG32(ADR_TX_SEQ_CTRL_5_4))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_5_5()                            (REG32(ADR_TX_ACK_POLICY_5_5))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_5_5()                              (REG32(ADR_TX_SEQ_CTRL_5_5))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_5_6()                            (REG32(ADR_TX_ACK_POLICY_5_6))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_5_6()                              (REG32(ADR_TX_SEQ_CTRL_5_6))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_5_7()                            (REG32(ADR_TX_ACK_POLICY_5_7))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_5_7()                              (REG32(ADR_TX_SEQ_CTRL_5_7))                              = (0x00000000)
#define DEF_WSID6()                                        (REG32(ADR_WSID6))                                        = (0x00000000)
#define DEF_PEER_MAC6_0()                                  (REG32(ADR_PEER_MAC6_0))                                  = (0x00000000)
#define DEF_PEER_MAC6_1()                                  (REG32(ADR_PEER_MAC6_1))                                  = (0x00000000)
#define DEF_TX_ACK_POLICY_6_0()                            (REG32(ADR_TX_ACK_POLICY_6_0))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_6_0()                              (REG32(ADR_TX_SEQ_CTRL_6_0))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_6_1()                            (REG32(ADR_TX_ACK_POLICY_6_1))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_6_1()                              (REG32(ADR_TX_SEQ_CTRL_6_1))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_6_2()                            (REG32(ADR_TX_ACK_POLICY_6_2))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_6_2()                              (REG32(ADR_TX_SEQ_CTRL_6_2))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_6_3()                            (REG32(ADR_TX_ACK_POLICY_6_3))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_6_3()                              (REG32(ADR_TX_SEQ_CTRL_6_3))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_6_4()                            (REG32(ADR_TX_ACK_POLICY_6_4))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_6_4()                              (REG32(ADR_TX_SEQ_CTRL_6_4))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_6_5()                            (REG32(ADR_TX_ACK_POLICY_6_5))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_6_5()                              (REG32(ADR_TX_SEQ_CTRL_6_5))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_6_6()                            (REG32(ADR_TX_ACK_POLICY_6_6))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_6_6()                              (REG32(ADR_TX_SEQ_CTRL_6_6))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_6_7()                            (REG32(ADR_TX_ACK_POLICY_6_7))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_6_7()                              (REG32(ADR_TX_SEQ_CTRL_6_7))                              = (0x00000000)
#define DEF_WSID7()                                        (REG32(ADR_WSID7))                                        = (0x00000000)
#define DEF_PEER_MAC7_0()                                  (REG32(ADR_PEER_MAC7_0))                                  = (0x00000000)
#define DEF_PEER_MAC7_1()                                  (REG32(ADR_PEER_MAC7_1))                                  = (0x00000000)
#define DEF_TX_ACK_POLICY_7_0()                            (REG32(ADR_TX_ACK_POLICY_7_0))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_7_0()                              (REG32(ADR_TX_SEQ_CTRL_7_0))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_7_1()                            (REG32(ADR_TX_ACK_POLICY_7_1))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_7_1()                              (REG32(ADR_TX_SEQ_CTRL_7_1))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_7_2()                            (REG32(ADR_TX_ACK_POLICY_7_2))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_7_2()                              (REG32(ADR_TX_SEQ_CTRL_7_2))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_7_3()                            (REG32(ADR_TX_ACK_POLICY_7_3))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_7_3()                              (REG32(ADR_TX_SEQ_CTRL_7_3))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_7_4()                            (REG32(ADR_TX_ACK_POLICY_7_4))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_7_4()                              (REG32(ADR_TX_SEQ_CTRL_7_4))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_7_5()                            (REG32(ADR_TX_ACK_POLICY_7_5))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_7_5()                              (REG32(ADR_TX_SEQ_CTRL_7_5))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_7_6()                            (REG32(ADR_TX_ACK_POLICY_7_6))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_7_6()                              (REG32(ADR_TX_SEQ_CTRL_7_6))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_7_7()                            (REG32(ADR_TX_ACK_POLICY_7_7))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_7_7()                              (REG32(ADR_TX_SEQ_CTRL_7_7))                              = (0x00000000)
#define DEF_WSID8()                                        (REG32(ADR_WSID8))                                        = (0x00000000)
#define DEF_PEER_MAC8_0()                                  (REG32(ADR_PEER_MAC8_0))                                  = (0x00000000)
#define DEF_PEER_MAC8_1()                                  (REG32(ADR_PEER_MAC8_1))                                  = (0x00000000)
#define DEF_TX_ACK_POLICY_8_0()                            (REG32(ADR_TX_ACK_POLICY_8_0))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_8_0()                              (REG32(ADR_TX_SEQ_CTRL_8_0))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_8_1()                            (REG32(ADR_TX_ACK_POLICY_8_1))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_8_1()                              (REG32(ADR_TX_SEQ_CTRL_8_1))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_8_2()                            (REG32(ADR_TX_ACK_POLICY_8_2))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_8_2()                              (REG32(ADR_TX_SEQ_CTRL_8_2))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_8_3()                            (REG32(ADR_TX_ACK_POLICY_8_3))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_8_3()                              (REG32(ADR_TX_SEQ_CTRL_8_3))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_8_4()                            (REG32(ADR_TX_ACK_POLICY_8_4))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_8_4()                              (REG32(ADR_TX_SEQ_CTRL_8_4))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_8_5()                            (REG32(ADR_TX_ACK_POLICY_8_5))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_8_5()                              (REG32(ADR_TX_SEQ_CTRL_8_5))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_8_6()                            (REG32(ADR_TX_ACK_POLICY_8_6))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_8_6()                              (REG32(ADR_TX_SEQ_CTRL_8_6))                              = (0x00000000)
#define DEF_TX_ACK_POLICY_8_7()                            (REG32(ADR_TX_ACK_POLICY_8_7))                            = (0x00000000)
#define DEF_TX_SEQ_CTRL_8_7()                              (REG32(ADR_TX_SEQ_CTRL_8_7))                              = (0x00000000)
#define DEF_SHA_MSG0()                                     (REG32(ADR_SHA_MSG0))                                     = (0x00000000)
#define DEF_SHA_MSG1()                                     (REG32(ADR_SHA_MSG1))                                     = (0x00000000)
#define DEF_SHA_MSG2()                                     (REG32(ADR_SHA_MSG2))                                     = (0x00000000)
#define DEF_SHA_MSG3()                                     (REG32(ADR_SHA_MSG3))                                     = (0x00000000)
#define DEF_SHA_MSG4()                                     (REG32(ADR_SHA_MSG4))                                     = (0x00000000)
#define DEF_SHA_MSG5()                                     (REG32(ADR_SHA_MSG5))                                     = (0x00000000)
#define DEF_SHA_MSG6()                                     (REG32(ADR_SHA_MSG6))                                     = (0x00000000)
#define DEF_SHA_MSG7()                                     (REG32(ADR_SHA_MSG7))                                     = (0x00000000)
#define DEF_SHA_MSG8()                                     (REG32(ADR_SHA_MSG8))                                     = (0x00000000)
#define DEF_SHA_MSG9()                                     (REG32(ADR_SHA_MSG9))                                     = (0x00000000)
#define DEF_SHA_MSG10()                                    (REG32(ADR_SHA_MSG10))                                    = (0x00000000)
#define DEF_SHA_MSG11()                                    (REG32(ADR_SHA_MSG11))                                    = (0x00000000)
#define DEF_SHA_MSG12()                                    (REG32(ADR_SHA_MSG12))                                    = (0x00000000)
#define DEF_SHA_MSG13()                                    (REG32(ADR_SHA_MSG13))                                    = (0x00000000)
#define DEF_SHA_MSG14()                                    (REG32(ADR_SHA_MSG14))                                    = (0x00000000)
#define DEF_SHA_MSG15()                                    (REG32(ADR_SHA_MSG15))                                    = (0x00000000)
#define DEF_SHA_MSG0H()                                    (REG32(ADR_SHA_MSG0H))                                    = (0x00000000)
#define DEF_SHA_MSG1H()                                    (REG32(ADR_SHA_MSG1H))                                    = (0x00000000)
#define DEF_SHA_MSG2H()                                    (REG32(ADR_SHA_MSG2H))                                    = (0x00000000)
#define DEF_SHA_MSG3H()                                    (REG32(ADR_SHA_MSG3H))                                    = (0x00000000)
#define DEF_SHA_MSG4H()                                    (REG32(ADR_SHA_MSG4H))                                    = (0x00000000)
#define DEF_SHA_MSG5H()                                    (REG32(ADR_SHA_MSG5H))                                    = (0x00000000)
#define DEF_SHA_MSG6H()                                    (REG32(ADR_SHA_MSG6H))                                    = (0x00000000)
#define DEF_SHA_MSG7H()                                    (REG32(ADR_SHA_MSG7H))                                    = (0x00000000)
#define DEF_SHA_MSG8H()                                    (REG32(ADR_SHA_MSG8H))                                    = (0x00000000)
#define DEF_SHA_MSG9H()                                    (REG32(ADR_SHA_MSG9H))                                    = (0x00000000)
#define DEF_SHA_MSG10H()                                   (REG32(ADR_SHA_MSG10H))                                   = (0x00000000)
#define DEF_SHA_MSG11H()                                   (REG32(ADR_SHA_MSG11H))                                   = (0x00000000)
#define DEF_SHA_MSG12H()                                   (REG32(ADR_SHA_MSG12H))                                   = (0x00000000)
#define DEF_SHA_MSG13H()                                   (REG32(ADR_SHA_MSG13H))                                   = (0x00000000)
#define DEF_SHA_MSG14H()                                   (REG32(ADR_SHA_MSG14H))                                   = (0x00000000)
#define DEF_SHA_MSG15H()                                   (REG32(ADR_SHA_MSG15H))                                   = (0x00000000)
#define DEF_SHA_COEF_A()                                   (REG32(ADR_SHA_COEF_A))                                   = (0x00000000)
#define DEF_SHA_COEF_B()                                   (REG32(ADR_SHA_COEF_B))                                   = (0x00000000)
#define DEF_SHA_COEF_C()                                   (REG32(ADR_SHA_COEF_C))                                   = (0x00000000)
#define DEF_SHA_COEF_D()                                   (REG32(ADR_SHA_COEF_D))                                   = (0x00000000)
#define DEF_SHA_COEF_E()                                   (REG32(ADR_SHA_COEF_E))                                   = (0x00000000)
#define DEF_SHA_COEF_F()                                   (REG32(ADR_SHA_COEF_F))                                   = (0x00000000)
#define DEF_SHA_COEF_G()                                   (REG32(ADR_SHA_COEF_G))                                   = (0x00000000)
#define DEF_SHA_COEF_H()                                   (REG32(ADR_SHA_COEF_H))                                   = (0x00000000)
#define DEF_SHA_COEF_AH()                                  (REG32(ADR_SHA_COEF_AH))                                  = (0x00000000)
#define DEF_SHA_COEF_BH()                                  (REG32(ADR_SHA_COEF_BH))                                  = (0x00000000)
#define DEF_SHA_COEF_CH()                                  (REG32(ADR_SHA_COEF_CH))                                  = (0x00000000)
#define DEF_SHA_COEF_DH()                                  (REG32(ADR_SHA_COEF_DH))                                  = (0x00000000)
#define DEF_SHA_COEF_EH()                                  (REG32(ADR_SHA_COEF_EH))                                  = (0x00000000)
#define DEF_SHA_COEF_FH()                                  (REG32(ADR_SHA_COEF_FH))                                  = (0x00000000)
#define DEF_SHA_COEF_GH()                                  (REG32(ADR_SHA_COEF_GH))                                  = (0x00000000)
#define DEF_SHA_COEF_HH()                                  (REG32(ADR_SHA_COEF_HH))                                  = (0x00000000)
#define DEF_SHA_CTL()                                      (REG32(ADR_SHA_CTL))                                      = (0x00000020)
#define DEF_SHA_CMD()                                      (REG32(ADR_SHA_CMD))                                      = (0x00000000)
#define DEF_AES_CTRL()                                     (REG32(ADR_AES_CTRL))                                     = (0x00000000)
#define DEF_AES_MUX_SEL()                                  (REG32(ADR_AES_MUX_SEL))                                  = (0x000002c0)
#define DEF_AES_CMD()                                      (REG32(ADR_AES_CMD))                                      = (0x00000000)
#define DEF_AES_KEY_0()                                    (REG32(ADR_AES_KEY_0))                                    = (0x00000000)
#define DEF_AES_KEY_1()                                    (REG32(ADR_AES_KEY_1))                                    = (0x00000000)
#define DEF_AES_KEY_2()                                    (REG32(ADR_AES_KEY_2))                                    = (0x00000000)
#define DEF_AES_KEY_3()                                    (REG32(ADR_AES_KEY_3))                                    = (0x00000000)
#define DEF_AES_KEY_4()                                    (REG32(ADR_AES_KEY_4))                                    = (0x00000000)
#define DEF_AES_KEY_5()                                    (REG32(ADR_AES_KEY_5))                                    = (0x00000000)
#define DEF_AES_KEY_6()                                    (REG32(ADR_AES_KEY_6))                                    = (0x00000000)
#define DEF_AES_KEY_7()                                    (REG32(ADR_AES_KEY_7))                                    = (0x00000000)
#define DEF_AES_IVCTR_0()                                  (REG32(ADR_AES_IVCTR_0))                                  = (0x00000000)
#define DEF_AES_IVCTR_1()                                  (REG32(ADR_AES_IVCTR_1))                                  = (0x00000000)
#define DEF_AES_IVCTR_2()                                  (REG32(ADR_AES_IVCTR_2))                                  = (0x00000000)
#define DEF_AES_IVCTR_3()                                  (REG32(ADR_AES_IVCTR_3))                                  = (0x00000000)
#define DEF_AES_DIN_0()                                    (REG32(ADR_AES_DIN_0))                                    = (0x00000000)
#define DEF_AES_DIN_1()                                    (REG32(ADR_AES_DIN_1))                                    = (0x00000000)
#define DEF_AES_DIN_2()                                    (REG32(ADR_AES_DIN_2))                                    = (0x00000000)
#define DEF_AES_DIN_3()                                    (REG32(ADR_AES_DIN_3))                                    = (0x00000000)
#define DEF_AES_DOUT_0()                                   (REG32(ADR_AES_DOUT_0))                                   = (0x00000000)
#define DEF_AES_DOUT_1()                                   (REG32(ADR_AES_DOUT_1))                                   = (0x00000000)
#define DEF_AES_DOUT_2()                                   (REG32(ADR_AES_DOUT_2))                                   = (0x00000000)
#define DEF_AES_DOUT_3()                                   (REG32(ADR_AES_DOUT_3))                                   = (0x00000000)
#define DEF_MUL_DIN0_0()                                   (REG32(ADR_MUL_DIN0_0))                                   = (0x00000000)
#define DEF_MUL_DIN0_1()                                   (REG32(ADR_MUL_DIN0_1))                                   = (0x00000000)
#define DEF_MUL_DIN0_2()                                   (REG32(ADR_MUL_DIN0_2))                                   = (0x00000000)
#define DEF_MUL_DIN0_3()                                   (REG32(ADR_MUL_DIN0_3))                                   = (0x00000000)
#define DEF_MUL_DIN1_0()                                   (REG32(ADR_MUL_DIN1_0))                                   = (0x00000000)
#define DEF_MUL_DIN1_1()                                   (REG32(ADR_MUL_DIN1_1))                                   = (0x00000000)
#define DEF_MUL_DIN1_2()                                   (REG32(ADR_MUL_DIN1_2))                                   = (0x00000000)
#define DEF_MUL_DIN1_3()                                   (REG32(ADR_MUL_DIN1_3))                                   = (0x00000000)
#define DEF_MUL_DOUT_0()                                   (REG32(ADR_MUL_DOUT_0))                                   = (0x00000000)
#define DEF_MUL_DOUT_1()                                   (REG32(ADR_MUL_DOUT_1))                                   = (0x00000000)
#define DEF_MUL_DOUT_2()                                   (REG32(ADR_MUL_DOUT_2))                                   = (0x00000000)
#define DEF_MUL_DOUT_3()                                   (REG32(ADR_MUL_DOUT_3))                                   = (0x00000000)
#define DEF_MUL_CMD()                                      (REG32(ADR_MUL_CMD))                                      = (0x00000000)
#define DEF_CUR_COP_INST()                                 (REG32(ADR_CUR_COP_INST))                                 = (0x00000000)
#define DEF_LAST_COP_INST()                                (REG32(ADR_LAST_COP_INST))                                = (0x00000000)
#define DEF_SETKEY_CNT()                                   (REG32(ADR_SETKEY_CNT))                                   = (0x00000000)
#define DEF_COPIF_VER()                                    (REG32(ADR_COPIF_VER))                                    = (0x00000000)
#define DEF_MUL_R_0()                                      (REG32(ADR_MUL_R_0))                                      = (0x000000e1)
#define DEF_MUL_R_1()                                      (REG32(ADR_MUL_R_1))                                      = (0x00000000)
#define DEF_MUL_R_2()                                      (REG32(ADR_MUL_R_2))                                      = (0x00000000)
#define DEF_MUL_R_3()                                      (REG32(ADR_MUL_R_3))                                      = (0x00000000)
#define DEF_TRNG_CTRL()                                    (REG32(ADR_TRNG_CTRL))                                    = (0x00000020)
#define DEF_TRNG_KICK()                                    (REG32(ADR_TRNG_KICK))                                    = (0x00000000)
#define DEF_SAMPLED_SEED()                                 (REG32(ADR_SAMPLED_SEED))                                 = (0x00000000)
#define DEF_SEED_STATUS()                                  (REG32(ADR_SEED_STATUS))                                  = (0x00000000)
#define DEF_LFSR_CTRL()                                    (REG32(ADR_LFSR_CTRL))                                    = (0x00000000)
#define DEF_LFSR_EN()                                      (REG32(ADR_LFSR_EN))                                      = (0x00000000)
#define DEF_LFSR_NEXT()                                    (REG32(ADR_LFSR_NEXT))                                    = (0x00000000)
#define DEF_RANDOM_VALUE()                                 (REG32(ADR_RANDOM_VALUE))                                 = (0x00000000)
#define DEF_WAIT_BUSY_CYCLE_CNT()                          (REG32(ADR_WAIT_BUSY_CYCLE_CNT))                          = (0x00000000)
#define DEF_COPIF_TIMEOUT_VALUE()                          (REG32(ADR_COPIF_TIMEOUT_VALUE))                          = (0x0002fff0)
#define DEF_COPIF_BASE_ADDR()                              (REG32(ADR_COPIF_BASE_ADDR))                              = (0x00000000)
#define DEF_COPIF_ERROR_STATUS()                           (REG32(ADR_COPIF_ERROR_STATUS))                           = (0x00000000)
#define DEF_COPIF_TRAP()                                   (REG32(ADR_COPIF_TRAP))                                   = (0x00000006)
#define DEF_ECCP_CTRL()                                    (REG32(ADR_ECCP_CTRL))                                    = (0x00000000)
#define DEF_ECCP_MEM_OP()                                  (REG32(ADR_ECCP_MEM_OP))                                  = (0x00000000)
#define DEF_ECCP_WDATA()                                   (REG32(ADR_ECCP_WDATA))                                   = (0x00000000)
#define DEF_ECCP_RDATA()                                   (REG32(ADR_ECCP_RDATA))                                   = (0x00000000)
#define DEF_ECCP_FSM()                                     (REG32(ADR_ECCP_FSM))                                     = (0x00000000)
#define DEF_ECC_ROUND()                                    (REG32(ADR_ECC_ROUND))                                    = (0x00000100)
#define DEF_ECCP_PN_0()                                    (REG32(ADR_ECCP_PN_0))                                    = (0x00000000)
#define DEF_ECCP_PN_1()                                    (REG32(ADR_ECCP_PN_1))                                    = (0x00000000)
#define DEF_ECCP_PN_2()                                    (REG32(ADR_ECCP_PN_2))                                    = (0x00000000)
#define DEF_ECCP_PN_3()                                    (REG32(ADR_ECCP_PN_3))                                    = (0x00000000)
#define DEF_ECCP_PN_4()                                    (REG32(ADR_ECCP_PN_4))                                    = (0x00000000)
#define DEF_ECCP_PN_5()                                    (REG32(ADR_ECCP_PN_5))                                    = (0x00000000)
#define DEF_ECCP_PN_6()                                    (REG32(ADR_ECCP_PN_6))                                    = (0x00000000)
#define DEF_ECCP_PN_7()                                    (REG32(ADR_ECCP_PN_7))                                    = (0x00000000)
#define DEF_ECCP_INT()                                     (REG32(ADR_ECCP_INT))                                     = (0x00000000)
#define DEF_APP_SEC_REG_RDY()                              (REG32(ADR_APP_SEC_REG_RDY))                              = (0x00001818)
#define DEF_ORIONA_MODE_REGISTER()                         (REG32(ADR_ORIONA_MODE_REGISTER))                         = (0x00000408)
#define DEF_ORIONA_2G_5G_RX_GAIN_CONTROL_AND_TRXPAD_SW()   (REG32(ADR_ORIONA_2G_5G_RX_GAIN_CONTROL_AND_TRXPAD_SW))   = (0x00000000)
#define DEF_ORIONA_2G_5G_TX_GAIN_CONTROL()                 (REG32(ADR_ORIONA_2G_5G_TX_GAIN_CONTROL))                 = (0x03333331)
#define DEF_ORIONA_2G_TRX_MAN_ENABLE_REGISTER()            (REG32(ADR_ORIONA_2G_TRX_MAN_ENABLE_REGISTER))            = (0x28aa28aa)
#define DEF_ORIONA_5G_TRX_MAN_ENABLE_REGISTER()            (REG32(ADR_ORIONA_5G_TRX_MAN_ENABLE_REGISTER))            = (0xaa2a2aaa)
#define DEF_ORIONA_TXRXABB_LDO_CONTROL1()                  (REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL1))                  = (0x8000aaaa)
#define DEF_ORIONA_TXRXABB_LDO_CONTROL2()                  (REG32(ADR_ORIONA_TXRXABB_LDO_CONTROL2))                  = (0x666666c0)
#define DEF_ORIONA_2G_5G_IQDIV_CONTROL1()                  (REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL1))                  = (0xb2afdea0)
#define DEF_ORIONA_2G_5G_IQDIV_CONTROL2()                  (REG32(ADR_ORIONA_2G_5G_IQDIV_CONTROL2))                  = (0x36ada82a)
#define DEF_ORIONA_2G_RX_REGISTER()                        (REG32(ADR_ORIONA_2G_RX_REGISTER))                        = (0x37c7456f)
#define DEF_ORIONA_2G_5G_TSSI__AMP__RSSI()                 (REG32(ADR_ORIONA_2G_5G_TSSI__AMP__RSSI))                 = (0x402a2022)
#define DEF_ORIONA_2GWF_RX_FE_HG_REGISTER()                (REG32(ADR_ORIONA_2GWF_RX_FE_HG_REGISTER))                = (0x1c408093)
#define DEF_ORIONA_2GWF_RX_FE_MG_REGISTER()                (REG32(ADR_ORIONA_2GWF_RX_FE_MG_REGISTER))                = (0x0cc48092)
#define DEF_ORIONA_2GWF_RX_FE_LG_REGISTER()                (REG32(ADR_ORIONA_2GWF_RX_FE_LG_REGISTER))                = (0x1c409801)
#define DEF_ORIONA_2GWF_RX_FE_ULG_REGISTER()               (REG32(ADR_ORIONA_2GWF_RX_FE_ULG_REGISTER))               = (0x0cc49800)
#define DEF_ORIONA_2GBT_RX_FE_HG_REGISTER()                (REG32(ADR_ORIONA_2GBT_RX_FE_HG_REGISTER))                = (0x18408093)
#define DEF_ORIONA_2GBT_RX_FE_MG_REGISTER()                (REG32(ADR_ORIONA_2GBT_RX_FE_MG_REGISTER))                = (0x29cc8092)
#define DEF_ORIONA_2GBT_RX_FE_LG_REGISTER()                (REG32(ADR_ORIONA_2GBT_RX_FE_LG_REGISTER))                = (0x18409801)
#define DEF_ORIONA_2GBT_RX_FE_ULG_REGISTER()               (REG32(ADR_ORIONA_2GBT_RX_FE_ULG_REGISTER))               = (0x08c49800)
#define DEF_ORIONA_2GTX_FE_REGISTER()                      (REG32(ADR_ORIONA_2GTX_FE_REGISTER))                      = (0x00482485)
#define DEF_ORIONA_2GTX_PA_REGISTER()                      (REG32(ADR_ORIONA_2GTX_PA_REGISTER))                      = (0x182333c6)
#define DEF_ORIONA_2GTX_REGISTER()                         (REG32(ADR_ORIONA_2GTX_REGISTER))                         = (0x000001ef)
#define DEF_ORIONA_5GRX_REGISTER()                         (REG32(ADR_ORIONA_5GRX_REGISTER))                         = (0x0df34a2c)
#define DEF_ORIONA_5GWF_RX_FE_HG_REGISTER()                (REG32(ADR_ORIONA_5GWF_RX_FE_HG_REGISTER))                = (0x0240c163)
#define DEF_ORIONA_5GWF_RX_FE_MG_REGISTER()                (REG32(ADR_ORIONA_5GWF_RX_FE_MG_REGISTER))                = (0x00c4c162)
#define DEF_ORIONA_5GWF_RX_FE_LG_REGISTER()                (REG32(ADR_ORIONA_5GWF_RX_FE_LG_REGISTER))                = (0x0240e001)
#define DEF_ORIONA_5GWF_RX_FE_ULG_REGISTER()               (REG32(ADR_ORIONA_5GWF_RX_FE_ULG_REGISTER))               = (0x00c4e000)
#define DEF_ORIONA_5GRX_LNA_SCA_MANUAL_CONTROL()           (REG32(ADR_ORIONA_5GRX_LNA_SCA_MANUAL_CONTROL))           = (0x00000000)
#define DEF_ORIONA_5GRX_LNA_INPUT_SCA_CONTROL()            (REG32(ADR_ORIONA_5GRX_LNA_INPUT_SCA_CONTROL))            = (0x07232333)
#define DEF_ORIONA_5GRX_LNA_LOAD_SCA_CONTROL()             (REG32(ADR_ORIONA_5GRX_LNA_LOAD_SCA_CONTROL))             = (0x09666652)
#define DEF_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG()               (REG32(ADR_ORIONA_2G_5G_RX_LNA_FS_RSSIAVG))               = (0x2b000a66)
#define DEF_ORIONA_5GTX_FE_REGISTER()                      (REG32(ADR_ORIONA_5GTX_FE_REGISTER))                      = (0x004487e4)
#define DEF_ORIONA_5GTX_REGISTER()                         (REG32(ADR_ORIONA_5GTX_REGISTER))                         = (0x680011f4)
#define DEF_ORIONA_5GTX_PGA_CAPSW_CONTROL1()               (REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL1))               = (0x923a923b)
#define DEF_ORIONA_5GTX_PGA_CAPSW_CONTROL2()               (REG32(ADR_ORIONA_5GTX_PGA_CAPSW_CONTROL2))               = (0x92389239)
#define DEF_ORIONA_5GTX_PAFB_CONTROL()                     (REG32(ADR_ORIONA_5GTX_PAFB_CONTROL))                     = (0x00000000)
#define DEF_ORIONA_SX_LDO_LEVEL_REGISTER()                 (REG32(ADR_ORIONA_SX_LDO_LEVEL_REGISTER))                 = (0x198cc633)
#define DEF_ORIONA_SX_EN1_AND_LOOP_SEL()                   (REG32(ADR_ORIONA_SX_EN1_AND_LOOP_SEL))                   = (0xfe40004a)
#define DEF_ORIONA_SX_EN2()                                (REG32(ADR_ORIONA_SX_EN2))                                = (0x000000a8)
#define DEF_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO()           (REG32(ADR_ORIONA_SX_EN_CONTROL_LOOPA_B_VO_LO))           = (0x0554aaaa)
#define DEF_ORIONA_SX_LDO_CONTROL()                        (REG32(ADR_ORIONA_SX_LDO_CONTROL))                        = (0x016aaa11)
#define DEF_ORIONA_SX_LOOPA_FRACTIONAL_AND_INTEGER_8BITS() (REG32(ADR_ORIONA_SX_LOOPA_FRACTIONAL_AND_INTEGER_8BITS)) = (0x23800000)
#define DEF_ORIONA_SX_LOOPB_FRACTIONAL_AND_INTEGER_8BITS() (REG32(ADR_ORIONA_SX_LOOPB_FRACTIONAL_AND_INTEGER_8BITS)) = (0x2f800000)
#define DEF_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP()         (REG32(ADR_ORIONA_SX_XTAL_FREQ__AND_CHANNEL_MAP))         = (0x00000408)
#define DEF_ORIONA_SX_BT_LE_CHANNEL_MAPPING()              (REG32(ADR_ORIONA_SX_BT_LE_CHANNEL_MAPPING))              = (0x00250000)
#define DEF_ORIONA_SX_2GWF_5GWF_CHANNEL_MAPPING()          (REG32(ADR_ORIONA_SX_2GWF_5GWF_CHANNEL_MAPPING))          = (0x00500008)
#define DEF_ORIONA_SX_CHP_KP()                             (REG32(ADR_ORIONA_SX_CHP_KP))                             = (0x1cc231cc)
#define DEF_ORIONA_SX_PFD_CHP()                            (REG32(ADR_ORIONA_SX_PFD_CHP))                            = (0x03b84666)
#define DEF_ORIONA_SX_LPF_BT_2GWF()                        (REG32(ADR_ORIONA_SX_LPF_BT_2GWF))                        = (0x2ac32ac3)
#define DEF_ORIONA_SX_LPF_5GWF()                           (REG32(ADR_ORIONA_SX_LPF_5GWF))                           = (0x00002ac3)
#define DEF_ORIONA_SX_TTL()                                (REG32(ADR_ORIONA_SX_TTL))                                = (0x0c000555)
#define DEF_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL()               (REG32(ADR_ORIONA_SX_LOOPA_VCO_LOGEN_ISEL))               = (0x05284210)
#define DEF_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL()           (REG32(ADR_ORIONA_SX_LOOPB_VCO_LOBF_ISEL_VSEL))           = (0x01115210)
#define DEF_ORIONA_SX_LOOPA_HSDIV_MX_RP()                  (REG32(ADR_ORIONA_SX_LOOPA_HSDIV_MX_RP))                  = (0x00011860)
#define DEF_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM()         (REG32(ADR_ORIONA_SX_LOOPA__LOOPB_DIVIDER___SDM))         = (0x1e151e15)
#define DEF_ORIONA_SXLPA_SBCAL()                           (REG32(ADR_ORIONA_SXLPA_SBCAL))                           = (0x23280500)
#define DEF_ORIONA_SXLPB_SBCAL()                           (REG32(ADR_ORIONA_SXLPB_SBCAL))                           = (0x23280500)
#define DEF_ORIONA_SXLPB_VOAAC_AACTOP()                    (REG32(ADR_ORIONA_SXLPB_VOAAC_AACTOP))                    = (0x0500f58d)
#define DEF_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION()         (REG32(ADR_ORIONA_SXLPA_VOAAC_LOGEN_CALIBRATION))         = (0x00a507dc)
#define DEF_ORIONA_SX_LOOPA_LOGEN_CALIBRATION()            (REG32(ADR_ORIONA_SX_LOOPA_LOGEN_CALIBRATION))            = (0x01008804)
#define DEF_ORIONA_WIFI_HT20_RX_FILTER_REGISTER()          (REG32(ADR_ORIONA_WIFI_HT20_RX_FILTER_REGISTER))          = (0x000001b2)
#define DEF_ORIONA_WIFI_HT40_RX_FILTER_REGISTER()          (REG32(ADR_ORIONA_WIFI_HT40_RX_FILTER_REGISTER))          = (0x00000492)
#define DEF_ORIONA_WIFI_VHT80_RX_FILTER_REGISTER()         (REG32(ADR_ORIONA_WIFI_VHT80_RX_FILTER_REGISTER))         = (0x0000262a)
#define DEF_ORIONA_BT_1M_RX_FILTER_REGISTER()              (REG32(ADR_ORIONA_BT_1M_RX_FILTER_REGISTER))              = (0x000189b2)
#define DEF_ORIONA_BT_2M_RX_FILTER_REGISTER()              (REG32(ADR_ORIONA_BT_2M_RX_FILTER_REGISTER))              = (0x000191b2)
#define DEF_ORIONA_WIFI_BT_TX_FILTER_REGISTER()            (REG32(ADR_ORIONA_WIFI_BT_TX_FILTER_REGISTER))            = (0x01ff012a)
#define DEF_ORIONA_ABB_AFE_CONTROL_REGISTER()              (REG32(ADR_ORIONA_ABB_AFE_CONTROL_REGISTER))              = (0x00000000)
#define DEF_ORIONA_ABB_CONTROL_REGISTER()                  (REG32(ADR_ORIONA_ABB_CONTROL_REGISTER))                  = (0x5aa31aae)
#define DEF_ORIONA_AFE_CONTROL_REGISTER()                  (REG32(ADR_ORIONA_AFE_CONTROL_REGISTER))                  = (0x00042b40)
#define DEF_ORIONA_SARADC_CONTROL_REGISTER()               (REG32(ADR_ORIONA_SARADC_CONTROL_REGISTER))               = (0x28000010)
#define DEF_ORIONA_WF_TX_FILTER_DCOC_REGISTER()            (REG32(ADR_ORIONA_WF_TX_FILTER_DCOC_REGISTER))            = (0x00004040)
#define DEF_ORIONA_BT_TX_FILTER_DCOC_REGISTER()            (REG32(ADR_ORIONA_BT_TX_FILTER_DCOC_REGISTER))            = (0x00004040)
#define DEF_ORIONA_WF_DCOC_IDAC_REGISTER1()                (REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER1))                = (0x20820820)
#define DEF_ORIONA_WF_DCOC_IDAC_REGISTER2()                (REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER2))                = (0x20820820)
#define DEF_ORIONA_WF_DCOC_IDAC_REGISTER3()                (REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER3))                = (0x20820820)
#define DEF_ORIONA_WF_DCOC_IDAC_REGISTER4()                (REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER4))                = (0x20820820)
#define DEF_ORIONA_WF_DCOC_IDAC_REGISTER5()                (REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER5))                = (0x20820820)
#define DEF_ORIONA_WF_DCOC_IDAC_REGISTER6()                (REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER6))                = (0x20820820)
#define DEF_ORIONA_WF_DCOC_IDAC_REGISTER7()                (REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER7))                = (0x20820820)
#define DEF_ORIONA_WF_DCOC_IDAC_REGISTER8()                (REG32(ADR_ORIONA_WF_DCOC_IDAC_REGISTER8))                = (0x20820820)
#define DEF_ORIONA_BT1M_DCOC_IDAC_REGISTER1()              (REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER1))              = (0x20820820)
#define DEF_ORIONA_BT1M_DCOC_IDAC_REGISTER2()              (REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER2))              = (0x20820820)
#define DEF_ORIONA_BT1M_DCOC_IDAC_REGISTER3()              (REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER3))              = (0x00088888)
#define DEF_ORIONA_BT1M_DCOC_IDAC_REGISTER4()              (REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER4))              = (0x00088888)
#define DEF_ORIONA_BT1M_DCOC_IDAC_REGISTER5()              (REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER5))              = (0x20820820)
#define DEF_ORIONA_BT1M_DCOC_IDAC_REGISTER6()              (REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER6))              = (0x20820820)
#define DEF_ORIONA_BT1M_DCOC_IDAC_REGISTER7()              (REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER7))              = (0x00088888)
#define DEF_ORIONA_BT1M_DCOC_IDAC_REGISTER8()              (REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER8))              = (0x00088888)
#define DEF_ORIONA_BT1M_DCOC_IDAC_REGISTER9()              (REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER9))              = (0x20820820)
#define DEF_ORIONA_BT1M_DCOC_IDAC_REGISTER10()             (REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER10))             = (0x20820820)
#define DEF_ORIONA_BT1M_DCOC_IDAC_REGISTER11()             (REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER11))             = (0x00088888)
#define DEF_ORIONA_BT1M_DCOC_IDAC_REGISTER12()             (REG32(ADR_ORIONA_BT1M_DCOC_IDAC_REGISTER12))             = (0x00088888)
#define DEF_ORIONA_BT2M_DCOC_IDAC_REGISTER1()              (REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER1))              = (0x20820820)
#define DEF_ORIONA_BT2M_DCOC_IDAC_REGISTER2()              (REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER2))              = (0x20820820)
#define DEF_ORIONA_BT2M_DCOC_IDAC_REGISTER3()              (REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER3))              = (0x00088888)
#define DEF_ORIONA_BT2M_DCOC_IDAC_REGISTER4()              (REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER4))              = (0x00088888)
#define DEF_ORIONA_BT2M_DCOC_IDAC_REGISTER5()              (REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER5))              = (0x20820820)
#define DEF_ORIONA_BT2M_DCOC_IDAC_REGISTER6()              (REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER6))              = (0x20820820)
#define DEF_ORIONA_BT2M_DCOC_IDAC_REGISTER7()              (REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER7))              = (0x00088888)
#define DEF_ORIONA_BT2M_DCOC_IDAC_REGISTER8()              (REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER8))              = (0x00088888)
#define DEF_ORIONA_BT2M_DCOC_IDAC_REGISTER9()              (REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER9))              = (0x20820820)
#define DEF_ORIONA_BT2M_DCOC_IDAC_REGISTER10()             (REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER10))             = (0x20820820)
#define DEF_ORIONA_BT2M_DCOC_IDAC_REGISTER11()             (REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER11))             = (0x00088888)
#define DEF_ORIONA_BT2M_DCOC_IDAC_REGISTER12()             (REG32(ADR_ORIONA_BT2M_DCOC_IDAC_REGISTER12))             = (0x00088888)
#define DEF_ORIONA_2GWF_2GBT_STB2TRX_TIMER()               (REG32(ADR_ORIONA_2GWF_2GBT_STB2TRX_TIMER))               = (0x1000000a)
#define DEF_ORIONA_2GWIFI_T2R_TIMER_REGISTER()             (REG32(ADR_ORIONA_2GWIFI_T2R_TIMER_REGISTER))             = (0x02000100)
#define DEF_ORIONA_2GWIFI_R2T_TIMER_REGISTER()             (REG32(ADR_ORIONA_2GWIFI_R2T_TIMER_REGISTER))             = (0x00010101)
#define DEF_ORIONA_2GBT_T2R_TIMER()                        (REG32(ADR_ORIONA_2GBT_T2R_TIMER))                        = (0x02000100)
#define DEF_ORIONA_2GBT_R2T_TIMER()                        (REG32(ADR_ORIONA_2GBT_R2T_TIMER))                        = (0x00010101)
#define DEF_ORIONA_2GBT_R2T_T2R_SX_TIMER()                 (REG32(ADR_ORIONA_2GBT_R2T_T2R_SX_TIMER))                 = (0x00000505)
#define DEF_ORIONA_5GWF_STB2TRX_TIMER()                    (REG32(ADR_ORIONA_5GWF_STB2TRX_TIMER))                    = (0x0000000a)
#define DEF_ORIONA_5GWIFI_T2R_TIMER_REGISTER()             (REG32(ADR_ORIONA_5GWIFI_T2R_TIMER_REGISTER))             = (0x02000100)
#define DEF_ORIONA_5GWIFI_R2T_TIMER_REGISTER()             (REG32(ADR_ORIONA_5GWIFI_R2T_TIMER_REGISTER))             = (0x00010101)
#define DEF_ORIONA_2G_CALIBRATION_TIMER_REGISTER()         (REG32(ADR_ORIONA_2G_CALIBRATION_TIMER_REGISTER))         = (0x322a0022)
#define DEF_ORIONA_2G_CALIBRATION_GAIN_REGISTER0()         (REG32(ADR_ORIONA_2G_CALIBRATION_GAIN_REGISTER0))         = (0x00320020)
#define DEF_ORIONA_BT_CALIBRATION_TIMER_GAIN_REGISTER()    (REG32(ADR_ORIONA_BT_CALIBRATION_TIMER_GAIN_REGISTER))    = (0x32020002)
#define DEF_ORIONA_BT_CALIBRATION_GAIN_REGISTER1()         (REG32(ADR_ORIONA_BT_CALIBRATION_GAIN_REGISTER1))         = (0x00000320)
#define DEF_ORIONA_5G_CALIBRATION_TIMER_GAIN_REGISTER()    (REG32(ADR_ORIONA_5G_CALIBRATION_TIMER_GAIN_REGISTER))    = (0x32020002)
#define DEF_ORIONA_5G_CALIBRATION_GAIN_REGISTER1()         (REG32(ADR_ORIONA_5G_CALIBRATION_GAIN_REGISTER1))         = (0x00300020)
#define DEF_ORIONA_WF5G_TX_FILTER_DCOC_REGISTER()          (REG32(ADR_ORIONA_WF5G_TX_FILTER_DCOC_REGISTER))          = (0x00004040)
#define DEF_ORIONA_WF5G_DCOC_IDAC_REGISTER1()              (REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER1))              = (0x20820820)
#define DEF_ORIONA_WF5G_DCOC_IDAC_REGISTER2()              (REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER2))              = (0x20820820)
#define DEF_ORIONA_WF5G_DCOC_IDAC_REGISTER3()              (REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER3))              = (0x20820820)
#define DEF_ORIONA_WF5G_DCOC_IDAC_REGISTER4()              (REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER4))              = (0x20820820)
#define DEF_ORIONA_WF5G_DCOC_IDAC_REGISTER5()              (REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER5))              = (0x20820820)
#define DEF_ORIONA_WF5G_DCOC_IDAC_REGISTER6()              (REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER6))              = (0x20820820)
#define DEF_ORIONA_WF5G_DCOC_IDAC_REGISTER7()              (REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER7))              = (0x20820820)
#define DEF_ORIONA_WF5G_DCOC_IDAC_REGISTER8()              (REG32(ADR_ORIONA_WF5G_DCOC_IDAC_REGISTER8))              = (0x20820820)
#define DEF_ORIONA_2G_TRX_DUMMY_REGISTER()                 (REG32(ADR_ORIONA_2G_TRX_DUMMY_REGISTER))                 = (0xaaaaaaaa)
#define DEF_ORIONA_5G_TRX_DUMMY_REGISTER()                 (REG32(ADR_ORIONA_5G_TRX_DUMMY_REGISTER))                 = (0xaaaaaaaa)
#define DEF_ORIONA_SX_ABB_DUMMY_REGISTER()                 (REG32(ADR_ORIONA_SX_ABB_DUMMY_REGISTER))                 = (0xaaaaaaaa)
#define DEF_ORIONA_READ_ONLY_FLAGS_SX1()                   (REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX1))                   = (0x00000000)
#define DEF_ORIONA_READ_ONLY_FLAGS_SX2()                   (REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX2))                   = (0x00000000)
#define DEF_ORIONA_READ_ONLY_FLAGS_SX3()                   (REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX3))                   = (0x00000000)
#define DEF_ORIONA_READ_ONLY_FLAGS_SX4()                   (REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX4))                   = (0x00000000)
#define DEF_ORIONA_READ_ONLY_FLAGS_SX5()                   (REG32(ADR_ORIONA_READ_ONLY_FLAGS_SX5))                   = (0x00000000)
#define DEF_ORIONA_READ_ONLY_FLAGS_RXADC_SARADC()          (REG32(ADR_ORIONA_READ_ONLY_FLAGS_RXADC_SARADC))          = (0x00000000)
#define DEF_ORIONA_DIGITAL_ADD_ON_0()                      (REG32(ADR_ORIONA_DIGITAL_ADD_ON_0))                      = (0x00000000)
#define DEF_ORIONA_DIGITAL_ADD_ON_1()                      (REG32(ADR_ORIONA_DIGITAL_ADD_ON_1))                      = (0x00000000)
#define DEF_ORIONA_DIGITAL_ADD_ON_2()                      (REG32(ADR_ORIONA_DIGITAL_ADD_ON_2))                      = (0x80000000)
#define DEF_ORIONA_DIGITAL_ADD_ON_3()                      (REG32(ADR_ORIONA_DIGITAL_ADD_ON_3))                      = (0x00000000)
#define DEF_ORIONA_DIGITAL_ADD_ON_4()                      (REG32(ADR_ORIONA_DIGITAL_ADD_ON_4))                      = (0x01000000)
#define DEF_ORIONA_DIGITAL_ADD_ON_5()                      (REG32(ADR_ORIONA_DIGITAL_ADD_ON_5))                      = (0x00000000)
#define DEF_ORIONA_DIGITAL_ADD_ON_6()                      (REG32(ADR_ORIONA_DIGITAL_ADD_ON_6))                      = (0x00000000)
#define DEF_ORIONA_RX_DC_CAL_DDC_RATE()                    (REG32(ADR_ORIONA_RX_DC_CAL_DDC_RATE))                    = (0x00000000)
#define DEF_ORIONA_RX_SARADC_CONTROL()                     (REG32(ADR_ORIONA_RX_SARADC_CONTROL))                     = (0x00000004)
#define DEF_ORIONA_PKT_GEN_LOG_0()                         (REG32(ADR_ORIONA_PKT_GEN_LOG_0))                         = (0x0000000a)
#define DEF_ORIONA_PKT_GEN_LOG_1()                         (REG32(ADR_ORIONA_PKT_GEN_LOG_1))                         = (0x0200ffff)
#define DEF_ORIONA_RF_D_CAL_TOP_1()                        (REG32(ADR_ORIONA_RF_D_CAL_TOP_1))                        = (0x00000000)
#define DEF_ORIONA_RF_D_CAL_TOP_2()                        (REG32(ADR_ORIONA_RF_D_CAL_TOP_2))                        = (0x08003800)
#define DEF_ORIONA_RF_D_CAL_TOP_3()                        (REG32(ADR_ORIONA_RF_D_CAL_TOP_3))                        = (0x03330333)
#define DEF_ORIONA_RF_D_CAL_TOP_4()                        (REG32(ADR_ORIONA_RF_D_CAL_TOP_4))                        = (0x03330333)
#define DEF_ORIONA_RF_D_CAL_TOP_5()                        (REG32(ADR_ORIONA_RF_D_CAL_TOP_5))                        = (0x00000000)
#define DEF_ORIONA_RF_D_CAL_TOP_6()                        (REG32(ADR_ORIONA_RF_D_CAL_TOP_6))                        = (0x001000e5)
#define DEF_ORIONA_RF_D_CAL_TOP_7()                        (REG32(ADR_ORIONA_RF_D_CAL_TOP_7))                        = (0x00000000)
#define DEF_ORIONA_RF_D_CAL_TOP_8()                        (REG32(ADR_ORIONA_RF_D_CAL_TOP_8))                        = (0x00000000)
#define DEF_ORIONA_RF_D_CAL_TOP_9()                        (REG32(ADR_ORIONA_RF_D_CAL_TOP_9))                        = (0x00440044)
#define DEF_ORIONA_HS3W_CTRL1()                            (REG32(ADR_ORIONA_HS3W_CTRL1))                            = (0x00000000)
#define DEF_ORIONA_HS3W_CTRL2()                            (REG32(ADR_ORIONA_HS3W_CTRL2))                            = (0x00000000)
#define DEF_ORIONA_HS3W_CTRL3()                            (REG32(ADR_ORIONA_HS3W_CTRL3))                            = (0x60000000)
#define DEF_ORIONA_RF_D_MODE_CTRL()                        (REG32(ADR_ORIONA_RF_D_MODE_CTRL))                        = (0x00000000)
#define DEF_ORIONA_HS3W_READ_OUT_1()                       (REG32(ADR_ORIONA_HS3W_READ_OUT_1))                       = (0x00000000)
#define DEF_ORIONA_HS3W_READ_OUT_2()                       (REG32(ADR_ORIONA_HS3W_READ_OUT_2))                       = (0x00000000)
#define DEF_ORIONA_HS3W_READ_OUT_3()                       (REG32(ADR_ORIONA_HS3W_READ_OUT_3))                       = (0x00000000)
#define DEF_ORIONA_SX_LOCK_FREQ_1()                        (REG32(ADR_ORIONA_SX_LOCK_FREQ_1))                        = (0x00000000)
#define DEF_ORIONA_SX_LOCK_FREQ_2()                        (REG32(ADR_ORIONA_SX_LOCK_FREQ_2))                        = (0x00000000)
#define DEF_ORIONA_HS5W_READ_OUT_1()                       (REG32(ADR_ORIONA_HS5W_READ_OUT_1))                       = (0x00000000)
#define DEF_ORIONA_HS5W_READ_OUT_2()                       (REG32(ADR_ORIONA_HS5W_READ_OUT_2))                       = (0x00000000)
#define DEF_ORIONA_HS5W_READ_OUT_3()                       (REG32(ADR_ORIONA_HS5W_READ_OUT_3))                       = (0x00000000)
#define DEF_ORIONA_RF_5G_TX_PARTITION_BAND1()              (REG32(ADR_ORIONA_RF_5G_TX_PARTITION_BAND1))              = (0x13ec157c)
#define DEF_ORIONA_RF_5G_TX_PARTITION_BAND2()              (REG32(ADR_ORIONA_RF_5G_TX_PARTITION_BAND2))              = (0x00001644)
#define DEF_ORIONA_WIFI_PADPD_F0_GAIN_REG0()               (REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG0))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F0_GAIN_REG1()               (REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG1))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F0_GAIN_REG2()               (REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG2))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F0_GAIN_REG3()               (REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG3))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F0_GAIN_REG4()               (REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG4))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F0_GAIN_REG5()               (REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG5))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F0_GAIN_REG6()               (REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG6))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F0_GAIN_REG7()               (REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG7))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F0_GAIN_REG8()               (REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG8))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F0_GAIN_REG9()               (REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REG9))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F0_GAIN_REGA()               (REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REGA))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F0_GAIN_REGB()               (REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REGB))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F0_GAIN_REGC()               (REG32(ADR_ORIONA_WIFI_PADPD_F0_GAIN_REGC))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F0_PHASE_REG0()              (REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG0))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F0_PHASE_REG1()              (REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG1))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F0_PHASE_REG2()              (REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG2))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F0_PHASE_REG3()              (REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG3))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F0_PHASE_REG4()              (REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG4))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F0_PHASE_REG5()              (REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG5))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F0_PHASE_REG6()              (REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG6))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F0_PHASE_REG7()              (REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG7))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F0_PHASE_REG8()              (REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG8))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F0_PHASE_REG9()              (REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REG9))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F0_PHASE_REGA()              (REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REGA))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F0_PHASE_REGB()              (REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REGB))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F0_PHASE_REGC()              (REG32(ADR_ORIONA_WIFI_PADPD_F0_PHASE_REGC))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F1_GAIN_REG0()               (REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG0))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F1_GAIN_REG1()               (REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG1))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F1_GAIN_REG2()               (REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG2))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F1_GAIN_REG3()               (REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG3))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F1_GAIN_REG4()               (REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG4))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F1_GAIN_REG5()               (REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG5))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F1_GAIN_REG6()               (REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG6))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F1_GAIN_REG7()               (REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG7))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F1_GAIN_REG8()               (REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG8))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F1_GAIN_REG9()               (REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REG9))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F1_GAIN_REGA()               (REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REGA))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F1_GAIN_REGB()               (REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REGB))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F1_GAIN_REGC()               (REG32(ADR_ORIONA_WIFI_PADPD_F1_GAIN_REGC))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F1_PHASE_REG0()              (REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG0))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F1_PHASE_REG1()              (REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG1))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F1_PHASE_REG2()              (REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG2))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F1_PHASE_REG3()              (REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG3))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F1_PHASE_REG4()              (REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG4))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F1_PHASE_REG5()              (REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG5))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F1_PHASE_REG6()              (REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG6))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F1_PHASE_REG7()              (REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG7))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F1_PHASE_REG8()              (REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG8))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F1_PHASE_REG9()              (REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REG9))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F1_PHASE_REGA()              (REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REGA))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F1_PHASE_REGB()              (REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REGB))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F1_PHASE_REGC()              (REG32(ADR_ORIONA_WIFI_PADPD_F1_PHASE_REGC))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F2_GAIN_REG0()               (REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG0))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F2_GAIN_REG1()               (REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG1))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F2_GAIN_REG2()               (REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG2))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F2_GAIN_REG3()               (REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG3))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F2_GAIN_REG4()               (REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG4))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F2_GAIN_REG5()               (REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG5))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F2_GAIN_REG6()               (REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG6))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F2_GAIN_REG7()               (REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG7))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F2_GAIN_REG8()               (REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG8))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F2_GAIN_REG9()               (REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REG9))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F2_GAIN_REGA()               (REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REGA))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F2_GAIN_REGB()               (REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REGB))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F2_GAIN_REGC()               (REG32(ADR_ORIONA_WIFI_PADPD_F2_GAIN_REGC))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F2_PHASE_REG0()              (REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG0))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F2_PHASE_REG1()              (REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG1))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F2_PHASE_REG2()              (REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG2))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F2_PHASE_REG3()              (REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG3))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F2_PHASE_REG4()              (REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG4))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F2_PHASE_REG5()              (REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG5))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F2_PHASE_REG6()              (REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG6))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F2_PHASE_REG7()              (REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG7))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F2_PHASE_REG8()              (REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG8))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F2_PHASE_REG9()              (REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REG9))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F2_PHASE_REGA()              (REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REGA))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F2_PHASE_REGB()              (REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REGB))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F2_PHASE_REGC()              (REG32(ADR_ORIONA_WIFI_PADPD_F2_PHASE_REGC))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F3_GAIN_REG0()               (REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG0))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F3_GAIN_REG1()               (REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG1))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F3_GAIN_REG2()               (REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG2))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F3_GAIN_REG3()               (REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG3))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F3_GAIN_REG4()               (REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG4))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F3_GAIN_REG5()               (REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG5))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F3_GAIN_REG6()               (REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG6))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F3_GAIN_REG7()               (REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG7))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F3_GAIN_REG8()               (REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG8))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F3_GAIN_REG9()               (REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REG9))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F3_GAIN_REGA()               (REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REGA))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F3_GAIN_REGB()               (REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REGB))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F3_GAIN_REGC()               (REG32(ADR_ORIONA_WIFI_PADPD_F3_GAIN_REGC))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_F3_PHASE_REG0()              (REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG0))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F3_PHASE_REG1()              (REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG1))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F3_PHASE_REG2()              (REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG2))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F3_PHASE_REG3()              (REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG3))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F3_PHASE_REG4()              (REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG4))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F3_PHASE_REG5()              (REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG5))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F3_PHASE_REG6()              (REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG6))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F3_PHASE_REG7()              (REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG7))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F3_PHASE_REG8()              (REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG8))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F3_PHASE_REG9()              (REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REG9))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F3_PHASE_REGA()              (REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REGA))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F3_PHASE_REGB()              (REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REGB))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_F3_PHASE_REGC()              (REG32(ADR_ORIONA_WIFI_PADPD_F3_PHASE_REGC))              = (0x00000000)
#define DEF_ORIONA_TX_IQ_COMP_2G()                         (REG32(ADR_ORIONA_TX_IQ_COMP_2G))                         = (0x00000000)
#define DEF_ORIONA_TX_IQ_COMP_5G()                         (REG32(ADR_ORIONA_TX_IQ_COMP_5G))                         = (0x00000000)
#define DEF_ORIONA_RX_IQ_COMP_2G()                         (REG32(ADR_ORIONA_RX_IQ_COMP_2G))                         = (0x00000000)
#define DEF_ORIONA_RX_IQ_COMP_5G_20_0()                    (REG32(ADR_ORIONA_RX_IQ_COMP_5G_20_0))                    = (0x00000000)
#define DEF_ORIONA_RX_IQ_COMP_5G_20_1()                    (REG32(ADR_ORIONA_RX_IQ_COMP_5G_20_1))                    = (0x00000000)
#define DEF_ORIONA_RX_IQ_COMP_5G_40_0()                    (REG32(ADR_ORIONA_RX_IQ_COMP_5G_40_0))                    = (0x00000000)
#define DEF_ORIONA_RX_IQ_COMP_5G_40_1()                    (REG32(ADR_ORIONA_RX_IQ_COMP_5G_40_1))                    = (0x00000000)
#define DEF_ORIONA_RX_IQ_COMP_5G_80_0()                    (REG32(ADR_ORIONA_RX_IQ_COMP_5G_80_0))                    = (0x00000000)
#define DEF_ORIONA_RX_IQ_COMP_5G_80_1()                    (REG32(ADR_ORIONA_RX_IQ_COMP_5G_80_1))                    = (0x00000000)
#define DEF_ORIONA_RX_IQ_COMP_BT()                         (REG32(ADR_ORIONA_RX_IQ_COMP_BT))                         = (0x00000000)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_00()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_00))                   = (0x001d0039)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_01()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_01))                   = (0x04560872)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_02()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_02))                   = (0x088f10ac)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_03()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_03))                   = (0x14c818e5)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_04()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_04))                   = (0x2102291e)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_05()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_05))                   = (0x313b3958)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_06()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_06))                   = (0x45755192)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_07()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_07))                   = (0x5daf69cb)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_08()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_08))                   = (0x01df01bf)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_09()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_09))                   = (0x01a00181)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_0A()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_0A))                   = (0x01620143)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_0B()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_0B))                   = (0x01250107)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_0C()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_0C))                   = (0x00e900cb)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_0D()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_0D))                   = (0x00ad0090)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_0E()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_0E))                   = (0x00730056)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_0F()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_0F))                   = (0x0039001c)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_10()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_10))                   = (0x03e403c8)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_11()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_11))                   = (0x03ac0390)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_12()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_12))                   = (0x0375035a)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_13()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_13))                   = (0x033f0324)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_14()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_14))                   = (0x030902ef)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_15()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_15))                   = (0x02d402ba)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_16()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_16))                   = (0x02a00286)
#define DEF_ORIONA_TX_IQ_COMP_TABLE_17()                   (REG32(ADR_ORIONA_TX_IQ_COMP_TABLE_17))                   = (0x0000026d)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_00()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_00))                   = (0x001d0039)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_01()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_01))                   = (0x04560872)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_02()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_02))                   = (0x088f10ac)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_03()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_03))                   = (0x14c818e5)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_04()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_04))                   = (0x2102291e)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_05()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_05))                   = (0x313b3958)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_06()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_06))                   = (0x45755192)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_07()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_07))                   = (0x5daf69cb)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_08()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_08))                   = (0x01df01bf)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_09()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_09))                   = (0x01a00181)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_0A()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_0A))                   = (0x01620143)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_0B()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_0B))                   = (0x01250107)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_0C()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_0C))                   = (0x00e900cb)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_0D()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_0D))                   = (0x00ad0090)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_0E()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_0E))                   = (0x00730056)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_0F()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_0F))                   = (0x0039001c)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_10()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_10))                   = (0x03e403c8)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_11()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_11))                   = (0x03ac0390)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_12()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_12))                   = (0x0375035a)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_13()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_13))                   = (0x033f0324)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_14()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_14))                   = (0x030902ef)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_15()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_15))                   = (0x02d402ba)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_16()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_16))                   = (0x02a00286)
#define DEF_ORIONA_RX_IQ_COMP_TABLE_17()                   (REG32(ADR_ORIONA_RX_IQ_COMP_TABLE_17))                   = (0x0000026d)
#define DEF_ORIONA_WIFI_PADPD_CAL_TONEGEN_REG()            (REG32(ADR_ORIONA_WIFI_PADPD_CAL_TONEGEN_REG))            = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_CAL_RX_PADPD_REG()           (REG32(ADR_ORIONA_WIFI_PADPD_CAL_RX_PADPD_REG))           = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_CAL_RX_RO()                  (REG32(ADR_ORIONA_WIFI_PADPD_CAL_RX_RO))                  = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_CFR()                        (REG32(ADR_ORIONA_WIFI_PADPD_CFR))                        = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_DC_RM()                      (REG32(ADR_ORIONA_WIFI_PADPD_DC_RM))                      = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_TXIQ_CLIP_REG()              (REG32(ADR_ORIONA_WIFI_PADPD_TXIQ_CLIP_REG))              = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_TXIQ_CONTROL_REG()           (REG32(ADR_ORIONA_WIFI_PADPD_TXIQ_CONTROL_REG))           = (0x00000080)
#define DEF_ORIONA_WIFI_PADPD_TXIQ_DPD_DC_REG()            (REG32(ADR_ORIONA_WIFI_PADPD_TXIQ_DPD_DC_REG))            = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_TXIQ_DC_OFFSET_REG()         (REG32(ADR_ORIONA_WIFI_PADPD_TXIQ_DC_OFFSET_REG))         = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_2G_CONTROL_REG()             (REG32(ADR_ORIONA_WIFI_PADPD_2G_CONTROL_REG))             = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_2G_GAIN_REG0()               (REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG0))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_2G_GAIN_REG1()               (REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG1))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_2G_GAIN_REG2()               (REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG2))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_2G_GAIN_REG3()               (REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG3))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_2G_GAIN_REG4()               (REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG4))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_2G_GAIN_REG5()               (REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG5))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_2G_GAIN_REG6()               (REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG6))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_2G_GAIN_REG7()               (REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG7))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_2G_GAIN_REG8()               (REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG8))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_2G_GAIN_REG9()               (REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REG9))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_2G_GAIN_REGA()               (REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REGA))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_2G_GAIN_REGB()               (REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REGB))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_2G_GAIN_REGC()               (REG32(ADR_ORIONA_WIFI_PADPD_2G_GAIN_REGC))               = (0x02000200)
#define DEF_ORIONA_WIFI_PADPD_2G_PHASE_REG0()              (REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG0))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_2G_PHASE_REG1()              (REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG1))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_2G_PHASE_REG2()              (REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG2))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_2G_PHASE_REG3()              (REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG3))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_2G_PHASE_REG4()              (REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG4))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_2G_PHASE_REG5()              (REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG5))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_2G_PHASE_REG6()              (REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG6))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_2G_PHASE_REG7()              (REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG7))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_2G_PHASE_REG8()              (REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG8))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_2G_PHASE_REG9()              (REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REG9))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_2G_PHASE_REGA()              (REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REGA))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_2G_PHASE_REGB()              (REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REGB))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_2G_PHASE_REGC()              (REG32(ADR_ORIONA_WIFI_PADPD_2G_PHASE_REGC))              = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_5G_BB_GAIN_REG()             (REG32(ADR_ORIONA_WIFI_PADPD_5G_BB_GAIN_REG))             = (0x80808080)
#define DEF_ORIONA_WIFI_PADPD_2G_BB_GAIN_REG()             (REG32(ADR_ORIONA_WIFI_PADPD_2G_BB_GAIN_REG))             = (0x00000080)
#define DEF_ORIONA_WIFI_PADPD_TX_GAIN_0P5DB_REG()          (REG32(ADR_ORIONA_WIFI_PADPD_TX_GAIN_0P5DB_REG))          = (0x00800080)
#define DEF_ORIONA_IQIB_REG_00()                           (REG32(ADR_ORIONA_IQIB_REG_00))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_01()                           (REG32(ADR_ORIONA_IQIB_REG_01))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_02()                           (REG32(ADR_ORIONA_IQIB_REG_02))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_03()                           (REG32(ADR_ORIONA_IQIB_REG_03))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_04()                           (REG32(ADR_ORIONA_IQIB_REG_04))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_05()                           (REG32(ADR_ORIONA_IQIB_REG_05))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_06()                           (REG32(ADR_ORIONA_IQIB_REG_06))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_07()                           (REG32(ADR_ORIONA_IQIB_REG_07))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_08()                           (REG32(ADR_ORIONA_IQIB_REG_08))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_09()                           (REG32(ADR_ORIONA_IQIB_REG_09))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_0A()                           (REG32(ADR_ORIONA_IQIB_REG_0A))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_0B()                           (REG32(ADR_ORIONA_IQIB_REG_0B))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_0C()                           (REG32(ADR_ORIONA_IQIB_REG_0C))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_0D()                           (REG32(ADR_ORIONA_IQIB_REG_0D))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_0E()                           (REG32(ADR_ORIONA_IQIB_REG_0E))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_0F()                           (REG32(ADR_ORIONA_IQIB_REG_0F))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_10()                           (REG32(ADR_ORIONA_IQIB_REG_10))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_11()                           (REG32(ADR_ORIONA_IQIB_REG_11))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_12()                           (REG32(ADR_ORIONA_IQIB_REG_12))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_13()                           (REG32(ADR_ORIONA_IQIB_REG_13))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_14()                           (REG32(ADR_ORIONA_IQIB_REG_14))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_15()                           (REG32(ADR_ORIONA_IQIB_REG_15))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_16()                           (REG32(ADR_ORIONA_IQIB_REG_16))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_17()                           (REG32(ADR_ORIONA_IQIB_REG_17))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_18()                           (REG32(ADR_ORIONA_IQIB_REG_18))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_19()                           (REG32(ADR_ORIONA_IQIB_REG_19))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_1A()                           (REG32(ADR_ORIONA_IQIB_REG_1A))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_1B()                           (REG32(ADR_ORIONA_IQIB_REG_1B))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_1C()                           (REG32(ADR_ORIONA_IQIB_REG_1C))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_1D()                           (REG32(ADR_ORIONA_IQIB_REG_1D))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_1E()                           (REG32(ADR_ORIONA_IQIB_REG_1E))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_1F()                           (REG32(ADR_ORIONA_IQIB_REG_1F))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_20()                           (REG32(ADR_ORIONA_IQIB_REG_20))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_21()                           (REG32(ADR_ORIONA_IQIB_REG_21))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_22()                           (REG32(ADR_ORIONA_IQIB_REG_22))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_23()                           (REG32(ADR_ORIONA_IQIB_REG_23))                           = (0x00000000)
#define DEF_ORIONA_IQIB_REG_24()                           (REG32(ADR_ORIONA_IQIB_REG_24))                           = (0x00000001)
#define DEF_ORIONA_IQIB_REG_25()                           (REG32(ADR_ORIONA_IQIB_REG_25))                           = (0x00000000)
#define DEF_ORIONA_WIFI_PADPD_RESERVED_REG()               (REG32(ADR_ORIONA_WIFI_PADPD_RESERVED_REG))               = (0x00000000)
#define DEF_ORIONA_XO_REGISTER()                           (REG32(ADR_ORIONA_XO_REGISTER))                           = (0x24808015)
#define DEF_ORIONA_FDB_REGISTER()                          (REG32(ADR_ORIONA_FDB_REGISTER))                          = (0x24221000)
#define DEF_ORIONA_FDB_XO_REGISTER2()                      (REG32(ADR_ORIONA_FDB_XO_REGISTER2))                      = (0x700006a5)
#define DEF_ORIONA_DCDC()                                  (REG32(ADR_ORIONA_DCDC))                                  = (0x0b9ebdc0)
#define DEF_ORIONA_DLDO_AND_DCDC()                         (REG32(ADR_ORIONA_DLDO_AND_DCDC))                         = (0x3aaa0010)
#define DEF_ORIONA_DPLL_TOP_REGISTER_1()                   (REG32(ADR_ORIONA_DPLL_TOP_REGISTER_1))                   = (0x306c2442)
#define DEF_ORIONA_DPLL_TOP_REGISTER_2()                   (REG32(ADR_ORIONA_DPLL_TOP_REGISTER_2))                   = (0x0072a7f8)
#define DEF_ORIONA_DPLL_CKT_REGISTER()                     (REG32(ADR_ORIONA_DPLL_CKT_REGISTER))                     = (0x481559a5)
#define DEF_ORIONA_DPLL_FB_DIVISION__REGISTERS()           (REG32(ADR_ORIONA_DPLL_FB_DIVISION__REGISTERS))           = (0x24ec4ec5)
#define DEF_ORIONA_SLEEP_MODE__REGISTERS()                 (REG32(ADR_ORIONA_SLEEP_MODE__REGISTERS))                 = (0x00808000)
#define DEF_ORIONA_READ_ONLY_FLAGS_FDBXO()                 (REG32(ADR_ORIONA_READ_ONLY_FLAGS_FDBXO))                 = (0x00000000)
#define DEF_ORIONA_PMU_REG_3()                             (REG32(ADR_ORIONA_PMU_REG_3))                             = (0x00000000)
#define DEF_ORIONA_PMU_REG_4()                             (REG32(ADR_ORIONA_PMU_REG_4))                             = (0x15d98900)
#define DEF_ORIONA_PMU_REG_5()                             (REG32(ADR_ORIONA_PMU_REG_5))                             = (0xaaaaaaa8)
#define DEF_ORIONA_PMU_SLEEP_REG_1()                       (REG32(ADR_ORIONA_PMU_SLEEP_REG_1))                       = (0x00000000)
#define DEF_ORIONA_PMU_SLEEP_REG_2()                       (REG32(ADR_ORIONA_PMU_SLEEP_REG_2))                       = (0x00000040)
#define DEF_ORIONA_PMU_RTC_REG_0()                         (REG32(ADR_ORIONA_PMU_RTC_REG_0))                         = (0x00007d00)
#define DEF_ORIONA_PMU_RTC_REG_1()                         (REG32(ADR_ORIONA_PMU_RTC_REG_1))                         = (0x00000003)
#define DEF_ORIONA_PMU_RTC_REG_2()                         (REG32(ADR_ORIONA_PMU_RTC_REG_2))                         = (0x00000000)
#define DEF_ORIONA_PMU_RTC_REG_3()                         (REG32(ADR_ORIONA_PMU_RTC_REG_3))                         = (0x00000000)
#define DEF_ORIONA_PAD_MUX()                               (REG32(ADR_ORIONA_PAD_MUX))                               = (0x00000000)
#define DEF_ORIONA_PMU_CTRL_REG()                          (REG32(ADR_ORIONA_PMU_CTRL_REG))                          = (0x00000010)
#define DEF_ORIONA_PMU_STATE_REG()                         (REG32(ADR_ORIONA_PMU_STATE_REG))                         = (0x00000000)
#define DEF_ORIONA_PMU_SLEEP_RO()                          (REG32(ADR_ORIONA_PMU_SLEEP_RO))                          = (0x00000000)
#define DEF_MODE_REGISTER()                                (REG32(ADR_MODE_REGISTER))                                = (0x00000408)
#define DEF_2G_RX_GAIN_CONTROL_AND_TRX_PAD_SW()            (REG32(ADR_2G_RX_GAIN_CONTROL_AND_TRX_PAD_SW))            = (0x00000000)
#define DEF_2G_TX_GAIN_CONTROL()                           (REG32(ADR_2G_TX_GAIN_CONTROL))                           = (0xfff3def1)
#define DEF_2G_TRX_MAN_ENABLE_REGISTER()                   (REG32(ADR_2G_TRX_MAN_ENABLE_REGISTER))                   = (0x288a28aa)
#define DEF_2G_TRX_CAL__SWITCH_MAN_ENABLE_REGISTER()       (REG32(ADR_2G_TRX_CAL__SWITCH_MAN_ENABLE_REGISTER))       = (0x000000aa)
#define DEF_TXRX_COPIN_CONTROL()                           (REG32(ADR_TXRX_COPIN_CONTROL))                           = (0x00088084)
#define DEF_RXFEABB_TXLPF_ABB_LDO_CONTROL()                (REG32(ADR_RXFEABB_TXLPF_ABB_LDO_CONTROL))                = (0x154002aa)
#define DEF_2G_TRX_IQDIV_CONTROL()                         (REG32(ADR_2G_TRX_IQDIV_CONTROL))                         = (0x4aa00fea)
#define DEF_2G_RX_REGISTER()                               (REG32(ADR_2G_RX_REGISTER))                               = (0x2c674d6f)
#define DEF_2G_TSSI__AMP__RSSI()                           (REG32(ADR_2G_TSSI__AMP__RSSI))                           = (0x40280022)
#define DEF_2GWF_RX_FE_HG_REGISTER()                       (REG32(ADR_2GWF_RX_FE_HG_REGISTER))                       = (0x9c40c0df)
#define DEF_2GWF_RX_FE_MG_REGISTER()                       (REG32(ADR_2GWF_RX_FE_MG_REGISTER))                       = (0x0cc4c0de)
#define DEF_2GWF_RX_FE_LG_REGISTER()                       (REG32(ADR_2GWF_RX_FE_LG_REGISTER))                       = (0x9c40d801)
#define DEF_2GWF_RX_FE_ULG_REGISTER()                      (REG32(ADR_2GWF_RX_FE_ULG_REGISTER))                      = (0x8cc4d800)
#define DEF_2GBT_RX_FE_HG_REGISTER()                       (REG32(ADR_2GBT_RX_FE_HG_REGISTER))                       = (0x9840c0df)
#define DEF_2GBT_RX_FE_MG_REGISTER()                       (REG32(ADR_2GBT_RX_FE_MG_REGISTER))                       = (0x0cc4c0de)
#define DEF_2GBT_RX_FE_LG_REGISTER()                       (REG32(ADR_2GBT_RX_FE_LG_REGISTER))                       = (0x9840d801)
#define DEF_2GBT_RX_FE_ULG_REGISTER()                      (REG32(ADR_2GBT_RX_FE_ULG_REGISTER))                      = (0x88c4d800)
#define DEF_2GTX_FE_REGISTER()                             (REG32(ADR_2GTX_FE_REGISTER))                             = (0x37072484)
#define DEF_LPTX_FE_REGISTER()                             (REG32(ADR_LPTX_FE_REGISTER))                             = (0x37072464)
#define DEF_BTTX_FE_REGISTER()                             (REG32(ADR_BTTX_FE_REGISTER))                             = (0x37032484)
#define DEF_TX_PGA_REGISTER()                              (REG32(ADR_TX_PGA_REGISTER))                              = (0x1f87e1ff)
#define DEF_2G_5G_RX_LNA_FS_RSSIAVG()                      (REG32(ADR_2G_5G_RX_LNA_FS_RSSIAVG))                      = (0x2b000206)
#define DEF_SX_LDO_CONTROL_REGISTER()                      (REG32(ADR_SX_LDO_CONTROL_REGISTER))                      = (0x000aa955)
#define DEF_SX_EN1()                                       (REG32(ADR_SX_EN1))                                       = (0xfa8a9002)
#define DEF_SX_EN2()                                       (REG32(ADR_SX_EN2))                                       = (0x005400a8)
#define DEF_SX_EN_CONTROL_VO_LO()                          (REG32(ADR_SX_EN_CONTROL_VO_LO))                          = (0x0a0aaaaa)
#define DEF_SX_FRACTIONAL_AND_INTEGER_8BITS()              (REG32(ADR_SX_FRACTIONAL_AND_INTEGER_8BITS))              = (0x3e800000)
#define DEF_SX_XTAL_FREQ__AND_CHANNEL_MAP()                (REG32(ADR_SX_XTAL_FREQ__AND_CHANNEL_MAP))                = (0x00000408)
#define DEF_SX_BT_LE_CHANNEL_MAPPING()                     (REG32(ADR_SX_BT_LE_CHANNEL_MAPPING))                     = (0x00250000)
#define DEF_SX_2GWF_5GWF_CHANNEL_MAPPING()                 (REG32(ADR_SX_2GWF_5GWF_CHANNEL_MAPPING))                 = (0x00500008)
#define DEF_SX_CHP_KP()                                    (REG32(ADR_SX_CHP_KP))                                    = (0x0000c30c)
#define DEF_SX_PFD_CHP()                                   (REG32(ADR_SX_PFD_CHP))                                   = (0x44b9eccd)
#define DEF_SX_LPF_2GWF_2GBT()                             (REG32(ADR_SX_LPF_2GWF_2GBT))                             = (0x2aa22aa2)
#define DEF_SX_LPF_5GWF()                                  (REG32(ADR_SX_LPF_5GWF))                                  = (0x00002aa2)
#define DEF_SX_TTL()                                       (REG32(ADR_SX_TTL))                                       = (0x12000155)
#define DEF_SX_VCO_ISEL()                                  (REG32(ADR_SX_VCO_ISEL))                                  = (0x0ca00030)
#define DEF_SX_VOBF_HSDIV_MX_RP()                          (REG32(ADR_SX_VOBF_HSDIV_MX_RP))                          = (0x06018012)
#define DEF_SX_DIVIDER___SDM()                             (REG32(ADR_SX_DIVIDER___SDM))                             = (0x00001e15)
#define DEF_SX_SBCAL()                                     (REG32(ADR_SX_SBCAL))                                     = (0x1fe68500)
#define DEF_SX_VOAAC_LOGEN_CALIBRATION()                   (REG32(ADR_SX_VOAAC_LOGEN_CALIBRATION))                   = (0x00b50fba)
#define DEF_SX_LOGEN_CALIBRATION()                         (REG32(ADR_SX_LOGEN_CALIBRATION))                         = (0x00826413)
#define DEF_WIFI_HT20_RX_FILTER_REGISTER()                 (REG32(ADR_WIFI_HT20_RX_FILTER_REGISTER))                 = (0x000001b2)
#define DEF_WIFI_HT40_RX_FILTER_REGISTER()                 (REG32(ADR_WIFI_HT40_RX_FILTER_REGISTER))                 = (0x00000492)
#define DEF_WIFI_VHT80_RX_FILTER_REGISTER()                (REG32(ADR_WIFI_VHT80_RX_FILTER_REGISTER))                = (0x0000262a)
#define DEF_BT_1M_RX_FILTER_REGISTER()                     (REG32(ADR_BT_1M_RX_FILTER_REGISTER))                     = (0x000189b2)
#define DEF_BT_2M_RX_FILTER_REGISTER()                     (REG32(ADR_BT_2M_RX_FILTER_REGISTER))                     = (0x000191b2)
#define DEF_WIFI_BT_TX_FILTER_REGISTER()                   (REG32(ADR_WIFI_BT_TX_FILTER_REGISTER))                   = (0x01ff012a)
#define DEF_ABB_AFE_CONTROL_REGISTER()                     (REG32(ADR_ABB_AFE_CONTROL_REGISTER))                     = (0x00000000)
#define DEF_ABB_CONTROL_REGISTER()                         (REG32(ADR_ABB_CONTROL_REGISTER))                         = (0x5aa31aae)
#define DEF_AFE_CONTROL_REGISTER()                         (REG32(ADR_AFE_CONTROL_REGISTER))                         = (0x00042740)
#define DEF_SARADC_CONTROL_REGISTER()                      (REG32(ADR_SARADC_CONTROL_REGISTER))                      = (0x28000010)
#define DEF_WF_TX_FILTER_DCOC_REGISTER()                   (REG32(ADR_WF_TX_FILTER_DCOC_REGISTER))                   = (0x00004040)
#define DEF_BT_TX_FILTER_DCOC_REGISTER()                   (REG32(ADR_BT_TX_FILTER_DCOC_REGISTER))                   = (0x00004040)
#define DEF_WF_DCOC_IDAC_REGISTER1()                       (REG32(ADR_WF_DCOC_IDAC_REGISTER1))                       = (0x20820820)
#define DEF_WF_DCOC_IDAC_REGISTER2()                       (REG32(ADR_WF_DCOC_IDAC_REGISTER2))                       = (0x20820820)
#define DEF_WF_DCOC_IDAC_REGISTER3()                       (REG32(ADR_WF_DCOC_IDAC_REGISTER3))                       = (0x20820820)
#define DEF_WF_DCOC_IDAC_REGISTER4()                       (REG32(ADR_WF_DCOC_IDAC_REGISTER4))                       = (0x20820820)
#define DEF_WF_DCOC_IDAC_REGISTER5()                       (REG32(ADR_WF_DCOC_IDAC_REGISTER5))                       = (0x20820820)
#define DEF_WF_DCOC_IDAC_REGISTER6()                       (REG32(ADR_WF_DCOC_IDAC_REGISTER6))                       = (0x20820820)
#define DEF_WF_DCOC_IDAC_REGISTER7()                       (REG32(ADR_WF_DCOC_IDAC_REGISTER7))                       = (0x20820820)
#define DEF_WF_DCOC_IDAC_REGISTER8()                       (REG32(ADR_WF_DCOC_IDAC_REGISTER8))                       = (0x20820820)
#define DEF_BT1M_DCOC_IDAC_REGISTER1()                     (REG32(ADR_BT1M_DCOC_IDAC_REGISTER1))                     = (0x20820820)
#define DEF_BT1M_DCOC_IDAC_REGISTER2()                     (REG32(ADR_BT1M_DCOC_IDAC_REGISTER2))                     = (0x20820820)
#define DEF_BT1M_DCOC_IDAC_REGISTER3()                     (REG32(ADR_BT1M_DCOC_IDAC_REGISTER3))                     = (0x00088888)
#define DEF_BT1M_DCOC_IDAC_REGISTER4()                     (REG32(ADR_BT1M_DCOC_IDAC_REGISTER4))                     = (0x00088888)
#define DEF_BT1M_DCOC_IDAC_REGISTER5()                     (REG32(ADR_BT1M_DCOC_IDAC_REGISTER5))                     = (0x20820820)
#define DEF_BT1M_DCOC_IDAC_REGISTER6()                     (REG32(ADR_BT1M_DCOC_IDAC_REGISTER6))                     = (0x20820820)
#define DEF_BT1M_DCOC_IDAC_REGISTER7()                     (REG32(ADR_BT1M_DCOC_IDAC_REGISTER7))                     = (0x00088888)
#define DEF_BT1M_DCOC_IDAC_REGISTER8()                     (REG32(ADR_BT1M_DCOC_IDAC_REGISTER8))                     = (0x00088888)
#define DEF_BT2M_DCOC_IDAC_REGISTER1()                     (REG32(ADR_BT2M_DCOC_IDAC_REGISTER1))                     = (0x20820820)
#define DEF_BT2M_DCOC_IDAC_REGISTER2()                     (REG32(ADR_BT2M_DCOC_IDAC_REGISTER2))                     = (0x20820820)
#define DEF_BT2M_DCOC_IDAC_REGISTER3()                     (REG32(ADR_BT2M_DCOC_IDAC_REGISTER3))                     = (0x00088888)
#define DEF_BT2M_DCOC_IDAC_REGISTER4()                     (REG32(ADR_BT2M_DCOC_IDAC_REGISTER4))                     = (0x00088888)
#define DEF_BT2M_DCOC_IDAC_REGISTER5()                     (REG32(ADR_BT2M_DCOC_IDAC_REGISTER5))                     = (0x20820820)
#define DEF_BT2M_DCOC_IDAC_REGISTER6()                     (REG32(ADR_BT2M_DCOC_IDAC_REGISTER6))                     = (0x20820820)
#define DEF_BT2M_DCOC_IDAC_REGISTER7()                     (REG32(ADR_BT2M_DCOC_IDAC_REGISTER7))                     = (0x00088888)
#define DEF_BT2M_DCOC_IDAC_REGISTER8()                     (REG32(ADR_BT2M_DCOC_IDAC_REGISTER8))                     = (0x00088888)
#define DEF_2GWF_2GBT_STB2TRX_TIMER()                      (REG32(ADR_2GWF_2GBT_STB2TRX_TIMER))                      = (0x1400000a)
#define DEF_2GWIFI_T2R_TIMER_REGISTER()                    (REG32(ADR_2GWIFI_T2R_TIMER_REGISTER))                    = (0x02000100)
#define DEF_2GWIFI_R2T_TIMER_REGISTER()                    (REG32(ADR_2GWIFI_R2T_TIMER_REGISTER))                    = (0x00010101)
#define DEF_2GBT_T2R_TIMER()                               (REG32(ADR_2GBT_T2R_TIMER))                               = (0x02000100)
#define DEF_2GBT_R2T_TIMER()                               (REG32(ADR_2GBT_R2T_TIMER))                               = (0x00010101)
#define DEF_2GBT_R2T_T2R_SX_TIMER()                        (REG32(ADR_2GBT_R2T_T2R_SX_TIMER))                        = (0x00200505)
#define DEF_2G_CALIBRATION_TIMER_REGISTER()                (REG32(ADR_2G_CALIBRATION_TIMER_REGISTER))                = (0x322a0022)
#define DEF_2G_CALIBRATION_GAIN_REGISTER0()                (REG32(ADR_2G_CALIBRATION_GAIN_REGISTER0))                = (0x00320020)
#define DEF_BT_CALIBRATION_TIMER_GAIN_REGISTER()           (REG32(ADR_BT_CALIBRATION_TIMER_GAIN_REGISTER))           = (0x32020002)
#define DEF_BT_CALIBRATION_GAIN_REGISTER1()                (REG32(ADR_BT_CALIBRATION_GAIN_REGISTER1))                = (0x00000320)
#define DEF_2G_TRX_DUMMY_REGISTER()                        (REG32(ADR_2G_TRX_DUMMY_REGISTER))                        = (0xaaaaaaaa)
#define DEF_SX_ABB_DUMMY_REGISTER()                        (REG32(ADR_SX_ABB_DUMMY_REGISTER))                        = (0xaaaaaaaa)
#define DEF_READ_ONLY_FLAGS_SX1()                          (REG32(ADR_READ_ONLY_FLAGS_SX1))                          = (0x00000000)
#define DEF_READ_ONLY_FLAGS_SX2()                          (REG32(ADR_READ_ONLY_FLAGS_SX2))                          = (0x00000000)
#define DEF_READ_ONLY_FLAGS_SX3()                          (REG32(ADR_READ_ONLY_FLAGS_SX3))                          = (0x00000000)
#define DEF_READ_ONLY_FLAGS_SX4()                          (REG32(ADR_READ_ONLY_FLAGS_SX4))                          = (0x00000000)
#define DEF_READ_ONLY_FLAGS_RXADC_SARADC()                 (REG32(ADR_READ_ONLY_FLAGS_RXADC_SARADC))                 = (0x00000000)
#define DEF_DIGITAL_ADD_ON_0()                             (REG32(ADR_DIGITAL_ADD_ON_0))                             = (0x00000000)
#define DEF_DIGITAL_ADD_ON_1()                             (REG32(ADR_DIGITAL_ADD_ON_1))                             = (0x00000000)
#define DEF_DIGITAL_ADD_ON_2()                             (REG32(ADR_DIGITAL_ADD_ON_2))                             = (0x80000000)
#define DEF_DIGITAL_ADD_ON_3()                             (REG32(ADR_DIGITAL_ADD_ON_3))                             = (0x00000000)
#define DEF_DIGITAL_ADD_ON_4()                             (REG32(ADR_DIGITAL_ADD_ON_4))                             = (0x01000000)
#define DEF_DIGITAL_ADD_ON_5()                             (REG32(ADR_DIGITAL_ADD_ON_5))                             = (0x00000000)
#define DEF_DIGITAL_ADD_ON_6()                             (REG32(ADR_DIGITAL_ADD_ON_6))                             = (0x00000000)
#define DEF_RX_DC_CAL_DDC_RATE()                           (REG32(ADR_RX_DC_CAL_DDC_RATE))                           = (0x00000000)
#define DEF_RX_SARADC_CONTROL()                            (REG32(ADR_RX_SARADC_CONTROL))                            = (0x00000004)
#define DEF_SX_BT_BLE_LOW_IF_FREQ()                        (REG32(ADR_SX_BT_BLE_LOW_IF_FREQ))                        = (0x09600640)
#define DEF_RF_D_CAL_TOP_1()                               (REG32(ADR_RF_D_CAL_TOP_1))                               = (0x00000000)
#define DEF_RF_D_CAL_TOP_2()                               (REG32(ADR_RF_D_CAL_TOP_2))                               = (0x08003800)
#define DEF_RF_D_CAL_TOP_3()                               (REG32(ADR_RF_D_CAL_TOP_3))                               = (0x03330333)
#define DEF_RF_D_CAL_TOP_4()                               (REG32(ADR_RF_D_CAL_TOP_4))                               = (0x03330333)
#define DEF_RF_D_CAL_TOP_5()                               (REG32(ADR_RF_D_CAL_TOP_5))                               = (0x00000000)
#define DEF_RF_D_CAL_TOP_6()                               (REG32(ADR_RF_D_CAL_TOP_6))                               = (0x001000e5)
#define DEF_RF_D_CAL_TOP_7()                               (REG32(ADR_RF_D_CAL_TOP_7))                               = (0x00000000)
#define DEF_RF_D_CAL_TOP_8()                               (REG32(ADR_RF_D_CAL_TOP_8))                               = (0x00000000)
#define DEF_RF_D_CAL_TOP_9()                               (REG32(ADR_RF_D_CAL_TOP_9))                               = (0x00440044)
#define DEF_HS5W_CTRL1()                                   (REG32(ADR_HS5W_CTRL1))                                   = (0x00000000)
#define DEF_HS5W_CTRL2()                                   (REG32(ADR_HS5W_CTRL2))                                   = (0x00000000)
#define DEF_HS5W_CTRL3()                                   (REG32(ADR_HS5W_CTRL3))                                   = (0x42000000)
#define DEF_RF_D_MODE_CTRL()                               (REG32(ADR_RF_D_MODE_CTRL))                               = (0x00000001)
#define DEF_HS5W_READ_OUT_1()                              (REG32(ADR_HS5W_READ_OUT_1))                              = (0x00000000)
#define DEF_SX_LOCK_FREQ_1()                               (REG32(ADR_SX_LOCK_FREQ_1))                               = (0x00000000)
#define DEF_SX_LOCK_FREQ_2()                               (REG32(ADR_SX_LOCK_FREQ_2))                               = (0x00000000)
#define DEF_HS5W_READ_OUT_2()                              (REG32(ADR_HS5W_READ_OUT_2))                              = (0x00000000)
#define DEF_HS5W_READ_OUT_3()                              (REG32(ADR_HS5W_READ_OUT_3))                              = (0x00000000)
#define DEF_TX_IQ_COMP_2G()                                (REG32(ADR_TX_IQ_COMP_2G))                                = (0x00000000)
#define DEF_RX_IQ_COMP_2G_20_40()                          (REG32(ADR_RX_IQ_COMP_2G_20_40))                          = (0x00000000)
#define DEF_RX_IQ_COMP_2G_80()                             (REG32(ADR_RX_IQ_COMP_2G_80))                             = (0x00000000)
#define DEF_RX_IQ_COMP_BT()                                (REG32(ADR_RX_IQ_COMP_BT))                                = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_00()                          (REG32(ADR_WIFI_PADPD_LEARN_00))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_01()                          (REG32(ADR_WIFI_PADPD_LEARN_01))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_02()                          (REG32(ADR_WIFI_PADPD_LEARN_02))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_03()                          (REG32(ADR_WIFI_PADPD_LEARN_03))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_04()                          (REG32(ADR_WIFI_PADPD_LEARN_04))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_05()                          (REG32(ADR_WIFI_PADPD_LEARN_05))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_06()                          (REG32(ADR_WIFI_PADPD_LEARN_06))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_07()                          (REG32(ADR_WIFI_PADPD_LEARN_07))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_08()                          (REG32(ADR_WIFI_PADPD_LEARN_08))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_09()                          (REG32(ADR_WIFI_PADPD_LEARN_09))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_10()                          (REG32(ADR_WIFI_PADPD_LEARN_10))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_11()                          (REG32(ADR_WIFI_PADPD_LEARN_11))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_12()                          (REG32(ADR_WIFI_PADPD_LEARN_12))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_13()                          (REG32(ADR_WIFI_PADPD_LEARN_13))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_14()                          (REG32(ADR_WIFI_PADPD_LEARN_14))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_15()                          (REG32(ADR_WIFI_PADPD_LEARN_15))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_16()                          (REG32(ADR_WIFI_PADPD_LEARN_16))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_17()                          (REG32(ADR_WIFI_PADPD_LEARN_17))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_18()                          (REG32(ADR_WIFI_PADPD_LEARN_18))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_19()                          (REG32(ADR_WIFI_PADPD_LEARN_19))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_20()                          (REG32(ADR_WIFI_PADPD_LEARN_20))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_21()                          (REG32(ADR_WIFI_PADPD_LEARN_21))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_22()                          (REG32(ADR_WIFI_PADPD_LEARN_22))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_23()                          (REG32(ADR_WIFI_PADPD_LEARN_23))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_24()                          (REG32(ADR_WIFI_PADPD_LEARN_24))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_25()                          (REG32(ADR_WIFI_PADPD_LEARN_25))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_26()                          (REG32(ADR_WIFI_PADPD_LEARN_26))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_27()                          (REG32(ADR_WIFI_PADPD_LEARN_27))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_28()                          (REG32(ADR_WIFI_PADPD_LEARN_28))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_29()                          (REG32(ADR_WIFI_PADPD_LEARN_29))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_30()                          (REG32(ADR_WIFI_PADPD_LEARN_30))                          = (0x00000000)
#define DEF_WIFI_PADPD_LEARN_31()                          (REG32(ADR_WIFI_PADPD_LEARN_31))                          = (0x00000000)
#define DEF_WIFI_PADPD_CAL_RX_SPEC_FFT_REG()               (REG32(ADR_WIFI_PADPD_CAL_RX_SPEC_FFT_REG))               = (0x00500020)
#define DEF_WIFI_PADPD_CAL_TONEGEN_REG()                   (REG32(ADR_WIFI_PADPD_CAL_TONEGEN_REG))                   = (0x00000000)
#define DEF_WIFI_PADPD_CAL_RX_PADPD_REG()                  (REG32(ADR_WIFI_PADPD_CAL_RX_PADPD_REG))                  = (0x00000000)
#define DEF_WIFI_PADPD_CAL_RX_RO()                         (REG32(ADR_WIFI_PADPD_CAL_RX_RO))                         = (0x00000000)
#define DEF_WIFI_PADPD_CFR()                               (REG32(ADR_WIFI_PADPD_CFR))                               = (0x02000200)
#define DEF_WIFI_PADPD_TXIQ_CLIP_REG()                     (REG32(ADR_WIFI_PADPD_TXIQ_CLIP_REG))                     = (0x02000200)
#define DEF_WIFI_PADPD_TXIQ_CONTROL_REG()                  (REG32(ADR_WIFI_PADPD_TXIQ_CONTROL_REG))                  = (0x00000080)
#define DEF_WIFI_PADPD_TXIQ_DPD_DC_REG()                   (REG32(ADR_WIFI_PADPD_TXIQ_DPD_DC_REG))                   = (0x00000000)
#define DEF_WIFI_PADPD_TXIQ_DC_OFFSET_REG()                (REG32(ADR_WIFI_PADPD_TXIQ_DC_OFFSET_REG))                = (0x00000000)
#define DEF_WIFI_PADPD_2G_CONTROL_REG()                    (REG32(ADR_WIFI_PADPD_2G_CONTROL_REG))                    = (0x00000000)
#define DEF_WIFI_PADPD_2G_GAIN_REG0()                      (REG32(ADR_WIFI_PADPD_2G_GAIN_REG0))                      = (0x02000200)
#define DEF_WIFI_PADPD_2G_GAIN_REG1()                      (REG32(ADR_WIFI_PADPD_2G_GAIN_REG1))                      = (0x02000200)
#define DEF_WIFI_PADPD_2G_GAIN_REG2()                      (REG32(ADR_WIFI_PADPD_2G_GAIN_REG2))                      = (0x02000200)
#define DEF_WIFI_PADPD_2G_GAIN_REG3()                      (REG32(ADR_WIFI_PADPD_2G_GAIN_REG3))                      = (0x02000200)
#define DEF_WIFI_PADPD_2G_GAIN_REG4()                      (REG32(ADR_WIFI_PADPD_2G_GAIN_REG4))                      = (0x02000200)
#define DEF_WIFI_PADPD_2G_GAIN_REG5()                      (REG32(ADR_WIFI_PADPD_2G_GAIN_REG5))                      = (0x02000200)
#define DEF_WIFI_PADPD_2G_GAIN_REG6()                      (REG32(ADR_WIFI_PADPD_2G_GAIN_REG6))                      = (0x02000200)
#define DEF_WIFI_PADPD_2G_GAIN_REG7()                      (REG32(ADR_WIFI_PADPD_2G_GAIN_REG7))                      = (0x02000200)
#define DEF_WIFI_PADPD_2G_GAIN_REG8()                      (REG32(ADR_WIFI_PADPD_2G_GAIN_REG8))                      = (0x02000200)
#define DEF_WIFI_PADPD_2G_GAIN_REG9()                      (REG32(ADR_WIFI_PADPD_2G_GAIN_REG9))                      = (0x02000200)
#define DEF_WIFI_PADPD_2G_GAIN_REGA()                      (REG32(ADR_WIFI_PADPD_2G_GAIN_REGA))                      = (0x02000200)
#define DEF_WIFI_PADPD_2G_GAIN_REGB()                      (REG32(ADR_WIFI_PADPD_2G_GAIN_REGB))                      = (0x02000200)
#define DEF_WIFI_PADPD_2G_GAIN_REGC()                      (REG32(ADR_WIFI_PADPD_2G_GAIN_REGC))                      = (0x02000200)
#define DEF_WIFI_PADPD_2G_BB_GAIN_REG()                    (REG32(ADR_WIFI_PADPD_2G_BB_GAIN_REG))                    = (0x00000080)
#define DEF_WIFI_NEW_PADPD_AMP_REG0()                      (REG32(ADR_WIFI_NEW_PADPD_AMP_REG0))                      = (0x00000000)
#define DEF_WIFI_NEW_PADPD_AMP_REG1()                      (REG32(ADR_WIFI_NEW_PADPD_AMP_REG1))                      = (0x00000000)
#define DEF_WIFI_NEW_PADPD_AMP_REG2()                      (REG32(ADR_WIFI_NEW_PADPD_AMP_REG2))                      = (0x00000000)
#define DEF_WIFI_NEW_PADPD_AMP_REG3()                      (REG32(ADR_WIFI_NEW_PADPD_AMP_REG3))                      = (0x00000000)
#define DEF_WIFI_NEW_PADPD_AMP_REG4()                      (REG32(ADR_WIFI_NEW_PADPD_AMP_REG4))                      = (0x00000000)
#define DEF_WIFI_NEW_PADPD_AMP_REG5()                      (REG32(ADR_WIFI_NEW_PADPD_AMP_REG5))                      = (0x00000000)
#define DEF_WIFI_NEW_PADPD_AMP_REG6()                      (REG32(ADR_WIFI_NEW_PADPD_AMP_REG6))                      = (0x00000000)
#define DEF_WIFI_NEW_PADPD_AMP_REG7()                      (REG32(ADR_WIFI_NEW_PADPD_AMP_REG7))                      = (0x00000000)
#define DEF_WIFI_NEW_PADPD_AMP_REG8()                      (REG32(ADR_WIFI_NEW_PADPD_AMP_REG8))                      = (0x00000000)
#define DEF_WIFI_NEW_PADPD_AMP_REG9()                      (REG32(ADR_WIFI_NEW_PADPD_AMP_REG9))                      = (0x00000000)
#define DEF_WIFI_NEW_PADPD_AMP_REGA()                      (REG32(ADR_WIFI_NEW_PADPD_AMP_REGA))                      = (0x00000000)
#define DEF_WIFI_NEW_PADPD_AMP_REGB()                      (REG32(ADR_WIFI_NEW_PADPD_AMP_REGB))                      = (0x00000000)
#define DEF_WIFI_NEW_PADPD_AMP_REGC()                      (REG32(ADR_WIFI_NEW_PADPD_AMP_REGC))                      = (0x00000000)
#define DEF_WIFI_NEW_PADPD_AMP_REGD()                      (REG32(ADR_WIFI_NEW_PADPD_AMP_REGD))                      = (0x00000000)
#define DEF_WIFI_NEW_PADPD_AMP_REGE()                      (REG32(ADR_WIFI_NEW_PADPD_AMP_REGE))                      = (0x00000000)
#define DEF_WIFI_NEW_PADPD_AMP_REGF()                      (REG32(ADR_WIFI_NEW_PADPD_AMP_REGF))                      = (0x00000000)
#define DEF_WIFI_NEW_PADPD_GAIN_REG0()                     (REG32(ADR_WIFI_NEW_PADPD_GAIN_REG0))                     = (0x02000200)
#define DEF_WIFI_NEW_PADPD_GAIN_REG1()                     (REG32(ADR_WIFI_NEW_PADPD_GAIN_REG1))                     = (0x02000200)
#define DEF_WIFI_NEW_PADPD_GAIN_REG2()                     (REG32(ADR_WIFI_NEW_PADPD_GAIN_REG2))                     = (0x02000200)
#define DEF_WIFI_NEW_PADPD_GAIN_REG3()                     (REG32(ADR_WIFI_NEW_PADPD_GAIN_REG3))                     = (0x02000200)
#define DEF_WIFI_NEW_PADPD_GAIN_REG4()                     (REG32(ADR_WIFI_NEW_PADPD_GAIN_REG4))                     = (0x02000200)
#define DEF_WIFI_NEW_PADPD_GAIN_REG5()                     (REG32(ADR_WIFI_NEW_PADPD_GAIN_REG5))                     = (0x02000200)
#define DEF_WIFI_NEW_PADPD_GAIN_REG6()                     (REG32(ADR_WIFI_NEW_PADPD_GAIN_REG6))                     = (0x02000200)
#define DEF_WIFI_NEW_PADPD_GAIN_REG7()                     (REG32(ADR_WIFI_NEW_PADPD_GAIN_REG7))                     = (0x02000200)
#define DEF_WIFI_NEW_PADPD_GAIN_REG8()                     (REG32(ADR_WIFI_NEW_PADPD_GAIN_REG8))                     = (0x02000200)
#define DEF_WIFI_NEW_PADPD_GAIN_REG9()                     (REG32(ADR_WIFI_NEW_PADPD_GAIN_REG9))                     = (0x02000200)
#define DEF_WIFI_NEW_PADPD_GAIN_REGA()                     (REG32(ADR_WIFI_NEW_PADPD_GAIN_REGA))                     = (0x02000200)
#define DEF_WIFI_NEW_PADPD_GAIN_REGB()                     (REG32(ADR_WIFI_NEW_PADPD_GAIN_REGB))                     = (0x02000200)
#define DEF_WIFI_NEW_PADPD_GAIN_REGC()                     (REG32(ADR_WIFI_NEW_PADPD_GAIN_REGC))                     = (0x02000200)
#define DEF_WIFI_NEW_PADPD_GAIN_REGD()                     (REG32(ADR_WIFI_NEW_PADPD_GAIN_REGD))                     = (0x02000200)
#define DEF_WIFI_NEW_PADPD_GAIN_REGE()                     (REG32(ADR_WIFI_NEW_PADPD_GAIN_REGE))                     = (0x02000200)
#define DEF_WIFI_NEW_PADPD_GAIN_REGF()                     (REG32(ADR_WIFI_NEW_PADPD_GAIN_REGF))                     = (0x02000200)
#define DEF_WIFI_NEW_PADPD_SLOPE_REG0()                    (REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG0))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_SLOPE_REG1()                    (REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG1))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_SLOPE_REG2()                    (REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG2))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_SLOPE_REG3()                    (REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG3))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_SLOPE_REG4()                    (REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG4))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_SLOPE_REG5()                    (REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG5))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_SLOPE_REG6()                    (REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG6))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_SLOPE_REG7()                    (REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG7))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_SLOPE_REG8()                    (REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG8))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_SLOPE_REG9()                    (REG32(ADR_WIFI_NEW_PADPD_SLOPE_REG9))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_SLOPE_REGA()                    (REG32(ADR_WIFI_NEW_PADPD_SLOPE_REGA))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_SLOPE_REGB()                    (REG32(ADR_WIFI_NEW_PADPD_SLOPE_REGB))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_SLOPE_REGC()                    (REG32(ADR_WIFI_NEW_PADPD_SLOPE_REGC))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_SLOPE_REGD()                    (REG32(ADR_WIFI_NEW_PADPD_SLOPE_REGD))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_SLOPE_REGE()                    (REG32(ADR_WIFI_NEW_PADPD_SLOPE_REGE))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_SLOPE_REGF()                    (REG32(ADR_WIFI_NEW_PADPD_SLOPE_REGF))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_PHASE_REG0()                    (REG32(ADR_WIFI_NEW_PADPD_PHASE_REG0))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_PHASE_REG1()                    (REG32(ADR_WIFI_NEW_PADPD_PHASE_REG1))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_PHASE_REG2()                    (REG32(ADR_WIFI_NEW_PADPD_PHASE_REG2))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_PHASE_REG3()                    (REG32(ADR_WIFI_NEW_PADPD_PHASE_REG3))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_PHASE_REG4()                    (REG32(ADR_WIFI_NEW_PADPD_PHASE_REG4))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_PHASE_REG5()                    (REG32(ADR_WIFI_NEW_PADPD_PHASE_REG5))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_PHASE_REG6()                    (REG32(ADR_WIFI_NEW_PADPD_PHASE_REG6))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_PHASE_REG7()                    (REG32(ADR_WIFI_NEW_PADPD_PHASE_REG7))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_PHASE_REG8()                    (REG32(ADR_WIFI_NEW_PADPD_PHASE_REG8))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_PHASE_REG9()                    (REG32(ADR_WIFI_NEW_PADPD_PHASE_REG9))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_PHASE_REGA()                    (REG32(ADR_WIFI_NEW_PADPD_PHASE_REGA))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_PHASE_REGB()                    (REG32(ADR_WIFI_NEW_PADPD_PHASE_REGB))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_PHASE_REGC()                    (REG32(ADR_WIFI_NEW_PADPD_PHASE_REGC))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_PHASE_REGD()                    (REG32(ADR_WIFI_NEW_PADPD_PHASE_REGD))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_PHASE_REGE()                    (REG32(ADR_WIFI_NEW_PADPD_PHASE_REGE))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_PHASE_REGF()                    (REG32(ADR_WIFI_NEW_PADPD_PHASE_REGF))                    = (0x00000000)
#define DEF_WIFI_NEW_PADPD_CTRL0()                         (REG32(ADR_WIFI_NEW_PADPD_CTRL0))                         = (0x00000015)
#define DEF_WIFI_NEW_PADPD_CTRL1()                         (REG32(ADR_WIFI_NEW_PADPD_CTRL1))                         = (0x07d00177)
#define DEF_WIFI_NEW_PADPD_CTRL2()                         (REG32(ADR_WIFI_NEW_PADPD_CTRL2))                         = (0x00000000)
#define DEF_FMC150_CDCE_REG_0()                            (REG32(ADR_FMC150_CDCE_REG_0))                            = (0x683c0310)
#define DEF_FMC150_CDCE_REG_1()                            (REG32(ADR_FMC150_CDCE_REG_1))                            = (0x68000021)
#define DEF_FMC150_CDCE_REG_2()                            (REG32(ADR_FMC150_CDCE_REG_2))                            = (0x83840002)
#define DEF_FMC150_CDCE_REG_3()                            (REG32(ADR_FMC150_CDCE_REG_3))                            = (0x68000003)
#define DEF_FMC150_CDCE_REG_4()                            (REG32(ADR_FMC150_CDCE_REG_4))                            = (0xe9800004)
#define DEF_FMC150_CDCE_REG_5()                            (REG32(ADR_FMC150_CDCE_REG_5))                            = (0x68000005)
#define DEF_FMC150_CDCE_REG_6()                            (REG32(ADR_FMC150_CDCE_REG_6))                            = (0x68000006)
#define DEF_FMC150_CDCE_REG_7()                            (REG32(ADR_FMC150_CDCE_REG_7))                            = (0x83400017)
#define DEF_FMC150_CDCE_REG_8()                            (REG32(ADR_FMC150_CDCE_REG_8))                            = (0x68000098)
#define DEF_FMC150_CDCE_REG_9()                            (REG32(ADR_FMC150_CDCE_REG_9))                            = (0x68050cc9)
#define DEF_FMC150_CDCE_REG_A()                            (REG32(ADR_FMC150_CDCE_REG_A))                            = (0x07cc1f3a)
#define DEF_FMC150_CDCE_REG_B()                            (REG32(ADR_FMC150_CDCE_REG_B))                            = (0x0200044b)
#define DEF_FMC150_CDCE_REG_C()                            (REG32(ADR_FMC150_CDCE_REG_C))                            = (0x0000180c)
#define DEF_FMC150_CDCE_REG_TRIG()                         (REG32(ADR_FMC150_CDCE_REG_TRIG))                         = (0x00000000)
#define DEF_RF_DIG_ID()                                    (REG32(ADR_RF_DIG_ID))                                    = (0x00000000)
#define DEF_WIFI_PADPD_RESERVED_REG()                      (REG32(ADR_WIFI_PADPD_RESERVED_REG))                      = (0x00000000)
#define DEF_PMU_XO_REGISTER()                              (REG32(ADR_PMU_XO_REGISTER))                              = (0x24808015)
#define DEF_PMU_FDB_REGISTER()                             (REG32(ADR_PMU_FDB_REGISTER))                             = (0x24221000)
#define DEF_PMU_FDB_XO_REGISTER2()                         (REG32(ADR_PMU_FDB_XO_REGISTER2))                         = (0x704006a5)
#define DEF_PMU_DCDC()                                     (REG32(ADR_PMU_DCDC))                                     = (0x5158f920)
#define DEF_PMU_DLDO_AND_DCDC()                            (REG32(ADR_PMU_DLDO_AND_DCDC))                            = (0x0a800024)
#define DEF_PMU_DPLL_TOP_REGISTER_1()                      (REG32(ADR_PMU_DPLL_TOP_REGISTER_1))                      = (0x0070f242)
#define DEF_DPLL_TOP_REGISTER_2()                          (REG32(ADR_DPLL_TOP_REGISTER_2))                          = (0xab1ff698)
#define DEF_PMU_DPLL_CKT_REGISTER()                        (REG32(ADR_PMU_DPLL_CKT_REGISTER))                        = (0x242ab195)
#define DEF_PMU_DPLL_FB_DIVISION_REGISTERS()               (REG32(ADR_PMU_DPLL_FB_DIVISION_REGISTERS))               = (0x24ec4ec5)
#define DEF_PMU_SLEEP_MODE_REGISTERS()                     (REG32(ADR_PMU_SLEEP_MODE_REGISTERS))                     = (0xa8808020)
#define DEF_PMU_RTC32_REGISTER_1()                         (REG32(ADR_PMU_RTC32_REGISTER_1))                         = (0x00001d5d)
#define DEF_PMU_RTC32_REGISTER_2()                         (REG32(ADR_PMU_RTC32_REGISTER_2))                         = (0x00807270)
#define DEF_PMU_READ_ONLY_FLAGS_FDBXO()                    (REG32(ADR_PMU_READ_ONLY_FLAGS_FDBXO))                    = (0x2a800000)
#define DEF_PMU_READ_ONLY_FLAGS_RTC32_1()                  (REG32(ADR_PMU_READ_ONLY_FLAGS_RTC32_1))                  = (0x00000000)
#define DEF_PMU_READ_ONLY_FLAGS_RTC32_2()                  (REG32(ADR_PMU_READ_ONLY_FLAGS_RTC32_2))                  = (0xaa000000)
#define DEF_PMU_INT_RF_DEBUG_MASK()                        (REG32(ADR_PMU_INT_RF_DEBUG_MASK))                        = (0x0000003f)
#define DEF_PMU_RTC32_CAL_RESULT()                         (REG32(ADR_PMU_RTC32_CAL_RESULT))                         = (0x00000000)
#define DEF_PMU_SLEEP_REG_1()                              (REG32(ADR_PMU_SLEEP_REG_1))                              = (0x00000a00)
#define DEF_PMU_SLEEP_REG_2()                              (REG32(ADR_PMU_SLEEP_REG_2))                              = (0x00000040)
#define DEF_PMU_RTC_REG_0()                                (REG32(ADR_PMU_RTC_REG_0))                                = (0x00007d00)
#define DEF_PMU_RTC_REG_1()                                (REG32(ADR_PMU_RTC_REG_1))                                = (0x00000003)
#define DEF_PMU_RTC_REG_2()                                (REG32(ADR_PMU_RTC_REG_2))                                = (0x00000000)
#define DEF_PMU_RTC_REG_3()                                (REG32(ADR_PMU_RTC_REG_3))                                = (0x00000000)
#define DEF_PMU_PAD_MUX()                                  (REG32(ADR_PMU_PAD_MUX))                                  = (0x00000000)
#define DEF_PMU_CTRL_REG()                                 (REG32(ADR_PMU_CTRL_REG))                                 = (0x00001110)
#define DEF_PMU_STATE_REG()                                (REG32(ADR_PMU_STATE_REG))                                = (0x00000000)
#define DEF_PMU_DTIM_TIMER_00()                            (REG32(ADR_PMU_DTIM_TIMER_00))                            = (0x00000000)
#define DEF_PMU_DTIM_TIMER_01()                            (REG32(ADR_PMU_DTIM_TIMER_01))                            = (0xc0000000)
#define DEF_PMU_DTIM_TIMER_02()                            (REG32(ADR_PMU_DTIM_TIMER_02))                            = (0x00000000)
#define DEF_PMU_DTIM_TIMER_03()                            (REG32(ADR_PMU_DTIM_TIMER_03))                            = (0x00000000)
#define DEF_PMU_DTIM_TIMER_04()                            (REG32(ADR_PMU_DTIM_TIMER_04))                            = (0x00000000)
#define DEF_PMU_DTIM_TIMER_05()                            (REG32(ADR_PMU_DTIM_TIMER_05))                            = (0x00000000)
#define DEF_PMU_RC32K_PHASE_MONITOR()                      (REG32(ADR_PMU_RC32K_PHASE_MONITOR))                      = (0x00000000)
#define DEF_PMU_RF_DEBUG_00()                              (REG32(ADR_PMU_RF_DEBUG_00))                              = (0x00000000)
#define DEF_PMU_RAM_00()                                   (REG32(ADR_PMU_RAM_00))                                   = (0x00000000)
#define DEF_PMU_RAM_01()                                   (REG32(ADR_PMU_RAM_01))                                   = (0x00000000)
#define DEF_PMU_RAM_02()                                   (REG32(ADR_PMU_RAM_02))                                   = (0x00000000)
#define DEF_PMU_RAM_03()                                   (REG32(ADR_PMU_RAM_03))                                   = (0x00000000)
#define DEF_PMU_RAM_04()                                   (REG32(ADR_PMU_RAM_04))                                   = (0x00000000)
#define DEF_PMU_RAM_05()                                   (REG32(ADR_PMU_RAM_05))                                   = (0x00000000)
#define DEF_PMU_RAM_06()                                   (REG32(ADR_PMU_RAM_06))                                   = (0x00000000)
#define DEF_PMU_RAM_07()                                   (REG32(ADR_PMU_RAM_07))                                   = (0x00000000)
#define DEF_PMU_RAM_08()                                   (REG32(ADR_PMU_RAM_08))                                   = (0x00000000)
#define DEF_PMU_RAM_09()                                   (REG32(ADR_PMU_RAM_09))                                   = (0x00000000)
#define DEF_PMU_RAM_10()                                   (REG32(ADR_PMU_RAM_10))                                   = (0x00000000)
#define DEF_PMU_RAM_11()                                   (REG32(ADR_PMU_RAM_11))                                   = (0x00000000)
#define DEF_PMU_RAM_12()                                   (REG32(ADR_PMU_RAM_12))                                   = (0x00000000)
#define DEF_PMU_RAM_13()                                   (REG32(ADR_PMU_RAM_13))                                   = (0x00000000)
#define DEF_PMU_RAM_14()                                   (REG32(ADR_PMU_RAM_14))                                   = (0x00000000)
#define DEF_PMU_SLEEP_RO()                                 (REG32(ADR_PMU_SLEEP_RO))                                 = (0x00000000)
#define DEF_WIFI_PHY_COMMON_SYS_REG()                      (REG32(ADR_WIFI_PHY_COMMON_SYS_REG))                      = (0x00000010)
#define DEF_WIFI_PHY_COMMON_ENABLE_REG()                   (REG32(ADR_WIFI_PHY_COMMON_ENABLE_REG))                   = (0x0000c000)
#define DEF_WIFI_PHY_COMMON_VERSION_REG()                  (REG32(ADR_WIFI_PHY_COMMON_VERSION_REG))                  = (0x00000000)
#define DEF_WIFI_PHY_COMMON_DES_REG0()                     (REG32(ADR_WIFI_PHY_COMMON_DES_REG0))                     = (0x00000064)
#define DEF_WIFI_PHY_COMMON_DES_REG1()                     (REG32(ADR_WIFI_PHY_COMMON_DES_REG1))                     = (0x00000fff)
#define DEF_WIFI_PHY_COMMON_DES_REG2()                     (REG32(ADR_WIFI_PHY_COMMON_DES_REG2))                     = (0x00807f03)
#define DEF_WIFI_PHY_COMMON_DES_REG3()                     (REG32(ADR_WIFI_PHY_COMMON_DES_REG3))                     = (0x0069023c)
#define DEF_WIFI_PHY_COMMON_DES_REG4()                     (REG32(ADR_WIFI_PHY_COMMON_DES_REG4))                     = (0x00000001)
#define DEF_WIFI_PHY_COMMON_TX_CONTROL()                   (REG32(ADR_WIFI_PHY_COMMON_TX_CONTROL))                   = (0x00000000)
#define DEF_WIFI_PHY_COMMON_DES_REG5()                     (REG32(ADR_WIFI_PHY_COMMON_DES_REG5))                     = (0x00000000)
#define DEF_WIFI_PHY_COMMON_DES_REG6()                     (REG32(ADR_WIFI_PHY_COMMON_DES_REG6))                     = (0x00001000)
#define DEF_WIFI_PHY_COMMON_RFAGC_REG0()                   (REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG0))                   = (0x80046771)
#define DEF_WIFI_PHY_COMMON_RFAGC_REG1()                   (REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG1))                   = (0x80046771)
#define DEF_WIFI_PHY_COMMON_RFAGC_REG2()                   (REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG2))                   = (0x1f300f6f)
#define DEF_WIFI_PHY_COMMON_RFAGC_REG3()                   (REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG3))                   = (0x663f36d0)
#define DEF_WIFI_PHY_COMMON_RFAGC_REG4()                   (REG32(ADR_WIFI_PHY_COMMON_RFAGC_REG4))                   = (0x100c0000)
#define DEF_WIFI_PHY_COMMON_11B_DAGC_REG0()                (REG32(ADR_WIFI_PHY_COMMON_11B_DAGC_REG0))                = (0x01600400)
#define DEF_WIFI_PHY_COMMON_11B_DAGC_REG1()                (REG32(ADR_WIFI_PHY_COMMON_11B_DAGC_REG1))                = (0x00080860)
#define DEF_WIFI_PHY_COMMON_11GN20_DAGC_REG0()             (REG32(ADR_WIFI_PHY_COMMON_11GN20_DAGC_REG0))             = (0xff000160)
#define DEF_WIFI_PHY_COMMON_11GN20_DAGC_REG1()             (REG32(ADR_WIFI_PHY_COMMON_11GN20_DAGC_REG1))             = (0x00100040)
#define DEF_WIFI_PHY_COMMON_11BGN_DIGPWR_REG()             (REG32(ADR_WIFI_PHY_COMMON_11BGN_DIGPWR_REG))             = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RFAGC_RO00()                   (REG32(ADR_WIFI_PHY_COMMON_RFAGC_RO00))                   = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RFAGC_RO01()                   (REG32(ADR_WIFI_PHY_COMMON_RFAGC_RO01))                   = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RFAGC_RO02()                   (REG32(ADR_WIFI_PHY_COMMON_RFAGC_RO02))                   = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RXDC()                         (REG32(ADR_WIFI_PHY_COMMON_RXDC))                         = (0x12301230)
#define DEF_WIFI_PHY_COMMON_RXDC_RO()                      (REG32(ADR_WIFI_PHY_COMMON_RXDC_RO))                      = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RSSI_TBUS_REG()                (REG32(ADR_WIFI_PHY_COMMON_RSSI_TBUS_REG))                = (0x00fc000f)
#define DEF_WIFI_PHY_COMMON_EDCCA_TH_2ND_REG()             (REG32(ADR_WIFI_PHY_COMMON_EDCCA_TH_2ND_REG))             = (0x00000800)
#define DEF_WIFI_PHY_COMMON_RX_EN_CNT_REG()                (REG32(ADR_WIFI_PHY_COMMON_RX_EN_CNT_REG))                = (0x00000000)
#define DEF_WIFI_PHY_COMMON_EDCCA_0()                      (REG32(ADR_WIFI_PHY_COMMON_EDCCA_0))                      = (0x00000004)
#define DEF_WIFI_PHY_COMMON_EDCCA_1()                      (REG32(ADR_WIFI_PHY_COMMON_EDCCA_1))                      = (0x00000000)
#define DEF_WIFI_PHY_COMMON_EDCCA_2()                      (REG32(ADR_WIFI_PHY_COMMON_EDCCA_2))                      = (0x00000000)
#define DEF_WIFI_PHY_COMMON_TX_LENGTH_CNT_REG0()           (REG32(ADR_WIFI_PHY_COMMON_TX_LENGTH_CNT_REG0))           = (0x00000000)
#define DEF_WIFI_PHY_COMMON_TX_LENGTH_CNT_REG1()           (REG32(ADR_WIFI_PHY_COMMON_TX_LENGTH_CNT_REG1))           = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RX_LENGTH_CNT_REG0()           (REG32(ADR_WIFI_PHY_COMMON_RX_LENGTH_CNT_REG0))           = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RX_LENGTH_CNT_REG1()           (REG32(ADR_WIFI_PHY_COMMON_RX_LENGTH_CNT_REG1))           = (0x00000000)
#define DEF_WIFI_PHY_COMMON_TX_LENGTH_CNT_RO()             (REG32(ADR_WIFI_PHY_COMMON_TX_LENGTH_CNT_RO))             = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RX_LENGTH_CNT_RO()             (REG32(ADR_WIFI_PHY_COMMON_RX_LENGTH_CNT_RO))             = (0x00000000)
#define DEF_WIFI_PHY_COMMON_P_EDCCA_TH2()                  (REG32(ADR_WIFI_PHY_COMMON_P_EDCCA_TH2))                  = (0x04000400)
#define DEF_WIFI_PHY_COMMON_S_EDCCA_TH2()                  (REG32(ADR_WIFI_PHY_COMMON_S_EDCCA_TH2))                  = (0x08000800)
#define DEF_WIFI_PHY_COMMON_TRX_TYPE_CNT_REG()             (REG32(ADR_WIFI_PHY_COMMON_TRX_TYPE_CNT_REG))             = (0x0cff0cff)
#define DEF_WIFI_PHY_COMMON_TRX_TYPE_CNT_RO()              (REG32(ADR_WIFI_PHY_COMMON_TRX_TYPE_CNT_RO))              = (0x00000000)
#define DEF_WIFI_PHY_COMMON_TX_PKT_GEN_RO()                (REG32(ADR_WIFI_PHY_COMMON_TX_PKT_GEN_RO))                = (0x00000000)
#define DEF_WIFI_PHY_COMMON_11GN40_DAGC_REG0()             (REG32(ADR_WIFI_PHY_COMMON_11GN40_DAGC_REG0))             = (0x00000160)
#define DEF_WIFI_PHY_COMMON_11GN40_DAGC_REG1()             (REG32(ADR_WIFI_PHY_COMMON_11GN40_DAGC_REG1))             = (0x00100040)
#define DEF_WIFI_PHY_COMMON_11GN_DAGC_INI_REG()            (REG32(ADR_WIFI_PHY_COMMON_11GN_DAGC_INI_REG))            = (0x00100010)
#define DEF_WIFI_PHY_COMMON_MAC_PKT_REG_0()                (REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_0))                = (0x00000000)
#define DEF_WIFI_PHY_COMMON_MAC_PKT_REG_1()                (REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_1))                = (0x00000000)
#define DEF_WIFI_PHY_COMMON_MAC_PKT_REG_2()                (REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_2))                = (0x00000000)
#define DEF_WIFI_PHY_COMMON_MAC_PKT_REG_3()                (REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_3))                = (0x00000000)
#define DEF_WIFI_PHY_COMMON_MAC_PKT_REG_4()                (REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_4))                = (0x00000000)
#define DEF_WIFI_PHY_COMMON_MAC_PKT_REG_5()                (REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_5))                = (0x00000000)
#define DEF_WIFI_PHY_COMMON_MAC_PKT_REG_6()                (REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_6))                = (0x00000000)
#define DEF_WIFI_PHY_COMMON_MAC_PKT_REG_7()                (REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_7))                = (0x00000000)
#define DEF_WIFI_PHY_COMMON_MAC_PKT_REG_8()                (REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_8))                = (0x00000000)
#define DEF_WIFI_PHY_COMMON_MAC_PKT_REG_9()                (REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_9))                = (0x00000000)
#define DEF_WIFI_PHY_COMMON_MAC_PKT_REG_A()                (REG32(ADR_WIFI_PHY_COMMON_MAC_PKT_REG_A))                = (0x00000000)
#define DEF_WIFI_PHY_COMMON_BB_RF_PWR_CTRL_REG()           (REG32(ADR_WIFI_PHY_COMMON_BB_RF_PWR_CTRL_REG))           = (0x00000000)
#define DEF_WIFI_PHY_COMMON_BB_SCALE_REG_11B_EXT()         (REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11B_EXT))         = (0x80808080)
#define DEF_WIFI_PHY_COMMON_RF_PWR_REG_11B_EXT()           (REG32(ADR_WIFI_PHY_COMMON_RF_PWR_REG_11B_EXT))           = (0x7f7f7f7f)
#define DEF_WIFI_PHY_COMMON_BB_SCALE_REG_11G_0()           (REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11G_0))           = (0x80808080)
#define DEF_WIFI_PHY_COMMON_BB_SCALE_REG_11G_1()           (REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11G_1))           = (0x80808080)
#define DEF_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_0()         (REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_0))         = (0x80808080)
#define DEF_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_1()         (REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N20_1))         = (0x80808080)
#define DEF_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_0()         (REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_0))         = (0x80808080)
#define DEF_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_1()         (REG32(ADR_WIFI_PHY_COMMON_BB_SCALE_REG_11N40_1))         = (0x80808080)
#define DEF_WIFI_PHY_COMMON_RF_PWR_REG_1()                 (REG32(ADR_WIFI_PHY_COMMON_RF_PWR_REG_1))                 = (0x7f7f7f7f)
#define DEF_WIFI_PHY_COMMON_RF_PWR_REG_2()                 (REG32(ADR_WIFI_PHY_COMMON_RF_PWR_REG_2))                 = (0x7f7f7f7f)
#define DEF_WIFI_PHY_COMMON_RF_PWR_REG_3()                 (REG32(ADR_WIFI_PHY_COMMON_RF_PWR_REG_3))                 = (0x7f7f7f7f)
#define DEF_WIFI_RF_PHY_SETTING_VERSION()                  (REG32(ADR_WIFI_RF_PHY_SETTING_VERSION))                  = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RX_MON_0()                     (REG32(ADR_WIFI_PHY_COMMON_RX_MON_0))                     = (0x03e83ffe)
#define DEF_WIFI_PHY_COMMON_RX_MON_1()                     (REG32(ADR_WIFI_PHY_COMMON_RX_MON_1))                     = (0x006400ff)
#define DEF_WIFI_PHY_COMMON_RX_MON_2()                     (REG32(ADR_WIFI_PHY_COMMON_RX_MON_2))                     = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RX_MON_3()                     (REG32(ADR_WIFI_PHY_COMMON_RX_MON_3))                     = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RX_MON_4()                     (REG32(ADR_WIFI_PHY_COMMON_RX_MON_4))                     = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RX_MON_5()                     (REG32(ADR_WIFI_PHY_COMMON_RX_MON_5))                     = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RX_MON_6()                     (REG32(ADR_WIFI_PHY_COMMON_RX_MON_6))                     = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RX_MON_7()                     (REG32(ADR_WIFI_PHY_COMMON_RX_MON_7))                     = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RX_MON_8()                     (REG32(ADR_WIFI_PHY_COMMON_RX_MON_8))                     = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RX_TMR_MON_RO()                (REG32(ADR_WIFI_PHY_COMMON_RX_TMR_MON_RO))                = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RX_BKN_MON_RO()                (REG32(ADR_WIFI_PHY_COMMON_RX_BKN_MON_RO))                = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RX_TIM_CTRL()                  (REG32(ADR_WIFI_PHY_COMMON_RX_TIM_CTRL))                  = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RX_TIM_RO_0()                  (REG32(ADR_WIFI_PHY_COMMON_RX_TIM_RO_0))                  = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RX_TIM_RO_1()                  (REG32(ADR_WIFI_PHY_COMMON_RX_TIM_RO_1))                  = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RX_TIM_RO_2()                  (REG32(ADR_WIFI_PHY_COMMON_RX_TIM_RO_2))                  = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RX_LP_CTRL()                   (REG32(ADR_WIFI_PHY_COMMON_RX_LP_CTRL))                   = (0x00000000)
#define DEF_WIFI_PHY_COMMON_MAC_IF_CNT_CTRL()              (REG32(ADR_WIFI_PHY_COMMON_MAC_IF_CNT_CTRL))              = (0x00000000)
#define DEF_WIFI_PHY_COMMON_MAC_IF_CNT_RO()                (REG32(ADR_WIFI_PHY_COMMON_MAC_IF_CNT_RO))                = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RX_TIM_RO_3()                  (REG32(ADR_WIFI_PHY_COMMON_RX_TIM_RO_3))                  = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RX_TIM_RO_4()                  (REG32(ADR_WIFI_PHY_COMMON_RX_TIM_RO_4))                  = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RF_CH_RO()                     (REG32(ADR_WIFI_PHY_COMMON_RF_CH_RO))                     = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RX_FFT_MEM_BIST_REG()          (REG32(ADR_WIFI_PHY_COMMON_RX_FFT_MEM_BIST_REG))          = (0x00000000)
#define DEF_WIFI_PHY_AUDIO_CLK_CTRL()                      (REG32(ADR_WIFI_PHY_AUDIO_CLK_CTRL))                      = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RFAGC_NEW_REG0_()              (REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG0_))              = (0xe0720000)
#define DEF_WIFI_PHY_COMMON_RFAGC_NEW_REG1()               (REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG1))               = (0x33300001)
#define DEF_WIFI_PHY_COMMON_RFAGC_NEW_REG2_()              (REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG2_))              = (0x001ea0d2)
#define DEF_WIFI_PHY_COMMON_RFAGC_NEW_REG3_()              (REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG3_))              = (0x001ea0d2)
#define DEF_WIFI_PHY_COMMON_RFAGC_NEW_REG4()               (REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG4))               = (0x66655545)
#define DEF_WIFI_PHY_COMMON_RFAGC_NEW_REG5()               (REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG5))               = (0x45451717)
#define DEF_WIFI_PHY_COMMON_RFAGC_NEW_REG6_()              (REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG6_))              = (0x17454545)
#define DEF_WIFI_PHY_COMMON_RFAGC_NEW_REG7()               (REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG7))               = (0x1f1ea1ea)
#define DEF_WIFI_PHY_COMMON_RFAGC_NEW_REG8()               (REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG8))               = (0x01ea3030)
#define DEF_WIFI_PHY_COMMON_RFAGC_NEW_REG9()               (REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_REG9))               = (0x0c0c1200)
#define DEF_WIFI_PHY_COMMON_RFAGC_NEW_RO00()               (REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO00))               = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RFAGC_NEW_RO01()               (REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO01))               = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RFAGC_NEW_RO02()               (REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO02))               = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RFAGC_NEW_RO03()               (REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO03))               = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RFAGC_NEW_RO04()               (REG32(ADR_WIFI_PHY_COMMON_RFAGC_NEW_RO04))               = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_0()                    (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_0))                    = (0x0000000e)
#define DEF_WIFI_PHY_COMMON_CSI_MON_1()                    (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_1))                    = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_2()                    (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_2))                    = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_3()                    (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_3))                    = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_4()                    (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_4))                    = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_5()                    (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_5))                    = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_6()                    (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_6))                    = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_7()                    (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_7))                    = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_8()                    (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_8))                    = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_9()                    (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_9))                    = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_A()                    (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_A))                    = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_B()                    (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_B))                    = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_C()                    (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_C))                    = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_D()                    (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_D))                    = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR1_LSB()       (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR1_LSB))       = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR1_MSB()       (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR1_MSB))       = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR2_LSB()       (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR2_LSB))       = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR2_MSB()       (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR2_MSB))       = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR3_LSB()       (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR3_LSB))       = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR3_MSB()       (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11GN_ADDR3_MSB))       = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_11B_ADDR1_LSB()        (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR1_LSB))        = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_11B_ADDR1_MSB()        (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR1_MSB))        = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_11B_ADDR2_LSB()        (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR2_LSB))        = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_11B_ADDR2_MSB()        (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR2_MSB))        = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_11B_ADDR3_LSB()        (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR3_LSB))        = (0x00000000)
#define DEF_WIFI_PHY_COMMON_CSI_MON_11B_ADDR3_MSB()        (REG32(ADR_WIFI_PHY_COMMON_CSI_MON_11B_ADDR3_MSB))        = (0x00000000)
#define DEF_WIFI_PHY_SSID_STAT_CNT()                       (REG32(ADR_WIFI_PHY_SSID_STAT_CNT))                       = (0x00000000)
#define DEF_WIFI_PHY_RX_AGC_NEW_STATUS_RO()                (REG32(ADR_WIFI_PHY_RX_AGC_NEW_STATUS_RO))                = (0x00000000)
#define DEF_WIFI_PHY_RX_AGC_STATUS_RO()                    (REG32(ADR_WIFI_PHY_RX_AGC_STATUS_RO))                    = (0x00000000)
#define DEF_WIFI_PHY_COMMON_TOP_STATUS_RO()                (REG32(ADR_WIFI_PHY_COMMON_TOP_STATUS_RO))                = (0x00000000)
#define DEF_WIFI_PHY_COMMON_TOP_INTRUP_VEC_RO()            (REG32(ADR_WIFI_PHY_COMMON_TOP_INTRUP_VEC_RO))            = (0x00000000)
#define DEF_WIFI_PHY_COMMON_RESERVED_REG()                 (REG32(ADR_WIFI_PHY_COMMON_RESERVED_REG))                 = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_00()                           (REG32(ADR_WIFI_11B_TX_FIL_00))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_01()                           (REG32(ADR_WIFI_11B_TX_FIL_01))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_02()                           (REG32(ADR_WIFI_11B_TX_FIL_02))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_03()                           (REG32(ADR_WIFI_11B_TX_FIL_03))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_04()                           (REG32(ADR_WIFI_11B_TX_FIL_04))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_05()                           (REG32(ADR_WIFI_11B_TX_FIL_05))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_06()                           (REG32(ADR_WIFI_11B_TX_FIL_06))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_07()                           (REG32(ADR_WIFI_11B_TX_FIL_07))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_08()                           (REG32(ADR_WIFI_11B_TX_FIL_08))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_09()                           (REG32(ADR_WIFI_11B_TX_FIL_09))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_10()                           (REG32(ADR_WIFI_11B_TX_FIL_10))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_11()                           (REG32(ADR_WIFI_11B_TX_FIL_11))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_12()                           (REG32(ADR_WIFI_11B_TX_FIL_12))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_13()                           (REG32(ADR_WIFI_11B_TX_FIL_13))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_14()                           (REG32(ADR_WIFI_11B_TX_FIL_14))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_15()                           (REG32(ADR_WIFI_11B_TX_FIL_15))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_16()                           (REG32(ADR_WIFI_11B_TX_FIL_16))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_17()                           (REG32(ADR_WIFI_11B_TX_FIL_17))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_18()                           (REG32(ADR_WIFI_11B_TX_FIL_18))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_19()                           (REG32(ADR_WIFI_11B_TX_FIL_19))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_20()                           (REG32(ADR_WIFI_11B_TX_FIL_20))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_21()                           (REG32(ADR_WIFI_11B_TX_FIL_21))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_22()                           (REG32(ADR_WIFI_11B_TX_FIL_22))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_23()                           (REG32(ADR_WIFI_11B_TX_FIL_23))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_24()                           (REG32(ADR_WIFI_11B_TX_FIL_24))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_25()                           (REG32(ADR_WIFI_11B_TX_FIL_25))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_26()                           (REG32(ADR_WIFI_11B_TX_FIL_26))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_27()                           (REG32(ADR_WIFI_11B_TX_FIL_27))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_28()                           (REG32(ADR_WIFI_11B_TX_FIL_28))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_29()                           (REG32(ADR_WIFI_11B_TX_FIL_29))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_30()                           (REG32(ADR_WIFI_11B_TX_FIL_30))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_31()                           (REG32(ADR_WIFI_11B_TX_FIL_31))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_32()                           (REG32(ADR_WIFI_11B_TX_FIL_32))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_33()                           (REG32(ADR_WIFI_11B_TX_FIL_33))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_34()                           (REG32(ADR_WIFI_11B_TX_FIL_34))                           = (0x00000000)
#define DEF_WIFI_11B_TX_FIL_35()                           (REG32(ADR_WIFI_11B_TX_FIL_35))                           = (0x00000003)
#define DEF_WIFI_11B_TX_FIL_36()                           (REG32(ADR_WIFI_11B_TX_FIL_36))                           = (0x00000033)
#define DEF_WIFI_11B_TX_FIL_37()                           (REG32(ADR_WIFI_11B_TX_FIL_37))                           = (0x0000014e)
#define DEF_WIFI_11B_TX_FIL_38()                           (REG32(ADR_WIFI_11B_TX_FIL_38))                           = (0x00000400)
#define DEF_WIFI_11B_TX_FIL_39()                           (REG32(ADR_WIFI_11B_TX_FIL_39))                           = (0x000006ae)
#define DEF_WIFI_11B_TX_FIL_40()                           (REG32(ADR_WIFI_11B_TX_FIL_40))                           = (0x0000079a)
#define DEF_WIFI_11B_TX_BB_RAMP_REG()                      (REG32(ADR_WIFI_11B_TX_BB_RAMP_REG))                      = (0x00003c40)
#define DEF_WIFI_11B_TX_PKT_CNT_SENT_REG()                 (REG32(ADR_WIFI_11B_TX_PKT_CNT_SENT_REG))                 = (0x00000000)
#define DEF_WIFI_11B_TX_DEBUG_SEL_REG()                    (REG32(ADR_WIFI_11B_TX_DEBUG_SEL_REG))                    = (0x00000000)
#define DEF_WIFI_11B_TX_RESERVED_REG()                     (REG32(ADR_WIFI_11B_TX_RESERVED_REG))                     = (0x00000000)
#define DEF_WIFI_11B_RX_REG_000()                          (REG32(ADR_WIFI_11B_RX_REG_000))                          = (0x00000244)
#define DEF_WIFI_11B_RX_REG_001()                          (REG32(ADR_WIFI_11B_RX_REG_001))                          = (0x00040000)
#define DEF_WIFI_11B_RX_REG_002()                          (REG32(ADR_WIFI_11B_RX_REG_002))                          = (0x20280060)
#define DEF_WIFI_11B_RX_REG_003()                          (REG32(ADR_WIFI_11B_RX_REG_003))                          = (0x00003467)
#define DEF_WIFI_11B_RX_REG_004()                          (REG32(ADR_WIFI_11B_RX_REG_004))                          = (0x43433254)
#define DEF_WIFI_11B_RX_REG_005()                          (REG32(ADR_WIFI_11B_RX_REG_005))                          = (0x30000015)
#define DEF_WIFI_11B_RX_REG_006()                          (REG32(ADR_WIFI_11B_RX_REG_006))                          = (0x00090005)
#define DEF_WIFI_11B_RX_REG_007()                          (REG32(ADR_WIFI_11B_RX_REG_007))                          = (0x05050007)
#define DEF_WIFI_11B_RX_REG_008()                          (REG32(ADR_WIFI_11B_RX_REG_008))                          = (0x00570057)
#define DEF_WIFI_11B_RX_REG_009()                          (REG32(ADR_WIFI_11B_RX_REG_009))                          = (0x00570079)
#define DEF_WIFI_11B_RX_REG_010()                          (REG32(ADR_WIFI_11B_RX_REG_010))                          = (0x00474747)
#define DEF_WIFI_11B_RX_REG_011()                          (REG32(ADR_WIFI_11B_RX_REG_011))                          = (0x000d1746)
#define DEF_WIFI_11B_RX_REG_012()                          (REG32(ADR_WIFI_11B_RX_REG_012))                          = (0x05051787)
#define DEF_WIFI_11B_RX_REG_013()                          (REG32(ADR_WIFI_11B_RX_REG_013))                          = (0x07800000)
#define DEF_WIFI_11B_RX_REG_014()                          (REG32(ADR_WIFI_11B_RX_REG_014))                          = (0x00000067)
#define DEF_WIFI_11B_RX_REG_015()                          (REG32(ADR_WIFI_11B_RX_REG_015))                          = (0x00300010)
#define DEF_WIFI_11B_RX_REG_016()                          (REG32(ADR_WIFI_11B_RX_REG_016))                          = (0x00001100)
#define DEF_WIFI_11B_RX_REG_017()                          (REG32(ADR_WIFI_11B_RX_REG_017))                          = (0x10101003)
#define DEF_WIFI_11B_RX_REG_018()                          (REG32(ADR_WIFI_11B_RX_REG_018))                          = (0x00000001)
#define DEF_WIFI_11B_RX_REG_039()                          (REG32(ADR_WIFI_11B_RX_REG_039))                          = (0x009000b0)
#define DEF_WIFI_11B_RX_REG_040()                          (REG32(ADR_WIFI_11B_RX_REG_040))                          = (0x00000000)
#define DEF_WIFI_11B_RX_REG_041()                          (REG32(ADR_WIFI_11B_RX_REG_041))                          = (0x00000006)
#define DEF_WIFI_11B_RX_REG_224()                          (REG32(ADR_WIFI_11B_RX_REG_224))                          = (0x00000000)
#define DEF_WIFI_11B_RX_REG_239()                          (REG32(ADR_WIFI_11B_RX_REG_239))                          = (0x00000000)
#define DEF_WIFI_11B_RX_REG_240()                          (REG32(ADR_WIFI_11B_RX_REG_240))                          = (0x00000000)
#define DEF_WIFI_11B_RX_REG_241()                          (REG32(ADR_WIFI_11B_RX_REG_241))                          = (0x00000f10)
#define DEF_WIFI_11B_RX_REG_244()                          (REG32(ADR_WIFI_11B_RX_REG_244))                          = (0x00000000)
#define DEF_WIFI_11B_RX_REG_245()                          (REG32(ADR_WIFI_11B_RX_REG_245))                          = (0x00000000)
#define DEF_WIFI_11B_RX_REG_246()                          (REG32(ADR_WIFI_11B_RX_REG_246))                          = (0x00000000)
#define DEF_WIFI_11B_RX_REG_249()                          (REG32(ADR_WIFI_11B_RX_REG_249))                          = (0x00000000)
#define DEF_WIFI_11B_RX_REG_250()                          (REG32(ADR_WIFI_11B_RX_REG_250))                          = (0x00000000)
#define DEF_WIFI_11B_RX_REG_251()                          (REG32(ADR_WIFI_11B_RX_REG_251))                          = (0x00000000)
#define DEF_WIFI_11B_RX_REG_252()                          (REG32(ADR_WIFI_11B_RX_REG_252))                          = (0x00000000)
#define DEF_WIFI_11B_RX_REG_253()                          (REG32(ADR_WIFI_11B_RX_REG_253))                          = (0x00000000)
#define DEF_WIFI_11B_RX_REG_254()                          (REG32(ADR_WIFI_11B_RX_REG_254))                          = (0x00100000)
#define DEF_WIFI_11B_RX_REG_255()                          (REG32(ADR_WIFI_11B_RX_REG_255))                          = (0x00000001)
#define DEF_WIFI_11GN_TX_MEM_BIST_REG()                    (REG32(ADR_WIFI_11GN_TX_MEM_BIST_REG))                    = (0x00000000)
#define DEF_WIFI_11GN_TX_BB_RAMP_REG()                     (REG32(ADR_WIFI_11GN_TX_BB_RAMP_REG))                     = (0x0000233c)
#define DEF_WIFI_11GN_TX_CONTROL_REG()                     (REG32(ADR_WIFI_11GN_TX_CONTROL_REG))                     = (0x00000011)
#define DEF_WIFI_11GN_TX_STS_SCALE_REG()                   (REG32(ADR_WIFI_11GN_TX_STS_SCALE_REG))                   = (0x01b001b0)
#define DEF_WIFI_11GN_TX_FFT_SCALE_REG0()                  (REG32(ADR_WIFI_11GN_TX_FFT_SCALE_REG0))                  = (0x0096009d)
#define DEF_WIFI_11GN_TX_FFT_SCALE_REG1()                  (REG32(ADR_WIFI_11GN_TX_FFT_SCALE_REG1))                  = (0x7f0c50cc)
#define DEF_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG0()       (REG32(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG0))       = (0x80808080)
#define DEF_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG1()       (REG32(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG1))       = (0x80808080)
#define DEF_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG2()       (REG32(ADR_WIFI_11GN_BW20_TX_BAND_EDGE_SCALE_REG2))       = (0x80808080)
#define DEF_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG0()       (REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG0))       = (0x80808080)
#define DEF_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG1()       (REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG1))       = (0x80808080)
#define DEF_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG2()       (REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG2))       = (0x80808080)
#define DEF_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG3()       (REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG3))       = (0x80808080)
#define DEF_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG4()       (REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG4))       = (0x80808080)
#define DEF_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG5()       (REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG5))       = (0x80808080)
#define DEF_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG6()       (REG32(ADR_WIFI_11GN_BW40_TX_BAND_EDGE_SCALE_REG6))       = (0x80800000)
#define DEF_WIFI_11GN_TX_PKT_CNT_SENT_REG()                (REG32(ADR_WIFI_11GN_TX_PKT_CNT_SENT_REG))                = (0x00000000)
#define DEF_WIFI_11GN_TX_DEBUG_SEL_REG()                   (REG32(ADR_WIFI_11GN_TX_DEBUG_SEL_REG))                   = (0x00000000)
#define DEF_WIFI_11GN_TX_RESERVED_REG()                    (REG32(ADR_WIFI_11GN_TX_RESERVED_REG))                    = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_000()                         (REG32(ADR_WIFI_11GN_RX_REG_000))                         = (0x00000044)
#define DEF_WIFI_11GN_RX_REG_001()                         (REG32(ADR_WIFI_11GN_RX_REG_001))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_002()                         (REG32(ADR_WIFI_11GN_RX_REG_002))                         = (0x00004775)
#define DEF_WIFI_11GN_RX_REG_003()                         (REG32(ADR_WIFI_11GN_RX_REG_003))                         = (0x10000075)
#define DEF_WIFI_11GN_RX_REG_004_()                        (REG32(ADR_WIFI_11GN_RX_REG_004_))                        = (0x3f304905)
#define DEF_WIFI_11GN_RX_REG_005()                         (REG32(ADR_WIFI_11GN_RX_REG_005))                         = (0x40182000)
#define DEF_WIFI_11GN_RX_REG_006_()                        (REG32(ADR_WIFI_11GN_RX_REG_006_))                        = (0x20600000)
#define DEF_WIFI_11GN_RX_REG_007_()                        (REG32(ADR_WIFI_11GN_RX_REG_007_))                        = (0x0c010000)
#define DEF_WIFI_11GN_RX_REG_008()                         (REG32(ADR_WIFI_11GN_RX_REG_008))                         = (0x20202020)
#define DEF_WIFI_11GN_RX_REG_009()                         (REG32(ADR_WIFI_11GN_RX_REG_009))                         = (0x20000000)
#define DEF_WIFI_11GN_RX_REG_010_()                        (REG32(ADR_WIFI_11GN_RX_REG_010_))                        = (0x50505050)
#define DEF_WIFI_11GN_RX_REG_011()                         (REG32(ADR_WIFI_11GN_RX_REG_011))                         = (0x20202020)
#define DEF_WIFI_11GN_RX_REG_012()                         (REG32(ADR_WIFI_11GN_RX_REG_012))                         = (0x20000000)
#define DEF_WIFI_11GN_RX_REG_013()                         (REG32(ADR_WIFI_11GN_RX_REG_013))                         = (0x00002424)
#define DEF_WIFI_11GN_RX_REG_014()                         (REG32(ADR_WIFI_11GN_RX_REG_014))                         = (0x00850080)
#define DEF_WIFI_11GN_RX_REG_015()                         (REG32(ADR_WIFI_11GN_RX_REG_015))                         = (0x005f005b)
#define DEF_WIFI_11GN_RX_REG_016()                         (REG32(ADR_WIFI_11GN_RX_REG_016))                         = (0x7f7f7f7f)
#define DEF_WIFI_11GN_RX_REG_017()                         (REG32(ADR_WIFI_11GN_RX_REG_017))                         = (0x7f7f7f7f)
#define DEF_WIFI_11GN_RX_REG_025()                         (REG32(ADR_WIFI_11GN_RX_REG_025))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_032()                         (REG32(ADR_WIFI_11GN_RX_REG_032))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_033()                         (REG32(ADR_WIFI_11GN_RX_REG_033))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_034()                         (REG32(ADR_WIFI_11GN_RX_REG_034))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_035()                         (REG32(ADR_WIFI_11GN_RX_REG_035))                         = (0x2120282c)
#define DEF_WIFI_11GN_RX_REG_036()                         (REG32(ADR_WIFI_11GN_RX_REG_036))                         = (0x00000102)
#define DEF_WIFI_11GN_RX_REG_039()                         (REG32(ADR_WIFI_11GN_RX_REG_039))                         = (0x000030a0)
#define DEF_WIFI_11GN_RX_REG_040()                         (REG32(ADR_WIFI_11GN_RX_REG_040))                         = (0x00000280)
#define DEF_WIFI_11GN_RX_REG_049()                         (REG32(ADR_WIFI_11GN_RX_REG_049))                         = (0x30023003)
#define DEF_WIFI_11GN_RX_REG_050()                         (REG32(ADR_WIFI_11GN_RX_REG_050))                         = (0x0000003a)
#define DEF_WIFI_11GN_RX_REG_051()                         (REG32(ADR_WIFI_11GN_RX_REG_051))                         = (0x00000120)
#define DEF_WIFI_11GN_RX_REG_052()                         (REG32(ADR_WIFI_11GN_RX_REG_052))                         = (0x00000120)
#define DEF_WIFI_11GN_RX_REG_076()                         (REG32(ADR_WIFI_11GN_RX_REG_076))                         = (0x40000000)
#define DEF_WIFI_11GN_RX_REG_077()                         (REG32(ADR_WIFI_11GN_RX_REG_077))                         = (0x00000001)
#define DEF_WIFI_11GN_RX_REG_087()                         (REG32(ADR_WIFI_11GN_RX_REG_087))                         = (0x01080110)
#define DEF_WIFI_11GN_RX_REG_088()                         (REG32(ADR_WIFI_11GN_RX_REG_088))                         = (0x00180120)
#define DEF_WIFI_11GN_RX_REG_089()                         (REG32(ADR_WIFI_11GN_RX_REG_089))                         = (0x000e0000)
#define DEF_WIFI_11GN_RX_REG_098()                         (REG32(ADR_WIFI_11GN_RX_REG_098))                         = (0x82000000)
#define DEF_WIFI_11GN_RX_REG_099()                         (REG32(ADR_WIFI_11GN_RX_REG_099))                         = (0x00000120)
#define DEF_WIFI_11GN_RX_REG_100()                         (REG32(ADR_WIFI_11GN_RX_REG_100))                         = (0x00000020)
#define DEF_WIFI_11GN_RX_REG_101()                         (REG32(ADR_WIFI_11GN_RX_REG_101))                         = (0x09360001)
#define DEF_WIFI_11GN_RX_REG_102()                         (REG32(ADR_WIFI_11GN_RX_REG_102))                         = (0xff0cfc8c)
#define DEF_WIFI_11GN_RX_REG_103()                         (REG32(ADR_WIFI_11GN_RX_REG_103))                         = (0xff0cfcc8)
#define DEF_WIFI_11GN_RX_REG_104()                         (REG32(ADR_WIFI_11GN_RX_REG_104))                         = (0x00110771)
#define DEF_WIFI_11GN_RX_REG_105()                         (REG32(ADR_WIFI_11GN_RX_REG_105))                         = (0x04000200)
#define DEF_WIFI_11GN_RX_REG_106()                         (REG32(ADR_WIFI_11GN_RX_REG_106))                         = (0x00600050)
#define DEF_WIFI_11GN_RX_REG_107()                         (REG32(ADR_WIFI_11GN_RX_REG_107))                         = (0x03000200)
#define DEF_WIFI_11GN_RX_REG_108()                         (REG32(ADR_WIFI_11GN_RX_REG_108))                         = (0x00500040)
#define DEF_WIFI_11GN_RX_REG_109()                         (REG32(ADR_WIFI_11GN_RX_REG_109))                         = (0x0000ff01)
#define DEF_WIFI_11GN_RX_REG_110()                         (REG32(ADR_WIFI_11GN_RX_REG_110))                         = (0xffffffff)
#define DEF_WIFI_11GN_RX_REG_111()                         (REG32(ADR_WIFI_11GN_RX_REG_111))                         = (0xffffffff)
#define DEF_WIFI_11GN_RX_REG_112()                         (REG32(ADR_WIFI_11GN_RX_REG_112))                         = (0x00888888)
#define DEF_WIFI_11GN_RX_REG_224()                         (REG32(ADR_WIFI_11GN_RX_REG_224))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_225()                         (REG32(ADR_WIFI_11GN_RX_REG_225))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_226()                         (REG32(ADR_WIFI_11GN_RX_REG_226))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_239()                         (REG32(ADR_WIFI_11GN_RX_REG_239))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_240()                         (REG32(ADR_WIFI_11GN_RX_REG_240))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_241()                         (REG32(ADR_WIFI_11GN_RX_REG_241))                         = (0x0000ff10)
#define DEF_WIFI_11GN_RX_REG_243()                         (REG32(ADR_WIFI_11GN_RX_REG_243))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_244()                         (REG32(ADR_WIFI_11GN_RX_REG_244))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_245()                         (REG32(ADR_WIFI_11GN_RX_REG_245))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_246()                         (REG32(ADR_WIFI_11GN_RX_REG_246))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_247()                         (REG32(ADR_WIFI_11GN_RX_REG_247))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_248()                         (REG32(ADR_WIFI_11GN_RX_REG_248))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_249()                         (REG32(ADR_WIFI_11GN_RX_REG_249))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_250()                         (REG32(ADR_WIFI_11GN_RX_REG_250))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_251()                         (REG32(ADR_WIFI_11GN_RX_REG_251))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_252()                         (REG32(ADR_WIFI_11GN_RX_REG_252))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_253()                         (REG32(ADR_WIFI_11GN_RX_REG_253))                         = (0x00000000)
#define DEF_WIFI_11GN_RX_REG_254()                         (REG32(ADR_WIFI_11GN_RX_REG_254))                         = (0x01100001)
#define DEF_WIFI_11GN_RX_REG_255()                         (REG32(ADR_WIFI_11GN_RX_REG_255))                         = (0x00000001)
#define DEF_PHY_CLK_CTRL()                                 (REG32(ADR_PHY_CLK_CTRL))                                 = (0x00070000)
#define DEF_PHY_RX_CTRL()                                  (REG32(ADR_PHY_RX_CTRL))                                  = (0x50000000)
#define DEF_PHY_TX_PKT_GEN_1()                             (REG32(ADR_PHY_TX_PKT_GEN_1))                             = (0x000a0002)
#define DEF_PHY_TX_PKT_GEN_2()                             (REG32(ADR_PHY_TX_PKT_GEN_2))                             = (0x02700700)
#define DEF_PHY_TX_SET()                                   (REG32(ADR_PHY_TX_SET))                                   = (0x00030980)
#define DEF_PHY_TX_ACC_ADD1()                              (REG32(ADR_PHY_TX_ACC_ADD1))                              = (0x8e89bed6)
#define DEF_PHY_TX_WHITEN_SEED()                           (REG32(ADR_PHY_TX_WHITEN_SEED))                           = (0x00000000)
#define DEF_PHY_TX_CRC_INIT()                              (REG32(ADR_PHY_TX_CRC_INIT))                              = (0x00555555)
#define DEF_PHY_TX_HEADER()                                (REG32(ADR_PHY_TX_HEADER))                                = (0x0000250f)
#define DEF_PHY_TX_PRBL_NO()                               (REG32(ADR_PHY_TX_PRBL_NO))                               = (0x00000007)
#define DEF_PHY_TX_PLD_LEN()                               (REG32(ADR_PHY_TX_PLD_LEN))                               = (0x00000025)
#define DEF_PHY_TX_PWR()                                   (REG32(ADR_PHY_TX_PWR))                                   = (0x0100ff00)
#define DEF_PHY_RX_IF()                                    (REG32(ADR_PHY_RX_IF))                                    = (0x00000000)
#define DEF_PHY_RX_INITIAL_SLICE_PHASE()                   (REG32(ADR_PHY_RX_INITIAL_SLICE_PHASE))                   = (0x04450000)
#define DEF_PHY_PKT_GEN_CTRL()                             (REG32(ADR_PHY_PKT_GEN_CTRL))                             = (0x00000082)
#define DEF_PHY_FSM_SET()                                  (REG32(ADR_PHY_FSM_SET))                                  = (0x00000000)
#define DEF_PHY_AGC_SET()                                  (REG32(ADR_PHY_AGC_SET))                                  = (0x000d553e)
#define DEF_PHY_PKT_CNT()                                  (REG32(ADR_PHY_PKT_CNT))                                  = (0x00000000)
#define DEF_PHY_ERR_PKT_CNT()                              (REG32(ADR_PHY_ERR_PKT_CNT))                              = (0x00000000)
#define DEF_PHY_PKT_ENA()                                  (REG32(ADR_PHY_PKT_ENA))                                  = (0x00000000)
#define DEF_PHY_RX_SET_1()                                 (REG32(ADR_PHY_RX_SET_1))                                 = (0x7c000404)
#define DEF_PHY_RX_SET_2()                                 (REG32(ADR_PHY_RX_SET_2))                                 = (0x7cc60000)
#define DEF_PHY_RX_ACC_TIMER()                             (REG32(ADR_PHY_RX_ACC_TIMER))                             = (0x00000000)
#define DEF_PHY_RX_ACC_ADDR()                              (REG32(ADR_PHY_RX_ACC_ADDR))                              = (0x8e89bed6)
#define DEF_PHY_RX_CHNL_TYPE()                             (REG32(ADR_PHY_RX_CHNL_TYPE))                             = (0x00000001)
#define DEF_PHY_RX_CRC_INIT()                              (REG32(ADR_PHY_RX_CRC_INIT))                              = (0x00555555)
#define DEF_PHY_RX_DW_SEED()                               (REG32(ADR_PHY_RX_DW_SEED))                               = (0x00000000)
#define DEF_PHY_RX_MAN_SET()                               (REG32(ADR_PHY_RX_MAN_SET))                               = (0x00000000)
#define DEF_PHY_ACC_COR()                                  (REG32(ADR_PHY_ACC_COR))                                  = (0x02002000)
#define DEF_PHY_TX_DONE_CNT()                              (REG32(ADR_PHY_TX_DONE_CNT))                              = (0x00000000)
#define DEF_PHY_BER_CNT()                                  (REG32(ADR_PHY_BER_CNT))                                  = (0x00000000)
#define DEF_PHY_TBUS()                                     (REG32(ADR_PHY_TBUS))                                     = (0x00000007)
#define DEF_PHY_RSSI_MCU()                                 (REG32(ADR_PHY_RSSI_MCU))                                 = (0x00000000)
#define DEF_PHY_RX_SPACE_CNT()                             (REG32(ADR_PHY_RX_SPACE_CNT))                             = (0x000002c1)
#define DEF_PHY_RX_DET_RO()                                (REG32(ADR_PHY_RX_DET_RO))                                = (0x00000000)
#define DEF_PHY_CFO_INIT_SET()                             (REG32(ADR_PHY_CFO_INIT_SET))                             = (0x00000000)
#define DEF_PHY_CFO_EST()                                  (REG32(ADR_PHY_CFO_EST))                                  = (0x00000000)
#define DEF_RX_DEMOD_DET()                                 (REG32(ADR_RX_DEMOD_DET))                                 = (0x00000001)
#define DEF_RX_DEMOD_SWITH_INIT()                          (REG32(ADR_RX_DEMOD_SWITH_INIT))                          = (0x10000000)
#define DEF_RX_PREAMBLE_TH_LO()                            (REG32(ADR_RX_PREAMBLE_TH_LO))                            = (0x38000000)
#define DEF_RX_PREAMBLE_TH_HI()                            (REG32(ADR_RX_PREAMBLE_TH_HI))                            = (0x40000000)
#define DEF_RX_TCU_DC()                                    (REG32(ADR_RX_TCU_DC))                                    = (0x00000007)
#define DEF_RX_DECODE_DEBUG()                              (REG32(ADR_RX_DECODE_DEBUG))                              = (0x00000000)
#define DEF_ACC_ADDR_DET()                                 (REG32(ADR_ACC_ADDR_DET))                                 = (0x80140000)
#define DEF_PHY_STATE_RO()                                 (REG32(ADR_PHY_STATE_RO))                                 = (0x00000000)
#define DEF_PHY_ENABLE_COUNTER_RO_1()                      (REG32(ADR_PHY_ENABLE_COUNTER_RO_1))                      = (0x00000000)
#define DEF_PHY_ENABLE_COUNTER_RO_2()                      (REG32(ADR_PHY_ENABLE_COUNTER_RO_2))                      = (0x00000000)
#define DEF_STATE_COUNTER_1()                              (REG32(ADR_STATE_COUNTER_1))                              = (0x00000000)
#define DEF_STATE_COUNTER_2()                              (REG32(ADR_STATE_COUNTER_2))                              = (0x00000000)
#define DEF_STATE_COUNTER_3()                              (REG32(ADR_STATE_COUNTER_3))                              = (0x00000000)
#define DEF_STATE_COUNTER_4()                              (REG32(ADR_STATE_COUNTER_4))                              = (0x00000000)
#define DEF_PHY_ENABLE_RO()                                (REG32(ADR_PHY_ENABLE_RO))                                = (0x00000000)
#define DEF_RX_DEVIATION()                                 (REG32(ADR_RX_DEVIATION))                                 = (0x05000a00)
#define DEF_PHY_FMD_BUF_0()                                (REG32(ADR_PHY_FMD_BUF_0))                                = (0x00000000)
#define DEF_PHY_FMD_BUF_1()                                (REG32(ADR_PHY_FMD_BUF_1))                                = (0x00060000)
#define DEF_PHY_TIMER_1_SET()                              (REG32(ADR_PHY_TIMER_1_SET))                              = (0x00000000)
#define DEF_PHY_TIMER_1_RO()                               (REG32(ADR_PHY_TIMER_1_RO))                               = (0x00000000)
#define DEF_PHY_TIMER_2_SET()                              (REG32(ADR_PHY_TIMER_2_SET))                              = (0x00000000)
#define DEF_PHY_TIMER_2_RO()                               (REG32(ADR_PHY_TIMER_2_RO))                               = (0x00000000)
#define DEF_BLE_PHY_RX_RFAGC_REG0()                        (REG32(ADR_BLE_PHY_RX_RFAGC_REG0))                        = (0x80046771)
#define DEF_BLE_PHY_RX_RFAGC_REG2()                        (REG32(ADR_BLE_PHY_RX_RFAGC_REG2))                        = (0x1f300f6f)
#define DEF_BLE_PHY_RX_RFAGC_REG3()                        (REG32(ADR_BLE_PHY_RX_RFAGC_REG3))                        = (0x663f36d0)
#define DEF_BLE_PHY_RX_RFAGC_REG4()                        (REG32(ADR_BLE_PHY_RX_RFAGC_REG4))                        = (0x100c0000)
#define DEF_BLE_PHY_RX_RSSI_REG()                          (REG32(ADR_BLE_PHY_RX_RSSI_REG))                          = (0x00fc0000)
#define DEF_BLE_PHY_RF_MODE_REG()                          (REG32(ADR_BLE_PHY_RF_MODE_REG))                          = (0x00000045)
#define DEF_BLE_PHY_RX_AGC_RESULT_RO_REG()                 (REG32(ADR_BLE_PHY_RX_AGC_RESULT_RO_REG))                 = (0x00000000)
#define DEF_BLE_PHY_RX_AGC_PWR_RO_REG1()                   (REG32(ADR_BLE_PHY_RX_AGC_PWR_RO_REG1))                   = (0x00000000)
#define DEF_BLE_PHY_RX_AGC_PWR_RO_REG2()                   (REG32(ADR_BLE_PHY_RX_AGC_PWR_RO_REG2))                   = (0x00000000)
#define DEF_BLE_PHY_RX_AGC_PWR_RO_REG3()                   (REG32(ADR_BLE_PHY_RX_AGC_PWR_RO_REG3))                   = (0x00000000)
#define DEF_BLE_PHY_RX_AGC_NEW_STATUS_RO()                 (REG32(ADR_BLE_PHY_RX_AGC_NEW_STATUS_RO))                 = (0x00000000)
#define DEF_BLE_PHY_RX_RFAGC_NEW_REG0_()                   (REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG0_))                   = (0xec72006f)
#define DEF_BLE_PHY_RX_RFAGC_NEW_REG1()                    (REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG1))                    = (0x33300001)
#define DEF_BLE_PHY_RX_RFAGC_NEW_REG2_()                   (REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG2_))                   = (0x001ea0d2)
#define DEF_BLE_PHY_RX_RFAGC_NEW_REG3_()                   (REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG3_))                   = (0x001ea0d2)
#define DEF_BLE_PHY_RX_RFAGC_NEW_REG4()                    (REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG4))                    = (0x66655545)
#define DEF_BLE_PHY_RX_RFAGC_NEW_REG5()                    (REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG5))                    = (0x45451717)
#define DEF_BLE_PHY_RX_RFAGC_NEW_REG6_()                   (REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG6_))                   = (0x17454545)
#define DEF_BLE_PHY_RX_RFAGC_NEW_REG7()                    (REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG7))                    = (0x1f1ea1ea)
#define DEF_BLE_PHY_RX_RFAGC_NEW_REG8()                    (REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG8))                    = (0x01ea3030)
#define DEF_BLE_PHY_RX_RFAGC_NEW_REG9()                    (REG32(ADR_BLE_PHY_RX_RFAGC_NEW_REG9))                    = (0x0c0c1200)
#define DEF_SVN_VERSION()                                  (REG32(ADR_SVN_VERSION))                                  = (0x00000000)
#define DEF_PHY_IQ_LBK()                                   (REG32(ADR_PHY_IQ_LBK))                                   = (0x00000000)
#define DEF_MB_CPU_INT_ALT()                               (REG32(ADR_MB_CPU_INT_ALT))                               = (0x00000000)
#define DEF_MB_CPU_INT()                                   (REG32(ADR_MB_CPU_INT))                                   = (0x00000000)
#define DEF_CPU_ID_TB0()                                   (REG32(ADR_CPU_ID_TB0))                                   = (0x00000000)
#define DEF_CPU_ID_TB1()                                   (REG32(ADR_CPU_ID_TB1))                                   = (0x00000000)
#define DEF_CH0_TRIG_1()                                   (REG32(ADR_CH0_TRIG_1))                                   = (0x00000000)
#define DEF_CH0_TRIG_0()                                   (REG32(ADR_CH0_TRIG_0))                                   = (0x00000000)
#define DEF_CH0_PRI_TRIG()                                 (REG32(ADR_CH0_PRI_TRIG))                                 = (0x00000000)
#define DEF_MCU_STATUS()                                   (REG32(ADR_MCU_STATUS))                                   = (0x00000000)
#define DEF_RD_IN_FFCNT1()                                 (REG32(ADR_RD_IN_FFCNT1))                                 = (0x00000000)
#define DEF_RD_IN_FFCNT2()                                 (REG32(ADR_RD_IN_FFCNT2))                                 = (0x00000000)
#define DEF_RD_FFIN_FULL()                                 (REG32(ADR_RD_FFIN_FULL))                                 = (0x00000000)
#define DEF_CH2_TRIG_ALT()                                 (REG32(ADR_CH2_TRIG_ALT))                                 = (0x00000000)
#define DEF_CH2_INT_ADDR_ALT()                             (REG32(ADR_CH2_INT_ADDR_ALT))                             = (0x00000000)
#define DEF_MBOX_HALT_CFG()                                (REG32(ADR_MBOX_HALT_CFG))                                = (0x00000000)
#define DEF_MBOX_HALT_STS()                                (REG32(ADR_MBOX_HALT_STS))                                = (0x00000000)
#define DEF_MB_DBG_CFG1()                                  (REG32(ADR_MB_DBG_CFG1))                                  = (0x00080000)
#define DEF_MB_DBG_CFG2()                                  (REG32(ADR_MB_DBG_CFG2))                                  = (0x00000000)
#define DEF_MB_DBG_CFG3()                                  (REG32(ADR_MB_DBG_CFG3))                                  = (0x00000000)
#define DEF_MB_DBG_CFG4()                                  (REG32(ADR_MB_DBG_CFG4))                                  = (0xffffffff)
#define DEF_MB_OUT_QUEUE_CFG()                             (REG32(ADR_MB_OUT_QUEUE_CFG))                             = (0x00000002)
#define DEF_MB_OUT_QUEUE_FLUSH()                           (REG32(ADR_MB_OUT_QUEUE_FLUSH))                           = (0x00000000)
#define DEF_MB_OUT_QUEUE_FLUSH()                           (REG32(ADR_MB_OUT_QUEUE_FLUSH))                           = (0x00000000)
#define DEF_RD_FFOUT_CNT1()                                (REG32(ADR_RD_FFOUT_CNT1))                                = (0x00000000)
#define DEF_RD_FFOUT_CNT2()                                (REG32(ADR_RD_FFOUT_CNT2))                                = (0x00000000)
#define DEF_RD_FFOUT_CNT3()                                (REG32(ADR_RD_FFOUT_CNT3))                                = (0x00000000)
#define DEF_RD_FFOUT_FULL()                                (REG32(ADR_RD_FFOUT_FULL))                                = (0x00000000)
#define DEF_MB_THRESHOLD6()                                (REG32(ADR_MB_THRESHOLD6))                                = (0x00000000)
#define DEF_MB_THRESHOLD7()                                (REG32(ADR_MB_THRESHOLD7))                                = (0x00000000)
#define DEF_MB_THRESHOLD8()                                (REG32(ADR_MB_THRESHOLD8))                                = (0x00000000)
#define DEF_MB_THRESHOLD9()                                (REG32(ADR_MB_THRESHOLD9))                                = (0x00000000)
#define DEF_MB_THRESHOLD10()                               (REG32(ADR_MB_THRESHOLD10))                               = (0x00000000)
#define DEF_MB_TRASH_CFG()                                 (REG32(ADR_MB_TRASH_CFG))                                 = (0x01000001)
#define DEF_MB_IN_FF_FLUSH()                               (REG32(ADR_MB_IN_FF_FLUSH))                               = (0x00000000)
#define DEF_MB_IN_FF_FLUSH()                               (REG32(ADR_MB_IN_FF_FLUSH))                               = (0x00000000)
#define DEF_CPU_ID_TB2()                                   (REG32(ADR_CPU_ID_TB2))                                   = (0x00000000)
#define DEF_CPU_ID_TB3()                                   (REG32(ADR_CPU_ID_TB3))                                   = (0x00000000)
#define DEF_PHY_IQ_LOG_CFG0()                              (REG32(ADR_PHY_IQ_LOG_CFG0))                              = (0x00000000)
#define DEF_PHY_IQ_LOG_CFG1()                              (REG32(ADR_PHY_IQ_LOG_CFG1))                              = (0x00000000)
#define DEF_PHY_IQ_LOG_LEN()                               (REG32(ADR_PHY_IQ_LOG_LEN))                               = (0x00001000)
#define DEF_PHY_IQ_LOG_ENDADR()                            (REG32(ADR_PHY_IQ_LOG_ENDADR))                            = (0x00000000)
#define DEF_PHY_IQ_LOG_STADR()                             (REG32(ADR_PHY_IQ_LOG_STADR))                             = (0x00000000)
#define DEF_WR_ALC()                                       (REG32(ADR_WR_ALC))                                       = (0x00000000)
#define DEF_GETID()                                        (REG32(ADR_GETID))                                        = (0x00000000)
#define DEF_CH_STA_PRI()                                   (REG32(ADR_CH_STA_PRI))                                   = (0x00000213)
#define DEF_RD_ID0()                                       (REG32(ADR_RD_ID0))                                       = (0x00000000)
#define DEF_RD_ID1()                                       (REG32(ADR_RD_ID1))                                       = (0x00000000)
#define DEF_IMD_CFG()                                      (REG32(ADR_IMD_CFG))                                      = (0x00000000)
#define DEF_IMD_STA()                                      (REG32(ADR_IMD_STA))                                      = (0x00000000)
#define DEF_ALC_STA()                                      (REG32(ADR_ALC_STA))                                      = (0x01000000)
#define DEF_TRX_ID_COUNT()                                 (REG32(ADR_TRX_ID_COUNT))                                 = (0x00000000)
#define DEF_TRX_ID_THRESHOLD()                             (REG32(ADR_TRX_ID_THRESHOLD))                             = (0x01ee3c3c)
#define DEF_TX_ID0()                                       (REG32(ADR_TX_ID0))                                       = (0x00000000)
#define DEF_TX_ID1()                                       (REG32(ADR_TX_ID1))                                       = (0x00000000)
#define DEF_RX_ID0()                                       (REG32(ADR_RX_ID0))                                       = (0x00000000)
#define DEF_RX_ID1()                                       (REG32(ADR_RX_ID1))                                       = (0x00000000)
#define DEF_RTN_STA()                                      (REG32(ADR_RTN_STA))                                      = (0x00000001)
#define DEF_ID_LEN_THREADSHOLD1()                          (REG32(ADR_ID_LEN_THREADSHOLD1))                          = (0x000f0641)
#define DEF_ID_LEN_THREADSHOLD2()                          (REG32(ADR_ID_LEN_THREADSHOLD2))                          = (0x00000000)
#define DEF_CH_ARB_PRI()                                   (REG32(ADR_CH_ARB_PRI))                                   = (0x00031201)
#define DEF_TX_ID_REMAIN_STATUS()                          (REG32(ADR_TX_ID_REMAIN_STATUS))                          = (0x00000000)
#define DEF_ID_INFO_STA()                                  (REG32(ADR_ID_INFO_STA))                                  = (0x00000100)
#define DEF_TX_LIMIT_INTR()                                (REG32(ADR_TX_LIMIT_INTR))                                = (0x00000000)
#define DEF_TX_ID_ALL_INFO()                               (REG32(ADR_TX_ID_ALL_INFO))                               = (0x00000000)
#define DEF_RD_ID2()                                       (REG32(ADR_RD_ID2))                                       = (0x00000000)
#define DEF_RD_ID3()                                       (REG32(ADR_RD_ID3))                                       = (0x00000000)
#define DEF_TX_ID2()                                       (REG32(ADR_TX_ID2))                                       = (0x00000000)
#define DEF_TX_ID3()                                       (REG32(ADR_TX_ID3))                                       = (0x00000000)
#define DEF_RX_ID2()                                       (REG32(ADR_RX_ID2))                                       = (0x00000000)
#define DEF_RX_ID3()                                       (REG32(ADR_RX_ID3))                                       = (0x00000000)
#define DEF_TX_ID_ALL_INFO2()                              (REG32(ADR_TX_ID_ALL_INFO2))                              = (0x00000000)
#define DEF_TX_ID_ALL_INFO_A()                             (REG32(ADR_TX_ID_ALL_INFO_A))                             = (0x00000000)
#define DEF_TX_ID_ALL_INFO_B()                             (REG32(ADR_TX_ID_ALL_INFO_B))                             = (0x00000000)
#define DEF_TX_ID_REMAIN_STATUS2()                         (REG32(ADR_TX_ID_REMAIN_STATUS2))                         = (0x01000100)
#define DEF_ALC_ID_INFO()                                  (REG32(ADR_ALC_ID_INFO))                                  = (0x00000000)
#define DEF_ALC_ID_INF1()                                  (REG32(ADR_ALC_ID_INF1))                                  = (0x00000000)
#define DEF_TX_ID_ALL_INFO_1A()                            (REG32(ADR_TX_ID_ALL_INFO_1A))                            = (0x00000000)
#define DEF_TX_ID_ALL_INFO_2A()                            (REG32(ADR_TX_ID_ALL_INFO_2A))                            = (0x00000000)
#define DEF_RD_IN_FFCNT1_IDMNG()                           (REG32(ADR_RD_IN_FFCNT1_IDMNG))                           = (0x00000000)
#define DEF_RD_FFOUT_CNT_IDMNG()                           (REG32(ADR_RD_FFOUT_CNT_IDMNG))                           = (0x00000000)
#define DEF_ALC_ABORT()                                    (REG32(ADR_ALC_ABORT))                                    = (0x00000000)
#define DEF_ALC_RLS_STATUS()                               (REG32(ADR_ALC_RLS_STATUS))                               = (0x00000000)
#define DEF_DMN_STATUS()                                   (REG32(ADR_DMN_STATUS))                                   = (0x00007ff0)
#define DEF_TAG_STATUS()                                   (REG32(ADR_TAG_STATUS))                                   = (0x00000000)
#define DEF_REQ_STATUS()                                   (REG32(ADR_REQ_STATUS))                                   = (0x00000000)
#define DEF_PAGE_TAG_STATUS_0()                            (REG32(ADR_PAGE_TAG_STATUS_0))                            = (0x00000000)
#define DEF_PAGE_TAG_STATUS_1()                            (REG32(ADR_PAGE_TAG_STATUS_1))                            = (0x00000000)
#define DEF_PAGE_TAG_STATUS_2()                            (REG32(ADR_PAGE_TAG_STATUS_2))                            = (0x00000000)
#define DEF_PAGE_TAG_STATUS_3()                            (REG32(ADR_PAGE_TAG_STATUS_3))                            = (0x00000000)
#define DEF_PAGE_TAG_STATUS_4()                            (REG32(ADR_PAGE_TAG_STATUS_4))                            = (0x00000000)
#define DEF_PAGE_TAG_STATUS_5()                            (REG32(ADR_PAGE_TAG_STATUS_5))                            = (0x00000000)
#define DEF_PAGE_TAG_STATUS_6()                            (REG32(ADR_PAGE_TAG_STATUS_6))                            = (0x00000000)
#define DEF_PAGE_TAG_STATUS_7()                            (REG32(ADR_PAGE_TAG_STATUS_7))                            = (0x00000000)
#define DEF_FPGA_GEMINIARF_SWITCH()                        (REG32(ADR_FPGA_GEMINIARF_SWITCH))                        = (0x00000000)
#define DEF_I2S0_EN()                                      (REG32(ADR_I2S0_EN))                                      = (0x00000000)
#define DEF_I2S0_RX_EN()                                   (REG32(ADR_I2S0_RX_EN))                                   = (0x00000000)
#define DEF_I2S0_TX_EN()                                   (REG32(ADR_I2S0_TX_EN))                                   = (0x00000000)
#define DEF_I2S0_SCLK_SCR_EN()                             (REG32(ADR_I2S0_SCLK_SCR_EN))                             = (0x00000000)
#define DEF_I2S0_WS_DEF()                                  (REG32(ADR_I2S0_WS_DEF))                                  = (0x00000010)
#define DEF_I2S0_RESET_RX_FIFO()                           (REG32(ADR_I2S0_RESET_RX_FIFO))                           = (0x00000000)
#define DEF_I2S0_RESET_TX_FIFO()                           (REG32(ADR_I2S0_RESET_TX_FIFO))                           = (0x00000000)
#define DEF_I2S0_L_TRX_DATA()                              (REG32(ADR_I2S0_L_TRX_DATA))                              = (0x00000000)
#define DEF_I2S0_R_TRX_DATA()                              (REG32(ADR_I2S0_R_TRX_DATA))                              = (0x00000000)
#define DEF_I2S0_RX_CH_EN()                                (REG32(ADR_I2S0_RX_CH_EN))                                = (0x00000000)
#define DEF_I2S0_TX_CH_EN()                                (REG32(ADR_I2S0_TX_CH_EN))                                = (0x00000000)
#define DEF_I2S0_RCR()                                     (REG32(ADR_I2S0_RCR))                                     = (0x00000005)
#define DEF_I2S0_TCR()                                     (REG32(ADR_I2S0_TCR))                                     = (0x00000005)
#define DEF_I2S0_INTR()                                    (REG32(ADR_I2S0_INTR))                                    = (0x00000000)
#define DEF_I2S0_INTR_MASK()                               (REG32(ADR_I2S0_INTR_MASK))                               = (0x00000033)
#define DEF_I2S0_RXOR()                                    (REG32(ADR_I2S0_RXOR))                                    = (0x00000000)
#define DEF_I2S0_TXFO()                                    (REG32(ADR_I2S0_TXFO))                                    = (0x00000000)
#define DEF_I2S0_RX_FIFO_TH()                              (REG32(ADR_I2S0_RX_FIFO_TH))                              = (0x00000005)
#define DEF_I2S0_TX_FIFO_TH()                              (REG32(ADR_I2S0_TX_FIFO_TH))                              = (0x00000003)
#define DEF_I2S0_RX_FIFO_FLUSH()                           (REG32(ADR_I2S0_RX_FIFO_FLUSH))                           = (0x00000000)
#define DEF_I2S0_TX_FIFO_FLUSH()                           (REG32(ADR_I2S0_TX_FIFO_FLUSH))                           = (0x00000000)
#define DEF_I2S0_RX_DMA()                                  (REG32(ADR_I2S0_RX_DMA))                                  = (0x00000000)
#define DEF_I2S0_TX_DMA()                                  (REG32(ADR_I2S0_TX_DMA))                                  = (0x00000000)
#define DEF_I2S1_EN()                                      (REG32(ADR_I2S1_EN))                                      = (0x00000000)
#define DEF_I2S1_RX_EN()                                   (REG32(ADR_I2S1_RX_EN))                                   = (0x00000000)
#define DEF_I2S1_TX_EN()                                   (REG32(ADR_I2S1_TX_EN))                                   = (0x00000000)
#define DEF_I2S1_SCLK_SCR_EN()                             (REG32(ADR_I2S1_SCLK_SCR_EN))                             = (0x00000000)
#define DEF_I2S1_WS_DEF()                                  (REG32(ADR_I2S1_WS_DEF))                                  = (0x00000010)
#define DEF_I2S1_RESET_RX_FIFO()                           (REG32(ADR_I2S1_RESET_RX_FIFO))                           = (0x00000000)
#define DEF_I2S1_RESET_TX_FIFO()                           (REG32(ADR_I2S1_RESET_TX_FIFO))                           = (0x00000000)
#define DEF_I2S1_L_TRX_DATA()                              (REG32(ADR_I2S1_L_TRX_DATA))                              = (0x00000000)
#define DEF_I2S1_R_TRX_DATA()                              (REG32(ADR_I2S1_R_TRX_DATA))                              = (0x00000000)
#define DEF_I2S1_RX_CH_EN()                                (REG32(ADR_I2S1_RX_CH_EN))                                = (0x00000000)
#define DEF_I2S1_TX_CH_EN()                                (REG32(ADR_I2S1_TX_CH_EN))                                = (0x00000000)
#define DEF_I2S1_RCR()                                     (REG32(ADR_I2S1_RCR))                                     = (0x00000005)
#define DEF_I2S1_TCR()                                     (REG32(ADR_I2S1_TCR))                                     = (0x00000005)
#define DEF_I2S1_INTR()                                    (REG32(ADR_I2S1_INTR))                                    = (0x00000000)
#define DEF_I2S1_INTR_MASK()                               (REG32(ADR_I2S1_INTR_MASK))                               = (0x00000033)
#define DEF_I2S1_RXOR()                                    (REG32(ADR_I2S1_RXOR))                                    = (0x00000000)
#define DEF_I2S1_TXFO()                                    (REG32(ADR_I2S1_TXFO))                                    = (0x00000000)
#define DEF_I2S1_RX_FIFO_TH()                              (REG32(ADR_I2S1_RX_FIFO_TH))                              = (0x00000005)
#define DEF_I2S1_TX_FIFO_TH()                              (REG32(ADR_I2S1_TX_FIFO_TH))                              = (0x00000003)
#define DEF_I2S1_RX_FIFO_FLUSH()                           (REG32(ADR_I2S1_RX_FIFO_FLUSH))                           = (0x00000000)
#define DEF_I2S1_TX_FIFO_FLUSH()                           (REG32(ADR_I2S1_TX_FIFO_FLUSH))                           = (0x00000000)
#define DEF_I2S1_RX_DMA()                                  (REG32(ADR_I2S1_RX_DMA))                                  = (0x00000000)
#define DEF_I2S1_TX_DMA()                                  (REG32(ADR_I2S1_TX_DMA))                                  = (0x00000000)
#define DEF_I2C0_CFG0()                                    (REG32(ADR_I2C0_CFG0))                                    = (0x00000000)
#define DEF_I2C0_TAR()                                     (REG32(ADR_I2C0_TAR))                                     = (0x00000000)
#define DEF_I2C0_TRX_CMD_DATA()                            (REG32(ADR_I2C0_TRX_CMD_DATA))                            = (0x00000000)
#define DEF_I2C0_SCLK_H_WIDTH()                            (REG32(ADR_I2C0_SCLK_H_WIDTH))                            = (0x00000000)
#define DEF_I2C0_SCLK_L_WIDTH()                            (REG32(ADR_I2C0_SCLK_L_WIDTH))                            = (0x00000000)
#define DEF_I2C0_INT()                                     (REG32(ADR_I2C0_INT))                                     = (0x00000000)
#define DEF_I2C0_INT_MASK()                                (REG32(ADR_I2C0_INT_MASK))                                = (0x00000000)
#define DEF_I2C0_INT_STA()                                 (REG32(ADR_I2C0_INT_STA))                                 = (0x00000000)
#define DEF_I2C0_RX_FIFO_TH()                              (REG32(ADR_I2C0_RX_FIFO_TH))                              = (0x00000000)
#define DEF_I2C0_TX_FIFO_TH()                              (REG32(ADR_I2C0_TX_FIFO_TH))                              = (0x00000000)
#define DEF_I2C0_CLR_INTR()                                (REG32(ADR_I2C0_CLR_INTR))                                = (0x00000000)
#define DEF_I2C0_CLR_RX_UNDER()                            (REG32(ADR_I2C0_CLR_RX_UNDER))                            = (0x00000000)
#define DEF_I2C0_CLR_RX_OVER()                             (REG32(ADR_I2C0_CLR_RX_OVER))                             = (0x00000000)
#define DEF_I2C0_CLR_TX_OVER()                             (REG32(ADR_I2C0_CLR_TX_OVER))                             = (0x00000000)
#define DEF_I2C0_CLR_RD_REQ()                              (REG32(ADR_I2C0_CLR_RD_REQ))                              = (0x00000000)
#define DEF_I2C0_CLR_TX_ABRT()                             (REG32(ADR_I2C0_CLR_TX_ABRT))                             = (0x00000000)
#define DEF_I2C0_CLR_RX_DONE()                             (REG32(ADR_I2C0_CLR_RX_DONE))                             = (0x00000000)
#define DEF_I2C0_CLR_ACTIVITY()                            (REG32(ADR_I2C0_CLR_ACTIVITY))                            = (0x00000000)
#define DEF_I2C0_CLR_STOP_DET()                            (REG32(ADR_I2C0_CLR_STOP_DET))                            = (0x00000000)
#define DEF_I2C0_CLR_START_DET()                           (REG32(ADR_I2C0_CLR_START_DET))                           = (0x00000000)
#define DEF_I2C0_CLR_GEN_CALL()                            (REG32(ADR_I2C0_CLR_GEN_CALL))                            = (0x00000000)
#define DEF_I2C0_ENABLE()                                  (REG32(ADR_I2C0_ENABLE))                                  = (0x00000000)
#define DEF_I2C0_STATUS()                                  (REG32(ADR_I2C0_STATUS))                                  = (0x00000006)
#define DEF_I2C0_COMP_VERSION()                            (REG32(ADR_I2C0_COMP_VERSION))                            = (0x3132312a)
#define DEF_I2C1_CFG0()                                    (REG32(ADR_I2C1_CFG0))                                    = (0x00000000)
#define DEF_I2C1_TAR()                                     (REG32(ADR_I2C1_TAR))                                     = (0x00000000)
#define DEF_I2C1_TRX_CMD_DATA()                            (REG32(ADR_I2C1_TRX_CMD_DATA))                            = (0x00000000)
#define DEF_I2C1_SCLK_H_WIDTH()                            (REG32(ADR_I2C1_SCLK_H_WIDTH))                            = (0x00000000)
#define DEF_I2C1_SCLK_L_WIDTH()                            (REG32(ADR_I2C1_SCLK_L_WIDTH))                            = (0x00000000)
#define DEF_I2C1_INT()                                     (REG32(ADR_I2C1_INT))                                     = (0x00000000)
#define DEF_I2C1_INT_MASK()                                (REG32(ADR_I2C1_INT_MASK))                                = (0x00000000)
#define DEF_I2C1_INT_STA()                                 (REG32(ADR_I2C1_INT_STA))                                 = (0x00000000)
#define DEF_I2C1_RX_FIFO_TH()                              (REG32(ADR_I2C1_RX_FIFO_TH))                              = (0x00000000)
#define DEF_I2C1_TX_FIFO_TH()                              (REG32(ADR_I2C1_TX_FIFO_TH))                              = (0x00000000)
#define DEF_I2C1_CLR_INTR()                                (REG32(ADR_I2C1_CLR_INTR))                                = (0x00000000)
#define DEF_I2C1_CLR_RX_UNDER()                            (REG32(ADR_I2C1_CLR_RX_UNDER))                            = (0x00000000)
#define DEF_I2C1_CLR_RX_OVER()                             (REG32(ADR_I2C1_CLR_RX_OVER))                             = (0x00000000)
#define DEF_I2C1_CLR_TX_OVER()                             (REG32(ADR_I2C1_CLR_TX_OVER))                             = (0x00000000)
#define DEF_I2C1_CLR_RD_REQ()                              (REG32(ADR_I2C1_CLR_RD_REQ))                              = (0x00000000)
#define DEF_I2C1_CLR_TX_ABRT()                             (REG32(ADR_I2C1_CLR_TX_ABRT))                             = (0x00000000)
#define DEF_I2C1_CLR_RX_DONE()                             (REG32(ADR_I2C1_CLR_RX_DONE))                             = (0x00000000)
#define DEF_I2C1_CLR_ACTIVITY()                            (REG32(ADR_I2C1_CLR_ACTIVITY))                            = (0x00000000)
#define DEF_I2C1_CLR_STOP_DET()                            (REG32(ADR_I2C1_CLR_STOP_DET))                            = (0x00000000)
#define DEF_I2C1_CLR_START_DET()                           (REG32(ADR_I2C1_CLR_START_DET))                           = (0x00000000)
#define DEF_I2C1_CLR_GEN_CALL()                            (REG32(ADR_I2C1_CLR_GEN_CALL))                            = (0x00000000)
#define DEF_I2C1_ENABLE()                                  (REG32(ADR_I2C1_ENABLE))                                  = (0x00000000)
#define DEF_I2C1_STATUS()                                  (REG32(ADR_I2C1_STATUS))                                  = (0x00000006)
#define DEF_I2C1_COMP_VERSION()                            (REG32(ADR_I2C1_COMP_VERSION))                            = (0x3132312a)
#define DEF_SPIMST_CFG0()                                  (REG32(ADR_SPIMST_CFG0))                                  = (0x00000007)
#define DEF_SPIMST_CFG1()                                  (REG32(ADR_SPIMST_CFG1))                                  = (0x00000000)
#define DEF_SPIMST_EN()                                    (REG32(ADR_SPIMST_EN))                                    = (0x00000000)
#define DEF_SPIMST_CEN()                                   (REG32(ADR_SPIMST_CEN))                                   = (0x00000000)
#define DEF_SPIMST_SCLK_RATE()                             (REG32(ADR_SPIMST_SCLK_RATE))                             = (0x00000000)
#define DEF_SPIMST_TXFIFO_TH()                             (REG32(ADR_SPIMST_TXFIFO_TH))                             = (0x00000000)
#define DEF_SPIMST_RXFIFO_TH()                             (REG32(ADR_SPIMST_RXFIFO_TH))                             = (0x00000000)
#define DEF_SPIMST_STATUS()                                (REG32(ADR_SPIMST_STATUS))                                = (0x00000000)
#define DEF_SPIMST_INT_MASK()                              (REG32(ADR_SPIMST_INT_MASK))                              = (0x00000000)
#define DEF_SPIMST_INT()                                   (REG32(ADR_SPIMST_INT))                                   = (0x00000000)
#define DEF_SPIMST_COMP_VERSION()                          (REG32(ADR_SPIMST_COMP_VERSION))                          = (0x3332322a)
#define DEF_SPIMST_TRX_DATA()                              (REG32(ADR_SPIMST_TRX_DATA))                              = (0x00000000)
#define DEF_SPIMST1_CFG0()                                 (REG32(ADR_SPIMST1_CFG0))                                 = (0x00000007)
#define DEF_SPIMST1_CFG1()                                 (REG32(ADR_SPIMST1_CFG1))                                 = (0x00000000)
#define DEF_SPIMST1_EN()                                   (REG32(ADR_SPIMST1_EN))                                   = (0x00000000)
#define DEF_SPIMST1_CEN()                                  (REG32(ADR_SPIMST1_CEN))                                  = (0x00000000)
#define DEF_SPIMST1_SCLK_RATE()                            (REG32(ADR_SPIMST1_SCLK_RATE))                            = (0x00000000)
#define DEF_SPIMST1_TXFIFO_TH()                            (REG32(ADR_SPIMST1_TXFIFO_TH))                            = (0x00000000)
#define DEF_SPIMST1_RXFIFO_TH()                            (REG32(ADR_SPIMST1_RXFIFO_TH))                            = (0x00000000)
#define DEF_SPIMST1_STATUS()                               (REG32(ADR_SPIMST1_STATUS))                               = (0x00000000)
#define DEF_SPIMST1_INT_MASK()                             (REG32(ADR_SPIMST1_INT_MASK))                             = (0x00000000)
#define DEF_SPIMST1_INT()                                  (REG32(ADR_SPIMST1_INT))                                  = (0x00000000)
#define DEF_SPIMST1_COMP_VERSION()                         (REG32(ADR_SPIMST1_COMP_VERSION))                         = (0x3332322a)
#define DEF_SPIMST1_TRX_DATA()                             (REG32(ADR_SPIMST1_TRX_DATA))                             = (0x00000000)
#define DEF_SPIMST2_CFG0()                                 (REG32(ADR_SPIMST2_CFG0))                                 = (0x00000007)
#define DEF_SPIMST2_CFG1()                                 (REG32(ADR_SPIMST2_CFG1))                                 = (0x00000000)
#define DEF_SPIMST2_EN()                                   (REG32(ADR_SPIMST2_EN))                                   = (0x00000000)
#define DEF_SPIMST2_CEN()                                  (REG32(ADR_SPIMST2_CEN))                                  = (0x00000000)
#define DEF_SPIMST2_SCLK_RATE()                            (REG32(ADR_SPIMST2_SCLK_RATE))                            = (0x00000000)
#define DEF_SPIMST2_TXFIFO_TH()                            (REG32(ADR_SPIMST2_TXFIFO_TH))                            = (0x00000000)
#define DEF_SPIMST2_RXFIFO_TH()                            (REG32(ADR_SPIMST2_RXFIFO_TH))                            = (0x00000000)
#define DEF_SPIMST2_STATUS()                               (REG32(ADR_SPIMST2_STATUS))                               = (0x00000000)
#define DEF_SPIMST2_INT_MASK()                             (REG32(ADR_SPIMST2_INT_MASK))                             = (0x00000000)
#define DEF_SPIMST2_INT()                                  (REG32(ADR_SPIMST2_INT))                                  = (0x00000000)
#define DEF_SPIMST2_COMP_VERSION()                         (REG32(ADR_SPIMST2_COMP_VERSION))                         = (0x3332322a)
#define DEF_SPIMST2_TRX_DATA()                             (REG32(ADR_SPIMST2_TRX_DATA))                             = (0x00000000)
#define DEF_SPI_PERISLV_CFG0()                             (REG32(ADR_SPI_PERISLV_CFG0))                             = (0x00000007)
#define DEF_SPI_PERISLV_EN()                               (REG32(ADR_SPI_PERISLV_EN))                               = (0x00000000)
#define DEF_SPI_PERISLV_TXFIFO_TH()                        (REG32(ADR_SPI_PERISLV_TXFIFO_TH))                        = (0x00000000)
#define DEF_SPI_PERISLV_RXFIFO_TH()                        (REG32(ADR_SPI_PERISLV_RXFIFO_TH))                        = (0x00000000)
#define DEF_SPI_PERISLV_STATUS()                           (REG32(ADR_SPI_PERISLV_STATUS))                           = (0x00000000)
#define DEF_SPI_PERISLV_INT_MASK()                         (REG32(ADR_SPI_PERISLV_INT_MASK))                         = (0x00000000)
#define DEF_SPI_PERISLV_INT()                              (REG32(ADR_SPI_PERISLV_INT))                              = (0x00000000)
#define DEF_SPI_PERISLV_RAW_INT()                          (REG32(ADR_SPI_PERISLV_RAW_INT))                          = (0x00000000)
#define DEF_SPI_PERISLV_COMP_VERSION()                     (REG32(ADR_SPI_PERISLV_COMP_VERSION))                     = (0x3332322a)
#define DEF_SPI_PERISLV_TRX_DATA()                         (REG32(ADR_SPI_PERISLV_TRX_DATA))                         = (0x00000000)
#define DEF_SPI_PERISLV1_CFG0()                            (REG32(ADR_SPI_PERISLV1_CFG0))                            = (0x00000007)
#define DEF_SPI_PERISLV1_EN()                              (REG32(ADR_SPI_PERISLV1_EN))                              = (0x00000000)
#define DEF_SPI_PERISLV1_TXFIFO_TH()                       (REG32(ADR_SPI_PERISLV1_TXFIFO_TH))                       = (0x00000000)
#define DEF_SPI_PERISLV1_RXFIFO_TH()                       (REG32(ADR_SPI_PERISLV1_RXFIFO_TH))                       = (0x00000000)
#define DEF_SPI_PERISLV1_STATUS()                          (REG32(ADR_SPI_PERISLV1_STATUS))                          = (0x00000000)
#define DEF_SPI_PERISLV1_INT_MASK()                        (REG32(ADR_SPI_PERISLV1_INT_MASK))                        = (0x00000000)
#define DEF_SPI_PERISLV1_INT()                             (REG32(ADR_SPI_PERISLV1_INT))                             = (0x00000000)
#define DEF_SPI_PERISLV1_RAW_INT()                         (REG32(ADR_SPI_PERISLV1_RAW_INT))                         = (0x00000000)
#define DEF_SPI_PERISLV1_COMP_VERSION()                    (REG32(ADR_SPI_PERISLV1_COMP_VERSION))                    = (0x3332322a)
#define DEF_SPI_PERISLV1_TRX_DATA()                        (REG32(ADR_SPI_PERISLV1_TRX_DATA))                        = (0x00000000)
#define DEF_SBUS_SAR0()                                    (REG32(ADR_SBUS_SAR0))                                    = (0x00000000)
#define DEF_SBUS_DAR0()                                    (REG32(ADR_SBUS_DAR0))                                    = (0x00000000)
#define DEF_SBUS_LLP0()                                    (REG32(ADR_SBUS_LLP0))                                    = (0x00000000)
#define DEF_SBUS_CTL0_1()                                  (REG32(ADR_SBUS_CTL0_1))                                  = (0x00000000)
#define DEF_SBUS_CTL0_2()                                  (REG32(ADR_SBUS_CTL0_2))                                  = (0x00000000)
#define DEF_SBUS_CFG0_1()                                  (REG32(ADR_SBUS_CFG0_1))                                  = (0x00000c00)
#define DEF_SBUS_CFG0_2()                                  (REG32(ADR_SBUS_CFG0_2))                                  = (0x00000000)
#define DEF_SBUS_SGR0()                                    (REG32(ADR_SBUS_SGR0))                                    = (0x00000000)
#define DEF_SBUS_DSR0()                                    (REG32(ADR_SBUS_DSR0))                                    = (0x00000000)
#define DEF_SBUS_SAR1()                                    (REG32(ADR_SBUS_SAR1))                                    = (0x00000000)
#define DEF_SBUS_DAR1()                                    (REG32(ADR_SBUS_DAR1))                                    = (0x00000000)
#define DEF_SBUS_LLP1()                                    (REG32(ADR_SBUS_LLP1))                                    = (0x00000000)
#define DEF_SBUS_CTL1_1()                                  (REG32(ADR_SBUS_CTL1_1))                                  = (0x00000000)
#define DEF_SBUS_CTL1_2()                                  (REG32(ADR_SBUS_CTL1_2))                                  = (0x00000000)
#define DEF_SBUS_CFG1_1()                                  (REG32(ADR_SBUS_CFG1_1))                                  = (0x00000c00)
#define DEF_SBUS_CFG1_2()                                  (REG32(ADR_SBUS_CFG1_2))                                  = (0x00000000)
#define DEF_SBUS_SGR1()                                    (REG32(ADR_SBUS_SGR1))                                    = (0x00000000)
#define DEF_SBUS_DSR1()                                    (REG32(ADR_SBUS_DSR1))                                    = (0x00000000)
#define DEF_SBUS_SAR2()                                    (REG32(ADR_SBUS_SAR2))                                    = (0x00000000)
#define DEF_SBUS_DAR2()                                    (REG32(ADR_SBUS_DAR2))                                    = (0x00000000)
#define DEF_SBUS_LLP2()                                    (REG32(ADR_SBUS_LLP2))                                    = (0x00000000)
#define DEF_SBUS_CTL2_1()                                  (REG32(ADR_SBUS_CTL2_1))                                  = (0x00000000)
#define DEF_SBUS_CTL2_2()                                  (REG32(ADR_SBUS_CTL2_2))                                  = (0x00000000)
#define DEF_SBUS_CFG2_1()                                  (REG32(ADR_SBUS_CFG2_1))                                  = (0x00000c00)
#define DEF_SBUS_CFG2_2()                                  (REG32(ADR_SBUS_CFG2_2))                                  = (0x00000000)
#define DEF_SBUS_SGR2()                                    (REG32(ADR_SBUS_SGR2))                                    = (0x00000000)
#define DEF_SBUS_DSR2()                                    (REG32(ADR_SBUS_DSR2))                                    = (0x00000000)
#define DEF_SBUS_SAR3()                                    (REG32(ADR_SBUS_SAR3))                                    = (0x00000000)
#define DEF_SBUS_DAR3()                                    (REG32(ADR_SBUS_DAR3))                                    = (0x00000000)
#define DEF_SBUS_LLP3()                                    (REG32(ADR_SBUS_LLP3))                                    = (0x00000000)
#define DEF_SBUS_CTL3_1()                                  (REG32(ADR_SBUS_CTL3_1))                                  = (0x00000000)
#define DEF_SBUS_CTL3_2()                                  (REG32(ADR_SBUS_CTL3_2))                                  = (0x00000000)
#define DEF_SBUS_CFG3_1()                                  (REG32(ADR_SBUS_CFG3_1))                                  = (0x00000c00)
#define DEF_SBUS_CFG3_2()                                  (REG32(ADR_SBUS_CFG3_2))                                  = (0x00000000)
#define DEF_SBUS_SGR3()                                    (REG32(ADR_SBUS_SGR3))                                    = (0x00000000)
#define DEF_SBUS_DSR3()                                    (REG32(ADR_SBUS_DSR3))                                    = (0x00000000)
#define DEF_SBUS_SAR4()                                    (REG32(ADR_SBUS_SAR4))                                    = (0x00000000)
#define DEF_SBUS_DAR4()                                    (REG32(ADR_SBUS_DAR4))                                    = (0x00000000)
#define DEF_SBUS_LLP4()                                    (REG32(ADR_SBUS_LLP4))                                    = (0x00000000)
#define DEF_SBUS_CTL4_1()                                  (REG32(ADR_SBUS_CTL4_1))                                  = (0x00000000)
#define DEF_SBUS_CTL4_2()                                  (REG32(ADR_SBUS_CTL4_2))                                  = (0x00000000)
#define DEF_SBUS_CFG4_1()                                  (REG32(ADR_SBUS_CFG4_1))                                  = (0x00000c00)
#define DEF_SBUS_CFG4_2()                                  (REG32(ADR_SBUS_CFG4_2))                                  = (0x00000000)
#define DEF_SBUS_SGR4()                                    (REG32(ADR_SBUS_SGR4))                                    = (0x00000000)
#define DEF_SBUS_DSR4()                                    (REG32(ADR_SBUS_DSR4))                                    = (0x00000000)
#define DEF_SBUS_SAR5()                                    (REG32(ADR_SBUS_SAR5))                                    = (0x00000000)
#define DEF_SBUS_DAR5()                                    (REG32(ADR_SBUS_DAR5))                                    = (0x00000000)
#define DEF_SBUS_LLP5()                                    (REG32(ADR_SBUS_LLP5))                                    = (0x00000000)
#define DEF_SBUS_CTL5_1()                                  (REG32(ADR_SBUS_CTL5_1))                                  = (0x00000000)
#define DEF_SBUS_CTL5_2()                                  (REG32(ADR_SBUS_CTL5_2))                                  = (0x00000000)
#define DEF_SBUS_CFG5_1()                                  (REG32(ADR_SBUS_CFG5_1))                                  = (0x00000c00)
#define DEF_SBUS_CFG5_2()                                  (REG32(ADR_SBUS_CFG5_2))                                  = (0x00000000)
#define DEF_SBUS_SGR5()                                    (REG32(ADR_SBUS_SGR5))                                    = (0x00000000)
#define DEF_SBUS_DSR5()                                    (REG32(ADR_SBUS_DSR5))                                    = (0x00000000)
#define DEF_SBUS_SAR6()                                    (REG32(ADR_SBUS_SAR6))                                    = (0x00000000)
#define DEF_SBUS_DAR6()                                    (REG32(ADR_SBUS_DAR6))                                    = (0x00000000)
#define DEF_SBUS_LLP6()                                    (REG32(ADR_SBUS_LLP6))                                    = (0x00000000)
#define DEF_SBUS_CTL6_1()                                  (REG32(ADR_SBUS_CTL6_1))                                  = (0x00000000)
#define DEF_SBUS_CTL6_2()                                  (REG32(ADR_SBUS_CTL6_2))                                  = (0x00000000)
#define DEF_SBUS_CFG6_1()                                  (REG32(ADR_SBUS_CFG6_1))                                  = (0x00000c00)
#define DEF_SBUS_CFG6_2()                                  (REG32(ADR_SBUS_CFG6_2))                                  = (0x00000000)
#define DEF_SBUS_SGR6()                                    (REG32(ADR_SBUS_SGR6))                                    = (0x00000000)
#define DEF_SBUS_DSR6()                                    (REG32(ADR_SBUS_DSR6))                                    = (0x00000000)
#define DEF_SBUS_SAR7()                                    (REG32(ADR_SBUS_SAR7))                                    = (0x00000000)
#define DEF_SBUS_DAR7()                                    (REG32(ADR_SBUS_DAR7))                                    = (0x00000000)
#define DEF_SBUS_LLP7()                                    (REG32(ADR_SBUS_LLP7))                                    = (0x00000000)
#define DEF_SBUS_CTL7_1()                                  (REG32(ADR_SBUS_CTL7_1))                                  = (0x00000000)
#define DEF_SBUS_CTL7_2()                                  (REG32(ADR_SBUS_CTL7_2))                                  = (0x00000000)
#define DEF_SBUS_CFG7_1()                                  (REG32(ADR_SBUS_CFG7_1))                                  = (0x00000c00)
#define DEF_SBUS_CFG7_2()                                  (REG32(ADR_SBUS_CFG7_2))                                  = (0x00000000)
#define DEF_SBUS_SGR7()                                    (REG32(ADR_SBUS_SGR7))                                    = (0x00000000)
#define DEF_SBUS_DSR7()                                    (REG32(ADR_SBUS_DSR7))                                    = (0x00000000)
#define DEF_SBUS_INTRSTATUSREG()                           (REG32(ADR_SBUS_INTRSTATUSREG))                           = (0x00000000)
#define DEF_SBUS_MASKTR()                                  (REG32(ADR_SBUS_MASKTR))                                  = (0x00000000)
#define DEF_SBUS_MASKERR()                                 (REG32(ADR_SBUS_MASKERR))                                 = (0x00000000)
#define DEF_SBUS_CLRTR()                                   (REG32(ADR_SBUS_CLRTR))                                   = (0x00000000)
#define DEF_SBUS_CLRERR()                                  (REG32(ADR_SBUS_CLRERR))                                  = (0x00000000)
#define DEF_SBUS_SHS_SRC_REQ_CFG()                         (REG32(ADR_SBUS_SHS_SRC_REQ_CFG))                         = (0x00000000)
#define DEF_SBUS_SHS_DST_REQ_CFG()                         (REG32(ADR_SBUS_SHS_DST_REQ_CFG))                         = (0x00000000)
#define DEF_SBUS_SHS_SRC_SREQ_CFG()                        (REG32(ADR_SBUS_SHS_SRC_SREQ_CFG))                        = (0x00000000)
#define DEF_SBUS_SHS_DST_SREQ_CFG()                        (REG32(ADR_SBUS_SHS_DST_SREQ_CFG))                        = (0x00000000)
#define DEF_SBUS_DMA_EN()                                  (REG32(ADR_SBUS_DMA_EN))                                  = (0x00000000)
#define DEF_SBUS_CH_EN()                                   (REG32(ADR_SBUS_CH_EN))                                   = (0x00000000)
#define DEF_SAR0()                                         (REG32(ADR_SAR0))                                         = (0x00000000)
#define DEF_DAR0()                                         (REG32(ADR_DAR0))                                         = (0x00000000)
#define DEF_LLP0()                                         (REG32(ADR_LLP0))                                         = (0x00000000)
#define DEF_CTL0_1()                                       (REG32(ADR_CTL0_1))                                       = (0x00000000)
#define DEF_CTL0_2()                                       (REG32(ADR_CTL0_2))                                       = (0x00000000)
#define DEF_CFG0_1()                                       (REG32(ADR_CFG0_1))                                       = (0x00000c00)
#define DEF_CFG0_2()                                       (REG32(ADR_CFG0_2))                                       = (0x00000000)
#define DEF_SGR0()                                         (REG32(ADR_SGR0))                                         = (0x00000000)
#define DEF_DSR0()                                         (REG32(ADR_DSR0))                                         = (0x00000000)
#define DEF_SAR1()                                         (REG32(ADR_SAR1))                                         = (0x00000000)
#define DEF_DAR1()                                         (REG32(ADR_DAR1))                                         = (0x00000000)
#define DEF_LLP1()                                         (REG32(ADR_LLP1))                                         = (0x00000000)
#define DEF_CTL1_1()                                       (REG32(ADR_CTL1_1))                                       = (0x00000000)
#define DEF_CTL1_2()                                       (REG32(ADR_CTL1_2))                                       = (0x00000000)
#define DEF_CFG1_1()                                       (REG32(ADR_CFG1_1))                                       = (0x00000c00)
#define DEF_CFG1_2()                                       (REG32(ADR_CFG1_2))                                       = (0x00000000)
#define DEF_SGR1()                                         (REG32(ADR_SGR1))                                         = (0x00000000)
#define DEF_DSR1()                                         (REG32(ADR_DSR1))                                         = (0x00000000)
#define DEF_SAR2()                                         (REG32(ADR_SAR2))                                         = (0x00000000)
#define DEF_DAR2()                                         (REG32(ADR_DAR2))                                         = (0x00000000)
#define DEF_LLP2()                                         (REG32(ADR_LLP2))                                         = (0x00000000)
#define DEF_CTL2_1()                                       (REG32(ADR_CTL2_1))                                       = (0x00000000)
#define DEF_CTL2_2()                                       (REG32(ADR_CTL2_2))                                       = (0x00000000)
#define DEF_CFG2_1()                                       (REG32(ADR_CFG2_1))                                       = (0x00000c00)
#define DEF_CFG2_2()                                       (REG32(ADR_CFG2_2))                                       = (0x00000000)
#define DEF_SGR2()                                         (REG32(ADR_SGR2))                                         = (0x00000000)
#define DEF_DSR2()                                         (REG32(ADR_DSR2))                                         = (0x00000000)
#define DEF_SAR3()                                         (REG32(ADR_SAR3))                                         = (0x00000000)
#define DEF_DAR3()                                         (REG32(ADR_DAR3))                                         = (0x00000000)
#define DEF_LLP3()                                         (REG32(ADR_LLP3))                                         = (0x00000000)
#define DEF_CTL3_1()                                       (REG32(ADR_CTL3_1))                                       = (0x00000000)
#define DEF_CTL3_2()                                       (REG32(ADR_CTL3_2))                                       = (0x00000000)
#define DEF_CFG3_1()                                       (REG32(ADR_CFG3_1))                                       = (0x00000c00)
#define DEF_CFG3_2()                                       (REG32(ADR_CFG3_2))                                       = (0x00000000)
#define DEF_SGR3()                                         (REG32(ADR_SGR3))                                         = (0x00000000)
#define DEF_DSR3()                                         (REG32(ADR_DSR3))                                         = (0x00000000)
#define DEF_SAR4()                                         (REG32(ADR_SAR4))                                         = (0x00000000)
#define DEF_DAR4()                                         (REG32(ADR_DAR4))                                         = (0x00000000)
#define DEF_LLP4()                                         (REG32(ADR_LLP4))                                         = (0x00000000)
#define DEF_CTL4_1()                                       (REG32(ADR_CTL4_1))                                       = (0x00000000)
#define DEF_CTL4_2()                                       (REG32(ADR_CTL4_2))                                       = (0x00000000)
#define DEF_CFG4_1()                                       (REG32(ADR_CFG4_1))                                       = (0x00000c00)
#define DEF_CFG4_2()                                       (REG32(ADR_CFG4_2))                                       = (0x00000000)
#define DEF_SGR4()                                         (REG32(ADR_SGR4))                                         = (0x00000000)
#define DEF_DSR4()                                         (REG32(ADR_DSR4))                                         = (0x00000000)
#define DEF_SAR5()                                         (REG32(ADR_SAR5))                                         = (0x00000000)
#define DEF_DAR5()                                         (REG32(ADR_DAR5))                                         = (0x00000000)
#define DEF_LLP5()                                         (REG32(ADR_LLP5))                                         = (0x00000000)
#define DEF_CTL5_1()                                       (REG32(ADR_CTL5_1))                                       = (0x00000000)
#define DEF_CTL5_2()                                       (REG32(ADR_CTL5_2))                                       = (0x00000000)
#define DEF_CFG5_1()                                       (REG32(ADR_CFG5_1))                                       = (0x00000c00)
#define DEF_CFG5_2()                                       (REG32(ADR_CFG5_2))                                       = (0x00000000)
#define DEF_SGR5()                                         (REG32(ADR_SGR5))                                         = (0x00000000)
#define DEF_DSR5()                                         (REG32(ADR_DSR5))                                         = (0x00000000)
#define DEF_SAR6()                                         (REG32(ADR_SAR6))                                         = (0x00000000)
#define DEF_DAR6()                                         (REG32(ADR_DAR6))                                         = (0x00000000)
#define DEF_LLP6()                                         (REG32(ADR_LLP6))                                         = (0x00000000)
#define DEF_CTL6_1()                                       (REG32(ADR_CTL6_1))                                       = (0x00000000)
#define DEF_CTL6_2()                                       (REG32(ADR_CTL6_2))                                       = (0x00000000)
#define DEF_CFG6_1()                                       (REG32(ADR_CFG6_1))                                       = (0x00000c00)
#define DEF_CFG6_2()                                       (REG32(ADR_CFG6_2))                                       = (0x00000000)
#define DEF_SGR6()                                         (REG32(ADR_SGR6))                                         = (0x00000000)
#define DEF_DSR6()                                         (REG32(ADR_DSR6))                                         = (0x00000000)
#define DEF_SAR7()                                         (REG32(ADR_SAR7))                                         = (0x00000000)
#define DEF_DAR7()                                         (REG32(ADR_DAR7))                                         = (0x00000000)
#define DEF_LLP7()                                         (REG32(ADR_LLP7))                                         = (0x00000000)
#define DEF_CTL7_1()                                       (REG32(ADR_CTL7_1))                                       = (0x00000000)
#define DEF_CTL7_2()                                       (REG32(ADR_CTL7_2))                                       = (0x00000000)
#define DEF_CFG7_1()                                       (REG32(ADR_CFG7_1))                                       = (0x00000c00)
#define DEF_CFG7_2()                                       (REG32(ADR_CFG7_2))                                       = (0x00000000)
#define DEF_SGR7()                                         (REG32(ADR_SGR7))                                         = (0x00000000)
#define DEF_DSR7()                                         (REG32(ADR_DSR7))                                         = (0x00000000)
#define DEF_INTRSTATUSREG()                                (REG32(ADR_INTRSTATUSREG))                                = (0x00000000)
#define DEF_MASKTR()                                       (REG32(ADR_MASKTR))                                       = (0x00000000)
#define DEF_MASKERR()                                      (REG32(ADR_MASKERR))                                      = (0x00000000)
#define DEF_CLRTR()                                        (REG32(ADR_CLRTR))                                        = (0x00000000)
#define DEF_CLRERR()                                       (REG32(ADR_CLRERR))                                       = (0x00000000)
#define DEF_SHS_SRC_REQ_CFG()                              (REG32(ADR_SHS_SRC_REQ_CFG))                              = (0x00000000)
#define DEF_SHS_DST_REQ_CFG()                              (REG32(ADR_SHS_DST_REQ_CFG))                              = (0x00000000)
#define DEF_SHS_SRC_SREQ_CFG()                             (REG32(ADR_SHS_SRC_SREQ_CFG))                             = (0x00000000)
#define DEF_SHS_DST_SREQ_CFG()                             (REG32(ADR_SHS_DST_SREQ_CFG))                             = (0x00000000)
#define DEF_DMA_EN()                                       (REG32(ADR_DMA_EN))                                       = (0x00000000)
#define DEF_CH_EN()                                        (REG32(ADR_CH_EN))                                        = (0x00000000)

// the following is for run-time accesses

//struct for SYS_REG
//struct for CSR_ALLON
//struct for TU0_US_REG
//struct for TU1_US_REG
//struct for TU2_US_REG
//struct for TU3_US_REG
//struct for TM0_MS_REG
//struct for TM1_MS_REG
//struct for TM2_MS_REG
//struct for TM3_MS_REG
//struct for MCU_WDT_REG
//struct for SYS_WDT_REG
//struct for PWM_REG
//struct for TAS_REG
//struct for IO_REG
//struct for CSR_I2C_SLV
//struct for IO_REG1
//struct for SD_REG
//struct for SPI_REG
//struct for UART_REG
//struct for DAT_UART_REG
//struct for DAT_UART1_REG
//struct for ADC_REG
//struct for FLASH_SPI_REG
//struct for INT_CTRL_REG
//struct for SYS_UTILS
//struct for RTC_MISC_REG
//struct for PDM_REG
//struct for CSR_CTMR_REG
//struct for HCI_REG
//struct for CO_REG
//struct for EFS_REG
//struct for MRX_REG
//struct for AMPDU_REG
//struct for MT_REG_CSR
//struct for TXQ0_MT_Q_REG_CSR
//struct for TXQ1_MT_Q_REG_CSR
//struct for TXQ2_MT_Q_REG_CSR
//struct for TXQ3_MT_Q_REG_CSR
//struct for TXQ4_MT_Q_REG_CSR
//struct for TXQ5_MT_Q_REG_CSR
//struct for MT_RESPFRM_REG
//struct for HIF_INFO
//struct for PHY_RATE_INFO
//struct for MAC_GLB_SET
//struct for BTCX_REG
//struct for MIB_REG
//struct for MAC_DTIMC_REG
//struct for CSR_LL_REG_A2
//struct for LL_TRX_REG
//struct for LL_FUNC_REG
//struct for RX_PDU_BUF_REG
//struct for TX_PDU_BUF_REG
//struct for WSID_EXT
//struct for APP_SECURITY_REG
//struct for RF_REG
//struct for CSR_TU_RF
//struct for CSR_TU_PMU
//struct for CSR_TU_PHY
//struct for CSR_TU_BLE_PHY
//struct for MB_REG
//struct for ID_MNG_REG
//struct for MMU_REG
//struct for CSR_TEMP_REG
//struct for I2S0_REG
//struct for I2S1_REG
//struct for I2C0_REG
//struct for I2C1_REG
//struct for SPIMST_REG
//struct for SPIMST1_REG
//struct for SPIMST2_REG
//struct for SPI_PERISLV_REG
//struct for SPI_PERISLV1_REG
//struct for SBUS_DMAC_REG
//struct for DMAC1_REG
//struct base for SYS_REG
//struct base for CSR_ALLON
//struct base for TU0_US_REG
//struct base for TU1_US_REG
//struct base for TU2_US_REG
//struct base for TU3_US_REG
//struct base for TM0_MS_REG
//struct base for TM1_MS_REG
//struct base for TM2_MS_REG
//struct base for TM3_MS_REG
//struct base for MCU_WDT_REG
//struct base for SYS_WDT_REG
//struct base for PWM_REG
//struct base for TAS_REG
//struct base for IO_REG
//struct base for CSR_I2C_SLV
//struct base for IO_REG1
//struct base for SD_REG
//struct base for SPI_REG
//struct base for UART_REG
//struct base for DAT_UART_REG
//struct base for DAT_UART1_REG
//struct base for ADC_REG
//struct base for FLASH_SPI_REG
//struct base for INT_CTRL_REG
//struct base for SYS_UTILS
//struct base for RTC_MISC_REG
//struct base for PDM_REG
//struct base for CSR_CTMR_REG
//struct base for HCI_REG
//struct base for CO_REG
//struct base for EFS_REG
//struct base for MRX_REG
//struct base for AMPDU_REG
//struct base for MT_REG_CSR
//struct base for TXQ0_MT_Q_REG_CSR
//struct base for TXQ1_MT_Q_REG_CSR
//struct base for TXQ2_MT_Q_REG_CSR
//struct base for TXQ3_MT_Q_REG_CSR
//struct base for TXQ4_MT_Q_REG_CSR
//struct base for TXQ5_MT_Q_REG_CSR
//struct base for MT_RESPFRM_REG
//struct base for HIF_INFO
//struct base for PHY_RATE_INFO
//struct base for MAC_GLB_SET
//struct base for BTCX_REG
//struct base for MIB_REG
//struct base for MAC_DTIMC_REG
//struct base for CSR_LL_REG_A2
//struct base for LL_TRX_REG
//struct base for LL_FUNC_REG
//struct base for RX_PDU_BUF_REG
//struct base for TX_PDU_BUF_REG
//struct base for WSID_EXT
//struct base for APP_SECURITY_REG
//struct base for RF_REG
//struct base for CSR_TU_RF
//struct base for CSR_TU_PMU
//struct base for CSR_TU_PHY
//struct base for CSR_TU_BLE_PHY
//struct base for MB_REG
//struct base for ID_MNG_REG
//struct base for MMU_REG
//struct base for CSR_TEMP_REG
//struct base for I2S0_REG
//struct base for I2S1_REG
//struct base for I2C0_REG
//struct base for I2C1_REG
//struct base for SPIMST_REG
//struct base for SPIMST1_REG
//struct base for SPIMST2_REG
//struct base for SPI_PERISLV_REG
//struct base for SPI_PERISLV1_REG
//struct base for SBUS_DMAC_REG
//struct base for DMAC1_REG
//ssv struct base for SYS_REG
//ssv struct base for CSR_ALLON
//ssv struct base for TU0_US_REG
//ssv struct base for TU1_US_REG
//ssv struct base for TU2_US_REG
//ssv struct base for TU3_US_REG
//ssv struct base for TM0_MS_REG
//ssv struct base for TM1_MS_REG
//ssv struct base for TM2_MS_REG
//ssv struct base for TM3_MS_REG
//ssv struct base for MCU_WDT_REG
//ssv struct base for SYS_WDT_REG
//ssv struct base for PWM_REG
//ssv struct base for TAS_REG
//ssv struct base for IO_REG
//ssv struct base for CSR_I2C_SLV
//ssv struct base for IO_REG1
//ssv struct base for SD_REG
//ssv struct base for SPI_REG
//ssv struct base for UART_REG
//ssv struct base for DAT_UART_REG
//ssv struct base for DAT_UART1_REG
//ssv struct base for ADC_REG
//ssv struct base for FLASH_SPI_REG
//ssv struct base for INT_CTRL_REG
//ssv struct base for SYS_UTILS
//ssv struct base for RTC_MISC_REG
//ssv struct base for PDM_REG
//ssv struct base for CSR_CTMR_REG
//ssv struct base for HCI_REG
//ssv struct base for CO_REG
//ssv struct base for EFS_REG
//ssv struct base for MRX_REG
//ssv struct base for AMPDU_REG
//ssv struct base for MT_REG_CSR
//ssv struct base for TXQ0_MT_Q_REG_CSR
//ssv struct base for TXQ1_MT_Q_REG_CSR
//ssv struct base for TXQ2_MT_Q_REG_CSR
//ssv struct base for TXQ3_MT_Q_REG_CSR
//ssv struct base for TXQ4_MT_Q_REG_CSR
//ssv struct base for TXQ5_MT_Q_REG_CSR
//ssv struct base for MT_RESPFRM_REG
//ssv struct base for HIF_INFO
//ssv struct base for PHY_RATE_INFO
//ssv struct base for MAC_GLB_SET
//ssv struct base for BTCX_REG
//ssv struct base for MIB_REG
//ssv struct base for MAC_DTIMC_REG
//ssv struct base for CSR_LL_REG_A2
//ssv struct base for LL_TRX_REG
//ssv struct base for LL_FUNC_REG
//ssv struct base for RX_PDU_BUF_REG
//ssv struct base for TX_PDU_BUF_REG
//ssv struct base for WSID_EXT
//ssv struct base for APP_SECURITY_REG
//ssv struct base for RF_REG
//ssv struct base for CSR_TU_RF
//ssv struct base for CSR_TU_PMU
//ssv struct base for CSR_TU_PHY
//ssv struct base for CSR_TU_BLE_PHY
//ssv struct base for MB_REG
//ssv struct base for ID_MNG_REG
//ssv struct base for MMU_REG
//ssv struct base for CSR_TEMP_REG
//ssv struct base for I2S0_REG
//ssv struct base for I2S1_REG
//ssv struct base for I2C0_REG
//ssv struct base for I2C1_REG
//ssv struct base for SPIMST_REG
//ssv struct base for SPIMST1_REG
//ssv struct base for SPIMST2_REG
//ssv struct base for SPI_PERISLV_REG
//ssv struct base for SPI_PERISLV1_REG
//ssv struct base for SBUS_DMAC_REG
//ssv struct base for DMAC1_REG
