{"vcs1":{"timestamp_begin":1734602655.030614574, "rt":12.02, "ut":0.74, "st":0.25}}
{"vcselab":{"timestamp_begin":1734602667.126596652, "rt":8.75, "ut":0.30, "st":0.15}}
{"link":{"timestamp_begin":1734602675.948992387, "rt":0.31, "ut":0.13, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1734602654.346845497}
{"VCS_COMP_START_TIME": 1734602654.346845497}
{"VCS_COMP_END_TIME": 1734602685.353114023}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331712}}
{"stitch_vcselab": {"peak_mem": 223356}}
