*$
* TPS92830-Q1
*****************************************************************************
* (C) Copyright 2016 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS92830-Q1
* Date: 29JUN2017
* Model Type: TRANSIENT 
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS92830EVM
* EVM Users Guide: SLVUB41
* Datasheet: SLIS178 â€“APRIL 2017
* Topologies Supported: NA
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modeled
*	   a. Dropout Voltage
*      b. Timing Parameters - Adaptive PWM ON/OFF Delay and Startup Time
*      c. FAULT Detection & Recovery for Short Circuit fault, Open Load/Short to Battery fault, Temperature Shutdown
*	   d. Analog and PWM Dimming
*	   e. Charge Pump characteristics
*	   f. Output Current Derating
* 2. Quiescent current have not been modeled.
* 3. Ground pins have been tied to 0V internally. 
*    Therefore, this model cannot be used for inverting topologies
*
*****************************************************************************
.SUBCKT TPS92830-Q1_TRANS CP1N CP1P CP2N CP2P CPOUT DERATE DIAGEN
+  FAULT_N FD G1 G2 G3 GND ICTRL IN IREF ISN1 ISN2 ISN3 ISP PAD PWM1 PWM2 PWM3
+  PWMCHG PWMOUT SENSE1 SENSE2 SENSE3 PARAMS: TEMPERATURE=25
X_U42         SCDET3_DELAYED OCDET3_DELAYED FAULT_ASSERT_CH3 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_R12         FAULT_ASSERT N161647  100k TC=0,0 
X_U4         VINOK_STARTUP_B TH_SHDWN_DELAYED FAULTB_INT_B N16790873
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_D16         N16806338 VINOK D_D 
E_E6         N16907335 0 ISP ISN3 1
R_R15         PAD 0  1m  
X_U25         N161647 FAULT_ASSERT_DEGLITCH BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_V20         N16907397 0 10m
X_U16         FAULT_N N16956791 FAULTB_INT COMPHYS3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 HYS=1.3
X_U11         TJN N227091 TH_SHDWN COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 HYS=15
X_U49         FAULT_ASSERT_CH2 TURN_OFF_CHANNEL_CH2 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_Fault_Rec_ch3_Timer_OC_U74         OC_RETRY_ON_CH3
+  Fault_Rec_ch3_Timer_OC_N16781360 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_Fault_Rec_ch3_Timer_OC_U70         OCDET3_DELAYED
+  Fault_Rec_ch3_Timer_OC_N16765820 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_Fault_Rec_ch3_Timer_OC_ABMII1         Fault_Rec_ch3_Timer_OC_N16765828
+  Fault_Rec_ch3_Timer_OC_RETY_TIME VALUE { IF(V(Fault_Rec_ch3_Timer_OC_DISCH) >
+  0.5,0, {1n*1/10m})    }
X_Fault_Rec_ch3_Timer_OC_U17         Fault_Rec_ch3_Timer_OC_N16781360
+  OC_RETRY_ON_FALLING_CH3 one_shot PARAMS:  T=50  
X_Fault_Rec_ch3_Timer_OC_U3         Fault_Rec_ch3_Timer_OC_N16765820
+  Fault_Rec_ch3_Timer_OC_N16766262 Fault_Rec_ch3_Timer_OC_DISCH OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_Fault_Rec_ch3_Timer_OC_V1         Fault_Rec_ch3_Timer_OC_N16765828 0 10
D_Fault_Rec_ch3_Timer_OC_D12         Fault_Rec_ch3_Timer_OC_RETY_TIME
+  Fault_Rec_ch3_Timer_OC_N16765828 D_D 
X_Fault_Rec_ch3_Timer_OC_U71         OC_RETRY_ON_CH3
+  Fault_Rec_ch3_Timer_OC_N16766262 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
C_Fault_Rec_ch3_Timer_OC_C3         0 Fault_Rec_ch3_Timer_OC_RETY_TIME  1n  
X_Fault_Rec_ch3_Timer_OC_U14         Fault_Rec_ch3_Timer_OC_RETY_TIME
+  Fault_Rec_ch3_Timer_OC_N16766064 Fault_Rec_ch3_Timer_OC_10MS_PULSE
+  COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=100m
X_Fault_Rec_ch3_Timer_OC_S2    Fault_Rec_ch3_Timer_OC_DISCH 0
+  Fault_Rec_ch3_Timer_OC_RETY_TIME 0 Retry_Timer_Fault_Rec_ch3_Timer_OC_S2 
V_Fault_Rec_ch3_Timer_OC_V2         Fault_Rec_ch3_Timer_OC_N16766064 0 1Vdc
X_Fault_Rec_ch3_Timer_OC_U15         Fault_Rec_ch3_Timer_OC_10MS_PULSE
+  OC_RETRY_ON_CH3 one_shot PARAMS:  T=125000
D_Fault_Rec_ch3_D13         SENSE3 IN D_D 
G_Fault_Rec_ch3_ABMII3         IN SENSE3 VALUE { (V(OC_RETRY_ON_CH3) * 10m)   
+  }
G_Fault_Rec_ch3_ABMII2         IN SENSE3 VALUE { (V(SC_RETRY_ON_CH3) * 1m)    }
X_Fault_Rec_ch3_Timer_SC_U74         SC_RETRY_ON_CH3
+  Fault_Rec_ch3_Timer_SC_N16781360 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_Fault_Rec_ch3_Timer_SC_U70         SCDET3_DELAYED
+  Fault_Rec_ch3_Timer_SC_N16765820 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_Fault_Rec_ch3_Timer_SC_ABMII1         Fault_Rec_ch3_Timer_SC_N16765828
+  Fault_Rec_ch3_Timer_SC_RETY_TIME VALUE { IF(V(Fault_Rec_ch3_Timer_SC_DISCH) >
+  0.5,0, {1n*1/10m})    }
X_Fault_Rec_ch3_Timer_SC_U17         Fault_Rec_ch3_Timer_SC_N16781360
+  SC_RETRY_ON_FALLING_CH3 one_shot PARAMS:  T=50  
X_Fault_Rec_ch3_Timer_SC_U3         Fault_Rec_ch3_Timer_SC_N16765820
+  Fault_Rec_ch3_Timer_SC_N16766262 Fault_Rec_ch3_Timer_SC_DISCH OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_Fault_Rec_ch3_Timer_SC_V1         Fault_Rec_ch3_Timer_SC_N16765828 0 10
D_Fault_Rec_ch3_Timer_SC_D12         Fault_Rec_ch3_Timer_SC_RETY_TIME
+  Fault_Rec_ch3_Timer_SC_N16765828 D_D 
X_Fault_Rec_ch3_Timer_SC_U71         SC_RETRY_ON_CH3
+  Fault_Rec_ch3_Timer_SC_N16766262 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
C_Fault_Rec_ch3_Timer_SC_C3         0 Fault_Rec_ch3_Timer_SC_RETY_TIME  1n  
X_Fault_Rec_ch3_Timer_SC_U14         Fault_Rec_ch3_Timer_SC_RETY_TIME
+  Fault_Rec_ch3_Timer_SC_N16766064 Fault_Rec_ch3_Timer_SC_10MS_PULSE
+  COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=100m
X_Fault_Rec_ch3_Timer_SC_S2    Fault_Rec_ch3_Timer_SC_DISCH 0
+  Fault_Rec_ch3_Timer_SC_RETY_TIME 0 Retry_Timer_Fault_Rec_ch3_Timer_SC_S2 
V_Fault_Rec_ch3_Timer_SC_V2         Fault_Rec_ch3_Timer_SC_N16766064 0 1Vdc
X_Fault_Rec_ch3_Timer_SC_U15         Fault_Rec_ch3_Timer_SC_10MS_PULSE
+  SC_RETRY_ON_CH3 one_shot PARAMS:  T=125000
D_Fault_Rec_ch3_D15         SENSE3 IN D_D 
X_U36         N16907335 N16907397 ISP_ISNX_10MV_CH3 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_R2         N196972 PULL_UP  200k  
X_Fault_Rec_ch1_Timer_OC_U74         OC_RETRY_ON_CH1
+  Fault_Rec_ch1_Timer_OC_N16781360 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_Fault_Rec_ch1_Timer_OC_U70         OCDET1_DELAYED
+  Fault_Rec_ch1_Timer_OC_N16765820 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_Fault_Rec_ch1_Timer_OC_ABMII1         Fault_Rec_ch1_Timer_OC_N16765828
+  Fault_Rec_ch1_Timer_OC_RETY_TIME VALUE { IF(V(Fault_Rec_ch1_Timer_OC_DISCH) >
+  0.5,0, {1n*1/10m})    }
X_Fault_Rec_ch1_Timer_OC_U17         Fault_Rec_ch1_Timer_OC_N16781360
+  OC_RETRY_ON_FALLING_CH1 one_shot PARAMS:  T=50  
X_Fault_Rec_ch1_Timer_OC_U3         Fault_Rec_ch1_Timer_OC_N16765820
+  Fault_Rec_ch1_Timer_OC_N16766262 Fault_Rec_ch1_Timer_OC_DISCH OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_Fault_Rec_ch1_Timer_OC_V1         Fault_Rec_ch1_Timer_OC_N16765828 0 10
D_Fault_Rec_ch1_Timer_OC_D12         Fault_Rec_ch1_Timer_OC_RETY_TIME
+  Fault_Rec_ch1_Timer_OC_N16765828 D_D 
X_Fault_Rec_ch1_Timer_OC_U71         OC_RETRY_ON_CH1
+  Fault_Rec_ch1_Timer_OC_N16766262 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
C_Fault_Rec_ch1_Timer_OC_C3         0 Fault_Rec_ch1_Timer_OC_RETY_TIME  1n  
X_Fault_Rec_ch1_Timer_OC_U14         Fault_Rec_ch1_Timer_OC_RETY_TIME
+  Fault_Rec_ch1_Timer_OC_N16766064 Fault_Rec_ch1_Timer_OC_10MS_PULSE
+  COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=100m
X_Fault_Rec_ch1_Timer_OC_S2    Fault_Rec_ch1_Timer_OC_DISCH 0
+  Fault_Rec_ch1_Timer_OC_RETY_TIME 0 Retry_Timer_Fault_Rec_ch1_Timer_OC_S2 
V_Fault_Rec_ch1_Timer_OC_V2         Fault_Rec_ch1_Timer_OC_N16766064 0 1Vdc
X_Fault_Rec_ch1_Timer_OC_U15         Fault_Rec_ch1_Timer_OC_10MS_PULSE
+  OC_RETRY_ON_CH1 one_shot PARAMS:  T=125000
D_Fault_Rec_ch1_D13         SENSE1 IN D_D 
G_Fault_Rec_ch1_ABMII3         IN SENSE1 VALUE { (V(OC_RETRY_ON_CH1) * 10m)   
+  }
G_Fault_Rec_ch1_ABMII2         IN SENSE1 VALUE { (V(SC_RETRY_ON_CH1) * 1m)    }
X_Fault_Rec_ch1_Timer_SC_U74         SC_RETRY_ON_CH1
+  Fault_Rec_ch1_Timer_SC_N16781360 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_Fault_Rec_ch1_Timer_SC_U70         SCDET1_DELAYED
+  Fault_Rec_ch1_Timer_SC_N16765820 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_Fault_Rec_ch1_Timer_SC_ABMII1         Fault_Rec_ch1_Timer_SC_N16765828
+  Fault_Rec_ch1_Timer_SC_RETY_TIME VALUE { IF(V(Fault_Rec_ch1_Timer_SC_DISCH) >
+  0.5,0, {1n*1/10m})    }
X_Fault_Rec_ch1_Timer_SC_U17         Fault_Rec_ch1_Timer_SC_N16781360
+  SC_RETRY_ON_FALLING_CH1 one_shot PARAMS:  T=50  
X_Fault_Rec_ch1_Timer_SC_U3         Fault_Rec_ch1_Timer_SC_N16765820
+  Fault_Rec_ch1_Timer_SC_N16766262 Fault_Rec_ch1_Timer_SC_DISCH OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_Fault_Rec_ch1_Timer_SC_V1         Fault_Rec_ch1_Timer_SC_N16765828 0 10
D_Fault_Rec_ch1_Timer_SC_D12         Fault_Rec_ch1_Timer_SC_RETY_TIME
+  Fault_Rec_ch1_Timer_SC_N16765828 D_D 
X_Fault_Rec_ch1_Timer_SC_U71         SC_RETRY_ON_CH1
+  Fault_Rec_ch1_Timer_SC_N16766262 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
C_Fault_Rec_ch1_Timer_SC_C3         0 Fault_Rec_ch1_Timer_SC_RETY_TIME  1n  
X_Fault_Rec_ch1_Timer_SC_U14         Fault_Rec_ch1_Timer_SC_RETY_TIME
+  Fault_Rec_ch1_Timer_SC_N16766064 Fault_Rec_ch1_Timer_SC_10MS_PULSE
+  COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=100m
X_Fault_Rec_ch1_Timer_SC_S2    Fault_Rec_ch1_Timer_SC_DISCH 0
+  Fault_Rec_ch1_Timer_SC_RETY_TIME 0 Retry_Timer_Fault_Rec_ch1_Timer_SC_S2 
V_Fault_Rec_ch1_Timer_SC_V2         Fault_Rec_ch1_Timer_SC_N16766064 0 1Vdc
X_Fault_Rec_ch1_Timer_SC_U15         Fault_Rec_ch1_Timer_SC_10MS_PULSE
+  SC_RETRY_ON_CH1 one_shot PARAMS:  T=125000
D_Fault_Rec_ch1_D15         SENSE1 IN D_D 
C_C12         0 N161647  {1.4427*15u/100k}  TC=0,0 
X_U40         SCDET1_DELAYED OCDET1_DELAYED FAULT_ASSERT_CH1 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch3_U83         VINOK_STARTUP TEMP_SHDWN_B FAULT_ch3_RESET_SC
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_FAULT_ch3_F_D_L_SC_D18         FAULT_ch3_F_D_L_SC_N00980
+  FAULT_ch3_F_D_L_SC_N00920 D_D 
C_FAULT_ch3_F_D_L_SC_C5         0 FAULT_ch3_F_D_L_SC_N00980  {1.4427*125u/100k}
+   TC=0,0 
X_FAULT_ch3_F_D_L_SC_U48         FAULT_ch3_F_D_L_SC_FDETX_DEGLITCH_TIME
+  FAULT_ch3_F_D_L_SC_FAULT_RESET SCDET3_DELAYED FAULT_ch3_F_D_L_SC_N22506
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_FAULT_ch3_F_D_L_SC_R8         FAULT_ch3_F_D_L_SC_N00920
+  FAULT_ch3_F_D_L_SC_N00980  100k TC=0,0 
X_FAULT_ch3_F_D_L_SC_U381         SC_RETRY_ON_FALLING_CH3
+  FAULT_ch3_F_D_L_SC_N16545 FAULT_ch3_F_D_L_SC_N27400 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch3_F_D_L_SC_U382         FAULT_ch3_F_D_L_SC_N27400 FAULT_ch3_RESET_SC
+  FAULT_ch3_F_D_L_SC_FAULT_RESET OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_FAULT_ch3_F_D_L_SC_R9         0 FAULT_ch3_F_D_L_SC_N22506  100k  
X_FAULT_ch3_F_D_L_SC_U67         FAULT_ch3_SCDETX_PRE FAULT_ch3_F_D_L_SC_N16545
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch3_F_D_L_SC_U38         CHANNEL3_PWM FAULT_ch3_SCDETX
+  FAULT_ch3_F_D_L_SC_N00920 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch3_F_D_L_SC_U20         FAULT_ch3_F_D_L_SC_N00980
+  FAULT_ch3_F_D_L_SC_FDETX_DEGLITCH_TIME BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_FAULT_ch3_U81         TEMP_SHDWN_B TURN_OFF_ALLCH FAULTB_INT
+  FAULT_ch3_NO_FAULT_DETECT AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch3_U82         FAULT_ch3_N16938789 FAULT_ch3_NO_FAULT_DETECT
+  FAULT_ch3_N16973439 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch3_U74         CHANNEL3_PWM VINOK_STARTUP FAULT_ch3_N16973439
+  FAULT_ch3_N16916458 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch3_U70         FAULT_ch3_N16897773 FAULT_ch3_OCDETX
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_FAULT_ch3_U75         OCDET3_DELAYED FAULT_ch3_N16938789 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch3_U26         FAULT_ch3_VOC_TH ISN3 FAULT_ch3_OCDETX_PRE
+  COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=98.7m
V_FAULT_ch3_V13         FAULT_ch3_VOC_TH SENSE3 154.3m
X_FAULT_ch3_U72         FAULT_ch3_N16911613 VINOK_STARTUP FAULT_ch3_OCDETX_PRE
+  FAULT_ch3_N16897773 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_FAULT_ch3_V11         FAULT_ch3_VSG_TH 0 0.9365
X_FAULT_ch3_U71         CHANNEL3_PWM VINOK_STARTUP FAULT_ch3_CHANNEL_ON
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch3_U85         VINOK_STARTUP DIAG_EN TEMP_SHDWN_B FAULT_ch3_RESET_OC
+  NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch3_U36         FAULT_ch3_TSG_TIMEOUT FAULT_ch3_N16810232
+  FAULT_ch3_N16811285 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch3_U19         FAULT_ch3_N16808007 FAULT_ch3_CHANNEL_ON_DEGLITCH
+  BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_FAULT_ch3_U6         FAULT_ch3_VSG_TH SENSE3 FAULT_ch3_SCDETX_PRE
+  COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=303.5m
D_FAULT_ch3_D17         FAULT_ch3_N16808007 FAULT_ch3_CHANNEL_ON D_D 
X_FAULT_ch3_U79         DIAG_EN FAULT_ch3_NO_FAULT_DETECT FAULT_ch3_N16911613
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_FAULT_ch3_C4         0 FAULT_ch3_N16808007  {1.4427*5u/100k}  TC=0,0 
X_FAULT_ch3_U69         FAULT_ch3_N16944617 FAULT_ch3_SCDETX
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_FAULT_ch3_U20         FAULT_ch3_N16916483 FAULT_ch3_TSG_TIMEOUT BUF_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_FAULT_ch3_R7         FAULT_ch3_CHANNEL_ON FAULT_ch3_N16808007  100k TC=0,0 
X_FAULT_ch3_U67         VINOK_STARTUP FAULT_ch3_CHANNEL_ON_DEGLITCH
+  ISP_ISNX_10MV_CH3 FAULT_ch3_N16810232 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_FAULT_ch3_D18         FAULT_ch3_N16916483 FAULT_ch3_N16916458 D_D 
D_FAULT_ch3_F_D_L_OC_D18         FAULT_ch3_F_D_L_OC_N00980
+  FAULT_ch3_F_D_L_OC_N00920 D_D 
C_FAULT_ch3_F_D_L_OC_C5         0 FAULT_ch3_F_D_L_OC_N00980  {1.4427*125u/100k}
+   TC=0,0 
X_FAULT_ch3_F_D_L_OC_U48         FAULT_ch3_F_D_L_OC_FDETX_DEGLITCH_TIME
+  FAULT_ch3_F_D_L_OC_FAULT_RESET OCDET3_DELAYED FAULT_ch3_F_D_L_OC_N22506
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_FAULT_ch3_F_D_L_OC_R8         FAULT_ch3_F_D_L_OC_N00920
+  FAULT_ch3_F_D_L_OC_N00980  100k TC=0,0 
X_FAULT_ch3_F_D_L_OC_U381         OC_RETRY_ON_FALLING_CH3
+  FAULT_ch3_F_D_L_OC_N16545 FAULT_ch3_F_D_L_OC_N27400 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch3_F_D_L_OC_U382         FAULT_ch3_F_D_L_OC_N27400 FAULT_ch3_RESET_OC
+  FAULT_ch3_F_D_L_OC_FAULT_RESET OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_FAULT_ch3_F_D_L_OC_R9         0 FAULT_ch3_F_D_L_OC_N22506  100k  
X_FAULT_ch3_F_D_L_OC_U67         FAULT_ch3_OCDETX_PRE FAULT_ch3_F_D_L_OC_N16545
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch3_F_D_L_OC_U38         VINOK_STARTUP FAULT_ch3_OCDETX
+  FAULT_ch3_F_D_L_OC_N00920 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch3_F_D_L_OC_U20         FAULT_ch3_F_D_L_OC_N00980
+  FAULT_ch3_F_D_L_OC_FDETX_DEGLITCH_TIME BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_FAULT_ch3_U78         FAULT_ch3_N16811285 FAULT_ch3_NO_FAULT_DETECT
+  FAULT_ch3_SCDETX_PRE FAULT_ch3_N16944617 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_FAULT_ch3_C5         0 FAULT_ch3_N16916483  {1.4427*1.1m/100k}  TC=0,0 
R_FAULT_ch3_R8         FAULT_ch3_N16916458 FAULT_ch3_N16916483  100k TC=0,0 
X_U45         FAULT_ASSERT_DEGLITCH N17360613 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_V15         N16806332 0 3.5
D_D11         N17525845 FAULT_N D_DFB 
E_E5         N16906899 0 ISP ISN1 1
V_V8         N16944625 0 1.24Vdc
V_V19         N16906961 0 10m
V_V21         N17525845 0 70.7mVdc
X_FAULT_ch1_U83         VINOK_STARTUP TEMP_SHDWN_B FAULT_ch1_RESET_SC
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_FAULT_ch1_F_D_L_SC_D18         FAULT_ch1_F_D_L_SC_N00980
+  FAULT_ch1_F_D_L_SC_N00920 D_D 
C_FAULT_ch1_F_D_L_SC_C5         0 FAULT_ch1_F_D_L_SC_N00980  {1.4427*125u/100k}
+   TC=0,0 
X_FAULT_ch1_F_D_L_SC_U48         FAULT_ch1_F_D_L_SC_FDETX_DEGLITCH_TIME
+  FAULT_ch1_F_D_L_SC_FAULT_RESET SCDET1_DELAYED FAULT_ch1_F_D_L_SC_N22506
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_FAULT_ch1_F_D_L_SC_R8         FAULT_ch1_F_D_L_SC_N00920
+  FAULT_ch1_F_D_L_SC_N00980  100k TC=0,0 
X_FAULT_ch1_F_D_L_SC_U381         SC_RETRY_ON_FALLING_CH1
+  FAULT_ch1_F_D_L_SC_N16545 FAULT_ch1_F_D_L_SC_N27400 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch1_F_D_L_SC_U382         FAULT_ch1_F_D_L_SC_N27400 FAULT_ch1_RESET_SC
+  FAULT_ch1_F_D_L_SC_FAULT_RESET OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_FAULT_ch1_F_D_L_SC_R9         0 FAULT_ch1_F_D_L_SC_N22506  100k  
X_FAULT_ch1_F_D_L_SC_U67         FAULT_ch1_SCDETX_PRE FAULT_ch1_F_D_L_SC_N16545
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch1_F_D_L_SC_U38         CHANNEL1_PWM FAULT_ch1_SCDETX
+  FAULT_ch1_F_D_L_SC_N00920 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch1_F_D_L_SC_U20         FAULT_ch1_F_D_L_SC_N00980
+  FAULT_ch1_F_D_L_SC_FDETX_DEGLITCH_TIME BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_FAULT_ch1_U81         TEMP_SHDWN_B TURN_OFF_ALLCH FAULTB_INT
+  FAULT_ch1_NO_FAULT_DETECT AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch1_U82         FAULT_ch1_N16938789 FAULT_ch1_NO_FAULT_DETECT
+  FAULT_ch1_N16973439 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch1_U74         CHANNEL1_PWM VINOK_STARTUP FAULT_ch1_N16973439
+  FAULT_ch1_N16916458 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch1_U70         FAULT_ch1_N16897773 FAULT_ch1_OCDETX
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_FAULT_ch1_U75         OCDET1_DELAYED FAULT_ch1_N16938789 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch1_U26         FAULT_ch1_VOC_TH ISN1 FAULT_ch1_OCDETX_PRE
+  COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=98.7m
V_FAULT_ch1_V13         FAULT_ch1_VOC_TH SENSE1 154.3m
X_FAULT_ch1_U72         FAULT_ch1_N16911613 VINOK_STARTUP FAULT_ch1_OCDETX_PRE
+  FAULT_ch1_N16897773 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_FAULT_ch1_V11         FAULT_ch1_VSG_TH 0 0.9365
X_FAULT_ch1_U71         CHANNEL1_PWM VINOK_STARTUP FAULT_ch1_CHANNEL_ON
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch1_U85         VINOK_STARTUP DIAG_EN TEMP_SHDWN_B FAULT_ch1_RESET_OC
+  NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch1_U36         FAULT_ch1_TSG_TIMEOUT FAULT_ch1_N16810232
+  FAULT_ch1_N16811285 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch1_U19         FAULT_ch1_N16808007 FAULT_ch1_CHANNEL_ON_DEGLITCH
+  BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_FAULT_ch1_U6         FAULT_ch1_VSG_TH SENSE1 FAULT_ch1_SCDETX_PRE
+  COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=303.5m
D_FAULT_ch1_D17         FAULT_ch1_N16808007 FAULT_ch1_CHANNEL_ON D_D 
X_FAULT_ch1_U79         DIAG_EN FAULT_ch1_NO_FAULT_DETECT FAULT_ch1_N16911613
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_FAULT_ch1_C4         0 FAULT_ch1_N16808007  {1.4427*5u/100k}  TC=0,0 
X_FAULT_ch1_U69         FAULT_ch1_N16944617 FAULT_ch1_SCDETX
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_FAULT_ch1_U20         FAULT_ch1_N16916483 FAULT_ch1_TSG_TIMEOUT BUF_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_FAULT_ch1_R7         FAULT_ch1_CHANNEL_ON FAULT_ch1_N16808007  100k TC=0,0 
X_FAULT_ch1_U67         VINOK_STARTUP FAULT_ch1_CHANNEL_ON_DEGLITCH
+  ISP_ISNX_10MV_CH1 FAULT_ch1_N16810232 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_FAULT_ch1_D18         FAULT_ch1_N16916483 FAULT_ch1_N16916458 D_D 
D_FAULT_ch1_F_D_L_OC_D18         FAULT_ch1_F_D_L_OC_N00980
+  FAULT_ch1_F_D_L_OC_N00920 D_D 
C_FAULT_ch1_F_D_L_OC_C5         0 FAULT_ch1_F_D_L_OC_N00980  {1.4427*125u/100k}
+   TC=0,0 
X_FAULT_ch1_F_D_L_OC_U48         FAULT_ch1_F_D_L_OC_FDETX_DEGLITCH_TIME
+  FAULT_ch1_F_D_L_OC_FAULT_RESET OCDET1_DELAYED FAULT_ch1_F_D_L_OC_N22506
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_FAULT_ch1_F_D_L_OC_R8         FAULT_ch1_F_D_L_OC_N00920
+  FAULT_ch1_F_D_L_OC_N00980  100k TC=0,0 
X_FAULT_ch1_F_D_L_OC_U381         OC_RETRY_ON_FALLING_CH1
+  FAULT_ch1_F_D_L_OC_N16545 FAULT_ch1_F_D_L_OC_N27400 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch1_F_D_L_OC_U382         FAULT_ch1_F_D_L_OC_N27400 FAULT_ch1_RESET_OC
+  FAULT_ch1_F_D_L_OC_FAULT_RESET OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_FAULT_ch1_F_D_L_OC_R9         0 FAULT_ch1_F_D_L_OC_N22506  100k  
X_FAULT_ch1_F_D_L_OC_U67         FAULT_ch1_OCDETX_PRE FAULT_ch1_F_D_L_OC_N16545
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch1_F_D_L_OC_U38         VINOK_STARTUP FAULT_ch1_OCDETX
+  FAULT_ch1_F_D_L_OC_N00920 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch1_F_D_L_OC_U20         FAULT_ch1_F_D_L_OC_N00980
+  FAULT_ch1_F_D_L_OC_FDETX_DEGLITCH_TIME BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_FAULT_ch1_U78         FAULT_ch1_N16811285 FAULT_ch1_NO_FAULT_DETECT
+  FAULT_ch1_SCDETX_PRE FAULT_ch1_N16944617 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_FAULT_ch1_C5         0 FAULT_ch1_N16916483  {1.4427*1.1m/100k}  TC=0,0 
R_FAULT_ch1_R8         FAULT_ch1_N16916458 FAULT_ch1_N16916483  100k TC=0,0 
X_U35         N16906899 N16906961 ISP_ISNX_10MV_CH1 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_V9         N227091 0 172
X_U17         FAULT_ASSERT_DEGLITCH FAULTB_INT EXT_H AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_ABMII2         IN FAULT_N VALUE { IF(V(VINOK_STARTUP)>0.5, 8u,0)    }
R_R13         GND 0  1m  
E_ABM6         REFERENCE 0 VALUE { IF(V(VINOK_STARTUP)>0.5, {Vref},{Vref})    }
R_R11         VINOK N16806338  100k TC=0,0 
X_U20         N227141 TH_SHDWN_DELAYED BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_FAULT_ch2_U83         VINOK_STARTUP TEMP_SHDWN_B FAULT_ch2_RESET_SC
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_FAULT_ch2_F_D_L_SC_D18         FAULT_ch2_F_D_L_SC_N00980
+  FAULT_ch2_F_D_L_SC_N00920 D_D 
C_FAULT_ch2_F_D_L_SC_C5         0 FAULT_ch2_F_D_L_SC_N00980  {1.4427*125u/100k}
+   TC=0,0 
X_FAULT_ch2_F_D_L_SC_U48         FAULT_ch2_F_D_L_SC_FDETX_DEGLITCH_TIME
+  FAULT_ch2_F_D_L_SC_FAULT_RESET SCDET2_DELAYED FAULT_ch2_F_D_L_SC_N22506
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_FAULT_ch2_F_D_L_SC_R8         FAULT_ch2_F_D_L_SC_N00920
+  FAULT_ch2_F_D_L_SC_N00980  100k TC=0,0 
X_FAULT_ch2_F_D_L_SC_U381         SC_RETRY_ON_FALLING_CH2
+  FAULT_ch2_F_D_L_SC_N16545 FAULT_ch2_F_D_L_SC_N27400 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch2_F_D_L_SC_U382         FAULT_ch2_F_D_L_SC_N27400 FAULT_ch2_RESET_SC
+  FAULT_ch2_F_D_L_SC_FAULT_RESET OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_FAULT_ch2_F_D_L_SC_R9         0 FAULT_ch2_F_D_L_SC_N22506  100k  
X_FAULT_ch2_F_D_L_SC_U67         FAULT_ch2_SCDETX_PRE FAULT_ch2_F_D_L_SC_N16545
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch2_F_D_L_SC_U38         CHANNEL2_PWM FAULT_ch2_SCDETX
+  FAULT_ch2_F_D_L_SC_N00920 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch2_F_D_L_SC_U20         FAULT_ch2_F_D_L_SC_N00980
+  FAULT_ch2_F_D_L_SC_FDETX_DEGLITCH_TIME BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_FAULT_ch2_U81         TEMP_SHDWN_B TURN_OFF_ALLCH FAULTB_INT
+  FAULT_ch2_NO_FAULT_DETECT AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch2_U82         FAULT_ch2_N16938789 FAULT_ch2_NO_FAULT_DETECT
+  FAULT_ch2_N16973439 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch2_U74         CHANNEL2_PWM VINOK_STARTUP FAULT_ch2_N16973439
+  FAULT_ch2_N16916458 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch2_U70         FAULT_ch2_N16897773 FAULT_ch2_OCDETX
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_FAULT_ch2_U75         OCDET2_DELAYED FAULT_ch2_N16938789 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch2_U26         FAULT_ch2_VOC_TH ISN2 FAULT_ch2_OCDETX_PRE
+  COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=98.7m
V_FAULT_ch2_V13         FAULT_ch2_VOC_TH SENSE2 154.3m
X_FAULT_ch2_U72         FAULT_ch2_N16911613 VINOK_STARTUP FAULT_ch2_OCDETX_PRE
+  FAULT_ch2_N16897773 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_FAULT_ch2_V11         FAULT_ch2_VSG_TH 0 0.9365
X_FAULT_ch2_U71         CHANNEL2_PWM VINOK_STARTUP FAULT_ch2_CHANNEL_ON
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch2_U85         VINOK_STARTUP DIAG_EN TEMP_SHDWN_B FAULT_ch2_RESET_OC
+  NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch2_U36         FAULT_ch2_TSG_TIMEOUT FAULT_ch2_N16810232
+  FAULT_ch2_N16811285 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch2_U19         FAULT_ch2_N16808007 FAULT_ch2_CHANNEL_ON_DEGLITCH
+  BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_FAULT_ch2_U6         FAULT_ch2_VSG_TH SENSE2 FAULT_ch2_SCDETX_PRE
+  COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=303.5m
D_FAULT_ch2_D17         FAULT_ch2_N16808007 FAULT_ch2_CHANNEL_ON D_D 
X_FAULT_ch2_U79         DIAG_EN FAULT_ch2_NO_FAULT_DETECT FAULT_ch2_N16911613
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_FAULT_ch2_C4         0 FAULT_ch2_N16808007  {1.4427*5u/100k}  TC=0,0 
X_FAULT_ch2_U69         FAULT_ch2_N16944617 FAULT_ch2_SCDETX
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_FAULT_ch2_U20         FAULT_ch2_N16916483 FAULT_ch2_TSG_TIMEOUT BUF_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_FAULT_ch2_R7         FAULT_ch2_CHANNEL_ON FAULT_ch2_N16808007  100k TC=0,0 
X_FAULT_ch2_U67         VINOK_STARTUP FAULT_ch2_CHANNEL_ON_DEGLITCH
+  ISP_ISNX_10MV_CH2 FAULT_ch2_N16810232 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_FAULT_ch2_D18         FAULT_ch2_N16916483 FAULT_ch2_N16916458 D_D 
D_FAULT_ch2_F_D_L_OC_D18         FAULT_ch2_F_D_L_OC_N00980
+  FAULT_ch2_F_D_L_OC_N00920 D_D 
C_FAULT_ch2_F_D_L_OC_C5         0 FAULT_ch2_F_D_L_OC_N00980  {1.4427*125u/100k}
+   TC=0,0 
X_FAULT_ch2_F_D_L_OC_U48         FAULT_ch2_F_D_L_OC_FDETX_DEGLITCH_TIME
+  FAULT_ch2_F_D_L_OC_FAULT_RESET OCDET2_DELAYED FAULT_ch2_F_D_L_OC_N22506
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_FAULT_ch2_F_D_L_OC_R8         FAULT_ch2_F_D_L_OC_N00920
+  FAULT_ch2_F_D_L_OC_N00980  100k TC=0,0 
X_FAULT_ch2_F_D_L_OC_U381         OC_RETRY_ON_FALLING_CH2
+  FAULT_ch2_F_D_L_OC_N16545 FAULT_ch2_F_D_L_OC_N27400 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch2_F_D_L_OC_U382         FAULT_ch2_F_D_L_OC_N27400 FAULT_ch2_RESET_OC
+  FAULT_ch2_F_D_L_OC_FAULT_RESET OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_FAULT_ch2_F_D_L_OC_R9         0 FAULT_ch2_F_D_L_OC_N22506  100k  
X_FAULT_ch2_F_D_L_OC_U67         FAULT_ch2_OCDETX_PRE FAULT_ch2_F_D_L_OC_N16545
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch2_F_D_L_OC_U38         VINOK_STARTUP FAULT_ch2_OCDETX
+  FAULT_ch2_F_D_L_OC_N00920 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_FAULT_ch2_F_D_L_OC_U20         FAULT_ch2_F_D_L_OC_N00980
+  FAULT_ch2_F_D_L_OC_FDETX_DEGLITCH_TIME BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_FAULT_ch2_U78         FAULT_ch2_N16811285 FAULT_ch2_NO_FAULT_DETECT
+  FAULT_ch2_SCDETX_PRE FAULT_ch2_N16944617 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_FAULT_ch2_C5         0 FAULT_ch2_N16916483  {1.4427*1.1m/100k}  TC=0,0 
R_FAULT_ch2_R8         FAULT_ch2_N16916458 FAULT_ch2_N16916483  100k TC=0,0 
D_D10         FAULT_N N196972 D_DFB 
R_C_C_D_ch2_R1         C_C_D_ch2_N148172 C_C_D_ch2_VISNS  1  
X_C_C_D_ch2_U2         C_C_D_ch2_1K_SIG_ACTIV_PRE C_C_D_ch2_1K_SIG_ACTIV
+  one_shot PARAMS:  T=50000  
C_C_C_D_ch2_C2         0 C_C_D_ch2_VISNS  {1/(2*3.142*f1)}  
D_C_C_D_ch2_D12         G2 CPOUT D_D 
X_C_C_D_ch2_U13         VINOK_STARTUP TURN_OFF_CHANNEL_CH2 TEMP_SHDWN_B
+  C_C_D_ch2_N230355 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_C_C_D_ch2_D13         0 G2 D_D 
E_C_C_D_ch2_E1         C_C_D_ch2_N148172 0 ISP ISN2 {gain1}
X_C_C_D_ch2_S4    C_C_D_ch2_1K_SIG_ACTIV 0 G2 0
+  Constant_current_driver_new_C_C_D_ch2_S4 
X_C_C_D_ch2_U14         FAULTB_INT C_C_D_ch2_N230355 TURN_OFF_ALLCH
+  C_C_D_ch2_200K_SIG_ACTIV AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_C_C_D_ch2_D10         G2 C_C_D_ch2_N00860 D_D 
X_C_C_D_ch2_U3         C_C_D_ch2_N499817 C_C_D_ch2_OC_RETRY_ON_D
+  C_C_D_ch2_SC_RETRY_ON_D C_C_D_ch2_1K_SIG_ACTIV_PRE NOR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_C_C_D_ch2_D11         C_C_D_ch2_N00870 G2 D_D 
V_C_C_D_ch2_V1         C_C_D_ch2_N00860 SENSE2 12
D_C_C_D_ch2_D14         0 SENSE2 D_D 
X_C_C_D_ch2_U28         TURN_OFF_CHANNEL_CH2 TEMP_SHDWN_B TURN_OFF_ALLCH
+  C_C_D_ch2_N499817 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_C_C_D_ch2_R3         G2 0  1G TC=0,0 
X_C_C_D_ch2_S6    SENSE2 0 C_C_D_ch2_200K_SIG_ACTIV 0
+  Constant_current_driver_new_C_C_D_ch2_S6 
X_C_C_D_ch2_U11         OC_RETRY_ON_CH2 C_C_D_ch2_OC_RETRY_ON_D
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=100n
X_C_C_D_ch2_S5    C_C_D_ch2_200K_SIG_ACTIV 0 G2 0
+  Constant_current_driver_new_C_C_D_ch2_S5 
G_C_C_D_ch2_ABM2I1         0 G2 VALUE { IF(V(C_C_D_ch2_200K_SIG_ACTIV)<0.5,0,
+  IF(V(CHANNEL2_PWM_DELAYED) > 0.5,(LIMIT((V(REFERENCE) - V(C_C_D_ch2_VISNS)) *
+  450u, -240u, 240u)),-240u))    }
X_C_C_D_ch2_U12         SC_RETRY_ON_CH2 C_C_D_ch2_SC_RETRY_ON_D
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=100n
V_C_C_D_ch2_V2         SENSE2 C_C_D_ch2_N00870 0.7
V_Vt         TJN 0 {TEMPERATURE}
V_V16         3P3 0 1.641Vdc
X_U28         TH_SHDWN_DELAYED TEMP_SHDWN_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_Fault_Rec_ch2_Timer_OC_U74         OC_RETRY_ON_CH2
+  Fault_Rec_ch2_Timer_OC_N16781360 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_Fault_Rec_ch2_Timer_OC_U70         OCDET2_DELAYED
+  Fault_Rec_ch2_Timer_OC_N16765820 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_Fault_Rec_ch2_Timer_OC_ABMII1         Fault_Rec_ch2_Timer_OC_N16765828
+  Fault_Rec_ch2_Timer_OC_RETY_TIME VALUE { IF(V(Fault_Rec_ch2_Timer_OC_DISCH) >
+  0.5,0, {1n*1/10m})    }
X_Fault_Rec_ch2_Timer_OC_U17         Fault_Rec_ch2_Timer_OC_N16781360
+  OC_RETRY_ON_FALLING_CH2 one_shot PARAMS:  T=50  
X_Fault_Rec_ch2_Timer_OC_U3         Fault_Rec_ch2_Timer_OC_N16765820
+  Fault_Rec_ch2_Timer_OC_N16766262 Fault_Rec_ch2_Timer_OC_DISCH OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_Fault_Rec_ch2_Timer_OC_V1         Fault_Rec_ch2_Timer_OC_N16765828 0 10
D_Fault_Rec_ch2_Timer_OC_D12         Fault_Rec_ch2_Timer_OC_RETY_TIME
+  Fault_Rec_ch2_Timer_OC_N16765828 D_D 
X_Fault_Rec_ch2_Timer_OC_U71         OC_RETRY_ON_CH2
+  Fault_Rec_ch2_Timer_OC_N16766262 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
C_Fault_Rec_ch2_Timer_OC_C3         0 Fault_Rec_ch2_Timer_OC_RETY_TIME  1n  
X_Fault_Rec_ch2_Timer_OC_U14         Fault_Rec_ch2_Timer_OC_RETY_TIME
+  Fault_Rec_ch2_Timer_OC_N16766064 Fault_Rec_ch2_Timer_OC_10MS_PULSE
+  COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=100m
X_Fault_Rec_ch2_Timer_OC_S2    Fault_Rec_ch2_Timer_OC_DISCH 0
+  Fault_Rec_ch2_Timer_OC_RETY_TIME 0 Retry_Timer_Fault_Rec_ch2_Timer_OC_S2 
V_Fault_Rec_ch2_Timer_OC_V2         Fault_Rec_ch2_Timer_OC_N16766064 0 1Vdc
X_Fault_Rec_ch2_Timer_OC_U15         Fault_Rec_ch2_Timer_OC_10MS_PULSE
+  OC_RETRY_ON_CH2 one_shot PARAMS:  T=125000
D_Fault_Rec_ch2_D13         SENSE2 IN D_D 
G_Fault_Rec_ch2_ABMII3         IN SENSE2 VALUE { (V(OC_RETRY_ON_CH2) * 10m)   
+  }
G_Fault_Rec_ch2_ABMII2         IN SENSE2 VALUE { (V(SC_RETRY_ON_CH2) * 1m)    }
X_Fault_Rec_ch2_Timer_SC_U74         SC_RETRY_ON_CH2
+  Fault_Rec_ch2_Timer_SC_N16781360 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_Fault_Rec_ch2_Timer_SC_U70         SCDET2_DELAYED
+  Fault_Rec_ch2_Timer_SC_N16765820 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_Fault_Rec_ch2_Timer_SC_ABMII1         Fault_Rec_ch2_Timer_SC_N16765828
+  Fault_Rec_ch2_Timer_SC_RETY_TIME VALUE { IF(V(Fault_Rec_ch2_Timer_SC_DISCH) >
+  0.5,0, {1n*1/10m})    }
X_Fault_Rec_ch2_Timer_SC_U17         Fault_Rec_ch2_Timer_SC_N16781360
+  SC_RETRY_ON_FALLING_CH2 one_shot PARAMS:  T=50  
X_Fault_Rec_ch2_Timer_SC_U3         Fault_Rec_ch2_Timer_SC_N16765820
+  Fault_Rec_ch2_Timer_SC_N16766262 Fault_Rec_ch2_Timer_SC_DISCH OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_Fault_Rec_ch2_Timer_SC_V1         Fault_Rec_ch2_Timer_SC_N16765828 0 10
D_Fault_Rec_ch2_Timer_SC_D12         Fault_Rec_ch2_Timer_SC_RETY_TIME
+  Fault_Rec_ch2_Timer_SC_N16765828 D_D 
X_Fault_Rec_ch2_Timer_SC_U71         SC_RETRY_ON_CH2
+  Fault_Rec_ch2_Timer_SC_N16766262 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
C_Fault_Rec_ch2_Timer_SC_C3         0 Fault_Rec_ch2_Timer_SC_RETY_TIME  1n  
X_Fault_Rec_ch2_Timer_SC_U14         Fault_Rec_ch2_Timer_SC_RETY_TIME
+  Fault_Rec_ch2_Timer_SC_N16766064 Fault_Rec_ch2_Timer_SC_10MS_PULSE
+  COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=100m
X_Fault_Rec_ch2_Timer_SC_S2    Fault_Rec_ch2_Timer_SC_DISCH 0
+  Fault_Rec_ch2_Timer_SC_RETY_TIME 0 Retry_Timer_Fault_Rec_ch2_Timer_SC_S2 
V_Fault_Rec_ch2_Timer_SC_V2         Fault_Rec_ch2_Timer_SC_N16766064 0 1Vdc
X_Fault_Rec_ch2_Timer_SC_U15         Fault_Rec_ch2_Timer_SC_10MS_PULSE
+  SC_RETRY_ON_CH2 one_shot PARAMS:  T=125000
D_Fault_Rec_ch2_D15         SENSE2 IN D_D 
X_U48         FAULT_ASSERT_CH1 TURN_OFF_CHANNEL_CH1 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_C_P_ABMII1         C_P_N16733004 C_P_BOOST_VOLTAGE VALUE { IF(V(N16790873) >
+  0.5,0, {1n*7.5/20u})    }
E_C_P_ABM3         C_P_VDIODE 0 VALUE { LIMIT(V(IN),0,0.9)    }
C_C_P_C3         0 C_P_BOOST_VOLTAGE  1n  
R_C_P_R20         0 CP2P  1m  
R_C_P_R17         0 CP1N  1m  
E_C_P_E2         IN C_P_N16764908 C_P_VDIODE 0 1
E_C_P_ABM1         C_P_CP_DRV 0 VALUE { MIN( V(C_P_BOOST_VOLTAGE) , 7.5)    }
X_C_P_S2    N16790873 0 C_P_BOOST_VOLTAGE 0 Charge_Pump_new_C_P_S2 
D_C_P_D12         C_P_BOOST_VOLTAGE C_P_N16733004 D_D 
R_C_P_R18         0 CP1P  1m  
V_C_P_V1         C_P_N16733004 0 10
E_C_P_E1         CPOUT C_P_N16764908 C_P_CP_DRV 0 1
R_C_P_R19         0 CP2N  1m  
R_PWM_Dim_R3         PWM_Dim_N16837000 PWM_Dim_IN_PWMGEN_INV  1  
C_PWM_Dim_PWM_HK1_C4         0 PWM_Dim_PWM_HK1_TIME_D  1n  
X_PWM_Dim_PWM_HK1_S1    PWM_Dim_PWM_HK1_N16795073 0 PWM_Dim_PWM_HK1_TIME_D 0
+  PWM_Housekeeping_PWM_Dim_PWM_HK1_S1 
G_PWM_Dim_PWM_HK1_ABMII3         PWM_Dim_PWM_HK1_TIME_D 0 VALUE {
+  IF(V(PWM_Dim_PWM_HK1_CHANNELX_PWM_BX) > 0.5,100u, 0)    }
X_PWM_Dim_PWM_HK1_U21         CHANNEL1_PWM PWM_Dim_PWM_HK1_COMPENSATE_TIME
+  CHANNEL1_PWM_DELAYED OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_Dim_PWM_HK1_U29         CHANNEL1_PWM PWM_Dim_PWM_HK1_CHANNELX_PWM_BX
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_Dim_PWM_HK1_U33         PWM_Dim_START PWM_Dim_PWM_HK1_N16814489
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_Dim_PWM_HK1_U23         PWM_Dim_PWM_HK1_CHANNELX_PWM_BX ISP_ISNX_10MV_CH1
+  PWM_Dim_PWM_HK1_N16782087 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_Dim_PWM_HK1_U22         PWM_Dim_PWM_HK1_TIME_D PWM_Dim_PWM_HK1_N16768688
+  PWM_Dim_PWM_HK1_COMPENSATE_TIME COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_PWM_Dim_PWM_HK1_U5         PWM1 PWM_Dim_PWM_HK1_1_24VDC
+  PWM_Dim_PWM_HK1_PWM_INTX COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
+  HYS=0.095
G_PWM_Dim_PWM_HK1_ABMII1         PWM_Dim_PWM_HK1_N16768386
+  PWM_Dim_PWM_HK1_TIME_D VALUE { IF(V(PWM_Dim_PWM_HK1_DELAY_ADD) < 0.5,0, 100u) 
+    }
V_PWM_Dim_PWM_HK1_V29         PWM_Dim_PWM_HK1_N16768688 0 0
X_PWM_Dim_PWM_HK1_U34         FAULT_ASSERT_CH1 PWM_Dim_PWM_HK1_N16814489
+  PWM_Dim_PWM_HK1_N16795073 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_Dim_PWM_HK1_U32         PWM_Dim_PWM_HK1_PWM_INTX PWM_Dim_PWM_SELECT
+  CHANNEL1_PWM AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_PWM_Dim_PWM_HK1_V1         PWM_Dim_PWM_HK1_N16768386 0 1000
V_PWM_Dim_PWM_HK1_V7         PWM_Dim_PWM_HK1_1_24VDC 0 1.24Vdc
X_PWM_Dim_PWM_HK1_U10         VINOK_STARTUP CHANNEL1_PWM
+  PWM_Dim_PWM_HK1_N16768358 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_PWM_Dim_PWM_HK1_D14         PWM_Dim_PWM_HK1_TIME_D PWM_Dim_PWM_HK1_N16768386
+  D_D 
D_PWM_Dim_PWM_HK1_D13         0 PWM_Dim_PWM_HK1_TIME_D D_D 
X_PWM_Dim_PWM_HK1_U3         PWM_Dim_PWM_HK1_N16768358
+  PWM_Dim_PWM_HK1_N16782087 PWM_Dim_PWM_HK1_DELAY_ADD N16768380
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_PWM_Dim_U2         PWM_Dim_FD_INT PWM_Dim_IN_PWMGEN PWM_Dim_PWM_SELECT
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_Dim_U7         FD PWM_Dim_N16777495 PWM_Dim_FD_INT COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.095
V_PWM_Dim_Vfd_high         PWM_Dim_N16777495 0 1.24
X_PWM_Dim_S2    PWM_Dim_START 0 PWMCHG 0 PWM_Dimming_Section_PWM_Dim_S2 
X_PWM_Dim_U12         PWM_Dim_N16890406 PWM_Dim_START PWM_Dim_N16881931
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_PWM_Dim_ABM3I1         0 PWMCHG VALUE {
+  IF(V(PWM_Dim_START)>0.5,(IF((V(PWM_Dim_IN_PWMGEN_INV)>0.5 |
+  V(PWM_Dim_FD_INT)>0.5),0,V(IPWMCHG))),0)    }
R_PWM_Dim_R2         0 PWMOUT  10e9  
X_PWM_Dim_U6         PWMCHG PWM_Dim_N16777382 PWM_Dim_N16837000
+  COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.7
C_PWM_Dim_PWM_HK2_C4         0 PWM_Dim_PWM_HK2_TIME_D  1n  
X_PWM_Dim_PWM_HK2_S1    PWM_Dim_PWM_HK2_N16795073 0 PWM_Dim_PWM_HK2_TIME_D 0
+  PWM_Housekeeping_PWM_Dim_PWM_HK2_S1 
G_PWM_Dim_PWM_HK2_ABMII3         PWM_Dim_PWM_HK2_TIME_D 0 VALUE {
+  IF(V(PWM_Dim_PWM_HK2_CHANNELX_PWM_BX) > 0.5,100u, 0)    }
X_PWM_Dim_PWM_HK2_U21         CHANNEL2_PWM PWM_Dim_PWM_HK2_COMPENSATE_TIME
+  CHANNEL2_PWM_DELAYED OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_Dim_PWM_HK2_U29         CHANNEL2_PWM PWM_Dim_PWM_HK2_CHANNELX_PWM_BX
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_Dim_PWM_HK2_U33         PWM_Dim_START PWM_Dim_PWM_HK2_N16814489
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_Dim_PWM_HK2_U23         PWM_Dim_PWM_HK2_CHANNELX_PWM_BX ISP_ISNX_10MV_CH2
+  PWM_Dim_PWM_HK2_N16782087 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_Dim_PWM_HK2_U22         PWM_Dim_PWM_HK2_TIME_D PWM_Dim_PWM_HK2_N16768688
+  PWM_Dim_PWM_HK2_COMPENSATE_TIME COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_PWM_Dim_PWM_HK2_U5         PWM2 PWM_Dim_PWM_HK2_1_24VDC
+  PWM_Dim_PWM_HK2_PWM_INTX COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
+  HYS=0.095
G_PWM_Dim_PWM_HK2_ABMII1         PWM_Dim_PWM_HK2_N16768386
+  PWM_Dim_PWM_HK2_TIME_D VALUE { IF(V(PWM_Dim_PWM_HK2_DELAY_ADD) < 0.5,0, 100u) 
+    }
V_PWM_Dim_PWM_HK2_V29         PWM_Dim_PWM_HK2_N16768688 0 0
X_PWM_Dim_PWM_HK2_U34         FAULT_ASSERT_CH2 PWM_Dim_PWM_HK2_N16814489
+  PWM_Dim_PWM_HK2_N16795073 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_Dim_PWM_HK2_U32         PWM_Dim_PWM_HK2_PWM_INTX PWM_Dim_PWM_SELECT
+  CHANNEL2_PWM AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_PWM_Dim_PWM_HK2_V1         PWM_Dim_PWM_HK2_N16768386 0 1000
V_PWM_Dim_PWM_HK2_V7         PWM_Dim_PWM_HK2_1_24VDC 0 1.24Vdc
X_PWM_Dim_PWM_HK2_U10         VINOK_STARTUP CHANNEL2_PWM
+  PWM_Dim_PWM_HK2_N16768358 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_PWM_Dim_PWM_HK2_D14         PWM_Dim_PWM_HK2_TIME_D PWM_Dim_PWM_HK2_N16768386
+  D_D 
D_PWM_Dim_PWM_HK2_D13         0 PWM_Dim_PWM_HK2_TIME_D D_D 
X_PWM_Dim_PWM_HK2_U3         PWM_Dim_PWM_HK2_N16768358
+  PWM_Dim_PWM_HK2_N16782087 PWM_Dim_PWM_HK2_DELAY_ADD N16768380
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_PWM_Dim_U11         FAULTB_INT VINOK_STARTUP TEMP_SHDWN_B PWM_Dim_START
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_Dim_U5         PWM1 PWM_Dim_N16820068 PWM_Dim_PWM_INT1 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.095
X_PWM_Dim_U3         PWM_Dim_PWM_SELECT PWM_Dim_PWM_INT1 PWM_Dim_N16890406
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_PWM_Dim_PWM_HK3_C4         0 PWM_Dim_PWM_HK3_TIME_D  1n  
X_PWM_Dim_PWM_HK3_S1    PWM_Dim_PWM_HK3_N16795073 0 PWM_Dim_PWM_HK3_TIME_D 0
+  PWM_Housekeeping_PWM_Dim_PWM_HK3_S1 
G_PWM_Dim_PWM_HK3_ABMII3         PWM_Dim_PWM_HK3_TIME_D 0 VALUE {
+  IF(V(PWM_Dim_PWM_HK3_CHANNELX_PWM_BX) > 0.5,100u, 0)    }
X_PWM_Dim_PWM_HK3_U21         CHANNEL3_PWM PWM_Dim_PWM_HK3_COMPENSATE_TIME
+  CHANNEL3_PWM_DELAYED OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_Dim_PWM_HK3_U29         CHANNEL3_PWM PWM_Dim_PWM_HK3_CHANNELX_PWM_BX
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_Dim_PWM_HK3_U33         PWM_Dim_START PWM_Dim_PWM_HK3_N16814489
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_Dim_PWM_HK3_U23         PWM_Dim_PWM_HK3_CHANNELX_PWM_BX ISP_ISNX_10MV_CH3
+  PWM_Dim_PWM_HK3_N16782087 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_Dim_PWM_HK3_U22         PWM_Dim_PWM_HK3_TIME_D PWM_Dim_PWM_HK3_N16768688
+  PWM_Dim_PWM_HK3_COMPENSATE_TIME COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_PWM_Dim_PWM_HK3_U5         PWM3 PWM_Dim_PWM_HK3_1_24VDC
+  PWM_Dim_PWM_HK3_PWM_INTX COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
+  HYS=0.095
G_PWM_Dim_PWM_HK3_ABMII1         PWM_Dim_PWM_HK3_N16768386
+  PWM_Dim_PWM_HK3_TIME_D VALUE { IF(V(PWM_Dim_PWM_HK3_DELAY_ADD) < 0.5,0, 100u) 
+    }
V_PWM_Dim_PWM_HK3_V29         PWM_Dim_PWM_HK3_N16768688 0 0
X_PWM_Dim_PWM_HK3_U34         FAULT_ASSERT_CH3 PWM_Dim_PWM_HK3_N16814489
+  PWM_Dim_PWM_HK3_N16795073 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_Dim_PWM_HK3_U32         PWM_Dim_PWM_HK3_PWM_INTX PWM_Dim_PWM_SELECT
+  CHANNEL3_PWM AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_PWM_Dim_PWM_HK3_V1         PWM_Dim_PWM_HK3_N16768386 0 1000
V_PWM_Dim_PWM_HK3_V7         PWM_Dim_PWM_HK3_1_24VDC 0 1.24Vdc
X_PWM_Dim_PWM_HK3_U10         VINOK_STARTUP CHANNEL3_PWM
+  PWM_Dim_PWM_HK3_N16768358 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_PWM_Dim_PWM_HK3_D14         PWM_Dim_PWM_HK3_TIME_D PWM_Dim_PWM_HK3_N16768386
+  D_D 
D_PWM_Dim_PWM_HK3_D13         0 PWM_Dim_PWM_HK3_TIME_D D_D 
X_PWM_Dim_PWM_HK3_U3         PWM_Dim_PWM_HK3_N16768358
+  PWM_Dim_PWM_HK3_N16782087 PWM_Dim_PWM_HK3_DELAY_ADD N16768380
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_PWM_Dim_Vth_rising         PWM_Dim_N16777382 0 1.5
V_PWM_Dim_V7         PWM_Dim_N16820068 0 1.24Vdc
X_PWM_Dim_S1    PWM_Dim_N16881931 0 PWMOUT 0 PWM_Dimming_Section_PWM_Dim_S1 
C_PWM_Dim_C1         0 PWM_Dim_IN_PWMGEN_INV  1n  
X_PWM_Dim_U8         PWM_Dim_IN_PWMGEN_INV PWM_Dim_IN_PWMGEN INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U41         SCDET2_DELAYED OCDET2_DELAYED FAULT_ASSERT_CH2 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_D18         N227141 TH_SHDWN D_D 
X_U23         N16806338 VINOK_STARTUP BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_C_C_R8         0 IREF  1000MEG  
X_C_C_H1    IREF C_C_N00174 C_C_I_IREF 0 Control_currents_C_C_H1 
R_C_C_R9         0 C_C_I_IREF  1  
E_C_C_E1         ICTRL_PULLUP 0 C_C_I_IREF 0 10
V_C_C_V6         C_C_N00174 0 0.8
E_C_C_E2         IPWMCHG 0 C_C_I_IREF 0 2
X_U47         N17360613 EXT_H TURN_OFF_ALLCH OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_O_C_D_adc_V4         O_C_D_adc_N22414 0 5
X_O_C_D_adc_U1         O_C_D_adc_B0 O_C_D_adc_B1 O_C_D_adc_B2 O_C_D_adc_B3
+  O_C_D_adc_B4 O_C_D_adc_B5 O_C_D_adc_ADC_IN 0 O_C_D_adc_N22304 0
+  O_C_D_adc_N22414 0 ADC_LOGIC 
E_O_C_D_adc_LIMIT1         O_C_D_DERATE_OUT 0 VALUE 
+ {LIMIT(V(O_C_D_adc_N22258),1.8,2.4)}
E_O_C_D_adc_ABM1         O_C_D_adc_ADC_OUT 0 VALUE { 
+ {V(O_C_D_adc_B5)+2*V(O_C_D_adc_B4)+4*V(O_C_D_adc_B3)+8*V(O_C_D_adc_B2)+16*V(O_C_D_adc_B1)+32*V(O_C_D_adc_B0)}
+     }
V_O_C_D_adc_V1         O_C_D_adc_N22304 0 64
E_O_C_D_adc_ABM2         O_C_D_adc_ADC_IN 0 VALUE { (V(DERATE)-1.8)/0.01875   
+  }
E_O_C_D_adc_ABM3         O_C_D_adc_N22258 0 VALUE { (V(O_C_D_adc_ADC_OUT) *
+  0.01875)+1.8    }
E_O_C_D_ABM2         REFERENCE2 0 VALUE {
+  1.0-(((V(O_C_D_DERATE_OUT)-1.8)/18.75m)*(0.5/32))    }
C_C11         0 N16806338  {1.4427*100u/100k}  TC=0,0 
E_E4         N16806996 0 ISP ISN2 1
R_C_C_D_ch1_R1         C_C_D_ch1_N148172 C_C_D_ch1_VISNS  1  
X_C_C_D_ch1_U2         C_C_D_ch1_1K_SIG_ACTIV_PRE C_C_D_ch1_1K_SIG_ACTIV
+  one_shot PARAMS:  T=50000  
C_C_C_D_ch1_C2         0 C_C_D_ch1_VISNS  {1/(2*3.142*f1)}  
D_C_C_D_ch1_D12         G1 CPOUT D_D 
X_C_C_D_ch1_U13         VINOK_STARTUP TURN_OFF_CHANNEL_CH1 TEMP_SHDWN_B
+  C_C_D_ch1_N230355 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_C_C_D_ch1_D13         0 G1 D_D 
E_C_C_D_ch1_E1         C_C_D_ch1_N148172 0 ISP ISN1 {gain1}
X_C_C_D_ch1_S4    C_C_D_ch1_1K_SIG_ACTIV 0 G1 0
+  Constant_current_driver_new_C_C_D_ch1_S4 
X_C_C_D_ch1_U14         FAULTB_INT C_C_D_ch1_N230355 TURN_OFF_ALLCH
+  C_C_D_ch1_200K_SIG_ACTIV AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_C_C_D_ch1_D10         G1 C_C_D_ch1_N00860 D_D 
X_C_C_D_ch1_U3         C_C_D_ch1_N499817 C_C_D_ch1_OC_RETRY_ON_D
+  C_C_D_ch1_SC_RETRY_ON_D C_C_D_ch1_1K_SIG_ACTIV_PRE NOR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_C_C_D_ch1_D11         C_C_D_ch1_N00870 G1 D_D 
V_C_C_D_ch1_V1         C_C_D_ch1_N00860 SENSE1 12
D_C_C_D_ch1_D14         0 SENSE1 D_D 
X_C_C_D_ch1_U28         TURN_OFF_CHANNEL_CH1 TEMP_SHDWN_B TURN_OFF_ALLCH
+  C_C_D_ch1_N499817 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_C_C_D_ch1_R3         G1 0  1G TC=0,0 
X_C_C_D_ch1_S6    SENSE1 0 C_C_D_ch1_200K_SIG_ACTIV 0
+  Constant_current_driver_new_C_C_D_ch1_S6 
X_C_C_D_ch1_U11         OC_RETRY_ON_CH1 C_C_D_ch1_OC_RETRY_ON_D
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=100n
X_C_C_D_ch1_S5    C_C_D_ch1_200K_SIG_ACTIV 0 G1 0
+  Constant_current_driver_new_C_C_D_ch1_S5 
G_C_C_D_ch1_ABM2I1         0 G1 VALUE { IF(V(C_C_D_ch1_200K_SIG_ACTIV)<0.5,0,
+  IF(V(CHANNEL1_PWM_DELAYED) > 0.5,(LIMIT((V(REFERENCE) - V(C_C_D_ch1_VISNS)) *
+  450u, -240u, 240u)),-240u))    }
X_C_C_D_ch1_U12         SC_RETRY_ON_CH1 C_C_D_ch1_SC_RETRY_ON_D
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=100n
V_C_C_D_ch1_V2         SENSE1 C_C_D_ch1_N00870 0.7
E_ABM3         REFERENCEXX 0 VALUE { IF((V(ICTRL) < 1.7 |
+  V(DERATE)>=1.8),V(REFERENCE1)*V(REFERENCE2)*{Vref},{Vref})    }
C_C5         0 N227141  {1.4427*50u/100k}  TC=0,0 
X_U50         FAULT_ASSERT_CH3 TURN_OFF_CHANNEL_CH3 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U14         IN N16806332 VINOK COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 HYS=500m
X_U34         N16806996 N16807058 ISP_ISNX_10MV_CH2 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_V18         N16807058 0 10m
E_ABM7         PULL_UP 0 VALUE { IF(V(VINOK_STARTUP)>0.5, V(3P3), 0)    }
R_R8         TH_SHDWN N227141  100k TC=0,0 
E_A_D_ABM1         A_D_N00452 0 VALUE { (LIMIT(IF(V(ICTRL) <
+  0.075,(0.743243243*V(ICTRL) + 0.0192567568),  
+ (IF(V(ICTRL)<1.35,V(ICTRL),  
+ (IF(V(ICTRL)<1.7,(0.428571429*V(ICTRL) + 0.771428571),{Vref}))))),0.02,
+ {Vref}))  }
G_A_D_ABMII1         IN ICTRL VALUE { IF(V(A_D_N09842)>0.5, V(ICTRL_PULLUP), 0)
+     }
X_A_D_U1         VINOK_STARTUP FAULTB_INT A_D_N09842 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_A_D_ABM2         REFERENCE1 0 VALUE { V(A_D_N00452)/{Vref}    }
D_A_D_D12         ICTRL IN D_D 
X_U43         FAULT_ASSERT_CH1 FAULT_ASSERT_CH2 FAULT_ASSERT_CH3
+  TH_SHDWN_DELAYED FAULT_ASSERT OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_R14         GND 0  1m  
V_V11         N16956791 0 2Vdc
X_U24         VINOK_STARTUP VINOK_STARTUP_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_C_C_D_ch3_R1         C_C_D_ch3_N148172 C_C_D_ch3_VISNS  1  
X_C_C_D_ch3_U2         C_C_D_ch3_1K_SIG_ACTIV_PRE C_C_D_ch3_1K_SIG_ACTIV
+  one_shot PARAMS:  T=50000  
C_C_C_D_ch3_C2         0 C_C_D_ch3_VISNS  {1/(2*3.142*f1)}  
D_C_C_D_ch3_D12         G3 CPOUT D_D 
X_C_C_D_ch3_U13         VINOK_STARTUP TURN_OFF_CHANNEL_CH3 TEMP_SHDWN_B
+  C_C_D_ch3_N230355 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_C_C_D_ch3_D13         0 G3 D_D 
E_C_C_D_ch3_E1         C_C_D_ch3_N148172 0 ISP ISN3 {gain1}
X_C_C_D_ch3_S4    C_C_D_ch3_1K_SIG_ACTIV 0 G3 0
+  Constant_current_driver_new_C_C_D_ch3_S4 
X_C_C_D_ch3_U14         FAULTB_INT C_C_D_ch3_N230355 TURN_OFF_ALLCH
+  C_C_D_ch3_200K_SIG_ACTIV AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_C_C_D_ch3_D10         G3 C_C_D_ch3_N00860 D_D 
X_C_C_D_ch3_U3         C_C_D_ch3_N499817 C_C_D_ch3_OC_RETRY_ON_D
+  C_C_D_ch3_SC_RETRY_ON_D C_C_D_ch3_1K_SIG_ACTIV_PRE NOR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_C_C_D_ch3_D11         C_C_D_ch3_N00870 G3 D_D 
V_C_C_D_ch3_V1         C_C_D_ch3_N00860 SENSE3 12
D_C_C_D_ch3_D14         0 SENSE3 D_D 
X_C_C_D_ch3_U28         TURN_OFF_CHANNEL_CH3 TEMP_SHDWN_B TURN_OFF_ALLCH
+  C_C_D_ch3_N499817 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_C_C_D_ch3_R3         G3 0  1G TC=0,0 
X_C_C_D_ch3_S6    SENSE3 0 C_C_D_ch3_200K_SIG_ACTIV 0
+  Constant_current_driver_new_C_C_D_ch3_S6 
X_C_C_D_ch3_U11         OC_RETRY_ON_CH3 C_C_D_ch3_OC_RETRY_ON_D
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=100n
X_C_C_D_ch3_S5    C_C_D_ch3_200K_SIG_ACTIV 0 G3 0
+  Constant_current_driver_new_C_C_D_ch3_S5 
G_C_C_D_ch3_ABM2I1         0 G3 VALUE { IF(V(C_C_D_ch3_200K_SIG_ACTIV)<0.5,0,
+  IF(V(CHANNEL3_PWM_DELAYED) > 0.5,(LIMIT((V(REFERENCE) - V(C_C_D_ch3_VISNS)) *
+  450u, -240u, 240u)),-240u))    }
X_C_C_D_ch3_U12         SC_RETRY_ON_CH3 C_C_D_ch3_SC_RETRY_ON_D
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=100n
V_C_C_D_ch3_V2         SENSE3 C_C_D_ch3_N00870 0.7
X_U5         DIAGEN N16944625 DIAG_EN COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 HYS=0.095
D_D17         N161647 FAULT_ASSERT D_D 
X_U27         FAULTB_INT FAULTB_INT_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_ABMII1         FAULT_N 0 VALUE { IF(V(FAULT_ASSERT_DEGLITCH)>0.5, 750u,0)   
+  }
.IC         V(Fault_Rec_ch3_Timer_OC_RETY_TIME )=0
.IC         V(Fault_Rec_ch3_Timer_SC_RETY_TIME )=0
.IC         V(Fault_Rec_ch1_Timer_OC_RETY_TIME )=0
.IC         V(Fault_Rec_ch1_Timer_SC_RETY_TIME )=0
.IC         V(FAULT_ch3_N16916483 )=0
.IC         V(FAULT_ch3_F_D_L_SC_N00980 )=0
.IC         V(FAULT_ch3_F_D_L_OC_N00980 )=0
.IC         V(FAULT_ch3_N16808007 )=0
.IC         V(FAULT_ch1_N16916483 )=0
.IC         V(FAULT_ch1_F_D_L_SC_N00980 )=0
.IC         V(FAULT_ch1_F_D_L_OC_N00980 )=0
.IC         V(FAULT_ch1_N16808007 )=0
.IC         V(FAULT_ch2_N16916483 )=0
.IC         V(FAULT_ch2_F_D_L_SC_N00980 )=0
.IC         V(FAULT_ch2_F_D_L_OC_N00980 )=0
.IC         V(FAULT_ch2_N16808007 )=0
.IC         V(Fault_Rec_ch2_Timer_OC_RETY_TIME )=0
.IC         V(Fault_Rec_ch2_Timer_SC_RETY_TIME )=0
.IC         V(PWM_Dim_PWM_HK1_TIME_D )=0
.IC         V(PWMCHG )=0
.IC         V(PWM_Dim_PWM_HK2_TIME_D )=0
.IC         V(PWM_Dim_PWM_HK3_TIME_D )=0
.IC         V(N227141 )=0
.PARAM  vref=1.5 f1=739k gain1=5
.ENDS TPS92830-Q1_TRANS
*$
.subckt Retry_Timer_Fault_Rec_ch3_Timer_OC_S2 1 2 3 4  
S_Fault_Rec_ch3_Timer_OC_S2         3 4 1 2 _Fault_Rec_ch3_Timer_OC_S2
RS_Fault_Rec_ch3_Timer_OC_S2         1 2 1G
.MODEL         _Fault_Rec_ch3_Timer_OC_S2 VSWITCH Roff=1e9 Ron=1m Voff=0.2
+  Von=0.8
.ends Retry_Timer_Fault_Rec_ch3_Timer_OC_S2
*$
.subckt Retry_Timer_Fault_Rec_ch3_Timer_SC_S2 1 2 3 4  
S_Fault_Rec_ch3_Timer_SC_S2         3 4 1 2 _Fault_Rec_ch3_Timer_SC_S2
RS_Fault_Rec_ch3_Timer_SC_S2         1 2 1G
.MODEL         _Fault_Rec_ch3_Timer_SC_S2 VSWITCH Roff=1e9 Ron=1m Voff=0.2
+  Von=0.8
.ends Retry_Timer_Fault_Rec_ch3_Timer_SC_S2
*$
.subckt Retry_Timer_Fault_Rec_ch1_Timer_OC_S2 1 2 3 4  
S_Fault_Rec_ch1_Timer_OC_S2         3 4 1 2 _Fault_Rec_ch1_Timer_OC_S2
RS_Fault_Rec_ch1_Timer_OC_S2         1 2 1G
.MODEL         _Fault_Rec_ch1_Timer_OC_S2 VSWITCH Roff=1e9 Ron=1m Voff=0.2
+  Von=0.8
.ends Retry_Timer_Fault_Rec_ch1_Timer_OC_S2
*$
.subckt Retry_Timer_Fault_Rec_ch1_Timer_SC_S2 1 2 3 4  
S_Fault_Rec_ch1_Timer_SC_S2         3 4 1 2 _Fault_Rec_ch1_Timer_SC_S2
RS_Fault_Rec_ch1_Timer_SC_S2         1 2 1G
.MODEL         _Fault_Rec_ch1_Timer_SC_S2 VSWITCH Roff=1e9 Ron=1m Voff=0.2
+  Von=0.8
.ends Retry_Timer_Fault_Rec_ch1_Timer_SC_S2
*$
.subckt Constant_current_driver_new_C_C_D_ch2_S4 1 2 3 4  
S_C_C_D_ch2_S4         3 4 1 2 _C_C_D_ch2_S4
RS_C_C_D_ch2_S4         1 2 1G
.MODEL         _C_C_D_ch2_S4 VSWITCH Roff=10G Ron=1k Voff=0.2 Von=0.8
.ends Constant_current_driver_new_C_C_D_ch2_S4
*$
.subckt Constant_current_driver_new_C_C_D_ch2_S6 1 2 3 4  
S_C_C_D_ch2_S6         3 4 1 2 _C_C_D_ch2_S6
RS_C_C_D_ch2_S6         1 2 1G
.MODEL         _C_C_D_ch2_S6 VSWITCH Roff=10G Ron=200k Voff=0.8 Von=0.2
.ends Constant_current_driver_new_C_C_D_ch2_S6
*$
.subckt Constant_current_driver_new_C_C_D_ch2_S5 1 2 3 4  
S_C_C_D_ch2_S5         3 4 1 2 _C_C_D_ch2_S5
RS_C_C_D_ch2_S5         1 2 1G
.MODEL         _C_C_D_ch2_S5 VSWITCH Roff=10G Ron=200k Voff=0.8 Von=0.2
.ends Constant_current_driver_new_C_C_D_ch2_S5
*$
.subckt Retry_Timer_Fault_Rec_ch2_Timer_OC_S2 1 2 3 4  
S_Fault_Rec_ch2_Timer_OC_S2         3 4 1 2 _Fault_Rec_ch2_Timer_OC_S2
RS_Fault_Rec_ch2_Timer_OC_S2         1 2 1G
.MODEL         _Fault_Rec_ch2_Timer_OC_S2 VSWITCH Roff=1e9 Ron=1m Voff=0.2
+  Von=0.8
.ends Retry_Timer_Fault_Rec_ch2_Timer_OC_S2
*$
.subckt Retry_Timer_Fault_Rec_ch2_Timer_SC_S2 1 2 3 4  
S_Fault_Rec_ch2_Timer_SC_S2         3 4 1 2 _Fault_Rec_ch2_Timer_SC_S2
RS_Fault_Rec_ch2_Timer_SC_S2         1 2 1G
.MODEL         _Fault_Rec_ch2_Timer_SC_S2 VSWITCH Roff=1e9 Ron=1m Voff=0.2
+  Von=0.8
.ends Retry_Timer_Fault_Rec_ch2_Timer_SC_S2
*$
.subckt Charge_Pump_new_C_P_S2 1 2 3 4  
S_C_P_S2         3 4 1 2 _C_P_S2
RS_C_P_S2         1 2 1G
.MODEL         _C_P_S2 VSWITCH Roff=10e9 Ron=2k Voff=0.2 Von=0.8
.ends Charge_Pump_new_C_P_S2
*$
.subckt PWM_Housekeeping_PWM_Dim_PWM_HK1_S1 1 2 3 4  
S_PWM_Dim_PWM_HK1_S1         3 4 1 2 _PWM_Dim_PWM_HK1_S1
RS_PWM_Dim_PWM_HK1_S1         1 2 1G
.MODEL         _PWM_Dim_PWM_HK1_S1 VSWITCH Roff=1000MEG Ron=1.0 Voff=0.2
+  Von=0.8
.ends PWM_Housekeeping_PWM_Dim_PWM_HK1_S1
*$
.subckt PWM_Dimming_Section_PWM_Dim_S2 1 2 3 4  
S_PWM_Dim_S2         3 4 1 2 _PWM_Dim_S2
RS_PWM_Dim_S2         1 2 1G
.MODEL         _PWM_Dim_S2 VSWITCH Roff=10e9 Ron=10m Voff=0.8 Von=0.2
.ends PWM_Dimming_Section_PWM_Dim_S2
*$
.subckt PWM_Housekeeping_PWM_Dim_PWM_HK2_S1 1 2 3 4  
S_PWM_Dim_PWM_HK2_S1         3 4 1 2 _PWM_Dim_PWM_HK2_S1
RS_PWM_Dim_PWM_HK2_S1         1 2 1G
.MODEL         _PWM_Dim_PWM_HK2_S1 VSWITCH Roff=1000MEG Ron=1.0 Voff=0.2
+  Von=0.8
.ends PWM_Housekeeping_PWM_Dim_PWM_HK2_S1
*$
.subckt PWM_Housekeeping_PWM_Dim_PWM_HK3_S1 1 2 3 4  
S_PWM_Dim_PWM_HK3_S1         3 4 1 2 _PWM_Dim_PWM_HK3_S1
RS_PWM_Dim_PWM_HK3_S1         1 2 1G
.MODEL         _PWM_Dim_PWM_HK3_S1 VSWITCH Roff=1000MEG Ron=1.0 Voff=0.2
+  Von=0.8
.ends PWM_Housekeeping_PWM_Dim_PWM_HK3_S1
*$
.subckt PWM_Dimming_Section_PWM_Dim_S1 1 2 3 4  
S_PWM_Dim_S1         3 4 1 2 _PWM_Dim_S1
RS_PWM_Dim_S1         1 2 1G
.MODEL         _PWM_Dim_S1 VSWITCH Roff=10e9 Ron=50 Voff=0.2 Von=0.8
.ends PWM_Dimming_Section_PWM_Dim_S1
*$
.subckt Control_currents_C_C_H1 1 2 3 4  
H_C_C_H1         3 4 VH_C_C_H1 -1
VH_C_C_H1         1 2 0V
.ends Control_currents_C_C_H1
*$
.subckt Constant_current_driver_new_C_C_D_ch1_S4 1 2 3 4  
S_C_C_D_ch1_S4         3 4 1 2 _C_C_D_ch1_S4
RS_C_C_D_ch1_S4         1 2 1G
.MODEL         _C_C_D_ch1_S4 VSWITCH Roff=10G Ron=1k Voff=0.2 Von=0.8
.ends Constant_current_driver_new_C_C_D_ch1_S4
*$
.subckt Constant_current_driver_new_C_C_D_ch1_S6 1 2 3 4  
S_C_C_D_ch1_S6         3 4 1 2 _C_C_D_ch1_S6
RS_C_C_D_ch1_S6         1 2 1G
.MODEL         _C_C_D_ch1_S6 VSWITCH Roff=10G Ron=200k Voff=0.8 Von=0.2
.ends Constant_current_driver_new_C_C_D_ch1_S6
*$
.subckt Constant_current_driver_new_C_C_D_ch1_S5 1 2 3 4  
S_C_C_D_ch1_S5         3 4 1 2 _C_C_D_ch1_S5
RS_C_C_D_ch1_S5         1 2 1G
.MODEL         _C_C_D_ch1_S5 VSWITCH Roff=10G Ron=200k Voff=0.8 Von=0.2
.ends Constant_current_driver_new_C_C_D_ch1_S5
*$
.subckt Constant_current_driver_new_C_C_D_ch3_S4 1 2 3 4  
S_C_C_D_ch3_S4         3 4 1 2 _C_C_D_ch3_S4
RS_C_C_D_ch3_S4         1 2 1G
.MODEL         _C_C_D_ch3_S4 VSWITCH Roff=10G Ron=1k Voff=0.2 Von=0.8
.ends Constant_current_driver_new_C_C_D_ch3_S4
*$
.subckt Constant_current_driver_new_C_C_D_ch3_S6 1 2 3 4  
S_C_C_D_ch3_S6         3 4 1 2 _C_C_D_ch3_S6
RS_C_C_D_ch3_S6         1 2 1G
.MODEL         _C_C_D_ch3_S6 VSWITCH Roff=10G Ron=200k Voff=0.8 Von=0.2
.ends Constant_current_driver_new_C_C_D_ch3_S6
*$
.subckt Constant_current_driver_new_C_C_D_ch3_S5 1 2 3 4  
S_C_C_D_ch3_S5         3 4 1 2 _C_C_D_ch3_S5
RS_C_C_D_ch3_S5         1 2 1G
.MODEL         _C_C_D_ch3_S5 VSWITCH Roff=10G Ron=200k Voff=0.8 Von=0.2
.ends Constant_current_driver_new_C_C_D_ch3_S5
*$
.model D_D d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.05
*$
.subckt one_shot in out
+ params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot
*$
.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s)>{vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1n 
cdummy2 qb 0 1n
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.01
.ends srlatchrhp_basic_gen
*$
.model D_DFB d
+ is=1e-015
+ tt=0
+ n=0.1
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n 
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n 
.ENDS BUF_BASIC_GEN
*$
.SUBCKT COMPHYS3_BASIC_GEN INP INM OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	HYS=0.1
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-HYS,0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 1n 
RINP1 INP1 0 1K
.ENDS COMPHYS3_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.4427}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT ADC_LOGIC BIT0 BIT1 BIT2 BIT3 BIT4 BIT5 VINP VINN REFP REFM VDD VSS
E_BIT0 BIT0temp 0 VALUE = {IF((V(VINP)-V(VINN))>=(V(REFP)/2-V(REFP)/128), 1, 0)} 
R1 BIT0temp BIT0 5
C1 BIT0 0 1p
E_BIT1 BIT1temp VSS VALUE = {IF((V(VINP)-V(VINN)-V(BIT0temp)*V(REFP)/2)>=(V(REFP)/4-V(REFP)/128),1,0)}
R2 BIT1temp BIT1 5
C2 BIT1 0 10p
E_BIT2 BIT2temp VSS VALUE = {IF((V(VINP)-V(VINN)-V(BIT0temp)*V(REFP)/2-V(BIT1temp)*V(REFP)/4)>=(V(REFP)/8-V(REFP)/128),1,0)}
R3 BIT2temp BIT2 5
C3 BIT2 0 10p
E_BIT3 BIT3temp VSS VALUE = {IF((V(VINP)-V(VINN)-V(BIT0temp)*V(REFP)/2-V(BIT1temp)*V(REFP)/4 - V(BIT2temp)*V(REFP)/8)
+ >=(V(REFP)/16-V(REFP)/128),1,0)}
R4 BIT3temp BIT3 5
C4 BIT3 0 10p
E_BIT4 BIT4temp VSS VALUE = {IF((V(VINP)-V(VINN)-V(BIT0temp)*V(REFP)/2-V(BIT1temp)*V(REFP)/4 - V(BIT2temp)*V(REFP)/8 - 
+ V(BIT3temp)*V(REFP)/16)>=(V(REFP)/32-V(REFP)/128),1,0)}
R5 BIT4temp BIT4 5
C5 BIT4 0 10p
E_BIT5 BIT5temp VSS VALUE = {IF((V(VINP)-V(VINN)-V(BIT0temp)*V(REFP)/2-V(BIT1temp)*V(REFP)/4 - V(BIT2temp)*V(REFP)/8) 
+ - V(BIT3temp)*V(REFP)/16 - V(BIT4temp)*V(REFP)/32>=(V(REFP)/64-V(REFP)/128),1,0)}
R6 BIT5temp BIT5 5
C6 BIT5 0 10p
.ENDS ADC_LOGIC
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT BUK763R8-80E DRAIN GATE SOURCE
LD DRAIN 5 5e-12
RLD2 DRAIN 5 0.0125663706143592
RLD1 5 4 1e-06
LG GATE 1 7.81292696075128e-10
RLG GATE 1 1.96360271543439
LS SOURCE 8 3.26992678348385e-09
RLS2 SOURCE 8 8.21822236861549
RLS1 8 7 0.000569926783483855
RDS 7 4 533333333.333333 TC=-0.005
RS 6 7 0.0001
RD 3 4 0.00221569776592392 TC=0.00861700263259792,1.50196152355446E-05
RBD 9 4 0.0001 TC=0.00861700263259792,1.50196152355446E-05
DBD 7 9 DBD
M1 3 2 6 6 MINT
RGS 2 6 200000000000
CGS 2 6 8.113e-09
RG 1 2 0.976633761817533
C11    11   12   1E-12 
V11    11   0   0Vdc
G11    3 2 VALUE { V(13, 0)*I(V11) }
E11    12   0  3 2  1
E12    13   0  TABLE {V(12)}
+ -5	7178
+ -4	7002
+ -3	6420
+ -2	5241
+ -1	3718
+ -0.5	2440
+ -0.2	1914
+ -0.1	1791.7
+ 0	1715.6
+ 0.1	1486.7
+ 0.2	1383.3
+ 0.5	1233.1
+ 1	1101.8
+ 2	761.1
+ 3	685.5
+ 4	642.6
+ 5	610.1
+ 6	582.9
+ 8	548.3
+ 10	522.2
+ 12	502.1
+ 15	477.7
+ 20	446.4
+ 64	353
.MODEL MINT NMOS(Vto=4.13312274703885 Kp=5.024855e+002 Nfs=1000000000000 Eta=1000
+ Level=3 L=1e-4 W=1e-4 Gamma=0 Phi=0.6 Is=1e-24
+ Js=0 Pb=0.8 Cj=0 Cjsw=0 Cgso=0 Cgdo=0 Cgbo=0
+ Tox=1e-07 Xj=0
+ U0=600 Vmax=1000)
.MODEL DBD D(Bv=88 Ibv=2.500000E-004 Rs=1E-6 Is=6.84492178335914e-12
+ N=1 M=0.6 VJ=0.5 Fc=0.5 Cjo=4.425e-09 Tt=2.9e-08)
.ENDS
*$
.MODEL LA_H9GP-9C-max_TRS D
+ IS=1.3325E-18
+ N=1.8570
+ RS=2.0673
+ EG=2.33
+ XTI=3
+ TRS1=-0.0013323
+ TRS2=0.00001359
+ CJO=245.00E-12
*$
.MODEL SL44 D(
+   N=1.30464
+  IS=9.39389E-005
+  RS=0.00887496
+  EG=0.661056
+ XTI=3.04726
+ CJO=3.19877E-009
+  VJ=4.22076
+   M=0.85
+  FC=0.5
+  TT=1.4427E-009
+  BV=40
+ IBV=0.0005
+  KF=0
+  AF=1 )
*$