 
****************************************
Report : qor
Design : floating_point_multiplier
Version: U-2022.12-SP7
Date   : Sat Dec 23 21:36:51 2023
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:              58.00
  Critical Path Length:         17.63
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:        359
  Leaf Cell Count:               1458
  Buf/Inv Cell Count:              75
  Buf Cell Count:                   0
  Inv Cell Count:                  75
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1458
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    21970.022243
  Noncombinational Area:     0.000000
  Buf/Inv Area:            414.720011
  Total Buffer Area:             0.00
  Total Inverter Area:         414.72
  Macro/Black Box Area:      0.000000
  Net Area:               1324.160480
  -----------------------------------
  Cell Area:             21970.022243
  Design Area:           23294.182724


  Design Rules
  -----------------------------------
  Total Number of Nets:          2064
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.26
  Logic Optimization:                  0.06
  Mapping Optimization:                0.31
  -----------------------------------------
  Overall Compile Time:                3.02
  Overall Compile Wall Clock Time:     3.25

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
