set ::env(PROJECT_NAME) dqpskmap
set ::env(DESIGN_TOP) d_encoder_d_decoder
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/Cores/Communication_Controller/dqpskmap/trunk/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/Communication_Controller/dqpskmap/trunk/rtl/d_encoder_d_decoder.vhd
set ::env(CLOCK_COUNT) 3
set ::env(DOMAIN) controller

