Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Dec 13 23:44:17 2021
| Host         : QUANTUM-DSKTP running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file sound_top_timing_summary_routed.rpt -pb sound_top_timing_summary_routed.pb -rpx sound_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sound_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 35 register/latch pins with no clock driven by root clock pin: clkdiv_MAP/q_reg[12]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.532        0.000                      0                   48        0.266        0.000                      0                   48        4.500        0.000                       0                   192  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.532        0.000                      0                   48        0.266        0.000                      0                   48        4.500        0.000                       0                   192  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/sound_s_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.468ns  (logic 4.114ns (48.585%)  route 4.354ns (51.415%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.848     5.450    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.904 f  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.808     9.713    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[0]
    SLICE_X30Y60         LUT6 (Prop_lut6_I5_O)        0.124     9.837 f  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     9.837    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_18_n_0
    SLICE_X30Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    10.078 f  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    10.078    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_n_0
    SLICE_X30Y60         MUXF8 (Prop_muxf8_I0_O)      0.098    10.176 f  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.298    11.474    audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X55Y78         LUT5 (Prop_lut5_I4_O)        0.319    11.793 f  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=3, routed)           0.441    12.234    aud_pwm_mod_MAP/douta[0]
    SLICE_X54Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  aud_pwm_mod_MAP/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.330    12.688    aud_pwm_mod_MAP/gtOp_carry_i_4_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.214 r  aud_pwm_mod_MAP/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.214    aud_pwm_mod_MAP/gtOp_carry_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.442 r  aud_pwm_mod_MAP/gtOp_carry__0/CO[2]
                         net (fo=1, routed)           0.476    13.918    aud_pwm_mod_MAP/gtOp
    SLICE_X55Y79         FDRE                                         r  aud_pwm_mod_MAP/sound_s_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.493    14.916    aud_pwm_mod_MAP/clka
    SLICE_X55Y79         FDRE                                         r  aud_pwm_mod_MAP/sound_s_reg/C
                         clock pessimism              0.187    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X55Y79         FDRE (Setup_fdre_C_R)       -0.618    14.449    aud_pwm_mod_MAP/sound_s_reg
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -13.918    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX2PWM_reg_MAP/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.984ns  (logic 3.213ns (40.243%)  route 4.771ns (59.757%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.884     5.486    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.940 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.513     9.453    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[4]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     9.577 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.577    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2_n_0
    SLICE_X62Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     9.791 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.716    11.508    HEX2PWM_reg_MAP/q_reg[7]_2[4]
    SLICE_X62Y50         LUT6 (Prop_lut6_I1_O)        0.297    11.805 r  HEX2PWM_reg_MAP/q[4]_i_2/O
                         net (fo=1, routed)           1.542    13.346    HEX2PWM_reg_MAP/q[4]_i_2_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.470 r  HEX2PWM_reg_MAP/q[4]_i_1/O
                         net (fo=1, routed)           0.000    13.470    HEX2PWM_reg_MAP/SFX_MUX_MAP/z[4]
    SLICE_X58Y73         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.494    14.917    HEX2PWM_reg_MAP/clka
    SLICE_X58Y73         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[4]/C
                         clock pessimism              0.187    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y73         FDCE (Setup_fdce_C_D)        0.081    15.149    HEX2PWM_reg_MAP/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -13.470    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX2PWM_reg_MAP/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 3.208ns (40.616%)  route 4.690ns (59.384%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.843     5.445    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.899 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.407     9.306    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_2[3]
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.430 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.430    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y23         MUXF7 (Prop_muxf7_I0_O)      0.209     9.639 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.975    11.614    HEX2PWM_reg_MAP/q_reg[7]_2[3]
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.297    11.911 r  HEX2PWM_reg_MAP/q[3]_i_2/O
                         net (fo=1, routed)           1.309    13.220    HEX2PWM_reg_MAP/q[3]_i_2_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I0_O)        0.124    13.344 r  HEX2PWM_reg_MAP/q[3]_i_1/O
                         net (fo=1, routed)           0.000    13.344    HEX2PWM_reg_MAP/SFX_MUX_MAP/z[3]
    SLICE_X58Y69         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.498    14.921    HEX2PWM_reg_MAP/clka
    SLICE_X58Y69         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[3]/C
                         clock pessimism              0.187    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y69         FDCE (Setup_fdce_C_D)        0.081    15.153    HEX2PWM_reg_MAP/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX2PWM_reg_MAP/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.812ns  (logic 3.218ns (41.192%)  route 4.594ns (58.808%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.884     5.486    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.940 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=1, routed)           1.331     9.271    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[7]
    SLICE_X63Y23         LUT4 (Prop_lut4_I1_O)        0.124     9.395 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.395    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X63Y23         MUXF7 (Prop_muxf7_I1_O)      0.217     9.612 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.872    11.484    HEX2PWM_reg_MAP/q_reg[7]_2[7]
    SLICE_X62Y50         LUT6 (Prop_lut6_I1_O)        0.299    11.783 r  HEX2PWM_reg_MAP/q[7]_i_2/O
                         net (fo=1, routed)           1.391    13.174    HEX2PWM_reg_MAP/q[7]_i_2_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124    13.298 r  HEX2PWM_reg_MAP/q[7]_i_1/O
                         net (fo=1, routed)           0.000    13.298    HEX2PWM_reg_MAP/SFX_MUX_MAP/z[7]
    SLICE_X60Y72         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.495    14.918    HEX2PWM_reg_MAP/clka
    SLICE_X60Y72         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[7]/C
                         clock pessimism              0.187    15.105    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y72         FDCE (Setup_fdce_C_D)        0.077    15.146    HEX2PWM_reg_MAP/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -13.298    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX2PWM_reg_MAP/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 3.213ns (41.524%)  route 4.525ns (58.476%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.887     5.489    audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.943 r  audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.667     9.610    audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_1[0]
    SLICE_X68Y29         LUT6 (Prop_lut6_I3_O)        0.124     9.734 r  audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.734    audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X68Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     9.946 r  audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.592    11.538    HEX2PWM_reg_MAP/q_reg[7]_1[0]
    SLICE_X62Y49         LUT6 (Prop_lut6_I0_O)        0.299    11.837 r  HEX2PWM_reg_MAP/q[0]_i_2__0/O
                         net (fo=1, routed)           1.266    13.103    HEX2PWM_reg_MAP/q[0]_i_2__0_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.227 r  HEX2PWM_reg_MAP/q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.227    HEX2PWM_reg_MAP/SFX_MUX_MAP/z[0]
    SLICE_X58Y73         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.494    14.917    HEX2PWM_reg_MAP/clka
    SLICE_X58Y73         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[0]/C
                         clock pessimism              0.187    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y73         FDCE (Setup_fdce_C_D)        0.079    15.147    HEX2PWM_reg_MAP/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -13.227    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX2PWM_reg_MAP/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 3.241ns (42.098%)  route 4.458ns (57.902%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.880     5.482    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.936 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.418     9.354    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_0[6]
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.478 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.478    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X62Y20         MUXF7 (Prop_muxf7_I0_O)      0.241     9.719 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.693    11.412    HEX2PWM_reg_MAP/q_reg[7]_2[6]
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.298    11.710 r  HEX2PWM_reg_MAP/q[6]_i_2/O
                         net (fo=1, routed)           1.347    13.057    HEX2PWM_reg_MAP/q[6]_i_2_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.181 r  HEX2PWM_reg_MAP/q[6]_i_1/O
                         net (fo=1, routed)           0.000    13.181    HEX2PWM_reg_MAP/SFX_MUX_MAP/z[6]
    SLICE_X58Y73         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.494    14.917    HEX2PWM_reg_MAP/clka
    SLICE_X58Y73         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[6]/C
                         clock pessimism              0.187    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y73         FDCE (Setup_fdce_C_D)        0.079    15.147    HEX2PWM_reg_MAP/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -13.181    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX2PWM_reg_MAP/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 3.241ns (42.513%)  route 4.382ns (57.487%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.880     5.482    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.936 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.431     9.367    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_0[5]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.491    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X62Y23         MUXF7 (Prop_muxf7_I0_O)      0.241     9.732 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.516    11.248    HEX2PWM_reg_MAP/q_reg[7]_2[5]
    SLICE_X62Y50         LUT6 (Prop_lut6_I1_O)        0.298    11.546 r  HEX2PWM_reg_MAP/q[5]_i_2/O
                         net (fo=1, routed)           1.435    12.982    HEX2PWM_reg_MAP/q[5]_i_2_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I0_O)        0.124    13.106 r  HEX2PWM_reg_MAP/q[5]_i_1/O
                         net (fo=1, routed)           0.000    13.106    HEX2PWM_reg_MAP/SFX_MUX_MAP/z[5]
    SLICE_X58Y69         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.498    14.921    HEX2PWM_reg_MAP/clka
    SLICE_X58Y69         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[5]/C
                         clock pessimism              0.187    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y69         FDCE (Setup_fdce_C_D)        0.079    15.151    HEX2PWM_reg_MAP/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -13.106    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX2PWM_reg_MAP/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 3.213ns (42.670%)  route 4.317ns (57.330%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.884     5.486    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.940 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.308     9.248    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[1]
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.372 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.372    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X62Y22         MUXF7 (Prop_muxf7_I1_O)      0.214     9.586 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.766    11.351    HEX2PWM_reg_MAP/q_reg[7]_2[1]
    SLICE_X62Y50         LUT6 (Prop_lut6_I1_O)        0.297    11.648 r  HEX2PWM_reg_MAP/q[1]_i_2/O
                         net (fo=1, routed)           1.244    12.892    HEX2PWM_reg_MAP/q[1]_i_2_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I0_O)        0.124    13.016 r  HEX2PWM_reg_MAP/q[1]_i_1/O
                         net (fo=1, routed)           0.000    13.016    HEX2PWM_reg_MAP/SFX_MUX_MAP/z[1]
    SLICE_X58Y69         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.498    14.921    HEX2PWM_reg_MAP/clka
    SLICE_X58Y69         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[1]/C
                         clock pessimism              0.187    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y69         FDCE (Setup_fdce_C_D)        0.077    15.149    HEX2PWM_reg_MAP/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -13.016    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX2PWM_reg_MAP/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 3.241ns (43.641%)  route 4.186ns (56.359%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.880     5.482    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.936 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.483     9.419    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_0[2]
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     9.543 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.543    audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X62Y21         MUXF7 (Prop_muxf7_I0_O)      0.241     9.784 r  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.386    11.170    HEX2PWM_reg_MAP/q_reg[7]_2[2]
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.298    11.468 r  HEX2PWM_reg_MAP/q[2]_i_2/O
                         net (fo=1, routed)           1.316    12.785    HEX2PWM_reg_MAP/q[2]_i_2_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.124    12.909 r  HEX2PWM_reg_MAP/q[2]_i_1/O
                         net (fo=1, routed)           0.000    12.909    HEX2PWM_reg_MAP/SFX_MUX_MAP/z[2]
    SLICE_X58Y73         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.494    14.917    HEX2PWM_reg_MAP/clka
    SLICE_X58Y73         FDCE                                         r  HEX2PWM_reg_MAP/q_reg[2]/C
                         clock pessimism              0.187    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y73         FDCE (Setup_fdce_C_D)        0.077    15.145    HEX2PWM_reg_MAP/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -12.909    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 aud_pwm_mod_MAP/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.704ns (22.469%)  route 2.429ns (77.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.611     5.214    aud_pwm_mod_MAP/clka
    SLICE_X53Y78         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  aud_pwm_mod_MAP/counter_reg[10]/Q
                         net (fo=4, routed)           0.835     6.505    aud_pwm_mod_MAP/counter_reg[10]
    SLICE_X54Y78         LUT6 (Prop_lut6_I1_O)        0.124     6.629 r  aud_pwm_mod_MAP/counter[0]_i_4/O
                         net (fo=1, routed)           0.797     7.426    aud_pwm_mod_MAP/counter[0]_i_4_n_0
    SLICE_X55Y77         LUT5 (Prop_lut5_I4_O)        0.124     7.550 r  aud_pwm_mod_MAP/counter[0]_i_1/O
                         net (fo=13, routed)          0.796     8.347    aud_pwm_mod_MAP/clear
    SLICE_X53Y76         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.489    14.912    aud_pwm_mod_MAP/clka
    SLICE_X53Y76         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[0]/C
                         clock pessimism              0.276    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X53Y76         FDRE (Setup_fdre_C_R)       -0.429    14.723    aud_pwm_mod_MAP/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  6.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 aud_pwm_mod_MAP/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.554     1.473    aud_pwm_mod_MAP/clka
    SLICE_X53Y77         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  aud_pwm_mod_MAP/counter_reg[4]/Q
                         net (fo=4, routed)           0.115     1.729    aud_pwm_mod_MAP/counter_reg[7]_0[4]
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  aud_pwm_mod_MAP/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    aud_pwm_mod_MAP/counter_reg[4]_i_1_n_7
    SLICE_X53Y77         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.821     1.986    aud_pwm_mod_MAP/clka
    SLICE_X53Y77         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[4]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.105     1.578    aud_pwm_mod_MAP/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_MAP/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_MAP/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.564     1.483    clkdiv_MAP/clka
    SLICE_X52Y96         FDCE                                         r  clkdiv_MAP/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clkdiv_MAP/q_reg[10]/Q
                         net (fo=1, routed)           0.121     1.746    clkdiv_MAP/q_reg_n_0_[10]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  clkdiv_MAP/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    clkdiv_MAP/q_reg[8]_i_1_n_5
    SLICE_X52Y96         FDCE                                         r  clkdiv_MAP/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.834     1.999    clkdiv_MAP/clka
    SLICE_X52Y96         FDCE                                         r  clkdiv_MAP/q_reg[10]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105     1.588    clkdiv_MAP/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_MAP/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_MAP/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.564     1.483    clkdiv_MAP/clka
    SLICE_X52Y95         FDCE                                         r  clkdiv_MAP/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clkdiv_MAP/q_reg[6]/Q
                         net (fo=1, routed)           0.121     1.746    clkdiv_MAP/q_reg_n_0_[6]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  clkdiv_MAP/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    clkdiv_MAP/q_reg[4]_i_1_n_5
    SLICE_X52Y95         FDCE                                         r  clkdiv_MAP/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.834     1.999    clkdiv_MAP/clka
    SLICE_X52Y95         FDCE                                         r  clkdiv_MAP/q_reg[6]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    clkdiv_MAP/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 aud_pwm_mod_MAP/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.554     1.473    aud_pwm_mod_MAP/clka
    SLICE_X53Y78         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  aud_pwm_mod_MAP/counter_reg[11]/Q
                         net (fo=4, routed)           0.130     1.745    aud_pwm_mod_MAP/counter_reg[11]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  aud_pwm_mod_MAP/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    aud_pwm_mod_MAP/counter_reg[8]_i_1_n_4
    SLICE_X53Y78         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.822     1.987    aud_pwm_mod_MAP/clka
    SLICE_X53Y78         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X53Y78         FDRE (Hold_fdre_C_D)         0.105     1.578    aud_pwm_mod_MAP/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 aud_pwm_mod_MAP/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.552     1.471    aud_pwm_mod_MAP/clka
    SLICE_X53Y76         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  aud_pwm_mod_MAP/counter_reg[3]/Q
                         net (fo=4, routed)           0.132     1.745    aud_pwm_mod_MAP/counter_reg[7]_0[3]
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  aud_pwm_mod_MAP/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.853    aud_pwm_mod_MAP/counter_reg[0]_i_2_n_4
    SLICE_X53Y76         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.819     1.984    aud_pwm_mod_MAP/clka
    SLICE_X53Y76         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[3]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X53Y76         FDRE (Hold_fdre_C_D)         0.105     1.576    aud_pwm_mod_MAP/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 aud_pwm_mod_MAP/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.256ns (66.798%)  route 0.127ns (33.202%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.554     1.473    aud_pwm_mod_MAP/clka
    SLICE_X53Y78         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  aud_pwm_mod_MAP/counter_reg[8]/Q
                         net (fo=4, routed)           0.127     1.742    aud_pwm_mod_MAP/counter_reg[8]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.857 r  aud_pwm_mod_MAP/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.857    aud_pwm_mod_MAP/counter_reg[8]_i_1_n_7
    SLICE_X53Y78         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.822     1.987    aud_pwm_mod_MAP/clka
    SLICE_X53Y78         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[8]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X53Y78         FDRE (Hold_fdre_C_D)         0.105     1.578    aud_pwm_mod_MAP/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 aud_pwm_mod_MAP/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.406%)  route 0.130ns (33.594%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.555     1.474    aud_pwm_mod_MAP/clka
    SLICE_X53Y79         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  aud_pwm_mod_MAP/counter_reg[12]/Q
                         net (fo=4, routed)           0.130     1.745    aud_pwm_mod_MAP/counter_reg[12]
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.860 r  aud_pwm_mod_MAP/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.860    aud_pwm_mod_MAP/counter_reg[12]_i_1_n_7
    SLICE_X53Y79         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.823     1.988    aud_pwm_mod_MAP/clka
    SLICE_X53Y79         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[12]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X53Y79         FDRE (Hold_fdre_C_D)         0.105     1.579    aud_pwm_mod_MAP/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 aud_pwm_mod_MAP/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.344%)  route 0.134ns (34.656%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.554     1.473    aud_pwm_mod_MAP/clka
    SLICE_X53Y78         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  aud_pwm_mod_MAP/counter_reg[10]/Q
                         net (fo=4, routed)           0.134     1.748    aud_pwm_mod_MAP/counter_reg[10]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  aud_pwm_mod_MAP/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    aud_pwm_mod_MAP/counter_reg[8]_i_1_n_5
    SLICE_X53Y78         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.822     1.987    aud_pwm_mod_MAP/clka
    SLICE_X53Y78         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[10]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X53Y78         FDRE (Hold_fdre_C_D)         0.105     1.578    aud_pwm_mod_MAP/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 aud_pwm_mod_MAP/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.552     1.471    aud_pwm_mod_MAP/clka
    SLICE_X53Y76         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  aud_pwm_mod_MAP/counter_reg[2]/Q
                         net (fo=4, routed)           0.134     1.746    aud_pwm_mod_MAP/counter_reg[7]_0[2]
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  aud_pwm_mod_MAP/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.857    aud_pwm_mod_MAP/counter_reg[0]_i_2_n_5
    SLICE_X53Y76         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.819     1.984    aud_pwm_mod_MAP/clka
    SLICE_X53Y76         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[2]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X53Y76         FDRE (Hold_fdre_C_D)         0.105     1.576    aud_pwm_mod_MAP/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 aud_pwm_mod_MAP/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.249ns (63.795%)  route 0.141ns (36.205%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.554     1.473    aud_pwm_mod_MAP/clka
    SLICE_X53Y77         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  aud_pwm_mod_MAP/counter_reg[7]/Q
                         net (fo=4, routed)           0.141     1.756    aud_pwm_mod_MAP/counter_reg[7]_0[7]
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  aud_pwm_mod_MAP/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    aud_pwm_mod_MAP/counter_reg[4]_i_1_n_4
    SLICE_X53Y77         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.821     1.986    aud_pwm_mod_MAP/clka
    SLICE_X53Y77         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[7]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.105     1.578    aud_pwm_mod_MAP/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y10  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y10  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y24  audio_rom1_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y24  audio_rom1_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y11  audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y11  audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y25  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y25  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y76  aud_pwm_mod_MAP/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y76  aud_pwm_mod_MAP/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y76  aud_pwm_mod_MAP/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y76  aud_pwm_mod_MAP/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y76  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y76  audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y31  audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y31  audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y31  audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y31  audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y69  HEX2PWM_reg_MAP/q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y69  HEX2PWM_reg_MAP/q_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y69  HEX2PWM_reg_MAP/q_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y73  HEX2PWM_reg_MAP/q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y69  HEX2PWM_reg_MAP/q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y73  HEX2PWM_reg_MAP/q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y69  HEX2PWM_reg_MAP/q_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y73  HEX2PWM_reg_MAP/q_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y69  HEX2PWM_reg_MAP/q_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y73  HEX2PWM_reg_MAP/q_reg[6]/C



