{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.472359",
   "Default View_TopLeft":"-142,-125",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port port-id_clk_dac0 -pg 1 -lvl 0 -x 0 -y 1240 -defaultsOSRD
preplace port port-id_ADC_Valid_In -pg 1 -lvl 0 -x 0 -y 1210 -defaultsOSRD
preplace port port-id_DAC_Valid_Out -pg 1 -lvl 8 -x 2960 -y 710 -defaultsOSRD
preplace port port-id_axis_clk -pg 1 -lvl 8 -x 2960 -y 950 -defaultsOSRD
preplace portBus ADC_IN -pg 1 -lvl 0 -x 0 -y 1180 -defaultsOSRD
preplace portBus axis_reset -pg 1 -lvl 8 -x 2960 -y 1090 -defaultsOSRD
preplace portBus DAC_OUT -pg 1 -lvl 8 -x 2960 -y 680 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 4 -x 1380 -y 590 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 910 -y 120 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 3 -x 910 -y 340 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 5 -x 1870 -y 710 -defaultsOSRD
preplace inst axi_dmac_0 -pg 1 -lvl 2 -x 560 -y 720 -defaultsOSRD
preplace inst QPSK_0 -pg 1 -lvl 6 -x 2340 -y 530 -defaultsOSRD
preplace inst axi_dmac_1 -pg 1 -lvl 2 -x 560 -y 480 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 200 -y 1090 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 4 -x 1380 -y 1020 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 6 -x 2340 -y 1230 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 910 -y 1050 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 560 -y 1040 -defaultsOSRD
preplace inst proc_sys_reset_2 -pg 1 -lvl 7 -x 2760 -y 1050 -defaultsOSRD
preplace inst ADC_Demuxer_0 -pg 1 -lvl 5 -x 1870 -y 1070 -defaultsOSRD
preplace inst DAC_Muxer_0 -pg 1 -lvl 7 -x 2760 -y 690 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 3 -x 910 -y 600 -defaultsOSRD
preplace inst system_ila_1 -pg 1 -lvl 6 -x 2340 -y 830 -defaultsOSRD
preplace netloc ADC_Demuxer_0_IQ_Valid_Out 1 5 1 2090 570n
preplace netloc ADC_Demuxer_0_I_Out 1 5 1 2030 530n
preplace netloc ADC_Demuxer_0_Q_Out 1 5 1 2040 550n
preplace netloc ARESETN_1 1 1 4 390 590 760 730 NJ 730 1710
preplace netloc DAC_Muxer_0_DAC 1 7 1 NJ 680
preplace netloc DAC_Muxer_0_ValidOut 1 7 1 2930J 700n
preplace netloc IQ_In_0_1 1 0 5 20J 1190 NJ 1190 NJ 1190 1090J 1160 1710J
preplace netloc IQ_Valid_In_0_1 1 0 5 20J 1200 NJ 1200 NJ 1200 NJ 1200 1720J
preplace netloc M00_ARESETN_1 1 4 4 1730 1160 NJ 1160 NJ 1160 2930
preplace netloc QPSK_0_Tile0_DAC_Ch0_I_TData 1 5 2 2130 990 2570
preplace netloc QPSK_0_Tile0_DAC_Ch0_Q_TData 1 5 2 2110 1000 2550
preplace netloc QPSK_0_Tile0_DAC_Ch0_TValid 1 5 2 2120 670 2560
preplace netloc axi_dmac_0_irq 1 2 1 700 720n
preplace netloc axi_dmac_1_irq 1 2 2 720J 710 1070
preplace netloc clk_in1_0_1 1 0 6 NJ 1240 NJ 1240 NJ 1240 NJ 1240 NJ 1240 NJ
preplace netloc clk_wiz_0_clk_out2 1 1 7 400 840 NJ 840 NJ 840 1720 910 2080 1010 2580 950 NJ
preplace netloc clk_wiz_0_locked 1 6 1 2590 1090n
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 6 410 1180 NJ 1180 1050J 1140 1700J 990 2010J 1030 NJ
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 4 1 1690 610n
preplace netloc proc_sys_reset_2_peripheral_aresetn 1 5 3 2100 1150 NJ 1150 2940
preplace netloc xlconcat_0_dout 1 3 1 1050 630n
preplace netloc xlconstant_0_dout 1 2 1 770 1040n
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 5 30 740 380 350 750 720 1090 440 1680
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 6 30 1210 NJ 1210 NJ 1210 1070 1150 1670 1150 2010J
preplace netloc QPSK_0_AXI4_Stream_DMA_Master 1 1 6 410 370 720J 460 NJ 460 NJ 460 2060 390 2550
preplace netloc axi_dmac_0_m_dest_axi 1 2 1 710 60n
preplace netloc axi_dmac_1_m_axis 1 2 4 NJ 470 NJ 470 NJ 470 2050
preplace netloc axi_dmac_1_m_src_axi 1 2 1 770 280n
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 1080 120n
preplace netloc axi_interconnect_1_M00_AXI 1 3 1 1070 340n
preplace netloc axi_interconnect_2_M00_AXI 1 5 1 2070 450n
preplace netloc axi_interconnect_2_M01_AXI 1 1 5 390 360 740 480 1060J 450 NJ 450 2010
preplace netloc axi_interconnect_2_M02_AXI 1 1 5 420 600 730 490 1050J 430 NJ 430 2020
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 4 1 N 570
levelinfo -pg 1 0 200 560 910 1380 1870 2340 2760 2960
pagesize -pg 1 -db -bbox -sgen -150 0 3120 1310
"
}
0
