// Seed: 1875982943
module module_0;
  assign id_1 = 1;
  assign module_1.id_2 = 0;
  tri0 id_4 = id_2;
  module_3 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_4,
      id_4
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  uwire id_1;
  id_2(
      .id_0(~id_1), .id_1(id_1)
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(*) release id_4;
endmodule
