NewProject(test.ise)

SetProperty(Device Family, spartan3e)

SetProperty(Device,xc3s1600e)

SetProperty(Package,fg320, project)

SetProperty(Speed Grade, -4, project)

SetProperty(Synthesis Tool, XST (VHDL/Verilog), project)

SetProperty(Simulator, ISE Simulator (VHDL/Verilog), project)

AddSource(../rtl/mig_23_parameters_0.vhd)
AddSource(../rtl/mig_23.vhd)
AddSource(../rtl/mig_23_cal_ctl.vhd)
AddSource(../rtl/mig_23_cal_top.vhd)
AddSource(../rtl/mig_23_controller_0.vhd)
AddSource(../rtl/mig_23_controller_iobs_0.vhd)
AddSource(../rtl/mig_23_data_path_0.vhd)
AddSource(../rtl/mig_23_data_path_iobs_0.vhd)
AddSource(../rtl/mig_23_data_read_0.vhd)
AddSource(../rtl/mig_23_data_read_controller_0.vhd)
AddSource(../rtl/mig_23_data_write_0.vhd)
AddSource(../rtl/mig_23_dqs_delay_0.vhd)
AddSource(../rtl/mig_23_fifo_0_wr_en_0.vhd)
AddSource(../rtl/mig_23_fifo_1_wr_en_0.vhd)
AddSource(../rtl/mig_23_infrastructure.vhd)
AddSource(../rtl/mig_23_infrastructure_iobs_0.vhd)
AddSource(../rtl/mig_23_infrastructure_top0.vhd)
AddSource(../rtl/mig_23_iobs_0.vhd)
AddSource(../rtl/mig_23_ram8d_0.vhd)
AddSource(../rtl/mig_23_rd_gray_cntr.vhd)
AddSource(../rtl/mig_23_s3_dm_iob.vhd)
AddSource(../rtl/mig_23_s3_dq_iob.vhd)
AddSource(../rtl/mig_23_s3_dqs_iob.vhd)
AddSource(../rtl/mig_23_tap_dly.vhd)
AddSource(../rtl/mig_23_top_0.vhd)
AddSource(../rtl/mig_23_wr_gray_cntr.vhd)

AddSource(mig_23.ucf,mig_23-arc_mem_interface_top)

SetProperty(FSM Encoding Algorithm,Auto,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Safe Implementation,No,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(FSM Style,LUT,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(RAM Extraction,True,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(RAM Style,Auto,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(ROM Extraction,True,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(ROM Style,Auto,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Mux Extraction,Yes,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Mux Style,Auto,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Decoder Extraction,True,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Priority Encoder Extraction,Yes,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Shift Register Extraction,True,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Logical Shifter Extraction,True,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(XOR Collapsing,True,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Resource Sharing,True,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Asynchronous To Synchronous,False,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Register Balancing,No,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Add I/O Buffers,True,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Max Fanout,500,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Number of Clock Buffers,8,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Register Duplication,True,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Slice Packing,True,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Optimize Instantiated Primitives,False,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Use Clock Enable,Yes,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Use Synchronous Set,Yes,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Use Synchronous Reset,Yes,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Pack I/O Registers into IOBs,Auto,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Equivalent Register Removal,True,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Optimization Goal,Speed,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Optimization Effort,Normal,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Library Search Order,../synth/mig_23.lso,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Keep Hierarchy,Soft,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Netlist Hierarchy,As Optimized,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Generate RTL Schematic,Yes,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Global Optimization Goal,AllClockNets,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Read Cores,True,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Write Timing Constraints,False,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Cross Clock Analysis,False,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Hierarchy Separator,/,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Bus Delimiter,<>,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Case,Maintain,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Slice Utilization Ratio,100,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(BRAM Utilization Ratio,100,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Verilog 2001,True,mig_23-arc_mem_interface_top,Synthesize - XST, 4)
SetProperty(Automatic BRAM Packing,False,mig_23-arc_mem_interface_top,Synthesize - XST, 4)

SetProperty(Optimization Strategy (Cover Mode),Speed,mig_23-arc_mem_interface_top,Map, 4)
SetProperty(Pack I/O Registers/Latches into IOBs,Off,mig_23-arc_mem_interface_top,Map, 4)
SetProperty(Map to Input Functions,4,mig_23-arc_mem_interface_top,Map, 4)

SetProperty(Place & Route Effort Level (Overall),Standard,mig_23-arc_mem_interface_top,Place & Route, 4)
SetProperty(Starting Placer Cost Table (1-100),1,mig_23-arc_mem_interface_top,Place & Route, 4)
SetProperty(Generate Post-Place & Route Static Timing Report,True,mig_23-arc_mem_interface_top,Place & Route, 4)

SetProperty(Number of Paths in Error/Verbose Report,100,mig_23-arc_mem_interface_top,Generate Post-Map Static Timing, 4)

SetProperty(Enable Debugging of Serial Mode BitStream,False,mig_23-arc_mem_interface_top,Generate Programming File, 4)
SetProperty(Create Binary Configuration File,False,mig_23-arc_mem_interface_top,Generate Programming File, 4)
SetProperty(Enable Cyclic Redundancy Checking (CRC),True,mig_23-arc_mem_interface_top,Generate Programming File, 4)
SetProperty(Configuration Rate,6,mig_23-arc_mem_interface_top,Generate Programming File, 4)
SetProperty(Configuration Pin Program,Pull Up,mig_23-arc_mem_interface_top,Generate Programming File, 4)
SetProperty(Configuration Pin Done,Pull Up,mig_23-arc_mem_interface_top,Generate Programming File, 4)
SetProperty(JTAG Pin TCK,Pull Up,mig_23-arc_mem_interface_top,Generate Programming File, 4)
SetProperty(JTAG Pin TDI,Pull Up,mig_23-arc_mem_interface_top,Generate Programming File, 4)
SetProperty(JTAG Pin TDO,Pull Up,mig_23-arc_mem_interface_top,Generate Programming File, 4)
SetProperty(JTAG Pin TMS,Pull Up,mig_23-arc_mem_interface_top,Generate Programming File, 4)
SetProperty(Unused IOB Pins,Float,mig_23-arc_mem_interface_top,Generate Programming File, 4)
SetProperty(UserID Code (8 Digit Hexadecimal),0xFFFFFFFF,mig_23-arc_mem_interface_top,Generate Programming File, 4)
SetProperty(FPGA Start-Up Clock,CCLK,mig_23-arc_mem_interface_top,Generate Programming File, 4)
SetProperty(Done (Output Events),Default (4),mig_23-arc_mem_interface_top,Generate Programming File, 4)
SetProperty(Enable Outputs (Output Events),Default (5),mig_23-arc_mem_interface_top,Generate Programming File, 4)
SetProperty(Release Write Enable (Output Events),Default (6),mig_23-arc_mem_interface_top,Generate Programming File, 4)
SetProperty(Release DLL (Output Events),Default (NoWait),mig_23-arc_mem_interface_top,Generate Programming File, 4)
SetProperty(Enable Internal Done Pipe,False,mig_23-arc_mem_interface_top,Generate Programming File, 4)
SetProperty(Drive Done Pin High,False,mig_23-arc_mem_interface_top,Generate Programming File, 4)
SetProperty(Security,Enable Readback and Reconfiguration,mig_23-arc_mem_interface_top,Generate Programming File, 4)

CloseProject(test.ise)


