

================================================================
== Vitis HLS Report for 'correlator_Pipeline_ONE_CORRELATOR'
================================================================
* Date:           Wed Dec  1 09:39:02 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5065|     5065|  50.650 us|  50.650 us|  5065|  5065|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ONE_CORRELATOR  |     5063|     5063|       163|         29|          1|   170|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 29, depth = 163


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 163
* Pipeline : 1
  Pipeline-0 : II = 29, D = 163, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 166 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%mul_29_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mul_29"   --->   Operation 167 'read' 'mul_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%codebook_29_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_29_load"   --->   Operation 168 'read' 'codebook_29_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%codebook_28_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_28_load"   --->   Operation 169 'read' 'codebook_28_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%codebook_27_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_27_load"   --->   Operation 170 'read' 'codebook_27_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%codebook_26_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_26_load"   --->   Operation 171 'read' 'codebook_26_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%codebook_25_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_25_load"   --->   Operation 172 'read' 'codebook_25_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%codebook_24_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_24_load"   --->   Operation 173 'read' 'codebook_24_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%codebook_23_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_23_load"   --->   Operation 174 'read' 'codebook_23_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%codebook_22_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_22_load"   --->   Operation 175 'read' 'codebook_22_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%codebook_21_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_21_load"   --->   Operation 176 'read' 'codebook_21_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%codebook_20_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_20_load"   --->   Operation 177 'read' 'codebook_20_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%codebook_19_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_19_load"   --->   Operation 178 'read' 'codebook_19_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%codebook_18_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_18_load"   --->   Operation 179 'read' 'codebook_18_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%codebook_17_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_17_load"   --->   Operation 180 'read' 'codebook_17_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%codebook_16_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_16_load"   --->   Operation 181 'read' 'codebook_16_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%codebook_15_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_15_load"   --->   Operation 182 'read' 'codebook_15_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%codebook_14_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_14_load"   --->   Operation 183 'read' 'codebook_14_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%codebook_13_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_13_load"   --->   Operation 184 'read' 'codebook_13_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%codebook_12_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_12_load"   --->   Operation 185 'read' 'codebook_12_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%codebook_11_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_11_load"   --->   Operation 186 'read' 'codebook_11_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%codebook_10_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_10_load"   --->   Operation 187 'read' 'codebook_10_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%codebook_9_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_9_load"   --->   Operation 188 'read' 'codebook_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%codebook_8_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_8_load"   --->   Operation 189 'read' 'codebook_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%codebook_7_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_7_load"   --->   Operation 190 'read' 'codebook_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%codebook_6_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_6_load"   --->   Operation 191 'read' 'codebook_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%codebook_5_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_5_load"   --->   Operation 192 'read' 'codebook_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%codebook_4_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_4_load"   --->   Operation 193 'read' 'codebook_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%codebook_3_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_3_load"   --->   Operation 194 'read' 'codebook_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%codebook_2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_2_load"   --->   Operation 195 'read' 'codebook_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%codebook_1_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_1_load"   --->   Operation 196 'read' 'codebook_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%codebook_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_0_load"   --->   Operation 197 'read' 'codebook_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%bitcast_ln37_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln37"   --->   Operation 198 'read' 'bitcast_ln37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 199 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split"   --->   Operation 200 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%j_1 = load i8 %j" [correlator.cpp:30]   --->   Operation 201 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%temp_input_addr_1 = getelementptr i32 %temp_input, i64 0, i64 1" [correlator.cpp:35]   --->   Operation 202 'getelementptr' 'temp_input_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%temp_input_addr_30 = getelementptr i32 %temp_input, i64 0, i64 29" [correlator.cpp:35]   --->   Operation 203 'getelementptr' 'temp_input_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (1.55ns)   --->   "%icmp_ln30 = icmp_eq  i8 %j_1, i8 170" [correlator.cpp:30]   --->   Operation 204 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (1.91ns)   --->   "%add_ln30 = add i8 %j_1, i8 1" [correlator.cpp:30]   --->   Operation 205 'add' 'add_ln30' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %.split5, void %.exitStub" [correlator.cpp:30]   --->   Operation 206 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [2/2] (2.32ns)   --->   "%temp_input_load = load i5 %temp_input_addr_30" [correlator.cpp:35]   --->   Operation 207 'load' 'temp_input_load' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_1 : Operation 208 [2/2] (2.32ns)   --->   "%temp_input_load_28 = load i5 %temp_input_addr_1" [correlator.cpp:35]   --->   Operation 208 'load' 'temp_input_load_28' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_1 : Operation 209 [1/1] (1.58ns)   --->   "%store_ln30 = store i8 %add_ln30, i8 %j" [correlator.cpp:30]   --->   Operation 209 'store' 'store_ln30' <Predicate = (!icmp_ln30)> <Delay = 1.58>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split"   --->   Operation 210 'br' 'br_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%temp_input_addr_2 = getelementptr i32 %temp_input, i64 0, i64 2" [correlator.cpp:35]   --->   Operation 211 'getelementptr' 'temp_input_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%temp_input_addr_28 = getelementptr i32 %temp_input, i64 0, i64 28" [correlator.cpp:35]   --->   Operation 212 'getelementptr' 'temp_input_addr_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/2] (2.32ns)   --->   "%temp_input_load = load i5 %temp_input_addr_30" [correlator.cpp:35]   --->   Operation 213 'load' 'temp_input_load' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_2 : Operation 214 [2/2] (2.32ns)   --->   "%temp_input_load_1 = load i5 %temp_input_addr_28" [correlator.cpp:35]   --->   Operation 214 'load' 'temp_input_load_1' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_2 : Operation 215 [2/2] (2.32ns)   --->   "%temp_input_load_27 = load i5 %temp_input_addr_2" [correlator.cpp:35]   --->   Operation 215 'load' 'temp_input_load_27' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_2 : Operation 216 [1/2] (2.32ns)   --->   "%temp_input_load_28 = load i5 %temp_input_addr_1" [correlator.cpp:35]   --->   Operation 216 'load' 'temp_input_load_28' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_2 : Operation 217 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_28, i5 %temp_input_addr_2" [correlator.cpp:35]   --->   Operation 217 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%temp_input_addr_26 = getelementptr i32 %temp_input, i64 0, i64 26" [correlator.cpp:35]   --->   Operation 218 'getelementptr' 'temp_input_addr_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%temp_input_addr_27 = getelementptr i32 %temp_input, i64 0, i64 27" [correlator.cpp:35]   --->   Operation 219 'getelementptr' 'temp_input_addr_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/2] (2.32ns)   --->   "%temp_input_load_1 = load i5 %temp_input_addr_28" [correlator.cpp:35]   --->   Operation 220 'load' 'temp_input_load_1' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_3 : Operation 221 [2/2] (2.32ns)   --->   "%temp_input_load_2 = load i5 %temp_input_addr_27" [correlator.cpp:35]   --->   Operation 221 'load' 'temp_input_load_2' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_3 : Operation 222 [2/2] (2.32ns)   --->   "%temp_input_load_3 = load i5 %temp_input_addr_26" [correlator.cpp:35]   --->   Operation 222 'load' 'temp_input_load_3' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_3 : Operation 223 [1/2] (2.32ns)   --->   "%temp_input_load_27 = load i5 %temp_input_addr_2" [correlator.cpp:35]   --->   Operation 223 'load' 'temp_input_load_27' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_3 : Operation 224 [4/4] (5.70ns)   --->   "%mul = fmul i32 %temp_input_load, i32 %codebook_0_load_read" [correlator.cpp:43]   --->   Operation 224 'fmul' 'mul' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [4/4] (5.70ns)   --->   "%mul_27 = fmul i32 %temp_input_load_28, i32 %codebook_28_load_read" [correlator.cpp:43]   --->   Operation 225 'fmul' 'mul_27' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%temp_input_addr_24 = getelementptr i32 %temp_input, i64 0, i64 24" [correlator.cpp:35]   --->   Operation 226 'getelementptr' 'temp_input_addr_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%temp_input_addr_25 = getelementptr i32 %temp_input, i64 0, i64 25" [correlator.cpp:35]   --->   Operation 227 'getelementptr' 'temp_input_addr_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/2] (2.32ns)   --->   "%temp_input_load_2 = load i5 %temp_input_addr_27" [correlator.cpp:35]   --->   Operation 228 'load' 'temp_input_load_2' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_4 : Operation 229 [1/2] (2.32ns)   --->   "%temp_input_load_3 = load i5 %temp_input_addr_26" [correlator.cpp:35]   --->   Operation 229 'load' 'temp_input_load_3' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_4 : Operation 230 [2/2] (2.32ns)   --->   "%temp_input_load_4 = load i5 %temp_input_addr_25" [correlator.cpp:35]   --->   Operation 230 'load' 'temp_input_load_4' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_4 : Operation 231 [2/2] (2.32ns)   --->   "%temp_input_load_5 = load i5 %temp_input_addr_24" [correlator.cpp:35]   --->   Operation 231 'load' 'temp_input_load_5' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_4 : Operation 232 [3/4] (5.70ns)   --->   "%mul = fmul i32 %temp_input_load, i32 %codebook_0_load_read" [correlator.cpp:43]   --->   Operation 232 'fmul' 'mul' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [4/4] (5.70ns)   --->   "%mul_1 = fmul i32 %temp_input_load_1, i32 %codebook_1_load_read" [correlator.cpp:43]   --->   Operation 233 'fmul' 'mul_1' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [4/4] (5.70ns)   --->   "%mul_26 = fmul i32 %temp_input_load_27, i32 %codebook_27_load_read" [correlator.cpp:43]   --->   Operation 234 'fmul' 'mul_26' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [3/4] (5.70ns)   --->   "%mul_27 = fmul i32 %temp_input_load_28, i32 %codebook_28_load_read" [correlator.cpp:43]   --->   Operation 235 'fmul' 'mul_27' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%temp_input_addr_23 = getelementptr i32 %temp_input, i64 0, i64 23" [correlator.cpp:35]   --->   Operation 236 'getelementptr' 'temp_input_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_1, i5 %temp_input_addr_30" [correlator.cpp:35]   --->   Operation 237 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_5 : Operation 238 [1/2] (2.32ns)   --->   "%temp_input_load_4 = load i5 %temp_input_addr_25" [correlator.cpp:35]   --->   Operation 238 'load' 'temp_input_load_4' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_5 : Operation 239 [1/2] (2.32ns)   --->   "%temp_input_load_5 = load i5 %temp_input_addr_24" [correlator.cpp:35]   --->   Operation 239 'load' 'temp_input_load_5' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_5 : Operation 240 [2/2] (2.32ns)   --->   "%temp_input_load_6 = load i5 %temp_input_addr_23" [correlator.cpp:35]   --->   Operation 240 'load' 'temp_input_load_6' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_5 : Operation 241 [2/4] (5.70ns)   --->   "%mul = fmul i32 %temp_input_load, i32 %codebook_0_load_read" [correlator.cpp:43]   --->   Operation 241 'fmul' 'mul' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [3/4] (5.70ns)   --->   "%mul_1 = fmul i32 %temp_input_load_1, i32 %codebook_1_load_read" [correlator.cpp:43]   --->   Operation 242 'fmul' 'mul_1' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [4/4] (5.70ns)   --->   "%mul_2 = fmul i32 %temp_input_load_2, i32 %codebook_2_load_read" [correlator.cpp:43]   --->   Operation 243 'fmul' 'mul_2' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [4/4] (5.70ns)   --->   "%mul_3 = fmul i32 %temp_input_load_3, i32 %codebook_3_load_read" [correlator.cpp:43]   --->   Operation 244 'fmul' 'mul_3' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [3/4] (5.70ns)   --->   "%mul_26 = fmul i32 %temp_input_load_27, i32 %codebook_27_load_read" [correlator.cpp:43]   --->   Operation 245 'fmul' 'mul_26' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [2/4] (5.70ns)   --->   "%mul_27 = fmul i32 %temp_input_load_28, i32 %codebook_28_load_read" [correlator.cpp:43]   --->   Operation 246 'fmul' 'mul_27' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%temp_input_addr_22 = getelementptr i32 %temp_input, i64 0, i64 22" [correlator.cpp:35]   --->   Operation 247 'getelementptr' 'temp_input_addr_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_2, i5 %temp_input_addr_28" [correlator.cpp:35]   --->   Operation 248 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_6 : Operation 249 [1/2] (2.32ns)   --->   "%temp_input_load_6 = load i5 %temp_input_addr_23" [correlator.cpp:35]   --->   Operation 249 'load' 'temp_input_load_6' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_6 : Operation 250 [2/2] (2.32ns)   --->   "%temp_input_load_7 = load i5 %temp_input_addr_22" [correlator.cpp:35]   --->   Operation 250 'load' 'temp_input_load_7' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_6 : Operation 251 [1/4] (5.70ns)   --->   "%mul = fmul i32 %temp_input_load, i32 %codebook_0_load_read" [correlator.cpp:43]   --->   Operation 251 'fmul' 'mul' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [2/4] (5.70ns)   --->   "%mul_1 = fmul i32 %temp_input_load_1, i32 %codebook_1_load_read" [correlator.cpp:43]   --->   Operation 252 'fmul' 'mul_1' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [3/4] (5.70ns)   --->   "%mul_2 = fmul i32 %temp_input_load_2, i32 %codebook_2_load_read" [correlator.cpp:43]   --->   Operation 253 'fmul' 'mul_2' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [3/4] (5.70ns)   --->   "%mul_3 = fmul i32 %temp_input_load_3, i32 %codebook_3_load_read" [correlator.cpp:43]   --->   Operation 254 'fmul' 'mul_3' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 255 [4/4] (5.70ns)   --->   "%mul_4 = fmul i32 %temp_input_load_4, i32 %codebook_4_load_read" [correlator.cpp:43]   --->   Operation 255 'fmul' 'mul_4' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 256 [4/4] (5.70ns)   --->   "%mul_5 = fmul i32 %temp_input_load_5, i32 %codebook_5_load_read" [correlator.cpp:43]   --->   Operation 256 'fmul' 'mul_5' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [2/4] (5.70ns)   --->   "%mul_26 = fmul i32 %temp_input_load_27, i32 %codebook_27_load_read" [correlator.cpp:43]   --->   Operation 257 'fmul' 'mul_26' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/4] (5.70ns)   --->   "%mul_27 = fmul i32 %temp_input_load_28, i32 %codebook_28_load_read" [correlator.cpp:43]   --->   Operation 258 'fmul' 'mul_27' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%temp_input_addr_21 = getelementptr i32 %temp_input, i64 0, i64 21" [correlator.cpp:35]   --->   Operation 259 'getelementptr' 'temp_input_addr_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_3, i5 %temp_input_addr_27" [correlator.cpp:35]   --->   Operation 260 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_7 : Operation 261 [1/2] (2.32ns)   --->   "%temp_input_load_7 = load i5 %temp_input_addr_22" [correlator.cpp:35]   --->   Operation 261 'load' 'temp_input_load_7' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_7 : Operation 262 [2/2] (2.32ns)   --->   "%temp_input_load_8 = load i5 %temp_input_addr_21" [correlator.cpp:35]   --->   Operation 262 'load' 'temp_input_load_8' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_7 : Operation 263 [5/5] (7.25ns)   --->   "%acc_1 = fadd i32 %mul, i32 0" [correlator.cpp:43]   --->   Operation 263 'fadd' 'acc_1' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [1/4] (5.70ns)   --->   "%mul_1 = fmul i32 %temp_input_load_1, i32 %codebook_1_load_read" [correlator.cpp:43]   --->   Operation 264 'fmul' 'mul_1' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [2/4] (5.70ns)   --->   "%mul_2 = fmul i32 %temp_input_load_2, i32 %codebook_2_load_read" [correlator.cpp:43]   --->   Operation 265 'fmul' 'mul_2' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [2/4] (5.70ns)   --->   "%mul_3 = fmul i32 %temp_input_load_3, i32 %codebook_3_load_read" [correlator.cpp:43]   --->   Operation 266 'fmul' 'mul_3' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [3/4] (5.70ns)   --->   "%mul_4 = fmul i32 %temp_input_load_4, i32 %codebook_4_load_read" [correlator.cpp:43]   --->   Operation 267 'fmul' 'mul_4' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 268 [3/4] (5.70ns)   --->   "%mul_5 = fmul i32 %temp_input_load_5, i32 %codebook_5_load_read" [correlator.cpp:43]   --->   Operation 268 'fmul' 'mul_5' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 269 [4/4] (5.70ns)   --->   "%mul_6 = fmul i32 %temp_input_load_6, i32 %codebook_6_load_read" [correlator.cpp:43]   --->   Operation 269 'fmul' 'mul_6' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/4] (5.70ns)   --->   "%mul_26 = fmul i32 %temp_input_load_27, i32 %codebook_27_load_read" [correlator.cpp:43]   --->   Operation 270 'fmul' 'mul_26' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%temp_input_addr_20 = getelementptr i32 %temp_input, i64 0, i64 20" [correlator.cpp:35]   --->   Operation 271 'getelementptr' 'temp_input_addr_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_4, i5 %temp_input_addr_26" [correlator.cpp:35]   --->   Operation 272 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_8 : Operation 273 [1/2] (2.32ns)   --->   "%temp_input_load_8 = load i5 %temp_input_addr_21" [correlator.cpp:35]   --->   Operation 273 'load' 'temp_input_load_8' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_8 : Operation 274 [2/2] (2.32ns)   --->   "%temp_input_load_9 = load i5 %temp_input_addr_20" [correlator.cpp:35]   --->   Operation 274 'load' 'temp_input_load_9' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_8 : Operation 275 [4/5] (7.25ns)   --->   "%acc_1 = fadd i32 %mul, i32 0" [correlator.cpp:43]   --->   Operation 275 'fadd' 'acc_1' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 276 [1/4] (5.70ns)   --->   "%mul_2 = fmul i32 %temp_input_load_2, i32 %codebook_2_load_read" [correlator.cpp:43]   --->   Operation 276 'fmul' 'mul_2' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/4] (5.70ns)   --->   "%mul_3 = fmul i32 %temp_input_load_3, i32 %codebook_3_load_read" [correlator.cpp:43]   --->   Operation 277 'fmul' 'mul_3' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 278 [2/4] (5.70ns)   --->   "%mul_4 = fmul i32 %temp_input_load_4, i32 %codebook_4_load_read" [correlator.cpp:43]   --->   Operation 278 'fmul' 'mul_4' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [2/4] (5.70ns)   --->   "%mul_5 = fmul i32 %temp_input_load_5, i32 %codebook_5_load_read" [correlator.cpp:43]   --->   Operation 279 'fmul' 'mul_5' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 280 [3/4] (5.70ns)   --->   "%mul_6 = fmul i32 %temp_input_load_6, i32 %codebook_6_load_read" [correlator.cpp:43]   --->   Operation 280 'fmul' 'mul_6' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 281 [4/4] (5.70ns)   --->   "%mul_7 = fmul i32 %temp_input_load_7, i32 %codebook_7_load_read" [correlator.cpp:43]   --->   Operation 281 'fmul' 'mul_7' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%temp_input_addr_19 = getelementptr i32 %temp_input, i64 0, i64 19" [correlator.cpp:35]   --->   Operation 282 'getelementptr' 'temp_input_addr_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_5, i5 %temp_input_addr_25" [correlator.cpp:35]   --->   Operation 283 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_9 : Operation 284 [1/2] (2.32ns)   --->   "%temp_input_load_9 = load i5 %temp_input_addr_20" [correlator.cpp:35]   --->   Operation 284 'load' 'temp_input_load_9' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_9 : Operation 285 [2/2] (2.32ns)   --->   "%temp_input_load_10 = load i5 %temp_input_addr_19" [correlator.cpp:35]   --->   Operation 285 'load' 'temp_input_load_10' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_9 : Operation 286 [3/5] (7.25ns)   --->   "%acc_1 = fadd i32 %mul, i32 0" [correlator.cpp:43]   --->   Operation 286 'fadd' 'acc_1' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 287 [1/4] (5.70ns)   --->   "%mul_4 = fmul i32 %temp_input_load_4, i32 %codebook_4_load_read" [correlator.cpp:43]   --->   Operation 287 'fmul' 'mul_4' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 288 [1/4] (5.70ns)   --->   "%mul_5 = fmul i32 %temp_input_load_5, i32 %codebook_5_load_read" [correlator.cpp:43]   --->   Operation 288 'fmul' 'mul_5' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 289 [2/4] (5.70ns)   --->   "%mul_6 = fmul i32 %temp_input_load_6, i32 %codebook_6_load_read" [correlator.cpp:43]   --->   Operation 289 'fmul' 'mul_6' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 290 [3/4] (5.70ns)   --->   "%mul_7 = fmul i32 %temp_input_load_7, i32 %codebook_7_load_read" [correlator.cpp:43]   --->   Operation 290 'fmul' 'mul_7' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 291 [4/4] (5.70ns)   --->   "%mul_8 = fmul i32 %temp_input_load_8, i32 %codebook_8_load_read" [correlator.cpp:43]   --->   Operation 291 'fmul' 'mul_8' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "%temp_input_addr_18 = getelementptr i32 %temp_input, i64 0, i64 18" [correlator.cpp:35]   --->   Operation 292 'getelementptr' 'temp_input_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 293 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_6, i5 %temp_input_addr_24" [correlator.cpp:35]   --->   Operation 293 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_10 : Operation 294 [1/2] (2.32ns)   --->   "%temp_input_load_10 = load i5 %temp_input_addr_19" [correlator.cpp:35]   --->   Operation 294 'load' 'temp_input_load_10' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_10 : Operation 295 [2/2] (2.32ns)   --->   "%temp_input_load_11 = load i5 %temp_input_addr_18" [correlator.cpp:35]   --->   Operation 295 'load' 'temp_input_load_11' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_10 : Operation 296 [2/5] (7.25ns)   --->   "%acc_1 = fadd i32 %mul, i32 0" [correlator.cpp:43]   --->   Operation 296 'fadd' 'acc_1' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 297 [1/4] (5.70ns)   --->   "%mul_6 = fmul i32 %temp_input_load_6, i32 %codebook_6_load_read" [correlator.cpp:43]   --->   Operation 297 'fmul' 'mul_6' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 298 [2/4] (5.70ns)   --->   "%mul_7 = fmul i32 %temp_input_load_7, i32 %codebook_7_load_read" [correlator.cpp:43]   --->   Operation 298 'fmul' 'mul_7' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 299 [3/4] (5.70ns)   --->   "%mul_8 = fmul i32 %temp_input_load_8, i32 %codebook_8_load_read" [correlator.cpp:43]   --->   Operation 299 'fmul' 'mul_8' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 300 [4/4] (5.70ns)   --->   "%mul_9 = fmul i32 %temp_input_load_9, i32 %codebook_9_load_read" [correlator.cpp:43]   --->   Operation 300 'fmul' 'mul_9' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%temp_input_addr_17 = getelementptr i32 %temp_input, i64 0, i64 17" [correlator.cpp:35]   --->   Operation 301 'getelementptr' 'temp_input_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_7, i5 %temp_input_addr_23" [correlator.cpp:35]   --->   Operation 302 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_11 : Operation 303 [1/2] (2.32ns)   --->   "%temp_input_load_11 = load i5 %temp_input_addr_18" [correlator.cpp:35]   --->   Operation 303 'load' 'temp_input_load_11' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_11 : Operation 304 [2/2] (2.32ns)   --->   "%temp_input_load_12 = load i5 %temp_input_addr_17" [correlator.cpp:35]   --->   Operation 304 'load' 'temp_input_load_12' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_11 : Operation 305 [1/5] (7.25ns)   --->   "%acc_1 = fadd i32 %mul, i32 0" [correlator.cpp:43]   --->   Operation 305 'fadd' 'acc_1' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 306 [1/4] (5.70ns)   --->   "%mul_7 = fmul i32 %temp_input_load_7, i32 %codebook_7_load_read" [correlator.cpp:43]   --->   Operation 306 'fmul' 'mul_7' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [2/4] (5.70ns)   --->   "%mul_8 = fmul i32 %temp_input_load_8, i32 %codebook_8_load_read" [correlator.cpp:43]   --->   Operation 307 'fmul' 'mul_8' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 308 [3/4] (5.70ns)   --->   "%mul_9 = fmul i32 %temp_input_load_9, i32 %codebook_9_load_read" [correlator.cpp:43]   --->   Operation 308 'fmul' 'mul_9' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 309 [4/4] (5.70ns)   --->   "%mul_s = fmul i32 %temp_input_load_10, i32 %codebook_10_load_read" [correlator.cpp:43]   --->   Operation 309 'fmul' 'mul_s' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%temp_input_addr_16 = getelementptr i32 %temp_input, i64 0, i64 16" [correlator.cpp:35]   --->   Operation 310 'getelementptr' 'temp_input_addr_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_8, i5 %temp_input_addr_22" [correlator.cpp:35]   --->   Operation 311 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_12 : Operation 312 [1/2] (2.32ns)   --->   "%temp_input_load_12 = load i5 %temp_input_addr_17" [correlator.cpp:35]   --->   Operation 312 'load' 'temp_input_load_12' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_12 : Operation 313 [2/2] (2.32ns)   --->   "%temp_input_load_13 = load i5 %temp_input_addr_16" [correlator.cpp:35]   --->   Operation 313 'load' 'temp_input_load_13' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_12 : Operation 314 [5/5] (7.25ns)   --->   "%acc_1_1 = fadd i32 %acc_1, i32 %mul_1" [correlator.cpp:43]   --->   Operation 314 'fadd' 'acc_1_1' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 315 [1/4] (5.70ns)   --->   "%mul_8 = fmul i32 %temp_input_load_8, i32 %codebook_8_load_read" [correlator.cpp:43]   --->   Operation 315 'fmul' 'mul_8' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [2/4] (5.70ns)   --->   "%mul_9 = fmul i32 %temp_input_load_9, i32 %codebook_9_load_read" [correlator.cpp:43]   --->   Operation 316 'fmul' 'mul_9' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [3/4] (5.70ns)   --->   "%mul_s = fmul i32 %temp_input_load_10, i32 %codebook_10_load_read" [correlator.cpp:43]   --->   Operation 317 'fmul' 'mul_s' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 318 [4/4] (5.70ns)   --->   "%mul_10 = fmul i32 %temp_input_load_11, i32 %codebook_11_load_read" [correlator.cpp:43]   --->   Operation 318 'fmul' 'mul_10' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%temp_input_addr_15 = getelementptr i32 %temp_input, i64 0, i64 15" [correlator.cpp:35]   --->   Operation 319 'getelementptr' 'temp_input_addr_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_9, i5 %temp_input_addr_21" [correlator.cpp:35]   --->   Operation 320 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_13 : Operation 321 [1/2] (2.32ns)   --->   "%temp_input_load_13 = load i5 %temp_input_addr_16" [correlator.cpp:35]   --->   Operation 321 'load' 'temp_input_load_13' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_13 : Operation 322 [2/2] (2.32ns)   --->   "%temp_input_load_14 = load i5 %temp_input_addr_15" [correlator.cpp:35]   --->   Operation 322 'load' 'temp_input_load_14' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_13 : Operation 323 [4/5] (7.25ns)   --->   "%acc_1_1 = fadd i32 %acc_1, i32 %mul_1" [correlator.cpp:43]   --->   Operation 323 'fadd' 'acc_1_1' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 324 [1/4] (5.70ns)   --->   "%mul_9 = fmul i32 %temp_input_load_9, i32 %codebook_9_load_read" [correlator.cpp:43]   --->   Operation 324 'fmul' 'mul_9' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 325 [2/4] (5.70ns)   --->   "%mul_s = fmul i32 %temp_input_load_10, i32 %codebook_10_load_read" [correlator.cpp:43]   --->   Operation 325 'fmul' 'mul_s' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 326 [3/4] (5.70ns)   --->   "%mul_10 = fmul i32 %temp_input_load_11, i32 %codebook_11_load_read" [correlator.cpp:43]   --->   Operation 326 'fmul' 'mul_10' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 327 [4/4] (5.70ns)   --->   "%mul_11 = fmul i32 %temp_input_load_12, i32 %codebook_12_load_read" [correlator.cpp:43]   --->   Operation 327 'fmul' 'mul_11' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 328 [1/1] (0.00ns)   --->   "%temp_input_addr_14 = getelementptr i32 %temp_input, i64 0, i64 14" [correlator.cpp:35]   --->   Operation 328 'getelementptr' 'temp_input_addr_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 329 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_10, i5 %temp_input_addr_20" [correlator.cpp:35]   --->   Operation 329 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_14 : Operation 330 [1/2] (2.32ns)   --->   "%temp_input_load_14 = load i5 %temp_input_addr_15" [correlator.cpp:35]   --->   Operation 330 'load' 'temp_input_load_14' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_14 : Operation 331 [2/2] (2.32ns)   --->   "%temp_input_load_15 = load i5 %temp_input_addr_14" [correlator.cpp:35]   --->   Operation 331 'load' 'temp_input_load_15' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_14 : Operation 332 [3/5] (7.25ns)   --->   "%acc_1_1 = fadd i32 %acc_1, i32 %mul_1" [correlator.cpp:43]   --->   Operation 332 'fadd' 'acc_1_1' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 333 [1/4] (5.70ns)   --->   "%mul_s = fmul i32 %temp_input_load_10, i32 %codebook_10_load_read" [correlator.cpp:43]   --->   Operation 333 'fmul' 'mul_s' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 334 [2/4] (5.70ns)   --->   "%mul_10 = fmul i32 %temp_input_load_11, i32 %codebook_11_load_read" [correlator.cpp:43]   --->   Operation 334 'fmul' 'mul_10' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 335 [3/4] (5.70ns)   --->   "%mul_11 = fmul i32 %temp_input_load_12, i32 %codebook_12_load_read" [correlator.cpp:43]   --->   Operation 335 'fmul' 'mul_11' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 336 [4/4] (5.70ns)   --->   "%mul_12 = fmul i32 %temp_input_load_13, i32 %codebook_13_load_read" [correlator.cpp:43]   --->   Operation 336 'fmul' 'mul_12' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 337 [1/1] (0.00ns)   --->   "%temp_input_addr_13 = getelementptr i32 %temp_input, i64 0, i64 13" [correlator.cpp:35]   --->   Operation 337 'getelementptr' 'temp_input_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 338 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_11, i5 %temp_input_addr_19" [correlator.cpp:35]   --->   Operation 338 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_15 : Operation 339 [1/2] (2.32ns)   --->   "%temp_input_load_15 = load i5 %temp_input_addr_14" [correlator.cpp:35]   --->   Operation 339 'load' 'temp_input_load_15' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_15 : Operation 340 [2/2] (2.32ns)   --->   "%temp_input_load_16 = load i5 %temp_input_addr_13" [correlator.cpp:35]   --->   Operation 340 'load' 'temp_input_load_16' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_15 : Operation 341 [2/5] (7.25ns)   --->   "%acc_1_1 = fadd i32 %acc_1, i32 %mul_1" [correlator.cpp:43]   --->   Operation 341 'fadd' 'acc_1_1' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 342 [1/4] (5.70ns)   --->   "%mul_10 = fmul i32 %temp_input_load_11, i32 %codebook_11_load_read" [correlator.cpp:43]   --->   Operation 342 'fmul' 'mul_10' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 343 [2/4] (5.70ns)   --->   "%mul_11 = fmul i32 %temp_input_load_12, i32 %codebook_12_load_read" [correlator.cpp:43]   --->   Operation 343 'fmul' 'mul_11' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 344 [3/4] (5.70ns)   --->   "%mul_12 = fmul i32 %temp_input_load_13, i32 %codebook_13_load_read" [correlator.cpp:43]   --->   Operation 344 'fmul' 'mul_12' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 345 [4/4] (5.70ns)   --->   "%mul_13 = fmul i32 %temp_input_load_14, i32 %codebook_14_load_read" [correlator.cpp:43]   --->   Operation 345 'fmul' 'mul_13' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 346 [1/1] (0.00ns)   --->   "%temp_input_addr_12 = getelementptr i32 %temp_input, i64 0, i64 12" [correlator.cpp:35]   --->   Operation 346 'getelementptr' 'temp_input_addr_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 347 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_12, i5 %temp_input_addr_18" [correlator.cpp:35]   --->   Operation 347 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_16 : Operation 348 [1/2] (2.32ns)   --->   "%temp_input_load_16 = load i5 %temp_input_addr_13" [correlator.cpp:35]   --->   Operation 348 'load' 'temp_input_load_16' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_16 : Operation 349 [2/2] (2.32ns)   --->   "%temp_input_load_17 = load i5 %temp_input_addr_12" [correlator.cpp:35]   --->   Operation 349 'load' 'temp_input_load_17' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_16 : Operation 350 [1/5] (7.25ns)   --->   "%acc_1_1 = fadd i32 %acc_1, i32 %mul_1" [correlator.cpp:43]   --->   Operation 350 'fadd' 'acc_1_1' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 351 [1/4] (5.70ns)   --->   "%mul_11 = fmul i32 %temp_input_load_12, i32 %codebook_12_load_read" [correlator.cpp:43]   --->   Operation 351 'fmul' 'mul_11' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 352 [2/4] (5.70ns)   --->   "%mul_12 = fmul i32 %temp_input_load_13, i32 %codebook_13_load_read" [correlator.cpp:43]   --->   Operation 352 'fmul' 'mul_12' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 353 [3/4] (5.70ns)   --->   "%mul_13 = fmul i32 %temp_input_load_14, i32 %codebook_14_load_read" [correlator.cpp:43]   --->   Operation 353 'fmul' 'mul_13' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 354 [4/4] (5.70ns)   --->   "%mul_14 = fmul i32 %temp_input_load_15, i32 %codebook_15_load_read" [correlator.cpp:43]   --->   Operation 354 'fmul' 'mul_14' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 355 [1/1] (0.00ns)   --->   "%temp_input_addr_11 = getelementptr i32 %temp_input, i64 0, i64 11" [correlator.cpp:35]   --->   Operation 355 'getelementptr' 'temp_input_addr_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 356 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_13, i5 %temp_input_addr_17" [correlator.cpp:35]   --->   Operation 356 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_17 : Operation 357 [1/2] (2.32ns)   --->   "%temp_input_load_17 = load i5 %temp_input_addr_12" [correlator.cpp:35]   --->   Operation 357 'load' 'temp_input_load_17' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_17 : Operation 358 [2/2] (2.32ns)   --->   "%temp_input_load_18 = load i5 %temp_input_addr_11" [correlator.cpp:35]   --->   Operation 358 'load' 'temp_input_load_18' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_17 : Operation 359 [5/5] (7.25ns)   --->   "%acc_1_2 = fadd i32 %acc_1_1, i32 %mul_2" [correlator.cpp:43]   --->   Operation 359 'fadd' 'acc_1_2' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 360 [1/4] (5.70ns)   --->   "%mul_12 = fmul i32 %temp_input_load_13, i32 %codebook_13_load_read" [correlator.cpp:43]   --->   Operation 360 'fmul' 'mul_12' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 361 [2/4] (5.70ns)   --->   "%mul_13 = fmul i32 %temp_input_load_14, i32 %codebook_14_load_read" [correlator.cpp:43]   --->   Operation 361 'fmul' 'mul_13' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 362 [3/4] (5.70ns)   --->   "%mul_14 = fmul i32 %temp_input_load_15, i32 %codebook_15_load_read" [correlator.cpp:43]   --->   Operation 362 'fmul' 'mul_14' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 363 [4/4] (5.70ns)   --->   "%mul_15 = fmul i32 %temp_input_load_16, i32 %codebook_16_load_read" [correlator.cpp:43]   --->   Operation 363 'fmul' 'mul_15' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 364 [1/1] (0.00ns)   --->   "%temp_input_addr_10 = getelementptr i32 %temp_input, i64 0, i64 10" [correlator.cpp:35]   --->   Operation 364 'getelementptr' 'temp_input_addr_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 365 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_14, i5 %temp_input_addr_16" [correlator.cpp:35]   --->   Operation 365 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_18 : Operation 366 [1/2] (2.32ns)   --->   "%temp_input_load_18 = load i5 %temp_input_addr_11" [correlator.cpp:35]   --->   Operation 366 'load' 'temp_input_load_18' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_18 : Operation 367 [2/2] (2.32ns)   --->   "%temp_input_load_19 = load i5 %temp_input_addr_10" [correlator.cpp:35]   --->   Operation 367 'load' 'temp_input_load_19' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_18 : Operation 368 [4/5] (7.25ns)   --->   "%acc_1_2 = fadd i32 %acc_1_1, i32 %mul_2" [correlator.cpp:43]   --->   Operation 368 'fadd' 'acc_1_2' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 369 [1/4] (5.70ns)   --->   "%mul_13 = fmul i32 %temp_input_load_14, i32 %codebook_14_load_read" [correlator.cpp:43]   --->   Operation 369 'fmul' 'mul_13' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 370 [2/4] (5.70ns)   --->   "%mul_14 = fmul i32 %temp_input_load_15, i32 %codebook_15_load_read" [correlator.cpp:43]   --->   Operation 370 'fmul' 'mul_14' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 371 [3/4] (5.70ns)   --->   "%mul_15 = fmul i32 %temp_input_load_16, i32 %codebook_16_load_read" [correlator.cpp:43]   --->   Operation 371 'fmul' 'mul_15' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 372 [4/4] (5.70ns)   --->   "%mul_16 = fmul i32 %temp_input_load_17, i32 %codebook_17_load_read" [correlator.cpp:43]   --->   Operation 372 'fmul' 'mul_16' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 373 [1/1] (0.00ns)   --->   "%temp_input_addr_9 = getelementptr i32 %temp_input, i64 0, i64 9" [correlator.cpp:35]   --->   Operation 373 'getelementptr' 'temp_input_addr_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 374 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_15, i5 %temp_input_addr_15" [correlator.cpp:35]   --->   Operation 374 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_19 : Operation 375 [1/2] (2.32ns)   --->   "%temp_input_load_19 = load i5 %temp_input_addr_10" [correlator.cpp:35]   --->   Operation 375 'load' 'temp_input_load_19' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_19 : Operation 376 [2/2] (2.32ns)   --->   "%temp_input_load_20 = load i5 %temp_input_addr_9" [correlator.cpp:35]   --->   Operation 376 'load' 'temp_input_load_20' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_19 : Operation 377 [3/5] (7.25ns)   --->   "%acc_1_2 = fadd i32 %acc_1_1, i32 %mul_2" [correlator.cpp:43]   --->   Operation 377 'fadd' 'acc_1_2' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 378 [1/4] (5.70ns)   --->   "%mul_14 = fmul i32 %temp_input_load_15, i32 %codebook_15_load_read" [correlator.cpp:43]   --->   Operation 378 'fmul' 'mul_14' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 379 [2/4] (5.70ns)   --->   "%mul_15 = fmul i32 %temp_input_load_16, i32 %codebook_16_load_read" [correlator.cpp:43]   --->   Operation 379 'fmul' 'mul_15' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 380 [3/4] (5.70ns)   --->   "%mul_16 = fmul i32 %temp_input_load_17, i32 %codebook_17_load_read" [correlator.cpp:43]   --->   Operation 380 'fmul' 'mul_16' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 381 [4/4] (5.70ns)   --->   "%mul_17 = fmul i32 %temp_input_load_18, i32 %codebook_18_load_read" [correlator.cpp:43]   --->   Operation 381 'fmul' 'mul_17' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 382 [1/1] (0.00ns)   --->   "%temp_input_addr_8 = getelementptr i32 %temp_input, i64 0, i64 8" [correlator.cpp:35]   --->   Operation 382 'getelementptr' 'temp_input_addr_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 383 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_16, i5 %temp_input_addr_14" [correlator.cpp:35]   --->   Operation 383 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_20 : Operation 384 [1/2] (2.32ns)   --->   "%temp_input_load_20 = load i5 %temp_input_addr_9" [correlator.cpp:35]   --->   Operation 384 'load' 'temp_input_load_20' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_20 : Operation 385 [2/2] (2.32ns)   --->   "%temp_input_load_21 = load i5 %temp_input_addr_8" [correlator.cpp:35]   --->   Operation 385 'load' 'temp_input_load_21' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_20 : Operation 386 [2/5] (7.25ns)   --->   "%acc_1_2 = fadd i32 %acc_1_1, i32 %mul_2" [correlator.cpp:43]   --->   Operation 386 'fadd' 'acc_1_2' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 387 [1/4] (5.70ns)   --->   "%mul_15 = fmul i32 %temp_input_load_16, i32 %codebook_16_load_read" [correlator.cpp:43]   --->   Operation 387 'fmul' 'mul_15' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 388 [2/4] (5.70ns)   --->   "%mul_16 = fmul i32 %temp_input_load_17, i32 %codebook_17_load_read" [correlator.cpp:43]   --->   Operation 388 'fmul' 'mul_16' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 389 [3/4] (5.70ns)   --->   "%mul_17 = fmul i32 %temp_input_load_18, i32 %codebook_18_load_read" [correlator.cpp:43]   --->   Operation 389 'fmul' 'mul_17' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 390 [4/4] (5.70ns)   --->   "%mul_18 = fmul i32 %temp_input_load_19, i32 %codebook_19_load_read" [correlator.cpp:43]   --->   Operation 390 'fmul' 'mul_18' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 391 [1/1] (0.00ns)   --->   "%temp_input_addr_7 = getelementptr i32 %temp_input, i64 0, i64 7" [correlator.cpp:35]   --->   Operation 391 'getelementptr' 'temp_input_addr_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 392 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_17, i5 %temp_input_addr_13" [correlator.cpp:35]   --->   Operation 392 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_21 : Operation 393 [1/2] (2.32ns)   --->   "%temp_input_load_21 = load i5 %temp_input_addr_8" [correlator.cpp:35]   --->   Operation 393 'load' 'temp_input_load_21' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_21 : Operation 394 [2/2] (2.32ns)   --->   "%temp_input_load_22 = load i5 %temp_input_addr_7" [correlator.cpp:35]   --->   Operation 394 'load' 'temp_input_load_22' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_21 : Operation 395 [1/5] (7.25ns)   --->   "%acc_1_2 = fadd i32 %acc_1_1, i32 %mul_2" [correlator.cpp:43]   --->   Operation 395 'fadd' 'acc_1_2' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 396 [1/4] (5.70ns)   --->   "%mul_16 = fmul i32 %temp_input_load_17, i32 %codebook_17_load_read" [correlator.cpp:43]   --->   Operation 396 'fmul' 'mul_16' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 397 [2/4] (5.70ns)   --->   "%mul_17 = fmul i32 %temp_input_load_18, i32 %codebook_18_load_read" [correlator.cpp:43]   --->   Operation 397 'fmul' 'mul_17' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 398 [3/4] (5.70ns)   --->   "%mul_18 = fmul i32 %temp_input_load_19, i32 %codebook_19_load_read" [correlator.cpp:43]   --->   Operation 398 'fmul' 'mul_18' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 399 [4/4] (5.70ns)   --->   "%mul_19 = fmul i32 %temp_input_load_20, i32 %codebook_20_load_read" [correlator.cpp:43]   --->   Operation 399 'fmul' 'mul_19' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 400 [1/1] (0.00ns)   --->   "%temp_input_addr_6 = getelementptr i32 %temp_input, i64 0, i64 6" [correlator.cpp:35]   --->   Operation 400 'getelementptr' 'temp_input_addr_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 401 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_18, i5 %temp_input_addr_12" [correlator.cpp:35]   --->   Operation 401 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_22 : Operation 402 [1/2] (2.32ns)   --->   "%temp_input_load_22 = load i5 %temp_input_addr_7" [correlator.cpp:35]   --->   Operation 402 'load' 'temp_input_load_22' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_22 : Operation 403 [2/2] (2.32ns)   --->   "%temp_input_load_23 = load i5 %temp_input_addr_6" [correlator.cpp:35]   --->   Operation 403 'load' 'temp_input_load_23' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_22 : Operation 404 [5/5] (7.25ns)   --->   "%acc_1_3 = fadd i32 %acc_1_2, i32 %mul_3" [correlator.cpp:43]   --->   Operation 404 'fadd' 'acc_1_3' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 405 [1/4] (5.70ns)   --->   "%mul_17 = fmul i32 %temp_input_load_18, i32 %codebook_18_load_read" [correlator.cpp:43]   --->   Operation 405 'fmul' 'mul_17' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 406 [2/4] (5.70ns)   --->   "%mul_18 = fmul i32 %temp_input_load_19, i32 %codebook_19_load_read" [correlator.cpp:43]   --->   Operation 406 'fmul' 'mul_18' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 407 [3/4] (5.70ns)   --->   "%mul_19 = fmul i32 %temp_input_load_20, i32 %codebook_20_load_read" [correlator.cpp:43]   --->   Operation 407 'fmul' 'mul_19' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 408 [4/4] (5.70ns)   --->   "%mul_20 = fmul i32 %temp_input_load_21, i32 %codebook_21_load_read" [correlator.cpp:43]   --->   Operation 408 'fmul' 'mul_20' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 409 [1/1] (0.00ns)   --->   "%temp_input_addr_5 = getelementptr i32 %temp_input, i64 0, i64 5" [correlator.cpp:35]   --->   Operation 409 'getelementptr' 'temp_input_addr_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 410 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_19, i5 %temp_input_addr_11" [correlator.cpp:35]   --->   Operation 410 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_23 : Operation 411 [1/2] (2.32ns)   --->   "%temp_input_load_23 = load i5 %temp_input_addr_6" [correlator.cpp:35]   --->   Operation 411 'load' 'temp_input_load_23' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_23 : Operation 412 [2/2] (2.32ns)   --->   "%temp_input_load_24 = load i5 %temp_input_addr_5" [correlator.cpp:35]   --->   Operation 412 'load' 'temp_input_load_24' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_23 : Operation 413 [4/5] (7.25ns)   --->   "%acc_1_3 = fadd i32 %acc_1_2, i32 %mul_3" [correlator.cpp:43]   --->   Operation 413 'fadd' 'acc_1_3' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 414 [1/4] (5.70ns)   --->   "%mul_18 = fmul i32 %temp_input_load_19, i32 %codebook_19_load_read" [correlator.cpp:43]   --->   Operation 414 'fmul' 'mul_18' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 415 [2/4] (5.70ns)   --->   "%mul_19 = fmul i32 %temp_input_load_20, i32 %codebook_20_load_read" [correlator.cpp:43]   --->   Operation 415 'fmul' 'mul_19' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 416 [3/4] (5.70ns)   --->   "%mul_20 = fmul i32 %temp_input_load_21, i32 %codebook_21_load_read" [correlator.cpp:43]   --->   Operation 416 'fmul' 'mul_20' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 417 [4/4] (5.70ns)   --->   "%mul_21 = fmul i32 %temp_input_load_22, i32 %codebook_22_load_read" [correlator.cpp:43]   --->   Operation 417 'fmul' 'mul_21' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 418 [1/1] (0.00ns)   --->   "%temp_input_addr_4 = getelementptr i32 %temp_input, i64 0, i64 4" [correlator.cpp:35]   --->   Operation 418 'getelementptr' 'temp_input_addr_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 419 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_20, i5 %temp_input_addr_10" [correlator.cpp:35]   --->   Operation 419 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_24 : Operation 420 [1/2] (2.32ns)   --->   "%temp_input_load_24 = load i5 %temp_input_addr_5" [correlator.cpp:35]   --->   Operation 420 'load' 'temp_input_load_24' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_24 : Operation 421 [2/2] (2.32ns)   --->   "%temp_input_load_25 = load i5 %temp_input_addr_4" [correlator.cpp:35]   --->   Operation 421 'load' 'temp_input_load_25' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_24 : Operation 422 [3/5] (7.25ns)   --->   "%acc_1_3 = fadd i32 %acc_1_2, i32 %mul_3" [correlator.cpp:43]   --->   Operation 422 'fadd' 'acc_1_3' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 423 [1/4] (5.70ns)   --->   "%mul_19 = fmul i32 %temp_input_load_20, i32 %codebook_20_load_read" [correlator.cpp:43]   --->   Operation 423 'fmul' 'mul_19' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 424 [2/4] (5.70ns)   --->   "%mul_20 = fmul i32 %temp_input_load_21, i32 %codebook_21_load_read" [correlator.cpp:43]   --->   Operation 424 'fmul' 'mul_20' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 425 [3/4] (5.70ns)   --->   "%mul_21 = fmul i32 %temp_input_load_22, i32 %codebook_22_load_read" [correlator.cpp:43]   --->   Operation 425 'fmul' 'mul_21' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 426 [4/4] (5.70ns)   --->   "%mul_22 = fmul i32 %temp_input_load_23, i32 %codebook_23_load_read" [correlator.cpp:43]   --->   Operation 426 'fmul' 'mul_22' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 427 [1/1] (0.00ns)   --->   "%temp_input_addr_3 = getelementptr i32 %temp_input, i64 0, i64 3" [correlator.cpp:35]   --->   Operation 427 'getelementptr' 'temp_input_addr_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 428 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_21, i5 %temp_input_addr_9" [correlator.cpp:35]   --->   Operation 428 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_25 : Operation 429 [1/2] (2.32ns)   --->   "%temp_input_load_25 = load i5 %temp_input_addr_4" [correlator.cpp:35]   --->   Operation 429 'load' 'temp_input_load_25' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_25 : Operation 430 [2/2] (2.32ns)   --->   "%temp_input_load_26 = load i5 %temp_input_addr_3" [correlator.cpp:35]   --->   Operation 430 'load' 'temp_input_load_26' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_25 : Operation 431 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_27, i5 %temp_input_addr_3" [correlator.cpp:35]   --->   Operation 431 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_25 : Operation 432 [2/5] (7.25ns)   --->   "%acc_1_3 = fadd i32 %acc_1_2, i32 %mul_3" [correlator.cpp:43]   --->   Operation 432 'fadd' 'acc_1_3' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 433 [1/4] (5.70ns)   --->   "%mul_20 = fmul i32 %temp_input_load_21, i32 %codebook_21_load_read" [correlator.cpp:43]   --->   Operation 433 'fmul' 'mul_20' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 434 [2/4] (5.70ns)   --->   "%mul_21 = fmul i32 %temp_input_load_22, i32 %codebook_22_load_read" [correlator.cpp:43]   --->   Operation 434 'fmul' 'mul_21' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 435 [3/4] (5.70ns)   --->   "%mul_22 = fmul i32 %temp_input_load_23, i32 %codebook_23_load_read" [correlator.cpp:43]   --->   Operation 435 'fmul' 'mul_22' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 436 [4/4] (5.70ns)   --->   "%mul_23 = fmul i32 %temp_input_load_24, i32 %codebook_24_load_read" [correlator.cpp:43]   --->   Operation 436 'fmul' 'mul_23' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 437 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_22, i5 %temp_input_addr_8" [correlator.cpp:35]   --->   Operation 437 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_26 : Operation 438 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_23, i5 %temp_input_addr_7" [correlator.cpp:35]   --->   Operation 438 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_26 : Operation 439 [1/2] (2.32ns)   --->   "%temp_input_load_26 = load i5 %temp_input_addr_3" [correlator.cpp:35]   --->   Operation 439 'load' 'temp_input_load_26' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_26 : Operation 440 [1/5] (7.25ns)   --->   "%acc_1_3 = fadd i32 %acc_1_2, i32 %mul_3" [correlator.cpp:43]   --->   Operation 440 'fadd' 'acc_1_3' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 441 [1/4] (5.70ns)   --->   "%mul_21 = fmul i32 %temp_input_load_22, i32 %codebook_22_load_read" [correlator.cpp:43]   --->   Operation 441 'fmul' 'mul_21' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 442 [2/4] (5.70ns)   --->   "%mul_22 = fmul i32 %temp_input_load_23, i32 %codebook_23_load_read" [correlator.cpp:43]   --->   Operation 442 'fmul' 'mul_22' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 443 [3/4] (5.70ns)   --->   "%mul_23 = fmul i32 %temp_input_load_24, i32 %codebook_24_load_read" [correlator.cpp:43]   --->   Operation 443 'fmul' 'mul_23' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 444 [4/4] (5.70ns)   --->   "%mul_24 = fmul i32 %temp_input_load_25, i32 %codebook_25_load_read" [correlator.cpp:43]   --->   Operation 444 'fmul' 'mul_24' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 445 [1/1] (0.00ns)   --->   "%temp_input_addr = getelementptr i32 %temp_input, i64 0, i64 0"   --->   Operation 445 'getelementptr' 'temp_input_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 446 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_24, i5 %temp_input_addr_6" [correlator.cpp:35]   --->   Operation 446 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_27 : Operation 447 [2/2] (2.32ns)   --->   "%temp_input_load_29 = load i5 %temp_input_addr" [correlator.cpp:35]   --->   Operation 447 'load' 'temp_input_load_29' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_27 : Operation 448 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 %bitcast_ln37_read, i5 %temp_input_addr" [correlator.cpp:37]   --->   Operation 448 'store' 'store_ln37' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_27 : Operation 449 [5/5] (7.25ns)   --->   "%acc_1_4 = fadd i32 %acc_1_3, i32 %mul_4" [correlator.cpp:43]   --->   Operation 449 'fadd' 'acc_1_4' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 450 [1/4] (5.70ns)   --->   "%mul_22 = fmul i32 %temp_input_load_23, i32 %codebook_23_load_read" [correlator.cpp:43]   --->   Operation 450 'fmul' 'mul_22' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 451 [2/4] (5.70ns)   --->   "%mul_23 = fmul i32 %temp_input_load_24, i32 %codebook_24_load_read" [correlator.cpp:43]   --->   Operation 451 'fmul' 'mul_23' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 452 [3/4] (5.70ns)   --->   "%mul_24 = fmul i32 %temp_input_load_25, i32 %codebook_25_load_read" [correlator.cpp:43]   --->   Operation 452 'fmul' 'mul_24' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 453 [4/4] (5.70ns)   --->   "%mul_25 = fmul i32 %temp_input_load_26, i32 %codebook_26_load_read" [correlator.cpp:43]   --->   Operation 453 'fmul' 'mul_25' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 454 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_25, i5 %temp_input_addr_5" [correlator.cpp:35]   --->   Operation 454 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_28 : Operation 455 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_26, i5 %temp_input_addr_4" [correlator.cpp:35]   --->   Operation 455 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_28 : Operation 456 [1/2] (2.32ns)   --->   "%temp_input_load_29 = load i5 %temp_input_addr" [correlator.cpp:35]   --->   Operation 456 'load' 'temp_input_load_29' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_28 : Operation 457 [4/5] (7.25ns)   --->   "%acc_1_4 = fadd i32 %acc_1_3, i32 %mul_4" [correlator.cpp:43]   --->   Operation 457 'fadd' 'acc_1_4' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 458 [1/4] (5.70ns)   --->   "%mul_23 = fmul i32 %temp_input_load_24, i32 %codebook_24_load_read" [correlator.cpp:43]   --->   Operation 458 'fmul' 'mul_23' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 459 [2/4] (5.70ns)   --->   "%mul_24 = fmul i32 %temp_input_load_25, i32 %codebook_25_load_read" [correlator.cpp:43]   --->   Operation 459 'fmul' 'mul_24' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 460 [3/4] (5.70ns)   --->   "%mul_25 = fmul i32 %temp_input_load_26, i32 %codebook_26_load_read" [correlator.cpp:43]   --->   Operation 460 'fmul' 'mul_25' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 461 [1/1] (0.00ns)   --->   "%temp_input_addr_29 = getelementptr i32 %temp_input, i64 0, i64 30" [correlator.cpp:35]   --->   Operation 461 'getelementptr' 'temp_input_addr_29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 462 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 462 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 463 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 170, i64 170, i64 170"   --->   Operation 463 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 464 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load, i5 %temp_input_addr_29" [correlator.cpp:35]   --->   Operation 464 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_29 : Operation 465 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %temp_input_load_29, i5 %temp_input_addr_1" [correlator.cpp:35]   --->   Operation 465 'store' 'store_ln35' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_29 : Operation 466 [3/5] (7.25ns)   --->   "%acc_1_4 = fadd i32 %acc_1_3, i32 %mul_4" [correlator.cpp:43]   --->   Operation 466 'fadd' 'acc_1_4' <Predicate = (!icmp_ln30)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 467 [1/4] (5.70ns)   --->   "%mul_24 = fmul i32 %temp_input_load_25, i32 %codebook_25_load_read" [correlator.cpp:43]   --->   Operation 467 'fmul' 'mul_24' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 468 [2/4] (5.70ns)   --->   "%mul_25 = fmul i32 %temp_input_load_26, i32 %codebook_26_load_read" [correlator.cpp:43]   --->   Operation 468 'fmul' 'mul_25' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 469 [4/4] (5.70ns)   --->   "%mul_28 = fmul i32 %temp_input_load_29, i32 %codebook_29_load_read" [correlator.cpp:43]   --->   Operation 469 'fmul' 'mul_28' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 470 [2/5] (7.25ns)   --->   "%acc_1_4 = fadd i32 %acc_1_3, i32 %mul_4" [correlator.cpp:43]   --->   Operation 470 'fadd' 'acc_1_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 471 [1/4] (5.70ns)   --->   "%mul_25 = fmul i32 %temp_input_load_26, i32 %codebook_26_load_read" [correlator.cpp:43]   --->   Operation 471 'fmul' 'mul_25' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 472 [3/4] (5.70ns)   --->   "%mul_28 = fmul i32 %temp_input_load_29, i32 %codebook_29_load_read" [correlator.cpp:43]   --->   Operation 472 'fmul' 'mul_28' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 473 [1/5] (7.25ns)   --->   "%acc_1_4 = fadd i32 %acc_1_3, i32 %mul_4" [correlator.cpp:43]   --->   Operation 473 'fadd' 'acc_1_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 474 [2/4] (5.70ns)   --->   "%mul_28 = fmul i32 %temp_input_load_29, i32 %codebook_29_load_read" [correlator.cpp:43]   --->   Operation 474 'fmul' 'mul_28' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 475 [5/5] (7.25ns)   --->   "%acc_1_5 = fadd i32 %acc_1_4, i32 %mul_5" [correlator.cpp:43]   --->   Operation 475 'fadd' 'acc_1_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 476 [1/4] (5.70ns)   --->   "%mul_28 = fmul i32 %temp_input_load_29, i32 %codebook_29_load_read" [correlator.cpp:43]   --->   Operation 476 'fmul' 'mul_28' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 477 [4/5] (7.25ns)   --->   "%acc_1_5 = fadd i32 %acc_1_4, i32 %mul_5" [correlator.cpp:43]   --->   Operation 477 'fadd' 'acc_1_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 478 [3/5] (7.25ns)   --->   "%acc_1_5 = fadd i32 %acc_1_4, i32 %mul_5" [correlator.cpp:43]   --->   Operation 478 'fadd' 'acc_1_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 479 [2/5] (7.25ns)   --->   "%acc_1_5 = fadd i32 %acc_1_4, i32 %mul_5" [correlator.cpp:43]   --->   Operation 479 'fadd' 'acc_1_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 480 [1/5] (7.25ns)   --->   "%acc_1_5 = fadd i32 %acc_1_4, i32 %mul_5" [correlator.cpp:43]   --->   Operation 480 'fadd' 'acc_1_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 481 [5/5] (7.25ns)   --->   "%acc_1_6 = fadd i32 %acc_1_5, i32 %mul_6" [correlator.cpp:43]   --->   Operation 481 'fadd' 'acc_1_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 482 [4/5] (7.25ns)   --->   "%acc_1_6 = fadd i32 %acc_1_5, i32 %mul_6" [correlator.cpp:43]   --->   Operation 482 'fadd' 'acc_1_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 483 [3/5] (7.25ns)   --->   "%acc_1_6 = fadd i32 %acc_1_5, i32 %mul_6" [correlator.cpp:43]   --->   Operation 483 'fadd' 'acc_1_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 484 [2/5] (7.25ns)   --->   "%acc_1_6 = fadd i32 %acc_1_5, i32 %mul_6" [correlator.cpp:43]   --->   Operation 484 'fadd' 'acc_1_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 485 [1/5] (7.25ns)   --->   "%acc_1_6 = fadd i32 %acc_1_5, i32 %mul_6" [correlator.cpp:43]   --->   Operation 485 'fadd' 'acc_1_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 486 [5/5] (7.25ns)   --->   "%acc_1_7 = fadd i32 %acc_1_6, i32 %mul_7" [correlator.cpp:43]   --->   Operation 486 'fadd' 'acc_1_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 487 [4/5] (7.25ns)   --->   "%acc_1_7 = fadd i32 %acc_1_6, i32 %mul_7" [correlator.cpp:43]   --->   Operation 487 'fadd' 'acc_1_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 488 [3/5] (7.25ns)   --->   "%acc_1_7 = fadd i32 %acc_1_6, i32 %mul_7" [correlator.cpp:43]   --->   Operation 488 'fadd' 'acc_1_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 489 [2/5] (7.25ns)   --->   "%acc_1_7 = fadd i32 %acc_1_6, i32 %mul_7" [correlator.cpp:43]   --->   Operation 489 'fadd' 'acc_1_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 490 [1/5] (7.25ns)   --->   "%acc_1_7 = fadd i32 %acc_1_6, i32 %mul_7" [correlator.cpp:43]   --->   Operation 490 'fadd' 'acc_1_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 491 [5/5] (7.25ns)   --->   "%acc_1_8 = fadd i32 %acc_1_7, i32 %mul_8" [correlator.cpp:43]   --->   Operation 491 'fadd' 'acc_1_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 492 [4/5] (7.25ns)   --->   "%acc_1_8 = fadd i32 %acc_1_7, i32 %mul_8" [correlator.cpp:43]   --->   Operation 492 'fadd' 'acc_1_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 493 [3/5] (7.25ns)   --->   "%acc_1_8 = fadd i32 %acc_1_7, i32 %mul_8" [correlator.cpp:43]   --->   Operation 493 'fadd' 'acc_1_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 494 [2/5] (7.25ns)   --->   "%acc_1_8 = fadd i32 %acc_1_7, i32 %mul_8" [correlator.cpp:43]   --->   Operation 494 'fadd' 'acc_1_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 495 [1/5] (7.25ns)   --->   "%acc_1_8 = fadd i32 %acc_1_7, i32 %mul_8" [correlator.cpp:43]   --->   Operation 495 'fadd' 'acc_1_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 496 [5/5] (7.25ns)   --->   "%acc_1_9 = fadd i32 %acc_1_8, i32 %mul_9" [correlator.cpp:43]   --->   Operation 496 'fadd' 'acc_1_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 497 [4/5] (7.25ns)   --->   "%acc_1_9 = fadd i32 %acc_1_8, i32 %mul_9" [correlator.cpp:43]   --->   Operation 497 'fadd' 'acc_1_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 498 [3/5] (7.25ns)   --->   "%acc_1_9 = fadd i32 %acc_1_8, i32 %mul_9" [correlator.cpp:43]   --->   Operation 498 'fadd' 'acc_1_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 499 [2/5] (7.25ns)   --->   "%acc_1_9 = fadd i32 %acc_1_8, i32 %mul_9" [correlator.cpp:43]   --->   Operation 499 'fadd' 'acc_1_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 500 [1/5] (7.25ns)   --->   "%acc_1_9 = fadd i32 %acc_1_8, i32 %mul_9" [correlator.cpp:43]   --->   Operation 500 'fadd' 'acc_1_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 501 [5/5] (7.25ns)   --->   "%acc_1_s = fadd i32 %acc_1_9, i32 %mul_s" [correlator.cpp:43]   --->   Operation 501 'fadd' 'acc_1_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 502 [4/5] (7.25ns)   --->   "%acc_1_s = fadd i32 %acc_1_9, i32 %mul_s" [correlator.cpp:43]   --->   Operation 502 'fadd' 'acc_1_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 503 [3/5] (7.25ns)   --->   "%acc_1_s = fadd i32 %acc_1_9, i32 %mul_s" [correlator.cpp:43]   --->   Operation 503 'fadd' 'acc_1_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 504 [2/5] (7.25ns)   --->   "%acc_1_s = fadd i32 %acc_1_9, i32 %mul_s" [correlator.cpp:43]   --->   Operation 504 'fadd' 'acc_1_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 505 [1/5] (7.25ns)   --->   "%acc_1_s = fadd i32 %acc_1_9, i32 %mul_s" [correlator.cpp:43]   --->   Operation 505 'fadd' 'acc_1_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 506 [5/5] (7.25ns)   --->   "%acc_1_10 = fadd i32 %acc_1_s, i32 %mul_10" [correlator.cpp:43]   --->   Operation 506 'fadd' 'acc_1_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 507 [4/5] (7.25ns)   --->   "%acc_1_10 = fadd i32 %acc_1_s, i32 %mul_10" [correlator.cpp:43]   --->   Operation 507 'fadd' 'acc_1_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 508 [3/5] (7.25ns)   --->   "%acc_1_10 = fadd i32 %acc_1_s, i32 %mul_10" [correlator.cpp:43]   --->   Operation 508 'fadd' 'acc_1_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 509 [2/5] (7.25ns)   --->   "%acc_1_10 = fadd i32 %acc_1_s, i32 %mul_10" [correlator.cpp:43]   --->   Operation 509 'fadd' 'acc_1_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 510 [1/5] (7.25ns)   --->   "%acc_1_10 = fadd i32 %acc_1_s, i32 %mul_10" [correlator.cpp:43]   --->   Operation 510 'fadd' 'acc_1_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 511 [5/5] (7.25ns)   --->   "%acc_1_11 = fadd i32 %acc_1_10, i32 %mul_11" [correlator.cpp:43]   --->   Operation 511 'fadd' 'acc_1_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 512 [4/5] (7.25ns)   --->   "%acc_1_11 = fadd i32 %acc_1_10, i32 %mul_11" [correlator.cpp:43]   --->   Operation 512 'fadd' 'acc_1_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 513 [3/5] (7.25ns)   --->   "%acc_1_11 = fadd i32 %acc_1_10, i32 %mul_11" [correlator.cpp:43]   --->   Operation 513 'fadd' 'acc_1_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 514 [2/5] (7.25ns)   --->   "%acc_1_11 = fadd i32 %acc_1_10, i32 %mul_11" [correlator.cpp:43]   --->   Operation 514 'fadd' 'acc_1_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 515 [1/5] (7.25ns)   --->   "%acc_1_11 = fadd i32 %acc_1_10, i32 %mul_11" [correlator.cpp:43]   --->   Operation 515 'fadd' 'acc_1_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 516 [5/5] (7.25ns)   --->   "%acc_1_12 = fadd i32 %acc_1_11, i32 %mul_12" [correlator.cpp:43]   --->   Operation 516 'fadd' 'acc_1_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.25>
ST_73 : Operation 517 [4/5] (7.25ns)   --->   "%acc_1_12 = fadd i32 %acc_1_11, i32 %mul_12" [correlator.cpp:43]   --->   Operation 517 'fadd' 'acc_1_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 518 [3/5] (7.25ns)   --->   "%acc_1_12 = fadd i32 %acc_1_11, i32 %mul_12" [correlator.cpp:43]   --->   Operation 518 'fadd' 'acc_1_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 519 [2/5] (7.25ns)   --->   "%acc_1_12 = fadd i32 %acc_1_11, i32 %mul_12" [correlator.cpp:43]   --->   Operation 519 'fadd' 'acc_1_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 520 [1/5] (7.25ns)   --->   "%acc_1_12 = fadd i32 %acc_1_11, i32 %mul_12" [correlator.cpp:43]   --->   Operation 520 'fadd' 'acc_1_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 521 [5/5] (7.25ns)   --->   "%acc_1_13 = fadd i32 %acc_1_12, i32 %mul_13" [correlator.cpp:43]   --->   Operation 521 'fadd' 'acc_1_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 522 [4/5] (7.25ns)   --->   "%acc_1_13 = fadd i32 %acc_1_12, i32 %mul_13" [correlator.cpp:43]   --->   Operation 522 'fadd' 'acc_1_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.25>
ST_79 : Operation 523 [3/5] (7.25ns)   --->   "%acc_1_13 = fadd i32 %acc_1_12, i32 %mul_13" [correlator.cpp:43]   --->   Operation 523 'fadd' 'acc_1_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.25>
ST_80 : Operation 524 [2/5] (7.25ns)   --->   "%acc_1_13 = fadd i32 %acc_1_12, i32 %mul_13" [correlator.cpp:43]   --->   Operation 524 'fadd' 'acc_1_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 525 [1/5] (7.25ns)   --->   "%acc_1_13 = fadd i32 %acc_1_12, i32 %mul_13" [correlator.cpp:43]   --->   Operation 525 'fadd' 'acc_1_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 526 [5/5] (7.25ns)   --->   "%acc_1_14 = fadd i32 %acc_1_13, i32 %mul_14" [correlator.cpp:43]   --->   Operation 526 'fadd' 'acc_1_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.25>
ST_83 : Operation 527 [4/5] (7.25ns)   --->   "%acc_1_14 = fadd i32 %acc_1_13, i32 %mul_14" [correlator.cpp:43]   --->   Operation 527 'fadd' 'acc_1_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.25>
ST_84 : Operation 528 [3/5] (7.25ns)   --->   "%acc_1_14 = fadd i32 %acc_1_13, i32 %mul_14" [correlator.cpp:43]   --->   Operation 528 'fadd' 'acc_1_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.25>
ST_85 : Operation 529 [2/5] (7.25ns)   --->   "%acc_1_14 = fadd i32 %acc_1_13, i32 %mul_14" [correlator.cpp:43]   --->   Operation 529 'fadd' 'acc_1_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.25>
ST_86 : Operation 530 [1/5] (7.25ns)   --->   "%acc_1_14 = fadd i32 %acc_1_13, i32 %mul_14" [correlator.cpp:43]   --->   Operation 530 'fadd' 'acc_1_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 531 [5/5] (7.25ns)   --->   "%acc_1_15 = fadd i32 %acc_1_14, i32 %mul_15" [correlator.cpp:43]   --->   Operation 531 'fadd' 'acc_1_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 532 [4/5] (7.25ns)   --->   "%acc_1_15 = fadd i32 %acc_1_14, i32 %mul_15" [correlator.cpp:43]   --->   Operation 532 'fadd' 'acc_1_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.25>
ST_89 : Operation 533 [3/5] (7.25ns)   --->   "%acc_1_15 = fadd i32 %acc_1_14, i32 %mul_15" [correlator.cpp:43]   --->   Operation 533 'fadd' 'acc_1_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.25>
ST_90 : Operation 534 [2/5] (7.25ns)   --->   "%acc_1_15 = fadd i32 %acc_1_14, i32 %mul_15" [correlator.cpp:43]   --->   Operation 534 'fadd' 'acc_1_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.25>
ST_91 : Operation 535 [1/5] (7.25ns)   --->   "%acc_1_15 = fadd i32 %acc_1_14, i32 %mul_15" [correlator.cpp:43]   --->   Operation 535 'fadd' 'acc_1_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.25>
ST_92 : Operation 536 [5/5] (7.25ns)   --->   "%acc_1_16 = fadd i32 %acc_1_15, i32 %mul_16" [correlator.cpp:43]   --->   Operation 536 'fadd' 'acc_1_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.25>
ST_93 : Operation 537 [4/5] (7.25ns)   --->   "%acc_1_16 = fadd i32 %acc_1_15, i32 %mul_16" [correlator.cpp:43]   --->   Operation 537 'fadd' 'acc_1_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.25>
ST_94 : Operation 538 [3/5] (7.25ns)   --->   "%acc_1_16 = fadd i32 %acc_1_15, i32 %mul_16" [correlator.cpp:43]   --->   Operation 538 'fadd' 'acc_1_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.25>
ST_95 : Operation 539 [2/5] (7.25ns)   --->   "%acc_1_16 = fadd i32 %acc_1_15, i32 %mul_16" [correlator.cpp:43]   --->   Operation 539 'fadd' 'acc_1_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.25>
ST_96 : Operation 540 [1/5] (7.25ns)   --->   "%acc_1_16 = fadd i32 %acc_1_15, i32 %mul_16" [correlator.cpp:43]   --->   Operation 540 'fadd' 'acc_1_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.25>
ST_97 : Operation 541 [5/5] (7.25ns)   --->   "%acc_1_17 = fadd i32 %acc_1_16, i32 %mul_17" [correlator.cpp:43]   --->   Operation 541 'fadd' 'acc_1_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.25>
ST_98 : Operation 542 [4/5] (7.25ns)   --->   "%acc_1_17 = fadd i32 %acc_1_16, i32 %mul_17" [correlator.cpp:43]   --->   Operation 542 'fadd' 'acc_1_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.25>
ST_99 : Operation 543 [3/5] (7.25ns)   --->   "%acc_1_17 = fadd i32 %acc_1_16, i32 %mul_17" [correlator.cpp:43]   --->   Operation 543 'fadd' 'acc_1_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.25>
ST_100 : Operation 544 [2/5] (7.25ns)   --->   "%acc_1_17 = fadd i32 %acc_1_16, i32 %mul_17" [correlator.cpp:43]   --->   Operation 544 'fadd' 'acc_1_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.25>
ST_101 : Operation 545 [1/5] (7.25ns)   --->   "%acc_1_17 = fadd i32 %acc_1_16, i32 %mul_17" [correlator.cpp:43]   --->   Operation 545 'fadd' 'acc_1_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.25>
ST_102 : Operation 546 [5/5] (7.25ns)   --->   "%acc_1_18 = fadd i32 %acc_1_17, i32 %mul_18" [correlator.cpp:43]   --->   Operation 546 'fadd' 'acc_1_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.25>
ST_103 : Operation 547 [4/5] (7.25ns)   --->   "%acc_1_18 = fadd i32 %acc_1_17, i32 %mul_18" [correlator.cpp:43]   --->   Operation 547 'fadd' 'acc_1_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.25>
ST_104 : Operation 548 [3/5] (7.25ns)   --->   "%acc_1_18 = fadd i32 %acc_1_17, i32 %mul_18" [correlator.cpp:43]   --->   Operation 548 'fadd' 'acc_1_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.25>
ST_105 : Operation 549 [2/5] (7.25ns)   --->   "%acc_1_18 = fadd i32 %acc_1_17, i32 %mul_18" [correlator.cpp:43]   --->   Operation 549 'fadd' 'acc_1_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.25>
ST_106 : Operation 550 [1/5] (7.25ns)   --->   "%acc_1_18 = fadd i32 %acc_1_17, i32 %mul_18" [correlator.cpp:43]   --->   Operation 550 'fadd' 'acc_1_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 551 [5/5] (7.25ns)   --->   "%acc_1_19 = fadd i32 %acc_1_18, i32 %mul_19" [correlator.cpp:43]   --->   Operation 551 'fadd' 'acc_1_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.25>
ST_108 : Operation 552 [4/5] (7.25ns)   --->   "%acc_1_19 = fadd i32 %acc_1_18, i32 %mul_19" [correlator.cpp:43]   --->   Operation 552 'fadd' 'acc_1_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 553 [3/5] (7.25ns)   --->   "%acc_1_19 = fadd i32 %acc_1_18, i32 %mul_19" [correlator.cpp:43]   --->   Operation 553 'fadd' 'acc_1_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.25>
ST_110 : Operation 554 [2/5] (7.25ns)   --->   "%acc_1_19 = fadd i32 %acc_1_18, i32 %mul_19" [correlator.cpp:43]   --->   Operation 554 'fadd' 'acc_1_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.25>
ST_111 : Operation 555 [1/5] (7.25ns)   --->   "%acc_1_19 = fadd i32 %acc_1_18, i32 %mul_19" [correlator.cpp:43]   --->   Operation 555 'fadd' 'acc_1_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.25>
ST_112 : Operation 556 [5/5] (7.25ns)   --->   "%acc_1_20 = fadd i32 %acc_1_19, i32 %mul_20" [correlator.cpp:43]   --->   Operation 556 'fadd' 'acc_1_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.25>
ST_113 : Operation 557 [4/5] (7.25ns)   --->   "%acc_1_20 = fadd i32 %acc_1_19, i32 %mul_20" [correlator.cpp:43]   --->   Operation 557 'fadd' 'acc_1_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.25>
ST_114 : Operation 558 [3/5] (7.25ns)   --->   "%acc_1_20 = fadd i32 %acc_1_19, i32 %mul_20" [correlator.cpp:43]   --->   Operation 558 'fadd' 'acc_1_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.25>
ST_115 : Operation 559 [2/5] (7.25ns)   --->   "%acc_1_20 = fadd i32 %acc_1_19, i32 %mul_20" [correlator.cpp:43]   --->   Operation 559 'fadd' 'acc_1_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.25>
ST_116 : Operation 560 [1/5] (7.25ns)   --->   "%acc_1_20 = fadd i32 %acc_1_19, i32 %mul_20" [correlator.cpp:43]   --->   Operation 560 'fadd' 'acc_1_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.25>
ST_117 : Operation 561 [5/5] (7.25ns)   --->   "%acc_1_21 = fadd i32 %acc_1_20, i32 %mul_21" [correlator.cpp:43]   --->   Operation 561 'fadd' 'acc_1_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.25>
ST_118 : Operation 562 [4/5] (7.25ns)   --->   "%acc_1_21 = fadd i32 %acc_1_20, i32 %mul_21" [correlator.cpp:43]   --->   Operation 562 'fadd' 'acc_1_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.25>
ST_119 : Operation 563 [3/5] (7.25ns)   --->   "%acc_1_21 = fadd i32 %acc_1_20, i32 %mul_21" [correlator.cpp:43]   --->   Operation 563 'fadd' 'acc_1_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.25>
ST_120 : Operation 564 [2/5] (7.25ns)   --->   "%acc_1_21 = fadd i32 %acc_1_20, i32 %mul_21" [correlator.cpp:43]   --->   Operation 564 'fadd' 'acc_1_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.25>
ST_121 : Operation 565 [1/5] (7.25ns)   --->   "%acc_1_21 = fadd i32 %acc_1_20, i32 %mul_21" [correlator.cpp:43]   --->   Operation 565 'fadd' 'acc_1_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.25>
ST_122 : Operation 566 [5/5] (7.25ns)   --->   "%acc_1_22 = fadd i32 %acc_1_21, i32 %mul_22" [correlator.cpp:43]   --->   Operation 566 'fadd' 'acc_1_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.25>
ST_123 : Operation 567 [4/5] (7.25ns)   --->   "%acc_1_22 = fadd i32 %acc_1_21, i32 %mul_22" [correlator.cpp:43]   --->   Operation 567 'fadd' 'acc_1_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.25>
ST_124 : Operation 568 [3/5] (7.25ns)   --->   "%acc_1_22 = fadd i32 %acc_1_21, i32 %mul_22" [correlator.cpp:43]   --->   Operation 568 'fadd' 'acc_1_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.25>
ST_125 : Operation 569 [2/5] (7.25ns)   --->   "%acc_1_22 = fadd i32 %acc_1_21, i32 %mul_22" [correlator.cpp:43]   --->   Operation 569 'fadd' 'acc_1_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.25>
ST_126 : Operation 570 [1/5] (7.25ns)   --->   "%acc_1_22 = fadd i32 %acc_1_21, i32 %mul_22" [correlator.cpp:43]   --->   Operation 570 'fadd' 'acc_1_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.25>
ST_127 : Operation 571 [5/5] (7.25ns)   --->   "%acc_1_23 = fadd i32 %acc_1_22, i32 %mul_23" [correlator.cpp:43]   --->   Operation 571 'fadd' 'acc_1_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.25>
ST_128 : Operation 572 [4/5] (7.25ns)   --->   "%acc_1_23 = fadd i32 %acc_1_22, i32 %mul_23" [correlator.cpp:43]   --->   Operation 572 'fadd' 'acc_1_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.25>
ST_129 : Operation 573 [3/5] (7.25ns)   --->   "%acc_1_23 = fadd i32 %acc_1_22, i32 %mul_23" [correlator.cpp:43]   --->   Operation 573 'fadd' 'acc_1_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.25>
ST_130 : Operation 574 [2/5] (7.25ns)   --->   "%acc_1_23 = fadd i32 %acc_1_22, i32 %mul_23" [correlator.cpp:43]   --->   Operation 574 'fadd' 'acc_1_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.25>
ST_131 : Operation 575 [1/5] (7.25ns)   --->   "%acc_1_23 = fadd i32 %acc_1_22, i32 %mul_23" [correlator.cpp:43]   --->   Operation 575 'fadd' 'acc_1_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.25>
ST_132 : Operation 576 [5/5] (7.25ns)   --->   "%acc_1_24 = fadd i32 %acc_1_23, i32 %mul_24" [correlator.cpp:43]   --->   Operation 576 'fadd' 'acc_1_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.25>
ST_133 : Operation 577 [4/5] (7.25ns)   --->   "%acc_1_24 = fadd i32 %acc_1_23, i32 %mul_24" [correlator.cpp:43]   --->   Operation 577 'fadd' 'acc_1_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.25>
ST_134 : Operation 578 [3/5] (7.25ns)   --->   "%acc_1_24 = fadd i32 %acc_1_23, i32 %mul_24" [correlator.cpp:43]   --->   Operation 578 'fadd' 'acc_1_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 627 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 627 'ret' 'ret_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 135 <SV = 134> <Delay = 7.25>
ST_135 : Operation 579 [2/5] (7.25ns)   --->   "%acc_1_24 = fadd i32 %acc_1_23, i32 %mul_24" [correlator.cpp:43]   --->   Operation 579 'fadd' 'acc_1_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.25>
ST_136 : Operation 580 [1/5] (7.25ns)   --->   "%acc_1_24 = fadd i32 %acc_1_23, i32 %mul_24" [correlator.cpp:43]   --->   Operation 580 'fadd' 'acc_1_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.25>
ST_137 : Operation 581 [5/5] (7.25ns)   --->   "%acc_1_25 = fadd i32 %acc_1_24, i32 %mul_25" [correlator.cpp:43]   --->   Operation 581 'fadd' 'acc_1_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 7.25>
ST_138 : Operation 582 [4/5] (7.25ns)   --->   "%acc_1_25 = fadd i32 %acc_1_24, i32 %mul_25" [correlator.cpp:43]   --->   Operation 582 'fadd' 'acc_1_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.25>
ST_139 : Operation 583 [3/5] (7.25ns)   --->   "%acc_1_25 = fadd i32 %acc_1_24, i32 %mul_25" [correlator.cpp:43]   --->   Operation 583 'fadd' 'acc_1_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.25>
ST_140 : Operation 584 [2/5] (7.25ns)   --->   "%acc_1_25 = fadd i32 %acc_1_24, i32 %mul_25" [correlator.cpp:43]   --->   Operation 584 'fadd' 'acc_1_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.25>
ST_141 : Operation 585 [1/5] (7.25ns)   --->   "%acc_1_25 = fadd i32 %acc_1_24, i32 %mul_25" [correlator.cpp:43]   --->   Operation 585 'fadd' 'acc_1_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.25>
ST_142 : Operation 586 [5/5] (7.25ns)   --->   "%acc_1_26 = fadd i32 %acc_1_25, i32 %mul_26" [correlator.cpp:43]   --->   Operation 586 'fadd' 'acc_1_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.25>
ST_143 : Operation 587 [4/5] (7.25ns)   --->   "%acc_1_26 = fadd i32 %acc_1_25, i32 %mul_26" [correlator.cpp:43]   --->   Operation 587 'fadd' 'acc_1_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.25>
ST_144 : Operation 588 [3/5] (7.25ns)   --->   "%acc_1_26 = fadd i32 %acc_1_25, i32 %mul_26" [correlator.cpp:43]   --->   Operation 588 'fadd' 'acc_1_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.25>
ST_145 : Operation 589 [2/5] (7.25ns)   --->   "%acc_1_26 = fadd i32 %acc_1_25, i32 %mul_26" [correlator.cpp:43]   --->   Operation 589 'fadd' 'acc_1_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.25>
ST_146 : Operation 590 [1/5] (7.25ns)   --->   "%acc_1_26 = fadd i32 %acc_1_25, i32 %mul_26" [correlator.cpp:43]   --->   Operation 590 'fadd' 'acc_1_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.25>
ST_147 : Operation 591 [5/5] (7.25ns)   --->   "%acc_1_27 = fadd i32 %acc_1_26, i32 %mul_27" [correlator.cpp:43]   --->   Operation 591 'fadd' 'acc_1_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.25>
ST_148 : Operation 592 [4/5] (7.25ns)   --->   "%acc_1_27 = fadd i32 %acc_1_26, i32 %mul_27" [correlator.cpp:43]   --->   Operation 592 'fadd' 'acc_1_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.25>
ST_149 : Operation 593 [3/5] (7.25ns)   --->   "%acc_1_27 = fadd i32 %acc_1_26, i32 %mul_27" [correlator.cpp:43]   --->   Operation 593 'fadd' 'acc_1_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.25>
ST_150 : Operation 594 [2/5] (7.25ns)   --->   "%acc_1_27 = fadd i32 %acc_1_26, i32 %mul_27" [correlator.cpp:43]   --->   Operation 594 'fadd' 'acc_1_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.25>
ST_151 : Operation 595 [1/5] (7.25ns)   --->   "%acc_1_27 = fadd i32 %acc_1_26, i32 %mul_27" [correlator.cpp:43]   --->   Operation 595 'fadd' 'acc_1_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.25>
ST_152 : Operation 596 [5/5] (7.25ns)   --->   "%acc_1_28 = fadd i32 %acc_1_27, i32 %mul_28" [correlator.cpp:43]   --->   Operation 596 'fadd' 'acc_1_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.25>
ST_153 : Operation 597 [4/5] (7.25ns)   --->   "%acc_1_28 = fadd i32 %acc_1_27, i32 %mul_28" [correlator.cpp:43]   --->   Operation 597 'fadd' 'acc_1_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.25>
ST_154 : Operation 598 [3/5] (7.25ns)   --->   "%acc_1_28 = fadd i32 %acc_1_27, i32 %mul_28" [correlator.cpp:43]   --->   Operation 598 'fadd' 'acc_1_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.25>
ST_155 : Operation 599 [2/5] (7.25ns)   --->   "%acc_1_28 = fadd i32 %acc_1_27, i32 %mul_28" [correlator.cpp:43]   --->   Operation 599 'fadd' 'acc_1_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.25>
ST_156 : Operation 600 [1/5] (7.25ns)   --->   "%acc_1_28 = fadd i32 %acc_1_27, i32 %mul_28" [correlator.cpp:43]   --->   Operation 600 'fadd' 'acc_1_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.25>
ST_157 : Operation 601 [5/5] (7.25ns)   --->   "%acc_1_29 = fadd i32 %acc_1_28, i32 %mul_29_read" [correlator.cpp:43]   --->   Operation 601 'fadd' 'acc_1_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.25>
ST_158 : Operation 602 [4/5] (7.25ns)   --->   "%acc_1_29 = fadd i32 %acc_1_28, i32 %mul_29_read" [correlator.cpp:43]   --->   Operation 602 'fadd' 'acc_1_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.25>
ST_159 : Operation 603 [3/5] (7.25ns)   --->   "%acc_1_29 = fadd i32 %acc_1_28, i32 %mul_29_read" [correlator.cpp:43]   --->   Operation 603 'fadd' 'acc_1_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.25>
ST_160 : Operation 604 [2/5] (7.25ns)   --->   "%acc_1_29 = fadd i32 %acc_1_28, i32 %mul_29_read" [correlator.cpp:43]   --->   Operation 604 'fadd' 'acc_1_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.25>
ST_161 : Operation 605 [1/5] (7.25ns)   --->   "%acc_1_29 = fadd i32 %acc_1_28, i32 %mul_29_read" [correlator.cpp:43]   --->   Operation 605 'fadd' 'acc_1_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 5.43>
ST_162 : Operation 606 [1/1] (0.00ns)   --->   "%output_signal_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %output_signal" [correlator.cpp:48]   --->   Operation 606 'read' 'output_signal_read' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 607 [1/1] (0.00ns)   --->   "%bitcast_ln48 = bitcast i32 %output_signal_read" [correlator.cpp:48]   --->   Operation 607 'bitcast' 'bitcast_ln48' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %output_signal_read, i32 23, i32 30" [correlator.cpp:48]   --->   Operation 608 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i32 %output_signal_read" [correlator.cpp:48]   --->   Operation 609 'trunc' 'trunc_ln48_1' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 610 [1/1] (1.55ns)   --->   "%icmp_ln48_2 = icmp_ne  i8 %tmp_1, i8 255" [correlator.cpp:48]   --->   Operation 610 'icmp' 'icmp_ln48_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 611 [1/1] (2.44ns)   --->   "%icmp_ln48_3 = icmp_eq  i23 %trunc_ln48_1, i23 0" [correlator.cpp:48]   --->   Operation 611 'icmp' 'icmp_ln48_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 612 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_ogt  i32 %acc_1_29, i32 %bitcast_ln48" [correlator.cpp:48]   --->   Operation 612 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 6.40>
ST_163 : Operation 613 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [correlator.cpp:30]   --->   Operation 613 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 614 [1/1] (0.00ns)   --->   "%bitcast_ln48_1 = bitcast i32 %acc_1_29" [correlator.cpp:48]   --->   Operation 614 'bitcast' 'bitcast_ln48_1' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 615 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln48_1, i32 23, i32 30" [correlator.cpp:48]   --->   Operation 615 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %bitcast_ln48_1" [correlator.cpp:48]   --->   Operation 616 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 617 [1/1] (1.55ns)   --->   "%icmp_ln48 = icmp_ne  i8 %tmp, i8 255" [correlator.cpp:48]   --->   Operation 617 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 618 [1/1] (2.44ns)   --->   "%icmp_ln48_1 = icmp_eq  i23 %trunc_ln48, i23 0" [correlator.cpp:48]   --->   Operation 618 'icmp' 'icmp_ln48_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node and_ln48_1)   --->   "%or_ln48 = or i1 %icmp_ln48_1, i1 %icmp_ln48" [correlator.cpp:48]   --->   Operation 619 'or' 'or_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node and_ln48_1)   --->   "%or_ln48_1 = or i1 %icmp_ln48_3, i1 %icmp_ln48_2" [correlator.cpp:48]   --->   Operation 620 'or' 'or_ln48_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 621 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_ogt  i32 %acc_1_29, i32 %bitcast_ln48" [correlator.cpp:48]   --->   Operation 621 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node and_ln48_1)   --->   "%and_ln48 = and i1 %or_ln48, i1 %or_ln48_1" [correlator.cpp:48]   --->   Operation 622 'and' 'and_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 623 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln48_1 = and i1 %and_ln48, i1 %tmp_2" [correlator.cpp:48]   --->   Operation 623 'and' 'and_ln48_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 624 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %and_ln48_1, void %._crit_edge, void" [correlator.cpp:48]   --->   Operation 624 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 625 [1/1] (0.00ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_signal, i32 %bitcast_ln48_1" [correlator.cpp:50]   --->   Operation 625 'write' 'write_ln50' <Predicate = (and_ln48_1)> <Delay = 0.00>
ST_163 : Operation 626 [1/1] (0.00ns)   --->   "%br_ln51 = br void %._crit_edge" [correlator.cpp:51]   --->   Operation 626 'br' 'br_ln51' <Predicate = (and_ln48_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.5ns
The critical path consists of the following:
	'alloca' operation ('j') [35]  (0 ns)
	'load' operation ('j', correlator.cpp:30) on local variable 'j' [71]  (0 ns)
	'add' operation ('add_ln30', correlator.cpp:30) [106]  (1.92 ns)
	'store' operation ('store_ln30', correlator.cpp:30) of variable 'add_ln30', correlator.cpp:30 on local variable 'j' [253]  (1.59 ns)

 <State 2>: 4.64ns
The critical path consists of the following:
	'load' operation ('temp_input_load_28', correlator.cpp:35) on array 'temp_input' [166]  (2.32 ns)
	'store' operation ('store_ln35', correlator.cpp:35) of variable 'temp_input_load_28', correlator.cpp:35 on array 'temp_input' [167]  (2.32 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', correlator.cpp:43) [171]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', correlator.cpp:43) [171]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', correlator.cpp:43) [171]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', correlator.cpp:43) [171]  (5.7 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1', correlator.cpp:43) [172]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1', correlator.cpp:43) [172]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1', correlator.cpp:43) [172]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1', correlator.cpp:43) [172]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1', correlator.cpp:43) [172]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_1', correlator.cpp:43) [174]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_1', correlator.cpp:43) [174]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_1', correlator.cpp:43) [174]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_1', correlator.cpp:43) [174]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_1', correlator.cpp:43) [174]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_2', correlator.cpp:43) [176]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_2', correlator.cpp:43) [176]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_2', correlator.cpp:43) [176]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_2', correlator.cpp:43) [176]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_2', correlator.cpp:43) [176]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_3', correlator.cpp:43) [178]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_3', correlator.cpp:43) [178]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_3', correlator.cpp:43) [178]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_3', correlator.cpp:43) [178]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_3', correlator.cpp:43) [178]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_4', correlator.cpp:43) [180]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_4', correlator.cpp:43) [180]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_4', correlator.cpp:43) [180]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_4', correlator.cpp:43) [180]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_4', correlator.cpp:43) [180]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_5', correlator.cpp:43) [182]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_5', correlator.cpp:43) [182]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_5', correlator.cpp:43) [182]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_5', correlator.cpp:43) [182]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_5', correlator.cpp:43) [182]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_6', correlator.cpp:43) [184]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_6', correlator.cpp:43) [184]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_6', correlator.cpp:43) [184]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_6', correlator.cpp:43) [184]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_6', correlator.cpp:43) [184]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_7', correlator.cpp:43) [186]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_7', correlator.cpp:43) [186]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_7', correlator.cpp:43) [186]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_7', correlator.cpp:43) [186]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_7', correlator.cpp:43) [186]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_8', correlator.cpp:43) [188]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_8', correlator.cpp:43) [188]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_8', correlator.cpp:43) [188]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_8', correlator.cpp:43) [188]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_8', correlator.cpp:43) [188]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_9', correlator.cpp:43) [190]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_9', correlator.cpp:43) [190]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_9', correlator.cpp:43) [190]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_9', correlator.cpp:43) [190]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_9', correlator.cpp:43) [190]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_s', correlator.cpp:43) [192]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_s', correlator.cpp:43) [192]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_s', correlator.cpp:43) [192]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_s', correlator.cpp:43) [192]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_s', correlator.cpp:43) [192]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_10', correlator.cpp:43) [194]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_10', correlator.cpp:43) [194]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_10', correlator.cpp:43) [194]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_10', correlator.cpp:43) [194]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_10', correlator.cpp:43) [194]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_11', correlator.cpp:43) [196]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_11', correlator.cpp:43) [196]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_11', correlator.cpp:43) [196]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_11', correlator.cpp:43) [196]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_11', correlator.cpp:43) [196]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_12', correlator.cpp:43) [198]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_12', correlator.cpp:43) [198]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_12', correlator.cpp:43) [198]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_12', correlator.cpp:43) [198]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_12', correlator.cpp:43) [198]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_13', correlator.cpp:43) [200]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_13', correlator.cpp:43) [200]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_13', correlator.cpp:43) [200]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_13', correlator.cpp:43) [200]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_13', correlator.cpp:43) [200]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_14', correlator.cpp:43) [202]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_14', correlator.cpp:43) [202]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_14', correlator.cpp:43) [202]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_14', correlator.cpp:43) [202]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_14', correlator.cpp:43) [202]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_15', correlator.cpp:43) [204]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_15', correlator.cpp:43) [204]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_15', correlator.cpp:43) [204]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_15', correlator.cpp:43) [204]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_15', correlator.cpp:43) [204]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_16', correlator.cpp:43) [206]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_16', correlator.cpp:43) [206]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_16', correlator.cpp:43) [206]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_16', correlator.cpp:43) [206]  (7.26 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_16', correlator.cpp:43) [206]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_17', correlator.cpp:43) [208]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_17', correlator.cpp:43) [208]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_17', correlator.cpp:43) [208]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_17', correlator.cpp:43) [208]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_17', correlator.cpp:43) [208]  (7.26 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_18', correlator.cpp:43) [210]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_18', correlator.cpp:43) [210]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_18', correlator.cpp:43) [210]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_18', correlator.cpp:43) [210]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_18', correlator.cpp:43) [210]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_19', correlator.cpp:43) [212]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_19', correlator.cpp:43) [212]  (7.26 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_19', correlator.cpp:43) [212]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_19', correlator.cpp:43) [212]  (7.26 ns)

 <State 111>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_19', correlator.cpp:43) [212]  (7.26 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_20', correlator.cpp:43) [214]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_20', correlator.cpp:43) [214]  (7.26 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_20', correlator.cpp:43) [214]  (7.26 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_20', correlator.cpp:43) [214]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_20', correlator.cpp:43) [214]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_21', correlator.cpp:43) [216]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_21', correlator.cpp:43) [216]  (7.26 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_21', correlator.cpp:43) [216]  (7.26 ns)

 <State 120>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_21', correlator.cpp:43) [216]  (7.26 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_21', correlator.cpp:43) [216]  (7.26 ns)

 <State 122>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_22', correlator.cpp:43) [218]  (7.26 ns)

 <State 123>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_22', correlator.cpp:43) [218]  (7.26 ns)

 <State 124>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_22', correlator.cpp:43) [218]  (7.26 ns)

 <State 125>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_22', correlator.cpp:43) [218]  (7.26 ns)

 <State 126>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_22', correlator.cpp:43) [218]  (7.26 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_23', correlator.cpp:43) [220]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_23', correlator.cpp:43) [220]  (7.26 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_23', correlator.cpp:43) [220]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_23', correlator.cpp:43) [220]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_23', correlator.cpp:43) [220]  (7.26 ns)

 <State 132>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_24', correlator.cpp:43) [222]  (7.26 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_24', correlator.cpp:43) [222]  (7.26 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_24', correlator.cpp:43) [222]  (7.26 ns)

 <State 135>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_24', correlator.cpp:43) [222]  (7.26 ns)

 <State 136>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_24', correlator.cpp:43) [222]  (7.26 ns)

 <State 137>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_25', correlator.cpp:43) [224]  (7.26 ns)

 <State 138>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_25', correlator.cpp:43) [224]  (7.26 ns)

 <State 139>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_25', correlator.cpp:43) [224]  (7.26 ns)

 <State 140>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_25', correlator.cpp:43) [224]  (7.26 ns)

 <State 141>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_25', correlator.cpp:43) [224]  (7.26 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_26', correlator.cpp:43) [226]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_26', correlator.cpp:43) [226]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_26', correlator.cpp:43) [226]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_26', correlator.cpp:43) [226]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_26', correlator.cpp:43) [226]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_27', correlator.cpp:43) [228]  (7.26 ns)

 <State 148>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_27', correlator.cpp:43) [228]  (7.26 ns)

 <State 149>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_27', correlator.cpp:43) [228]  (7.26 ns)

 <State 150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_27', correlator.cpp:43) [228]  (7.26 ns)

 <State 151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_27', correlator.cpp:43) [228]  (7.26 ns)

 <State 152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_28', correlator.cpp:43) [230]  (7.26 ns)

 <State 153>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_28', correlator.cpp:43) [230]  (7.26 ns)

 <State 154>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_28', correlator.cpp:43) [230]  (7.26 ns)

 <State 155>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_28', correlator.cpp:43) [230]  (7.26 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_28', correlator.cpp:43) [230]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_29', correlator.cpp:43) [231]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_29', correlator.cpp:43) [231]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_29', correlator.cpp:43) [231]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_29', correlator.cpp:43) [231]  (7.26 ns)

 <State 161>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1_29', correlator.cpp:43) [231]  (7.26 ns)

 <State 162>: 5.43ns
The critical path consists of the following:
	wire read operation ('output_signal_read', correlator.cpp:48) on port 'output_signal' (correlator.cpp:48) [232]  (0 ns)
	'fcmp' operation ('tmp_2', correlator.cpp:48) [245]  (5.43 ns)

 <State 163>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', correlator.cpp:48) [245]  (5.43 ns)
	'and' operation ('and_ln48_1', correlator.cpp:48) [247]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
