// Seed: 1719920541
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output id_3
);
  reg id_4;
  task id_5;
    begin
      id_4 <= id_0;
      id_4 <= #1 1;
    end
  endtask
  defparam id_6.id_7 = "" % id_6;
endmodule
