{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585429157230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585429157230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 28 22:59:16 2020 " "Processing started: Sat Mar 28 22:59:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585429157230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429157230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off logisimExample -c logisimExample " "Command: quartus_map --read_settings_files=on --write_settings_files=off logisimExample -c logisimExample" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429157230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585429158032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585429158032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logisimexample.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logisimexample.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logisimExample " "Found entity 1: logisimExample" {  } { { "logisimExample.bdf" "" { Schematic "D:/Intel/logisimExample/logisimExample.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate_onehot.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate_onehot.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_GATE_ONEHOT " "Found entity 1: XOR_GATE_ONEHOT" {  } { { "XOR_GATE_ONEHOT.v" "" { Text "D:/Intel/logisimExample/XOR_GATE_ONEHOT.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_cpu_123wd.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_cpu_123wd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_CPU_123wd " "Found entity 1: ROM_CPU_123wd" {  } { { "ROM_CPU_123wd.v" "" { Text "D:/Intel/logisimExample/ROM_CPU_123wd.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file register_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FLIP_FLOP " "Found entity 1: REGISTER_FLIP_FLOP" {  } { { "REGISTER_FLIP_FLOP.v" "" { Text "D:/Intel/logisimExample/REGISTER_FLIP_FLOP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "D:/Intel/logisimExample/Registers.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/Intel/logisimExample/PC.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate_3_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate_3_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE_3_INPUTS " "Found entity 1: OR_GATE_3_INPUTS" {  } { { "OR_GATE_3_INPUTS.v" "" { Text "D:/Intel/logisimExample/OR_GATE_3_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE " "Found entity 1: OR_GATE" {  } { { "OR_GATE.v" "" { Text "D:/Intel/logisimExample/OR_GATE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_GATE " "Found entity 1: NOT_GATE" {  } { { "NOT_GATE.v" "" { Text "D:/Intel/logisimExample/NOT_GATE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate_4_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_gate_4_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOR_GATE_4_INPUTS " "Found entity 1: NOR_GATE_4_INPUTS" {  } { { "NOR_GATE_4_INPUTS.v" "" { Text "D:/Intel/logisimExample/NOR_GATE_4_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate_3_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_gate_3_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOR_GATE_3_INPUTS " "Found entity 1: NOR_GATE_3_INPUTS" {  } { { "NOR_GATE_3_INPUTS.v" "" { Text "D:/Intel/logisimExample/NOR_GATE_3_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOR_GATE " "Found entity 1: NOR_GATE" {  } { { "NOR_GATE.v" "" { Text "D:/Intel/logisimExample/NOR_GATE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_gate_5_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file nand_gate_5_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 NAND_GATE_5_INPUTS " "Found entity 1: NAND_GATE_5_INPUTS" {  } { { "NAND_GATE_5_INPUTS.v" "" { Text "D:/Intel/logisimExample/NAND_GATE_5_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_gate_4_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file nand_gate_4_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 NAND_GATE_4_INPUTS " "Found entity 1: NAND_GATE_4_INPUTS" {  } { { "NAND_GATE_4_INPUTS.v" "" { Text "D:/Intel/logisimExample/NAND_GATE_4_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file nand_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 NAND_GATE " "Found entity 1: NAND_GATE" {  } { { "NAND_GATE.v" "" { Text "D:/Intel/logisimExample/NAND_GATE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mytrigger.v 1 1 " "Found 1 design units, including 1 entities, in source file mytrigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyTrigger " "Found entity 1: MyTrigger" {  } { { "MyTrigger.v" "" { Text "D:/Intel/logisimExample/MyTrigger.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myram.v 1 1 " "Found 1 design units, including 1 entities, in source file myram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyRam " "Found entity 1: MyRam" {  } { { "MyRam.v" "" { Text "D:/Intel/logisimExample/MyRam.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myalu.v 1 1 " "Found 1 design units, including 1 entities, in source file myalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyALU " "Found entity 1: MyALU" {  } { { "MyALU.v" "" { Text "D:/Intel/logisimExample/MyALU.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_bus_8.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer_bus_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_bus_8 " "Found entity 1: Multiplexer_bus_8" {  } { { "Multiplexer_bus_8.v" "" { Text "D:/Intel/logisimExample/Multiplexer_bus_8.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_bus_4.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer_bus_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_bus_4 " "Found entity 1: Multiplexer_bus_4" {  } { { "Multiplexer_bus_4.v" "" { Text "D:/Intel/logisimExample/Multiplexer_bus_4.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_bus_2.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer_bus_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_bus_2 " "Found entity 1: Multiplexer_bus_2" {  } { { "Multiplexer_bus_2.v" "" { Text "D:/Intel/logisimExample/Multiplexer_bus_2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_bus_16.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer_bus_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_bus_16 " "Found entity 1: Multiplexer_bus_16" {  } { { "Multiplexer_bus_16.v" "" { Text "D:/Intel/logisimExample/Multiplexer_bus_16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_4.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_4 " "Found entity 1: Multiplexer_4" {  } { { "Multiplexer_4.v" "" { Text "D:/Intel/logisimExample/Multiplexer_4.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/Intel/logisimExample/main.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l_2_bit_trigger_61c2be1b.v 1 1 " "Found 1 design units, including 1 entities, in source file l_2_bit_trigger_61c2be1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 L_2_bit_Trigger_61c2be1b " "Found entity 1: L_2_bit_Trigger_61c2be1b" {  } { { "L_2_bit_Trigger_61c2be1b.v" "" { Text "D:/Intel/logisimExample/L_2_bit_Trigger_61c2be1b.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logisimtoplevelshell.v 1 1 " "Found 1 design units, including 1 entities, in source file logisimtoplevelshell.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogisimToplevelShell " "Found entity 1: LogisimToplevelShell" {  } { { "LogisimToplevelShell.v" "" { Text "D:/Intel/logisimExample/LogisimToplevelShell.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logisimtickgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file logisimtickgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogisimTickGenerator " "Found entity 1: LogisimTickGenerator" {  } { { "LogisimTickGenerator.v" "" { Text "D:/Intel/logisimExample/LogisimTickGenerator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logisimcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file logisimcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogisimCounter " "Found entity 1: LogisimCounter" {  } { { "LogisimCounter.v" "" { Text "D:/Intel/logisimExample/LogisimCounter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logisimclockcomponent.v 1 1 " "Found 1 design units, including 1 entities, in source file logisimclockcomponent.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogisimClockComponent " "Found entity 1: LogisimClockComponent" {  } { { "LogisimClockComponent.v" "" { Text "D:/Intel/logisimExample/LogisimClockComponent.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer_8.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demultiplexer_8 " "Found entity 1: Demultiplexer_8" {  } { { "Demultiplexer_8.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_8.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer_2.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demultiplexer_2 " "Found entity 1: Demultiplexer_2" {  } { { "Demultiplexer_2.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer_16.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demultiplexer_16 " "Found entity 1: Demultiplexer_16" {  } { { "Demultiplexer_16.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_logic_0a78f3ad.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_logic_0a78f3ad.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Logic_0a78f3ad " "Found entity 1: Decode_Logic_0a78f3ad" {  } { { "Decode_Logic_0a78f3ad.v" "" { Text "D:/Intel/logisimExample/Decode_Logic_0a78f3ad.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_component.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER_COMPONENT " "Found entity 1: BUFFER_COMPONENT" {  } { { "BUFFER_COMPONENT.v" "" { Text "D:/Intel/logisimExample/BUFFER_COMPONENT.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_5_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate_5_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE_5_INPUTS " "Found entity 1: AND_GATE_5_INPUTS" {  } { { "AND_GATE_5_INPUTS.v" "" { Text "D:/Intel/logisimExample/AND_GATE_5_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_4_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate_4_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE_4_INPUTS " "Found entity 1: AND_GATE_4_INPUTS" {  } { { "AND_GATE_4_INPUTS.v" "" { Text "D:/Intel/logisimExample/AND_GATE_4_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_3_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate_3_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE_3_INPUTS " "Found entity 1: AND_GATE_3_INPUTS" {  } { { "AND_GATE_3_INPUTS.v" "" { Text "D:/Intel/logisimExample/AND_GATE_3_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE " "Found entity 1: AND_GATE" {  } { { "AND_GATE.v" "" { Text "D:/Intel/logisimExample/AND_GATE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Intel/logisimExample/ALU.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "D:/Intel/logisimExample/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585429183763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429183763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block2 " "Elaborating entity \"Block2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585429184048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:inst " "Elaborating entity \"main\" for hierarchy \"main:inst\"" {  } { { "Block2.bdf" "inst" { Schematic "D:/Intel/logisimExample/Block2.bdf" { { 24 240 400 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429184318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_bus_2 main:inst\|Multiplexer_bus_2:MUX_1 " "Elaborating entity \"Multiplexer_bus_2\" for hierarchy \"main:inst\|Multiplexer_bus_2:MUX_1\"" {  } { { "main.v" "MUX_1" { Text "D:/Intel/logisimExample/main.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429184681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_GATE main:inst\|NOT_GATE:GATE_1 " "Elaborating entity \"NOT_GATE\" for hierarchy \"main:inst\|NOT_GATE:GATE_1\"" {  } { { "main.v" "GATE_1" { Text "D:/Intel/logisimExample/main.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429184735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_bus_4 main:inst\|Multiplexer_bus_4:MUX_2 " "Elaborating entity \"Multiplexer_bus_4\" for hierarchy \"main:inst\|Multiplexer_bus_4:MUX_2\"" {  } { { "main.v" "MUX_2" { Text "D:/Intel/logisimExample/main.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429184766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_GATE main:inst\|AND_GATE:GATE_2 " "Elaborating entity \"AND_GATE\" for hierarchy \"main:inst\|AND_GATE:GATE_2\"" {  } { { "main.v" "GATE_2" { Text "D:/Intel/logisimExample/main.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429184797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 AND_GATE.v(40) " "Verilog HDL assignment warning at AND_GATE.v(40): truncated value with size 32 to match size of target (2)" {  } { { "AND_GATE.v" "" { Text "D:/Intel/logisimExample/AND_GATE.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429184820 "|Block2|main:inst|AND_GATE:GATE_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demultiplexer_2 main:inst\|Demultiplexer_2:DEMUX_1 " "Elaborating entity \"Demultiplexer_2\" for hierarchy \"main:inst\|Demultiplexer_2:DEMUX_1\"" {  } { { "main.v" "DEMUX_1" { Text "D:/Intel/logisimExample/main.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429184820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_2.v(26) " "Verilog HDL assignment warning at Demultiplexer_2.v(26): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_2.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_2.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429184851 "|logisimExample|main:inst|Demultiplexer_2:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_2.v(27) " "Verilog HDL assignment warning at Demultiplexer_2.v(27): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_2.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_2.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429184851 "|logisimExample|main:inst|Demultiplexer_2:DEMUX_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_GATE main:inst\|OR_GATE:GATE_4 " "Elaborating entity \"OR_GATE\" for hierarchy \"main:inst\|OR_GATE:GATE_4\"" {  } { { "main.v" "GATE_4" { Text "D:/Intel/logisimExample/main.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429184851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 OR_GATE.v(40) " "Verilog HDL assignment warning at OR_GATE.v(40): truncated value with size 32 to match size of target (2)" {  } { { "OR_GATE.v" "" { Text "D:/Intel/logisimExample/OR_GATE.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429184851 "|Block2|main:inst|OR_GATE:GATE_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR_GATE main:inst\|NOR_GATE:GATE_6 " "Elaborating entity \"NOR_GATE\" for hierarchy \"main:inst\|NOR_GATE:GATE_6\"" {  } { { "main.v" "GATE_6" { Text "D:/Intel/logisimExample/main.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429184866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 NOR_GATE.v(40) " "Verilog HDL assignment warning at NOR_GATE.v(40): truncated value with size 32 to match size of target (2)" {  } { { "NOR_GATE.v" "" { Text "D:/Intel/logisimExample/NOR_GATE.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429184898 "|Block2|main:inst|NOR_GATE:GATE_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_4 main:inst\|Multiplexer_4:MUX_3 " "Elaborating entity \"Multiplexer_4\" for hierarchy \"main:inst\|Multiplexer_4:MUX_3\"" {  } { { "main.v" "MUX_3" { Text "D:/Intel/logisimExample/main.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429184898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L_2_bit_Trigger_61c2be1b main:inst\|L_2_bit_Trigger_61c2be1b:FF " "Elaborating entity \"L_2_bit_Trigger_61c2be1b\" for hierarchy \"main:inst\|L_2_bit_Trigger_61c2be1b:FF\"" {  } { { "main.v" "FF" { Text "D:/Intel/logisimExample/main.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429184904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_FLIP_FLOP main:inst\|L_2_bit_Trigger_61c2be1b:FF\|REGISTER_FLIP_FLOP:REGISTER_FILE_1 " "Elaborating entity \"REGISTER_FLIP_FLOP\" for hierarchy \"main:inst\|L_2_bit_Trigger_61c2be1b:FF\|REGISTER_FLIP_FLOP:REGISTER_FILE_1\"" {  } { { "L_2_bit_Trigger_61c2be1b.v" "REGISTER_FILE_1" { Text "D:/Intel/logisimExample/L_2_bit_Trigger_61c2be1b.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429184920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC main:inst\|PC:PrCount " "Elaborating entity \"PC\" for hierarchy \"main:inst\|PC:PrCount\"" {  } { { "main.v" "PrCount" { Text "D:/Intel/logisimExample/main.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429184920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_GATE_3_INPUTS main:inst\|PC:PrCount\|AND_GATE_3_INPUTS:GATE_1 " "Elaborating entity \"AND_GATE_3_INPUTS\" for hierarchy \"main:inst\|PC:PrCount\|AND_GATE_3_INPUTS:GATE_1\"" {  } { { "PC.v" "GATE_1" { Text "D:/Intel/logisimExample/PC.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429184951 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AND_GATE_3_INPUTS.v(43) " "Verilog HDL assignment warning at AND_GATE_3_INPUTS.v(43): truncated value with size 32 to match size of target (3)" {  } { { "AND_GATE_3_INPUTS.v" "" { Text "D:/Intel/logisimExample/AND_GATE_3_INPUTS.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429184951 "|Block2|main:inst|PC:PrCount|AND_GATE_3_INPUTS:GATE_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_CPU_123wd main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1 " "Elaborating entity \"ROM_CPU_123wd\" for hierarchy \"main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\"" {  } { { "PC.v" "ROM_1" { Text "D:/Intel/logisimExample/PC.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429184951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogisimCounter main:inst\|PC:PrCount\|LogisimCounter:COUNTER_1 " "Elaborating entity \"LogisimCounter\" for hierarchy \"main:inst\|PC:PrCount\|LogisimCounter:COUNTER_1\"" {  } { { "PC.v" "COUNTER_1" { Text "D:/Intel/logisimExample/PC.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429184982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LogisimCounter.v(93) " "Verilog HDL assignment warning at LogisimCounter.v(93): truncated value with size 32 to match size of target (8)" {  } { { "LogisimCounter.v" "" { Text "D:/Intel/logisimExample/LogisimCounter.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429184998 "|Block2|main:inst|PC:PrCount|LogisimCounter:COUNTER_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LogisimCounter.v(97) " "Verilog HDL assignment warning at LogisimCounter.v(97): truncated value with size 32 to match size of target (8)" {  } { { "LogisimCounter.v" "" { Text "D:/Intel/logisimExample/LogisimCounter.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429184998 "|Block2|main:inst|PC:PrCount|LogisimCounter:COUNTER_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LogisimCounter.v(104) " "Verilog HDL assignment warning at LogisimCounter.v(104): truncated value with size 32 to match size of target (8)" {  } { { "LogisimCounter.v" "" { Text "D:/Intel/logisimExample/LogisimCounter.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429184998 "|Block2|main:inst|PC:PrCount|LogisimCounter:COUNTER_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_Logic_0a78f3ad main:inst\|Decode_Logic_0a78f3ad:Decode_Logic " "Elaborating entity \"Decode_Logic_0a78f3ad\" for hierarchy \"main:inst\|Decode_Logic_0a78f3ad:Decode_Logic\"" {  } { { "main.v" "Decode_Logic" { Text "D:/Intel/logisimExample/main.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429184998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demultiplexer_16 main:inst\|Decode_Logic_0a78f3ad:Decode_Logic\|Demultiplexer_16:DEMUX_1 " "Elaborating entity \"Demultiplexer_16\" for hierarchy \"main:inst\|Decode_Logic_0a78f3ad:Decode_Logic\|Demultiplexer_16:DEMUX_1\"" {  } { { "Decode_Logic_0a78f3ad.v" "DEMUX_1" { Text "D:/Intel/logisimExample/Decode_Logic_0a78f3ad.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429185020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_16.v(54) " "Verilog HDL assignment warning at Demultiplexer_16.v(54): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_16.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_16.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185051 "|Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|Demultiplexer_16:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_16.v(55) " "Verilog HDL assignment warning at Demultiplexer_16.v(55): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_16.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_16.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185051 "|Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|Demultiplexer_16:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_16.v(56) " "Verilog HDL assignment warning at Demultiplexer_16.v(56): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_16.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_16.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185051 "|Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|Demultiplexer_16:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_16.v(57) " "Verilog HDL assignment warning at Demultiplexer_16.v(57): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_16.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_16.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185051 "|Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|Demultiplexer_16:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_16.v(58) " "Verilog HDL assignment warning at Demultiplexer_16.v(58): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_16.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_16.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185051 "|Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|Demultiplexer_16:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_16.v(59) " "Verilog HDL assignment warning at Demultiplexer_16.v(59): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_16.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_16.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185051 "|Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|Demultiplexer_16:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_16.v(60) " "Verilog HDL assignment warning at Demultiplexer_16.v(60): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_16.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_16.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185051 "|Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|Demultiplexer_16:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_16.v(61) " "Verilog HDL assignment warning at Demultiplexer_16.v(61): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_16.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_16.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185051 "|Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|Demultiplexer_16:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_16.v(62) " "Verilog HDL assignment warning at Demultiplexer_16.v(62): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_16.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_16.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185051 "|Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|Demultiplexer_16:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_16.v(63) " "Verilog HDL assignment warning at Demultiplexer_16.v(63): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_16.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_16.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185051 "|Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|Demultiplexer_16:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_16.v(64) " "Verilog HDL assignment warning at Demultiplexer_16.v(64): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_16.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_16.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185051 "|Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|Demultiplexer_16:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_16.v(65) " "Verilog HDL assignment warning at Demultiplexer_16.v(65): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_16.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_16.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185051 "|Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|Demultiplexer_16:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_16.v(66) " "Verilog HDL assignment warning at Demultiplexer_16.v(66): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_16.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_16.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185051 "|Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|Demultiplexer_16:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_16.v(67) " "Verilog HDL assignment warning at Demultiplexer_16.v(67): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_16.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_16.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185051 "|Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|Demultiplexer_16:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_16.v(68) " "Verilog HDL assignment warning at Demultiplexer_16.v(68): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_16.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_16.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185051 "|Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|Demultiplexer_16:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_16.v(69) " "Verilog HDL assignment warning at Demultiplexer_16.v(69): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_16.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_16.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185051 "|Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|Demultiplexer_16:DEMUX_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_GATE_3_INPUTS main:inst\|Decode_Logic_0a78f3ad:Decode_Logic\|OR_GATE_3_INPUTS:GATE_3 " "Elaborating entity \"OR_GATE_3_INPUTS\" for hierarchy \"main:inst\|Decode_Logic_0a78f3ad:Decode_Logic\|OR_GATE_3_INPUTS:GATE_3\"" {  } { { "Decode_Logic_0a78f3ad.v" "GATE_3" { Text "D:/Intel/logisimExample/Decode_Logic_0a78f3ad.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429185051 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 OR_GATE_3_INPUTS.v(43) " "Verilog HDL assignment warning at OR_GATE_3_INPUTS.v(43): truncated value with size 32 to match size of target (3)" {  } { { "OR_GATE_3_INPUTS.v" "" { Text "D:/Intel/logisimExample/OR_GATE_3_INPUTS.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185067 "|Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|OR_GATE_3_INPUTS:GATE_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyALU main:inst\|MyALU:MyALU_1 " "Elaborating entity \"MyALU\" for hierarchy \"main:inst\|MyALU:MyALU_1\"" {  } { { "main.v" "MyALU_1" { Text "D:/Intel/logisimExample/main.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429185067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU main:inst\|MyALU:MyALU_1\|ALU:ALU_1 " "Elaborating entity \"ALU\" for hierarchy \"main:inst\|MyALU:MyALU_1\|ALU:ALU_1\"" {  } { { "MyALU.v" "ALU_1" { Text "D:/Intel/logisimExample/MyALU.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429185136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR_GATE_3_INPUTS main:inst\|MyALU:MyALU_1\|ALU:ALU_1\|NOR_GATE_3_INPUTS:GATE_6 " "Elaborating entity \"NOR_GATE_3_INPUTS\" for hierarchy \"main:inst\|MyALU:MyALU_1\|ALU:ALU_1\|NOR_GATE_3_INPUTS:GATE_6\"" {  } { { "ALU.v" "GATE_6" { Text "D:/Intel/logisimExample/ALU.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429185183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 NOR_GATE_3_INPUTS.v(43) " "Verilog HDL assignment warning at NOR_GATE_3_INPUTS.v(43): truncated value with size 32 to match size of target (3)" {  } { { "NOR_GATE_3_INPUTS.v" "" { Text "D:/Intel/logisimExample/NOR_GATE_3_INPUTS.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185205 "|Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_3_INPUTS:GATE_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR_GATE_4_INPUTS main:inst\|MyALU:MyALU_1\|ALU:ALU_1\|NOR_GATE_4_INPUTS:GATE_7 " "Elaborating entity \"NOR_GATE_4_INPUTS\" for hierarchy \"main:inst\|MyALU:MyALU_1\|ALU:ALU_1\|NOR_GATE_4_INPUTS:GATE_7\"" {  } { { "ALU.v" "GATE_7" { Text "D:/Intel/logisimExample/ALU.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429185205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NOR_GATE_4_INPUTS.v(46) " "Verilog HDL assignment warning at NOR_GATE_4_INPUTS.v(46): truncated value with size 32 to match size of target (4)" {  } { { "NOR_GATE_4_INPUTS.v" "" { Text "D:/Intel/logisimExample/NOR_GATE_4_INPUTS.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185221 "|Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_4_INPUTS:GATE_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER_COMPONENT main:inst\|MyALU:MyALU_1\|ALU:ALU_1\|BUFFER_COMPONENT:GATE_8 " "Elaborating entity \"BUFFER_COMPONENT\" for hierarchy \"main:inst\|MyALU:MyALU_1\|ALU:ALU_1\|BUFFER_COMPONENT:GATE_8\"" {  } { { "ALU.v" "GATE_8" { Text "D:/Intel/logisimExample/ALU.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429185221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_GATE_ONEHOT main:inst\|MyALU:MyALU_1\|ALU:ALU_1\|XOR_GATE_ONEHOT:GATE_15 " "Elaborating entity \"XOR_GATE_ONEHOT\" for hierarchy \"main:inst\|MyALU:MyALU_1\|ALU:ALU_1\|XOR_GATE_ONEHOT:GATE_15\"" {  } { { "ALU.v" "GATE_15" { Text "D:/Intel/logisimExample/ALU.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429185236 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 XOR_GATE_ONEHOT.v(40) " "Verilog HDL assignment warning at XOR_GATE_ONEHOT.v(40): truncated value with size 32 to match size of target (2)" {  } { { "XOR_GATE_ONEHOT.v" "" { Text "D:/Intel/logisimExample/XOR_GATE_ONEHOT.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185236 "|Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_GATE_5_INPUTS main:inst\|MyALU:MyALU_1\|ALU:ALU_1\|NAND_GATE_5_INPUTS:GATE_19 " "Elaborating entity \"NAND_GATE_5_INPUTS\" for hierarchy \"main:inst\|MyALU:MyALU_1\|ALU:ALU_1\|NAND_GATE_5_INPUTS:GATE_19\"" {  } { { "ALU.v" "GATE_19" { Text "D:/Intel/logisimExample/ALU.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429185252 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 NAND_GATE_5_INPUTS.v(49) " "Verilog HDL assignment warning at NAND_GATE_5_INPUTS.v(49): truncated value with size 32 to match size of target (5)" {  } { { "NAND_GATE_5_INPUTS.v" "" { Text "D:/Intel/logisimExample/NAND_GATE_5_INPUTS.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185268 "|Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|NAND_GATE_5_INPUTS:GATE_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_GATE_5_INPUTS main:inst\|MyALU:MyALU_1\|ALU:ALU_1\|AND_GATE_5_INPUTS:GATE_21 " "Elaborating entity \"AND_GATE_5_INPUTS\" for hierarchy \"main:inst\|MyALU:MyALU_1\|ALU:ALU_1\|AND_GATE_5_INPUTS:GATE_21\"" {  } { { "ALU.v" "GATE_21" { Text "D:/Intel/logisimExample/ALU.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429185268 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AND_GATE_5_INPUTS.v(49) " "Verilog HDL assignment warning at AND_GATE_5_INPUTS.v(49): truncated value with size 32 to match size of target (5)" {  } { { "AND_GATE_5_INPUTS.v" "" { Text "D:/Intel/logisimExample/AND_GATE_5_INPUTS.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185283 "|Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_5_INPUTS:GATE_21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_GATE_4_INPUTS main:inst\|MyALU:MyALU_1\|ALU:ALU_1\|AND_GATE_4_INPUTS:GATE_26 " "Elaborating entity \"AND_GATE_4_INPUTS\" for hierarchy \"main:inst\|MyALU:MyALU_1\|ALU:ALU_1\|AND_GATE_4_INPUTS:GATE_26\"" {  } { { "ALU.v" "GATE_26" { Text "D:/Intel/logisimExample/ALU.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429185299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AND_GATE_4_INPUTS.v(46) " "Verilog HDL assignment warning at AND_GATE_4_INPUTS.v(46): truncated value with size 32 to match size of target (4)" {  } { { "AND_GATE_4_INPUTS.v" "" { Text "D:/Intel/logisimExample/AND_GATE_4_INPUTS.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185305 "|Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_4_INPUTS:GATE_26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_GATE main:inst\|MyALU:MyALU_1\|ALU:ALU_1\|NAND_GATE:GATE_48 " "Elaborating entity \"NAND_GATE\" for hierarchy \"main:inst\|MyALU:MyALU_1\|ALU:ALU_1\|NAND_GATE:GATE_48\"" {  } { { "ALU.v" "GATE_48" { Text "D:/Intel/logisimExample/ALU.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429185337 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 NAND_GATE.v(40) " "Verilog HDL assignment warning at NAND_GATE.v(40): truncated value with size 32 to match size of target (2)" {  } { { "NAND_GATE.v" "" { Text "D:/Intel/logisimExample/NAND_GATE.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185352 "|Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|NAND_GATE:GATE_48"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_GATE_4_INPUTS main:inst\|MyALU:MyALU_1\|ALU:ALU_1\|NAND_GATE_4_INPUTS:GATE_56 " "Elaborating entity \"NAND_GATE_4_INPUTS\" for hierarchy \"main:inst\|MyALU:MyALU_1\|ALU:ALU_1\|NAND_GATE_4_INPUTS:GATE_56\"" {  } { { "ALU.v" "GATE_56" { Text "D:/Intel/logisimExample/ALU.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429185352 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NAND_GATE_4_INPUTS.v(46) " "Verilog HDL assignment warning at NAND_GATE_4_INPUTS.v(46): truncated value with size 32 to match size of target (4)" {  } { { "NAND_GATE_4_INPUTS.v" "" { Text "D:/Intel/logisimExample/NAND_GATE_4_INPUTS.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185368 "|Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|NAND_GATE_4_INPUTS:GATE_56"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers main:inst\|Registers:RegFile " "Elaborating entity \"Registers\" for hierarchy \"main:inst\|Registers:RegFile\"" {  } { { "main.v" "RegFile" { Text "D:/Intel/logisimExample/main.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429185383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_bus_8 main:inst\|Registers:RegFile\|Multiplexer_bus_8:MUX_1 " "Elaborating entity \"Multiplexer_bus_8\" for hierarchy \"main:inst\|Registers:RegFile\|Multiplexer_bus_8:MUX_1\"" {  } { { "Registers.v" "MUX_1" { Text "D:/Intel/logisimExample/Registers.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429185453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demultiplexer_8 main:inst\|Registers:RegFile\|Demultiplexer_8:DEMUX_1 " "Elaborating entity \"Demultiplexer_8\" for hierarchy \"main:inst\|Registers:RegFile\|Demultiplexer_8:DEMUX_1\"" {  } { { "Registers.v" "DEMUX_1" { Text "D:/Intel/logisimExample/Registers.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429185484 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_8.v(38) " "Verilog HDL assignment warning at Demultiplexer_8.v(38): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_8.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_8.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185506 "|Block2|main:inst|Registers:RegFile|Demultiplexer_8:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_8.v(39) " "Verilog HDL assignment warning at Demultiplexer_8.v(39): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_8.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_8.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185506 "|Block2|main:inst|Registers:RegFile|Demultiplexer_8:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_8.v(40) " "Verilog HDL assignment warning at Demultiplexer_8.v(40): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_8.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_8.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185506 "|Block2|main:inst|Registers:RegFile|Demultiplexer_8:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_8.v(41) " "Verilog HDL assignment warning at Demultiplexer_8.v(41): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_8.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_8.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185506 "|Block2|main:inst|Registers:RegFile|Demultiplexer_8:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_8.v(42) " "Verilog HDL assignment warning at Demultiplexer_8.v(42): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_8.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_8.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185506 "|Block2|main:inst|Registers:RegFile|Demultiplexer_8:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_8.v(43) " "Verilog HDL assignment warning at Demultiplexer_8.v(43): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_8.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_8.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185506 "|Block2|main:inst|Registers:RegFile|Demultiplexer_8:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_8.v(44) " "Verilog HDL assignment warning at Demultiplexer_8.v(44): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_8.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_8.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185506 "|Block2|main:inst|Registers:RegFile|Demultiplexer_8:DEMUX_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Demultiplexer_8.v(45) " "Verilog HDL assignment warning at Demultiplexer_8.v(45): truncated value with size 32 to match size of target (1)" {  } { { "Demultiplexer_8.v" "" { Text "D:/Intel/logisimExample/Demultiplexer_8.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585429185506 "|Block2|main:inst|Registers:RegFile|Demultiplexer_8:DEMUX_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyTrigger main:inst\|Registers:RegFile\|MyTrigger:MyTrigger_8 " "Elaborating entity \"MyTrigger\" for hierarchy \"main:inst\|Registers:RegFile\|MyTrigger:MyTrigger_8\"" {  } { { "Registers.v" "MyTrigger_8" { Text "D:/Intel/logisimExample/Registers.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429185506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_FLIP_FLOP main:inst\|Registers:RegFile\|MyTrigger:MyTrigger_8\|REGISTER_FLIP_FLOP:REGISTER_FILE_1 " "Elaborating entity \"REGISTER_FLIP_FLOP\" for hierarchy \"main:inst\|Registers:RegFile\|MyTrigger:MyTrigger_8\|REGISTER_FLIP_FLOP:REGISTER_FILE_1\"" {  } { { "MyTrigger.v" "REGISTER_FILE_1" { Text "D:/Intel/logisimExample/MyTrigger.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429185522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyRam main:inst\|MyRam:RAM_CPU " "Elaborating entity \"MyRam\" for hierarchy \"main:inst\|MyRam:RAM_CPU\"" {  } { { "main.v" "RAM_CPU" { Text "D:/Intel/logisimExample/main.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429185553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_bus_16 main:inst\|MyRam:RAM_CPU\|Multiplexer_bus_16:MUX_1 " "Elaborating entity \"Multiplexer_bus_16\" for hierarchy \"main:inst\|MyRam:RAM_CPU\|Multiplexer_bus_16:MUX_1\"" {  } { { "MyRam.v" "MUX_1" { Text "D:/Intel/logisimExample/MyRam.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429185584 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|Multiplexer_bus_2:MUX_4\|s_selected_vector~0 " "Found clock multiplexer main:inst\|Multiplexer_bus_2:MUX_4\|s_selected_vector~0" {  } { { "Multiplexer_bus_2.v" "" { Text "D:/Intel/logisimExample/Multiplexer_bus_2.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429186572 "|Block2|main:inst|Multiplexer_bus_2:MUX_4|s_selected_vector~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|Registers:RegFile\|Multiplexer_bus_8:MUX_1\|Mux2 " "Found clock multiplexer main:inst\|Registers:RegFile\|Multiplexer_bus_8:MUX_1\|Mux2" {  } { { "Multiplexer_bus_8.v" "" { Text "D:/Intel/logisimExample/Multiplexer_bus_8.v" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429186572 "|Block2|main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_1|Mux2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|Registers:RegFile\|Multiplexer_bus_8:MUX_2\|Mux2 " "Found clock multiplexer main:inst\|Registers:RegFile\|Multiplexer_bus_8:MUX_2\|Mux2" {  } { { "Multiplexer_bus_8.v" "" { Text "D:/Intel/logisimExample/Multiplexer_bus_8.v" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429186572 "|Block2|main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_2|Mux2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|Multiplexer_bus_2:MUX_4\|s_selected_vector~1 " "Found clock multiplexer main:inst\|Multiplexer_bus_2:MUX_4\|s_selected_vector~1" {  } { { "Multiplexer_bus_2.v" "" { Text "D:/Intel/logisimExample/Multiplexer_bus_2.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429186572 "|Block2|main:inst|Multiplexer_bus_2:MUX_4|s_selected_vector~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|Registers:RegFile\|Multiplexer_bus_8:MUX_1\|Mux1 " "Found clock multiplexer main:inst\|Registers:RegFile\|Multiplexer_bus_8:MUX_1\|Mux1" {  } { { "Multiplexer_bus_8.v" "" { Text "D:/Intel/logisimExample/Multiplexer_bus_8.v" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429186572 "|Block2|main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_1|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|Registers:RegFile\|Multiplexer_bus_8:MUX_2\|Mux1 " "Found clock multiplexer main:inst\|Registers:RegFile\|Multiplexer_bus_8:MUX_2\|Mux1" {  } { { "Multiplexer_bus_8.v" "" { Text "D:/Intel/logisimExample/Multiplexer_bus_8.v" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429186572 "|Block2|main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_2|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|Multiplexer_bus_2:MUX_4\|s_selected_vector~2 " "Found clock multiplexer main:inst\|Multiplexer_bus_2:MUX_4\|s_selected_vector~2" {  } { { "Multiplexer_bus_2.v" "" { Text "D:/Intel/logisimExample/Multiplexer_bus_2.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429186572 "|Block2|main:inst|Multiplexer_bus_2:MUX_4|s_selected_vector~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|Registers:RegFile\|Multiplexer_bus_8:MUX_1\|Mux3 " "Found clock multiplexer main:inst\|Registers:RegFile\|Multiplexer_bus_8:MUX_1\|Mux3" {  } { { "Multiplexer_bus_8.v" "" { Text "D:/Intel/logisimExample/Multiplexer_bus_8.v" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429186572 "|Block2|main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_1|Mux3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|Registers:RegFile\|Multiplexer_bus_8:MUX_2\|Mux3 " "Found clock multiplexer main:inst\|Registers:RegFile\|Multiplexer_bus_8:MUX_2\|Mux3" {  } { { "Multiplexer_bus_8.v" "" { Text "D:/Intel/logisimExample/Multiplexer_bus_8.v" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429186572 "|Block2|main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_2|Mux3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|Multiplexer_bus_2:MUX_4\|s_selected_vector~3 " "Found clock multiplexer main:inst\|Multiplexer_bus_2:MUX_4\|s_selected_vector~3" {  } { { "Multiplexer_bus_2.v" "" { Text "D:/Intel/logisimExample/Multiplexer_bus_2.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429186572 "|Block2|main:inst|Multiplexer_bus_2:MUX_4|s_selected_vector~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|Registers:RegFile\|Multiplexer_bus_8:MUX_1\|Mux0 " "Found clock multiplexer main:inst\|Registers:RegFile\|Multiplexer_bus_8:MUX_1\|Mux0" {  } { { "Multiplexer_bus_8.v" "" { Text "D:/Intel/logisimExample/Multiplexer_bus_8.v" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429186572 "|Block2|main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_1|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|Registers:RegFile\|Multiplexer_bus_8:MUX_2\|Mux0 " "Found clock multiplexer main:inst\|Registers:RegFile\|Multiplexer_bus_8:MUX_2\|Mux0" {  } { { "Multiplexer_bus_8.v" "" { Text "D:/Intel/logisimExample/Multiplexer_bus_8.v" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429186572 "|Block2|main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_2|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1585429186572 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\|WideOr1~0 " "Found clock multiplexer main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\|WideOr1~0" {  } { { "ROM_CPU_123wd.v" "" { Text "D:/Intel/logisimExample/ROM_CPU_123wd.v" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429187612 "|Block2|main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1|WideOr1~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\|WideOr0~0 " "Found clock multiplexer main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\|WideOr0~0" {  } { { "ROM_CPU_123wd.v" "" { Text "D:/Intel/logisimExample/ROM_CPU_123wd.v" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429187612 "|Block2|main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1|WideOr0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\|WideOr2~0 " "Found clock multiplexer main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\|WideOr2~0" {  } { { "ROM_CPU_123wd.v" "" { Text "D:/Intel/logisimExample/ROM_CPU_123wd.v" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429187612 "|Block2|main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1|WideOr2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\|WideOr3~0 " "Found clock multiplexer main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\|WideOr3~0" {  } { { "ROM_CPU_123wd.v" "" { Text "D:/Intel/logisimExample/ROM_CPU_123wd.v" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429187612 "|Block2|main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1|WideOr3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\|WideOr4~0 " "Found clock multiplexer main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\|WideOr4~0" {  } { { "ROM_CPU_123wd.v" "" { Text "D:/Intel/logisimExample/ROM_CPU_123wd.v" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429187612 "|Block2|main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1|WideOr4~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\|WideOr5~0 " "Found clock multiplexer main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\|WideOr5~0" {  } { { "ROM_CPU_123wd.v" "" { Text "D:/Intel/logisimExample/ROM_CPU_123wd.v" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429187612 "|Block2|main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1|WideOr5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\|WideOr6~0 " "Found clock multiplexer main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\|WideOr6~0" {  } { { "ROM_CPU_123wd.v" "" { Text "D:/Intel/logisimExample/ROM_CPU_123wd.v" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429187612 "|Block2|main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1|WideOr6~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\|WideOr8~0 " "Found clock multiplexer main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\|WideOr8~0" {  } { { "ROM_CPU_123wd.v" "" { Text "D:/Intel/logisimExample/ROM_CPU_123wd.v" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429187612 "|Block2|main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1|WideOr8~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\|WideOr9~0 " "Found clock multiplexer main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\|WideOr9~0" {  } { { "ROM_CPU_123wd.v" "" { Text "D:/Intel/logisimExample/ROM_CPU_123wd.v" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429187612 "|Block2|main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1|WideOr9~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\|WideOr10~0 " "Found clock multiplexer main:inst\|PC:PrCount\|ROM_CPU_123wd:ROM_1\|WideOr10~0" {  } { { "ROM_CPU_123wd.v" "" { Text "D:/Intel/logisimExample/ROM_CPU_123wd.v" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1585429187612 "|Block2|main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1|WideOr10~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1585429187612 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1585429188693 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "AND_GATE_behavior.vhd 7 " "Ignored 7 assignments for entity \"AND_GATE_behavior.vhd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity AND_GATE_behavior.vhd " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity AND_GATE_behavior.vhd was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity AND_GATE_behavior.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity AND_GATE_behavior.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity AND_GATE_behavior.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity AND_GATE_behavior.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity AND_GATE_behavior.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity AND_GATE_behavior.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity AND_GATE_behavior.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity AND_GATE_behavior.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity AND_GATE_behavior.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity AND_GATE_behavior.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity AND_GATE_behavior.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity AND_GATE_behavior.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1585429192727 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "AND_GATE_entity.vhd 7 " "Ignored 7 assignments for entity \"AND_GATE_entity.vhd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity AND_GATE_entity.vhd " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity AND_GATE_entity.vhd was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity AND_GATE_entity.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity AND_GATE_entity.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity AND_GATE_entity.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity AND_GATE_entity.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity AND_GATE_entity.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity AND_GATE_entity.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity AND_GATE_entity.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity AND_GATE_entity.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity AND_GATE_entity.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity AND_GATE_entity.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity AND_GATE_entity.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity AND_GATE_entity.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1585429192727 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "LogisimToplevelShell_behavior.vhd 7 " "Ignored 7 assignments for entity \"LogisimToplevelShell_behavior.vhd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity LogisimToplevelShell_behavior.vhd " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity LogisimToplevelShell_behavior.vhd was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity LogisimToplevelShell_behavior.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity LogisimToplevelShell_behavior.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity LogisimToplevelShell_behavior.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity LogisimToplevelShell_behavior.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity LogisimToplevelShell_behavior.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity LogisimToplevelShell_behavior.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity LogisimToplevelShell_behavior.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity LogisimToplevelShell_behavior.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity LogisimToplevelShell_behavior.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity LogisimToplevelShell_behavior.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity LogisimToplevelShell_behavior.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity LogisimToplevelShell_behavior.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1585429192727 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "LogisimToplevelShell_entity.vhd 7 " "Ignored 7 assignments for entity \"LogisimToplevelShell_entity.vhd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity LogisimToplevelShell_entity.vhd " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity LogisimToplevelShell_entity.vhd was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity LogisimToplevelShell_entity.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity LogisimToplevelShell_entity.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity LogisimToplevelShell_entity.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity LogisimToplevelShell_entity.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity LogisimToplevelShell_entity.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity LogisimToplevelShell_entity.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity LogisimToplevelShell_entity.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity LogisimToplevelShell_entity.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity LogisimToplevelShell_entity.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity LogisimToplevelShell_entity.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity LogisimToplevelShell_entity.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity LogisimToplevelShell_entity.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1585429192727 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "main_behavior.vhd 7 " "Ignored 7 assignments for entity \"main_behavior.vhd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity main_behavior.vhd " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity main_behavior.vhd was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity main_behavior.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity main_behavior.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity main_behavior.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity main_behavior.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity main_behavior.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity main_behavior.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity main_behavior.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity main_behavior.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity main_behavior.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity main_behavior.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity main_behavior.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity main_behavior.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1585429192727 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "main_entity.vhd 7 " "Ignored 7 assignments for entity \"main_entity.vhd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity main_entity.vhd " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity main_entity.vhd was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity main_entity.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity main_entity.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity main_entity.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity main_entity.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity main_entity.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity main_entity.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity main_entity.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity main_entity.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity main_entity.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity main_entity.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity main_entity.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity main_entity.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585429192727 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1585429192727 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1585429193375 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585429193375 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "423 " "Implemented 423 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1585429194047 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1585429194047 ""} { "Info" "ICUT_CUT_TM_LCELLS" "386 " "Implemented 386 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1585429194047 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1585429194047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585429194147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 28 22:59:54 2020 " "Processing ended: Sat Mar 28 22:59:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585429194147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585429194147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585429194147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585429194147 ""}
