// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Thu Aug 26 17:24:46 2021
// Host        : Reginald-Bayeta running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/lab_05/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_vdma_0_0/zynq_base_axi_vdma_0_0_sim_netlist.v
// Design      : zynq_base_axi_vdma_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "zynq_base_axi_vdma_0_0,axi_vdma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_vdma,Vivado 2020.2" *) 
(* NotValidForBitStream *)
module zynq_base_axi_vdma_0_0
   (s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    mm2s_frame_ptr_out,
    s2mm_frame_ptr_out,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    mm2s_introut,
    s2mm_introut);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 74250000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_MM2S_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S_ACLK, ASSOCIATED_BUSIF M_AXI_MM2S, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN zynq_base_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input m_axi_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXIS_MM2S_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS_MM2S_ACLK, ASSOCIATED_BUSIF M_AXIS_MM2S, FREQ_HZ 74250000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input m_axis_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_S2MM_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_S2MM_ACLK, ASSOCIATED_BUSIF M_AXI_S2MM, FREQ_HZ 74250000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input m_axi_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXIS_S2MM_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_S2MM_ACLK, ASSOCIATED_BUSIF S_AXIS_S2MM, FREQ_HZ 74250000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input s_axis_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 74250000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [8:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [8:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:signal:video_frame_ptr:1.0 MM2S_FRAME_PTR_OUT FRAME_PTR" *) output [5:0]mm2s_frame_ptr_out;
  (* x_interface_info = "xilinx.com:signal:video_frame_ptr:1.0 S2MM_FRAME_PTR_OUT FRAME_PTR" *) output [5:0]s2mm_frame_ptr_out;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 8, PHASE 0.000, CLK_DOMAIN zynq_base_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_mm2s_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN" *) output [7:0]m_axi_mm2s_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE" *) output [2:0]m_axi_mm2s_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST" *) output [1:0]m_axi_mm2s_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT" *) output [2:0]m_axi_mm2s_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE" *) output [3:0]m_axi_mm2s_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID" *) output m_axi_mm2s_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY" *) input m_axi_mm2s_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA" *) input [63:0]m_axi_mm2s_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP" *) input [1:0]m_axi_mm2s_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST" *) input m_axi_mm2s_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID" *) input m_axi_mm2s_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY" *) output m_axi_mm2s_rready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS_MM2S, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 74250000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [23:0]m_axis_mm2s_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP" *) output [2:0]m_axis_mm2s_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TUSER" *) output [0:0]m_axis_mm2s_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID" *) output m_axis_mm2s_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY" *) input m_axis_mm2s_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST" *) output m_axis_mm2s_tlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_S2MM, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 2, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 74250000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, NUM_READ_OUTSTANDING 2, MAX_BURST_LENGTH 8, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_s2mm_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN" *) output [7:0]m_axi_s2mm_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE" *) output [2:0]m_axi_s2mm_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST" *) output [1:0]m_axi_s2mm_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT" *) output [2:0]m_axi_s2mm_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE" *) output [3:0]m_axi_s2mm_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID" *) output m_axi_s2mm_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY" *) input m_axi_s2mm_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA" *) output [63:0]m_axi_s2mm_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB" *) output [7:0]m_axi_s2mm_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST" *) output m_axi_s2mm_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID" *) output m_axi_s2mm_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY" *) input m_axi_s2mm_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP" *) input [1:0]m_axi_s2mm_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID" *) input m_axi_s2mm_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY" *) output m_axi_s2mm_bready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_S2MM, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 74250000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) input [23:0]s_axis_s2mm_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP" *) input [2:0]s_axis_s2mm_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TUSER" *) input [0:0]s_axis_s2mm_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID" *) input s_axis_s2mm_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY" *) output s_axis_s2mm_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST" *) input s_axis_s2mm_tlast;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output mm2s_introut;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME S2MM_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output s2mm_introut;

  wire \<const0> ;
  wire \<const1> ;
  wire axi_resetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire [2:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [1:0]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [3:0]\^m_axi_s2mm_awlen ;
  wire m_axi_s2mm_awready;
  wire [1:0]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire [5:0]mm2s_frame_ptr_out;
  wire mm2s_introut;
  wire [5:0]s2mm_frame_ptr_out;
  wire s2mm_introut;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire s_axis_s2mm_aclk;
  wire [23:0]s_axis_s2mm_tdata;
  wire [2:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire [0:0]s_axis_s2mm_tuser;
  wire s_axis_s2mm_tvalid;
  wire NLW_U0_m_axi_sg_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_rready_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_empty_UNCONNECTED;
  wire NLW_U0_mm2s_fsync_out_UNCONNECTED;
  wire NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_mm2s_prmtr_update_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_almost_full_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_full_UNCONNECTED;
  wire NLW_U0_s2mm_fsync_out_UNCONNECTED;
  wire NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_prmtr_update_UNCONNECTED;
  wire [63:0]NLW_U0_axi_vdma_tstvec_UNCONNECTED;
  wire [1:1]NLW_U0_m_axi_mm2s_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_arcache_UNCONNECTED;
  wire [7:3]NLW_U0_m_axi_mm2s_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_mm2s_arprot_UNCONNECTED;
  wire [2:2]NLW_U0_m_axi_mm2s_arsize_UNCONNECTED;
  wire [1:1]NLW_U0_m_axi_s2mm_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awcache_UNCONNECTED;
  wire [7:4]NLW_U0_m_axi_s2mm_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awprot_UNCONNECTED;
  wire [2:2]NLW_U0_m_axi_s2mm_awsize_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arsize_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_bresp_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_rresp_UNCONNECTED;

  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3] = \<const0> ;
  assign m_axi_mm2s_arlen[2:0] = \^m_axi_mm2s_arlen [2:0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1:0] = \^m_axi_mm2s_arsize [1:0];
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const1> ;
  assign m_axi_s2mm_awcache[0] = \<const1> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4] = \<const0> ;
  assign m_axi_s2mm_awlen[3:0] = \^m_axi_s2mm_awlen [3:0];
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1:0] = \^m_axi_s2mm_awsize [1:0];
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_DLYTMR_RESOLUTION = "125" *) 
  (* C_DYNAMIC_RESOLUTION = "1" *) 
  (* C_ENABLE_DEBUG_ALL = "0" *) 
  (* C_ENABLE_DEBUG_INFO_0 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_1 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_11 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_12 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_14 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_15 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_3 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_4 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_6 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_7 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_9 = "0" *) 
  (* C_ENABLE_VERT_FLIP = "0" *) 
  (* C_ENABLE_VIDPRMTR_READS = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FLUSH_ON_FSYNC = "1" *) 
  (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) 
  (* C_INCLUDE_MM2S = "1" *) 
  (* C_INCLUDE_MM2S_DRE = "0" *) 
  (* C_INCLUDE_MM2S_SF = "0" *) 
  (* C_INCLUDE_S2MM = "1" *) 
  (* C_INCLUDE_S2MM_DRE = "0" *) 
  (* C_INCLUDE_S2MM_SF = "1" *) 
  (* C_INCLUDE_SG = "0" *) 
  (* C_INSTANCE = "axi_vdma" *) 
  (* C_MM2S_GENLOCK_MODE = "3" *) 
  (* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_MM2S_GENLOCK_REPEAT_EN = "0" *) 
  (* C_MM2S_LINEBUFFER_DEPTH = "512" *) 
  (* C_MM2S_LINEBUFFER_THRESH = "4" *) 
  (* C_MM2S_MAX_BURST_LENGTH = "8" *) 
  (* C_MM2S_SOF_ENABLE = "1" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "24" *) 
  (* C_M_AXIS_MM2S_TUSER_BITS = "1" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "64" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "64" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_NUM_FSTORES = "1" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "1" *) 
  (* C_S2MM_GENLOCK_MODE = "2" *) 
  (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_S2MM_GENLOCK_REPEAT_EN = "1" *) 
  (* C_S2MM_LINEBUFFER_DEPTH = "512" *) 
  (* C_S2MM_LINEBUFFER_THRESH = "4" *) 
  (* C_S2MM_MAX_BURST_LENGTH = "8" *) 
  (* C_S2MM_SOF_ENABLE = "1" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "24" *) 
  (* C_S_AXIS_S2MM_TUSER_BITS = "1" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* C_USE_FSYNC = "1" *) 
  (* C_USE_MM2S_FSYNC = "0" *) 
  (* C_USE_S2MM_FSYNC = "2" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  (* iptype = "PERIPHERAL" *) 
  (* run_ngcbuild = "TRUE" *) 
  zynq_base_axi_vdma_0_0_axi_vdma U0
       (.axi_resetn(axi_resetn),
        .axi_vdma_tstvec(NLW_U0_axi_vdma_tstvec_UNCONNECTED[63:0]),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst({NLW_U0_m_axi_mm2s_arburst_UNCONNECTED[1],\^m_axi_mm2s_arburst }),
        .m_axi_mm2s_arcache(NLW_U0_m_axi_mm2s_arcache_UNCONNECTED[3:0]),
        .m_axi_mm2s_arlen({NLW_U0_m_axi_mm2s_arlen_UNCONNECTED[7:3],\^m_axi_mm2s_arlen }),
        .m_axi_mm2s_arprot(NLW_U0_m_axi_mm2s_arprot_UNCONNECTED[2:0]),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize({NLW_U0_m_axi_mm2s_arsize_UNCONNECTED[2],\^m_axi_mm2s_arsize }),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst({NLW_U0_m_axi_s2mm_awburst_UNCONNECTED[1],\^m_axi_s2mm_awburst }),
        .m_axi_s2mm_awcache(NLW_U0_m_axi_s2mm_awcache_UNCONNECTED[3:0]),
        .m_axi_s2mm_awlen({NLW_U0_m_axi_s2mm_awlen_UNCONNECTED[7:4],\^m_axi_s2mm_awlen }),
        .m_axi_s2mm_awprot(NLW_U0_m_axi_s2mm_awprot_UNCONNECTED[2:0]),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize({NLW_U0_m_axi_s2mm_awsize_UNCONNECTED[2],\^m_axi_s2mm_awsize }),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axi_sg_aclk(1'b0),
        .m_axi_sg_araddr(NLW_U0_m_axi_sg_araddr_UNCONNECTED[31:0]),
        .m_axi_sg_arburst(NLW_U0_m_axi_sg_arburst_UNCONNECTED[1:0]),
        .m_axi_sg_arcache(NLW_U0_m_axi_sg_arcache_UNCONNECTED[3:0]),
        .m_axi_sg_arlen(NLW_U0_m_axi_sg_arlen_UNCONNECTED[7:0]),
        .m_axi_sg_arprot(NLW_U0_m_axi_sg_arprot_UNCONNECTED[2:0]),
        .m_axi_sg_arready(1'b0),
        .m_axi_sg_arsize(NLW_U0_m_axi_sg_arsize_UNCONNECTED[2:0]),
        .m_axi_sg_arvalid(NLW_U0_m_axi_sg_arvalid_UNCONNECTED),
        .m_axi_sg_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_sg_rlast(1'b0),
        .m_axi_sg_rready(NLW_U0_m_axi_sg_rready_UNCONNECTED),
        .m_axi_sg_rresp({1'b0,1'b0}),
        .m_axi_sg_rvalid(1'b0),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_buffer_almost_empty(NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED),
        .mm2s_buffer_empty(NLW_U0_mm2s_buffer_empty_UNCONNECTED),
        .mm2s_frame_ptr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .mm2s_fsync(1'b0),
        .mm2s_fsync_out(NLW_U0_mm2s_fsync_out_UNCONNECTED),
        .mm2s_introut(mm2s_introut),
        .mm2s_prmry_reset_out_n(NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED),
        .mm2s_prmtr_update(NLW_U0_mm2s_prmtr_update_UNCONNECTED),
        .s2mm_buffer_almost_full(NLW_U0_s2mm_buffer_almost_full_UNCONNECTED),
        .s2mm_buffer_full(NLW_U0_s2mm_buffer_full_UNCONNECTED),
        .s2mm_frame_ptr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s2mm_frame_ptr_out(s2mm_frame_ptr_out),
        .s2mm_fsync(1'b0),
        .s2mm_fsync_out(NLW_U0_s2mm_fsync_out_UNCONNECTED),
        .s2mm_introut(s2mm_introut),
        .s2mm_prmry_reset_out_n(NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED),
        .s2mm_prmtr_update(NLW_U0_s2mm_prmtr_update_UNCONNECTED),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr({1'b0,s_axi_lite_araddr[7:2],1'b0,1'b0}),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr({1'b0,s_axi_lite_awaddr[7:2],1'b0,1'b0}),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(NLW_U0_s_axi_lite_bresp_UNCONNECTED[1:0]),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(NLW_U0_s_axi_lite_rresp_UNCONNECTED[1:0]),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tuser(s_axis_s2mm_tuser),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover" *) 
module zynq_base_axi_vdma_0_0_axi_datamover
   (empty,
    sig_rst2all_stop_request,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    lsig_cmd_loaded,
    sig_s_ready_out_reg,
    sig_s_ready_dup3_reg,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    sig_rst2all_stop_request_0,
    E,
    sig_halt_cmplt_reg,
    mm2s_halt_cmplt,
    halt_i_reg,
    sig_halt_cmplt_reg_0,
    s2mm_halt_cmplt,
    Q,
    m_axi_mm2s_rready,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    \hsize_vid_reg[15] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    rd_en,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    \INFERRED_GEN.cnt_i_reg[2]_2 ,
    \INFERRED_GEN.cnt_i_reg[2]_3 ,
    \INFERRED_GEN.cnt_i_reg[2]_4 ,
    \INFERRED_GEN.cnt_i_reg[2]_5 ,
    S,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_bready,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    out,
    sig_s_h_halt_reg_reg,
    m_axi_s2mm_aclk,
    dout,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_h_halt_reg_reg_0,
    mm2s_halt,
    cmnd_wr,
    mm2s_dmacr,
    datamover_idle,
    s2mm_halt,
    cmnd_wr_1,
    s2mm_dmacr,
    datamover_idle_2,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    s_axis_mm2s_cmd_tvalid,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    m_axi_mm2s_arready,
    sig_s_ready_dup_reg,
    m_axi_s2mm_wready,
    m_axi_s2mm_awready,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    in,
    \sig_input_addr_reg_reg[31] ,
    m_axi_s2mm_bresp,
    D,
    s_axis_s2mm_cmd_tvalid,
    m_axi_s2mm_bvalid,
    m_axis_s2mm_sts_tready);
  output empty;
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output lsig_cmd_loaded;
  output sig_s_ready_out_reg;
  output sig_s_ready_dup3_reg;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output sig_rst2all_stop_request_0;
  output [0:0]E;
  output sig_halt_cmplt_reg;
  output mm2s_halt_cmplt;
  output [0:0]halt_i_reg;
  output sig_halt_cmplt_reg_0;
  output s2mm_halt_cmplt;
  output [0:0]Q;
  output m_axi_mm2s_rready;
  output [36:0]\INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  output \sig_strb_skid_reg_reg[1] ;
  output \sig_strb_skid_reg_reg[2] ;
  output [0:0]\hsize_vid_reg[15] ;
  output [15:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  output rd_en;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output \INFERRED_GEN.cnt_i_reg[2]_2 ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2]_3 ;
  output \INFERRED_GEN.cnt_i_reg[2]_4 ;
  output \INFERRED_GEN.cnt_i_reg[2]_5 ;
  output [0:0]S;
  output [31:0]m_axi_mm2s_araddr;
  output [2:0]m_axi_mm2s_arlen;
  output [1:0]m_axi_mm2s_arsize;
  output [31:0]m_axi_s2mm_awaddr;
  output [3:0]m_axi_s2mm_awlen;
  output [1:0]m_axi_s2mm_awsize;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_bready;
  input m_axi_mm2s_aclk;
  input [63:0]m_axi_mm2s_rdata;
  input out;
  input sig_s_h_halt_reg_reg;
  input m_axi_s2mm_aclk;
  input [36:0]dout;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_h_halt_reg_reg_0;
  input mm2s_halt;
  input cmnd_wr;
  input [0:0]mm2s_dmacr;
  input datamover_idle;
  input s2mm_halt;
  input cmnd_wr_1;
  input [0:0]s2mm_dmacr;
  input datamover_idle_2;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  input s_axis_mm2s_cmd_tvalid;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_arready;
  input sig_s_ready_dup_reg;
  input m_axi_s2mm_wready;
  input m_axi_s2mm_awready;
  input [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input [48:0]in;
  input [48:0]\sig_input_addr_reg_reg[31] ;
  input [1:0]m_axi_s2mm_bresp;
  input [1:0]D;
  input s_axis_s2mm_cmd_tvalid;
  input m_axi_s2mm_bvalid;
  input m_axis_s2mm_sts_tready;

  wire [1:0]D;
  wire [0:0]E;
  wire [15:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire [36:0]\INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_2 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_3 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_4 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_5 ;
  wire [0:0]Q;
  wire [0:0]S;
  wire cmnd_wr;
  wire cmnd_wr_1;
  wire datamover_idle;
  wire datamover_idle_2;
  wire [36:0]dout;
  wire empty;
  wire [0:0]halt_i_reg;
  wire [0:0]\hsize_vid_reg[15] ;
  wire [48:0]in;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [2:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_s2mm_sts_tready;
  wire [0:0]mm2s_dmacr;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire rd_en;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s_axis_mm2s_cmd_tvalid;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_cmplt_reg;
  wire sig_halt_cmplt_reg_0;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_rst2all_stop_request;
  wire sig_rst2all_stop_request_0;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_s_ready_dup3_reg;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_out_reg;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;

  zynq_base_axi_vdma_0_0_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.E(E),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg (lsig_cmd_loaded),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 (\INCLUDE_UNPACKING.lsig_cmd_loaded_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .cmnd_wr(cmnd_wr),
        .datamover_idle(datamover_idle),
        .empty(empty),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg));
  zynq_base_axi_vdma_0_0_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.D(D),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2]_2 ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_4 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_5 ),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_3 ),
        .S(S),
        .cmnd_wr_1(cmnd_wr_1),
        .datamover_idle_2(datamover_idle_2),
        .dout(dout),
        .halt_i_reg(halt_i_reg),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(sig_s_ready_dup3_reg),
        .rd_en(rd_en),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg_0),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .sig_rst2all_stop_request_0(sig_rst2all_stop_request_0),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg_0),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_addr_cntl
   (out,
    sig_posted_to_axi_reg_0,
    FIFO_Full_reg,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_calc_error_reg_reg_0,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg,
    sig_mstr2addr_cmd_valid,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_halt_reg_dly3,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_mm2s_arready,
    in);
  output out;
  output sig_posted_to_axi_reg_0;
  output FIFO_Full_reg;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output sig_calc_error_reg_reg_0;
  output [31:0]m_axi_mm2s_araddr;
  output [2:0]m_axi_mm2s_arlen;
  output [1:0]m_axi_mm2s_arsize;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_halt_reg_dly3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_mm2s_arready;
  input [36:0]in;

  wire FIFO_Full_reg;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ;
  wire [0:0]SS;
  wire [36:0]in;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [2:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire [50:4]sig_aq_fifo_data_out;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg[31]_i_1_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_sf_allow_addr_req;

  assign out = sig_posted_to_axi_2;
  assign sig_posted_to_axi_reg_0 = sig_posted_to_axi;
  zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized1_41 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .SS(SS),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({sig_aq_fifo_data_out[50],sig_aq_fifo_data_out[47],sig_aq_fifo_data_out[45:44],sig_aq_fifo_data_out[38:4]}),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .Q(m_axi_mm2s_arvalid),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1FFF)) 
    sig_halt_cmplt_i_2
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_empty),
        .I2(sig_halt_reg_dly3),
        .I3(sig_data2addr_stop_req),
        .O(sig_calc_error_reg_reg_0));
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_addr_reg[31]_i_1 
       (.I0(sig_addr2rsc_calc_error),
        .I1(m_axi_mm2s_arready),
        .I2(sig_addr_reg_full),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[4]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[14]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[15]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[16]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[17]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[18]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[19]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[20]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[21]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[22]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[23]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[5]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[24]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[25]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[26]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[27]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[28]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[29]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[30]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[31]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[32]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[33]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[6]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[34]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[35]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[7]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[8]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[9]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[10]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[11]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[12]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[13]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[47]),
        .Q(m_axi_mm2s_arburst),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[36]),
        .Q(m_axi_mm2s_arlen[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[37]),
        .Q(m_axi_mm2s_arlen[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[38]),
        .Q(m_axi_mm2s_arlen[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[44]),
        .Q(m_axi_mm2s_arsize[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[45]),
        .Q(m_axi_mm2s_arsize[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_addr_cntl__parameterized0
   (out,
    FIFO_Full_reg,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_init_done,
    sig_inhibit_rdy_n,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg,
    sig_mstr2addr_cmd_valid,
    sig_halt_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_s2mm_awready,
    in);
  output out;
  output FIFO_Full_reg;
  output sig_addr_reg_empty;
  output sig_addr2wsc_calc_error;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output [31:0]m_axi_s2mm_awaddr;
  output [3:0]m_axi_s2mm_awlen;
  output [1:0]m_axi_s2mm_awsize;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_halt_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_s2mm_awready;
  input [37:0]in;

  wire FIFO_Full_reg;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire p_0_in;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire [50:4]sig_aq_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg[31]_i_1__0_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  assign out = sig_posted_to_axi;
  zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sig_addr_reg_empty),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_aq_fifo_data_out[50],sig_aq_fifo_data_out[47],sig_aq_fifo_data_out[45:44],sig_aq_fifo_data_out[39:4]}),
        .p_0_in(p_0_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_0_in),
        .Q(m_axi_s2mm_awvalid),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[50]),
        .Q(sig_addr2wsc_calc_error),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \sig_next_addr_reg[31]_i_1__0 
       (.I0(sig_addr_reg_full),
        .I1(m_axi_s2mm_awready),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[4]),
        .Q(m_axi_s2mm_awaddr[0]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[14]),
        .Q(m_axi_s2mm_awaddr[10]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[15]),
        .Q(m_axi_s2mm_awaddr[11]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[16]),
        .Q(m_axi_s2mm_awaddr[12]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[17]),
        .Q(m_axi_s2mm_awaddr[13]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[18]),
        .Q(m_axi_s2mm_awaddr[14]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[19]),
        .Q(m_axi_s2mm_awaddr[15]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[20]),
        .Q(m_axi_s2mm_awaddr[16]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[21]),
        .Q(m_axi_s2mm_awaddr[17]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[22]),
        .Q(m_axi_s2mm_awaddr[18]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[23]),
        .Q(m_axi_s2mm_awaddr[19]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[5]),
        .Q(m_axi_s2mm_awaddr[1]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[24]),
        .Q(m_axi_s2mm_awaddr[20]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[25]),
        .Q(m_axi_s2mm_awaddr[21]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[26]),
        .Q(m_axi_s2mm_awaddr[22]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[27]),
        .Q(m_axi_s2mm_awaddr[23]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[28]),
        .Q(m_axi_s2mm_awaddr[24]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[29]),
        .Q(m_axi_s2mm_awaddr[25]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[30]),
        .Q(m_axi_s2mm_awaddr[26]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[31]),
        .Q(m_axi_s2mm_awaddr[27]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[32]),
        .Q(m_axi_s2mm_awaddr[28]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[33]),
        .Q(m_axi_s2mm_awaddr[29]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[6]),
        .Q(m_axi_s2mm_awaddr[2]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[34]),
        .Q(m_axi_s2mm_awaddr[30]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[35]),
        .Q(m_axi_s2mm_awaddr[31]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[7]),
        .Q(m_axi_s2mm_awaddr[3]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[8]),
        .Q(m_axi_s2mm_awaddr[4]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[9]),
        .Q(m_axi_s2mm_awaddr[5]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[10]),
        .Q(m_axi_s2mm_awaddr[6]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[11]),
        .Q(m_axi_s2mm_awaddr[7]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[12]),
        .Q(m_axi_s2mm_awaddr[8]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[13]),
        .Q(m_axi_s2mm_awaddr[9]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[47]),
        .Q(m_axi_s2mm_awburst),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[36]),
        .Q(m_axi_s2mm_awlen[0]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[37]),
        .Q(m_axi_s2mm_awlen[1]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[38]),
        .Q(m_axi_s2mm_awlen[2]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[39]),
        .Q(m_axi_s2mm_awlen[3]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[44]),
        .Q(m_axi_s2mm_awsize[0]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[45]),
        .Q(m_axi_s2mm_awsize[1]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_cmd_status
   (sig_init_reg,
    FIFO_Full_reg,
    E,
    Q,
    sig_wr_fifo,
    sig_init_reg_reg,
    sig_init_reg_reg_0,
    sig_init_reg_reg_1,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_inhibit_rdy_n,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    \INFERRED_GEN.cnt_i_reg[2]_2 ,
    out,
    SS,
    m_axi_mm2s_aclk,
    mm2s_halt,
    cmnd_wr,
    FIFO_Full_reg_0,
    D,
    s_axis_mm2s_cmd_tvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_rsc2stat_status_valid,
    in,
    slverr_i_reg);
  output sig_init_reg;
  output FIFO_Full_reg;
  output [0:0]E;
  output [1:0]Q;
  output sig_wr_fifo;
  output sig_init_reg_reg;
  output sig_init_reg_reg_0;
  output sig_init_reg_reg_1;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output sig_inhibit_rdy_n;
  output sig_inhibit_rdy_n_reg;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output \INFERRED_GEN.cnt_i_reg[2]_2 ;
  output [49:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input mm2s_halt;
  input cmnd_wr;
  input FIFO_Full_reg_0;
  input [0:0]D;
  input s_axis_mm2s_cmd_tvalid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_rsc2stat_status_valid;
  input [48:0]in;
  input [2:0]slverr_i_reg;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_2 ;
  wire I_CMD_FIFO_n_8;
  wire [1:0]Q;
  wire [0:0]SS;
  wire cmnd_wr;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_halt;
  wire [49:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_reg;
  wire sig_init_reg_reg;
  wire sig_init_reg_reg_0;
  wire sig_init_reg_reg_1;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;
  wire [2:0]slverr_i_reg;

  zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_2 ),
        .Q(\INFERRED_GEN.cnt_i_reg[2] ),
        .SS(SS),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg_1(sig_inhibit_rdy_n_reg),
        .sig_init_done(sig_init_done_2),
        .sig_init_done_reg_0(I_CMD_FIFO_n_8),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg));
  zynq_base_axi_vdma_0_0_axi_datamover_fifo_35 I_CMD_FIFO
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg_0),
        .Q(Q),
        .SS(SS),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sel(sig_wr_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_reg_reg_0(sig_init_reg),
        .sig_init_reg_reg_1(sig_init_reg_reg),
        .sig_init_reg_reg_2(sig_init_reg_reg_0),
        .sig_init_reg_reg_3(sig_init_reg_reg_1),
        .sig_init_reg_reg_4(I_CMD_FIFO_n_8));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_cmd_status__parameterized0
   (sig_init_done,
    sig_init_done_0,
    halt_i_reg,
    sig_inhibit_rdy_n_reg,
    \hsize_vid_reg[15] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    Q,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    S,
    \INFERRED_GEN.cnt_i_reg[2]_2 ,
    sig_inhibit_rdy_n_reg_0,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg,
    sig_init_done_reg_0,
    s2mm_halt,
    cmnd_wr_1,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    sig_input_reg_empty,
    sig_psm_halt,
    s_axis_s2mm_cmd_tvalid,
    sig_next_calc_error_reg,
    sig_dqual_reg_empty_reg,
    sig_wdc_status_going_full,
    m_axis_s2mm_sts_tready,
    \sig_input_addr_reg_reg[31] ,
    in);
  output sig_init_done;
  output sig_init_done_0;
  output [0:0]halt_i_reg;
  output sig_inhibit_rdy_n_reg;
  output [0:0]\hsize_vid_reg[15] ;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output [0:0]S;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  output sig_inhibit_rdy_n_reg_0;
  output [49:0]out;
  output [15:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input s2mm_halt;
  input cmnd_wr_1;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input sig_next_calc_error_reg;
  input [0:0]sig_dqual_reg_empty_reg;
  input sig_wdc_status_going_full;
  input m_axis_s2mm_sts_tready;
  input [48:0]\sig_input_addr_reg_reg[31] ;
  input [19:0]in;

  wire [15:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  wire [0:0]Q;
  wire [0:0]S;
  wire cmnd_wr_1;
  wire [0:0]halt_i_reg;
  wire [0:0]\hsize_vid_reg[15] ;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire [49:0]out;
  wire s2mm_halt;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_input_reg_empty;
  wire sig_next_calc_error_reg;
  wire sig_psm_halt;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized3 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .S(S),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg),
        .sig_inhibit_rdy_n_reg_1(sig_inhibit_rdy_n_reg_0),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  zynq_base_axi_vdma_0_0_axi_datamover_fifo I_CMD_FIFO
       (.Q(\INFERRED_GEN.cnt_i_reg[2]_2 ),
        .cmnd_wr_1(cmnd_wr_1),
        .halt_i_reg(halt_i_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_halt(s2mm_halt),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_fifo
   (sig_init_done,
    halt_i_reg,
    Q,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    s2mm_halt,
    cmnd_wr_1,
    sig_input_reg_empty,
    sig_psm_halt,
    s_axis_s2mm_cmd_tvalid,
    \sig_input_addr_reg_reg[31] );
  output sig_init_done;
  output [0:0]halt_i_reg;
  output [0:0]Q;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input s2mm_halt;
  input cmnd_wr_1;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input [48:0]\sig_input_addr_reg_reg[31] ;

  wire [0:0]Q;
  wire cmnd_wr_1;
  wire [0:0]halt_i_reg;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s2mm_halt;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;

  zynq_base_axi_vdma_0_0_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.Q(Q),
        .cmnd_wr_1(cmnd_wr_1),
        .halt_i_reg(halt_i_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_halt(s2mm_halt),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_fifo_35
   (sig_init_reg_reg_0,
    E,
    Q,
    sel,
    sig_init_reg_reg_1,
    sig_init_reg_reg_2,
    sig_init_reg_reg_3,
    sig_init_reg_reg_4,
    out,
    SS,
    m_axi_mm2s_aclk,
    mm2s_halt,
    cmnd_wr,
    FIFO_Full_reg,
    s_axis_mm2s_cmd_tvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    in,
    D);
  output sig_init_reg_reg_0;
  output [0:0]E;
  output [1:0]Q;
  output sel;
  output sig_init_reg_reg_1;
  output sig_init_reg_reg_2;
  output sig_init_reg_reg_3;
  output sig_init_reg_reg_4;
  output [49:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input mm2s_halt;
  input cmnd_wr;
  input FIFO_Full_reg;
  input s_axis_mm2s_cmd_tvalid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input [48:0]in;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire [1:0]Q;
  wire [0:0]SS;
  wire cmnd_wr;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [49:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg_reg_0;
  wire sig_init_reg_reg_1;
  wire sig_init_reg_reg_2;
  wire sig_init_reg_reg_3;
  wire sig_init_reg_reg_4;

  zynq_base_axi_vdma_0_0_srl_fifo_f_36 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .Q(Q),
        .SS(SS),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .s_axis_cmd_tvalid_reg(sel),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_3),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_init_reg_reg_0),
        .I1(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_3),
        .O(sig_init_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(sig_init_reg_reg_0),
        .I1(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done),
        .O(sig_init_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__1
       (.I0(sig_init_reg_reg_0),
        .I1(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_0),
        .O(sig_init_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__2
       (.I0(sig_init_reg_reg_0),
        .I1(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_1),
        .O(sig_init_reg_reg_3));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__3
       (.I0(sig_init_reg_reg_0),
        .I1(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_2),
        .O(sig_init_reg_reg_4));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done_3),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg_reg_0),
        .Q(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(SS),
        .Q(sig_init_reg_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized0
   (FIFO_Full_reg,
    sig_init_done,
    Q,
    sig_inhibit_rdy_n_reg_0,
    sig_inhibit_rdy_n_reg_1,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    slverr_i_reg);
  output FIFO_Full_reg;
  output sig_init_done;
  output [0:0]Q;
  output sig_inhibit_rdy_n_reg_0;
  output sig_inhibit_rdy_n_reg_1;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [2:0]slverr_i_reg;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_inhibit_rdy_n_reg_1;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_rsc2stat_status_valid;
  wire [2:0]slverr_i_reg;

  zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .SS(SS),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg_1),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized0_46
   (sig_cmd2dre_valid_reg,
    FIFO_Full_reg,
    sig_init_done,
    Q,
    sig_inhibit_rdy_n_reg_0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    in,
    m_axi_mm2s_aclk,
    SS,
    sig_init_done_reg_0,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    lsig_ld_offset,
    sig_mstr2sf_cmd_valid,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ,
    lsig_0ffset_cntr);
  output sig_cmd2dre_valid_reg;
  output FIFO_Full_reg;
  output sig_init_done;
  output [0:0]Q;
  output sig_inhibit_rdy_n_reg_0;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  input [0:0]in;
  input m_axi_mm2s_aclk;
  input [0:0]SS;
  input sig_init_done_reg_0;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input lsig_ld_offset;
  input sig_mstr2sf_cmd_valid;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ;
  input lsig_0ffset_cntr;

  wire FIFO_Full_reg;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]in;
  wire lsig_0ffset_cntr;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire sig_cmd2dre_valid_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2sf_cmd_valid;

  zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized0_47 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .Q(Q),
        .SS(SS),
        .in(in),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd2dre_valid_reg(sig_cmd2dre_valid_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized1
   (FIFO_Full_reg,
    sig_init_done,
    p_0_in,
    out,
    sig_inhibit_rdy_n_reg_0,
    sig_halt_reg_reg,
    sig_push_addr_reg1_out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_mstr2addr_cmd_valid,
    sig_halt_reg,
    FIFO_Full_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output p_0_in;
  output [39:0]out;
  output sig_inhibit_rdy_n_reg_0;
  output sig_halt_reg_reg;
  output sig_push_addr_reg1_out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_mstr2addr_cmd_valid;
  input sig_halt_reg;
  input FIFO_Full_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [37:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire p_0_in;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_halt_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized1_41
   (FIFO_Full_reg,
    sig_init_done,
    sig_push_addr_reg1_out,
    sig_inhibit_rdy_n_reg_0,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    sig_mstr2addr_cmd_valid,
    sig_sf_allow_addr_req,
    sig_addr_reg_empty,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_push_addr_reg1_out;
  output sig_inhibit_rdy_n_reg_0;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input sig_mstr2addr_cmd_valid;
  input sig_sf_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [36:0]in;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SS;
  wire [36:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_sf_allow_addr_req;

  zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized1_42 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .SS(SS),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_ok_to_post_rd_addr_reg(sig_push_addr_reg1_out),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done,
    sig_first_dbeat_reg,
    sig_push_dqual_reg,
    sig_cmd2addr_valid_reg,
    sig_inhibit_rdy_n_reg_0,
    D,
    out,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    m_axi_mm2s_rlast_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    sig_first_dbeat_reg_0,
    sig_first_dbeat,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_wr_fifo,
    sig_mstr2addr_cmd_valid,
    \sig_addr_cntr_im0_msh_reg[0] ,
    sig_inhibit_rdy_n_0,
    sig_mstr2data_cmd_valid,
    \FSM_onehot_sig_pcc_sm_state[6]_i_2 ,
    sig_inhibit_rdy_n_1,
    sig_mstr2sf_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    sig_ld_new_cmd_reg,
    sig_last_dbeat_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_rsc2stat_status_valid,
    sig_dqual_reg_empty_reg_0,
    sig_inhibit_rdy_n_2,
    sig_next_cmd_cmplt_reg_i_3,
    sig_next_cmd_cmplt_reg_i_3_0,
    sig_next_cmd_cmplt_reg_i_3_1,
    full,
    sig_dqual_reg_empty_reg_1,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    m_axi_mm2s_rlast,
    sig_last_dbeat_reg_0,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_first_dbeat_reg;
  output sig_push_dqual_reg;
  output sig_cmd2addr_valid_reg;
  output sig_inhibit_rdy_n_reg_0;
  output [7:0]D;
  output [19:0]out;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output m_axi_mm2s_rlast_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_wr_fifo;
  input sig_mstr2addr_cmd_valid;
  input \sig_addr_cntr_im0_msh_reg[0] ;
  input sig_inhibit_rdy_n_0;
  input sig_mstr2data_cmd_valid;
  input \FSM_onehot_sig_pcc_sm_state[6]_i_2 ;
  input sig_inhibit_rdy_n_1;
  input sig_mstr2sf_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_ld_new_cmd_reg;
  input sig_last_dbeat_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_rsc2stat_status_valid;
  input sig_dqual_reg_empty_reg_0;
  input sig_inhibit_rdy_n_2;
  input sig_next_cmd_cmplt_reg_i_3;
  input sig_next_cmd_cmplt_reg_i_3_0;
  input sig_next_cmd_cmplt_reg_i_3_1;
  input full;
  input sig_dqual_reg_empty_reg_1;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input m_axi_mm2s_rlast;
  input sig_last_dbeat_reg_0;
  input [22:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2 ;
  wire [7:0]Q;
  wire [0:0]SS;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [22:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire [19:0]out;
  wire \sig_addr_cntr_im0_msh_reg[0] ;
  wire sig_cmd2addr_valid_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_inhibit_rdy_n_2;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2sf_cmd_valid;
  wire sig_next_cmd_cmplt_reg_i_3;
  wire sig_next_cmd_cmplt_reg_i_3_0;
  wire sig_next_cmd_cmplt_reg_i_3_1;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;

  zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\FSM_onehot_sig_pcc_sm_state[6]_i_2 (\FSM_onehot_sig_pcc_sm_state[6]_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .SS(SS),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .\sig_addr_cntr_im0_msh_reg[0] (\sig_addr_cntr_im0_msh_reg[0] ),
        .sig_cmd2addr_valid_reg(sig_cmd2addr_valid_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_1(sig_inhibit_rdy_n_1),
        .sig_inhibit_rdy_n_2(sig_inhibit_rdy_n_2),
        .sig_last_dbeat_reg(sig_push_dqual_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_next_cmd_cmplt_reg_i_3(sig_next_cmd_cmplt_reg_i_3),
        .sig_next_cmd_cmplt_reg_i_3_0(sig_next_cmd_cmplt_reg_i_3_0),
        .sig_next_cmd_cmplt_reg_i_3_1(sig_next_cmd_cmplt_reg_i_3_1),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_wr_fifo(sig_wr_fifo));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized3
   (sig_init_done_0,
    sig_inhibit_rdy_n_reg_0,
    \hsize_vid_reg[15] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    Q,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    S,
    sig_inhibit_rdy_n_reg_1,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    sig_next_calc_error_reg,
    sig_dqual_reg_empty_reg,
    sig_wdc_status_going_full,
    m_axis_s2mm_sts_tready,
    in);
  output sig_init_done_0;
  output sig_inhibit_rdy_n_reg_0;
  output [0:0]\hsize_vid_reg[15] ;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output [0:0]S;
  output sig_inhibit_rdy_n_reg_1;
  output [15:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input sig_next_calc_error_reg;
  input [0:0]sig_dqual_reg_empty_reg;
  input sig_wdc_status_going_full;
  input m_axis_s2mm_sts_tready;
  input [19:0]in;

  wire [15:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]\hsize_vid_reg[15] ;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_inhibit_rdy_n_reg_1;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_next_calc_error_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .S(S),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg_0),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg_1),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized4
   (sig_init_reg_reg_0,
    D,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_s2mm_bready,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_input_cache_type_reg0,
    SR,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    in,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_reg2,
    sig_init_done,
    sig_halt_reg,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_coelsc_reg_empty,
    sig_psm_pop_input_cmd,
    sig_csm_pop_child_cmd,
    m_axi_s2mm_bresp);
  output sig_init_reg_reg_0;
  output [2:0]D;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output m_axi_s2mm_bready;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_input_cache_type_reg0;
  output [0:0]SR;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [3:0]Q;
  input out;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]in;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_reg2;
  input sig_init_done;
  input sig_halt_reg;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_coelsc_reg_empty;
  input sig_psm_pop_input_cmd;
  input sig_csm_pop_child_cmd;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_csm_pop_child_cmd;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_i_1__11_n_0;
  wire sig_init_reg2;
  wire sig_init_reg_reg_0;
  wire sig_input_cache_type_reg0;
  wire sig_psm_pop_input_cmd;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_child_error_reg_i_1
       (.I0(sig_init_reg_reg_0),
        .I1(sig_csm_pop_child_cmd),
        .O(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__11
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_reg2),
        .I3(sig_init_done_0),
        .O(sig_init_done_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__9
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_reg2),
        .I3(sig_init_done),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__11_n_0),
        .Q(sig_init_done_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_init_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_input_addr_reg[31]_i_1 
       (.I0(sig_init_reg_reg_0),
        .I1(sig_psm_pop_input_cmd),
        .O(sig_input_cache_type_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized5
   (sig_init_done,
    p_0_in,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sel,
    sig_push_coelsc_reg,
    E,
    D,
    sig_coelsc_interr_reg0,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_data2wsc_valid,
    sig_set_push2wsc,
    \INFERRED_GEN.cnt_i_reg[3] ,
    Q,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_coelsc_reg_empty,
    in,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 );
  output sig_init_done;
  output p_0_in;
  output [18:0]out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sel;
  output sig_push_coelsc_reg;
  output [0:0]E;
  output [2:0]D;
  output sig_coelsc_interr_reg0;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_data2wsc_valid;
  input sig_set_push2wsc;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input [3:0]Q;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_coelsc_reg_empty;
  input [0:0]in;
  input [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_0_in;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_set_push2wsc;
  wire sig_stream_rst;

  zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_push_coelsc_reg),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_to_wsc_reg(sel),
        .sig_set_push2wsc(sig_set_push2wsc),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized6
   (FIFO_Full_reg,
    sig_init_reg2,
    sig_init_reg2_reg_0,
    Q,
    sig_inhibit_rdy_n_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    sig_sm_pop_cmd_fifo,
    sig_mstr2dre_cmd_valid,
    sig_sm_ld_dre_cmd,
    sig_need_cmd_flush,
    lsig_cmd_fetch_pause,
    lsig_first_dbeat,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    sig_scatter2drc_cmd_ready,
    in);
  output FIFO_Full_reg;
  output sig_init_reg2;
  output sig_init_reg2_reg_0;
  output [0:0]Q;
  output sig_inhibit_rdy_n_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [17:0]out;
  output [2:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input sig_sm_pop_cmd_fifo;
  input sig_mstr2dre_cmd_valid;
  input sig_sm_ld_dre_cmd;
  input sig_need_cmd_flush;
  input lsig_cmd_fetch_pause;
  input lsig_first_dbeat;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input sig_scatter2drc_cmd_ready;
  input [19:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire [0:0]Q;
  wire [19:0]in;
  wire lsig_cmd_fetch_pause;
  wire lsig_first_dbeat;
  wire m_axi_s2mm_aclk;
  wire [17:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_i_1__7_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_init_reg2_reg_0;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;

  zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized6 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_first_dbeat(lsig_first_dbeat),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__7
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_init_reg),
        .I2(sig_init_reg2),
        .I3(sig_init_done_0),
        .O(sig_init_done_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__8
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done),
        .O(sig_init_reg2_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__7_n_0),
        .Q(sig_init_done_0),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized7
   (FIFO_Full_reg,
    sig_eop_sent_reg0,
    \INCLUDE_PACKING.lsig_first_dbeat_reg ,
    sig_m_valid_out_reg,
    sig_inhibit_rdy_n,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ,
    out,
    Q,
    m_axi_s2mm_aclk,
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ,
    slice_insert_valid,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    lsig_0ffset_cntr,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_1 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_2 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_3 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_4 ,
    sig_dre2ibtt_tlast_reg_reg);
  output FIFO_Full_reg;
  output sig_eop_sent_reg0;
  output \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  output sig_m_valid_out_reg;
  output sig_inhibit_rdy_n;
  output [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  output [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  output [8:0]out;
  output [0:0]Q;
  input m_axi_s2mm_aclk;
  input \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ;
  input slice_insert_valid;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input lsig_0ffset_cntr;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_1 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_2 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_3 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_4 ;
  input [8:0]sig_dre2ibtt_tlast_reg_reg;

  wire FIFO_Full_reg;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_1 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_2 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_3 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_4 ;
  wire [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  wire [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  wire [0:0]Q;
  wire lsig_0ffset_cntr;
  wire m_axi_s2mm_aclk;
  wire [8:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [8:0]sig_dre2ibtt_tlast_reg_reg;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1__4_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_m_valid_out_reg;
  wire slice_insert_valid;

  zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized7 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_1 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_1 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_2 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_2 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_3 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_3 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_4 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_4 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg (\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg_0 (\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n),
        .Q(Q),
        .SS(sig_eop_sent_reg0),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dre2ibtt_tlast_reg_reg(sig_dre2ibtt_tlast_reg_reg),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .slice_insert_valid(slice_insert_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_eop_sent_reg0));
  LUT5 #(
    .INIT(32'h00004000)) 
    sig_init_done_i_1__4
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_init_reg2),
        .I3(sig_init_reg),
        .I4(sig_init_done),
        .O(sig_init_done_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__4_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent_reg0),
        .Q(sig_init_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized8
   (FIFO_Full_reg,
    sig_init_done,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_push_dqual_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    D,
    out,
    sig_first_dbeat_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_inhibit_rdy_n_reg_0,
    \sig_dbeat_cntr_reg[3] ,
    sig_s_ready_out_reg,
    sig_dqual_reg_full_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_last_dbeat_reg,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_last_dbeat_reg_0,
    sig_single_dbeat_reg,
    sig_first_dbeat_reg_0,
    sig_first_dbeat_reg_1,
    sig_mstr2data_cmd_valid,
    Q,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    sig_halt_reg,
    sig_dqual_reg_full,
    sig_last_mmap_dbeat_reg,
    sig_addr_posted_cntr,
    sig_m_valid_dup_i_3,
    sig_halt_reg_dly3,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_push_dqual_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [0:0]D;
  output [5:0]out;
  output sig_first_dbeat_reg;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output sig_inhibit_rdy_n_reg_0;
  output [3:0]\sig_dbeat_cntr_reg[3] ;
  output sig_s_ready_out_reg;
  output sig_dqual_reg_full_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_last_dbeat_reg;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_last_dbeat_reg_0;
  input sig_single_dbeat_reg;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat_reg_1;
  input sig_mstr2data_cmd_valid;
  input [3:0]Q;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input sig_halt_reg;
  input sig_dqual_reg_full;
  input sig_last_mmap_dbeat_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_m_valid_dup_i_3;
  input sig_halt_reg_dly3;
  input [9:0]sig_next_calc_error_reg_reg;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [3:0]\sig_dbeat_cntr_reg[3] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_m_valid_dup_i_3;
  wire sig_mstr2data_cmd_valid;
  wire [9:0]sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_s_ready_out_reg;
  wire sig_single_dbeat_reg;
  wire sig_stream_rst;

  zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized8 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_last_dbeat_reg(sig_push_dqual_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_m_valid_dup_i_3(sig_m_valid_dup_i_3),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_ibttcc" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_ibttcc
   (sig_psm_pop_input_cmd,
    sig_csm_pop_child_cmd,
    sig_mstr2dre_cmd_valid,
    sig_psm_halt,
    sig_input_reg_empty,
    in,
    sig_xfer_cmd_cmplt_reg_reg_0,
    \sig_realign_strt_offset_reg_reg[0]_0 ,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_child_qual_first_of_2,
    \sig_child_addr_cntr_lsh_reg[2]_0 ,
    \sig_child_addr_reg_reg[7]_0 ,
    rd_en,
    \sig_child_addr_cntr_lsh_reg[2]_1 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ,
    sig_init_reg,
    m_axi_s2mm_aclk,
    SR,
    sig_input_cache_type_reg0,
    out,
    sig_xfer_is_seq_reg_reg_0,
    O,
    \sig_child_addr_cntr_lsh_reg[7]_0 ,
    Q,
    dout,
    \FSM_onehot_sig_csm_state_reg[4]_0 ,
    empty,
    \sig_xfer_len_reg_reg[0]_0 ,
    sig_inhibit_rdy_n,
    sig_inhibit_rdy_n_0,
    sig_cmd2data_valid_reg_0,
    sig_inhibit_rdy_n_1,
    \sig_realign_strt_offset_reg_reg[0]_1 ,
    D,
    \sig_child_addr_cntr_lsh_reg[11]_0 );
  output sig_psm_pop_input_cmd;
  output sig_csm_pop_child_cmd;
  output sig_mstr2dre_cmd_valid;
  output sig_psm_halt;
  output sig_input_reg_empty;
  output [37:0]in;
  output [1:0]sig_xfer_cmd_cmplt_reg_reg_0;
  output [19:0]\sig_realign_strt_offset_reg_reg[0]_0 ;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_child_qual_first_of_2;
  output [2:0]\sig_child_addr_cntr_lsh_reg[2]_0 ;
  output [3:0]\sig_child_addr_reg_reg[7]_0 ;
  output rd_en;
  output \sig_child_addr_cntr_lsh_reg[2]_1 ;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ;
  input sig_init_reg;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input sig_input_cache_type_reg0;
  input [49:0]out;
  input sig_xfer_is_seq_reg_reg_0;
  input [3:0]O;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  input [0:0]Q;
  input [8:0]dout;
  input \FSM_onehot_sig_csm_state_reg[4]_0 ;
  input empty;
  input \sig_xfer_len_reg_reg[0]_0 ;
  input sig_inhibit_rdy_n;
  input sig_inhibit_rdy_n_0;
  input sig_cmd2data_valid_reg_0;
  input sig_inhibit_rdy_n_1;
  input \sig_realign_strt_offset_reg_reg[0]_1 ;
  input [1:0]D;
  input [0:0]\sig_child_addr_cntr_lsh_reg[11]_0 ;

  wire [1:0]D;
  wire \FSM_onehot_sig_csm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[1]_i_2_n_0 ;
  wire \FSM_onehot_sig_csm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[4]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state_reg[4]_0 ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[2] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[4] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[5] ;
  wire \FSM_sequential_sig_psm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_2_n_0 ;
  wire [3:0]O;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [15:0]data;
  wire [8:0]dout;
  wire empty;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire p_1_in7_in;
  wire rd_en;
  wire \sig_btt_cntr[11]_i_2_n_0 ;
  wire \sig_btt_cntr[11]_i_3_n_0 ;
  wire \sig_btt_cntr[11]_i_4_n_0 ;
  wire \sig_btt_cntr[11]_i_5_n_0 ;
  wire \sig_btt_cntr[11]_i_6_n_0 ;
  wire \sig_btt_cntr[11]_i_7_n_0 ;
  wire \sig_btt_cntr[11]_i_8_n_0 ;
  wire \sig_btt_cntr[11]_i_9_n_0 ;
  wire \sig_btt_cntr[15]_i_1_n_0 ;
  wire \sig_btt_cntr[15]_i_3_n_0 ;
  wire \sig_btt_cntr[15]_i_4_n_0 ;
  wire \sig_btt_cntr[15]_i_5_n_0 ;
  wire \sig_btt_cntr[15]_i_6_n_0 ;
  wire \sig_btt_cntr[15]_i_7_n_0 ;
  wire \sig_btt_cntr[15]_i_8_n_0 ;
  wire \sig_btt_cntr[15]_i_9_n_0 ;
  wire \sig_btt_cntr[3]_i_10_n_0 ;
  wire \sig_btt_cntr[3]_i_2_n_0 ;
  wire \sig_btt_cntr[3]_i_3_n_0 ;
  wire \sig_btt_cntr[3]_i_4_n_0 ;
  wire \sig_btt_cntr[3]_i_5_n_0 ;
  wire \sig_btt_cntr[3]_i_6_n_0 ;
  wire \sig_btt_cntr[3]_i_7_n_0 ;
  wire \sig_btt_cntr[3]_i_8_n_0 ;
  wire \sig_btt_cntr[3]_i_9_n_0 ;
  wire \sig_btt_cntr[7]_i_2_n_0 ;
  wire \sig_btt_cntr[7]_i_3_n_0 ;
  wire \sig_btt_cntr[7]_i_4_n_0 ;
  wire \sig_btt_cntr[7]_i_5_n_0 ;
  wire \sig_btt_cntr[7]_i_6_n_0 ;
  wire \sig_btt_cntr[7]_i_7_n_0 ;
  wire \sig_btt_cntr[7]_i_8_n_0 ;
  wire \sig_btt_cntr[7]_i_9_n_0 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_1 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_2 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_3 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_4 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_5 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_6 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_7 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_7 ;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa2;
  wire sig_btt_lt_b2mbaa2_carry_i_10_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa2_carry_n_1;
  wire sig_btt_lt_b2mbaa2_carry_n_2;
  wire sig_btt_lt_b2mbaa2_carry_n_3;
  wire [6:0]sig_btt_residue_slice;
  wire [8:0]sig_btt_upper_slice;
  wire [6:6]sig_bytes_to_mbaa;
  wire sig_calc2dm_calc_err;
  wire sig_calc_error_reg_i_1__0_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire \sig_child_addr_cntr_lsh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_5_n_0 ;
  wire [14:3]sig_child_addr_cntr_lsh_reg;
  wire [0:0]\sig_child_addr_cntr_lsh_reg[11]_0 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 ;
  wire [2:0]\sig_child_addr_cntr_lsh_reg[2]_0 ;
  wire \sig_child_addr_cntr_lsh_reg[2]_1 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_6_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_7_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_5_n_0 ;
  wire [15:0]sig_child_addr_cntr_msh_reg;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ;
  wire sig_child_addr_lsh_rollover;
  wire sig_child_addr_lsh_rollover_reg;
  wire sig_child_addr_lsh_rollover_reg_i_10_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_11_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_12_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_6_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_7_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_8_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_9_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_3;
  wire [3:0]\sig_child_addr_reg_reg[7]_0 ;
  wire \sig_child_addr_reg_reg_n_0_[0] ;
  wire \sig_child_addr_reg_reg_n_0_[10] ;
  wire \sig_child_addr_reg_reg_n_0_[11] ;
  wire \sig_child_addr_reg_reg_n_0_[12] ;
  wire \sig_child_addr_reg_reg_n_0_[13] ;
  wire \sig_child_addr_reg_reg_n_0_[14] ;
  wire \sig_child_addr_reg_reg_n_0_[15] ;
  wire \sig_child_addr_reg_reg_n_0_[1] ;
  wire \sig_child_addr_reg_reg_n_0_[2] ;
  wire \sig_child_addr_reg_reg_n_0_[3] ;
  wire \sig_child_addr_reg_reg_n_0_[4] ;
  wire \sig_child_addr_reg_reg_n_0_[5] ;
  wire \sig_child_addr_reg_reg_n_0_[6] ;
  wire \sig_child_addr_reg_reg_n_0_[7] ;
  wire \sig_child_addr_reg_reg_n_0_[8] ;
  wire \sig_child_addr_reg_reg_n_0_[9] ;
  wire sig_child_burst_type_reg;
  wire sig_child_cmd_reg_full;
  wire sig_child_error_reg;
  wire sig_child_qual_burst_type;
  wire sig_child_qual_burst_type_i_1_n_0;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_error_reg_i_1_n_0;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_i_1_n_0;
  wire sig_cmd2addr_valid_i_1__0_n_0;
  wire sig_cmd2data_valid_i_1__0_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_csm_ld_xfer;
  wire sig_csm_ld_xfer_ns;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_pop_child_cmd_ns;
  wire sig_csm_pop_sf_fifo_ns;
  wire sig_first_realigner_cmd;
  wire sig_first_realigner_cmd_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_init_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg1;
  wire sig_input_burst_type_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg;
  wire sig_input_reg_empty;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2dre_cmd_valid;
  wire sig_needed_2_realign_cmds;
  wire sig_needed_2_realign_cmds_i_1_n_0;
  wire sig_pcc2sf_xfer_ready;
  wire [15:15]sig_predict_child_addr_lsh;
  wire sig_psm_halt;
  wire sig_psm_halt_ns;
  wire sig_psm_ld_calc1;
  wire sig_psm_ld_calc1_ns;
  wire sig_psm_ld_chcmd_reg;
  wire sig_psm_ld_chcmd_reg_ns;
  wire sig_psm_ld_realigner_reg;
  wire sig_psm_ld_realigner_reg_ns;
  wire sig_psm_pop_input_cmd;
  wire sig_psm_pop_input_cmd_ns;
  wire [2:0]sig_psm_state;
  wire [2:0]sig_psm_state_ns;
  wire sig_push_input_reg14_out;
  wire sig_realign_cmd_cmplt_reg0;
  wire sig_realign_eof_reg0;
  wire sig_realign_reg_empty;
  wire sig_realign_strt_offset;
  wire [19:0]\sig_realign_strt_offset_reg_reg[0]_0 ;
  wire \sig_realign_strt_offset_reg_reg[0]_1 ;
  wire sig_realign_tag_reg0;
  wire [15:0]sig_realigner_btt;
  wire [15:0]sig_realigner_btt2;
  wire \sig_realigner_btt2[15]_i_2_n_0 ;
  wire \sig_realigner_btt2[4]_i_2_n_0 ;
  wire \sig_realigner_btt2[5]_i_2_n_0 ;
  wire sig_skip_align2mbaa;
  wire sig_skip_align2mbaa_s_h;
  wire sig_skip_align2mbaa_s_h_i_1_n_0;
  wire sig_skip_align2mbaa_s_h_i_3_n_0;
  wire sig_skip_align2mbaa_s_h_i_4_n_0;
  wire sig_skip_align2mbaa_s_h_i_5_n_0;
  wire sig_skip_align2mbaa_s_h_i_6_n_0;
  wire sig_skip_align2mbaa_s_h_i_7_n_0;
  wire \sig_xfer_addr_reg[31]_i_2_n_0 ;
  wire sig_xfer_cache_reg0;
  wire sig_xfer_cmd_cmplt_reg0;
  wire [1:0]sig_xfer_cmd_cmplt_reg_reg_0;
  wire sig_xfer_is_seq_reg_reg_0;
  wire [1:0]sig_xfer_len;
  wire \sig_xfer_len_reg[1]_i_2_n_0 ;
  wire \sig_xfer_len_reg_reg[0]_0 ;
  wire [3:3]\NLW_sig_btt_cntr_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED;
  wire [2:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_5_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFF5151FF51)) 
    \FSM_onehot_sig_csm_state[1]_i_1 
       (.I0(\FSM_onehot_sig_csm_state[1]_i_2_n_0 ),
        .I1(sig_child_qual_first_of_2),
        .I2(dout[8]),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I4(sig_child_cmd_reg_full),
        .I5(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_sig_csm_state[1]_i_2 
       (.I0(sig_pcc2sf_xfer_ready),
        .I1(dout[7]),
        .O(\FSM_onehot_sig_csm_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFE0E0E0E0E0E0E0)) 
    \FSM_onehot_sig_csm_state[2]_i_1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .I3(sig_child_cmd_reg_full),
        .I4(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I5(sig_child_error_reg),
        .O(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \FSM_onehot_sig_csm_state[4]_i_1 
       (.I0(\FSM_onehot_sig_csm_state_reg[4]_0 ),
        .I1(sig_pcc2sf_xfer_ready),
        .I2(sig_csm_pop_child_cmd_ns),
        .I3(sig_child_error_reg),
        .I4(empty),
        .I5(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .O(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hE0FFE0E0)) 
    \FSM_onehot_sig_csm_state[5]_i_1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I3(empty),
        .I4(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .O(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_csm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .S(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'hEA45EF45)) 
    \FSM_sequential_sig_psm_state[0]_i_1 
       (.I0(sig_psm_state[2]),
        .I1(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ),
        .I2(sig_psm_state[1]),
        .I3(sig_psm_state[0]),
        .I4(sig_push_input_reg14_out),
        .O(sig_psm_state_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \FSM_sequential_sig_psm_state[0]_i_2 
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_psm_state[0]),
        .I3(sig_realign_reg_empty),
        .O(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h0000AFC0)) 
    \FSM_sequential_sig_psm_state[1]_i_1 
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_push_input_reg14_out),
        .I2(sig_psm_state[0]),
        .I3(sig_psm_state[1]),
        .I4(sig_psm_state[2]),
        .O(sig_psm_state_ns[1]));
  LUT6 #(
    .INIT(64'h00FFFFFF04000400)) 
    \FSM_sequential_sig_psm_state[2]_i_1 
       (.I0(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ),
        .I1(sig_psm_state[1]),
        .I2(sig_child_cmd_reg_full),
        .I3(sig_psm_state[0]),
        .I4(sig_realign_reg_empty),
        .I5(sig_psm_state[2]),
        .O(sig_psm_state_ns[2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \FSM_sequential_sig_psm_state[2]_i_2 
       (.I0(sig_calc2dm_calc_err),
        .I1(sig_first_realigner_cmd),
        .I2(sig_skip_align2mbaa),
        .I3(sig_skip_align2mbaa_s_h),
        .O(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[0]),
        .Q(sig_psm_state[0]),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[1]),
        .Q(sig_psm_state[1]),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[2]),
        .Q(sig_psm_state[2]),
        .R(sig_init_reg));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(sig_input_addr_reg1[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(sig_input_addr_reg1[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(sig_input_addr_reg1[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(sig_input_addr_reg1[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(sig_input_addr_reg1[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(sig_input_addr_reg1[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(sig_input_addr_reg1[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(sig_input_addr_reg1[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(sig_input_addr_reg1[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(sig_input_addr_reg1[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(sig_input_addr_reg1[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(sig_input_addr_reg1[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(sig_input_addr_reg1[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(sig_input_addr_reg1[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(sig_input_addr_reg1[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(sig_input_addr_reg1[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(sig_input_addr_reg1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(sig_input_addr_reg1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(sig_input_addr_reg1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(sig_input_addr_reg1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(sig_input_addr_reg1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(sig_input_addr_reg1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(sig_input_addr_reg1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(sig_input_addr_reg1[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(sig_input_addr_reg1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(sig_input_addr_reg1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(sig_input_addr_reg1[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(sig_input_addr_reg1[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(sig_input_addr_reg1[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(sig_input_addr_reg1[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(sig_input_addr_reg1[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(sig_input_addr_reg1[22]));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_2 
       (.I0(sig_realigner_btt2[11]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_3 
       (.I0(sig_realigner_btt2[10]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_4 
       (.I0(sig_realigner_btt2[9]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_5 
       (.I0(sig_realigner_btt2[8]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_6 
       (.I0(sig_realigner_btt2[11]),
        .I1(sig_btt_upper_slice[4]),
        .I2(sig_push_input_reg14_out),
        .I3(out[11]),
        .O(\sig_btt_cntr[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_7 
       (.I0(sig_realigner_btt2[10]),
        .I1(sig_btt_upper_slice[3]),
        .I2(sig_push_input_reg14_out),
        .I3(out[10]),
        .O(\sig_btt_cntr[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_8 
       (.I0(sig_realigner_btt2[9]),
        .I1(sig_btt_upper_slice[2]),
        .I2(sig_push_input_reg14_out),
        .I3(out[9]),
        .O(\sig_btt_cntr[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_9 
       (.I0(sig_realigner_btt2[8]),
        .I1(sig_btt_upper_slice[1]),
        .I2(sig_push_input_reg14_out),
        .I3(out[8]),
        .O(\sig_btt_cntr[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \sig_btt_cntr[15]_i_1 
       (.I0(sig_psm_ld_realigner_reg),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[15]_i_3 
       (.I0(sig_realigner_btt2[14]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[15]_i_4 
       (.I0(sig_realigner_btt2[13]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[15]_i_5 
       (.I0(sig_realigner_btt2[12]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_6 
       (.I0(sig_realigner_btt2[15]),
        .I1(sig_btt_upper_slice[8]),
        .I2(sig_push_input_reg14_out),
        .I3(out[15]),
        .O(\sig_btt_cntr[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_7 
       (.I0(sig_realigner_btt2[14]),
        .I1(sig_btt_upper_slice[7]),
        .I2(sig_push_input_reg14_out),
        .I3(out[14]),
        .O(\sig_btt_cntr[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_8 
       (.I0(sig_realigner_btt2[13]),
        .I1(sig_btt_upper_slice[6]),
        .I2(sig_push_input_reg14_out),
        .I3(out[13]),
        .O(\sig_btt_cntr[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_9 
       (.I0(sig_realigner_btt2[12]),
        .I1(sig_btt_upper_slice[5]),
        .I2(sig_push_input_reg14_out),
        .I3(out[12]),
        .O(\sig_btt_cntr[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_10 
       (.I0(sig_realigner_btt2[0]),
        .I1(sig_btt_residue_slice[0]),
        .I2(sig_push_input_reg14_out),
        .I3(out[0]),
        .O(\sig_btt_cntr[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \sig_btt_cntr[3]_i_2 
       (.I0(sig_calc2dm_calc_err),
        .I1(Q),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .O(\sig_btt_cntr[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_3 
       (.I0(sig_realigner_btt2[3]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_4 
       (.I0(sig_realigner_btt2[2]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_5 
       (.I0(sig_realigner_btt2[1]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_6 
       (.I0(sig_realigner_btt2[0]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_7 
       (.I0(sig_realigner_btt2[3]),
        .I1(sig_btt_residue_slice[3]),
        .I2(sig_push_input_reg14_out),
        .I3(out[3]),
        .O(\sig_btt_cntr[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_8 
       (.I0(sig_realigner_btt2[2]),
        .I1(sig_btt_residue_slice[2]),
        .I2(sig_push_input_reg14_out),
        .I3(out[2]),
        .O(\sig_btt_cntr[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_9 
       (.I0(sig_realigner_btt2[1]),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_push_input_reg14_out),
        .I3(out[1]),
        .O(\sig_btt_cntr[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_2 
       (.I0(sig_realigner_btt2[7]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_3 
       (.I0(sig_realigner_btt2[6]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_4 
       (.I0(sig_realigner_btt2[5]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_5 
       (.I0(sig_realigner_btt2[4]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_6 
       (.I0(sig_realigner_btt2[7]),
        .I1(sig_btt_upper_slice[0]),
        .I2(sig_push_input_reg14_out),
        .I3(out[7]),
        .O(\sig_btt_cntr[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_7 
       (.I0(sig_realigner_btt2[6]),
        .I1(sig_btt_residue_slice[6]),
        .I2(sig_push_input_reg14_out),
        .I3(out[6]),
        .O(\sig_btt_cntr[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_8 
       (.I0(sig_realigner_btt2[5]),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_push_input_reg14_out),
        .I3(out[5]),
        .O(\sig_btt_cntr[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_9 
       (.I0(sig_realigner_btt2[4]),
        .I1(sig_btt_residue_slice[4]),
        .I2(sig_push_input_reg14_out),
        .I3(out[4]),
        .O(\sig_btt_cntr[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_7 ),
        .Q(sig_btt_residue_slice[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_5 ),
        .Q(sig_btt_upper_slice[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_4 ),
        .Q(sig_btt_upper_slice[4]),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_reg[11]_i_1 
       (.CI(\sig_btt_cntr_reg[7]_i_1_n_0 ),
        .CO({\sig_btt_cntr_reg[11]_i_1_n_0 ,\sig_btt_cntr_reg[11]_i_1_n_1 ,\sig_btt_cntr_reg[11]_i_1_n_2 ,\sig_btt_cntr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr[11]_i_2_n_0 ,\sig_btt_cntr[11]_i_3_n_0 ,\sig_btt_cntr[11]_i_4_n_0 ,\sig_btt_cntr[11]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[11]_i_1_n_4 ,\sig_btt_cntr_reg[11]_i_1_n_5 ,\sig_btt_cntr_reg[11]_i_1_n_6 ,\sig_btt_cntr_reg[11]_i_1_n_7 }),
        .S({\sig_btt_cntr[11]_i_6_n_0 ,\sig_btt_cntr[11]_i_7_n_0 ,\sig_btt_cntr[11]_i_8_n_0 ,\sig_btt_cntr[11]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_7 ),
        .Q(sig_btt_upper_slice[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_6 ),
        .Q(sig_btt_upper_slice[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_5 ),
        .Q(sig_btt_upper_slice[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_4 ),
        .Q(sig_btt_upper_slice[8]),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_reg[15]_i_2 
       (.CI(\sig_btt_cntr_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_btt_cntr_reg[15]_i_2_CO_UNCONNECTED [3],\sig_btt_cntr_reg[15]_i_2_n_1 ,\sig_btt_cntr_reg[15]_i_2_n_2 ,\sig_btt_cntr_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_btt_cntr[15]_i_3_n_0 ,\sig_btt_cntr[15]_i_4_n_0 ,\sig_btt_cntr[15]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[15]_i_2_n_4 ,\sig_btt_cntr_reg[15]_i_2_n_5 ,\sig_btt_cntr_reg[15]_i_2_n_6 ,\sig_btt_cntr_reg[15]_i_2_n_7 }),
        .S({\sig_btt_cntr[15]_i_6_n_0 ,\sig_btt_cntr[15]_i_7_n_0 ,\sig_btt_cntr[15]_i_8_n_0 ,\sig_btt_cntr[15]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_6 ),
        .Q(sig_btt_residue_slice[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_5 ),
        .Q(sig_btt_residue_slice[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_4 ),
        .Q(sig_btt_residue_slice[3]),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_reg[3]_i_1_n_0 ,\sig_btt_cntr_reg[3]_i_1_n_1 ,\sig_btt_cntr_reg[3]_i_1_n_2 ,\sig_btt_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(\sig_btt_cntr[3]_i_2_n_0 ),
        .DI({\sig_btt_cntr[3]_i_3_n_0 ,\sig_btt_cntr[3]_i_4_n_0 ,\sig_btt_cntr[3]_i_5_n_0 ,\sig_btt_cntr[3]_i_6_n_0 }),
        .O({\sig_btt_cntr_reg[3]_i_1_n_4 ,\sig_btt_cntr_reg[3]_i_1_n_5 ,\sig_btt_cntr_reg[3]_i_1_n_6 ,\sig_btt_cntr_reg[3]_i_1_n_7 }),
        .S({\sig_btt_cntr[3]_i_7_n_0 ,\sig_btt_cntr[3]_i_8_n_0 ,\sig_btt_cntr[3]_i_9_n_0 ,\sig_btt_cntr[3]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_7 ),
        .Q(sig_btt_residue_slice[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_6 ),
        .Q(sig_btt_residue_slice[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_5 ),
        .Q(sig_btt_residue_slice[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_4 ),
        .Q(sig_btt_upper_slice[0]),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_reg[7]_i_1 
       (.CI(\sig_btt_cntr_reg[3]_i_1_n_0 ),
        .CO({\sig_btt_cntr_reg[7]_i_1_n_0 ,\sig_btt_cntr_reg[7]_i_1_n_1 ,\sig_btt_cntr_reg[7]_i_1_n_2 ,\sig_btt_cntr_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr[7]_i_2_n_0 ,\sig_btt_cntr[7]_i_3_n_0 ,\sig_btt_cntr[7]_i_4_n_0 ,\sig_btt_cntr[7]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[7]_i_1_n_4 ,\sig_btt_cntr_reg[7]_i_1_n_5 ,\sig_btt_cntr_reg[7]_i_1_n_6 ,\sig_btt_cntr_reg[7]_i_1_n_7 }),
        .S({\sig_btt_cntr[7]_i_6_n_0 ,\sig_btt_cntr[7]_i_7_n_0 ,\sig_btt_cntr[7]_i_8_n_0 ,\sig_btt_cntr[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_7 ),
        .Q(sig_btt_upper_slice[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_6 ),
        .Q(sig_btt_upper_slice[2]),
        .R(sig_init_reg));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lt_b2mbaa2_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa2,sig_btt_lt_b2mbaa2_carry_n_1,sig_btt_lt_b2mbaa2_carry_n_2,sig_btt_lt_b2mbaa2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_btt_lt_b2mbaa2_carry_i_1_n_0,sig_btt_lt_b2mbaa2_carry_i_2_n_0,sig_btt_lt_b2mbaa2_carry_i_3_n_0,sig_btt_lt_b2mbaa2_carry_i_4_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa2_carry_i_5_n_0,sig_btt_lt_b2mbaa2_carry_i_6_n_0,sig_btt_lt_b2mbaa2_carry_i_7_n_0,sig_btt_lt_b2mbaa2_carry_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    sig_btt_lt_b2mbaa2_carry_i_1
       (.I0(sig_bytes_to_mbaa),
        .I1(sig_btt_residue_slice[6]),
        .O(sig_btt_lt_b2mbaa2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa2_carry_i_10
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[3]),
        .O(sig_btt_lt_b2mbaa2_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'h104551C7)) 
    sig_btt_lt_b2mbaa2_carry_i_2
       (.I0(sig_btt_residue_slice[5]),
        .I1(sig_input_addr_reg[4]),
        .I2(sig_btt_lt_b2mbaa2_carry_i_10_n_0),
        .I3(sig_input_addr_reg[5]),
        .I4(sig_btt_residue_slice[4]),
        .O(sig_btt_lt_b2mbaa2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h1111111411177774)) 
    sig_btt_lt_b2mbaa2_carry_i_3
       (.I0(sig_btt_residue_slice[3]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[2]),
        .I5(sig_btt_residue_slice[2]),
        .O(sig_btt_lt_b2mbaa2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h1474)) 
    sig_btt_lt_b2mbaa2_carry_i_4
       (.I0(sig_btt_residue_slice[1]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_btt_residue_slice[0]),
        .O(sig_btt_lt_b2mbaa2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_lt_b2mbaa2_carry_i_5
       (.I0(sig_bytes_to_mbaa),
        .I1(sig_btt_residue_slice[6]),
        .O(sig_btt_lt_b2mbaa2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h41822418)) 
    sig_btt_lt_b2mbaa2_carry_i_6
       (.I0(sig_btt_residue_slice[5]),
        .I1(sig_input_addr_reg[4]),
        .I2(sig_btt_lt_b2mbaa2_carry_i_10_n_0),
        .I3(sig_input_addr_reg[5]),
        .I4(sig_btt_residue_slice[4]),
        .O(sig_btt_lt_b2mbaa2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h000156A856A80001)) 
    sig_btt_lt_b2mbaa2_carry_i_7
       (.I0(sig_btt_residue_slice[2]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[2]),
        .I4(sig_btt_residue_slice[3]),
        .I5(sig_input_addr_reg[3]),
        .O(sig_btt_lt_b2mbaa2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h1881)) 
    sig_btt_lt_b2mbaa2_carry_i_8
       (.I0(sig_btt_residue_slice[0]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_btt_residue_slice[1]),
        .O(sig_btt_lt_b2mbaa2_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_btt_lt_b2mbaa2_carry_i_9
       (.I0(sig_input_addr_reg[5]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[2]),
        .I4(sig_input_addr_reg[3]),
        .I5(sig_input_addr_reg[4]),
        .O(sig_bytes_to_mbaa));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    sig_calc_error_reg_i_1__0
       (.I0(sig_btt_is_zero),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(sig_calc2dm_calc_err),
        .O(sig_calc_error_reg_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[2]),
        .I5(sig_calc_error_reg_i_4_n_0),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(out[15]),
        .I5(out[14]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[9]),
        .I5(out[8]),
        .O(sig_calc_error_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1__0_n_0),
        .Q(sig_calc2dm_calc_err),
        .R(sig_init_reg));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_child_addr_cntr_lsh[0]_i_1 
       (.I0(sig_csm_pop_child_cmd),
        .I1(sig_child_qual_burst_type),
        .I2(sig_csm_ld_xfer),
        .O(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_10 
       (.I0(dout[0]),
        .I1(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[0] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [0]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_7 
       (.I0(dout[3]),
        .I1(sig_child_addr_cntr_lsh_reg[3]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[3] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_8 
       (.I0(dout[2]),
        .I1(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[2] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_9 
       (.I0(dout[1]),
        .I1(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[1] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[15] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(p_1_in7_in),
        .O(\sig_child_addr_cntr_lsh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_3 
       (.I0(\sig_child_addr_reg_reg_n_0_[14] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[14]),
        .O(\sig_child_addr_cntr_lsh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[13] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[13]),
        .O(\sig_child_addr_cntr_lsh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[12] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[12]),
        .O(\sig_child_addr_cntr_lsh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[4]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[7] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[7]),
        .O(\sig_child_addr_reg_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_6 
       (.I0(dout[6]),
        .I1(sig_child_addr_cntr_lsh_reg[6]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[6] ),
        .O(\sig_child_addr_reg_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_7 
       (.I0(dout[5]),
        .I1(sig_child_addr_cntr_lsh_reg[5]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[5] ),
        .O(\sig_child_addr_reg_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_8 
       (.I0(dout[4]),
        .I1(sig_child_addr_cntr_lsh_reg[4]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[4] ),
        .O(\sig_child_addr_reg_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[11] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[11]),
        .O(\sig_child_addr_cntr_lsh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_3 
       (.I0(\sig_child_addr_reg_reg_n_0_[10] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[10]),
        .O(\sig_child_addr_cntr_lsh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[9] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[9]),
        .O(\sig_child_addr_cntr_lsh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[8] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[8]),
        .O(\sig_child_addr_cntr_lsh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[0]),
        .Q(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_lsh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[12]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_child_addr_cntr_lsh_reg[12]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[12]_i_2_n_0 ,\sig_child_addr_cntr_lsh[12]_i_3_n_0 ,\sig_child_addr_cntr_lsh[12]_i_4_n_0 ,\sig_child_addr_cntr_lsh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ),
        .Q(p_1_in7_in),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[1]),
        .Q(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[2]),
        .Q(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[3]),
        .Q(sig_child_addr_cntr_lsh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [0]),
        .Q(sig_child_addr_cntr_lsh_reg[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [1]),
        .Q(sig_child_addr_cntr_lsh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [2]),
        .Q(sig_child_addr_cntr_lsh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [3]),
        .Q(sig_child_addr_cntr_lsh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[8]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[8]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[11]_0 ),
        .CO({\sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[8]_i_2_n_0 ,\sig_child_addr_cntr_lsh[8]_i_3_n_0 ,\sig_child_addr_cntr_lsh[8]_i_4_n_0 ,\sig_child_addr_cntr_lsh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[9]),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \sig_child_addr_cntr_msh[0]_i_1 
       (.I0(sig_csm_pop_child_cmd),
        .I1(sig_csm_ld_xfer),
        .I2(sig_child_qual_burst_type),
        .I3(sig_child_addr_lsh_rollover_reg),
        .O(\sig_child_addr_cntr_msh[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_3 
       (.I0(data[0]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[0]),
        .O(\sig_child_addr_cntr_msh[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_4 
       (.I0(data[3]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[3]),
        .O(\sig_child_addr_cntr_msh[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_5 
       (.I0(data[2]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[2]),
        .O(\sig_child_addr_cntr_msh[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_6 
       (.I0(data[1]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[1]),
        .O(\sig_child_addr_cntr_msh[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sig_child_addr_cntr_msh[0]_i_7 
       (.I0(sig_child_addr_cntr_msh_reg[0]),
        .I1(data[0]),
        .I2(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_msh[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_2 
       (.I0(data[15]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[15]),
        .O(\sig_child_addr_cntr_msh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_3 
       (.I0(data[14]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[14]),
        .O(\sig_child_addr_cntr_msh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_4 
       (.I0(data[13]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[13]),
        .O(\sig_child_addr_cntr_msh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_5 
       (.I0(data[12]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[12]),
        .O(\sig_child_addr_cntr_msh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_2 
       (.I0(data[7]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[7]),
        .O(\sig_child_addr_cntr_msh[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_3 
       (.I0(data[6]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[6]),
        .O(\sig_child_addr_cntr_msh[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_4 
       (.I0(data[5]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[5]),
        .O(\sig_child_addr_cntr_msh[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_5 
       (.I0(data[4]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[4]),
        .O(\sig_child_addr_cntr_msh[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_2 
       (.I0(data[11]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[11]),
        .O(\sig_child_addr_cntr_msh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_3 
       (.I0(data[10]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[10]),
        .O(\sig_child_addr_cntr_msh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_4 
       (.I0(data[9]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[9]),
        .O(\sig_child_addr_cntr_msh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_5 
       (.I0(data[8]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[8]),
        .O(\sig_child_addr_cntr_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[0]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_1 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_2 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_child_addr_cntr_msh[0]_i_3_n_0 }),
        .O({\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 }),
        .S({\sig_child_addr_cntr_msh[0]_i_4_n_0 ,\sig_child_addr_cntr_msh[0]_i_5_n_0 ,\sig_child_addr_cntr_msh[0]_i_6_n_0 ,\sig_child_addr_cntr_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[12]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_child_addr_cntr_msh_reg[12]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[12]_i_2_n_0 ,\sig_child_addr_cntr_msh[12]_i_3_n_0 ,\sig_child_addr_cntr_msh[12]_i_4_n_0 ,\sig_child_addr_cntr_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[4]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[4]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[4]_i_2_n_0 ,\sig_child_addr_cntr_msh[4]_i_3_n_0 ,\sig_child_addr_cntr_msh[4]_i_4_n_0 ,\sig_child_addr_cntr_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[8]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[8]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[8]_i_2_n_0 ,\sig_child_addr_cntr_msh[8]_i_3_n_0 ,\sig_child_addr_cntr_msh[8]_i_4_n_0 ,\sig_child_addr_cntr_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[9]),
        .R(sig_init_reg));
  LUT2 #(
    .INIT(4'h2)) 
    sig_child_addr_lsh_rollover_reg_i_1
       (.I0(p_1_in7_in),
        .I1(sig_predict_child_addr_lsh),
        .O(sig_child_addr_lsh_rollover));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_10
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .I1(dout[2]),
        .O(sig_child_addr_lsh_rollover_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_11
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .I1(dout[1]),
        .O(sig_child_addr_lsh_rollover_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_12
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .I1(dout[0]),
        .O(sig_child_addr_lsh_rollover_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_6
       (.I0(sig_child_addr_cntr_lsh_reg[6]),
        .I1(dout[6]),
        .O(sig_child_addr_lsh_rollover_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_7
       (.I0(sig_child_addr_cntr_lsh_reg[5]),
        .I1(dout[5]),
        .O(sig_child_addr_lsh_rollover_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_8
       (.I0(sig_child_addr_cntr_lsh_reg[4]),
        .I1(dout[4]),
        .O(sig_child_addr_lsh_rollover_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_9
       (.I0(sig_child_addr_cntr_lsh_reg[3]),
        .I1(dout[3]),
        .O(sig_child_addr_lsh_rollover_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_addr_lsh_rollover_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_addr_lsh_rollover),
        .Q(sig_child_addr_lsh_rollover_reg),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_2
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_3_n_0),
        .CO({NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED[3],sig_child_addr_lsh_rollover_reg_reg_i_2_n_1,sig_child_addr_lsh_rollover_reg_reg_i_2_n_2,sig_child_addr_lsh_rollover_reg_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sig_predict_child_addr_lsh,NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED[2:0]}),
        .S({p_1_in7_in,sig_child_addr_cntr_lsh_reg[14:12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_3
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_4_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,sig_child_addr_lsh_rollover_reg_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED[3:0]),
        .S(sig_child_addr_cntr_lsh_reg[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_4
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_5_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_4_n_0,sig_child_addr_lsh_rollover_reg_reg_i_4_n_1,sig_child_addr_lsh_rollover_reg_reg_i_4_n_2,sig_child_addr_lsh_rollover_reg_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sig_child_addr_cntr_lsh_reg[6:4]}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_cntr_lsh_reg[7],sig_child_addr_lsh_rollover_reg_i_6_n_0,sig_child_addr_lsh_rollover_reg_i_7_n_0,sig_child_addr_lsh_rollover_reg_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_5
       (.CI(1'b0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_5_n_0,sig_child_addr_lsh_rollover_reg_reg_i_5_n_1,sig_child_addr_lsh_rollover_reg_reg_i_5_n_2,sig_child_addr_lsh_rollover_reg_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({sig_child_addr_cntr_lsh_reg[3],\sig_child_addr_cntr_lsh_reg[2]_0 }),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_5_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_lsh_rollover_reg_i_9_n_0,sig_child_addr_lsh_rollover_reg_i_10_n_0,sig_child_addr_lsh_rollover_reg_i_11_n_0,sig_child_addr_lsh_rollover_reg_i_12_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[0]),
        .Q(\sig_child_addr_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[10]),
        .Q(\sig_child_addr_reg_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[11]),
        .Q(\sig_child_addr_reg_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[12]),
        .Q(\sig_child_addr_reg_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[13]),
        .Q(\sig_child_addr_reg_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[14]),
        .Q(\sig_child_addr_reg_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[15]),
        .Q(\sig_child_addr_reg_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[16]),
        .Q(data[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[17]),
        .Q(data[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[18]),
        .Q(data[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[19]),
        .Q(data[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[1]),
        .Q(\sig_child_addr_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[20]),
        .Q(data[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[21]),
        .Q(data[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[22]),
        .Q(data[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[23]),
        .Q(data[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[24]),
        .Q(data[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[25]),
        .Q(data[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[26]),
        .Q(data[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[27]),
        .Q(data[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[28]),
        .Q(data[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[29]),
        .Q(data[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[2]),
        .Q(\sig_child_addr_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[30]),
        .Q(data[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[31]),
        .Q(data[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[3]),
        .Q(\sig_child_addr_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[4]),
        .Q(\sig_child_addr_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[5]),
        .Q(\sig_child_addr_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[6]),
        .Q(\sig_child_addr_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[7]),
        .Q(\sig_child_addr_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[8]),
        .Q(\sig_child_addr_reg_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[9]),
        .Q(\sig_child_addr_reg_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_burst_type_reg),
        .Q(sig_child_burst_type_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_cmd_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_psm_ld_chcmd_reg),
        .Q(sig_child_cmd_reg_full),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_calc2dm_calc_err),
        .Q(sig_child_error_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_burst_type_i_1
       (.I0(sig_child_burst_type_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_burst_type),
        .O(sig_child_qual_burst_type_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_burst_type_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_burst_type_i_1_n_0),
        .Q(sig_child_qual_burst_type),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_error_reg_i_1
       (.I0(sig_child_error_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_error_reg),
        .O(sig_child_qual_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_error_reg_i_1_n_0),
        .Q(sig_child_qual_error_reg),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h0000000070777000)) 
    sig_child_qual_first_of_2_i_1
       (.I0(dout[7]),
        .I1(sig_pcc2sf_xfer_ready),
        .I2(sig_needed_2_realign_cmds),
        .I3(sig_csm_pop_child_cmd),
        .I4(sig_child_qual_first_of_2),
        .I5(sig_init_reg),
        .O(sig_child_qual_first_of_2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_first_of_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_first_of_2_i_1_n_0),
        .Q(sig_child_qual_first_of_2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54540454)) 
    sig_cmd2addr_valid_i_1__0
       (.I0(sig_init_reg),
        .I1(sig_csm_ld_xfer),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_inhibit_rdy_n),
        .I4(\sig_xfer_len_reg_reg[0]_0 ),
        .O(sig_cmd2addr_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1__0_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h55054444)) 
    sig_cmd2data_valid_i_1__0
       (.I0(sig_init_reg),
        .I1(sig_csm_ld_xfer),
        .I2(sig_inhibit_rdy_n_0),
        .I3(sig_cmd2data_valid_reg_0),
        .I4(sig_mstr2data_cmd_valid),
        .O(sig_cmd2data_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1__0_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1110)) 
    sig_csm_ld_xfer_i_1
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_mstr2data_cmd_valid),
        .I2(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .O(sig_csm_ld_xfer_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_ld_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_ld_xfer_ns),
        .Q(sig_csm_ld_xfer),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_csm_pop_child_cmd_i_1
       (.I0(sig_child_cmd_reg_full),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .O(sig_csm_pop_child_cmd_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_child_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_child_cmd_ns),
        .Q(sig_csm_pop_child_cmd),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sig_csm_pop_sf_fifo_i_1
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_mstr2data_cmd_valid),
        .O(sig_csm_pop_sf_fifo_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_sf_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_sf_fifo_ns),
        .Q(sig_pcc2sf_xfer_ready),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'h00DC)) 
    sig_first_realigner_cmd_i_1
       (.I0(sig_psm_ld_realigner_reg),
        .I1(sig_push_input_reg14_out),
        .I2(sig_first_realigner_cmd),
        .I3(sig_init_reg),
        .O(sig_first_realigner_cmd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_realigner_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_first_realigner_cmd_i_1_n_0),
        .Q(sig_first_realigner_cmd),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0004)) 
    \sig_input_addr_reg[31]_i_2 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(Q),
        .I3(sig_calc2dm_calc_err),
        .O(sig_push_input_reg14_out));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[18]),
        .Q(sig_input_addr_reg[0]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[28]),
        .Q(sig_input_addr_reg[10]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[29]),
        .Q(sig_input_addr_reg[11]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[30]),
        .Q(sig_input_addr_reg[12]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[31]),
        .Q(sig_input_addr_reg[13]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[32]),
        .Q(sig_input_addr_reg[14]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[33]),
        .Q(sig_input_addr_reg[15]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[34]),
        .Q(sig_input_addr_reg[16]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[35]),
        .Q(sig_input_addr_reg[17]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[36]),
        .Q(sig_input_addr_reg[18]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[37]),
        .Q(sig_input_addr_reg[19]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[19]),
        .Q(sig_input_addr_reg[1]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[38]),
        .Q(sig_input_addr_reg[20]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[39]),
        .Q(sig_input_addr_reg[21]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[40]),
        .Q(sig_input_addr_reg[22]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[41]),
        .Q(sig_input_addr_reg[23]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[42]),
        .Q(sig_input_addr_reg[24]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[43]),
        .Q(sig_input_addr_reg[25]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[44]),
        .Q(sig_input_addr_reg[26]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[45]),
        .Q(sig_input_addr_reg[27]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[46]),
        .Q(sig_input_addr_reg[28]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[47]),
        .Q(sig_input_addr_reg[29]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[20]),
        .Q(sig_input_addr_reg[2]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[48]),
        .Q(sig_input_addr_reg[30]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[49]),
        .Q(sig_input_addr_reg[31]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[21]),
        .Q(sig_input_addr_reg[3]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[22]),
        .Q(sig_input_addr_reg[4]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[23]),
        .Q(sig_input_addr_reg[5]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[24]),
        .Q(sig_input_addr_reg[6]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[25]),
        .Q(sig_input_addr_reg[7]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[26]),
        .Q(sig_input_addr_reg[8]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[27]),
        .Q(sig_input_addr_reg[9]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[16]),
        .Q(sig_input_burst_type_reg),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[17]),
        .Q(sig_input_eof_reg),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_needed_2_realign_cmds_i_1
       (.I0(sig_skip_align2mbaa_s_h),
        .O(sig_needed_2_realign_cmds_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_needed_2_realign_cmds_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_needed_2_realign_cmds_i_1_n_0),
        .Q(sig_needed_2_realign_cmds),
        .R(SR));
  LUT2 #(
    .INIT(4'h1)) 
    sig_psm_halt_i_1
       (.I0(sig_psm_state[1]),
        .I1(sig_psm_state[0]),
        .O(sig_psm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_psm_halt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_halt_ns),
        .Q(sig_psm_halt),
        .S(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    sig_psm_ld_calc1_i_1
       (.I0(sig_psm_state[2]),
        .I1(sig_psm_state[1]),
        .I2(sig_realign_reg_empty),
        .I3(sig_psm_state[0]),
        .O(sig_psm_ld_calc1_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_calc1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_calc1_ns),
        .Q(sig_psm_ld_calc1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    sig_psm_ld_chcmd_reg_i_1
       (.I0(sig_psm_state[2]),
        .I1(sig_psm_state[1]),
        .I2(sig_child_cmd_reg_full),
        .I3(sig_psm_state[0]),
        .O(sig_psm_ld_chcmd_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_chcmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_chcmd_reg_ns),
        .Q(sig_psm_ld_chcmd_reg),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h4200)) 
    sig_psm_ld_realigner_reg_i_1
       (.I0(sig_psm_state[1]),
        .I1(sig_psm_state[2]),
        .I2(sig_psm_state[0]),
        .I3(sig_realign_reg_empty),
        .O(sig_psm_ld_realigner_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_realigner_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_realigner_reg_ns),
        .Q(sig_psm_ld_realigner_reg),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h00A00CA000000000)) 
    sig_psm_pop_input_cmd_i_1
       (.I0(sig_realign_reg_empty),
        .I1(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ),
        .I2(sig_psm_state[2]),
        .I3(sig_psm_state[1]),
        .I4(sig_child_cmd_reg_full),
        .I5(sig_psm_state[0]),
        .O(sig_psm_pop_input_cmd_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_pop_input_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_pop_input_cmd_ns),
        .Q(sig_psm_pop_input_cmd),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[0]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [0]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[10]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [10]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[11]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [11]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[12]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [12]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[13]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [13]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[14]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [14]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[15]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [15]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[1]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [1]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[2]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [2]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[3]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [3]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[4]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [4]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[5]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [5]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[6]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [6]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[7]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [7]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[8]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [8]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[9]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [9]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_calc2dm_calc_err),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [18]),
        .R(sig_realign_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_realign_cmd_cmplt_reg_i_1
       (.I0(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realign_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_cmd_cmplt_reg0),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [17]),
        .R(sig_realign_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_realign_eof_reg_i_1
       (.I0(sig_input_eof_reg),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realign_eof_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_eof_reg0),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [16]),
        .R(sig_realign_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_realign_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(1'b0),
        .Q(sig_realign_reg_empty),
        .S(sig_realign_tag_reg0));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    sig_realign_reg_full_i_1
       (.I0(sig_init_reg),
        .I1(sig_psm_ld_realigner_reg),
        .I2(sig_mstr2dre_cmd_valid),
        .I3(sig_inhibit_rdy_n_1),
        .I4(\sig_realign_strt_offset_reg_reg[0]_1 ),
        .O(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_psm_ld_realigner_reg),
        .Q(sig_mstr2dre_cmd_valid),
        .R(sig_realign_tag_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_realign_strt_offset_reg[0]_i_1 
       (.I0(sig_psm_ld_calc1),
        .I1(sig_input_addr_reg[2]),
        .O(sig_realign_strt_offset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_strt_offset_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_strt_offset),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [19]),
        .R(sig_realign_tag_reg0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_realigner_btt2[0]_i_1 
       (.I0(sig_input_addr_reg[0]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I2(sig_btt_residue_slice[0]),
        .O(sig_realigner_btt[0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[10]_i_1 
       (.I0(sig_btt_upper_slice[3]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[10]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[11]_i_1 
       (.I0(sig_btt_upper_slice[4]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[11]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[12]_i_1 
       (.I0(sig_btt_upper_slice[5]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[12]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[13]_i_1 
       (.I0(sig_btt_upper_slice[6]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[13]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[14]_i_1 
       (.I0(sig_btt_upper_slice[7]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[14]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[15]_i_1 
       (.I0(sig_btt_upper_slice[8]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[15]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[15]_i_2 
       (.I0(sig_first_realigner_cmd),
        .I1(sig_skip_align2mbaa),
        .O(\sig_realigner_btt2[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \sig_realigner_btt2[1]_i_1 
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_input_addr_reg[1]),
        .I2(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[1]),
        .O(sig_realigner_btt[1]));
  LUT5 #(
    .INIT(32'h56FF5600)) 
    \sig_realigner_btt2[2]_i_1 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I4(sig_btt_residue_slice[2]),
        .O(sig_realigner_btt[2]));
  LUT6 #(
    .INIT(64'h01FEFFFF01FE0000)) 
    \sig_realigner_btt2[3]_i_1 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[3]),
        .I4(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I5(sig_btt_residue_slice[3]),
        .O(sig_realigner_btt[3]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_realigner_btt2[4]_i_1 
       (.I0(\sig_realigner_btt2[4]_i_2_n_0 ),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I2(sig_btt_residue_slice[4]),
        .O(sig_realigner_btt[4]));
  LUT5 #(
    .INIT(32'h55555556)) 
    \sig_realigner_btt2[4]_i_2 
       (.I0(sig_input_addr_reg[4]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[0]),
        .O(\sig_realigner_btt2[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_realigner_btt2[5]_i_1 
       (.I0(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I2(sig_btt_residue_slice[5]),
        .O(sig_realigner_btt[5]));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sig_realigner_btt2[5]_i_2 
       (.I0(sig_input_addr_reg[5]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[2]),
        .I4(sig_input_addr_reg[3]),
        .I5(sig_input_addr_reg[4]),
        .O(\sig_realigner_btt2[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[6]_i_1 
       (.I0(sig_btt_residue_slice[6]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[6]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[7]_i_1 
       (.I0(sig_btt_upper_slice[0]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[7]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[8]_i_1 
       (.I0(sig_btt_upper_slice[1]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[8]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[9]_i_1 
       (.I0(sig_btt_upper_slice[2]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[0]),
        .Q(sig_realigner_btt2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[10]),
        .Q(sig_realigner_btt2[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[11]),
        .Q(sig_realigner_btt2[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[12]),
        .Q(sig_realigner_btt2[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[13]),
        .Q(sig_realigner_btt2[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[14]),
        .Q(sig_realigner_btt2[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[15]),
        .Q(sig_realigner_btt2[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[1]),
        .Q(sig_realigner_btt2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[2]),
        .Q(sig_realigner_btt2[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[3]),
        .Q(sig_realigner_btt2[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[4]),
        .Q(sig_realigner_btt2[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[5]),
        .Q(sig_realigner_btt2[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[6]),
        .Q(sig_realigner_btt2[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[7]),
        .Q(sig_realigner_btt2[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[8]),
        .Q(sig_realigner_btt2[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[9]),
        .Q(sig_realigner_btt2[9]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h0000C5C0)) 
    sig_skip_align2mbaa_s_h_i_1
       (.I0(sig_psm_ld_chcmd_reg),
        .I1(sig_skip_align2mbaa),
        .I2(sig_psm_ld_realigner_reg),
        .I3(sig_skip_align2mbaa_s_h),
        .I4(sig_init_reg),
        .O(sig_skip_align2mbaa_s_h_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEEFEEEEEEEEE)) 
    sig_skip_align2mbaa_s_h_i_2
       (.I0(sig_bytes_to_mbaa),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_skip_align2mbaa_s_h_i_3_n_0),
        .I3(sig_skip_align2mbaa_s_h_i_4_n_0),
        .I4(sig_btt_lt_b2mbaa2),
        .I5(sig_skip_align2mbaa_s_h_i_5_n_0),
        .O(sig_skip_align2mbaa));
  LUT6 #(
    .INIT(64'h1001400404100240)) 
    sig_skip_align2mbaa_s_h_i_3
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_input_addr_reg[4]),
        .I3(sig_btt_lt_b2mbaa2_carry_i_10_n_0),
        .I4(sig_input_addr_reg[5]),
        .I5(sig_btt_residue_slice[4]),
        .O(sig_skip_align2mbaa_s_h_i_3_n_0));
  LUT5 #(
    .INIT(32'hEBFFFFBE)) 
    sig_skip_align2mbaa_s_h_i_4
       (.I0(sig_skip_align2mbaa_s_h_i_6_n_0),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_btt_residue_slice[0]),
        .O(sig_skip_align2mbaa_s_h_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_skip_align2mbaa_s_h_i_5
       (.I0(sig_btt_upper_slice[1]),
        .I1(sig_btt_upper_slice[7]),
        .I2(sig_btt_upper_slice[4]),
        .I3(sig_btt_upper_slice[5]),
        .I4(sig_skip_align2mbaa_s_h_i_7_n_0),
        .O(sig_skip_align2mbaa_s_h_i_5_n_0));
  LUT6 #(
    .INIT(64'hF9F9F99F9F9F9FF6)) 
    sig_skip_align2mbaa_s_h_i_6
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_btt_residue_slice[3]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[0]),
        .I5(sig_btt_residue_slice[2]),
        .O(sig_skip_align2mbaa_s_h_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    sig_skip_align2mbaa_s_h_i_7
       (.I0(sig_btt_upper_slice[8]),
        .I1(sig_btt_upper_slice[2]),
        .I2(sig_btt_upper_slice[0]),
        .I3(sig_first_realigner_cmd),
        .I4(sig_btt_upper_slice[3]),
        .I5(sig_btt_upper_slice[6]),
        .O(sig_skip_align2mbaa_s_h_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_skip_align2mbaa_s_h_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_skip_align2mbaa_s_h_i_1_n_0),
        .Q(sig_skip_align2mbaa_s_h),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hABAABBBB)) 
    \sig_xfer_addr_reg[31]_i_1 
       (.I0(sig_init_reg),
        .I1(\sig_xfer_addr_reg[31]_i_2_n_0 ),
        .I2(\sig_xfer_len_reg_reg[0]_0 ),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_mstr2addr_cmd_valid),
        .O(sig_xfer_cache_reg0));
  LUT5 #(
    .INIT(32'hFFFFD0DF)) 
    \sig_xfer_addr_reg[31]_i_2 
       (.I0(sig_inhibit_rdy_n_0),
        .I1(sig_cmd2data_valid_reg_0),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(sig_csm_ld_xfer),
        .O(\sig_xfer_addr_reg[31]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .Q(in[0]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[10]),
        .Q(in[10]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[11]),
        .Q(in[11]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[12]),
        .Q(in[12]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[13]),
        .Q(in[13]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[14]),
        .Q(in[14]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(p_1_in7_in),
        .Q(in[15]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[0]),
        .Q(in[16]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[1]),
        .Q(in[17]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[2]),
        .Q(in[18]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[3]),
        .Q(in[19]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .Q(in[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[4]),
        .Q(in[20]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[5]),
        .Q(in[21]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[6]),
        .Q(in[22]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[7]),
        .Q(in[23]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[8]),
        .Q(in[24]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[9]),
        .Q(in[25]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[10]),
        .Q(in[26]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[11]),
        .Q(in[27]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[12]),
        .Q(in[28]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[13]),
        .Q(in[29]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .Q(in[2]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[14]),
        .Q(in[30]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[15]),
        .Q(in[31]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[3]),
        .Q(in[3]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[4]),
        .Q(in[4]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[5]),
        .Q(in[5]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[6]),
        .Q(in[6]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[7]),
        .Q(in[7]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[8]),
        .Q(in[8]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[9]),
        .Q(in[9]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_error_reg),
        .Q(in[37]),
        .R(sig_xfer_cache_reg0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    sig_xfer_cmd_cmplt_reg_i_1
       (.I0(sig_child_qual_error_reg),
        .I1(sig_child_qual_first_of_2),
        .I2(dout[8]),
        .I3(dout[7]),
        .O(sig_xfer_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_cmd_cmplt_reg0),
        .Q(sig_xfer_cmd_cmplt_reg_reg_0[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_is_seq_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_is_seq_reg_reg_0),
        .Q(sig_xfer_cmd_cmplt_reg_reg_0[0]),
        .R(sig_xfer_cache_reg0));
  LUT5 #(
    .INIT(32'hA995566A)) 
    \sig_xfer_len_reg[0]_i_1 
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_1 ),
        .I1(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .I2(\sig_xfer_len_reg[1]_i_2_n_0 ),
        .I3(dout[2]),
        .I4(dout[3]),
        .O(sig_xfer_len[0]));
  LUT6 #(
    .INIT(64'hBBBDBDDD44424222)) 
    \sig_xfer_len_reg[1]_i_1 
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_1 ),
        .I1(dout[3]),
        .I2(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .I3(\sig_xfer_len_reg[1]_i_2_n_0 ),
        .I4(dout[2]),
        .I5(dout[4]),
        .O(sig_xfer_len[1]));
  LUT4 #(
    .INIT(16'hF880)) 
    \sig_xfer_len_reg[1]_i_2 
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .I1(dout[0]),
        .I2(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .I3(dout[1]),
        .O(\sig_xfer_len_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0006600060000009)) 
    \sig_xfer_len_reg[3]_i_2 
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .I1(dout[2]),
        .I2(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .I3(dout[0]),
        .I4(dout[1]),
        .I5(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .O(\sig_child_addr_cntr_lsh_reg[2]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_len[0]),
        .Q(in[32]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_len[1]),
        .Q(in[33]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[0]),
        .Q(in[34]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[1]),
        .Q(in[35]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_burst_type),
        .Q(in[36]),
        .R(sig_xfer_cache_reg0));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__1 
       (.I0(sig_pcc2sf_xfer_ready),
        .I1(empty),
        .O(rd_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_indet_btt" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_indet_btt
   (dout,
    empty,
    sig_clr_dbc_reg,
    out,
    sig_ibtt2wdc_tlast,
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ,
    lsig_0ffset_cntr,
    \sig_burst_dbeat_cntr_reg[0]_0 ,
    Q,
    sig_m_valid_out_reg,
    CO,
    D,
    sig_child_qual_first_of_2_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    sig_ld_byte_cntr,
    \gwdc.wr_data_count_i_reg[4] ,
    E,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ,
    O,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ,
    \sig_strb_reg_out_reg[7] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    rd_en,
    sig_dre2ibtt_tlast,
    sig_dre2ibtt_eop,
    \INCLUDE_PACKING.lsig_first_dbeat_reg_1 ,
    \sig_burst_dbeat_cntr_reg[0]_1 ,
    lsig_first_dbeat,
    \INCLUDE_PACKING.lsig_packer_full_reg_0 ,
    sig_sf_strt_addr_offset,
    \sig_byte_cntr_reg[6]_0 ,
    sig_init_reg,
    \GEN_INDET_BTT.lsig_eop_reg_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    lsig_end_of_cmd_reg,
    lsig_eop_reg,
    S,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_eop_halt_xfer,
    \sig_data_reg_out[31]_i_3 ,
    \sig_xfer_len_reg_reg[2] ,
    sig_child_addr_cntr_lsh_reg,
    \sig_child_addr_cntr_lsh_reg[3] ,
    \sig_child_addr_cntr_lsh_reg[7] ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 ,
    SR,
    DI,
    sig_stbs2sfcc_asserted);
  output [8:0]dout;
  output empty;
  output sig_clr_dbc_reg;
  output out;
  output sig_ibtt2wdc_tlast;
  output \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  output lsig_0ffset_cntr;
  output [0:0]\sig_burst_dbeat_cntr_reg[0]_0 ;
  output [67:0]Q;
  output sig_m_valid_out_reg;
  output [0:0]CO;
  output [3:0]D;
  output sig_child_qual_first_of_2_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output sig_ld_byte_cntr;
  output \gwdc.wr_data_count_i_reg[4] ;
  output [0:0]E;
  output [1:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  output [3:0]O;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  output [7:0]\sig_strb_reg_out_reg[7] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input rd_en;
  input sig_dre2ibtt_tlast;
  input sig_dre2ibtt_eop;
  input \INCLUDE_PACKING.lsig_first_dbeat_reg_1 ;
  input \sig_burst_dbeat_cntr_reg[0]_1 ;
  input lsig_first_dbeat;
  input \INCLUDE_PACKING.lsig_packer_full_reg_0 ;
  input sig_sf_strt_addr_offset;
  input \sig_byte_cntr_reg[6]_0 ;
  input sig_init_reg;
  input \GEN_INDET_BTT.lsig_eop_reg_reg ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input lsig_end_of_cmd_reg;
  input lsig_eop_reg;
  input [3:0]S;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input sig_eop_halt_xfer;
  input [0:0]\sig_data_reg_out[31]_i_3 ;
  input \sig_xfer_len_reg_reg[2] ;
  input [2:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input [1:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0 ;
  input [1:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  input [31:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ;
  input [31:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 ;
  input [3:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]_0 ;
  input [3:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 ;
  input [0:0]SR;
  input [2:0]DI;
  input [2:0]sig_stbs2sfcc_asserted;

  wire [0:0]CO;
  wire [3:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire \GEN_INDET_BTT.lsig_eop_reg_reg ;
  wire [31:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ;
  wire [1:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1] ;
  wire [3:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]_0 ;
  wire [31:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 ;
  wire [1:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1] ;
  wire [3:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg_1 ;
  wire \INCLUDE_PACKING.lsig_packer_full_reg_0 ;
  wire I_DATA_FIFO_n_74;
  wire I_DATA_FIFO_n_75;
  wire I_DATA_FIFO_n_79;
  wire [3:0]O;
  wire [67:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [8:0]dout;
  wire empty;
  wire [1:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gwdc.wr_data_count_i_reg[4] ;
  wire lsig_0ffset_cntr;
  wire [63:0]lsig_combined_data;
  wire [7:0]lsig_combined_strb;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire lsig_first_dbeat;
  wire \lsig_flag_slice_reg[0]_0 ;
  wire \lsig_flag_slice_reg[1]_1 ;
  wire lsig_packer_full;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_0_in5_in;
  wire rd_en;
  wire [67:64]s_data;
  wire [2:1]sig_burst_dbeat_cntr;
  wire \sig_burst_dbeat_cntr[1]_i_1_n_0 ;
  wire \sig_burst_dbeat_cntr[2]_i_1_n_0 ;
  wire [0:0]\sig_burst_dbeat_cntr_reg[0]_0 ;
  wire \sig_burst_dbeat_cntr_reg[0]_1 ;
  wire [6:0]sig_byte_cntr;
  wire \sig_byte_cntr[3]_i_5_n_0 ;
  wire \sig_byte_cntr[3]_i_6_n_0 ;
  wire \sig_byte_cntr[3]_i_7_n_0 ;
  wire \sig_byte_cntr[3]_i_8_n_0 ;
  wire \sig_byte_cntr[6]_i_4_n_0 ;
  wire \sig_byte_cntr[6]_i_5_n_0 ;
  wire \sig_byte_cntr[6]_i_6_n_0 ;
  wire \sig_byte_cntr_reg[3]_i_1_n_0 ;
  wire \sig_byte_cntr_reg[3]_i_1_n_1 ;
  wire \sig_byte_cntr_reg[3]_i_1_n_2 ;
  wire \sig_byte_cntr_reg[3]_i_1_n_3 ;
  wire \sig_byte_cntr_reg[3]_i_1_n_4 ;
  wire \sig_byte_cntr_reg[3]_i_1_n_5 ;
  wire \sig_byte_cntr_reg[3]_i_1_n_6 ;
  wire \sig_byte_cntr_reg[3]_i_1_n_7 ;
  wire \sig_byte_cntr_reg[6]_0 ;
  wire \sig_byte_cntr_reg[6]_i_3_n_2 ;
  wire \sig_byte_cntr_reg[6]_i_3_n_3 ;
  wire \sig_byte_cntr_reg[6]_i_3_n_5 ;
  wire \sig_byte_cntr_reg[6]_i_3_n_6 ;
  wire \sig_byte_cntr_reg[6]_i_3_n_7 ;
  wire [2:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_csm_pop_child_cmd;
  wire [73:72]sig_data_fifo_data_in;
  wire [73:0]sig_data_fifo_data_out;
  wire [0:0]\sig_data_reg_out[31]_i_3 ;
  wire [64:64]sig_data_skid_mux_out;
  wire [64:64]sig_data_skid_reg;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_eop_reg;
  wire sig_dre2ibtt_tlast;
  wire sig_dre2ibtt_tlast_reg;
  wire sig_eop_halt_xfer;
  wire sig_ibtt2wdc_tlast;
  wire sig_init_reg;
  wire sig_ld_byte_cntr;
  wire sig_m_valid_out_reg;
  wire sig_pop_data_fifo;
  wire sig_sf_strt_addr_offset;
  wire [2:0]sig_stbs2sfcc_asserted;
  wire [7:0]\sig_strb_reg_out_reg[7] ;
  wire sig_stream_rst;
  wire sig_xd_fifo_full;
  wire \sig_xfer_len_reg_reg[2] ;
  wire [3:2]\NLW_sig_byte_cntr_reg[6]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_byte_cntr_reg[6]_i_3_O_UNCONNECTED ;

  zynq_base_axi_vdma_0_0_axi_datamover_skid_buf \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF 
       (.CO(CO),
        .D(D),
        .E(E),
        .\GEN_INDET_BTT.lsig_eop_reg_reg (\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .Q(Q),
        .S(S),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_74),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in5_in),
        .rd_en(sig_pop_data_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\sig_data_reg_out_reg[64]_0 (sig_data_skid_mux_out),
        .\sig_data_skid_reg_reg[64]_0 (sig_data_skid_reg),
        .\sig_data_skid_reg_reg[67]_0 (s_data),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_init_reg(sig_init_reg),
        .sig_m_valid_out_reg_0(out),
        .sig_m_valid_out_reg_1(sig_m_valid_out_reg),
        .\sig_strb_reg_out_reg[7]_0 (\sig_strb_reg_out_reg[7] ),
        .sig_stream_rst(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [0]),
        .Q(lsig_combined_data[0]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [10]),
        .Q(lsig_combined_data[10]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [11]),
        .Q(lsig_combined_data[11]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [12]),
        .Q(lsig_combined_data[12]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [13]),
        .Q(lsig_combined_data[13]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [14]),
        .Q(lsig_combined_data[14]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [15]),
        .Q(lsig_combined_data[15]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [16]),
        .Q(lsig_combined_data[16]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [17]),
        .Q(lsig_combined_data[17]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [18]),
        .Q(lsig_combined_data[18]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [19]),
        .Q(lsig_combined_data[19]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [1]),
        .Q(lsig_combined_data[1]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [20]),
        .Q(lsig_combined_data[20]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [21]),
        .Q(lsig_combined_data[21]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [22]),
        .Q(lsig_combined_data[22]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [23]),
        .Q(lsig_combined_data[23]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [24]),
        .Q(lsig_combined_data[24]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [25]),
        .Q(lsig_combined_data[25]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [26]),
        .Q(lsig_combined_data[26]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [27]),
        .Q(lsig_combined_data[27]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [28]),
        .Q(lsig_combined_data[28]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [29]),
        .Q(lsig_combined_data[29]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [2]),
        .Q(lsig_combined_data[2]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [30]),
        .Q(lsig_combined_data[30]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [31]),
        .Q(lsig_combined_data[31]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [3]),
        .Q(lsig_combined_data[3]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [4]),
        .Q(lsig_combined_data[4]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [5]),
        .Q(lsig_combined_data[5]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [6]),
        .Q(lsig_combined_data[6]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [7]),
        .Q(lsig_combined_data[7]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [8]),
        .Q(lsig_combined_data[8]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 [9]),
        .Q(lsig_combined_data[9]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 [0]),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 [1]),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]_0 [0]),
        .Q(lsig_combined_strb[0]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]_0 [1]),
        .Q(lsig_combined_strb[1]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]_0 [2]),
        .Q(lsig_combined_strb[2]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]_0 [3]),
        .Q(lsig_combined_strb[3]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [0]),
        .Q(lsig_combined_data[32]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [10]),
        .Q(lsig_combined_data[42]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [11]),
        .Q(lsig_combined_data[43]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [12]),
        .Q(lsig_combined_data[44]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [13]),
        .Q(lsig_combined_data[45]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [14]),
        .Q(lsig_combined_data[46]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [15]),
        .Q(lsig_combined_data[47]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [16]),
        .Q(lsig_combined_data[48]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [17]),
        .Q(lsig_combined_data[49]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [18]),
        .Q(lsig_combined_data[50]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [19]),
        .Q(lsig_combined_data[51]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [1]),
        .Q(lsig_combined_data[33]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [20]),
        .Q(lsig_combined_data[52]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [21]),
        .Q(lsig_combined_data[53]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [22]),
        .Q(lsig_combined_data[54]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [23]),
        .Q(lsig_combined_data[55]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [24]),
        .Q(lsig_combined_data[56]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [25]),
        .Q(lsig_combined_data[57]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [26]),
        .Q(lsig_combined_data[58]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [27]),
        .Q(lsig_combined_data[59]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [28]),
        .Q(lsig_combined_data[60]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [29]),
        .Q(lsig_combined_data[61]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [2]),
        .Q(lsig_combined_data[34]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [30]),
        .Q(lsig_combined_data[62]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [31]),
        .Q(lsig_combined_data[63]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [3]),
        .Q(lsig_combined_data[35]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [4]),
        .Q(lsig_combined_data[36]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [5]),
        .Q(lsig_combined_data[37]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [6]),
        .Q(lsig_combined_data[38]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [7]),
        .Q(lsig_combined_data[39]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [8]),
        .Q(lsig_combined_data[40]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [9]),
        .Q(lsig_combined_data[41]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0 [0]),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0 [1]),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 [0]),
        .Q(lsig_combined_strb[4]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 [1]),
        .Q(lsig_combined_strb[5]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 [2]),
        .Q(lsig_combined_strb[6]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_1 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 [3]),
        .Q(lsig_combined_strb[7]),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h2F70)) 
    \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1 
       (.I0(\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .I1(sig_sf_strt_addr_offset),
        .I2(\sig_byte_cntr_reg[6]_0 ),
        .I3(lsig_0ffset_cntr),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0 ),
        .Q(lsig_0ffset_cntr),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    \INCLUDE_PACKING.lsig_first_dbeat_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\INCLUDE_PACKING.lsig_first_dbeat_reg_1 ),
        .Q(\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_PACKING.lsig_packer_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_75),
        .Q(lsig_packer_full),
        .R(sig_stream_rst));
  zynq_base_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized1 I_DATA_FIFO
       (.E(\lsig_flag_slice_reg[0]_0 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] (\sig_byte_cntr_reg[6]_0 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 (\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .\INCLUDE_PACKING.lsig_packer_full_reg (\INCLUDE_PACKING.lsig_packer_full_reg_0 ),
        .din({sig_data_fifo_data_in,lsig_combined_strb,lsig_combined_data}),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_74),
        .full(sig_xd_fifo_full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (I_DATA_FIFO_n_75),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (\lsig_flag_slice_reg[1]_1 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (I_DATA_FIFO_n_79),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (s_data),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_first_dbeat(lsig_first_dbeat),
        .lsig_packer_full(lsig_packer_full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in5_in),
        .rd_en(sig_pop_data_fifo),
        .\sig_data_reg_out[31]_i_3 (\sig_data_reg_out[31]_i_3 ),
        .\sig_data_reg_out_reg[64] (sig_data_skid_reg),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_s_ready_dup_reg(sig_data_skid_mux_out),
        .sig_sf_strt_addr_offset(sig_sf_strt_addr_offset),
        .sig_stream_rst(sig_stream_rst));
  zynq_base_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized0 I_XD_FIFO
       (.O(O),
        .din({sig_dre2ibtt_eop_reg,sig_dre2ibtt_tlast_reg,sig_byte_cntr}),
        .dout(dout),
        .empty(empty),
        .full(sig_xd_fifo_full),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .\gwdc.wr_data_count_i_reg[4] (\gwdc.wr_data_count_i_reg[4] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[3] (\sig_child_addr_cntr_lsh_reg[3] ),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(sig_child_qual_first_of_2_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_eop_sent_reg_reg(I_DATA_FIFO_n_79),
        .sig_stream_rst(sig_stream_rst),
        .\sig_xfer_len_reg_reg[2] (\sig_xfer_len_reg_reg[2] ),
        .wr_en(sig_clr_dbc_reg));
  LUT5 #(
    .INIT(32'h00002888)) 
    \sig_burst_dbeat_cntr[1]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_burst_dbeat_cntr[1]),
        .I2(\sig_burst_dbeat_cntr_reg[0]_0 ),
        .I3(\INCLUDE_PACKING.lsig_packer_full_reg_0 ),
        .I4(lsig_first_dbeat),
        .O(\sig_burst_dbeat_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000028888888)) 
    \sig_burst_dbeat_cntr[2]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_burst_dbeat_cntr[2]),
        .I2(sig_burst_dbeat_cntr[1]),
        .I3(\sig_burst_dbeat_cntr_reg[0]_0 ),
        .I4(\INCLUDE_PACKING.lsig_packer_full_reg_0 ),
        .I5(lsig_first_dbeat),
        .O(\sig_burst_dbeat_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_burst_dbeat_cntr_reg[0]_1 ),
        .Q(\sig_burst_dbeat_cntr_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_burst_dbeat_cntr[1]_i_1_n_0 ),
        .Q(sig_burst_dbeat_cntr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_burst_dbeat_cntr[2]_i_1_n_0 ),
        .Q(sig_burst_dbeat_cntr[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[3]_i_12 
       (.I0(sig_clr_dbc_reg),
        .I1(\sig_byte_cntr_reg[6]_0 ),
        .O(sig_ld_byte_cntr));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[3]_i_5 
       (.I0(sig_byte_cntr[3]),
        .I1(\sig_byte_cntr_reg[6]_0 ),
        .I2(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hD52A)) 
    \sig_byte_cntr[3]_i_6 
       (.I0(sig_byte_cntr[2]),
        .I1(\sig_byte_cntr_reg[6]_0 ),
        .I2(sig_clr_dbc_reg),
        .I3(sig_stbs2sfcc_asserted[2]),
        .O(\sig_byte_cntr[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hD52A)) 
    \sig_byte_cntr[3]_i_7 
       (.I0(sig_byte_cntr[1]),
        .I1(\sig_byte_cntr_reg[6]_0 ),
        .I2(sig_clr_dbc_reg),
        .I3(sig_stbs2sfcc_asserted[1]),
        .O(\sig_byte_cntr[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hD52A)) 
    \sig_byte_cntr[3]_i_8 
       (.I0(sig_byte_cntr[0]),
        .I1(\sig_byte_cntr_reg[6]_0 ),
        .I2(sig_clr_dbc_reg),
        .I3(sig_stbs2sfcc_asserted[0]),
        .O(\sig_byte_cntr[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[6]_i_4 
       (.I0(sig_byte_cntr[6]),
        .I1(\sig_byte_cntr_reg[6]_0 ),
        .I2(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[6]_i_5 
       (.I0(sig_byte_cntr[5]),
        .I1(\sig_byte_cntr_reg[6]_0 ),
        .I2(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[6]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[6]_i_6 
       (.I0(sig_byte_cntr[4]),
        .I1(\sig_byte_cntr_reg[6]_0 ),
        .I2(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[6]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_byte_cntr_reg[6]_0 ),
        .D(\sig_byte_cntr_reg[3]_i_1_n_7 ),
        .Q(sig_byte_cntr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_byte_cntr_reg[6]_0 ),
        .D(\sig_byte_cntr_reg[3]_i_1_n_6 ),
        .Q(sig_byte_cntr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_byte_cntr_reg[6]_0 ),
        .D(\sig_byte_cntr_reg[3]_i_1_n_5 ),
        .Q(sig_byte_cntr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_byte_cntr_reg[6]_0 ),
        .D(\sig_byte_cntr_reg[3]_i_1_n_4 ),
        .Q(sig_byte_cntr[3]),
        .R(SR));
  CARRY4 \sig_byte_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_byte_cntr_reg[3]_i_1_n_0 ,\sig_byte_cntr_reg[3]_i_1_n_1 ,\sig_byte_cntr_reg[3]_i_1_n_2 ,\sig_byte_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,DI}),
        .O({\sig_byte_cntr_reg[3]_i_1_n_4 ,\sig_byte_cntr_reg[3]_i_1_n_5 ,\sig_byte_cntr_reg[3]_i_1_n_6 ,\sig_byte_cntr_reg[3]_i_1_n_7 }),
        .S({\sig_byte_cntr[3]_i_5_n_0 ,\sig_byte_cntr[3]_i_6_n_0 ,\sig_byte_cntr[3]_i_7_n_0 ,\sig_byte_cntr[3]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_byte_cntr_reg[6]_0 ),
        .D(\sig_byte_cntr_reg[6]_i_3_n_7 ),
        .Q(sig_byte_cntr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_byte_cntr_reg[6]_0 ),
        .D(\sig_byte_cntr_reg[6]_i_3_n_6 ),
        .Q(sig_byte_cntr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_byte_cntr_reg[6]_0 ),
        .D(\sig_byte_cntr_reg[6]_i_3_n_5 ),
        .Q(sig_byte_cntr[6]),
        .R(SR));
  CARRY4 \sig_byte_cntr_reg[6]_i_3 
       (.CI(\sig_byte_cntr_reg[3]_i_1_n_0 ),
        .CO({\NLW_sig_byte_cntr_reg[6]_i_3_CO_UNCONNECTED [3:2],\sig_byte_cntr_reg[6]_i_3_n_2 ,\sig_byte_cntr_reg[6]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sig_byte_cntr_reg[6]_i_3_O_UNCONNECTED [3],\sig_byte_cntr_reg[6]_i_3_n_5 ,\sig_byte_cntr_reg[6]_i_3_n_6 ,\sig_byte_cntr_reg[6]_i_3_n_7 }),
        .S({1'b0,\sig_byte_cntr[6]_i_4_n_0 ,\sig_byte_cntr[6]_i_5_n_0 ,\sig_byte_cntr[6]_i_6_n_0 }));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    sig_clr_dbc_reg_i_1
       (.I0(sig_burst_dbeat_cntr[2]),
        .I1(sig_burst_dbeat_cntr[1]),
        .I2(\sig_burst_dbeat_cntr_reg[0]_0 ),
        .I3(\INCLUDE_PACKING.lsig_packer_full_reg_0 ),
        .I4(lsig_first_dbeat),
        .O(sig_clr_dbeat_cntr0_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_clr_dbc_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_clr_dbeat_cntr0_out),
        .Q(sig_clr_dbc_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_eop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_dre2ibtt_eop),
        .Q(sig_dre2ibtt_eop_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_tlast_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_dre2ibtt_tlast),
        .Q(sig_dre2ibtt_tlast_reg),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0] ),
        .O(sig_data_fifo_data_in[73]));
  LUT2 #(
    .INIT(4'hE)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1] ),
        .O(sig_data_fifo_data_in[72]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mm2s_full_wrap" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_mm2s_full_wrap
   (empty,
    sig_rst2all_stop_request,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ,
    E,
    sig_halt_cmplt_reg,
    mm2s_halt_cmplt,
    Q,
    m_axi_mm2s_rready,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    out,
    sig_s_h_halt_reg_reg,
    mm2s_halt,
    cmnd_wr,
    mm2s_dmacr,
    datamover_idle,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    s_axis_mm2s_cmd_tvalid,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    m_axi_mm2s_arready,
    in);
  output empty;
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  output [0:0]E;
  output sig_halt_cmplt_reg;
  output mm2s_halt_cmplt;
  output [0:0]Q;
  output m_axi_mm2s_rready;
  output [36:0]\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output [31:0]m_axi_mm2s_araddr;
  output [2:0]m_axi_mm2s_arlen;
  output [1:0]m_axi_mm2s_arsize;
  input m_axi_mm2s_aclk;
  input [63:0]m_axi_mm2s_rdata;
  input out;
  input sig_s_h_halt_reg_reg;
  input mm2s_halt;
  input cmnd_wr;
  input [0:0]mm2s_dmacr;
  input datamover_idle;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  input s_axis_mm2s_cmd_tvalid;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_arready;
  input [48:0]in;

  wire [0:0]E;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_3 ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  wire [36:0]\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire I_ADDR_CNTL_n_0;
  wire I_ADDR_CNTL_n_2;
  wire I_ADDR_CNTL_n_7;
  wire [0:0]\I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1 ;
  wire \I_CMD_FIFO/sig_rd_empty ;
  wire \I_CMD_FIFO/sig_wr_fifo ;
  wire I_CMD_STATUS_n_1;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_4;
  wire I_CMD_STATUS_n_6;
  wire I_CMD_STATUS_n_7;
  wire I_CMD_STATUS_n_8;
  wire I_MSTR_PCC_n_0;
  wire I_MSTR_PCC_n_60;
  wire I_RD_DATA_CNTL_n_0;
  wire I_RD_DATA_CNTL_n_10;
  wire I_RD_DATA_CNTL_n_2;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg ;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo ;
  wire [0:0]Q;
  wire cmnd_wr;
  wire datamover_idle;
  wire empty;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [2:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_sts_tready;
  wire [0:0]mm2s_dmacr;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire [5:3]sig_byte_change_minus1_im2;
  wire [63:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_slverr;
  wire sig_data2sf_cmd_cmplt;
  wire sig_data_fifo_full;
  wire sig_good_sin_strm_dbeat;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly3;
  wire [31:3]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_eof;
  wire [7:0]sig_mstr2data_last_strb;
  wire sig_mstr2data_sequential;
  wire sig_mstr2sf_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rdc2sf_wlast;
  wire [7:0]sig_rdc2sf_wstrb;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire sig_sf_allow_addr_req;
  wire sig_stream_rst;
  wire [2:0]sig_xfer_addr_reg;
  wire [7:0]sig_xfer_strt_strb2use_im3;

  zynq_base_axi_vdma_0_0_axi_datamover_rd_sf \GEN_INCLUDE_MM2S_SF.I_RD_SF 
       (.FIFO_Full_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_3 ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 (\INCLUDE_UNPACKING.lsig_cmd_loaded_reg ),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 (\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .SS(sig_stream_rst),
        .din({sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb,m_axi_mm2s_rdata}),
        .empty(empty),
        .full(sig_data_fifo_full),
        .in(sig_xfer_addr_reg[2]),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(I_ADDR_CNTL_n_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_6),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .\sig_token_cntr_reg[0]_0 (I_RD_DATA_CNTL_n_2),
        .sig_wr_fifo(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo ),
        .wr_en(sig_good_sin_strm_dbeat));
  zynq_base_axi_vdma_0_0_axi_datamover_addr_cntl I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_2),
        .SS(sig_stream_rst),
        .in({I_MSTR_PCC_n_0,sig_mstr2addr_burst,sig_byte_change_minus1_im2,sig_mstr2addr_addr,sig_xfer_addr_reg}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .out(I_ADDR_CNTL_n_0),
        .sig_calc_error_reg_reg_0(I_ADDR_CNTL_n_7),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_8),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_reg_0(sig_addr2data_addr_posted),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  zynq_base_axi_vdma_0_0_axi_datamover_cmd_status I_CMD_STATUS
       (.D(\I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1 ),
        .E(E),
        .FIFO_Full_reg(I_CMD_STATUS_n_1),
        .FIFO_Full_reg_0(I_MSTR_PCC_n_60),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (Q),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_2 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q({\I_CMD_FIFO/sig_rd_empty ,I_CMD_STATUS_n_4}),
        .SS(sig_stream_rst),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_halt(mm2s_halt),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_reg(I_CMD_STATUS_n_11),
        .sig_init_done(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_reg(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg ),
        .sig_init_reg_reg(I_CMD_STATUS_n_6),
        .sig_init_reg_reg_0(I_CMD_STATUS_n_7),
        .sig_init_reg_reg_1(I_CMD_STATUS_n_8),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_wr_fifo(\I_CMD_FIFO/sig_wr_fifo ),
        .slverr_i_reg(sig_rsc2stat_status));
  zynq_base_axi_vdma_0_0_axi_datamover_pcc I_MSTR_PCC
       (.D(\I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1 ),
        .Q({\I_CMD_FIFO/sig_rd_empty ,I_CMD_STATUS_n_4}),
        .in({I_MSTR_PCC_n_0,sig_mstr2addr_burst,sig_byte_change_minus1_im2,sig_mstr2addr_addr,sig_xfer_addr_reg}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .\sig_addr_cntr_im0_msh_reg[0]_0 (I_RD_DATA_CNTL_n_10),
        .sig_calc_error_pushed_reg_0(I_MSTR_PCC_n_60),
        .sig_calc_error_reg_reg_0({sig_mstr2data_cmd_cmplt,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_xfer_strt_strb2use_im3}),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_2),
        .sig_cmd2data_valid_reg_0(I_RD_DATA_CNTL_n_0),
        .sig_cmd2dre_valid_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_3 ),
        .sig_inhibit_rdy_n(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg ),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_sequential(sig_mstr2data_sequential),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_wr_fifo(\I_CMD_FIFO/sig_wr_fifo ));
  zynq_base_axi_vdma_0_0_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.FIFO_Full_reg(I_RD_DATA_CNTL_n_0),
        .\FSM_onehot_sig_pcc_sm_state[6]_i_2 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_3 ),
        .SS(sig_stream_rst),
        .din({sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .full(sig_data_fifo_full),
        .in({I_MSTR_PCC_n_0,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_xfer_strt_strb2use_im3,sig_byte_change_minus1_im2}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .\sig_addr_cntr_im0_msh_reg[0] (I_ADDR_CNTL_n_2),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[2]_0 (sig_addr2data_addr_posted),
        .sig_cmd2addr_valid_reg(I_RD_DATA_CNTL_n_10),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_dqual_reg_empty_reg_0(I_CMD_STATUS_n_1),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_2(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_7),
        .sig_last_mmap_dbeat_reg_reg_0(I_RD_DATA_CNTL_n_2),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_decerr_reg_reg(sig_rsc2stat_status[5:4]),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_wr_fifo(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo ),
        .wr_en(sig_good_sin_strm_dbeat));
  zynq_base_axi_vdma_0_0_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg_reg_0(sig_rsc2stat_status),
        .sig_rd_sts_slverr_reg_reg_1(I_CMD_STATUS_n_11),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  zynq_base_axi_vdma_0_0_axi_datamover_reset_33 I_RESET
       (.SS(sig_stream_rst),
        .datamover_idle(datamover_idle),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_cmplt_reg_0(sig_halt_cmplt_reg),
        .sig_halt_cmplt_reg_1(I_ADDR_CNTL_n_7),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg_0(sig_s_h_halt_reg_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mssai_skid_buf" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_mssai_skid_buf
   (sig_s_ready_out_reg_0,
    out,
    sig_s_ready_dup3_reg_0,
    \sig_strb_skid_reg_reg[1]_0 ,
    \sig_strb_skid_reg_reg[2]_0 ,
    sig_cmd_full_reg,
    sig_cmd_empty_reg,
    \sig_strb_reg_out_reg[3]_0 ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ,
    DI,
    SR,
    sig_m_valid_out_reg_0,
    rd_en,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    sig_m_valid_out_reg_1,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_btt_eq_0_reg,
    sig_eop_sent1_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_sm_pop_cmd_fifo_reg,
    sig_dre2ibtt_tlast,
    sig_m_valid_out_reg_2,
    \sig_data_reg_out_reg[31]_0 ,
    sig_stbs2sfcc_asserted,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    dout,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    sig_scatter2drc_cmd_ready,
    sig_s_ready_dup_reg_0,
    sig_init_reg,
    sig_dre2ibtt_tlast_reg_reg,
    sig_ld_byte_cntr,
    sig_clr_dbc_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    lsig_absorb2tlast,
    sig_eop_sent_reg_reg,
    lsig_0ffset_cntr,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ,
    \sig_burst_dbeat_cntr_reg[0] ,
    \sig_burst_dbeat_cntr_reg[0]_0 ,
    E,
    sig_btt_eq_0_reg_0,
    sig_btt_eq_0_reg_1,
    sig_btt_eq_0_reg_2,
    sig_btt_eq_0,
    Q,
    sig_sm_pop_cmd_fifo,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    sig_dre2ibtt_tlast_reg_reg_0,
    D);
  output sig_s_ready_out_reg_0;
  output out;
  output sig_s_ready_dup3_reg_0;
  output \sig_strb_skid_reg_reg[1]_0 ;
  output \sig_strb_skid_reg_reg[2]_0 ;
  output sig_cmd_full_reg;
  output sig_cmd_empty_reg;
  output [3:0]\sig_strb_reg_out_reg[3]_0 ;
  output \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  output [2:0]DI;
  output [0:0]SR;
  output sig_m_valid_out_reg_0;
  output rd_en;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output sig_m_valid_out_reg_1;
  output [31:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  output [3:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ;
  output [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_btt_eq_0_reg;
  output sig_eop_sent1_out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_sm_pop_cmd_fifo_reg;
  output sig_dre2ibtt_tlast;
  output [0:0]sig_m_valid_out_reg_2;
  output [31:0]\sig_data_reg_out_reg[31]_0 ;
  output [2:0]sig_stbs2sfcc_asserted;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [36:0]dout;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input sig_scatter2drc_cmd_ready;
  input sig_s_ready_dup_reg_0;
  input sig_init_reg;
  input [8:0]sig_dre2ibtt_tlast_reg_reg;
  input sig_ld_byte_cntr;
  input sig_clr_dbc_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input lsig_absorb2tlast;
  input sig_eop_sent_reg_reg;
  input lsig_0ffset_cntr;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ;
  input [0:0]\sig_burst_dbeat_cntr_reg[0] ;
  input \sig_burst_dbeat_cntr_reg[0]_0 ;
  input [0:0]E;
  input sig_btt_eq_0_reg_0;
  input sig_btt_eq_0_reg_1;
  input sig_btt_eq_0_reg_2;
  input sig_btt_eq_0;
  input [0:0]Q;
  input sig_sm_pop_cmd_fifo;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input sig_dre2ibtt_tlast_reg_reg_0;
  input [1:0]D;

  wire [1:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  wire [31:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire [3:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ;
  wire [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [36:0]dout;
  wire lsig_0ffset_cntr;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_reg;
  wire sig_btt_eq_0_reg_0;
  wire sig_btt_eq_0_reg_1;
  wire sig_btt_eq_0_reg_2;
  wire [0:0]\sig_burst_dbeat_cntr_reg[0] ;
  wire \sig_burst_dbeat_cntr_reg[0]_0 ;
  wire \sig_byte_cntr[3]_i_10_n_0 ;
  wire \sig_byte_cntr[3]_i_11_n_0 ;
  wire \sig_byte_cntr[3]_i_9_n_0 ;
  wire sig_clr_dbc_reg;
  wire sig_cmd_empty_reg;
  wire sig_cmd_full;
  wire sig_cmd_full0;
  wire sig_cmd_full_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_data_reg_out[31]_i_4_n_0 ;
  wire sig_data_reg_out_en;
  wire [31:0]\sig_data_reg_out_reg[31]_0 ;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tlast;
  wire [8:0]sig_dre2ibtt_tlast_reg_reg;
  wire sig_dre2ibtt_tlast_reg_reg_0;
  wire sig_eop_sent1_out;
  wire sig_eop_sent_reg_reg;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_byte_cntr;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  wire sig_m_valid_out_reg_1;
  wire [0:0]sig_m_valid_out_reg_2;
  wire [1:0]sig_mssa_index;
  wire sig_need_cmd_flush;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup3;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup4;
  wire sig_s_ready_dup_i_1__1_n_0;
  wire sig_s_ready_dup_i_2_n_0;
  wire sig_s_ready_dup_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_reg;
  wire [2:0]sig_stbs2sfcc_asserted;
  wire [3:0]\sig_strb_reg_out_reg[3]_0 ;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire \sig_strb_skid_reg_reg[1]_0 ;
  wire \sig_strb_skid_reg_reg[2]_0 ;
  wire sig_stream_rst;
  wire sig_strm_tlast;
  wire [3:0]sig_strm_tstrb;

  assign out = sig_m_valid_out;
  assign sig_s_ready_dup3_reg_0 = sig_s_ready_dup3;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT6 #(
    .INIT(64'h4444444400C00000)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1 
       (.I0(sig_sm_pop_cmd_fifo),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_m_valid_out_reg_1),
        .I3(sig_eop_sent_reg_reg),
        .I4(lsig_cmd_fetch_pause),
        .I5(sig_need_cmd_flush),
        .O(sig_sm_pop_cmd_fifo_reg));
  LUT5 #(
    .INIT(32'h08C8C8C8)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_i_1 
       (.I0(lsig_set_absorb2tlast),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(lsig_absorb2tlast),
        .I3(sig_strm_tlast),
        .I4(sig_m_valid_out),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][0]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[0]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][10]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[10]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [10]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][11]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[11]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [11]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][12]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[12]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [12]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][13]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[13]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [13]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][14]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[14]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [14]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][15]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[15]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [15]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][16]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[16]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [16]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][17]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[17]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [17]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][18]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[18]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [18]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][19]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[19]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [19]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][1]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[1]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][20]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[20]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [20]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][21]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[21]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [21]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][22]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[22]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [22]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][23]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[23]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [23]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][24]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[24]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [24]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][25]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[25]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [25]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][26]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[26]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [26]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][27]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[27]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [27]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][28]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[28]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [28]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][29]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[29]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [29]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][2]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[2]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][30]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[30]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [30]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][31]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[31]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [31]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[3]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][4]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[4]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [4]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][5]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[5]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [5]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[6]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [6]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][7]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[7]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [7]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][8]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[8]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [8]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][9]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tdata[9]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 [9]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][0]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_m_valid_out_reg_1),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h02A2000000000000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][0]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tlast_reg_reg[0]),
        .I5(sig_strm_tstrb[0]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'h02A2000000000000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][1]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tlast_reg_reg[1]),
        .I5(sig_strm_tstrb[1]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'h02A2000000000000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][2]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tlast_reg_reg[2]),
        .I5(sig_strm_tstrb[2]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [2]));
  LUT6 #(
    .INIT(64'h02A2000000000000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][3]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .I4(sig_dre2ibtt_tlast_reg_reg[3]),
        .I5(sig_strm_tstrb[3]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1 
       (.I0(sig_dre2ibtt_tdata[0]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][10]_i_1 
       (.I0(sig_dre2ibtt_tdata[10]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][11]_i_1 
       (.I0(sig_dre2ibtt_tdata[11]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][12]_i_1 
       (.I0(sig_dre2ibtt_tdata[12]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][13]_i_1 
       (.I0(sig_dre2ibtt_tdata[13]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][14]_i_1 
       (.I0(sig_dre2ibtt_tdata[14]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][15]_i_1 
       (.I0(sig_dre2ibtt_tdata[15]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][16]_i_1 
       (.I0(sig_dre2ibtt_tdata[16]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][17]_i_1 
       (.I0(sig_dre2ibtt_tdata[17]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][18]_i_1 
       (.I0(sig_dre2ibtt_tdata[18]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][19]_i_1 
       (.I0(sig_dre2ibtt_tdata[19]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1 
       (.I0(sig_dre2ibtt_tdata[1]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][20]_i_1 
       (.I0(sig_dre2ibtt_tdata[20]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][21]_i_1 
       (.I0(sig_dre2ibtt_tdata[21]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][22]_i_1 
       (.I0(sig_dre2ibtt_tdata[22]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][23]_i_1 
       (.I0(sig_dre2ibtt_tdata[23]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][24]_i_1 
       (.I0(sig_dre2ibtt_tdata[24]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][25]_i_1 
       (.I0(sig_dre2ibtt_tdata[25]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][26]_i_1 
       (.I0(sig_dre2ibtt_tdata[26]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][27]_i_1 
       (.I0(sig_dre2ibtt_tdata[27]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][28]_i_1 
       (.I0(sig_dre2ibtt_tdata[28]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][29]_i_1 
       (.I0(sig_dre2ibtt_tdata[29]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1 
       (.I0(sig_dre2ibtt_tdata[2]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][30]_i_1 
       (.I0(sig_dre2ibtt_tdata[30]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][31]_i_1 
       (.I0(sig_dre2ibtt_tdata[31]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1 
       (.I0(sig_dre2ibtt_tdata[3]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1 
       (.I0(sig_dre2ibtt_tdata[4]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1 
       (.I0(sig_dre2ibtt_tdata[5]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1 
       (.I0(sig_dre2ibtt_tdata[6]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1 
       (.I0(sig_dre2ibtt_tdata[7]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][8]_i_1 
       (.I0(sig_dre2ibtt_tdata[8]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][9]_i_1 
       (.I0(sig_dre2ibtt_tdata[9]),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(\sig_data_reg_out_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_1 
       (.I0(sig_m_valid_out_reg_1),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .O(sig_m_valid_out_reg_2));
  LUT4 #(
    .INIT(16'hA808)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_3 
       (.I0(sig_m_valid_out_reg_0),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][0]_i_1 
       (.I0(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .I1(sig_dre2ibtt_tlast_reg_reg[0]),
        .I2(sig_strm_tstrb[0]),
        .O(\sig_strb_reg_out_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][1]_i_1 
       (.I0(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .I1(sig_dre2ibtt_tlast_reg_reg[1]),
        .I2(sig_strm_tstrb[1]),
        .O(\sig_strb_reg_out_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][2]_i_1 
       (.I0(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .I1(sig_dre2ibtt_tlast_reg_reg[2]),
        .I2(sig_strm_tstrb[2]),
        .O(\sig_strb_reg_out_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][3]_i_1 
       (.I0(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .I1(sig_dre2ibtt_tlast_reg_reg[3]),
        .I2(sig_strm_tstrb[3]),
        .O(\sig_strb_reg_out_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    fg_builtin_fifo_inst_i_39__0
       (.I0(sig_s_ready_out),
        .I1(sig_s_ready_dup_reg_0),
        .O(rd_en));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h4F44FFFF)) 
    \sig_btt_cntr[15]_i_1__0 
       (.I0(lsig_absorb2tlast),
        .I1(lsig_set_absorb2tlast),
        .I2(sig_eop_sent_reg_reg),
        .I3(sig_m_valid_out_reg_1),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_INDET_BTT.lsig_absorb2tlast_reg ));
  LUT6 #(
    .INIT(64'h000000002A220000)) 
    \sig_btt_cntr[15]_i_4__0 
       (.I0(sig_m_valid_out),
        .I1(sig_strm_tlast),
        .I2(\sig_data_reg_out[31]_i_4_n_0 ),
        .I3(sig_dre2ibtt_tlast_reg_reg[6]),
        .I4(sig_dre2ibtt_tlast_reg_reg[7]),
        .I5(Q),
        .O(lsig_set_absorb2tlast));
  LUT6 #(
    .INIT(64'hBBBBBBBFAAAAAAAE)) 
    sig_btt_eq_0_i_1
       (.I0(\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .I1(E),
        .I2(sig_btt_eq_0_reg_0),
        .I3(sig_btt_eq_0_reg_1),
        .I4(sig_btt_eq_0_reg_2),
        .I5(sig_btt_eq_0),
        .O(sig_btt_eq_0_reg));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \sig_burst_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(\sig_burst_dbeat_cntr_reg[0] ),
        .I2(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .I3(\sig_burst_dbeat_cntr_reg[0]_0 ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[3]_i_10 
       (.I0(sig_strm_tstrb[3]),
        .I1(sig_dre2ibtt_tlast_reg_reg[3]),
        .O(\sig_byte_cntr[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[3]_i_11 
       (.I0(sig_strm_tstrb[2]),
        .I1(sig_dre2ibtt_tlast_reg_reg[2]),
        .O(\sig_byte_cntr[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sig_byte_cntr[3]_i_13 
       (.I0(\sig_byte_cntr[3]_i_11_n_0 ),
        .I1(sig_dre2ibtt_tlast_reg_reg[3]),
        .I2(sig_strm_tstrb[3]),
        .I3(\sig_byte_cntr[3]_i_9_n_0 ),
        .I4(sig_dre2ibtt_tlast_reg_reg[0]),
        .I5(sig_strm_tstrb[0]),
        .O(sig_stbs2sfcc_asserted[2]));
  LUT6 #(
    .INIT(64'h3F00AA80AA80AA80)) 
    \sig_byte_cntr[3]_i_14 
       (.I0(\sig_byte_cntr[3]_i_11_n_0 ),
        .I1(sig_dre2ibtt_tlast_reg_reg[3]),
        .I2(sig_strm_tstrb[3]),
        .I3(\sig_byte_cntr[3]_i_9_n_0 ),
        .I4(sig_dre2ibtt_tlast_reg_reg[0]),
        .I5(sig_strm_tstrb[0]),
        .O(sig_stbs2sfcc_asserted[1]));
  LUT6 #(
    .INIT(64'h7807077807780778)) 
    \sig_byte_cntr[3]_i_15 
       (.I0(sig_strm_tstrb[0]),
        .I1(sig_dre2ibtt_tlast_reg_reg[0]),
        .I2(\sig_byte_cntr[3]_i_10_n_0 ),
        .I3(\sig_byte_cntr[3]_i_9_n_0 ),
        .I4(sig_strm_tstrb[2]),
        .I5(sig_dre2ibtt_tlast_reg_reg[2]),
        .O(sig_stbs2sfcc_asserted[0]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \sig_byte_cntr[3]_i_2 
       (.I0(sig_strm_tstrb[0]),
        .I1(sig_dre2ibtt_tlast_reg_reg[0]),
        .I2(\sig_byte_cntr[3]_i_9_n_0 ),
        .I3(\sig_byte_cntr[3]_i_10_n_0 ),
        .I4(\sig_byte_cntr[3]_i_11_n_0 ),
        .I5(sig_ld_byte_cntr),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h0000000077F00080)) 
    \sig_byte_cntr[3]_i_3 
       (.I0(sig_strm_tstrb[0]),
        .I1(sig_dre2ibtt_tlast_reg_reg[0]),
        .I2(\sig_byte_cntr[3]_i_9_n_0 ),
        .I3(\sig_byte_cntr[3]_i_10_n_0 ),
        .I4(\sig_byte_cntr[3]_i_11_n_0 ),
        .I5(sig_ld_byte_cntr),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h0000000009969696)) 
    \sig_byte_cntr[3]_i_4 
       (.I0(\sig_byte_cntr[3]_i_11_n_0 ),
        .I1(\sig_byte_cntr[3]_i_9_n_0 ),
        .I2(\sig_byte_cntr[3]_i_10_n_0 ),
        .I3(sig_dre2ibtt_tlast_reg_reg[0]),
        .I4(sig_strm_tstrb[0]),
        .I5(sig_ld_byte_cntr),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[3]_i_9 
       (.I0(sig_strm_tstrb[1]),
        .I1(sig_dre2ibtt_tlast_reg_reg[1]),
        .O(\sig_byte_cntr[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \sig_byte_cntr[6]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_clr_dbc_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[6]_i_2 
       (.I0(sig_m_valid_out),
        .I1(sig_eop_sent_reg_reg),
        .O(sig_m_valid_out_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    sig_cmd_empty_i_1
       (.I0(sig_scatter2drc_cmd_ready),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full0),
        .O(sig_cmd_empty_reg));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    sig_cmd_full_i_1
       (.I0(sig_cmd_full),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full0),
        .O(sig_cmd_full_reg));
  LUT6 #(
    .INIT(64'hD555FFFFD555D555)) 
    sig_cmd_full_i_2
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(lsig_absorb2tlast),
        .I2(sig_strm_tlast),
        .I3(sig_m_valid_out),
        .I4(lsig_set_absorb2tlast),
        .I5(\sig_burst_dbeat_cntr_reg[0]_0 ),
        .O(sig_cmd_full0));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(sig_data_skid_reg[0]),
        .I1(dout[0]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(sig_data_skid_reg[10]),
        .I1(dout[10]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(sig_data_skid_reg[11]),
        .I1(dout[11]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(sig_data_skid_reg[12]),
        .I1(dout[12]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(sig_data_skid_reg[13]),
        .I1(dout[13]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(sig_data_skid_reg[14]),
        .I1(dout[14]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(sig_data_skid_reg[15]),
        .I1(dout[15]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(sig_data_skid_reg[16]),
        .I1(dout[16]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(sig_data_skid_reg[17]),
        .I1(dout[17]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(sig_data_skid_reg[18]),
        .I1(dout[18]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(sig_data_skid_reg[19]),
        .I1(dout[19]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(sig_data_skid_reg[1]),
        .I1(dout[1]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(sig_data_skid_reg[20]),
        .I1(dout[20]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(sig_data_skid_reg[21]),
        .I1(dout[21]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(sig_data_skid_reg[22]),
        .I1(dout[22]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(sig_data_skid_reg[23]),
        .I1(dout[23]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(sig_data_skid_reg[24]),
        .I1(dout[24]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(sig_data_skid_reg[25]),
        .I1(dout[25]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(sig_data_skid_reg[26]),
        .I1(dout[26]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(sig_data_skid_reg[27]),
        .I1(dout[27]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(sig_data_skid_reg[28]),
        .I1(dout[28]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(sig_data_skid_reg[29]),
        .I1(dout[29]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(sig_data_skid_reg[2]),
        .I1(dout[2]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(sig_data_skid_reg[30]),
        .I1(dout[30]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[30]));
  LUT6 #(
    .INIT(64'hDFDFDFDFDDDFDFDF)) 
    \sig_data_reg_out[31]_i_1__0 
       (.I0(sig_m_valid_dup),
        .I1(lsig_absorb2tlast),
        .I2(sig_eop_sent_reg_reg),
        .I3(sig_m_valid_out),
        .I4(sig_dre2ibtt_tlast_reg_reg[6]),
        .I5(\sig_data_reg_out[31]_i_4_n_0 ),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(sig_data_skid_reg[31]),
        .I1(dout[31]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[31]));
  LUT6 #(
    .INIT(64'hBF0B000000000000)) 
    \sig_data_reg_out[31]_i_4 
       (.I0(sig_dre2ibtt_tlast_reg_reg[4]),
        .I1(sig_mssa_index[0]),
        .I2(sig_mssa_index[1]),
        .I3(sig_dre2ibtt_tlast_reg_reg[5]),
        .I4(sig_m_valid_out),
        .I5(sig_strm_tlast),
        .O(\sig_data_reg_out[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(sig_data_skid_reg[3]),
        .I1(dout[3]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(sig_data_skid_reg[4]),
        .I1(dout[4]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(sig_data_skid_reg[5]),
        .I1(dout[5]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(sig_data_skid_reg[6]),
        .I1(dout[6]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(sig_data_skid_reg[7]),
        .I1(dout[7]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(sig_data_skid_reg[8]),
        .I1(dout[8]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(sig_data_skid_reg[9]),
        .I1(dout[9]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(sig_dre2ibtt_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(sig_dre2ibtt_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(sig_dre2ibtt_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(sig_dre2ibtt_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(sig_dre2ibtt_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(sig_dre2ibtt_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(sig_dre2ibtt_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(sig_dre2ibtt_tdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(sig_dre2ibtt_tdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(sig_dre2ibtt_tdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(sig_dre2ibtt_tdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(sig_dre2ibtt_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(sig_dre2ibtt_tdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(sig_dre2ibtt_tdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(sig_dre2ibtt_tdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(sig_dre2ibtt_tdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(sig_dre2ibtt_tdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(sig_dre2ibtt_tdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(sig_dre2ibtt_tdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(sig_dre2ibtt_tdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(sig_dre2ibtt_tdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(sig_dre2ibtt_tdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(sig_dre2ibtt_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(sig_dre2ibtt_tdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(sig_dre2ibtt_tdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(sig_dre2ibtt_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(sig_dre2ibtt_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(sig_dre2ibtt_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(sig_dre2ibtt_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(sig_dre2ibtt_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(sig_dre2ibtt_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(sig_dre2ibtt_tdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    sig_dre2ibtt_eop_reg_i_1
       (.I0(\sig_data_reg_out[31]_i_4_n_0 ),
        .I1(sig_m_valid_out),
        .I2(sig_dre2ibtt_tlast_reg_reg_0),
        .I3(Q),
        .O(sig_m_valid_out_reg_1));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    sig_dre2ibtt_tlast_reg_i_1
       (.I0(sig_m_valid_out_reg_1),
        .I1(Q),
        .I2(sig_dre2ibtt_tlast_reg_reg_0),
        .I3(sig_m_valid_out),
        .I4(sig_dre2ibtt_tlast_reg_reg[8]),
        .O(sig_dre2ibtt_tlast));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    sig_eop_sent_reg_i_1
       (.I0(lsig_absorb2tlast),
        .I1(lsig_set_absorb2tlast),
        .I2(sig_eop_sent_reg_reg),
        .I3(sig_m_valid_out_reg_1),
        .O(sig_eop_sent1_out));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__2
       (.I0(dout[36]),
        .I1(sig_s_ready_dup4),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(sig_strm_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[36]),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0400444444444444)) 
    sig_m_valid_dup_i_1__1
       (.I0(sig_init_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .I4(sig_s_ready_dup_reg_0),
        .I5(sig_data_reg_out_en),
        .O(sig_m_valid_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h84B4)) 
    \sig_mssa_index_reg_out[0]_i_2 
       (.I0(sig_strb_skid_reg[2]),
        .I1(sig_strb_skid_reg[1]),
        .I2(sig_strb_skid_reg[3]),
        .I3(sig_strb_skid_reg[0]),
        .O(\sig_strb_skid_reg_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hA0F4)) 
    \sig_mssa_index_reg_out[1]_i_2 
       (.I0(sig_strb_skid_reg[1]),
        .I1(sig_strb_skid_reg[3]),
        .I2(sig_strb_skid_reg[2]),
        .I3(sig_strb_skid_reg[0]),
        .O(\sig_strb_skid_reg_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[0]),
        .Q(sig_mssa_index[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[1]),
        .Q(sig_mssa_index[1]),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup3),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup4_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup4),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hFF8AFFFF)) 
    sig_s_ready_dup_i_1__1
       (.I0(sig_s_ready_dup),
        .I1(sig_s_ready_dup_reg_0),
        .I2(sig_m_valid_dup),
        .I3(sig_init_reg),
        .I4(sig_s_ready_dup_i_2_n_0),
        .O(sig_s_ready_dup_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h0000FF40)) 
    sig_s_ready_dup_i_2
       (.I0(\sig_data_reg_out[31]_i_4_n_0 ),
        .I1(sig_dre2ibtt_tlast_reg_reg[6]),
        .I2(sig_m_valid_out),
        .I3(sig_eop_sent_reg_reg),
        .I4(lsig_absorb2tlast),
        .O(sig_s_ready_dup_i_2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__3 
       (.I0(dout[32]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__3 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__3 
       (.I0(dout[34]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1__2 
       (.I0(dout[35]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(sig_strm_tstrb[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(sig_strm_tstrb[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(sig_strm_tstrb[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(sig_strm_tstrb[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[34]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[35]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_pcc
   (in,
    sig_mstr2sf_cmd_valid,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_mstr2data_sequential,
    D,
    sig_calc_error_reg_reg_0,
    sig_calc_error_pushed_reg_0,
    sig_init_reg,
    m_axi_mm2s_aclk,
    out,
    Q,
    sig_wr_fifo,
    \sig_addr_cntr_im0_msh_reg[0]_0 ,
    sig_cmd2dre_valid_reg_0,
    sig_inhibit_rdy_n,
    sig_inhibit_rdy_n_0,
    sig_cmd2data_valid_reg_0,
    sig_inhibit_rdy_n_1,
    sig_cmd2addr_valid_reg_0);
  output [36:0]in;
  output sig_mstr2sf_cmd_valid;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_mstr2data_sequential;
  output [0:0]D;
  output [17:0]sig_calc_error_reg_reg_0;
  output sig_calc_error_pushed_reg_0;
  input sig_init_reg;
  input m_axi_mm2s_aclk;
  input [49:0]out;
  input [1:0]Q;
  input sig_wr_fifo;
  input \sig_addr_cntr_im0_msh_reg[0]_0 ;
  input sig_cmd2dre_valid_reg_0;
  input sig_inhibit_rdy_n;
  input sig_inhibit_rdy_n_0;
  input sig_cmd2data_valid_reg_0;
  input sig_inhibit_rdy_n_1;
  input sig_cmd2addr_valid_reg_0;

  wire [0:0]D;
  wire \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ;
  wire [7:7]\I_STRT_STRB_GEN/lsig_end_vect ;
  wire [0:0]\I_STRT_STRB_GEN/lsig_start_vect ;
  wire [1:0]Q;
  wire [36:0]in;
  wire m_axi_mm2s_aclk;
  wire [49:0]out;
  wire [15:0]p_1_in;
  wire p_1_in_0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_7_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ;
  wire [6:0]sig_addr_cntr_incr_ireg2;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire [5:1]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2_n_0;
  wire \sig_btt_cntr_im0[11]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_9_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_8_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[10] ;
  wire \sig_btt_cntr_im0_reg_n_0_[11] ;
  wire \sig_btt_cntr_im0_reg_n_0_[12] ;
  wire \sig_btt_cntr_im0_reg_n_0_[13] ;
  wire \sig_btt_cntr_im0_reg_n_0_[14] ;
  wire \sig_btt_cntr_im0_reg_n_0_[15] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire \sig_btt_cntr_im0_reg_n_0_[6] ;
  wire \sig_btt_cntr_im0_reg_n_0_[7] ;
  wire \sig_btt_cntr_im0_reg_n_0_[8] ;
  wire \sig_btt_cntr_im0_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4_n_0;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [6:1]sig_bytes_to_mbaa_im0;
  wire [5:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_pushed_reg_0;
  wire sig_calc_error_reg_i_1_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire [17:0]sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_0;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_init_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire sig_input_reg_empty_i_1_n_0;
  wire [2:2]sig_last_addr_offset_im2__0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_sequential;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_eof;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [2:0]sig_strbgen_addr_ireg2;
  wire [3:3]sig_strbgen_bytes_ireg2;
  wire \sig_strbgen_bytes_ireg2[0]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[0]_i_2_n_0 ;
  wire \sig_strbgen_bytes_ireg2[1]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[3]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[3] ;
  wire sig_wr_fifo;
  wire [7:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[2]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[5]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[6]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[7]_i_1_n_0 ;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_len_eq_0_ireg3_i_1_n_0;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [6:1]sig_xfer_strt_strb_im2;
  wire [7:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(sig_parent_done),
        .I4(sig_calc_error_pushed),
        .I5(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h88888F88)) 
    \FSM_onehot_sig_pcc_sm_state[2]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(sig_parent_done),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I4(sig_calc_error_pushed),
        .O(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_1 
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_sig_pcc_sm_state[7]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I2(sig_calc_error_pushed),
        .O(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .S(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_sm_ld_calc2_reg_ns),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg),
        .Q(sig_sm_ld_xfer_reg_ns),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h0004FFFBFFFB0004)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(Q[1]),
        .I3(sig_calc_error_pushed),
        .I4(sig_wr_fifo),
        .I5(Q[0]),
        .O(D));
  LUT4 #(
    .INIT(16'h0010)) 
    \INFERRED_GEN.cnt_i[2]_i_2__0 
       (.I0(sig_calc_error_pushed),
        .I1(Q[1]),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .O(sig_calc_error_pushed_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[4]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1 
       (.I0(p_1_in_0),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1 
       (.I0(in[36]),
        .I1(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][45]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][46]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][47]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][49]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_btt_eq_b2mbaa_ireg1),
        .I3(sig_addr_aligned_ireg1),
        .I4(sig_brst_cnt_eq_one_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(sig_mstr2data_sequential));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][50]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1 
       (.I0(sig_mstr2sf_eof),
        .I1(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[7]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][8]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[6]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[5]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[13]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_bytes_to_mbaa_im0[6]));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[6]),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(p_1_in_0),
        .I3(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .O(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(out[34]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[0]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_4 
       (.I0(out[37]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_5 
       (.I0(out[36]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_6 
       (.I0(out[35]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555C55)) 
    \sig_addr_cntr_im0_msh[0]_i_7 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(out[34]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q[1]),
        .I5(in[36]),
        .O(\sig_addr_cntr_im0_msh[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(out[49]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_3 
       (.I0(out[48]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_4 
       (.I0(out[47]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_5 
       (.I0(out[46]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(out[41]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_3 
       (.I0(out[40]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_4 
       (.I0(out[39]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_5 
       (.I0(out[38]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(out[45]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_3 
       (.I0(out[44]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_4 
       (.I0(out[43]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_5 
       (.I0(out[42]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_addr_cntr_im0_msh[0]_i_3_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_4_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6_n_0 ,\sig_addr_cntr_im0_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hEA40)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_first_xfer_im0),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(out[18]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(out[28]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(out[29]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(out[30]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(out[31]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(out[32]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .O(p_1_in[14]));
  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(Q[1]),
        .I3(in[36]),
        .I4(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(out[33]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(out[19]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(out[20]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(out[21]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(out[22]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(out[23]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(out[24]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(out[25]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(out[26]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(out[27]),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in_0),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[18]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[28]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[29]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[30]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[31]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[32]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[33]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[34]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[35]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[36]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[37]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[19]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[38]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[39]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[40]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[41]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[42]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[43]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[44]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[45]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[46]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[47]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[20]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[48]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[49]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[21]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[22]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[23]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[24]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[25]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[26]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[27]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h56669AAA)) 
    \sig_adjusted_addr_incr_ireg2[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_bytes_to_mbaa_ireg1[0]),
        .I3(sig_first_xfer_im0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9A959595656A6A6A)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_bytes_to_mbaa_ireg1[1]),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hA8882000)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_bytes_to_mbaa_ireg1[0]),
        .I3(sig_first_xfer_im0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8E88717771778E88)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(\sig_strbgen_bytes_ireg2[0]_i_2_n_0 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I5(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(sig_adjusted_addr_incr_im1[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[3]));
  LUT6 #(
    .INIT(64'hFFFFF220F2200000)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\sig_strbgen_bytes_ireg2[0]_i_2_n_0 ),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[4]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[4]));
  LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .O(sig_adjusted_addr_incr_im1[5]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hF8080000)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_2 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_adjusted_addr_incr_ireg2[0]_i_1_n_0 ),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I2(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I2(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[11]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q[1]),
        .I4(in[36]),
        .I5(out[11]),
        .O(\sig_btt_cntr_im0[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[11]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q[1]),
        .I4(in[36]),
        .I5(out[10]),
        .O(\sig_btt_cntr_im0[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[11]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q[1]),
        .I4(in[36]),
        .I5(out[9]),
        .O(\sig_btt_cntr_im0[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[11]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q[1]),
        .I4(in[36]),
        .I5(out[8]),
        .O(\sig_btt_cntr_im0[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \sig_btt_cntr_im0[15]_i_2 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(Q[1]),
        .I3(in[36]),
        .O(\sig_btt_cntr_im0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[15]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q[1]),
        .I4(in[36]),
        .I5(out[15]),
        .O(\sig_btt_cntr_im0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[15]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q[1]),
        .I4(in[36]),
        .I5(out[14]),
        .O(\sig_btt_cntr_im0[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[15]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q[1]),
        .I4(in[36]),
        .I5(out[13]),
        .O(\sig_btt_cntr_im0[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[15]_i_6 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q[1]),
        .I4(in[36]),
        .I5(out[12]),
        .O(\sig_btt_cntr_im0[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[3]_i_2 
       (.I0(sig_addr_cntr_incr_ireg2[3]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q[1]),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[3]_i_3 
       (.I0(sig_addr_cntr_incr_ireg2[2]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q[1]),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[3]_i_4 
       (.I0(sig_addr_cntr_incr_ireg2[1]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q[1]),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[3]_i_5 
       (.I0(sig_addr_cntr_incr_ireg2[0]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q[1]),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_6 
       (.I0(sig_addr_cntr_incr_ireg2[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[3]),
        .O(\sig_btt_cntr_im0[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_7 
       (.I0(sig_addr_cntr_incr_ireg2[2]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[2]),
        .O(\sig_btt_cntr_im0[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_8 
       (.I0(sig_addr_cntr_incr_ireg2[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[1]),
        .O(\sig_btt_cntr_im0[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_9 
       (.I0(sig_addr_cntr_incr_ireg2[0]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[0]),
        .O(\sig_btt_cntr_im0[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[7]_i_2 
       (.I0(sig_addr_cntr_incr_ireg2[6]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q[1]),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[7]_i_3 
       (.I0(sig_addr_cntr_incr_ireg2[5]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q[1]),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[7]_i_4 
       (.I0(sig_addr_cntr_incr_ireg2[4]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q[1]),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[7]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q[1]),
        .I4(in[36]),
        .I5(out[7]),
        .O(\sig_btt_cntr_im0[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_6 
       (.I0(sig_addr_cntr_incr_ireg2[6]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[6]),
        .O(\sig_btt_cntr_im0[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_7 
       (.I0(sig_addr_cntr_incr_ireg2[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[5]),
        .O(\sig_btt_cntr_im0[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_8 
       (.I0(sig_addr_cntr_incr_ireg2[4]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[4]),
        .O(\sig_btt_cntr_im0[7]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[11]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[7]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[11]_i_1_n_0 ,\sig_btt_cntr_im0_reg[11]_i_1_n_1 ,\sig_btt_cntr_im0_reg[11]_i_1_n_2 ,\sig_btt_cntr_im0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[11]_i_1_n_4 ,\sig_btt_cntr_im0_reg[11]_i_1_n_5 ,\sig_btt_cntr_im0_reg[11]_i_1_n_6 ,\sig_btt_cntr_im0_reg[11]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[11]_i_2_n_0 ,\sig_btt_cntr_im0[11]_i_3_n_0 ,\sig_btt_cntr_im0[11]_i_4_n_0 ,\sig_btt_cntr_im0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[15]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED [3],\sig_btt_cntr_im0_reg[15]_i_1_n_1 ,\sig_btt_cntr_im0_reg[15]_i_1_n_2 ,\sig_btt_cntr_im0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[15]_i_1_n_4 ,\sig_btt_cntr_im0_reg[15]_i_1_n_5 ,\sig_btt_cntr_im0_reg[15]_i_1_n_6 ,\sig_btt_cntr_im0_reg[15]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[15]_i_3_n_0 ,\sig_btt_cntr_im0[15]_i_4_n_0 ,\sig_btt_cntr_im0[15]_i_5_n_0 ,\sig_btt_cntr_im0[15]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_im0_reg[3]_i_1_n_0 ,\sig_btt_cntr_im0_reg[3]_i_1_n_1 ,\sig_btt_cntr_im0_reg[3]_i_1_n_2 ,\sig_btt_cntr_im0_reg[3]_i_1_n_3 }),
        .CYINIT(\sig_btt_cntr_im0[15]_i_2_n_0 ),
        .DI({\sig_btt_cntr_im0[3]_i_2_n_0 ,\sig_btt_cntr_im0[3]_i_3_n_0 ,\sig_btt_cntr_im0[3]_i_4_n_0 ,\sig_btt_cntr_im0[3]_i_5_n_0 }),
        .O({\sig_btt_cntr_im0_reg[3]_i_1_n_4 ,\sig_btt_cntr_im0_reg[3]_i_1_n_5 ,\sig_btt_cntr_im0_reg[3]_i_1_n_6 ,\sig_btt_cntr_im0_reg[3]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[3]_i_6_n_0 ,\sig_btt_cntr_im0[3]_i_7_n_0 ,\sig_btt_cntr_im0[3]_i_8_n_0 ,\sig_btt_cntr_im0[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[7]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[3]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[7]_i_1_n_0 ,\sig_btt_cntr_im0_reg[7]_i_1_n_1 ,\sig_btt_cntr_im0_reg[7]_i_1_n_2 ,\sig_btt_cntr_im0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_3_n_0 ,\sig_btt_cntr_im0[7]_i_4_n_0 }),
        .O({\sig_btt_cntr_im0_reg[7]_i_1_n_4 ,\sig_btt_cntr_im0_reg[7]_i_1_n_5 ,\sig_btt_cntr_im0_reg[7]_i_1_n_6 ,\sig_btt_cntr_im0_reg[7]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[7]_i_5_n_0 ,\sig_btt_cntr_im0[7]_i_6_n_0 ,\sig_btt_cntr_im0[7]_i_7_n_0 ,\sig_btt_cntr_im0[7]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h08000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2_n_0),
        .I1(sig_brst_cnt_eq_zero_im0),
        .I2(sig_bytes_to_mbaa_im0[6]),
        .I3(sig_btt_eq_b2mbaa_ireg1_i_3_n_0),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_4_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_init_reg));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_bytes_to_mbaa_im0[6],sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0}));
  LUT5 #(
    .INIT(32'h045145D3)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_mbaa_addr_cntr_slice_im0[5]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h00015554015557FC)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h145C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_bytes_to_mbaa_im0[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_bytes_to_mbaa_im0[3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_bytes_to_mbaa_im0[4]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_bytes_to_mbaa_im0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[1]),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[3]),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[4]),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[5]),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[36]),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'hCCCCCECC)) 
    sig_calc_error_reg_i_1
       (.I0(sig_btt_is_zero),
        .I1(in[36]),
        .I2(Q[1]),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .O(sig_calc_error_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[2]),
        .I5(sig_calc_error_reg_i_4_n_0),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(out[15]),
        .I5(out[14]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[9]),
        .I5(out[8]),
        .O(sig_calc_error_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1_n_0),
        .Q(in[36]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h55054444)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_inhibit_rdy_n_1),
        .I3(sig_cmd2addr_valid_reg_0),
        .I4(sig_mstr2addr_cmd_valid),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h55054444)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_inhibit_rdy_n_0),
        .I3(sig_cmd2data_valid_reg_0),
        .I4(sig_mstr2data_cmd_valid),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5500555540404040)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_first_xfer_im0),
        .I2(sig_sm_ld_xfer_reg_ns),
        .I3(sig_cmd2dre_valid_reg_0),
        .I4(sig_inhibit_rdy_n),
        .I5(sig_mstr2sf_cmd_valid),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_mstr2sf_cmd_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg11_out),
        .I2(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .I3(sig_init_reg),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_input_burst_type_reg_i_1
       (.I0(sig_sm_pop_input_reg),
        .I1(sig_calc_error_pushed),
        .I2(sig_init_reg),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0010)) 
    sig_input_burst_type_reg_i_2
       (.I0(in[36]),
        .I1(Q[1]),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .O(sig_push_input_reg11_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[16]),
        .Q(in[35]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[17]),
        .Q(sig_mstr2sf_eof),
        .R(sig_input_cache_type_reg0));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    sig_input_reg_empty_i_1
       (.I0(sig_input_reg_empty),
        .I1(sig_push_input_reg11_out),
        .I2(sig_init_reg),
        .I3(sig_calc_error_pushed),
        .I4(sig_sm_pop_input_reg),
        .O(sig_input_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_input_reg_empty_i_1_n_0),
        .Q(sig_input_reg_empty),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA9)) 
    sig_last_addr_offset_im2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(sig_last_addr_offset_im2__0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h0544)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_xfer_reg_empty),
        .I3(sig_ld_xfer_reg),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .I3(sig_init_reg),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_no_btt_residue_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h00001510)) 
    sig_parent_done_i_1
       (.I0(sig_init_reg),
        .I1(sig_mstr2data_sequential),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(sig_parent_done),
        .I4(sig_push_input_reg11_out),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({p_1_in_0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,sig_mbaa_addr_cntr_slice_im0[5:4]}),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hFFEA)) 
    sig_sm_halt_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .I1(sig_calc_error_pushed),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_input_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[2]),
        .Q(sig_strbgen_addr_ireg2[2]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h00101110)) 
    \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(sig_init_reg),
        .I1(sig_strbgen_bytes_ireg2),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_sm_ld_calc2_reg),
        .I4(\sig_strbgen_bytes_ireg2[0]_i_2_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h553F)) 
    \sig_strbgen_bytes_ireg2[0]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[0]),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_strbgen_bytes_ireg2[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(sig_init_reg),
        .I1(sig_strbgen_bytes_ireg2),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_sm_ld_calc2_reg),
        .I4(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(sig_init_reg),
        .I1(sig_strbgen_bytes_ireg2),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(sig_sm_ld_calc2_reg),
        .I4(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_ireg2[3]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_strbgen_bytes_ireg2),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \sig_strbgen_bytes_ireg2[3]_i_2 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .O(sig_strbgen_bytes_ireg2));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \sig_xfer_end_strb_ireg3[2]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hA1)) 
    \sig_xfer_end_strb_ireg3[5]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h81)) 
    \sig_xfer_end_strb_ireg3[6]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_end_strb_ireg3[7]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[7]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h00000000000001FE)) 
    sig_xfer_len_eq_0_ireg3_i_1
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(sig_xfer_len_eq_0_ireg3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_len_eq_0_ireg3_i_1_n_0),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hFF2E)) 
    sig_xfer_reg_empty_i_1
       (.I0(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_init_reg),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_strt_strb_ireg3[0]_i_1 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(sig_strbgen_addr_ireg2[2]),
        .O(\I_STRT_STRB_GEN/lsig_start_vect ));
  LUT6 #(
    .INIT(64'h0000000033333332)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(sig_xfer_strt_strb_im2[1]));
  LUT6 #(
    .INIT(64'h000000000FFF0FA8)) 
    \sig_xfer_strt_strb_ireg3[2]_i_2 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000057777777)) 
    \sig_xfer_strt_strb_ireg3[2]_i_3 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000BFBC)) 
    \sig_xfer_strt_strb_ireg3[3]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .O(sig_xfer_strt_strb_im2[3]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h37FF)) 
    \sig_xfer_strt_strb_ireg3[3]_i_2 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hEA88)) 
    \sig_xfer_strt_strb_ireg3[3]_i_3 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5757575746420202)) 
    \sig_xfer_strt_strb_ireg3[4]_i_2 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h111555555757575E)) 
    \sig_xfer_strt_strb_ireg3[4]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7777777762222020)) 
    \sig_xfer_strt_strb_ireg3[5]_i_2 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(sig_strbgen_addr_ireg2[0]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h151515557776767E)) 
    \sig_xfer_strt_strb_ireg3[5]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5777FFFF76220000)) 
    \sig_xfer_strt_strb_ireg3[6]_i_2 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h173717765676566E)) 
    \sig_xfer_strt_strb_ireg3[6]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h777FFFFFEA880000)) 
    \sig_xfer_strt_strb_ireg3[7]_i_2 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h377636663666766E)) 
    \sig_xfer_strt_strb_ireg3[7]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\I_STRT_STRB_GEN/lsig_start_vect ),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[1]),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[2]),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[2]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[2]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[3]),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[4]),
        .Q(sig_xfer_strt_strb_ireg3[4]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[4]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[4]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[5]),
        .Q(sig_xfer_strt_strb_ireg3[5]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[5]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[5]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[6]),
        .Q(sig_xfer_strt_strb_ireg3[6]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[6]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[6]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\I_STRT_STRB_GEN/lsig_end_vect ),
        .Q(sig_xfer_strt_strb_ireg3[7]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[7]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ),
        .O(\I_STRT_STRB_GEN/lsig_end_vect ),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_sf" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_rd_sf
   (sig_wr_fifo,
    full,
    empty,
    FIFO_Full_reg,
    sig_init_done,
    sig_sf_allow_addr_req,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ,
    sig_inhibit_rdy_n,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ,
    in,
    m_axi_mm2s_aclk,
    SS,
    wr_en,
    din,
    sig_init_done_reg,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ,
    sig_mstr2sf_cmd_valid,
    out,
    \sig_token_cntr_reg[0]_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from);
  output sig_wr_fifo;
  output full;
  output empty;
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_sf_allow_addr_req;
  output \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ;
  output sig_inhibit_rdy_n;
  output [36:0]\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ;
  input [0:0]in;
  input m_axi_mm2s_aclk;
  input [0:0]SS;
  input wr_en;
  input [73:0]din;
  input sig_init_done_reg;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ;
  input sig_mstr2sf_cmd_valid;
  input out;
  input \sig_token_cntr_reg[0]_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;

  wire FIFO_Full_reg;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire [36:0]\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ;
  wire I_DATA_FIFO_n_3;
  wire I_DATA_FIFO_n_4;
  wire I_DATA_FIFO_n_42;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_5 ;
  wire [0:0]SS;
  wire [73:0]din;
  wire empty;
  wire full;
  wire [0:0]in;
  wire lsig_0ffset_cntr;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2sf_cmd_valid;
  wire sig_ok_to_post_rd_addr_i_6_n_0;
  wire sig_ok_to_post_rd_addr_i_7_n_0;
  wire sig_rd_empty;
  wire sig_sf_allow_addr_req;
  wire \sig_token_cntr[0]_i_1_n_0 ;
  wire \sig_token_cntr[1]_i_1_n_0 ;
  wire \sig_token_cntr[2]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_1_n_0 ;
  wire \sig_token_cntr[4]_i_1_n_0 ;
  wire \sig_token_cntr[4]_i_2_n_0 ;
  wire \sig_token_cntr[4]_i_3_n_0 ;
  wire \sig_token_cntr[4]_i_4_n_0 ;
  wire [4:0]sig_token_cntr_reg;
  wire \sig_token_cntr_reg[0]_0 ;
  wire sig_wr_fifo;
  wire wr_en;

  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_5 ),
        .Q(lsig_0ffset_cntr),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_42),
        .Q(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .R(SS));
  zynq_base_axi_vdma_0_0_axi_datamover_sfifo_autord I_DATA_FIFO
       (.\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (I_DATA_FIFO_n_42),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg (\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 (\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .Q(sig_rd_empty),
        .SS(SS),
        .din(din),
        .empty(empty),
        .full(full),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (I_DATA_FIFO_n_3),
        .\gwdc.wr_data_count_i_reg[6] (I_DATA_FIFO_n_4),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_i_6_n_0),
        .sig_ok_to_post_rd_addr_reg_0({sig_token_cntr_reg[4],sig_token_cntr_reg[2:0]}),
        .sig_ok_to_post_rd_addr_reg_1(sig_ok_to_post_rd_addr_i_7_n_0),
        .wr_en(wr_en));
  zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized0_46 \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_5 ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (I_DATA_FIFO_n_3),
        .Q(sig_rd_empty),
        .SS(SS),
        .in(in),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd2dre_valid_reg(sig_wr_fifo),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    sig_ok_to_post_rd_addr_i_6
       (.I0(sig_token_cntr_reg[3]),
        .I1(sig_token_cntr_reg[1]),
        .I2(sig_token_cntr_reg[0]),
        .I3(sig_token_cntr_reg[2]),
        .O(sig_ok_to_post_rd_addr_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_ok_to_post_rd_addr_i_7
       (.I0(sig_token_cntr_reg[0]),
        .I1(sig_token_cntr_reg[1]),
        .I2(sig_token_cntr_reg[2]),
        .I3(sig_token_cntr_reg[3]),
        .O(sig_ok_to_post_rd_addr_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ok_to_post_rd_addr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_4),
        .Q(sig_sf_allow_addr_req),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_token_cntr[0]_i_1 
       (.I0(sig_token_cntr_reg[0]),
        .O(\sig_token_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \sig_token_cntr[1]_i_1 
       (.I0(\sig_token_cntr[4]_i_4_n_0 ),
        .I1(sig_token_cntr_reg[0]),
        .I2(sig_token_cntr_reg[1]),
        .O(\sig_token_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \sig_token_cntr[2]_i_1 
       (.I0(sig_token_cntr_reg[2]),
        .I1(sig_token_cntr_reg[0]),
        .I2(sig_token_cntr_reg[1]),
        .I3(\sig_token_cntr[4]_i_4_n_0 ),
        .O(\sig_token_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hF7EF0810)) 
    \sig_token_cntr[3]_i_1 
       (.I0(sig_token_cntr_reg[0]),
        .I1(sig_token_cntr_reg[1]),
        .I2(\sig_token_cntr[4]_i_4_n_0 ),
        .I3(sig_token_cntr_reg[2]),
        .I4(sig_token_cntr_reg[3]),
        .O(\sig_token_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55565557AAAAAAA8)) 
    \sig_token_cntr[4]_i_1 
       (.I0(out),
        .I1(sig_token_cntr_reg[3]),
        .I2(sig_token_cntr_reg[2]),
        .I3(\sig_token_cntr[4]_i_3_n_0 ),
        .I4(sig_token_cntr_reg[4]),
        .I5(\sig_token_cntr_reg[0]_0 ),
        .O(\sig_token_cntr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA96AAAAAAA)) 
    \sig_token_cntr[4]_i_2 
       (.I0(sig_token_cntr_reg[4]),
        .I1(sig_token_cntr_reg[3]),
        .I2(sig_token_cntr_reg[2]),
        .I3(sig_token_cntr_reg[0]),
        .I4(sig_token_cntr_reg[1]),
        .I5(\sig_token_cntr[4]_i_4_n_0 ),
        .O(\sig_token_cntr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_token_cntr[4]_i_3 
       (.I0(sig_token_cntr_reg[1]),
        .I1(sig_token_cntr_reg[0]),
        .O(\sig_token_cntr[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAA8FFFFFFFF)) 
    \sig_token_cntr[4]_i_4 
       (.I0(out),
        .I1(sig_token_cntr_reg[3]),
        .I2(sig_token_cntr_reg[2]),
        .I3(\sig_token_cntr[4]_i_3_n_0 ),
        .I4(sig_token_cntr_reg[4]),
        .I5(\sig_token_cntr_reg[0]_0 ),
        .O(\sig_token_cntr[4]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[4]_i_1_n_0 ),
        .D(\sig_token_cntr[0]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[4]_i_1_n_0 ),
        .D(\sig_token_cntr[1]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[4]_i_1_n_0 ),
        .D(\sig_token_cntr[2]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[4]_i_1_n_0 ),
        .D(\sig_token_cntr[3]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[3]),
        .R(SS));
  FDSE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[4]_i_1_n_0 ),
        .D(\sig_token_cntr[4]_i_2_n_0 ),
        .Q(sig_token_cntr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_status_cntl" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_rd_status_cntl
   (sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_slverr_reg_reg_0,
    sig_rd_sts_slverr_reg_reg_1,
    sig_push_rd_sts_reg,
    m_axi_mm2s_aclk,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_decerr_reg0,
    sig_data2rsc_slverr);
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  output [2:0]sig_rd_sts_slverr_reg_reg_0;
  input sig_rd_sts_slverr_reg_reg_1;
  input sig_push_rd_sts_reg;
  input m_axi_mm2s_aclk;
  input sig_rd_sts_interr_reg0;
  input sig_rd_sts_decerr_reg0;
  input sig_data2rsc_slverr;

  wire m_axi_mm2s_aclk;
  wire sig_data2rsc_slverr;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rd_sts_slverr_reg_reg_1;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;

  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[1]),
        .R(sig_rd_sts_slverr_reg_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[0]),
        .R(sig_rd_sts_slverr_reg_reg_1));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b0),
        .Q(sig_rsc2data_ready),
        .S(sig_rd_sts_slverr_reg_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b1),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_rd_sts_slverr_reg_reg_1));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_rd_sts_slverr_reg_reg_0[2]),
        .I1(sig_data2rsc_slverr),
        .O(sig_rd_sts_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[2]),
        .R(sig_rd_sts_slverr_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rddata_cntl" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_rddata_cntl
   (FIFO_Full_reg,
    sig_next_calc_error_reg,
    sig_last_mmap_dbeat_reg_reg_0,
    sig_data2addr_stop_req,
    sig_halt_reg_dly3,
    sig_data2rsc_slverr,
    sig_init_done,
    sig_push_rd_sts_reg,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_decerr_reg0,
    sig_cmd2addr_valid_reg,
    sig_inhibit_rdy_n,
    sig_addr_posted_cntr,
    din,
    wr_en,
    m_axi_mm2s_rready,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_rsc2data_ready,
    sig_rd_sts_decerr_reg_reg,
    sig_wr_fifo,
    sig_mstr2addr_cmd_valid,
    \sig_addr_cntr_im0_msh_reg[0] ,
    sig_inhibit_rdy_n_0,
    sig_mstr2data_cmd_valid,
    \FSM_onehot_sig_pcc_sm_state[6]_i_2 ,
    sig_inhibit_rdy_n_1,
    sig_mstr2sf_cmd_valid,
    sig_rsc2stat_status_valid,
    sig_dqual_reg_empty_reg_0,
    sig_inhibit_rdy_n_2,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    full,
    m_axi_mm2s_rresp,
    in,
    sig_rst2all_stop_request,
    \sig_addr_posted_cntr_reg[2]_0 );
  output FIFO_Full_reg;
  output sig_next_calc_error_reg;
  output sig_last_mmap_dbeat_reg_reg_0;
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly3;
  output sig_data2rsc_slverr;
  output sig_init_done;
  output sig_push_rd_sts_reg;
  output sig_rd_sts_interr_reg0;
  output sig_rd_sts_decerr_reg0;
  output sig_cmd2addr_valid_reg;
  output sig_inhibit_rdy_n;
  output [2:0]sig_addr_posted_cntr;
  output [9:0]din;
  output wr_en;
  output m_axi_mm2s_rready;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_rsc2data_ready;
  input [1:0]sig_rd_sts_decerr_reg_reg;
  input sig_wr_fifo;
  input sig_mstr2addr_cmd_valid;
  input \sig_addr_cntr_im0_msh_reg[0] ;
  input sig_inhibit_rdy_n_0;
  input sig_mstr2data_cmd_valid;
  input \FSM_onehot_sig_pcc_sm_state[6]_i_2 ;
  input sig_inhibit_rdy_n_1;
  input sig_mstr2sf_cmd_valid;
  input sig_rsc2stat_status_valid;
  input sig_dqual_reg_empty_reg_0;
  input sig_inhibit_rdy_n_2;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  input full;
  input [1:0]m_axi_mm2s_rresp;
  input [22:0]in;
  input sig_rst2all_stop_request;
  input \sig_addr_posted_cntr_reg[2]_0 ;

  wire FIFO_Full_reg;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_35 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ;
  wire [0:0]SS;
  wire [9:0]din;
  wire full;
  wire [22:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire m_axi_mm2s_rready_INST_0_i_1_n_0;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire \sig_addr_cntr_im0_msh_reg[0] ;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire sig_cmd2addr_valid_reg;
  wire sig_cmd_cmplt_last_dbeat;
  wire [35:15]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_coelsc_cmd_cmplt_reg_i_1_n_0;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_inhibit_rdy_n_2;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_2_n_0;
  wire sig_last_dbeat_i_4_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2sf_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [7:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [7:0]sig_next_strt_strb_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire [1:0]sig_rd_sts_decerr_reg_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_wr_fifo;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_14_n_0 ;

  zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 }),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\FSM_onehot_sig_pcc_sm_state[6]_i_2 (\FSM_onehot_sig_pcc_sm_state[6]_i_2 ),
        .Q(sig_dbeat_cntr),
        .SS(SS),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out({sig_cmd_fifo_data_out[35:32],sig_cmd_fifo_data_out[30:15]}),
        .\sig_addr_cntr_im0_msh_reg[0] (\sig_addr_cntr_im0_msh_reg[0] ),
        .sig_cmd2addr_valid_reg(sig_cmd2addr_valid_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_35 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38 ),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr[7]_i_4_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_next_calc_error_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_data2addr_stop_req),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .sig_first_dbeat_reg_0(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_1(sig_inhibit_rdy_n_1),
        .sig_inhibit_rdy_n_2(sig_inhibit_rdy_n_2),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_n_0),
        .sig_last_dbeat_reg_0(sig_last_dbeat_i_2_n_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_next_cmd_cmplt_reg_i_3(sig_addr_posted_cntr[2]),
        .sig_next_cmd_cmplt_reg_i_3_0(sig_addr_posted_cntr[0]),
        .sig_next_cmd_cmplt_reg_i_3_1(sig_addr_posted_cntr[1]),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_wr_fifo(sig_wr_fifo));
  LUT6 #(
    .INIT(64'h0000000000000D00)) 
    m_axi_mm2s_rready_INST_0
       (.I0(full),
        .I1(sig_data2addr_stop_req),
        .I2(sig_data2rsc_valid),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .I5(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .O(m_axi_mm2s_rready));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h01)) 
    m_axi_mm2s_rready_INST_0_i_1
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .O(m_axi_mm2s_rready_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hB9996662)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(\sig_addr_posted_cntr_reg[2]_0 ),
        .I1(sig_last_mmap_dbeat_reg_reg_0),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hF0BCC2F0)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_last_mmap_dbeat_reg_reg_0),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hAAEAA8AA)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_last_mmap_dbeat_reg_reg_0),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SS));
  LUT5 #(
    .INIT(32'h7000FFFF)) 
    sig_coelsc_cmd_cmplt_reg_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_data2rsc_valid),
        .I3(sig_rsc2data_ready),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_cmd_cmplt_reg_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_next_calc_error_reg),
        .O(sig_push_coelsc_reg));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_cmd_cmplt_reg_i_3
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_mm2s_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .I1(sig_dbeat_cntr[7]),
        .I2(sig_dbeat_cntr[6]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[5]),
        .I5(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr[0]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[3]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .Q(sig_dbeat_cntr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .Q(sig_dbeat_cntr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .Q(sig_dbeat_cntr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ),
        .Q(sig_dbeat_cntr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .Q(sig_dbeat_cntr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .Q(sig_dbeat_cntr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .Q(sig_dbeat_cntr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_dbeat_cntr[7]),
        .R(SS));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .Q(sig_first_dbeat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(SS));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_data2addr_stop_req),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    sig_last_dbeat_i_2
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_last_dbeat_i_4_n_0),
        .I5(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .O(sig_last_dbeat_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_4
       (.I0(sig_dbeat_cntr[7]),
        .I1(sig_dbeat_cntr[6]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[5]),
        .O(sig_last_dbeat_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_35 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[35]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[34]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[32]),
        .Q(sig_next_eof_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_last_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_last_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_last_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_last_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[27]),
        .Q(sig_next_last_strb_reg[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[28]),
        .Q(sig_next_last_strb_reg[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[29]),
        .Q(sig_next_last_strb_reg[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[30]),
        .Q(sig_next_last_strb_reg[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[33]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[15]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[16]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[17]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[18]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[22]),
        .Q(sig_next_strt_strb_reg[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(sig_rd_sts_decerr_reg_reg[1]),
        .O(sig_rd_sts_decerr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_rd_sts_decerr_reg_reg[0]),
        .O(sig_rd_sts_interr_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_reg_full_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(sig_push_rd_sts_reg));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_10 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[2]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[2]),
        .I4(sig_data2addr_stop_req),
        .O(din[2]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_11 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[1]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[1]),
        .I4(sig_data2addr_stop_req),
        .O(din[1]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_12 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[0]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[0]),
        .I4(sig_data2addr_stop_req),
        .O(din[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_14 
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000003030100)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2 
       (.I0(sig_data2rsc_valid),
        .I1(\xpm_fifo_instance.xpm_fifo_sync_inst_i_14_n_0 ),
        .I2(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I3(m_axi_mm2s_rvalid),
        .I4(sig_data2addr_stop_req),
        .I5(full),
        .O(wr_en));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3 
       (.I0(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_next_cmd_cmplt_reg),
        .I5(m_axi_mm2s_rlast),
        .O(din[9]));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4 
       (.I0(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_next_eof_reg),
        .I5(m_axi_mm2s_rlast),
        .O(din[8]));
  LUT5 #(
    .INIT(32'hFFFFF0DD)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_5 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[7]),
        .I2(sig_next_strt_strb_reg[7]),
        .I3(sig_first_dbeat),
        .I4(sig_data2addr_stop_req),
        .O(din[7]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_6 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[6]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[6]),
        .I4(sig_data2addr_stop_req),
        .O(din[6]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_7 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[5]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[5]),
        .I4(sig_data2addr_stop_req),
        .O(din[5]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_8 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[4]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[4]),
        .I4(sig_data2addr_stop_req),
        .O(din[4]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_9 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[3]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[3]),
        .I4(sig_data2addr_stop_req),
        .O(din[3]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_rst2all_stop_request_0,
    sig_stream_rst,
    sig_halt_cmplt_reg_0,
    s2mm_halt_cmplt,
    sig_s_h_halt_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3,
    m_axi_s2mm_aclk,
    sig_s_h_halt_reg_reg_1,
    s2mm_halt,
    s2mm_dmacr,
    datamover_idle_2,
    sig_halt_reg,
    sig_init_reg,
    sig_init_reg2,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_halt_cmplt_reg_1,
    sig_halt_reg_dly3,
    sig_halt_cmplt_reg_2,
    sig_next_calc_error_reg);
  output sig_cmd_stat_rst_user_reg_n_cdc_from;
  output sig_rst2all_stop_request_0;
  output sig_stream_rst;
  output sig_halt_cmplt_reg_0;
  output s2mm_halt_cmplt;
  output sig_s_h_halt_reg_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3;
  input m_axi_s2mm_aclk;
  input sig_s_h_halt_reg_reg_1;
  input s2mm_halt;
  input [0:0]s2mm_dmacr;
  input datamover_idle_2;
  input sig_halt_reg;
  input sig_init_reg;
  input sig_init_reg2;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_halt_cmplt_reg_1;
  input sig_halt_reg_dly3;
  input sig_halt_cmplt_reg_2;
  input sig_next_calc_error_reg;

  wire datamover_idle_2;
  wire m_axi_s2mm_aclk;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_cmplt_reg_1;
  wire sig_halt_cmplt_reg_2;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_next_calc_error_reg;
  wire sig_rst2all_stop_request_0;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_s_h_halt_reg_reg_1;
  wire sig_stream_rst;

  LUT4 #(
    .INIT(16'hCF88)) 
    datamover_idle_i_1__0
       (.I0(s2mm_halt_cmplt),
        .I1(s2mm_halt),
        .I2(s2mm_dmacr),
        .I3(datamover_idle_2),
        .O(sig_halt_cmplt_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF4440)) 
    sig_halt_cmplt_i_1
       (.I0(sig_halt_cmplt_reg_1),
        .I1(sig_halt_reg_dly3),
        .I2(sig_halt_cmplt_reg_2),
        .I3(sig_next_calc_error_reg),
        .I4(s2mm_halt_cmplt),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(s2mm_halt_cmplt),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request_0),
        .I1(sig_halt_reg),
        .O(sig_s_h_halt_reg_reg_0));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__10
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_init_reg),
        .I2(sig_init_reg2),
        .I3(sig_init_done_1),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__5
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_init_reg),
        .I2(sig_init_reg2),
        .I3(sig_init_done),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__6
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_init_reg),
        .I2(sig_init_reg2),
        .I3(sig_init_done_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_1),
        .Q(sig_rst2all_stop_request_0),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_strb_reg_out[7]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_reset_33
   (sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_rst2all_stop_request,
    SS,
    sig_halt_cmplt_reg_0,
    mm2s_halt_cmplt,
    out,
    m_axi_mm2s_aclk,
    sig_s_h_halt_reg_reg_0,
    mm2s_halt,
    mm2s_dmacr,
    datamover_idle,
    sig_halt_cmplt_reg_1,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr);
  output sig_cmd_stat_rst_user_reg_n_cdc_from;
  output sig_rst2all_stop_request;
  output [0:0]SS;
  output sig_halt_cmplt_reg_0;
  output mm2s_halt_cmplt;
  input out;
  input m_axi_mm2s_aclk;
  input sig_s_h_halt_reg_reg_0;
  input mm2s_halt;
  input [0:0]mm2s_dmacr;
  input datamover_idle;
  input sig_halt_cmplt_reg_1;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;

  wire [0:0]SS;
  wire datamover_idle;
  wire m_axi_mm2s_aclk;
  wire [0:0]mm2s_dmacr;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_cmplt_reg_1;
  wire sig_next_calc_error_reg;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg_0;

  LUT4 #(
    .INIT(16'hCF88)) 
    datamover_idle_i_1
       (.I0(mm2s_halt_cmplt),
        .I1(mm2s_halt),
        .I2(mm2s_dmacr),
        .I3(datamover_idle),
        .O(sig_halt_cmplt_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444445)) 
    sig_halt_cmplt_i_1
       (.I0(sig_halt_cmplt_reg_1),
        .I1(sig_next_calc_error_reg),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .I5(mm2s_halt_cmplt),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(mm2s_halt_cmplt),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_0),
        .Q(sig_rst2all_stop_request),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(SS));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_full_wrap" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_s2mm_full_wrap
   (sig_s_ready_out_reg,
    out,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    sig_rst2all_stop_request_0,
    halt_i_reg,
    sig_halt_cmplt_reg,
    s2mm_halt_cmplt,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    \hsize_vid_reg[15] ,
    rd_en,
    \INFERRED_GEN.cnt_i_reg[2] ,
    Q,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    S,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_bready,
    m_axi_s2mm_aclk,
    dout,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_h_halt_reg_reg,
    s2mm_halt,
    cmnd_wr_1,
    s2mm_dmacr,
    datamover_idle_2,
    sig_s_ready_dup_reg,
    m_axi_s2mm_wready,
    m_axi_s2mm_awready,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    \sig_input_addr_reg_reg[31] ,
    m_axi_s2mm_bresp,
    D,
    s_axis_s2mm_cmd_tvalid,
    m_axi_s2mm_bvalid,
    m_axis_s2mm_sts_tready);
  output sig_s_ready_out_reg;
  output out;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output sig_rst2all_stop_request_0;
  output [0:0]halt_i_reg;
  output sig_halt_cmplt_reg;
  output s2mm_halt_cmplt;
  output \sig_strb_skid_reg_reg[1] ;
  output \sig_strb_skid_reg_reg[2] ;
  output [0:0]\hsize_vid_reg[15] ;
  output rd_en;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output [0:0]S;
  output [15:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  output [31:0]m_axi_s2mm_awaddr;
  output [3:0]m_axi_s2mm_awlen;
  output [1:0]m_axi_s2mm_awsize;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_bready;
  input m_axi_s2mm_aclk;
  input [36:0]dout;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_h_halt_reg_reg;
  input s2mm_halt;
  input cmnd_wr_1;
  input [0:0]s2mm_dmacr;
  input datamover_idle_2;
  input sig_s_ready_dup_reg;
  input m_axi_s2mm_wready;
  input m_axi_s2mm_awready;
  input [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input [48:0]\sig_input_addr_reg_reg[31] ;
  input [1:0]m_axi_s2mm_bresp;
  input [1:0]D;
  input s_axis_s2mm_cmd_tvalid;
  input m_axi_s2mm_bvalid;
  input m_axis_s2mm_sts_tready;

  wire [1:0]D;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ;
  wire [15:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_100 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_101 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_102 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_103 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_104 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_105 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_84 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_85 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_86 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_87 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_88 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_89 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_90 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_91 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_93 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_97 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_98 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_99 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_71 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_72 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_73 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_78 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_79 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_80 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_10 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_11 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_12 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_13 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_14 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_17 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_18 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_19 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_24 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_25 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_26 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_28 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_29 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_30 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_31 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_32 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_34 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_38 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_41 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_42 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_8 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_94 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_95 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_96 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_97 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_98 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire I_ADDR_CNTL_n_1;
  wire \I_CMD_FIFO/sig_init_done ;
  wire \I_CMD_FIFO/sig_rd_empty ;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_3;
  wire \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire I_RESET_n_5;
  wire I_RESET_n_6;
  wire I_RESET_n_7;
  wire I_RESET_n_8;
  wire I_WR_DATA_CNTL_n_0;
  wire I_WR_DATA_CNTL_n_27;
  wire I_WR_DATA_CNTL_n_28;
  wire I_WR_DATA_CNTL_n_29;
  wire I_WR_DATA_CNTL_n_30;
  wire I_WR_DATA_CNTL_n_31;
  wire I_WR_DATA_CNTL_n_32;
  wire I_WR_DATA_CNTL_n_35;
  wire I_WR_STATUS_CNTLR_n_24;
  wire I_WR_STATUS_CNTLR_n_27;
  wire [0:0]Q;
  wire [0:0]S;
  wire cmnd_wr_1;
  wire datamover_idle_2;
  wire [36:0]dout;
  wire [0:0]halt_i_reg;
  wire [0:0]\hsize_vid_reg[15] ;
  wire lsig_0ffset_cntr;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire lsig_first_dbeat;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tready;
  wire out;
  wire p_0_in3_in;
  wire rd_en;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire [0:0]sig_burst_dbeat_cntr;
  wire [2:0]sig_child_addr_cntr_lsh_reg;
  wire sig_child_qual_first_of_2;
  wire sig_child_tag_reg0;
  wire sig_clr_dbc_reg;
  wire [63:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_data2skid_wlast;
  wire [7:0]sig_data2skid_wstrb;
  wire [15:0]sig_data2wsc_bytes_rcvd;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_eop;
  wire sig_data2wsc_valid;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_tlast;
  wire sig_good_strm_dbeat9_out;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire [3:0]sig_ibtt2wdc_stbs_asserted;
  wire [63:0]sig_ibtt2wdc_tdata;
  wire sig_ibtt2wdc_tlast;
  wire [7:0]sig_ibtt2wdc_tstrb;
  wire sig_ibtt2wdc_tvalid;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_byte_cntr;
  wire [31:3]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_calc_error;
  wire sig_mstr2data_cmd_last;
  wire sig_mstr2data_cmd_valid;
  wire [3:0]sig_mstr2data_len;
  wire [2:0]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire [15:0]sig_mstr2dre_btt;
  wire sig_mstr2dre_calc_error;
  wire sig_mstr2dre_cmd_cmplt;
  wire sig_mstr2dre_cmd_valid;
  wire sig_mstr2dre_eof;
  wire sig_mstr2dre_sf_strt_offset;
  wire sig_next_calc_error_reg;
  wire sig_pop_xd_fifo;
  wire sig_psm_halt;
  wire sig_psm_pop_input_cmd;
  wire sig_rst2all_stop_request_0;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_out_reg;
  wire sig_set_push2wsc;
  wire sig_sf2pcc_cmd_cmplt;
  wire sig_sf2pcc_packet_eop;
  wire [6:0]sig_sf2pcc_xfer_bytes;
  wire sig_sf_strt_addr_offset;
  wire sig_skid2data_wready;
  wire [2:0]sig_stbs2sfcc_asserted;
  wire [7:0]sig_strb_skid_mux_out;
  wire [7:0]sig_strb_skid_reg;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire [31:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire [3:2]sig_xfer_len;

  zynq_base_axi_vdma_0_0_axi_datamover_indet_btt \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT 
       (.CO(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_85 ),
        .D({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_86 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_87 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_88 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_89 }),
        .DI({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_17 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_18 }),
        .E(sig_good_strm_dbeat9_out),
        .\GEN_INDET_BTT.lsig_eop_reg_reg (I_WR_DATA_CNTL_n_27),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_24 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_25 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_26 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_28 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_29 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_30 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_31 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_32 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_34 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_38 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_41 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_42 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53 }),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59 }),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57 }),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_94 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_95 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_96 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_97 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_98 }),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65 }),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_11 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_12 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_13 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_14 }),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13 ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg_1 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_8 ),
        .\INCLUDE_PACKING.lsig_packer_full_reg_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15 ),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_97 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_98 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_99 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_100 }),
        .Q({sig_ibtt2wdc_stbs_asserted,sig_ibtt2wdc_tdata}),
        .S({I_WR_DATA_CNTL_n_29,I_WR_DATA_CNTL_n_30,I_WR_DATA_CNTL_n_31,I_WR_DATA_CNTL_n_32}),
        .SR(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_19 ),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] (sig_xfer_len),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_101 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_102 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_103 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_104 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_105 }),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_91 ),
        .\gwdc.wr_data_count_i_reg[4] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_93 ),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .lsig_first_dbeat(lsig_first_dbeat),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_ibtt2wdc_tvalid),
        .rd_en(sig_pop_xd_fifo),
        .\sig_burst_dbeat_cntr_reg[0]_0 (sig_burst_dbeat_cntr),
        .\sig_burst_dbeat_cntr_reg[0]_1 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60 ),
        .\sig_byte_cntr_reg[6]_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_10 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[3] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_78 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_79 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_80 }),
        .\sig_child_addr_cntr_lsh_reg[7] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_71 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_72 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_73 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 }),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_90 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .\sig_data_reg_out[31]_i_3 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty ),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_eop_halt_xfer(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_ld_byte_cntr(sig_ld_byte_cntr),
        .sig_m_valid_out_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_84 ),
        .sig_sf_strt_addr_offset(sig_sf_strt_addr_offset),
        .sig_stbs2sfcc_asserted(sig_stbs2sfcc_asserted),
        .\sig_strb_reg_out_reg[7] (sig_ibtt2wdc_tstrb),
        .sig_stream_rst(sig_stream_rst),
        .\sig_xfer_len_reg_reg[2] (\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 ));
  zynq_base_axi_vdma_0_0_axi_datamover_ibttcc \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC 
       (.D(sig_xfer_len),
        .\FSM_onehot_sig_csm_state_reg[4]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_91 ),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_97 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_98 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_99 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_100 }),
        .Q(\I_CMD_FIFO/sig_rd_empty ),
        .SR(sig_child_tag_reg0),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_78 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_79 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_80 }),
        .in({sig_mstr2data_calc_error,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .rd_en(sig_pop_xd_fifo),
        .\sig_child_addr_cntr_lsh_reg[11]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_101 ),
        .\sig_child_addr_cntr_lsh_reg[2]_0 (sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[2]_1 (\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 ),
        .\sig_child_addr_cntr_lsh_reg[7]_0 ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_102 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_103 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_104 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_105 }),
        .\sig_child_addr_reg_reg[7]_0 ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_71 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_72 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_73 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 }),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd2data_valid_reg_0(I_WR_DATA_CNTL_n_0),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_psm_halt(sig_psm_halt),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .\sig_realign_strt_offset_reg_reg[0]_0 ({sig_mstr2dre_sf_strt_offset,sig_mstr2dre_calc_error,sig_mstr2dre_cmd_cmplt,sig_mstr2dre_eof,sig_mstr2dre_btt}),
        .\sig_realign_strt_offset_reg_reg[0]_1 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ),
        .sig_xfer_cmd_cmplt_reg_reg_0({sig_mstr2data_cmd_last,sig_mstr2data_sequential}),
        .sig_xfer_is_seq_reg_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_90 ),
        .\sig_xfer_len_reg_reg[0]_0 (I_ADDR_CNTL_n_1));
  zynq_base_axi_vdma_0_0_axi_datamover_s2mm_realign \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER 
       (.D(D),
        .DI({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_17 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_18 }),
        .FIFO_Full_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_24 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_25 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_26 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_28 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_29 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_30 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_31 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_32 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_34 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_38 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_41 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_42 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53 }),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57 }),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59 }),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_3 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65 }),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_8 ),
        .Q(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty ),
        .SR(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_19 ),
        .dout(dout),
        .in({sig_mstr2dre_sf_strt_offset,sig_mstr2dre_calc_error,sig_mstr2dre_cmd_cmplt,sig_mstr2dre_eof,sig_mstr2dre_btt}),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_first_dbeat(lsig_first_dbeat),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(rd_en),
        .\sig_burst_dbeat_cntr_reg[0] (sig_burst_dbeat_cntr),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60 ),
        .\sig_data_reg_out_reg[31] ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_94 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_95 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_96 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_97 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_98 }),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_eop_halt_xfer(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ),
        .sig_eop_sent_reg_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_93 ),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_init_reg2_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61 ),
        .sig_ld_byte_cntr(sig_ld_byte_cntr),
        .sig_m_valid_out_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_10 ),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_sf_strt_addr_offset(sig_sf_strt_addr_offset),
        .sig_stbs2sfcc_asserted(sig_stbs2sfcc_asserted),
        .\sig_strb_reg_out_reg[3] ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_11 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_12 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_13 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_14 }),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .sig_stream_rst(sig_stream_rst));
  zynq_base_axi_vdma_0_0_axi_datamover_addr_cntl__parameterized0 I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_1),
        .in({sig_mstr2data_calc_error,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_RESET_n_8),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  zynq_base_axi_vdma_0_0_axi_datamover_cmd_status__parameterized0 I_CMD_STATUS
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .\INFERRED_GEN.cnt_i_reg[2]_2 (\I_CMD_FIFO/sig_rd_empty ),
        .Q(Q),
        .S(S),
        .cmnd_wr_1(cmnd_wr_1),
        .halt_i_reg(halt_i_reg),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .in({sig_wsc2stat_status[31],sig_wsc2stat_status[23:8],sig_wsc2stat_status[6:4]}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .s2mm_halt(s2mm_halt),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dqual_reg_empty_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty ),
        .sig_inhibit_rdy_n_reg(I_CMD_STATUS_n_3),
        .sig_inhibit_rdy_n_reg_0(I_CMD_STATUS_n_11),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_RESET_n_6),
        .sig_init_done_reg_0(I_RESET_n_7),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  zynq_base_axi_vdma_0_0_axi_datamover_reset I_RESET
       (.datamover_idle_2(datamover_idle_2),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(I_RESET_n_6),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(I_RESET_n_7),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(I_RESET_n_8),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_cmplt_reg_0(sig_halt_cmplt_reg),
        .sig_halt_cmplt_reg_1(I_WR_STATUS_CNTLR_n_27),
        .sig_halt_cmplt_reg_2(I_WR_DATA_CNTL_n_28),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_rst2all_stop_request_0(sig_rst2all_stop_request_0),
        .sig_s_h_halt_reg_reg_0(I_RESET_n_5),
        .sig_s_h_halt_reg_reg_1(sig_s_h_halt_reg_reg),
        .sig_stream_rst(sig_stream_rst));
  zynq_base_axi_vdma_0_0_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D(sig_ibtt2wdc_tdata),
        .Q(sig_strb_skid_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .out(p_0_in3_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_m_valid_out_reg_0(I_WR_DATA_CNTL_n_35),
        .sig_s_ready_out_reg_0(sig_skid2data_wready),
        .\sig_strb_reg_out_reg[7]_0 (sig_strb_skid_mux_out),
        .\sig_strb_skid_reg_reg[7]_0 (sig_data2skid_wstrb),
        .sig_stream_rst(sig_stream_rst));
  zynq_base_axi_vdma_0_0_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.CO(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_85 ),
        .D({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_86 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_87 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_88 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_89 }),
        .E(sig_good_strm_dbeat9_out),
        .FIFO_Full_reg(I_WR_DATA_CNTL_n_0),
        .\GEN_INDET_BTT.lsig_eop_reg_reg_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_84 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty ),
        .Q(sig_ibtt2wdc_stbs_asserted),
        .S({I_WR_DATA_CNTL_n_29,I_WR_DATA_CNTL_n_30,I_WR_DATA_CNTL_n_31,I_WR_DATA_CNTL_n_32}),
        .in({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_ibtt2wdc_tvalid),
        .\sig_addr_posted_cntr_reg[2]_0 (I_WR_DATA_CNTL_n_28),
        .\sig_addr_posted_cntr_reg[2]_1 (sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_dqual_reg_empty_reg_0(sig_skid2data_wready),
        .sig_dqual_reg_empty_reg_1(I_CMD_STATUS_n_11),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_reg(I_WR_DATA_CNTL_n_27),
        .sig_halt_reg_reg_0(I_WR_DATA_CNTL_n_35),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61 ),
        .sig_last_reg_out_reg(p_0_in3_in),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg_0({sig_mstr2data_calc_error,sig_mstr2data_cmd_last,sig_mstr2data_sequential,sig_mstr2data_len,sig_mstr2data_saddr_lsb}),
        .\sig_next_strt_strb_reg_reg[7]_0 (sig_strb_skid_mux_out),
        .\sig_next_strt_strb_reg_reg[7]_1 (sig_data2skid_wstrb),
        .sig_push_to_wsc_reg_0(I_WR_STATUS_CNTLR_n_24),
        .sig_set_push2wsc(sig_set_push2wsc),
        .\sig_strb_reg_out_reg[7] (sig_ibtt2wdc_tstrb),
        .\sig_strb_reg_out_reg[7]_0 (sig_strb_skid_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ));
  zynq_base_axi_vdma_0_0_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (I_CMD_STATUS_n_3),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .SR(sig_child_tag_reg0),
        .in({sig_wsc2stat_status[31],sig_wsc2stat_status[23:8],sig_wsc2stat_status[6:4]}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_reg_empty_reg(I_WR_STATUS_CNTLR_n_27),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_WR_STATUS_CNTLR_n_24),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg_0(I_RESET_n_5),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .sig_set_push2wsc(sig_set_push2wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_realign" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_s2mm_realign
   (sig_s_ready_out_reg,
    out,
    FIFO_Full_reg,
    sig_sf_strt_addr_offset,
    sig_init_reg2,
    sig_eop_halt_xfer,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    \INCLUDE_PACKING.lsig_first_dbeat_reg ,
    lsig_first_dbeat,
    sig_m_valid_out_reg,
    \sig_strb_reg_out_reg[3] ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ,
    DI,
    SR,
    rd_en,
    sig_dre2ibtt_eop,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_reg2_reg,
    sig_inhibit_rdy_n,
    Q,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_3 ,
    sig_dre2ibtt_tlast,
    \sig_data_reg_out_reg[31] ,
    sig_stbs2sfcc_asserted,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    dout,
    sig_init_reg,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ,
    sig_s_ready_dup_reg,
    sig_ld_byte_cntr,
    sig_clr_dbc_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_eop_sent_reg_reg,
    lsig_0ffset_cntr,
    \sig_burst_dbeat_cntr_reg[0] ,
    sig_init_done,
    sig_mstr2dre_cmd_valid,
    in,
    D);
  output sig_s_ready_out_reg;
  output out;
  output FIFO_Full_reg;
  output sig_sf_strt_addr_offset;
  output sig_init_reg2;
  output sig_eop_halt_xfer;
  output \sig_strb_skid_reg_reg[1] ;
  output \sig_strb_skid_reg_reg[2] ;
  output \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  output lsig_first_dbeat;
  output sig_m_valid_out_reg;
  output [3:0]\sig_strb_reg_out_reg[3] ;
  output \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  output [2:0]DI;
  output [0:0]SR;
  output rd_en;
  output sig_dre2ibtt_eop;
  output [31:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  output [3:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ;
  output [1:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_init_reg2_reg;
  output sig_inhibit_rdy_n;
  output [0:0]Q;
  output [1:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_3 ;
  output sig_dre2ibtt_tlast;
  output [31:0]\sig_data_reg_out_reg[31] ;
  output [2:0]sig_stbs2sfcc_asserted;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [36:0]dout;
  input sig_init_reg;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ;
  input sig_s_ready_dup_reg;
  input sig_ld_byte_cntr;
  input sig_clr_dbc_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_eop_sent_reg_reg;
  input lsig_0ffset_cntr;
  input [0:0]\sig_burst_dbeat_cntr_reg[0] ;
  input sig_init_done;
  input sig_mstr2dre_cmd_valid;
  input [19:0]in;
  input [1:0]D;

  wire [1:0]D;
  wire [2:0]DI;
  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_60 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_96 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  wire [31:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire [3:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ;
  wire [1:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ;
  wire [1:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_3 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  wire I_DRE_CNTL_FIFO_n_5;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [36:0]dout;
  wire [19:0]in;
  wire lsig_0ffset_cntr;
  wire lsig_cmd_fetch_pause;
  wire lsig_first_dbeat;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rd_en;
  wire [0:0]\sig_burst_dbeat_cntr_reg[0] ;
  wire sig_clr_dbc_reg;
  wire [26:6]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [2:0]sig_cmdcntl_sm_state;
  wire [2:0]sig_cmdcntl_sm_state_ns;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_tlast;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_init_reg2_reg;
  wire sig_ld_byte_cntr;
  wire sig_m_valid_out_reg;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_rd_empty;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_out_reg;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sf_strt_addr_offset;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire [2:0]sig_stbs2sfcc_asserted;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire sig_stream_rst;

  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[0]),
        .Q(sig_cmdcntl_sm_state[0]),
        .R(sig_stream_rst));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[1]),
        .Q(sig_cmdcntl_sm_state[1]),
        .R(sig_stream_rst));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[2]),
        .Q(sig_cmdcntl_sm_state[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_DRE_CNTL_FIFO_n_5),
        .Q(lsig_cmd_fetch_pause),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_60 ),
        .Q(sig_need_cmd_flush),
        .R(1'b0));
  zynq_base_axi_vdma_0_0_axi_datamover_s2mm_scatter \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER 
       (.D(D),
        .DI(DI),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (sig_rd_empty),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 (sig_sf_strt_addr_offset),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_3 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_3 ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg (\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .Q(Q),
        .SR(SR),
        .dout(dout),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(rd_en),
        .\sig_burst_dbeat_cntr_reg[0] (\sig_burst_dbeat_cntr_reg[0] ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_empty_reg_0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_96 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_curr_eof_reg_reg_0({sig_cmd_fifo_data_out[23],sig_cmd_fifo_data_out[21:6]}),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_eop_halt_xfer_reg_0(sig_eop_halt_xfer),
        .sig_eop_sent_reg_reg_0(sig_eop_sent_reg_reg),
        .sig_init_reg(sig_init_reg),
        .sig_ld_byte_cntr(sig_ld_byte_cntr),
        .sig_m_valid_out_reg(lsig_first_dbeat),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_1(sig_dre2ibtt_eop),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_60 ),
        .sig_stbs2sfcc_asserted(sig_stbs2sfcc_asserted),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_dre_cmd),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_sf_strt_addr_offset),
        .R(sig_stream_rst));
  zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized6 I_DRE_CNTL_FIFO
       (.D(sig_cmdcntl_sm_state_ns),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (sig_cmdcntl_sm_state),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_96 ),
        .Q(sig_rd_empty),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_first_dbeat(lsig_first_dbeat),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out[26],sig_cmd_fifo_data_out[23],sig_cmd_fifo_data_out[21:6]}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_DRE_CNTL_FIFO_n_5),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_init_reg2_reg_0(sig_init_reg2_reg),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_dre_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_dre_cmd_ns),
        .Q(sig_sm_ld_dre_cmd),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_cmd_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_cmd_fifo_ns),
        .Q(sig_sm_pop_cmd_fifo),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_scatter" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_s2mm_scatter
   (sig_s_ready_out_reg,
    out,
    sig_eop_halt_xfer_reg_0,
    sig_scatter2drc_cmd_ready,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    \INCLUDE_PACKING.lsig_first_dbeat_reg ,
    sig_m_valid_out_reg,
    sig_m_valid_out_reg_0,
    \sig_strb_reg_out_reg[3] ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ,
    DI,
    SR,
    rd_en,
    sig_m_valid_out_reg_1,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    sig_sm_pop_cmd_fifo_reg,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_3 ,
    sig_dre2ibtt_tlast,
    \sig_data_reg_out_reg[31] ,
    sig_cmd_empty_reg_0,
    sig_stbs2sfcc_asserted,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    dout,
    sig_curr_eof_reg_reg_0,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ,
    sig_sm_ld_dre_cmd,
    sig_s_ready_dup_reg,
    sig_init_reg,
    sig_ld_byte_cntr,
    sig_clr_dbc_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_eop_sent_reg_reg_0,
    lsig_0ffset_cntr,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ,
    \sig_burst_dbeat_cntr_reg[0] ,
    sig_sm_pop_cmd_fifo,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    D);
  output sig_s_ready_out_reg;
  output out;
  output sig_eop_halt_xfer_reg_0;
  output sig_scatter2drc_cmd_ready;
  output \sig_strb_skid_reg_reg[1] ;
  output \sig_strb_skid_reg_reg[2] ;
  output \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  output sig_m_valid_out_reg;
  output sig_m_valid_out_reg_0;
  output [3:0]\sig_strb_reg_out_reg[3] ;
  output \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  output [2:0]DI;
  output [0:0]SR;
  output rd_en;
  output sig_m_valid_out_reg_1;
  output [31:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  output [3:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ;
  output [1:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [0:0]Q;
  output sig_sm_pop_cmd_fifo_reg;
  output [1:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_3 ;
  output sig_dre2ibtt_tlast;
  output [31:0]\sig_data_reg_out_reg[31] ;
  output sig_cmd_empty_reg_0;
  output [2:0]sig_stbs2sfcc_asserted;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [36:0]dout;
  input [16:0]sig_curr_eof_reg_reg_0;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ;
  input sig_sm_ld_dre_cmd;
  input sig_s_ready_dup_reg;
  input sig_init_reg;
  input sig_ld_byte_cntr;
  input sig_clr_dbc_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_eop_sent_reg_reg_0;
  input lsig_0ffset_cntr;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  input [0:0]\sig_burst_dbeat_cntr_reg[0] ;
  input sig_sm_pop_cmd_fifo;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input [0:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input [1:0]D;

  wire [1:0]D;
  wire [2:0]DI;
  wire [0:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  wire [31:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire [3:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ;
  wire [1:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ;
  wire [1:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_3 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  wire I_MSSAI_SKID_BUF_n_18;
  wire I_MSSAI_SKID_BUF_n_5;
  wire I_MSSAI_SKID_BUF_n_58;
  wire I_MSSAI_SKID_BUF_n_6;
  wire I_MSSAI_SKID_BUF_n_60;
  wire I_TSTRB_FIFO_n_0;
  wire [0:0]Q;
  wire SLICE_INSERTION_n_1;
  wire SLICE_INSERTION_n_10;
  wire SLICE_INSERTION_n_3;
  wire SLICE_INSERTION_n_4;
  wire SLICE_INSERTION_n_5;
  wire SLICE_INSERTION_n_7;
  wire SLICE_INSERTION_n_8;
  wire SLICE_INSERTION_n_9;
  wire [0:0]SR;
  wire [36:0]dout;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire lsig_0ffset_cntr;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rd_en;
  wire [15:0]sel0;
  wire sig_btt_cntr02_out;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [15:0]sig_btt_cntr_dup;
  wire [15:0]sig_btt_cntr_prv0;
  wire sig_btt_cntr_prv0_carry__0_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_1;
  wire sig_btt_cntr_prv0_carry__0_n_2;
  wire sig_btt_cntr_prv0_carry__0_n_3;
  wire sig_btt_cntr_prv0_carry__1_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_1;
  wire sig_btt_cntr_prv0_carry__1_n_2;
  wire sig_btt_cntr_prv0_carry__1_n_3;
  wire sig_btt_cntr_prv0_carry__2_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__2_n_1;
  wire sig_btt_cntr_prv0_carry__2_n_2;
  wire sig_btt_cntr_prv0_carry__2_n_3;
  wire sig_btt_cntr_prv0_carry_i_1_n_0;
  wire sig_btt_cntr_prv0_carry_i_2_n_0;
  wire sig_btt_cntr_prv0_carry_i_3_n_0;
  wire sig_btt_cntr_prv0_carry_i_4_n_0;
  wire sig_btt_cntr_prv0_carry_n_0;
  wire sig_btt_cntr_prv0_carry_n_1;
  wire sig_btt_cntr_prv0_carry_n_2;
  wire sig_btt_cntr_prv0_carry_n_3;
  wire \sig_btt_cntr_reg_n_0_[0] ;
  wire \sig_btt_cntr_reg_n_0_[10] ;
  wire \sig_btt_cntr_reg_n_0_[11] ;
  wire \sig_btt_cntr_reg_n_0_[12] ;
  wire \sig_btt_cntr_reg_n_0_[13] ;
  wire \sig_btt_cntr_reg_n_0_[14] ;
  wire \sig_btt_cntr_reg_n_0_[15] ;
  wire \sig_btt_cntr_reg_n_0_[1] ;
  wire \sig_btt_cntr_reg_n_0_[2] ;
  wire \sig_btt_cntr_reg_n_0_[3] ;
  wire \sig_btt_cntr_reg_n_0_[4] ;
  wire \sig_btt_cntr_reg_n_0_[5] ;
  wire \sig_btt_cntr_reg_n_0_[6] ;
  wire \sig_btt_cntr_reg_n_0_[7] ;
  wire \sig_btt_cntr_reg_n_0_[8] ;
  wire \sig_btt_cntr_reg_n_0_[9] ;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_i_2_n_0;
  wire sig_btt_eq_0_i_3_n_0;
  wire sig_btt_eq_0_i_4_n_0;
  wire sig_btt_eq_0_i_5_n_0;
  wire sig_btt_eq_0_i_6_n_0;
  wire sig_btt_lteq_max_first_incr;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_1;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_2;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_3;
  wire sig_btt_lteq_max_first_incr0_carry_i_1_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_2_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_3_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_4_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_5_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_6_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_n_1;
  wire sig_btt_lteq_max_first_incr0_carry_n_2;
  wire sig_btt_lteq_max_first_incr0_carry_n_3;
  wire [0:0]\sig_burst_dbeat_cntr_reg[0] ;
  wire sig_clr_dbc_reg;
  wire sig_cmd_empty_reg_0;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_curr_eof_reg;
  wire [16:0]sig_curr_eof_reg_reg_0;
  wire [1:0]sig_curr_strt_offset;
  wire \sig_curr_strt_offset[0]_i_1_n_0 ;
  wire \sig_curr_strt_offset[1]_i_1_n_0 ;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire sig_dre2ibtt_tlast;
  wire sig_eop_halt_xfer_reg_0;
  wire sig_eop_sent1_out;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire sig_eop_sent_reg_reg_0;
  wire [1:0]sig_fifo_mssai;
  wire \sig_fifo_mssai[0]_i_1_n_0 ;
  wire \sig_fifo_mssai[1]_i_1_n_0 ;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_ld_byte_cntr;
  wire sig_ld_cmd;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire sig_m_valid_out_reg_1;
  wire \sig_max_first_increment[0]_i_1_n_0 ;
  wire \sig_max_first_increment[1]_i_1_n_0 ;
  wire \sig_max_first_increment[2]_i_1_n_0 ;
  wire \sig_max_first_increment_reg_n_0_[0] ;
  wire \sig_max_first_increment_reg_n_0_[1] ;
  wire \sig_max_first_increment_reg_n_0_[2] ;
  wire sig_need_cmd_flush;
  wire \sig_next_strt_offset[0]_i_1_n_0 ;
  wire \sig_next_strt_offset[1]_i_1_n_0 ;
  wire [1:0]sig_next_strt_offset_reg;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_out_reg;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_reg;
  wire [2:0]sig_stbs2sfcc_asserted;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire sig_stream_rst;
  wire sig_strm_tvalid;
  wire [8:0]sig_tstrb_fifo_data_out;
  wire sig_valid_fifo_ld12_out;
  wire [8:0]slice_insert_data;
  wire slice_insert_valid;
  wire [3:3]NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2 
       (.I0(sig_scatter2drc_cmd_ready),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .O(sig_cmd_empty_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_60),
        .Q(lsig_absorb2tlast),
        .R(1'b0));
  zynq_base_axi_vdma_0_0_axi_datamover_mssai_skid_buf I_MSSAI_SKID_BUF
       (.D(D),
        .DI(DI),
        .E(sig_btt_cntr02_out),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (I_MSSAI_SKID_BUF_n_18),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 [0]),
        .Q(Q),
        .SR(SR),
        .dout(dout),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_strm_tvalid),
        .rd_en(rd_en),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_btt_eq_0_reg(I_MSSAI_SKID_BUF_n_58),
        .sig_btt_eq_0_reg_0(sig_btt_eq_0_i_2_n_0),
        .sig_btt_eq_0_reg_1(sig_btt_eq_0_i_3_n_0),
        .sig_btt_eq_0_reg_2(sig_btt_eq_0_i_4_n_0),
        .\sig_burst_dbeat_cntr_reg[0] (\sig_burst_dbeat_cntr_reg[0] ),
        .\sig_burst_dbeat_cntr_reg[0]_0 (sig_m_valid_out_reg),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_empty_reg(I_MSSAI_SKID_BUF_n_6),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_full_reg(I_MSSAI_SKID_BUF_n_5),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(I_MSSAI_SKID_BUF_n_60),
        .\sig_data_reg_out_reg[31]_0 (\sig_data_reg_out_reg[31] ),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_dre2ibtt_tlast_reg_reg(sig_tstrb_fifo_data_out),
        .sig_dre2ibtt_tlast_reg_reg_0(sig_eop_halt_xfer_reg_0),
        .sig_eop_sent1_out(sig_eop_sent1_out),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg_0),
        .sig_init_reg(sig_init_reg),
        .sig_ld_byte_cntr(sig_ld_byte_cntr),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg_0),
        .sig_m_valid_out_reg_1(sig_m_valid_out_reg_1),
        .sig_m_valid_out_reg_2(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_3 [0]),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_s_ready_dup3_reg_0(out),
        .sig_s_ready_dup_reg_0(sig_s_ready_dup_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_reg(sig_sm_pop_cmd_fifo_reg),
        .sig_stbs2sfcc_asserted(sig_stbs2sfcc_asserted),
        .\sig_strb_reg_out_reg[3]_0 (\sig_strb_reg_out_reg[3] ),
        .\sig_strb_skid_reg_reg[1]_0 (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2]_0 (\sig_strb_skid_reg_reg[2] ),
        .sig_stream_rst(sig_stream_rst));
  zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized7 I_TSTRB_FIFO
       (.FIFO_Full_reg(I_TSTRB_FIFO_n_0),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_1 (sig_strm_tvalid),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_2 (sig_eop_halt_xfer_reg_0),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_3 (sig_m_valid_out_reg_1),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_4 (sig_eop_sent_reg_reg_0),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_3 [1]),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 [1]),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg (\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg_0 (sig_m_valid_out_reg_0),
        .Q(Q),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_tstrb_fifo_data_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dre2ibtt_tlast_reg_reg(slice_insert_data),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .slice_insert_valid(slice_insert_valid));
  zynq_base_axi_vdma_0_0_axi_datamover_slice SLICE_INSERTION
       (.CO(sig_btt_lteq_max_first_incr),
        .E(sig_btt_cntr02_out),
        .Q({\sig_btt_cntr_reg_n_0_[15] ,\sig_btt_cntr_reg_n_0_[14] ,\sig_btt_cntr_reg_n_0_[13] ,\sig_btt_cntr_reg_n_0_[12] ,\sig_btt_cntr_reg_n_0_[11] ,\sig_btt_cntr_reg_n_0_[10] ,\sig_btt_cntr_reg_n_0_[9] ,\sig_btt_cntr_reg_n_0_[8] ,\sig_btt_cntr_reg_n_0_[7] ,\sig_btt_cntr_reg_n_0_[6] ,\sig_btt_cntr_reg_n_0_[5] ,\sig_btt_cntr_reg_n_0_[4] ,\sig_btt_cntr_reg_n_0_[3] ,\sig_btt_cntr_reg_n_0_[2] ,\sig_btt_cntr_reg_n_0_[1] ,\sig_btt_cntr_reg_n_0_[0] }),
        .S({SLICE_INSERTION_n_7,SLICE_INSERTION_n_8,SLICE_INSERTION_n_9,SLICE_INSERTION_n_10}),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(SLICE_INSERTION_n_5),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg2_reg(SLICE_INSERTION_n_3),
        .ld_btt_cntr_reg2_reg_0(SLICE_INSERTION_n_4),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_valid_i_reg_0(I_TSTRB_FIFO_n_0),
        .out(sig_btt_cntr_dup[15:8]),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_cmd_full(sig_cmd_full),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_curr_strt_offset(sig_curr_strt_offset),
        .sig_eop_halt_xfer_reg(SLICE_INSERTION_n_1),
        .sig_eop_halt_xfer_reg_0(sig_eop_halt_xfer_reg_0),
        .sig_eop_halt_xfer_reg_1(I_MSSAI_SKID_BUF_n_18),
        .sig_fifo_mssai(sig_fifo_mssai),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8]_0 (slice_insert_data));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_5),
        .Q(ld_btt_cntr_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_4),
        .Q(ld_btt_cntr_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_3),
        .Q(ld_btt_cntr_reg3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[0]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[0]),
        .O(sel0[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[10]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[10]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[10]),
        .O(sel0[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[11]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[11]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[11]),
        .O(sel0[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[12]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[12]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[12]),
        .O(sel0[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[13]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[13]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[13]),
        .O(sel0[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[14]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[14]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[14]),
        .O(sel0[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[15]_i_3__0 
       (.I0(sig_curr_eof_reg_reg_0[15]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[15]),
        .O(sel0[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[1]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[1]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[1]),
        .O(sel0[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[2]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[2]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[2]),
        .O(sel0[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[3]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[3]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[3]),
        .O(sel0[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[4]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[4]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[4]),
        .O(sel0[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[5]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[5]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[5]),
        .O(sel0[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[6]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[6]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[6]),
        .O(sel0[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[7]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[7]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[7]),
        .O(sel0[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[8]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[8]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[8]),
        .O(sel0[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[9]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[9]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[9]),
        .O(sel0[9]));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[0]),
        .Q(sig_btt_cntr_dup[0]),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[10]),
        .Q(sig_btt_cntr_dup[10]),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[11]),
        .Q(sig_btt_cntr_dup[11]),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[12]),
        .Q(sig_btt_cntr_dup[12]),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[13]),
        .Q(sig_btt_cntr_dup[13]),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[14]),
        .Q(sig_btt_cntr_dup[14]),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[15]),
        .Q(sig_btt_cntr_dup[15]),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[1]),
        .Q(sig_btt_cntr_dup[1]),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[2]),
        .Q(sig_btt_cntr_dup[2]),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[3]),
        .Q(sig_btt_cntr_dup[3]),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[4]),
        .Q(sig_btt_cntr_dup[4]),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[5]),
        .Q(sig_btt_cntr_dup[5]),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[6]),
        .Q(sig_btt_cntr_dup[6]),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[7]),
        .Q(sig_btt_cntr_dup[7]),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[8]),
        .Q(sig_btt_cntr_dup[8]),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[9]),
        .Q(sig_btt_cntr_dup[9]),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_btt_cntr_prv0_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_prv0_carry_n_0,sig_btt_cntr_prv0_carry_n_1,sig_btt_cntr_prv0_carry_n_2,sig_btt_cntr_prv0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(sig_btt_cntr_dup[3:0]),
        .O(sig_btt_cntr_prv0[3:0]),
        .S({sig_btt_cntr_prv0_carry_i_1_n_0,sig_btt_cntr_prv0_carry_i_2_n_0,sig_btt_cntr_prv0_carry_i_3_n_0,sig_btt_cntr_prv0_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_btt_cntr_prv0_carry__0
       (.CI(sig_btt_cntr_prv0_carry_n_0),
        .CO({sig_btt_cntr_prv0_carry__0_n_0,sig_btt_cntr_prv0_carry__0_n_1,sig_btt_cntr_prv0_carry__0_n_2,sig_btt_cntr_prv0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[7:4]),
        .O(sig_btt_cntr_prv0[7:4]),
        .S({sig_btt_cntr_prv0_carry__0_i_1_n_0,sig_btt_cntr_prv0_carry__0_i_2_n_0,sig_btt_cntr_prv0_carry__0_i_3_n_0,sig_btt_cntr_prv0_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_1
       (.I0(sig_btt_cntr_dup[7]),
        .I1(\sig_btt_cntr_reg_n_0_[7] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_2
       (.I0(sig_btt_cntr_dup[6]),
        .I1(\sig_btt_cntr_reg_n_0_[6] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_3
       (.I0(sig_btt_cntr_dup[5]),
        .I1(\sig_btt_cntr_reg_n_0_[5] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_4
       (.I0(sig_btt_cntr_dup[4]),
        .I1(\sig_btt_cntr_reg_n_0_[4] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_btt_cntr_prv0_carry__1
       (.CI(sig_btt_cntr_prv0_carry__0_n_0),
        .CO({sig_btt_cntr_prv0_carry__1_n_0,sig_btt_cntr_prv0_carry__1_n_1,sig_btt_cntr_prv0_carry__1_n_2,sig_btt_cntr_prv0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[11:8]),
        .O(sig_btt_cntr_prv0[11:8]),
        .S({sig_btt_cntr_prv0_carry__1_i_1_n_0,sig_btt_cntr_prv0_carry__1_i_2_n_0,sig_btt_cntr_prv0_carry__1_i_3_n_0,sig_btt_cntr_prv0_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_1
       (.I0(sig_btt_cntr_dup[11]),
        .I1(\sig_btt_cntr_reg_n_0_[11] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_2
       (.I0(sig_btt_cntr_dup[10]),
        .I1(\sig_btt_cntr_reg_n_0_[10] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_3
       (.I0(sig_btt_cntr_dup[9]),
        .I1(\sig_btt_cntr_reg_n_0_[9] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_4
       (.I0(sig_btt_cntr_dup[8]),
        .I1(\sig_btt_cntr_reg_n_0_[8] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_btt_cntr_prv0_carry__2
       (.CI(sig_btt_cntr_prv0_carry__1_n_0),
        .CO({NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED[3],sig_btt_cntr_prv0_carry__2_n_1,sig_btt_cntr_prv0_carry__2_n_2,sig_btt_cntr_prv0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sig_btt_cntr_dup[14:12]}),
        .O(sig_btt_cntr_prv0[15:12]),
        .S({sig_btt_cntr_prv0_carry__2_i_1_n_0,sig_btt_cntr_prv0_carry__2_i_2_n_0,sig_btt_cntr_prv0_carry__2_i_3_n_0,sig_btt_cntr_prv0_carry__2_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_1
       (.I0(sig_btt_cntr_dup[15]),
        .I1(\sig_btt_cntr_reg_n_0_[15] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_2
       (.I0(sig_btt_cntr_dup[14]),
        .I1(\sig_btt_cntr_reg_n_0_[14] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_3
       (.I0(sig_btt_cntr_dup[13]),
        .I1(\sig_btt_cntr_reg_n_0_[13] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_4
       (.I0(sig_btt_cntr_dup[12]),
        .I1(\sig_btt_cntr_reg_n_0_[12] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_1
       (.I0(sig_btt_cntr_dup[3]),
        .I1(\sig_btt_cntr_reg_n_0_[3] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_2
       (.I0(sig_btt_cntr_dup[2]),
        .I1(\sig_max_first_increment_reg_n_0_[2] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[2] ),
        .O(sig_btt_cntr_prv0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_3
       (.I0(sig_btt_cntr_dup[1]),
        .I1(\sig_max_first_increment_reg_n_0_[1] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[1] ),
        .O(sig_btt_cntr_prv0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_4
       (.I0(sig_btt_cntr_dup[0]),
        .I1(\sig_max_first_increment_reg_n_0_[0] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[0] ),
        .O(sig_btt_cntr_prv0_carry_i_4_n_0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[0]),
        .Q(\sig_btt_cntr_reg_n_0_[0] ),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[10]),
        .Q(\sig_btt_cntr_reg_n_0_[10] ),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[11]),
        .Q(\sig_btt_cntr_reg_n_0_[11] ),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[12]),
        .Q(\sig_btt_cntr_reg_n_0_[12] ),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[13]),
        .Q(\sig_btt_cntr_reg_n_0_[13] ),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[14]),
        .Q(\sig_btt_cntr_reg_n_0_[14] ),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[15]),
        .Q(\sig_btt_cntr_reg_n_0_[15] ),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[1]),
        .Q(\sig_btt_cntr_reg_n_0_[1] ),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[2]),
        .Q(\sig_btt_cntr_reg_n_0_[2] ),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[3]),
        .Q(\sig_btt_cntr_reg_n_0_[3] ),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[4]),
        .Q(\sig_btt_cntr_reg_n_0_[4] ),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[5]),
        .Q(\sig_btt_cntr_reg_n_0_[5] ),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[6]),
        .Q(\sig_btt_cntr_reg_n_0_[6] ),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[7]),
        .Q(\sig_btt_cntr_reg_n_0_[7] ),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[8]),
        .Q(\sig_btt_cntr_reg_n_0_[8] ),
        .R(I_MSSAI_SKID_BUF_n_18));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[9]),
        .Q(\sig_btt_cntr_reg_n_0_[9] ),
        .R(I_MSSAI_SKID_BUF_n_18));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_eq_0_i_2
       (.I0(sel0[10]),
        .I1(sel0[12]),
        .I2(sel0[14]),
        .I3(sel0[8]),
        .I4(sig_btt_eq_0_i_5_n_0),
        .I5(sig_btt_eq_0_i_6_n_0),
        .O(sig_btt_eq_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sig_btt_eq_0_i_3
       (.I0(sel0[9]),
        .I1(sig_curr_eof_reg_reg_0[0]),
        .I2(sig_ld_cmd),
        .I3(sig_btt_cntr_prv0[0]),
        .I4(sel0[5]),
        .I5(sel0[13]),
        .O(sig_btt_eq_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sig_btt_eq_0_i_4
       (.I0(sel0[2]),
        .I1(sig_curr_eof_reg_reg_0[1]),
        .I2(sig_ld_cmd),
        .I3(sig_btt_cntr_prv0[1]),
        .I4(sel0[4]),
        .I5(sel0[3]),
        .O(sig_btt_eq_0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    sig_btt_eq_0_i_5
       (.I0(sig_btt_cntr_prv0[7]),
        .I1(sig_curr_eof_reg_reg_0[7]),
        .I2(sig_btt_cntr_prv0[11]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(sig_curr_eof_reg_reg_0[11]),
        .O(sig_btt_eq_0_i_5_n_0));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    sig_btt_eq_0_i_6
       (.I0(sig_btt_cntr_prv0[15]),
        .I1(sig_curr_eof_reg_reg_0[15]),
        .I2(sig_btt_cntr_prv0[6]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(sig_curr_eof_reg_reg_0[6]),
        .O(sig_btt_eq_0_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_0_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_58),
        .Q(sig_btt_eq_0),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lteq_max_first_incr0_carry
       (.CI(1'b0),
        .CO({sig_btt_lteq_max_first_incr0_carry_n_0,sig_btt_lteq_max_first_incr0_carry_n_1,sig_btt_lteq_max_first_incr0_carry_n_2,sig_btt_lteq_max_first_incr0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,sig_btt_lteq_max_first_incr0_carry_i_1_n_0,sig_btt_lteq_max_first_incr0_carry_i_2_n_0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lteq_max_first_incr0_carry_i_3_n_0,sig_btt_lteq_max_first_incr0_carry_i_4_n_0,sig_btt_lteq_max_first_incr0_carry_i_5_n_0,sig_btt_lteq_max_first_incr0_carry_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lteq_max_first_incr0_carry__0
       (.CI(sig_btt_lteq_max_first_incr0_carry_n_0),
        .CO({sig_btt_lteq_max_first_incr,sig_btt_lteq_max_first_incr0_carry__0_n_1,sig_btt_lteq_max_first_incr0_carry__0_n_2,sig_btt_lteq_max_first_incr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED[3:0]),
        .S({SLICE_INSERTION_n_7,SLICE_INSERTION_n_8,SLICE_INSERTION_n_9,SLICE_INSERTION_n_10}));
  LUT3 #(
    .INIT(8'h04)) 
    sig_btt_lteq_max_first_incr0_carry_i_1
       (.I0(sig_btt_cntr_dup[3]),
        .I1(\sig_max_first_increment_reg_n_0_[2] ),
        .I2(sig_btt_cntr_dup[2]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sig_btt_lteq_max_first_incr0_carry_i_2
       (.I0(\sig_max_first_increment_reg_n_0_[1] ),
        .I1(sig_btt_cntr_dup[1]),
        .I2(\sig_max_first_increment_reg_n_0_[0] ),
        .I3(sig_btt_cntr_dup[0]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_3
       (.I0(sig_btt_cntr_dup[7]),
        .I1(sig_btt_cntr_dup[6]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_4
       (.I0(sig_btt_cntr_dup[5]),
        .I1(sig_btt_cntr_dup[4]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    sig_btt_lteq_max_first_incr0_carry_i_5
       (.I0(sig_btt_cntr_dup[3]),
        .I1(sig_btt_cntr_dup[2]),
        .I2(\sig_max_first_increment_reg_n_0_[2] ),
        .O(sig_btt_lteq_max_first_incr0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lteq_max_first_incr0_carry_i_6
       (.I0(sig_btt_cntr_dup[1]),
        .I1(\sig_max_first_increment_reg_n_0_[1] ),
        .I2(sig_btt_cntr_dup[0]),
        .I3(\sig_max_first_increment_reg_n_0_[0] ),
        .O(sig_btt_lteq_max_first_incr0_carry_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_6),
        .Q(sig_scatter2drc_cmd_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_5),
        .Q(sig_cmd_full),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_curr_eof_reg_i_1
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .O(sig_ld_cmd));
  FDRE #(
    .INIT(1'b0)) 
    sig_curr_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(sig_curr_eof_reg_reg_0[16]),
        .Q(sig_curr_eof_reg),
        .R(sig_eop_sent_reg0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \sig_curr_strt_offset[0]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_ld_cmd),
        .I2(sig_next_strt_offset_reg[0]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_eop_sent_reg),
        .I5(sig_valid_fifo_ld12_out),
        .O(\sig_curr_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \sig_curr_strt_offset[1]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(sig_ld_cmd),
        .I2(sig_next_strt_offset_reg[1]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_eop_sent_reg),
        .I5(sig_valid_fifo_ld12_out),
        .O(\sig_curr_strt_offset[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[0]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[1]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_halt_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_1),
        .Q(sig_eop_halt_xfer_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_sent_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent1_out),
        .Q(sig_eop_sent_reg),
        .R(sig_eop_sent_reg0));
  LUT4 #(
    .INIT(16'hF704)) 
    \sig_fifo_mssai[0]_i_1 
       (.I0(sig_next_strt_offset_reg[0]),
        .I1(ld_btt_cntr_reg1),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_fifo_mssai[0]),
        .O(\sig_fifo_mssai[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF9F0090)) 
    \sig_fifo_mssai[1]_i_1 
       (.I0(sig_next_strt_offset_reg[1]),
        .I1(sig_next_strt_offset_reg[0]),
        .I2(ld_btt_cntr_reg1),
        .I3(ld_btt_cntr_reg2),
        .I4(sig_fifo_mssai[1]),
        .O(\sig_fifo_mssai[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[0]_i_1_n_0 ),
        .Q(sig_fifo_mssai[0]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[1]_i_1_n_0 ),
        .Q(sig_fifo_mssai[1]),
        .R(sig_eop_sent_reg0));
  LUT6 #(
    .INIT(64'h00A0C0C000A000A0)) 
    \sig_max_first_increment[0]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[0] ),
        .I1(sig_next_strt_offset_reg[0]),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_valid_fifo_ld12_out),
        .I4(sig_cmd_full),
        .I5(sig_sm_ld_dre_cmd),
        .O(\sig_max_first_increment[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3C003C000000AA00)) 
    \sig_max_first_increment[1]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[1] ),
        .I1(sig_next_strt_offset_reg[1]),
        .I2(sig_next_strt_offset_reg[0]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_valid_fifo_ld12_out),
        .I5(sig_ld_cmd),
        .O(\sig_max_first_increment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF1FFF1FFF1F0010)) 
    \sig_max_first_increment[2]_i_1 
       (.I0(sig_next_strt_offset_reg[1]),
        .I1(sig_next_strt_offset_reg[0]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .I4(sig_valid_fifo_ld12_out),
        .I5(\sig_max_first_increment_reg_n_0_[2] ),
        .O(\sig_max_first_increment[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[0]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[1]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[2]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[2] ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \sig_next_strt_offset[0]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_next_strt_offset_reg[0]),
        .O(\sig_next_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF87FF00007800)) 
    \sig_next_strt_offset[1]_i_1 
       (.I0(sig_next_strt_offset_reg[0]),
        .I1(sig_curr_eof_reg_reg_0[0]),
        .I2(sig_curr_eof_reg_reg_0[1]),
        .I3(sig_sm_ld_dre_cmd),
        .I4(sig_cmd_full),
        .I5(sig_next_strt_offset_reg[1]),
        .O(\sig_next_strt_offset[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_next_strt_offset[0]_i_1_n_0 ),
        .Q(sig_next_strt_offset_reg[0]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_next_strt_offset[1]_i_1_n_0 ),
        .Q(sig_next_strt_offset_reg[1]),
        .R(sig_eop_sent_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_sfifo_autord
   (full,
    empty,
    lsig_ld_offset,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    \gwdc.wr_data_count_i_reg[6] ,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    SS,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ,
    lsig_0ffset_cntr,
    Q,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ,
    sig_ok_to_post_rd_addr_reg,
    sig_ok_to_post_rd_addr_reg_0,
    sig_ok_to_post_rd_addr_reg_1,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from);
  output full;
  output empty;
  output lsig_ld_offset;
  output \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  output \gwdc.wr_data_count_i_reg[6] ;
  output [36:0]\INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [73:0]din;
  input \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ;
  input lsig_0ffset_cntr;
  input [0:0]Q;
  input \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ;
  input sig_ok_to_post_rd_addr_reg;
  input [3:0]sig_ok_to_post_rd_addr_reg_0;
  input sig_ok_to_post_rd_addr_reg_1;
  input out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;

  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire [36:0]\INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [73:0]din;
  wire empty;
  wire full;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \gwdc.wr_data_count_i_reg[6] ;
  wire lsig_0ffset_cntr;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_ok_to_post_rd_addr_reg;
  wire [3:0]sig_ok_to_post_rd_addr_reg_0;
  wire sig_ok_to_post_rd_addr_reg_1;
  wire wr_en;

  zynq_base_axi_vdma_0_0_sync_fifo_fg \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg (\INCLUDE_UNPACKING.lsig_cmd_loaded_reg ),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 (\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 (\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .Q(Q),
        .SS(SS),
        .din(din),
        .empty(empty),
        .full(full),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .\gwdc.wr_data_count_i_reg[6] (\gwdc.wr_data_count_i_reg[6] ),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_ok_to_post_rd_addr_reg_0(sig_ok_to_post_rd_addr_reg_0),
        .sig_ok_to_post_rd_addr_reg_1(sig_ok_to_post_rd_addr_reg_1),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized0
   (full,
    dout,
    empty,
    sig_child_qual_first_of_2_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gwdc.wr_data_count_i_reg[4] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ,
    O,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    wr_en,
    din,
    rd_en,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_eop_sent_reg_reg,
    \sig_xfer_len_reg_reg[2] ,
    sig_child_addr_cntr_lsh_reg,
    \sig_child_addr_cntr_lsh_reg[3] ,
    \sig_child_addr_cntr_lsh_reg[7] );
  output full;
  output [8:0]dout;
  output empty;
  output sig_child_qual_first_of_2_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output \gwdc.wr_data_count_i_reg[4] ;
  output [1:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  output [3:0]O;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input wr_en;
  input [8:0]din;
  input rd_en;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input sig_eop_sent_reg_reg;
  input \sig_xfer_len_reg_reg[2] ;
  input [2:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7] ;

  wire [3:0]O;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire [1:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gwdc.wr_data_count_i_reg[4] ;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire [2:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_eop_sent_reg_reg;
  wire sig_stream_rst;
  wire \sig_xfer_len_reg_reg[2] ;
  wire wr_en;

  zynq_base_axi_vdma_0_0_sync_fifo_fg__parameterized0 \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.O(O),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .\gwdc.wr_data_count_i_reg[4] (\gwdc.wr_data_count_i_reg[4] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[3] (\sig_child_addr_cntr_lsh_reg[3] ),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(sig_child_qual_first_of_2_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg),
        .sig_stream_rst(sig_stream_rst),
        .\sig_xfer_len_reg_reg[2] (\sig_xfer_len_reg_reg[2] ),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized1
   (dout,
    empty,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    E,
    sig_s_ready_dup_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    din,
    rd_en,
    lsig_first_dbeat,
    \INCLUDE_PACKING.lsig_packer_full_reg ,
    lsig_packer_full,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ,
    lsig_0ffset_cntr,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ,
    sig_sf_strt_addr_offset,
    out,
    \sig_data_reg_out_reg[64] ,
    sig_eop_halt_xfer,
    \sig_data_reg_out[31]_i_3 ,
    full);
  output [73:0]dout;
  output empty;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]E;
  output [0:0]sig_s_ready_dup_reg;
  output [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  output [3:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [73:0]din;
  input rd_en;
  input lsig_first_dbeat;
  input \INCLUDE_PACKING.lsig_packer_full_reg ;
  input lsig_packer_full;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  input lsig_0ffset_cntr;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ;
  input sig_sf_strt_addr_offset;
  input out;
  input [0:0]\sig_data_reg_out_reg[64] ;
  input sig_eop_halt_xfer;
  input [0:0]\sig_data_reg_out[31]_i_3 ;
  input full;

  wire [0:0]E;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ;
  wire \INCLUDE_PACKING.lsig_packer_full_reg ;
  wire [73:0]din;
  wire [73:0]dout;
  wire empty;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire [3:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire lsig_0ffset_cntr;
  wire lsig_first_dbeat;
  wire lsig_packer_full;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rd_en;
  wire [0:0]\sig_data_reg_out[31]_i_3 ;
  wire [0:0]\sig_data_reg_out_reg[64] ;
  wire sig_eop_halt_xfer;
  wire [0:0]sig_s_ready_dup_reg;
  wire sig_sf_strt_addr_offset;
  wire sig_stream_rst;

  zynq_base_axi_vdma_0_0_sync_fifo_fg__parameterized1 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.E(E),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ),
        .\INCLUDE_PACKING.lsig_packer_full_reg (\INCLUDE_PACKING.lsig_packer_full_reg ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_first_dbeat(lsig_first_dbeat),
        .lsig_packer_full(lsig_packer_full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(rd_en),
        .\sig_data_reg_out[31]_i_3 (\sig_data_reg_out[31]_i_3 ),
        .\sig_data_reg_out_reg[64] (\sig_data_reg_out_reg[64] ),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_sf_strt_addr_offset(sig_sf_strt_addr_offset),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid2mm_buf" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_skid2mm_buf
   (out,
    sig_s_ready_out_reg_0,
    m_axi_s2mm_wvalid,
    sig_last_skid_reg,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wdata,
    Q,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_data2skid_wlast,
    sig_last_skid_mux_out,
    m_axi_s2mm_wready,
    sig_init_reg,
    sig_m_valid_out_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    D,
    \sig_strb_skid_reg_reg[7]_0 ,
    \sig_strb_reg_out_reg[7]_0 );
  output out;
  output sig_s_ready_out_reg_0;
  output m_axi_s2mm_wvalid;
  output sig_last_skid_reg;
  output m_axi_s2mm_wlast;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]Q;
  output [7:0]m_axi_s2mm_wstrb;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input sig_data2skid_wlast;
  input sig_last_skid_mux_out;
  input m_axi_s2mm_wready;
  input sig_init_reg;
  input sig_m_valid_out_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [63:0]D;
  input [7:0]\sig_strb_skid_reg_reg[7]_0 ;
  input [7:0]\sig_strb_reg_out_reg[7]_0 ;

  wire [63:0]D;
  wire [7:0]Q;
  wire m_axi_s2mm_aclk;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2skid_wlast;
  wire sig_data_reg_out_en;
  wire [63:0]sig_data_skid_mux_out;
  wire [63:0]sig_data_skid_reg;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__3_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [7:0]\sig_strb_reg_out_reg[7]_0 ;
  wire [7:0]\sig_strb_skid_reg_reg[7]_0 ;
  wire sig_stream_rst;

  assign m_axi_s2mm_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_dup;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__2 
       (.I0(D[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__2 
       (.I0(D[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__2 
       (.I0(D[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__2 
       (.I0(D[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__2 
       (.I0(D[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__2 
       (.I0(D[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__2 
       (.I0(D[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__2 
       (.I0(D[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__2 
       (.I0(D[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__2 
       (.I0(D[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__2 
       (.I0(D[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__2 
       (.I0(D[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__2 
       (.I0(D[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__2 
       (.I0(D[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__2 
       (.I0(D[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__2 
       (.I0(D[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__1 
       (.I0(D[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__1 
       (.I0(D[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__1 
       (.I0(D[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__1 
       (.I0(D[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__1 
       (.I0(D[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__1 
       (.I0(D[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__2 
       (.I0(D[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__1 
       (.I0(D[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1__2 
       (.I0(D[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[32]_i_1__0 
       (.I0(D[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[32]),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[33]_i_1__0 
       (.I0(D[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[33]),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[34]_i_1__0 
       (.I0(D[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[34]),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[35]_i_1__0 
       (.I0(D[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[35]),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[36]_i_1__0 
       (.I0(D[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[36]),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[37]_i_1__0 
       (.I0(D[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[37]),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[38]_i_1__0 
       (.I0(D[38]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[38]),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[39]_i_1__0 
       (.I0(D[39]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[39]),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__2 
       (.I0(D[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[40]_i_1__0 
       (.I0(D[40]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[40]),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[41]_i_1__0 
       (.I0(D[41]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[41]),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[42]_i_1__0 
       (.I0(D[42]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[42]),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[43]_i_1__0 
       (.I0(D[43]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[43]),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[44]_i_1__0 
       (.I0(D[44]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[44]),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[45]_i_1__0 
       (.I0(D[45]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[45]),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[46]_i_1__0 
       (.I0(D[46]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[46]),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[47]_i_1__0 
       (.I0(D[47]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[47]),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[48]_i_1__0 
       (.I0(D[48]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[48]),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[49]_i_1__0 
       (.I0(D[49]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[49]),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__2 
       (.I0(D[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[50]_i_1__0 
       (.I0(D[50]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[50]),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[51]_i_1__0 
       (.I0(D[51]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[51]),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[52]_i_1__0 
       (.I0(D[52]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[52]),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[53]_i_1__0 
       (.I0(D[53]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[53]),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[54]_i_1__0 
       (.I0(D[54]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[54]),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[55]_i_1__0 
       (.I0(D[55]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[55]),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[56]_i_1__0 
       (.I0(D[56]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[56]),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[57]_i_1__0 
       (.I0(D[57]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[57]),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[58]_i_1__0 
       (.I0(D[58]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[58]),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[59]_i_1__0 
       (.I0(D[59]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[59]),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__2 
       (.I0(D[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[60]_i_1__0 
       (.I0(D[60]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[60]),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[61]_i_1__0 
       (.I0(D[61]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[61]),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[62]_i_1__0 
       (.I0(D[62]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[62]),
        .O(sig_data_skid_mux_out[62]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[63]_i_1 
       (.I0(m_axi_s2mm_wready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[63]_i_2 
       (.I0(D[63]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[63]),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__2 
       (.I0(D[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__2 
       (.I0(D[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__2 
       (.I0(D[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__2 
       (.I0(D[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_s2mm_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_s2mm_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_s2mm_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_s2mm_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_s2mm_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_s2mm_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_s2mm_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_s2mm_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_s2mm_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_s2mm_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_s2mm_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_s2mm_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_s2mm_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_s2mm_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_s2mm_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_s2mm_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_s2mm_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_s2mm_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_s2mm_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_s2mm_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_s2mm_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_s2mm_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_s2mm_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_s2mm_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_s2mm_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[32]),
        .Q(m_axi_s2mm_wdata[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[33]),
        .Q(m_axi_s2mm_wdata[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[34]),
        .Q(m_axi_s2mm_wdata[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[35]),
        .Q(m_axi_s2mm_wdata[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[36]),
        .Q(m_axi_s2mm_wdata[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[37]),
        .Q(m_axi_s2mm_wdata[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[38]),
        .Q(m_axi_s2mm_wdata[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[39]),
        .Q(m_axi_s2mm_wdata[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_s2mm_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[40]),
        .Q(m_axi_s2mm_wdata[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[41]),
        .Q(m_axi_s2mm_wdata[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[42]),
        .Q(m_axi_s2mm_wdata[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[43]),
        .Q(m_axi_s2mm_wdata[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[44]),
        .Q(m_axi_s2mm_wdata[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[45]),
        .Q(m_axi_s2mm_wdata[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[46]),
        .Q(m_axi_s2mm_wdata[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[47]),
        .Q(m_axi_s2mm_wdata[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[48]),
        .Q(m_axi_s2mm_wdata[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[49]),
        .Q(m_axi_s2mm_wdata[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_s2mm_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[50]),
        .Q(m_axi_s2mm_wdata[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[51]),
        .Q(m_axi_s2mm_wdata[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[52]),
        .Q(m_axi_s2mm_wdata[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[53]),
        .Q(m_axi_s2mm_wdata[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[54]),
        .Q(m_axi_s2mm_wdata[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[55]),
        .Q(m_axi_s2mm_wdata[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[56]),
        .Q(m_axi_s2mm_wdata[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[57]),
        .Q(m_axi_s2mm_wdata[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[58]),
        .Q(m_axi_s2mm_wdata[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[59]),
        .Q(m_axi_s2mm_wdata[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_s2mm_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[60]),
        .Q(m_axi_s2mm_wdata[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[61]),
        .Q(m_axi_s2mm_wdata[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[62]),
        .Q(m_axi_s2mm_wdata[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[63]),
        .Q(m_axi_s2mm_wdata[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_s2mm_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_s2mm_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_s2mm_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_s2mm_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[32]),
        .Q(sig_data_skid_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[33]),
        .Q(sig_data_skid_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[34]),
        .Q(sig_data_skid_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[35]),
        .Q(sig_data_skid_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[36]),
        .Q(sig_data_skid_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[37]),
        .Q(sig_data_skid_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[38]),
        .Q(sig_data_skid_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[39]),
        .Q(sig_data_skid_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[40]),
        .Q(sig_data_skid_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[41]),
        .Q(sig_data_skid_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[42]),
        .Q(sig_data_skid_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[43]),
        .Q(sig_data_skid_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[44]),
        .Q(sig_data_skid_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[45]),
        .Q(sig_data_skid_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[46]),
        .Q(sig_data_skid_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[47]),
        .Q(sig_data_skid_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[48]),
        .Q(sig_data_skid_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[49]),
        .Q(sig_data_skid_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[50]),
        .Q(sig_data_skid_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[51]),
        .Q(sig_data_skid_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[52]),
        .Q(sig_data_skid_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[53]),
        .Q(sig_data_skid_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[54]),
        .Q(sig_data_skid_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[55]),
        .Q(sig_data_skid_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[56]),
        .Q(sig_data_skid_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[57]),
        .Q(sig_data_skid_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[58]),
        .Q(sig_data_skid_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[59]),
        .Q(sig_data_skid_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[60]),
        .Q(sig_data_skid_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[61]),
        .Q(sig_data_skid_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[62]),
        .Q(sig_data_skid_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[63]),
        .Q(sig_data_skid_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_s2mm_wlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0040404044444444)) 
    sig_m_valid_dup_i_1__2
       (.I0(sig_init_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_m_valid_dup),
        .I3(sig_s_ready_dup),
        .I4(m_axi_s2mm_wready),
        .I5(sig_m_valid_out_reg_0),
        .O(sig_m_valid_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEFEEEFE)) 
    sig_s_ready_dup_i_1__3
       (.I0(m_axi_s2mm_wready),
        .I1(sig_init_reg),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .I4(sig_m_valid_out_reg_0),
        .O(sig_s_ready_dup_i_1__3_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__3_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__3_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [0]),
        .Q(m_axi_s2mm_wstrb[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [1]),
        .Q(m_axi_s2mm_wstrb[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [2]),
        .Q(m_axi_s2mm_wstrb[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [3]),
        .Q(m_axi_s2mm_wstrb[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [4]),
        .Q(m_axi_s2mm_wstrb[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [5]),
        .Q(m_axi_s2mm_wstrb[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [6]),
        .Q(m_axi_s2mm_wstrb[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [7]),
        .Q(m_axi_s2mm_wstrb[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_skid_buf
   (out,
    sig_m_valid_out_reg_0,
    sig_ibtt2wdc_tlast,
    Q,
    sig_m_valid_out_reg_1,
    CO,
    D,
    E,
    rd_en,
    \sig_data_skid_reg_reg[64]_0 ,
    \sig_strb_reg_out_reg[7]_0 ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    dout,
    empty,
    sig_init_reg,
    \GEN_INDET_BTT.lsig_eop_reg_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    lsig_end_of_cmd_reg,
    lsig_eop_reg,
    S,
    \sig_data_reg_out_reg[64]_0 ,
    \sig_data_skid_reg_reg[67]_0 );
  output out;
  output sig_m_valid_out_reg_0;
  output sig_ibtt2wdc_tlast;
  output [67:0]Q;
  output sig_m_valid_out_reg_1;
  output [0:0]CO;
  output [3:0]D;
  output [0:0]E;
  output rd_en;
  output [0:0]\sig_data_skid_reg_reg[64]_0 ;
  output [7:0]\sig_strb_reg_out_reg[7]_0 ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [73:0]dout;
  input empty;
  input sig_init_reg;
  input \GEN_INDET_BTT.lsig_eop_reg_reg ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input lsig_end_of_cmd_reg;
  input lsig_eop_reg;
  input [3:0]S;
  input [0:0]\sig_data_reg_out_reg[64]_0 ;
  input [3:0]\sig_data_skid_reg_reg[67]_0 ;

  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_eop_reg_reg ;
  wire [67:0]Q;
  wire [3:0]S;
  wire [73:0]dout;
  wire empty;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data_reg_out_en;
  wire [0:0]\sig_data_reg_out_reg[64]_0 ;
  wire [67:0]sig_data_skid_mux_out;
  wire [67:0]sig_data_skid_reg;
  wire [0:0]\sig_data_skid_reg_reg[64]_0 ;
  wire [3:0]\sig_data_skid_reg_reg[67]_0 ;
  wire sig_ibtt2wdc_eop;
  wire sig_ibtt2wdc_tlast;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__3_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [7:0]\sig_strb_reg_out_reg[7]_0 ;
  wire [8:0]sig_strb_skid_mux_out;
  wire [8:0]sig_strb_skid_reg;
  wire sig_stream_rst;

  assign out = sig_s_ready_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_2 
       (.I0(sig_m_valid_out),
        .I1(\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .O(E));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2 
       (.I0(sig_m_valid_out),
        .I1(\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .I2(Q[67]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3 
       (.I0(sig_m_valid_out),
        .I1(\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .I2(Q[66]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4 
       (.I0(sig_m_valid_out),
        .I1(\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .I2(Q[65]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5 
       (.I0(sig_m_valid_out),
        .I1(\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .I2(Q[64]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({CO,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 }),
        .O(D),
        .S(S));
  LUT4 #(
    .INIT(16'hFD20)) 
    \GEN_INDET_BTT.lsig_eop_reg_i_1 
       (.I0(sig_m_valid_out),
        .I1(\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .I2(sig_ibtt2wdc_eop),
        .I3(lsig_eop_reg),
        .O(sig_m_valid_out_reg_1));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__1 
       (.I0(dout[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__1 
       (.I0(dout[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__1 
       (.I0(dout[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__1 
       (.I0(dout[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__1 
       (.I0(dout[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__1 
       (.I0(dout[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__1 
       (.I0(dout[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__1 
       (.I0(dout[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__1 
       (.I0(dout[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__1 
       (.I0(dout[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__1 
       (.I0(dout[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__1 
       (.I0(dout[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__1 
       (.I0(dout[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__1 
       (.I0(dout[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__1 
       (.I0(dout[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__1 
       (.I0(dout[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__0 
       (.I0(dout[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__0 
       (.I0(dout[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__0 
       (.I0(dout[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__0 
       (.I0(dout[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__0 
       (.I0(dout[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__0 
       (.I0(dout[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__1 
       (.I0(dout[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__0 
       (.I0(dout[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1__1 
       (.I0(dout[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[32]_i_1 
       (.I0(dout[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[32]),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[33]_i_1 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[33]),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(dout[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[34]),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[35]_i_1 
       (.I0(dout[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[35]),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[36]_i_1 
       (.I0(dout[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[36]),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[37]_i_1 
       (.I0(dout[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[37]),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[38]_i_1 
       (.I0(dout[38]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[38]),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[39]_i_1 
       (.I0(dout[39]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[39]),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__1 
       (.I0(dout[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[40]_i_1 
       (.I0(dout[40]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[40]),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[41]_i_1 
       (.I0(dout[41]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[41]),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[42]_i_1 
       (.I0(dout[42]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[42]),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[43]_i_1 
       (.I0(dout[43]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[43]),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[44]_i_1 
       (.I0(dout[44]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[44]),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[45]_i_1 
       (.I0(dout[45]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[45]),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[46]_i_1 
       (.I0(dout[46]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[46]),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[47]_i_1 
       (.I0(dout[47]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[47]),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[48]_i_1 
       (.I0(dout[48]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[48]),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[49]_i_1 
       (.I0(dout[49]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[49]),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__1 
       (.I0(dout[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[50]_i_1 
       (.I0(dout[50]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[50]),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[51]_i_1 
       (.I0(dout[51]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[51]),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[52]_i_1 
       (.I0(dout[52]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[52]),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[53]_i_1 
       (.I0(dout[53]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[53]),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[54]_i_1 
       (.I0(dout[54]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[54]),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[55]_i_1 
       (.I0(dout[55]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[55]),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[56]_i_1 
       (.I0(dout[56]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[56]),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[57]_i_1 
       (.I0(dout[57]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[57]),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[58]_i_1 
       (.I0(dout[58]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[58]),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[59]_i_1 
       (.I0(dout[59]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[59]),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__1 
       (.I0(dout[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[60]_i_1 
       (.I0(dout[60]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[60]),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[61]_i_1 
       (.I0(dout[61]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[61]),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[62]_i_1 
       (.I0(dout[62]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[62]),
        .O(sig_data_skid_mux_out[62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[63]_i_1__0 
       (.I0(dout[63]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[63]),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[65]_i_1 
       (.I0(\sig_data_skid_reg_reg[67]_0 [1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[65]),
        .O(sig_data_skid_mux_out[65]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[66]_i_1 
       (.I0(\sig_data_skid_reg_reg[67]_0 [2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[66]),
        .O(sig_data_skid_mux_out[66]));
  LUT2 #(
    .INIT(4'h7)) 
    \sig_data_reg_out[67]_i_1 
       (.I0(sig_m_valid_dup),
        .I1(\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[67]_i_2 
       (.I0(\sig_data_skid_reg_reg[67]_0 [3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[67]),
        .O(sig_data_skid_mux_out[67]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__1 
       (.I0(dout[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__1 
       (.I0(dout[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__1 
       (.I0(dout[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__1 
       (.I0(dout[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(Q[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(Q[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(Q[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(Q[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(Q[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(Q[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(Q[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(Q[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(Q[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(Q[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(Q[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(Q[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(Q[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(Q[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(Q[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(Q[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[32]),
        .Q(Q[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[33]),
        .Q(Q[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[34]),
        .Q(Q[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[35]),
        .Q(Q[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[36]),
        .Q(Q[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[37]),
        .Q(Q[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[38]),
        .Q(Q[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[39]),
        .Q(Q[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[40]),
        .Q(Q[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[41]),
        .Q(Q[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[42]),
        .Q(Q[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[43]),
        .Q(Q[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[44]),
        .Q(Q[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[45]),
        .Q(Q[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[46]),
        .Q(Q[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[47]),
        .Q(Q[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[48]),
        .Q(Q[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[49]),
        .Q(Q[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[50]),
        .Q(Q[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[51]),
        .Q(Q[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[52]),
        .Q(Q[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[53]),
        .Q(Q[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[54]),
        .Q(Q[54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[55]),
        .Q(Q[55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[56]),
        .Q(Q[56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[57]),
        .Q(Q[57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[58]),
        .Q(Q[58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[59]),
        .Q(Q[59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[60]),
        .Q(Q[60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[61]),
        .Q(Q[61]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[62]),
        .Q(Q[62]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[63]),
        .Q(Q[63]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out_reg[64]_0 ),
        .Q(Q[64]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[65]),
        .Q(Q[65]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[66]),
        .Q(Q[66]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[67]),
        .Q(Q[67]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(Q[9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_data_skid_reg[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_data_skid_reg[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[34]),
        .Q(sig_data_skid_reg[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[35]),
        .Q(sig_data_skid_reg[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[36]),
        .Q(sig_data_skid_reg[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[37]),
        .Q(sig_data_skid_reg[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[38]),
        .Q(sig_data_skid_reg[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[39]),
        .Q(sig_data_skid_reg[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[40]),
        .Q(sig_data_skid_reg[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[41]),
        .Q(sig_data_skid_reg[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[42]),
        .Q(sig_data_skid_reg[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[43]),
        .Q(sig_data_skid_reg[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[44]),
        .Q(sig_data_skid_reg[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[45]),
        .Q(sig_data_skid_reg[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[46]),
        .Q(sig_data_skid_reg[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[47]),
        .Q(sig_data_skid_reg[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[48]),
        .Q(sig_data_skid_reg[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[49]),
        .Q(sig_data_skid_reg[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[50]),
        .Q(sig_data_skid_reg[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[51]),
        .Q(sig_data_skid_reg[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[52]),
        .Q(sig_data_skid_reg[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[53]),
        .Q(sig_data_skid_reg[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[54]),
        .Q(sig_data_skid_reg[54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[55]),
        .Q(sig_data_skid_reg[55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[56]),
        .Q(sig_data_skid_reg[56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[57]),
        .Q(sig_data_skid_reg[57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[58]),
        .Q(sig_data_skid_reg[58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[59]),
        .Q(sig_data_skid_reg[59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[60]),
        .Q(sig_data_skid_reg[60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[61]),
        .Q(sig_data_skid_reg[61]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[62]),
        .Q(sig_data_skid_reg[62]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[63]),
        .Q(sig_data_skid_reg[63]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[67]_0 [0]),
        .Q(\sig_data_skid_reg_reg[64]_0 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[67]_0 [1]),
        .Q(sig_data_skid_reg[65]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[67]_0 [2]),
        .Q(sig_data_skid_reg[66]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[67]_0 [3]),
        .Q(sig_data_skid_reg[67]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__0
       (.I0(dout[72]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(sig_ibtt2wdc_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[72]),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h08000F000A000F00)) 
    sig_m_valid_dup_i_1__3
       (.I0(sig_m_valid_dup),
        .I1(\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .I2(sig_init_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(empty),
        .I5(sig_s_ready_dup),
        .O(sig_m_valid_dup_i_1__3_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__3_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__3_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF8AFFFF)) 
    sig_s_ready_dup_i_1__2
       (.I0(sig_s_ready_dup),
        .I1(empty),
        .I2(sig_m_valid_dup),
        .I3(sig_init_reg),
        .I4(\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .O(sig_s_ready_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__1 
       (.I0(dout[64]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__1 
       (.I0(dout[65]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__1 
       (.I0(dout[66]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1__0 
       (.I0(dout[67]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[4]_i_1 
       (.I0(dout[68]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[4]),
        .O(sig_strb_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[5]_i_1 
       (.I0(dout[69]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[5]),
        .O(sig_strb_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[6]_i_1 
       (.I0(dout[70]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[6]),
        .O(sig_strb_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[7]_i_1__0 
       (.I0(dout[71]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[7]),
        .O(sig_strb_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[8]_i_1 
       (.I0(dout[73]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[8]),
        .O(sig_strb_skid_mux_out[8]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[7]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[7]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[7]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[7]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[4]),
        .Q(\sig_strb_reg_out_reg[7]_0 [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[5]),
        .Q(\sig_strb_reg_out_reg[7]_0 [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[6]),
        .Q(\sig_strb_reg_out_reg[7]_0 [6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[7]),
        .Q(\sig_strb_reg_out_reg[7]_0 [7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[8]),
        .Q(sig_ibtt2wdc_eop),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[64]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[65]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[66]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[67]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[68]),
        .Q(sig_strb_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[69]),
        .Q(sig_strb_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[70]),
        .Q(sig_strb_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[71]),
        .Q(sig_strb_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[73]),
        .Q(sig_strb_skid_reg[8]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4__0 
       (.I0(sig_s_ready_out),
        .I1(empty),
        .O(rd_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_slice" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_slice
   (slice_insert_valid,
    sig_eop_halt_xfer_reg,
    sig_valid_fifo_ld12_out,
    ld_btt_cntr_reg2_reg,
    ld_btt_cntr_reg2_reg_0,
    ld_btt_cntr_reg1_reg,
    E,
    S,
    \storage_data_reg[8]_0 ,
    m_axi_s2mm_aclk,
    sig_eop_halt_xfer_reg_0,
    sig_eop_halt_xfer_reg_1,
    CO,
    ld_btt_cntr_reg2,
    sig_btt_eq_0,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg1,
    sig_sm_ld_dre_cmd,
    sig_cmd_full,
    sig_curr_strt_offset,
    Q,
    sig_inhibit_rdy_n,
    m_valid_i_reg_0,
    out,
    sig_curr_eof_reg,
    sig_fifo_mssai,
    sig_stream_rst);
  output slice_insert_valid;
  output sig_eop_halt_xfer_reg;
  output sig_valid_fifo_ld12_out;
  output ld_btt_cntr_reg2_reg;
  output ld_btt_cntr_reg2_reg_0;
  output ld_btt_cntr_reg1_reg;
  output [0:0]E;
  output [3:0]S;
  output [8:0]\storage_data_reg[8]_0 ;
  input m_axi_s2mm_aclk;
  input sig_eop_halt_xfer_reg_0;
  input sig_eop_halt_xfer_reg_1;
  input [0:0]CO;
  input ld_btt_cntr_reg2;
  input sig_btt_eq_0;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg1;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_full;
  input [1:0]sig_curr_strt_offset;
  input [15:0]Q;
  input sig_inhibit_rdy_n;
  input m_valid_i_reg_0;
  input [7:0]out;
  input sig_curr_eof_reg;
  input [1:0]sig_fifo_mssai;
  input sig_stream_rst;

  wire [0:0]CO;
  wire [0:0]E;
  wire [3:3]\I_SCATTER_STROBE_GEN/lsig_end_vect ;
  wire [0:0]\I_SCATTER_STROBE_GEN/lsig_start_vect ;
  wire [15:0]Q;
  wire [3:0]S;
  wire \areset_d_reg_n_0_[0] ;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg2_reg;
  wire ld_btt_cntr_reg2_reg_0;
  wire ld_btt_cntr_reg3;
  wire m_axi_s2mm_aclk;
  wire m_valid_i_i_1_n_0;
  wire m_valid_i_reg_0;
  wire [7:0]out;
  wire p_1_in;
  wire sig_btt_eq_0;
  wire sig_cmd_full;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire sig_eop_halt_xfer_reg;
  wire sig_eop_halt_xfer_reg_0;
  wire sig_eop_halt_xfer_reg_1;
  wire [1:0]sig_fifo_mssai;
  wire sig_inhibit_rdy_n;
  wire sig_sm_ld_dre_cmd;
  wire [2:2]sig_stbgen_tstrb;
  wire sig_stream_rst;
  wire [7:4]sig_tstrb_fifo_data_in;
  wire sig_tstrb_fifo_rdy;
  wire sig_tstrb_fifo_valid;
  wire sig_valid_fifo_ld12_out;
  wire slice_insert_valid;
  wire \storage_data[1]_i_1_n_0 ;
  wire \storage_data[6]_i_2_n_0 ;
  wire \storage_data[6]_i_3_n_0 ;
  wire \storage_data[6]_i_4_n_0 ;
  wire [8:0]\storage_data_reg[8]_0 ;

  FDRE \areset_d_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(\areset_d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \areset_d_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\areset_d_reg_n_0_[0] ),
        .Q(p_1_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000AEAEAE)) 
    ld_btt_cntr_reg1_i_1
       (.I0(ld_btt_cntr_reg1),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(CO),
        .I4(sig_valid_fifo_ld12_out),
        .I5(sig_eop_halt_xfer_reg_1),
        .O(ld_btt_cntr_reg1_reg));
  LUT6 #(
    .INIT(64'h0000000000E2E2E2)) 
    ld_btt_cntr_reg2_i_1
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg1),
        .I3(CO),
        .I4(sig_valid_fifo_ld12_out),
        .I5(sig_eop_halt_xfer_reg_1),
        .O(ld_btt_cntr_reg2_reg_0));
  LUT6 #(
    .INIT(64'h000000007F774040)) 
    ld_btt_cntr_reg3_i_1
       (.I0(CO),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_btt_eq_0),
        .I4(ld_btt_cntr_reg3),
        .I5(sig_eop_halt_xfer_reg_1),
        .O(ld_btt_cntr_reg2_reg));
  LUT5 #(
    .INIT(32'h0000EECE)) 
    m_valid_i_i_1
       (.I0(slice_insert_valid),
        .I1(sig_tstrb_fifo_valid),
        .I2(sig_inhibit_rdy_n),
        .I3(m_valid_i_reg_0),
        .I4(p_1_in),
        .O(m_valid_i_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    m_valid_i_i_2
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg3),
        .O(sig_tstrb_fifo_valid));
  FDRE m_valid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(slice_insert_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \sig_btt_cntr[15]_i_2 
       (.I0(sig_btt_eq_0),
        .I1(sig_valid_fifo_ld12_out),
        .I2(sig_cmd_full),
        .I3(sig_sm_ld_dre_cmd),
        .O(E));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_1
       (.I0(out[7]),
        .I1(out[6]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_2
       (.I0(out[5]),
        .I1(out[4]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_3
       (.I0(out[3]),
        .I1(out[2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_4
       (.I0(out[1]),
        .I1(out[0]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hF4)) 
    sig_eop_halt_xfer_i_1
       (.I0(sig_valid_fifo_ld12_out),
        .I1(sig_eop_halt_xfer_reg_0),
        .I2(sig_eop_halt_xfer_reg_1),
        .O(sig_eop_halt_xfer_reg));
  LUT2 #(
    .INIT(4'h1)) 
    \storage_data[0]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_curr_strt_offset[1]),
        .O(\I_SCATTER_STROBE_GEN/lsig_start_vect ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h5545)) 
    \storage_data[1]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(Q[1]),
        .I2(\storage_data[6]_i_2_n_0 ),
        .I3(sig_curr_strt_offset[0]),
        .O(\storage_data[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h00AFFF8F)) 
    \storage_data[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\storage_data[6]_i_2_n_0 ),
        .I3(sig_curr_strt_offset[1]),
        .I4(sig_curr_strt_offset[0]),
        .O(sig_stbgen_tstrb));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hFFAF8F0F)) 
    \storage_data[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\storage_data[6]_i_2_n_0 ),
        .I3(sig_curr_strt_offset[0]),
        .I4(sig_curr_strt_offset[1]),
        .O(\I_SCATTER_STROBE_GEN/lsig_end_vect ));
  LUT2 #(
    .INIT(4'hB)) 
    \storage_data[4]_i_1 
       (.I0(sig_fifo_mssai[0]),
        .I1(CO),
        .O(sig_tstrb_fifo_data_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \storage_data[5]_i_1 
       (.I0(sig_fifo_mssai[1]),
        .I1(CO),
        .O(sig_tstrb_fifo_data_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h005070F0)) 
    \storage_data[6]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\storage_data[6]_i_2_n_0 ),
        .I3(sig_curr_strt_offset[0]),
        .I4(sig_curr_strt_offset[1]),
        .O(sig_tstrb_fifo_data_in[6]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \storage_data[6]_i_2 
       (.I0(\storage_data[6]_i_3_n_0 ),
        .I1(\storage_data[6]_i_4_n_0 ),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(Q[12]),
        .I5(Q[6]),
        .O(\storage_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \storage_data[6]_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[7]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(Q[15]),
        .O(\storage_data[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \storage_data[6]_i_4 
       (.I0(Q[8]),
        .I1(Q[3]),
        .I2(Q[11]),
        .I3(Q[5]),
        .O(\storage_data[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \storage_data[7]_i_1 
       (.I0(CO),
        .I1(sig_curr_eof_reg),
        .O(sig_tstrb_fifo_data_in[7]));
  LUT4 #(
    .INIT(16'hF200)) 
    \storage_data[8]_i_1 
       (.I0(ld_btt_cntr_reg3),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_tstrb_fifo_rdy),
        .O(sig_valid_fifo_ld12_out));
  LUT5 #(
    .INIT(32'h0000002F)) 
    \storage_data[8]_i_2 
       (.I0(sig_inhibit_rdy_n),
        .I1(m_valid_i_reg_0),
        .I2(slice_insert_valid),
        .I3(\areset_d_reg_n_0_[0] ),
        .I4(p_1_in),
        .O(sig_tstrb_fifo_rdy));
  FDRE \storage_data_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\I_SCATTER_STROBE_GEN/lsig_start_vect ),
        .Q(\storage_data_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \storage_data_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data[1]_i_1_n_0 ),
        .Q(\storage_data_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \storage_data_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb),
        .Q(\storage_data_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \storage_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\I_SCATTER_STROBE_GEN/lsig_end_vect ),
        .Q(\storage_data_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \storage_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[4]),
        .Q(\storage_data_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \storage_data_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[5]),
        .Q(\storage_data_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \storage_data_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[6]),
        .Q(\storage_data_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \storage_data_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[7]),
        .Q(\storage_data_reg[8]_0 [7]),
        .R(1'b0));
  FDRE \storage_data_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(CO),
        .Q(\storage_data_reg[8]_0 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_strb_gen2" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_strb_gen2
   (D,
    out);
  output [5:0]D;
  input [2:0]out;

  wire [5:0]D;
  wire [2:0]out;

  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h01)) 
    lsig_start_vect
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_next_strt_strb_reg[1]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \sig_next_strt_strb_reg[2]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sig_next_strt_strb_reg[4]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sig_next_strt_strb_reg[5]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \sig_next_strt_strb_reg[6]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .O(D[5]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wr_status_cntl" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_wr_status_cntl
   (sig_wsc2stat_status_valid,
    in,
    sig_wdc_status_going_full,
    sig_init_reg,
    sig_halt_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_s2mm_bready,
    sig_wr_fifo,
    sig_addr_reg_empty_reg,
    sig_input_cache_type_reg0,
    SR,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    sig_halt_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_data2wsc_valid,
    sig_set_push2wsc,
    out,
    sig_init_reg2,
    m_axi_s2mm_bvalid,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    sig_psm_pop_input_cmd,
    sig_csm_pop_child_cmd,
    m_axi_s2mm_bresp,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 );
  output sig_wsc2stat_status_valid;
  output [19:0]in;
  output sig_wdc_status_going_full;
  output sig_init_reg;
  output sig_halt_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output m_axi_s2mm_bready;
  output sig_wr_fifo;
  output sig_addr_reg_empty_reg;
  output sig_input_cache_type_reg0;
  output [0:0]SR;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  input sig_halt_reg_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_data2wsc_valid;
  input sig_set_push2wsc;
  input out;
  input sig_init_reg2;
  input m_axi_s2mm_bvalid;
  input sig_addr_reg_empty;
  input sig_addr2wsc_calc_error;
  input sig_psm_pop_input_cmd;
  input sig_csm_pop_child_cmd;
  input [1:0]m_axi_s2mm_bresp;
  input [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;

  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_29 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;
  wire I_WRESP_STATUS_FIFO_n_1;
  wire I_WRESP_STATUS_FIFO_n_10;
  wire I_WRESP_STATUS_FIFO_n_2;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire I_WRESP_STATUS_FIFO_n_4;
  wire I_WRESP_STATUS_FIFO_n_5;
  wire I_WRESP_STATUS_FIFO_n_6;
  wire I_WRESP_STATUS_FIFO_n_9;
  wire [0:0]SR;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire p_0_in;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr[0]_i_1__0_n_0 ;
  wire [3:0]sig_addr_posted_cntr_reg;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_empty_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_csm_pop_child_cmd;
  wire sig_data2wsc_valid;
  wire [22:4]sig_dcntl_sfifo_out;
  wire sig_halt_cmplt_i_4_n_0;
  wire sig_halt_reg;
  wire sig_halt_reg_reg_0;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_input_cache_type_reg0;
  wire sig_psm_pop_input_cmd;
  wire sig_push_coelsc_reg;
  wire sig_rd_empty;
  wire sig_set_push2wsc;
  wire sig_statcnt_gt_eq_thres;
  wire sig_stream_rst;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire [3:0]sig_wdc_statcnt_reg;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized5 \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO 
       (.D({\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27 }),
        .E(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (sig_rd_empty),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_29 ),
        .\INFERRED_GEN.cnt_i_reg[3] (I_WRESP_STATUS_FIFO_n_10),
        .Q(sig_wdc_statcnt_reg),
        .in(in[0]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_dcntl_sfifo_out),
        .p_0_in(p_0_in),
        .sel(sig_wr_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(I_WRESP_STATUS_FIFO_n_6),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_set_push2wsc(sig_set_push2wsc),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[6]),
        .Q(in[3]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[16]),
        .Q(in[13]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[17]),
        .Q(in[14]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[18]),
        .Q(in[15]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[19]),
        .Q(in[16]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[20]),
        .Q(in[17]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[21]),
        .Q(in[18]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[7]),
        .Q(in[4]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[8]),
        .Q(in[5]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[9]),
        .Q(in[6]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[10]),
        .Q(in[7]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[11]),
        .Q(in[8]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[12]),
        .Q(in[9]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[13]),
        .Q(in[10]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[14]),
        .Q(in[11]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[15]),
        .Q(in[12]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_4),
        .Q(in[1]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[22]),
        .Q(in[19]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(in[0]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_0_in),
        .Q(sig_coelsc_reg_empty),
        .S(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[5]),
        .Q(sig_wsc2stat_status_valid),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_5),
        .Q(in[2]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized4 I_WRESP_STATUS_FIFO
       (.D({I_WRESP_STATUS_FIFO_n_1,I_WRESP_STATUS_FIFO_n_2,I_WRESP_STATUS_FIFO_n_3}),
        .E(I_WRESP_STATUS_FIFO_n_9),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_4),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (I_WRESP_STATUS_FIFO_n_10),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (I_WRESP_STATUS_FIFO_n_5),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (sig_dcntl_sfifo_out[4]),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_29 ),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_rd_empty),
        .Q(sig_addr_posted_cntr_reg),
        .SR(SR),
        .in(in[2:1]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_WRESP_STATUS_FIFO_n_6),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_done(sig_init_done),
        .sig_init_reg2(sig_init_reg2),
        .sig_init_reg_reg_0(sig_init_reg),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1__0 
       (.I0(sig_addr_posted_cntr_reg[0]),
        .O(\sig_addr_posted_cntr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_9),
        .D(\sig_addr_posted_cntr[0]_i_1__0_n_0 ),
        .Q(sig_addr_posted_cntr_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_9),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(sig_addr_posted_cntr_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_9),
        .D(I_WRESP_STATUS_FIFO_n_2),
        .Q(sig_addr_posted_cntr_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_9),
        .D(I_WRESP_STATUS_FIFO_n_1),
        .Q(sig_addr_posted_cntr_reg[3]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFF3FF7FFFFFFFF)) 
    sig_halt_cmplt_i_2__0
       (.I0(sig_addr_reg_empty),
        .I1(sig_halt_reg),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_addr_posted_cntr_reg[0]),
        .I4(sig_addr_posted_cntr_reg[1]),
        .I5(sig_halt_cmplt_i_4_n_0),
        .O(sig_addr_reg_empty_reg));
  LUT2 #(
    .INIT(4'h1)) 
    sig_halt_cmplt_i_4
       (.I0(sig_addr_posted_cntr_reg[2]),
        .I1(sig_addr_posted_cntr_reg[3]),
        .O(sig_halt_cmplt_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_reg_0),
        .Q(sig_halt_reg),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27 ),
        .Q(sig_wdc_statcnt_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ),
        .Q(sig_wdc_statcnt_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25 ),
        .Q(sig_wdc_statcnt_reg[3]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt_reg[2]),
        .I1(sig_wdc_statcnt_reg[3]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wrdata_cntl" *) 
module zynq_base_axi_vdma_0_0_axi_datamover_wrdata_cntl
   (FIFO_Full_reg,
    sig_next_calc_error_reg,
    sig_halt_reg_dly3,
    sig_init_done,
    sig_data2wsc_valid,
    in,
    lsig_eop_reg,
    lsig_end_of_cmd_reg,
    sig_set_push2wsc,
    sig_halt_reg_reg,
    \sig_addr_posted_cntr_reg[2]_0 ,
    S,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_inhibit_rdy_n,
    sig_halt_reg_reg_0,
    sig_last_skid_mux_out,
    sig_data2skid_wlast,
    \sig_next_strt_strb_reg_reg[7]_0 ,
    \sig_next_strt_strb_reg_reg[7]_1 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_halt_reg,
    sig_init_done_reg,
    sig_push_to_wsc_reg_0,
    \GEN_INDET_BTT.lsig_eop_reg_reg_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_wr_fifo,
    sig_dqual_reg_empty_reg_0,
    out,
    Q,
    sig_ibtt2wdc_tlast,
    CO,
    sig_mstr2data_cmd_valid,
    sig_dqual_reg_empty_reg_1,
    \sig_addr_posted_cntr_reg[2]_1 ,
    sig_last_reg_out_reg,
    sig_last_skid_reg,
    \sig_strb_reg_out_reg[7] ,
    \sig_strb_reg_out_reg[7]_0 ,
    sig_next_calc_error_reg_reg_0,
    E,
    D);
  output FIFO_Full_reg;
  output sig_next_calc_error_reg;
  output sig_halt_reg_dly3;
  output sig_init_done;
  output sig_data2wsc_valid;
  output [18:0]in;
  output lsig_eop_reg;
  output lsig_end_of_cmd_reg;
  output sig_set_push2wsc;
  output sig_halt_reg_reg;
  output \sig_addr_posted_cntr_reg[2]_0 ;
  output [3:0]S;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output sig_inhibit_rdy_n;
  output sig_halt_reg_reg_0;
  output sig_last_skid_mux_out;
  output sig_data2skid_wlast;
  output [7:0]\sig_next_strt_strb_reg_reg[7]_0 ;
  output [7:0]\sig_next_strt_strb_reg_reg[7]_1 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_halt_reg;
  input sig_init_done_reg;
  input sig_push_to_wsc_reg_0;
  input \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_wr_fifo;
  input sig_dqual_reg_empty_reg_0;
  input out;
  input [3:0]Q;
  input sig_ibtt2wdc_tlast;
  input [0:0]CO;
  input sig_mstr2data_cmd_valid;
  input sig_dqual_reg_empty_reg_1;
  input \sig_addr_posted_cntr_reg[2]_1 ;
  input sig_last_reg_out_reg;
  input sig_last_skid_reg;
  input [7:0]\sig_strb_reg_out_reg[7] ;
  input [7:0]\sig_strb_reg_out_reg[7]_0 ;
  input [9:0]sig_next_calc_error_reg_reg_0;
  input [0:0]E;
  input [3:0]D;

  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 ;
  wire \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [3:0]Q;
  wire [3:0]S;
  wire [18:0]in;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire [0:0]lsig_start_vect;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire \sig_addr_posted_cntr_reg[2]_1 ;
  wire [35:4]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2skid_wlast;
  wire sig_data2wsc_calc_err_i_1_n_0;
  wire sig_data2wsc_cmd_cmplt_i_1_n_0;
  wire sig_data2wsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[4]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[5]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[6]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_2__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4__0_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_i_2_n_0;
  wire sig_first_dbeat_reg_n_0;
  wire sig_halt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg;
  wire sig_halt_reg_reg_0;
  wire sig_ibtt2wdc_tlast;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_3_n_0;
  wire sig_last_dbeat_i_4__0_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_reg_out_i_2__1_n_0;
  wire sig_last_reg_out_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_i_1__0_n_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_1_n_0;
  wire [9:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_sequential_reg;
  wire [7:0]sig_next_strt_strb_reg;
  wire [7:0]\sig_next_strt_strb_reg_reg[7]_0 ;
  wire [7:0]\sig_next_strt_strb_reg_reg[7]_1 ;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_to_wsc_reg_0;
  wire sig_set_push2wsc;
  wire [6:1]sig_sfhalt_next_strt_strb;
  wire sig_single_dbeat_reg_n_0;
  wire \sig_strb_reg_out[7]_i_3_n_0 ;
  wire [7:0]\sig_strb_reg_out_reg[7] ;
  wire [7:0]\sig_strb_reg_out_reg[7]_0 ;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire [3:3]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_CO_UNCONNECTED ;

  zynq_base_axi_vdma_0_0_axi_datamover_fifo__parameterized8 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .E(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(sig_dbeat_cntr[3:0]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out[35:33],sig_cmd_fifo_data_out[6:4]}),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .\sig_dbeat_cntr_reg[3] ({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 }),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_next_calc_error_reg),
        .sig_dqual_reg_empty_reg_2(out),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_n_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_i_2_n_0),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_i_3_n_0),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_n_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_m_valid_dup_i_3(\sig_addr_posted_cntr_reg[2]_1 ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg_0),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_s_ready_out_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ),
        .sig_single_dbeat_reg(sig_single_dbeat_reg_n_0),
        .sig_stream_rst(sig_stream_rst));
  zynq_base_axi_vdma_0_0_axi_datamover_strb_gen2 \GEN_INDET_BTT.I_STRT_STRB_GEN 
       (.D({sig_sfhalt_next_strt_strb[6:4],sig_sfhalt_next_strt_strb[2:1],lsig_start_vect}),
        .out(sig_cmd_fifo_data_out[6:4]));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(in[13]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(in[12]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(in[11]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(in[10]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1 
       (.I0(lsig_end_of_cmd_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(in[17]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(in[16]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(in[15]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(in[14]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h2F0FD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_6 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(in[5]),
        .I3(lsig_end_of_cmd_reg),
        .I4(Q[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2F0FD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_7 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(in[4]),
        .I3(lsig_end_of_cmd_reg),
        .I4(Q[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2F0FD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_8 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(in[3]),
        .I3(lsig_end_of_cmd_reg),
        .I4(Q[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2F0FD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_9 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(in[2]),
        .I3(lsig_end_of_cmd_reg),
        .I4(Q[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hD0FF)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(in[9]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(in[8]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(in[7]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(in[6]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[0]),
        .Q(in[2]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ),
        .Q(in[12]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ),
        .Q(in[13]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 ),
        .Q(in[14]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ),
        .Q(in[15]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5 ),
        .Q(in[16]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4 ),
        .Q(in[17]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ),
        .CO({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_CO_UNCONNECTED [3],\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[1]),
        .Q(in[3]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[2]),
        .Q(in[4]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[3]),
        .Q(in[5]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 ),
        .Q(in[6]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ),
        .Q(in[7]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ),
        .Q(in[8]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ),
        .Q(in[9]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2 
       (.CI(CO),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 ),
        .Q(in[10]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ),
        .Q(in[11]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDDD2000)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(sig_ibtt2wdc_tlast),
        .I3(sig_next_cmd_cmplt_reg),
        .I4(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ),
        .Q(lsig_end_of_cmd_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_eop_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg_0 ),
        .Q(lsig_eop_reg),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[5][0]_srl6_i_1 
       (.I0(lsig_eop_reg),
        .I1(sig_next_calc_error_reg),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'hF08F0EF0)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(\sig_addr_posted_cntr_reg[2]_1 ),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hFBDD4420)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(\sig_addr_posted_cntr_reg[2]_1 ),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[1]),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hF4F0F0D0)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(\sig_addr_posted_cntr_reg[2]_1 ),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[1]),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    sig_data2wsc_calc_err_i_1
       (.I0(in[0]),
        .I1(sig_next_calc_error_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_wr_fifo),
        .I4(sig_set_push2wsc),
        .O(sig_data2wsc_calc_err_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_calc_err_i_1_n_0),
        .Q(in[0]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    sig_data2wsc_cmd_cmplt_i_1
       (.I0(in[1]),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_wr_fifo),
        .I4(sig_set_push2wsc),
        .O(sig_data2wsc_cmd_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_cmd_cmplt_i_1_n_0),
        .Q(in[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \sig_dbeat_cntr[4]_i_1__0 
       (.I0(sig_push_dqual_reg),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_dbeat_cntr[0]),
        .I5(sig_dbeat_cntr[4]),
        .O(\sig_dbeat_cntr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \sig_dbeat_cntr[5]_i_1__0 
       (.I0(sig_dbeat_cntr[4]),
        .I1(\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_push_dqual_reg),
        .O(\sig_dbeat_cntr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h55540001)) 
    \sig_dbeat_cntr[6]_i_1__0 
       (.I0(sig_push_dqual_reg),
        .I1(\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[5]),
        .I4(sig_dbeat_cntr[6]),
        .O(\sig_dbeat_cntr[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF544444444444)) 
    \sig_dbeat_cntr[7]_i_1__0 
       (.I0(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .I1(sig_dqual_reg_empty),
        .I2(sig_next_sequential_reg),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_i_2__1_n_0),
        .I5(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ),
        .O(\sig_dbeat_cntr[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \sig_dbeat_cntr[7]_i_2__0 
       (.I0(sig_push_dqual_reg),
        .I1(sig_dbeat_cntr[6]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[4]),
        .I4(\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .I5(sig_dbeat_cntr[7]),
        .O(\sig_dbeat_cntr[7]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \sig_dbeat_cntr[7]_i_3__0 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_dqual_reg_empty_reg_1),
        .O(\sig_dbeat_cntr[7]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[7]_i_4__0 
       (.I0(sig_dbeat_cntr[3]),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[0]),
        .O(\sig_dbeat_cntr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ),
        .Q(sig_dbeat_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[4]_i_1__0_n_0 ),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[5]_i_1__0_n_0 ),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[6]_i_1__0_n_0 ),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[7]_i_2__0_n_0 ),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(sig_next_calc_error_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    sig_first_dbeat_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ),
        .I1(sig_dbeat_cntr[6]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[7]),
        .I4(sig_dbeat_cntr[5]),
        .I5(\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .O(sig_first_dbeat_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h01)) 
    sig_halt_cmplt_i_3
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .O(\sig_addr_posted_cntr_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    sig_last_dbeat_i_3
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[1]),
        .I5(sig_last_dbeat_i_4__0_n_0),
        .O(sig_last_dbeat_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_4__0
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_dbeat_cntr[4]),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dbeat_cntr[5]),
        .O(sig_last_dbeat_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_last_mmap_dbeat_reg_i_1__0
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ),
        .I1(sig_dbeat_cntr[6]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[7]),
        .I4(sig_dbeat_cntr[5]),
        .I5(\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h2F20)) 
    sig_last_reg_out_i_1__1
       (.I0(sig_dqual_reg_full),
        .I1(sig_last_reg_out_i_2__1_n_0),
        .I2(sig_last_reg_out_reg),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_last_reg_out_i_2__1
       (.I0(\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .I1(sig_dbeat_cntr[5]),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[6]),
        .O(sig_last_reg_out_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_last_skid_reg_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr[6]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[7]),
        .I4(sig_dbeat_cntr[5]),
        .I5(\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .O(sig_data2skid_wlast));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sig_ld_new_cmd_reg_i_1__0
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_push_dqual_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_ld_new_cmd_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_ld_new_cmd_reg_i_1__0_n_0),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'hFFAB)) 
    sig_m_valid_dup_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .I1(sig_halt_reg),
        .I2(out),
        .I3(sig_next_calc_error_reg),
        .O(sig_halt_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h5545)) 
    sig_m_valid_dup_i_2__0
       (.I0(sig_halt_reg),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .I2(sig_dqual_reg_empty_reg_0),
        .I3(sig_next_calc_error_reg),
        .O(sig_halt_reg_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    sig_next_calc_error_reg_i_1
       (.I0(sig_push_dqual_reg),
        .I1(sig_last_mmap_dbeat),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[35]),
        .Q(sig_next_calc_error_reg),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[34]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[33]),
        .Q(sig_next_sequential_reg),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(lsig_start_vect),
        .Q(sig_next_strt_strb_reg[0]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[1]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[2]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_next_strt_strb_reg[3]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[4]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[5]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[6]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b1),
        .Q(sig_next_strt_strb_reg[7]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_push_err2wsc_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_push_err2wsc),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    sig_push_to_wsc_i_2
       (.I0(sig_push_err2wsc),
        .I1(sig_last_reg_out_i_2__1_n_0),
        .I2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ),
        .O(sig_set_push2wsc));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_to_wsc_reg_0),
        .Q(sig_data2wsc_valid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_single_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .Q(sig_single_dbeat_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \sig_strb_reg_out[0]_i_1__2 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I2(sig_halt_reg),
        .I3(\sig_strb_reg_out_reg[7] [0]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_0 [0]),
        .O(\sig_next_strt_strb_reg_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \sig_strb_reg_out[1]_i_1__2 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I2(sig_halt_reg),
        .I3(\sig_strb_reg_out_reg[7] [1]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_0 [1]),
        .O(\sig_next_strt_strb_reg_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \sig_strb_reg_out[2]_i_1__2 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I2(sig_halt_reg),
        .I3(\sig_strb_reg_out_reg[7] [2]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_0 [2]),
        .O(\sig_next_strt_strb_reg_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \sig_strb_reg_out[3]_i_1__1 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I2(sig_halt_reg),
        .I3(\sig_strb_reg_out_reg[7] [3]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_0 [3]),
        .O(\sig_next_strt_strb_reg_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \sig_strb_reg_out[4]_i_1__0 
       (.I0(sig_next_strt_strb_reg[4]),
        .I1(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I2(sig_halt_reg),
        .I3(\sig_strb_reg_out_reg[7] [4]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_0 [4]),
        .O(\sig_next_strt_strb_reg_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \sig_strb_reg_out[5]_i_1__0 
       (.I0(sig_next_strt_strb_reg[5]),
        .I1(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I2(sig_halt_reg),
        .I3(\sig_strb_reg_out_reg[7] [5]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_0 [5]),
        .O(\sig_next_strt_strb_reg_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \sig_strb_reg_out[6]_i_1__0 
       (.I0(sig_next_strt_strb_reg[6]),
        .I1(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I2(sig_halt_reg),
        .I3(\sig_strb_reg_out_reg[7] [6]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_0 [6]),
        .O(\sig_next_strt_strb_reg_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \sig_strb_reg_out[7]_i_2 
       (.I0(sig_next_strt_strb_reg[7]),
        .I1(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I2(sig_halt_reg),
        .I3(\sig_strb_reg_out_reg[7] [7]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_0 [7]),
        .O(\sig_next_strt_strb_reg_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_strb_reg_out[7]_i_3 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .O(\sig_strb_reg_out[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_single_dbeat_reg_n_0),
        .I3(sig_halt_reg),
        .I4(\sig_strb_reg_out_reg[7] [0]),
        .O(\sig_next_strt_strb_reg_reg[7]_1 [0]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[1]_i_1 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_single_dbeat_reg_n_0),
        .I3(sig_halt_reg),
        .I4(\sig_strb_reg_out_reg[7] [1]),
        .O(\sig_next_strt_strb_reg_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[2]_i_1 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_single_dbeat_reg_n_0),
        .I3(sig_halt_reg),
        .I4(\sig_strb_reg_out_reg[7] [2]),
        .O(\sig_next_strt_strb_reg_reg[7]_1 [2]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[3]_i_1 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_single_dbeat_reg_n_0),
        .I3(sig_halt_reg),
        .I4(\sig_strb_reg_out_reg[7] [3]),
        .O(\sig_next_strt_strb_reg_reg[7]_1 [3]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[4]_i_1 
       (.I0(sig_next_strt_strb_reg[4]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_single_dbeat_reg_n_0),
        .I3(sig_halt_reg),
        .I4(\sig_strb_reg_out_reg[7] [4]),
        .O(\sig_next_strt_strb_reg_reg[7]_1 [4]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[5]_i_1 
       (.I0(sig_next_strt_strb_reg[5]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_single_dbeat_reg_n_0),
        .I3(sig_halt_reg),
        .I4(\sig_strb_reg_out_reg[7] [5]),
        .O(\sig_next_strt_strb_reg_reg[7]_1 [5]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[6]_i_1 
       (.I0(sig_next_strt_strb_reg[6]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_single_dbeat_reg_n_0),
        .I3(sig_halt_reg),
        .I4(\sig_strb_reg_out_reg[7] [6]),
        .O(\sig_next_strt_strb_reg_reg[7]_1 [6]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[7]_i_1 
       (.I0(sig_next_strt_strb_reg[7]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_single_dbeat_reg_n_0),
        .I3(sig_halt_reg),
        .I4(\sig_strb_reg_out_reg[7] [7]),
        .O(\sig_next_strt_strb_reg_reg[7]_1 [7]));
endmodule

(* C_DLYTMR_RESOLUTION = "125" *) (* C_DYNAMIC_RESOLUTION = "1" *) (* C_ENABLE_DEBUG_ALL = "0" *) 
(* C_ENABLE_DEBUG_INFO_0 = "0" *) (* C_ENABLE_DEBUG_INFO_1 = "0" *) (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
(* C_ENABLE_DEBUG_INFO_11 = "0" *) (* C_ENABLE_DEBUG_INFO_12 = "0" *) (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
(* C_ENABLE_DEBUG_INFO_14 = "1" *) (* C_ENABLE_DEBUG_INFO_15 = "1" *) (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
(* C_ENABLE_DEBUG_INFO_3 = "0" *) (* C_ENABLE_DEBUG_INFO_4 = "0" *) (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
(* C_ENABLE_DEBUG_INFO_6 = "1" *) (* C_ENABLE_DEBUG_INFO_7 = "1" *) (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
(* C_ENABLE_DEBUG_INFO_9 = "0" *) (* C_ENABLE_VERT_FLIP = "0" *) (* C_ENABLE_VIDPRMTR_READS = "1" *) 
(* C_FAMILY = "zynq" *) (* C_FLUSH_ON_FSYNC = "1" *) (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) 
(* C_INCLUDE_MM2S = "1" *) (* C_INCLUDE_MM2S_DRE = "0" *) (* C_INCLUDE_MM2S_SF = "0" *) 
(* C_INCLUDE_S2MM = "1" *) (* C_INCLUDE_S2MM_DRE = "0" *) (* C_INCLUDE_S2MM_SF = "1" *) 
(* C_INCLUDE_SG = "0" *) (* C_INSTANCE = "axi_vdma" *) (* C_MM2S_GENLOCK_MODE = "3" *) 
(* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) (* C_MM2S_GENLOCK_REPEAT_EN = "0" *) (* C_MM2S_LINEBUFFER_DEPTH = "512" *) 
(* C_MM2S_LINEBUFFER_THRESH = "4" *) (* C_MM2S_MAX_BURST_LENGTH = "8" *) (* C_MM2S_SOF_ENABLE = "1" *) 
(* C_M_AXIS_MM2S_TDATA_WIDTH = "24" *) (* C_M_AXIS_MM2S_TUSER_BITS = "1" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
(* C_M_AXI_MM2S_DATA_WIDTH = "64" *) (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) (* C_M_AXI_S2MM_DATA_WIDTH = "64" *) 
(* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_NUM_FSTORES = "1" *) 
(* C_PRMRY_IS_ACLK_ASYNC = "1" *) (* C_S2MM_GENLOCK_MODE = "2" *) (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) 
(* C_S2MM_GENLOCK_REPEAT_EN = "1" *) (* C_S2MM_LINEBUFFER_DEPTH = "512" *) (* C_S2MM_LINEBUFFER_THRESH = "4" *) 
(* C_S2MM_MAX_BURST_LENGTH = "8" *) (* C_S2MM_SOF_ENABLE = "1" *) (* C_SELECT_XPM = "0" *) 
(* C_S_AXIS_S2MM_TDATA_WIDTH = "24" *) (* C_S_AXIS_S2MM_TUSER_BITS = "1" *) (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) 
(* C_S_AXI_LITE_DATA_WIDTH = "32" *) (* C_USE_FSYNC = "1" *) (* C_USE_MM2S_FSYNC = "0" *) 
(* C_USE_S2MM_FSYNC = "2" *) (* ORIG_REF_NAME = "axi_vdma" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* ip_group = "LOGICORE" *) (* iptype = "PERIPHERAL" *) (* run_ngcbuild = "TRUE" *) 
module zynq_base_axi_vdma_0_0_axi_vdma
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    mm2s_fsync,
    mm2s_frame_ptr_in,
    mm2s_frame_ptr_out,
    s2mm_fsync,
    s2mm_frame_ptr_in,
    s2mm_frame_ptr_out,
    mm2s_buffer_empty,
    mm2s_buffer_almost_empty,
    s2mm_buffer_full,
    s2mm_buffer_almost_full,
    mm2s_fsync_out,
    s2mm_fsync_out,
    mm2s_prmtr_update,
    s2mm_prmtr_update,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_vdma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [8:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [8:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  input mm2s_fsync;
  input [5:0]mm2s_frame_ptr_in;
  output [5:0]mm2s_frame_ptr_out;
  input s2mm_fsync;
  input [5:0]s2mm_frame_ptr_in;
  output [5:0]s2mm_frame_ptr_out;
  output mm2s_buffer_empty;
  output mm2s_buffer_almost_empty;
  output s2mm_buffer_full;
  output s2mm_buffer_almost_full;
  output mm2s_fsync_out;
  output s2mm_fsync_out;
  output mm2s_prmtr_update;
  output s2mm_prmtr_update;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [63:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [23:0]m_axis_mm2s_tdata;
  output [2:0]m_axis_mm2s_tkeep;
  output [0:0]m_axis_mm2s_tuser;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [23:0]s_axis_s2mm_tdata;
  input [2:0]s_axis_s2mm_tkeep;
  input [0:0]s_axis_s2mm_tuser;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [63:0]axi_vdma_tstvec;

  wire \<const0> ;
  wire AXI_LITE_REG_INTERFACE_I_n_113;
  wire AXI_LITE_REG_INTERFACE_I_n_114;
  wire AXI_LITE_REG_INTERFACE_I_n_115;
  wire AXI_LITE_REG_INTERFACE_I_n_116;
  wire AXI_LITE_REG_INTERFACE_I_n_117;
  wire AXI_LITE_REG_INTERFACE_I_n_118;
  wire AXI_LITE_REG_INTERFACE_I_n_119;
  wire AXI_LITE_REG_INTERFACE_I_n_120;
  wire AXI_LITE_REG_INTERFACE_I_n_121;
  wire AXI_LITE_REG_INTERFACE_I_n_122;
  wire AXI_LITE_REG_INTERFACE_I_n_123;
  wire AXI_LITE_REG_INTERFACE_I_n_124;
  wire AXI_LITE_REG_INTERFACE_I_n_125;
  wire AXI_LITE_REG_INTERFACE_I_n_126;
  wire AXI_LITE_REG_INTERFACE_I_n_127;
  wire AXI_LITE_REG_INTERFACE_I_n_128;
  wire AXI_LITE_REG_INTERFACE_I_n_129;
  wire AXI_LITE_REG_INTERFACE_I_n_130;
  wire AXI_LITE_REG_INTERFACE_I_n_131;
  wire AXI_LITE_REG_INTERFACE_I_n_132;
  wire AXI_LITE_REG_INTERFACE_I_n_133;
  wire AXI_LITE_REG_INTERFACE_I_n_134;
  wire AXI_LITE_REG_INTERFACE_I_n_135;
  wire AXI_LITE_REG_INTERFACE_I_n_136;
  wire AXI_LITE_REG_INTERFACE_I_n_137;
  wire AXI_LITE_REG_INTERFACE_I_n_138;
  wire AXI_LITE_REG_INTERFACE_I_n_139;
  wire AXI_LITE_REG_INTERFACE_I_n_140;
  wire AXI_LITE_REG_INTERFACE_I_n_152;
  wire AXI_LITE_REG_INTERFACE_I_n_153;
  wire AXI_LITE_REG_INTERFACE_I_n_154;
  wire AXI_LITE_REG_INTERFACE_I_n_155;
  wire AXI_LITE_REG_INTERFACE_I_n_156;
  wire AXI_LITE_REG_INTERFACE_I_n_157;
  wire AXI_LITE_REG_INTERFACE_I_n_158;
  wire AXI_LITE_REG_INTERFACE_I_n_159;
  wire AXI_LITE_REG_INTERFACE_I_n_160;
  wire AXI_LITE_REG_INTERFACE_I_n_161;
  wire AXI_LITE_REG_INTERFACE_I_n_162;
  wire AXI_LITE_REG_INTERFACE_I_n_163;
  wire AXI_LITE_REG_INTERFACE_I_n_164;
  wire AXI_LITE_REG_INTERFACE_I_n_165;
  wire AXI_LITE_REG_INTERFACE_I_n_166;
  wire AXI_LITE_REG_INTERFACE_I_n_167;
  wire AXI_LITE_REG_INTERFACE_I_n_168;
  wire AXI_LITE_REG_INTERFACE_I_n_169;
  wire AXI_LITE_REG_INTERFACE_I_n_170;
  wire AXI_LITE_REG_INTERFACE_I_n_171;
  wire AXI_LITE_REG_INTERFACE_I_n_172;
  wire AXI_LITE_REG_INTERFACE_I_n_173;
  wire AXI_LITE_REG_INTERFACE_I_n_174;
  wire AXI_LITE_REG_INTERFACE_I_n_175;
  wire AXI_LITE_REG_INTERFACE_I_n_176;
  wire AXI_LITE_REG_INTERFACE_I_n_177;
  wire AXI_LITE_REG_INTERFACE_I_n_178;
  wire AXI_LITE_REG_INTERFACE_I_n_179;
  wire AXI_LITE_REG_INTERFACE_I_n_180;
  wire AXI_LITE_REG_INTERFACE_I_n_181;
  wire AXI_LITE_REG_INTERFACE_I_n_182;
  wire AXI_LITE_REG_INTERFACE_I_n_183;
  wire AXI_LITE_REG_INTERFACE_I_n_184;
  wire AXI_LITE_REG_INTERFACE_I_n_185;
  wire AXI_LITE_REG_INTERFACE_I_n_186;
  wire AXI_LITE_REG_INTERFACE_I_n_187;
  wire AXI_LITE_REG_INTERFACE_I_n_188;
  wire AXI_LITE_REG_INTERFACE_I_n_189;
  wire AXI_LITE_REG_INTERFACE_I_n_190;
  wire AXI_LITE_REG_INTERFACE_I_n_191;
  wire AXI_LITE_REG_INTERFACE_I_n_192;
  wire AXI_LITE_REG_INTERFACE_I_n_193;
  wire AXI_LITE_REG_INTERFACE_I_n_194;
  wire AXI_LITE_REG_INTERFACE_I_n_195;
  wire \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ;
  wire \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2_14 ;
  wire \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from ;
  wire \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from_13 ;
  wire \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored ;
  wire \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored_12 ;
  wire [1:1]\GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_end ;
  wire \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/lsig_cmd_loaded ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/halt_reset ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/halt_i0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/halt_reset ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ;
  wire [1:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ;
  wire \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_12 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_13 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_34 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_36 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38 ;
  wire \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_2 ;
  wire \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_5 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_22 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_23 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_152 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_153 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_154 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_155 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_156 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_157 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_58 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_64 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_44 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_47 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_1 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_11 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_4 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_8 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_16 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_18 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_19 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_37 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_39 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_40 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_41 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_42 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_52 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_59 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_79 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_85 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_86 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_87 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_89 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_90 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_91 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_6 ;
  wire I_AXI_DMA_INTRPT_n_23;
  wire I_AXI_DMA_INTRPT_n_40;
  wire I_AXI_DMA_INTRPT_n_41;
  wire \I_CMDSTS/s_axis_cmd_tvalid0 ;
  wire \I_CMDSTS/s_axis_cmd_tvalid0_10 ;
  wire [21:21]\I_DMA_REGISTER/dmacr_i ;
  wire [21:21]\I_DMA_REGISTER/dmacr_i_0 ;
  wire \I_DMA_REGISTER/irqdelay_wren_i0 ;
  wire \I_DMA_REGISTER/irqthresh_wren_i0 ;
  wire \I_DMA_REGISTER/reset_counts ;
  wire \I_DMA_REGISTER/reset_counts_11 ;
  wire I_PRMRY_DATAMOVER_n_0;
  wire I_PRMRY_DATAMOVER_n_12;
  wire I_PRMRY_DATAMOVER_n_13;
  wire I_PRMRY_DATAMOVER_n_15;
  wire I_PRMRY_DATAMOVER_n_16;
  wire I_PRMRY_DATAMOVER_n_20;
  wire I_PRMRY_DATAMOVER_n_57;
  wire I_PRMRY_DATAMOVER_n_58;
  wire I_PRMRY_DATAMOVER_n_59;
  wire I_PRMRY_DATAMOVER_n_6;
  wire I_PRMRY_DATAMOVER_n_76;
  wire I_PRMRY_DATAMOVER_n_77;
  wire I_PRMRY_DATAMOVER_n_78;
  wire I_PRMRY_DATAMOVER_n_79;
  wire I_PRMRY_DATAMOVER_n_80;
  wire I_PRMRY_DATAMOVER_n_82;
  wire I_PRMRY_DATAMOVER_n_83;
  wire I_PRMRY_DATAMOVER_n_84;
  wire I_RST_MODULE_n_18;
  wire I_RST_MODULE_n_19;
  wire I_RST_MODULE_n_22;
  wire I_RST_MODULE_n_26;
  wire I_RST_MODULE_n_27;
  wire I_RST_MODULE_n_28;
  wire I_RST_MODULE_n_29;
  wire I_RST_MODULE_n_30;
  wire I_RST_MODULE_n_31;
  wire I_RST_MODULE_n_32;
  wire \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ;
  wire \I_SM/cmnds_queued0 ;
  wire \I_SM/cmnds_queued0_15 ;
  wire \I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1 ;
  wire \I_SM/fsize_mismatch_err_s1 ;
  wire \I_SM/fsize_mismatch_err_s10 ;
  wire \I_SM/p_2_in ;
  wire \I_STS_MNGR/datamover_idle ;
  wire \I_STS_MNGR/datamover_idle_5 ;
  wire L0;
  wire all_lines_xfred;
  wire all_lines_xfred_1;
  wire axi_resetn;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire ch1_dly_fast_cnt0;
  wire ch1_thresh_count1;
  wire ch2_delay_cnt_en;
  wire ch2_delay_count0;
  wire ch2_dly_fast_cnt0;
  wire ch2_irqthresh_decr_mask_sig;
  wire cmnd_wr;
  wire cmnd_wr_6;
  wire [15:15]crnt_hsize;
  wire d_tready_before_fsync;
  wire d_tready_before_fsync_clr_flag1;
  wire d_tready_sof_late;
  wire [31:0]dm2linebuf_mm2s_tdata;
  wire [3:0]dm2linebuf_mm2s_tkeep;
  wire dm2linebuf_s2mm_tready;
  wire dma_err;
  wire dma_err_3;
  wire [3:0]dma_irq_mask_i;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire fifo_empty_i;
  wire fifo_full_i;
  wire frame_sync_out0;
  wire frame_sync_out0_2;
  wire initial_frame;
  wire [31:0]linebuf2dm_s2mm_tdata;
  wire [3:0]linebuf2dm_s2mm_tkeep;
  wire linebuf2dm_s2mm_tlast;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire [2:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [1:0]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [3:0]\^m_axi_s2mm_awlen ;
  wire m_axi_s2mm_awready;
  wire [1:0]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire [23:0]m_axis_mm2s_tdata;
  wire [31:0]m_axis_mm2s_tdata_i;
  wire [2:0]m_axis_mm2s_tkeep;
  wire [3:0]m_axis_mm2s_tkeep_i;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tready_i;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tuser_i;
  wire m_axis_mm2s_tvalid;
  wire m_axis_mm2s_tvalid_i;
  wire [31:8]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire mask_fsync_out_i;
  wire mask_fsync_out_i0;
  wire mask_fsync_out_i0_7;
  wire mask_fsync_out_i_8;
  wire mm2s_all_idle;
  wire mm2s_all_lines_xfred;
  wire [3:2]mm2s_axi2ip_rdaddr;
  wire [23:0]mm2s_axi2ip_wrce;
  wire [31:0]mm2s_axi2ip_wrdata;
  wire mm2s_axis_resetn;
  wire [4:0]mm2s_chnl_current_frame;
  wire [12:0]mm2s_crnt_vsize;
  wire [12:1]mm2s_crnt_vsize_d2;
  wire mm2s_dly_irq_set;
  wire mm2s_dm_prmry_resetn;
  wire mm2s_dmac2cdc_fsync_out;
  wire [31:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_dwidth_fifo_pipe_empty;
  wire mm2s_dwidth_fifo_pipe_empty_m;
  wire [4:0]mm2s_frame_number;
  wire [5:0]mm2s_frame_ptr_in;
  wire [5:0]mm2s_frame_ptr_out;
  wire mm2s_frame_sync;
  wire mm2s_fsync_out_i;
  wire mm2s_ftchcmdsts_idle;
  wire [4:0]mm2s_genlock_pair_frame;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_halt_reg;
  wire mm2s_introut;
  wire mm2s_ioc_irq_set;
  wire [4:0]mm2s_ip2axi_frame_ptr_ref;
  wire [4:0]mm2s_ip2axi_frame_store;
  wire mm2s_ip2axi_introut;
  wire [31:0]mm2s_ip2axi_rddata;
  wire [7:0]mm2s_irqdelay_status;
  wire mm2s_irqdelay_wren;
  wire [7:0]mm2s_irqthresh_status;
  wire [0:0]mm2s_m_frame_ptr_out;
  wire mm2s_mask_fsync_out;
  wire mm2s_packet_sof;
  wire mm2s_prmry_resetn;
  wire [15:0]mm2s_reg_module_hsize;
  wire [15:0]mm2s_reg_module_stride;
  wire [31:0]\mm2s_reg_module_strt_addr[0] ;
  wire [12:0]mm2s_reg_module_vsize;
  wire mm2s_regdir_idle;
  wire mm2s_soft_reset;
  wire mm2s_stop;
  wire [0:0]mm2s_to_s2mm_frame_ptr_in;
  wire mm2s_tstvect_fsync;
  wire mm2s_valid_frame_sync;
  wire mm2s_valid_frame_sync_cmb;
  wire mm2s_valid_video_prmtrs;
  wire p_0_in2_in;
  wire p_1_in;
  wire [0:0]p_2_in;
  wire prmtr_update_complete;
  wire prmtr_update_complete_4;
  wire [1:1]r0_is_null_r;
  wire run_stop_reg;
  wire [43:10]s2mm_axi2ip_wrce;
  wire [31:0]s2mm_axi2ip_wrdata;
  wire s2mm_axis_resetn;
  wire s2mm_cdc2dmac_fsync;
  wire [4:0]s2mm_chnl_current_frame;
  wire s2mm_chnl_ready;
  wire [12:0]s2mm_crnt_vsize;
  wire [12:1]s2mm_crnt_vsize_d2;
  wire s2mm_dly_irq_set;
  wire s2mm_dm_prmry_resetn;
  wire s2mm_dma_interr_set_minus_frame_errors;
  wire s2mm_dmac2cdc_fsync_out;
  wire [31:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_dmasr_halted_s;
  wire s2mm_dummy_tready_fsync_src_sel_10;
  wire [5:0]s2mm_frame_ptr_in;
  wire [5:0]s2mm_frame_ptr_out;
  wire s2mm_fsize_less_err_flag_10;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_fsize_mismatch_err_s;
  wire s2mm_fsize_more_or_sof_late;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_fsync_core;
  wire s2mm_fsync_int9_out;
  wire s2mm_fsync_out_i;
  wire s2mm_fsync_out_m_i;
  wire s2mm_ftchcmdsts_idle;
  wire [4:0]s2mm_genlock_pair_frame;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_introut;
  wire s2mm_ioc_irq_set;
  wire [4:0]s2mm_ip2axi_frame_ptr_ref;
  wire s2mm_ip2axi_introut;
  wire [31:0]s2mm_ip2axi_rddata;
  wire [7:0]s2mm_irqdelay_status;
  wire [7:0]s2mm_irqthresh_status;
  wire s2mm_lsize_mismatch_err;
  wire s2mm_lsize_more_mismatch_err;
  wire [0:0]s2mm_m_frame_ptr_out;
  wire s2mm_mask_fsync_out;
  wire s2mm_packet_sof;
  wire s2mm_prmry_resetn;
  wire s2mm_prmtr_updt_complete;
  wire [15:0]s2mm_reg_module_hsize;
  wire [15:0]s2mm_reg_module_stride;
  wire [31:0]\s2mm_reg_module_strt_addr[0] ;
  wire [12:0]s2mm_reg_module_vsize;
  wire s2mm_soft_reset;
  wire s2mm_stop;
  wire s2mm_strm_all_lines_rcvd;
  wire s2mm_tstvect_fsync;
  wire s2mm_tuser_fsync_top2_out;
  wire s2mm_tuser_to_fsync_out;
  wire s2mm_valid_frame_sync;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [63:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tvalid;
  wire s_axis_s2mm_aclk;
  wire [63:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tvalid;
  wire [23:0]s_axis_s2mm_tdata;
  wire [31:0]s_axis_s2mm_tdata_i;
  wire [23:0]s_axis_s2mm_tdata_signal;
  wire [2:0]s_axis_s2mm_tkeep;
  wire [3:0]s_axis_s2mm_tkeep_i;
  wire [2:0]s_axis_s2mm_tkeep_signal;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tlast_i;
  wire s_axis_s2mm_tlast_signal;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tready_i;
  wire s_axis_s2mm_tready_i_axis_dw_conv;
  wire s_axis_s2mm_tready_signal;
  wire [0:0]s_axis_s2mm_tuser;
  wire s_axis_s2mm_tuser_d1;
  wire s_axis_s2mm_tuser_signal;
  wire s_axis_s2mm_tvalid;
  wire s_axis_s2mm_tvalid_i;
  wire s_axis_s2mm_tvalid_int;
  wire s_axis_s2mm_tvalid_signal;
  wire s_valid0;
  wire s_valid0_9;
  wire sig_reset_reg;
  wire sof_flag;
  wire sof_reset;
  wire [0:0]vsize_counter;
  wire vsize_counter0;
  wire [0:0]vsize_counter_dwidth;

  assign axi_vdma_tstvec[63] = \<const0> ;
  assign axi_vdma_tstvec[62] = \<const0> ;
  assign axi_vdma_tstvec[61] = \<const0> ;
  assign axi_vdma_tstvec[60] = \<const0> ;
  assign axi_vdma_tstvec[59] = \<const0> ;
  assign axi_vdma_tstvec[58] = \<const0> ;
  assign axi_vdma_tstvec[57] = \<const0> ;
  assign axi_vdma_tstvec[56] = \<const0> ;
  assign axi_vdma_tstvec[55] = \<const0> ;
  assign axi_vdma_tstvec[54] = \<const0> ;
  assign axi_vdma_tstvec[53] = \<const0> ;
  assign axi_vdma_tstvec[52] = \<const0> ;
  assign axi_vdma_tstvec[51] = \<const0> ;
  assign axi_vdma_tstvec[50] = \<const0> ;
  assign axi_vdma_tstvec[49] = \<const0> ;
  assign axi_vdma_tstvec[48] = \<const0> ;
  assign axi_vdma_tstvec[47] = \<const0> ;
  assign axi_vdma_tstvec[46] = \<const0> ;
  assign axi_vdma_tstvec[45] = \<const0> ;
  assign axi_vdma_tstvec[44] = \<const0> ;
  assign axi_vdma_tstvec[43] = \<const0> ;
  assign axi_vdma_tstvec[42] = \<const0> ;
  assign axi_vdma_tstvec[41] = \<const0> ;
  assign axi_vdma_tstvec[40] = \<const0> ;
  assign axi_vdma_tstvec[39] = \<const0> ;
  assign axi_vdma_tstvec[38] = \<const0> ;
  assign axi_vdma_tstvec[37] = \<const0> ;
  assign axi_vdma_tstvec[36] = \<const0> ;
  assign axi_vdma_tstvec[35] = \<const0> ;
  assign axi_vdma_tstvec[34] = \<const0> ;
  assign axi_vdma_tstvec[33] = \<const0> ;
  assign axi_vdma_tstvec[32] = \<const0> ;
  assign axi_vdma_tstvec[31] = \<const0> ;
  assign axi_vdma_tstvec[30] = \<const0> ;
  assign axi_vdma_tstvec[29] = \<const0> ;
  assign axi_vdma_tstvec[28] = \<const0> ;
  assign axi_vdma_tstvec[27] = \<const0> ;
  assign axi_vdma_tstvec[26] = \<const0> ;
  assign axi_vdma_tstvec[25] = \<const0> ;
  assign axi_vdma_tstvec[24] = \<const0> ;
  assign axi_vdma_tstvec[23] = \<const0> ;
  assign axi_vdma_tstvec[22] = \<const0> ;
  assign axi_vdma_tstvec[21] = \<const0> ;
  assign axi_vdma_tstvec[20] = \<const0> ;
  assign axi_vdma_tstvec[19] = \<const0> ;
  assign axi_vdma_tstvec[18] = \<const0> ;
  assign axi_vdma_tstvec[17] = \<const0> ;
  assign axi_vdma_tstvec[16] = \<const0> ;
  assign axi_vdma_tstvec[15] = \<const0> ;
  assign axi_vdma_tstvec[14] = \<const0> ;
  assign axi_vdma_tstvec[13] = \<const0> ;
  assign axi_vdma_tstvec[12] = \<const0> ;
  assign axi_vdma_tstvec[11] = \<const0> ;
  assign axi_vdma_tstvec[10] = \<const0> ;
  assign axi_vdma_tstvec[9] = \<const0> ;
  assign axi_vdma_tstvec[8] = \<const0> ;
  assign axi_vdma_tstvec[7] = \<const0> ;
  assign axi_vdma_tstvec[6] = \<const0> ;
  assign axi_vdma_tstvec[5] = \<const0> ;
  assign axi_vdma_tstvec[4] = \<const0> ;
  assign axi_vdma_tstvec[3] = \<const0> ;
  assign axi_vdma_tstvec[2] = \<const0> ;
  assign axi_vdma_tstvec[1] = \<const0> ;
  assign axi_vdma_tstvec[0] = \<const0> ;
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const0> ;
  assign m_axi_mm2s_arcache[0] = \<const0> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3] = \<const0> ;
  assign m_axi_mm2s_arlen[2:0] = \^m_axi_mm2s_arlen [2:0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1:0] = \^m_axi_mm2s_arsize [1:0];
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const0> ;
  assign m_axi_s2mm_awcache[0] = \<const0> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4] = \<const0> ;
  assign m_axi_s2mm_awlen[3:0] = \^m_axi_s2mm_awlen [3:0];
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1:0] = \^m_axi_s2mm_awsize [1:0];
  assign m_axi_sg_araddr[31] = \<const0> ;
  assign m_axi_sg_araddr[30] = \<const0> ;
  assign m_axi_sg_araddr[29] = \<const0> ;
  assign m_axi_sg_araddr[28] = \<const0> ;
  assign m_axi_sg_araddr[27] = \<const0> ;
  assign m_axi_sg_araddr[26] = \<const0> ;
  assign m_axi_sg_araddr[25] = \<const0> ;
  assign m_axi_sg_araddr[24] = \<const0> ;
  assign m_axi_sg_araddr[23] = \<const0> ;
  assign m_axi_sg_araddr[22] = \<const0> ;
  assign m_axi_sg_araddr[21] = \<const0> ;
  assign m_axi_sg_araddr[20] = \<const0> ;
  assign m_axi_sg_araddr[19] = \<const0> ;
  assign m_axi_sg_araddr[18] = \<const0> ;
  assign m_axi_sg_araddr[17] = \<const0> ;
  assign m_axi_sg_araddr[16] = \<const0> ;
  assign m_axi_sg_araddr[15] = \<const0> ;
  assign m_axi_sg_araddr[14] = \<const0> ;
  assign m_axi_sg_araddr[13] = \<const0> ;
  assign m_axi_sg_araddr[12] = \<const0> ;
  assign m_axi_sg_araddr[11] = \<const0> ;
  assign m_axi_sg_araddr[10] = \<const0> ;
  assign m_axi_sg_araddr[9] = \<const0> ;
  assign m_axi_sg_araddr[8] = \<const0> ;
  assign m_axi_sg_araddr[7] = \<const0> ;
  assign m_axi_sg_araddr[6] = \<const0> ;
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \<const0> ;
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const0> ;
  assign m_axi_sg_arcache[0] = \<const0> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \<const0> ;
  assign m_axi_sg_arlen[1] = \<const0> ;
  assign m_axi_sg_arlen[0] = \<const0> ;
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \<const0> ;
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_arvalid = \<const0> ;
  assign m_axi_sg_rready = \<const0> ;
  assign mm2s_buffer_almost_empty = \<const0> ;
  assign mm2s_buffer_empty = \<const0> ;
  assign mm2s_fsync_out = \<const0> ;
  assign mm2s_prmry_reset_out_n = \<const0> ;
  assign mm2s_prmtr_update = \<const0> ;
  assign s2mm_buffer_almost_full = \<const0> ;
  assign s2mm_buffer_full = \<const0> ;
  assign s2mm_fsync_out = \<const0> ;
  assign s2mm_prmry_reset_out_n = \<const0> ;
  assign s2mm_prmtr_update = \<const0> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  zynq_base_axi_vdma_0_0_axi_vdma_reg_if AXI_LITE_REG_INTERFACE_I
       (.D(mm2s_axi2ip_wrdata),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ({AXI_LITE_REG_INTERFACE_I_n_153,AXI_LITE_REG_INTERFACE_I_n_154,AXI_LITE_REG_INTERFACE_I_n_155,AXI_LITE_REG_INTERFACE_I_n_156,AXI_LITE_REG_INTERFACE_I_n_157,AXI_LITE_REG_INTERFACE_I_n_158,AXI_LITE_REG_INTERFACE_I_n_159,AXI_LITE_REG_INTERFACE_I_n_160,AXI_LITE_REG_INTERFACE_I_n_161,AXI_LITE_REG_INTERFACE_I_n_162,AXI_LITE_REG_INTERFACE_I_n_163,AXI_LITE_REG_INTERFACE_I_n_164,AXI_LITE_REG_INTERFACE_I_n_165,AXI_LITE_REG_INTERFACE_I_n_166,AXI_LITE_REG_INTERFACE_I_n_167,AXI_LITE_REG_INTERFACE_I_n_168,AXI_LITE_REG_INTERFACE_I_n_169,AXI_LITE_REG_INTERFACE_I_n_170,AXI_LITE_REG_INTERFACE_I_n_171,AXI_LITE_REG_INTERFACE_I_n_172,AXI_LITE_REG_INTERFACE_I_n_173,AXI_LITE_REG_INTERFACE_I_n_174,AXI_LITE_REG_INTERFACE_I_n_175,AXI_LITE_REG_INTERFACE_I_n_176,AXI_LITE_REG_INTERFACE_I_n_177,AXI_LITE_REG_INTERFACE_I_n_178,AXI_LITE_REG_INTERFACE_I_n_179,AXI_LITE_REG_INTERFACE_I_n_180,AXI_LITE_REG_INTERFACE_I_n_181,AXI_LITE_REG_INTERFACE_I_n_182,AXI_LITE_REG_INTERFACE_I_n_183,AXI_LITE_REG_INTERFACE_I_n_184}),
        .\GEN_FOR_FLUSH.fsize_err_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] (AXI_LITE_REG_INTERFACE_I_n_139),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] (AXI_LITE_REG_INTERFACE_I_n_140),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] (AXI_LITE_REG_INTERFACE_I_n_138),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] (AXI_LITE_REG_INTERFACE_I_n_185),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] (AXI_LITE_REG_INTERFACE_I_n_186),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] (AXI_LITE_REG_INTERFACE_I_n_187),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] (AXI_LITE_REG_INTERFACE_I_n_188),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] (\I_DMA_REGISTER/dmacr_i_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_155 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_156 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 }),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_157 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] (mm2s_reg_module_hsize[15]),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 (mm2s_reg_module_stride[15]),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] (mm2s_irqthresh_status),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] (\mm2s_reg_module_strt_addr[0] [31:15]),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 (mm2s_ip2axi_rddata),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_152 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_153 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_154 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] (AXI_LITE_REG_INTERFACE_I_n_192),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] (AXI_LITE_REG_INTERFACE_I_n_193),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] (AXI_LITE_REG_INTERFACE_I_n_194),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] (AXI_LITE_REG_INTERFACE_I_n_195),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] (\I_DMA_REGISTER/dmacr_i ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] (s2mm_axi2ip_wrdata),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (AXI_LITE_REG_INTERFACE_I_n_189),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] (AXI_LITE_REG_INTERFACE_I_n_190),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] (AXI_LITE_REG_INTERFACE_I_n_191),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] (s2mm_reg_module_vsize),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ({\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_79 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80 }),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_85 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] (s2mm_reg_module_stride),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 (s2mm_reg_module_hsize),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ({\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_90 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_91 }),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] (s2mm_irqthresh_status),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] (\s2mm_reg_module_strt_addr[0] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 (s2mm_ip2axi_rddata),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] (dma_irq_mask_i),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 (mm2s_chnl_current_frame),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0 (mm2s_genlock_pair_frame),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 (mm2s_ip2axi_frame_store),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 (s2mm_chnl_current_frame),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 (s2mm_genlock_pair_frame),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 (s2mm_ip2axi_frame_ptr_ref),
        .Q(mm2s_ip2axi_frame_ptr_ref),
        .SR(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ),
        .ch1_dly_irq_set(mm2s_dly_irq_set),
        .ch1_irqdelay_status(mm2s_irqdelay_status),
        .ch2_dly_irq_set(s2mm_dly_irq_set),
        .ch2_irqdelay_status(s2mm_irqdelay_status),
        .dly_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_58 ),
        .dly_irq_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62 ),
        .dma_interr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55 ),
        .\dmacr_i_reg[0] (s2mm_stop),
        .\dmacr_i_reg[2] (AXI_LITE_REG_INTERFACE_I_n_113),
        .\dmacr_i_reg[2]_0 (AXI_LITE_REG_INTERFACE_I_n_152),
        .fsize_mismatch_err(s2mm_fsize_mismatch_err),
        .in0({AXI_LITE_REG_INTERFACE_I_n_114,AXI_LITE_REG_INTERFACE_I_n_115,AXI_LITE_REG_INTERFACE_I_n_116,AXI_LITE_REG_INTERFACE_I_n_117,AXI_LITE_REG_INTERFACE_I_n_118,AXI_LITE_REG_INTERFACE_I_n_119,AXI_LITE_REG_INTERFACE_I_n_120,AXI_LITE_REG_INTERFACE_I_n_121,AXI_LITE_REG_INTERFACE_I_n_122,AXI_LITE_REG_INTERFACE_I_n_123,AXI_LITE_REG_INTERFACE_I_n_124,AXI_LITE_REG_INTERFACE_I_n_125,AXI_LITE_REG_INTERFACE_I_n_126,AXI_LITE_REG_INTERFACE_I_n_127,AXI_LITE_REG_INTERFACE_I_n_128,AXI_LITE_REG_INTERFACE_I_n_129,AXI_LITE_REG_INTERFACE_I_n_130,AXI_LITE_REG_INTERFACE_I_n_131,AXI_LITE_REG_INTERFACE_I_n_132,AXI_LITE_REG_INTERFACE_I_n_133,AXI_LITE_REG_INTERFACE_I_n_134,AXI_LITE_REG_INTERFACE_I_n_135,AXI_LITE_REG_INTERFACE_I_n_136,AXI_LITE_REG_INTERFACE_I_n_137}),
        .ioc_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ),
        .ioc_irq_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61 ),
        .irqdelay_wren_i0(\I_DMA_REGISTER/irqdelay_wren_i0 ),
        .irqthresh_wren_i0(\I_DMA_REGISTER/irqthresh_wren_i0 ),
        .lsize_err_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ),
        .lsize_mismatch_err(s2mm_lsize_mismatch_err),
        .lsize_more_err_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63 ),
        .lsize_more_mismatch_err(s2mm_lsize_more_mismatch_err),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mm2s_axi2ip_wrce({mm2s_axi2ip_wrce[23:20],mm2s_axi2ip_wrce[10],mm2s_axi2ip_wrce[1:0]}),
        .mm2s_dmacr({mm2s_dmacr[31:16],mm2s_dmacr[4],mm2s_dmacr[0]}),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_introut(mm2s_introut),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_ip2axi_introut(mm2s_ip2axi_introut),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(mm2s_axi2ip_rdaddr),
        .prmry_reset2(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmry_reset2_0(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[43:40],s2mm_axi2ip_wrce[15],s2mm_axi2ip_wrce[13:12],s2mm_axi2ip_wrce[10]}),
        .s2mm_dma_interr_set_minus_frame_errors(s2mm_dma_interr_set_minus_frame_errors),
        .s2mm_dmacr({s2mm_dmacr[31:16],s2mm_dmacr[6:4],s2mm_dmacr[1:0]}),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_fsize_more_or_sof_late(s2mm_fsize_more_or_sof_late),
        .s2mm_introut(s2mm_introut),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr[7:2]),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[7:2]),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .stop(mm2s_stop));
  zynq_base_axi_vdma_0_0_axi_vdma_mngr \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR 
       (.D(mm2s_axi2ip_wrdata[4]),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 (mm2s_chnl_current_frame),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 (mm2s_frame_number),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 (mm2s_ip2axi_frame_ptr_ref),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 (L0),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 (mm2s_genlock_pair_frame),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_12 ),
        .E(I_PRMRY_DATAMOVER_n_12),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_64 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_36 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\mm2s_reg_module_strt_addr[0] ),
        .Q(mm2s_crnt_vsize),
        .SR(\I_CMDSTS/s_axis_cmd_tvalid0 ),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .cmnd_wr(cmnd_wr),
        .\cmnds_queued_reg[0] (\I_SM/cmnds_queued0_15 ),
        .\cmnds_queued_reg[7] (\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .datamover_idle_reg(I_PRMRY_DATAMOVER_n_13),
        .decerr_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38 ),
        .decerr_i_reg_0(I_PRMRY_DATAMOVER_n_77),
        .dma_decerr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ),
        .dma_err(dma_err),
        .dma_interr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ),
        .dma_slverr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .dwidth_fifo_pipe_empty_m(mm2s_dwidth_fifo_pipe_empty_m),
        .frame_sync_out0(frame_sync_out0),
        .\hsize_vid_reg[15] (mm2s_reg_module_hsize),
        .in0(mm2s_m_frame_ptr_out),
        .initial_frame(initial_frame),
        .interr_i_reg(I_PRMRY_DATAMOVER_n_79),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_all_lines_xfred(mm2s_all_lines_xfred),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[1]),
        .mm2s_dmacr({mm2s_dmacr[3],mm2s_dmacr[1:0]}),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_ftchcmdsts_idle(mm2s_ftchcmdsts_idle),
        .mm2s_halt(mm2s_halt),
        .mm2s_packet_sof(mm2s_packet_sof),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_regdir_idle(mm2s_regdir_idle),
        .mm2s_soft_reset(mm2s_soft_reset),
        .mm2s_tstvect_fsync(mm2s_tstvect_fsync),
        .mm2s_valid_frame_sync(mm2s_valid_frame_sync),
        .mm2s_valid_frame_sync_cmb(mm2s_valid_frame_sync_cmb),
        .mm2s_valid_video_prmtrs(mm2s_valid_video_prmtrs),
        .p_2_in(\I_SM/p_2_in ),
        .prmry_reset2(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_13 ),
        .prmtr_update_complete(prmtr_update_complete),
        .\s_axis_cmd_tdata_reg[63] ({s_axis_mm2s_cmd_tdata[63:32],s_axis_mm2s_cmd_tdata[23],s_axis_mm2s_cmd_tdata[15:0]}),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .slverr_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37 ),
        .slverr_i_reg_0(I_PRMRY_DATAMOVER_n_78),
        .stop(mm2s_stop),
        .\stride_vid_reg[15] (mm2s_reg_module_stride),
        .sts_tready_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_34 ),
        .\vsize_vid_reg[12] (mm2s_reg_module_vsize));
  zynq_base_axi_vdma_0_0_axi_vdma_mm2s_axis_dwidth_converter \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I 
       (.D(\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_22 ),
        .E(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en ),
        .\FSM_onehot_state_reg[2] (m_axis_mm2s_tvalid_i),
        .\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 (I_RST_MODULE_n_18),
        .\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 (\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_2 ),
        .Q(vsize_counter),
        .SR(vsize_counter0),
        .all_lines_xfred(all_lines_xfred_1),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tready_i(m_axis_mm2s_tready_i),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tuser_i(m_axis_mm2s_tuser_i),
        .mm2s_axis_resetn(mm2s_axis_resetn),
        .mm2s_dwidth_fifo_pipe_empty(mm2s_dwidth_fifo_pipe_empty),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .mm2s_halt_reg(mm2s_halt_reg),
        .out(mm2s_crnt_vsize_d2),
        .\r0_data_reg[31] (m_axis_mm2s_tdata_i),
        .\r0_keep_reg[3] (m_axis_mm2s_tkeep_i),
        .s_valid0(s_valid0),
        .\sig_user_reg_out_reg[0] (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ),
        .\state_reg[0] (\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_5 ),
        .\state_reg[1] (m_axis_mm2s_tvalid));
  zynq_base_axi_vdma_0_0_axi_vdma_fsync_gen \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I 
       (.\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 (I_AXI_DMA_INTRPT_n_40),
        .Q(mm2s_irqthresh_status),
        .SR(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ),
        .frame_sync_out0(frame_sync_out0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mask_fsync_out_i0(mask_fsync_out_i0),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_dmac2cdc_fsync_out(mm2s_dmac2cdc_fsync_out),
        .mm2s_dmacr({mm2s_dmacr[4],mm2s_dmacr[0]}),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_mask_fsync_out(mm2s_mask_fsync_out),
        .mm2s_valid_frame_sync_cmb(mm2s_valid_frame_sync_cmb),
        .mm2s_valid_video_prmtrs(mm2s_valid_video_prmtrs));
  zynq_base_axi_vdma_0_0_axi_vdma_mm2s_linebuf \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I 
       (.D(\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_22 ),
        .E(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en ),
        .\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] (vsize_counter),
        .\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]_0 (mm2s_crnt_vsize_d2),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 (I_RST_MODULE_n_32),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0 (\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_5 ),
        .\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 (\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_23 ),
        .\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 (vsize_counter0),
        .Q(mm2s_crnt_vsize),
        .SR(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ),
        .all_lines_xfred(all_lines_xfred),
        .din(sof_flag),
        .dwidth_fifo_pipe_empty_m(mm2s_dwidth_fifo_pipe_empty_m),
        .full(fifo_full_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tready_i(m_axis_mm2s_tready_i),
        .m_axis_mm2s_tuser_i(m_axis_mm2s_tuser_i),
        .mm2s_all_lines_xfred(mm2s_all_lines_xfred),
        .mm2s_axis_resetn(mm2s_axis_resetn),
        .mm2s_dwidth_fifo_pipe_empty(mm2s_dwidth_fifo_pipe_empty),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_reg(mm2s_halt_reg),
        .out(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2_14 ),
        .\sig_data_reg_out_reg[31] (m_axis_mm2s_tdata_i),
        .sig_m_valid_out_reg(m_axis_mm2s_tvalid_i),
        .\sig_strb_reg_out_reg[3] (m_axis_mm2s_tkeep_i),
        .\sig_user_skid_reg_reg[0] ({I_PRMRY_DATAMOVER_n_20,dm2linebuf_mm2s_tkeep,dm2linebuf_mm2s_tdata}),
        .\sig_user_skid_reg_reg[0]_0 (I_RST_MODULE_n_26),
        .sof_reset(sof_reset));
  zynq_base_axi_vdma_0_0_axi_vdma_reg_module \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I 
       (.D(mm2s_axi2ip_wrdata),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_156 ),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_157 ),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (mm2s_reg_module_stride),
        .E(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] (\I_DMA_REGISTER/dmacr_i_0 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (ch1_dly_fast_cnt0),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] (AXI_LITE_REG_INTERFACE_I_n_139),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 (AXI_LITE_REG_INTERFACE_I_n_138),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] (mm2s_axi2ip_rdaddr),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 (AXI_LITE_REG_INTERFACE_I_n_140),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] (\mm2s_reg_module_strt_addr[0] ),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] (mm2s_ip2axi_frame_store),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 (mm2s_frame_number),
        .Q({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 }),
        .SR(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero(ch1_delay_zero),
        .ch1_dly_irq_set(mm2s_dly_irq_set),
        .ch1_thresh_count1(ch1_thresh_count1),
        .dly_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_58 ),
        .dly_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_188),
        .dma_decerr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ),
        .dma_decerr_reg_0(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38 ),
        .dma_err(dma_err),
        .dma_interr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ),
        .dma_interr_reg_0(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_36 ),
        .dma_slverr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .dma_slverr_reg_0(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37 ),
        .\dmacr_i_reg[0] (AXI_LITE_REG_INTERFACE_I_n_113),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_19),
        .err_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ),
        .halt_reset(\GEN_RESET_FOR_MM2S.RESET_I/halt_reset ),
        .halted_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159 ),
        .halted_reg_0(\I_CMDSTS/s_axis_cmd_tvalid0 ),
        .halted_reg_1(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_13 ),
        .in0({AXI_LITE_REG_INTERFACE_I_n_114,AXI_LITE_REG_INTERFACE_I_n_115,AXI_LITE_REG_INTERFACE_I_n_116,AXI_LITE_REG_INTERFACE_I_n_117,AXI_LITE_REG_INTERFACE_I_n_118,AXI_LITE_REG_INTERFACE_I_n_119,AXI_LITE_REG_INTERFACE_I_n_120,AXI_LITE_REG_INTERFACE_I_n_121,AXI_LITE_REG_INTERFACE_I_n_122,AXI_LITE_REG_INTERFACE_I_n_123,AXI_LITE_REG_INTERFACE_I_n_124,AXI_LITE_REG_INTERFACE_I_n_125,AXI_LITE_REG_INTERFACE_I_n_126,AXI_LITE_REG_INTERFACE_I_n_127,AXI_LITE_REG_INTERFACE_I_n_128,AXI_LITE_REG_INTERFACE_I_n_129,AXI_LITE_REG_INTERFACE_I_n_130,AXI_LITE_REG_INTERFACE_I_n_131,AXI_LITE_REG_INTERFACE_I_n_132,AXI_LITE_REG_INTERFACE_I_n_133,AXI_LITE_REG_INTERFACE_I_n_134,AXI_LITE_REG_INTERFACE_I_n_135,AXI_LITE_REG_INTERFACE_I_n_136,AXI_LITE_REG_INTERFACE_I_n_137}),
        .initial_frame(initial_frame),
        .initial_frame_reg(L0),
        .ioc_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ),
        .ioc_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_187),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce({mm2s_axi2ip_wrce[23:20],mm2s_axi2ip_wrce[10],mm2s_axi2ip_wrce[1:0]}),
        .mm2s_dmacr({mm2s_dmacr[31:16],mm2s_dmacr[4:3],mm2s_dmacr[1:0]}),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_ip2axi_introut(mm2s_ip2axi_introut),
        .mm2s_irqdelay_wren(mm2s_irqdelay_wren),
        .mm2s_mask_fsync_out(mm2s_mask_fsync_out),
        .mm2s_packet_sof(mm2s_packet_sof),
        .mm2s_regdir_idle(mm2s_regdir_idle),
        .mm2s_soft_reset(mm2s_soft_reset),
        .mm2s_tstvect_fsync(mm2s_tstvect_fsync),
        .mm2s_valid_frame_sync(mm2s_valid_frame_sync),
        .out(mm2s_ip2axi_rddata),
        .p_2_in(\I_SM/p_2_in ),
        .prmry_in(mm2s_ftchcmdsts_idle),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_64 ),
        .prmtr_update_complete(prmtr_update_complete),
        .prmtr_updt_complete_i_reg(AXI_LITE_REG_INTERFACE_I_n_185),
        .\ptr_ref_i_reg[4]_0 (mm2s_ip2axi_frame_ptr_ref),
        .\reg_module_hsize_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74 ),
        .\reg_module_hsize_reg[12] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_155 ),
        .\reg_module_hsize_reg[15] (mm2s_reg_module_hsize),
        .\reg_module_hsize_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_152 ),
        .\reg_module_hsize_reg[5] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_153 ),
        .\reg_module_hsize_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_154 ),
        .\reg_module_vsize_reg[12] (mm2s_reg_module_vsize),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .reset_counts_reg(I_RST_MODULE_n_29),
        .s_axis_cmd_tvalid_reg(mm2s_prmry_resetn),
        .s_soft_reset_i0(\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ),
        .stop(mm2s_stop));
  zynq_base_axi_vdma_0_0_axi_vdma_sof_gen \GEN_SPRT_FOR_MM2S.MM2S_SOF_I 
       (.m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .out(mm2s_axis_resetn),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from ),
        .prmry_in_xored(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored ),
        .s_valid0(s_valid0),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2_14 ));
  zynq_base_axi_vdma_0_0_axi_vdma_vid_cdc \GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ),
        .\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg (\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_2 ),
        .\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg (\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_23 ),
        .SR(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2_14 ),
        .all_lines_xfred(all_lines_xfred_1),
        .all_lines_xfred_0(all_lines_xfred),
        .in0(mm2s_m_frame_ptr_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_dmac2cdc_fsync_out(mm2s_dmac2cdc_fsync_out),
        .mm2s_frame_ptr_in(mm2s_frame_ptr_in),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .mm2s_packet_sof(mm2s_packet_sof),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from ),
        .prmry_in_xored(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored ),
        .s2mm_frame_ptr_out(s2mm_frame_ptr_out));
  zynq_base_axi_vdma_0_0_axi_vdma_s2mm_axis_dwidth_converter \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I 
       (.D(p_2_in),
        .E(\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_47 ),
        .\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_6 ),
        .\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1 (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_1 ),
        .\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 (\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_44 ),
        .M_Last(s_axis_s2mm_tlast_signal),
        .M_VALID(s_axis_s2mm_tvalid_signal),
        .Q(vsize_counter_dwidth),
        .SR(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_4 ),
        .areset_r_reg(\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_59 ),
        .crnt_vsize_d2_s(s2mm_crnt_vsize_d2),
        .d_tready_before_fsync(d_tready_before_fsync),
        .d_tready_before_fsync_clr_flag1(d_tready_before_fsync_clr_flag1),
        .d_tready_sof_late(d_tready_sof_late),
        .din({s_axis_s2mm_tlast_i,s_axis_s2mm_tkeep_i,s_axis_s2mm_tdata_i}),
        .out(p_0_in2_in),
        .\r0_data_reg[23] (s_axis_s2mm_tdata_signal),
        .r0_is_end(\GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_end ),
        .r0_is_null_r(r0_is_null_r),
        .\r0_keep_reg[2] (s_axis_s2mm_tkeep_signal),
        .s2mm_chnl_ready(s2mm_chnl_ready),
        .s2mm_dummy_tready_fsync_src_sel_10(s2mm_dummy_tready_fsync_src_sel_10),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s2mm_strm_all_lines_rcvd(s2mm_strm_all_lines_rcvd),
        .s2mm_tuser_fsync_top2_out(s2mm_tuser_fsync_top2_out),
        .s2mm_tuser_to_fsync_out(s2mm_tuser_to_fsync_out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .s_axis_s2mm_tready_i_axis_dw_conv(s_axis_s2mm_tready_i_axis_dw_conv),
        .s_axis_s2mm_tready_signal(s_axis_s2mm_tready_signal),
        .s_axis_s2mm_tvalid_i(s_axis_s2mm_tvalid_i),
        .s_axis_s2mm_tvalid_int(s_axis_s2mm_tvalid_int),
        .\state_reg[0] (\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_52 ));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized3 \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I 
       (.SR(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_dmasr_halted_s(s2mm_dmasr_halted_s),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized1 \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I_n_0 ),
        .SR(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ),
        .d_tready_before_fsync_clr_flag1(d_tready_before_fsync_clr_flag1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(s2mm_axis_resetn),
        .s2mm_dmasr_halted_s(s2mm_dmasr_halted_s),
        .s2mm_prmtr_updt_complete(s2mm_prmtr_updt_complete),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized3_0 \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I 
       (.SR(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_fsize_more_or_sof_late(s2mm_fsize_more_or_sof_late),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I_n_0 ),
        .Q(d_tready_before_fsync_clr_flag1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(I_RST_MODULE_n_27),
        .Q(d_tready_before_fsync),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_39 ),
        .Q(s2mm_fsize_less_err_flag_10),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_11 ),
        .Q(d_tready_sof_late),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_8 ),
        .Q(s2mm_tuser_to_fsync_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(s_axis_s2mm_tuser_d1),
        .R(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ));
  zynq_base_axi_vdma_0_0_axi_vdma_skid_buf__parameterized0 \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF 
       (.E(\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_47 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_8 ),
        .M_Data(s_axis_s2mm_tdata_signal),
        .M_Last(s_axis_s2mm_tlast_signal),
        .M_STRB(s_axis_s2mm_tkeep_signal),
        .M_User(s_axis_s2mm_tuser_signal),
        .M_VALID(s_axis_s2mm_tvalid_signal),
        .SR(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_4 ),
        .d_tready_before_fsync_clr_flag1(d_tready_before_fsync_clr_flag1),
        .d_tready_sof_late(d_tready_sof_late),
        .out(s2mm_axis_resetn),
        .p_1_in(p_1_in),
        .rst(sig_reset_reg),
        .run_stop_reg(run_stop_reg),
        .s2mm_chnl_ready(s2mm_chnl_ready),
        .s2mm_dummy_tready_fsync_src_sel_10(s2mm_dummy_tready_fsync_src_sel_10),
        .s2mm_fsize_less_err_flag_10(s2mm_fsize_less_err_flag_10),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_fsync_int9_out(s2mm_fsync_int9_out),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s2mm_tuser_fsync_top2_out(s2mm_tuser_fsync_top2_out),
        .s2mm_tuser_to_fsync_out(s2mm_tuser_to_fsync_out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tready_i_axis_dw_conv(s_axis_s2mm_tready_i_axis_dw_conv),
        .s_axis_s2mm_tready_signal(s_axis_s2mm_tready_signal),
        .s_axis_s2mm_tuser(s_axis_s2mm_tuser),
        .s_axis_s2mm_tuser_d1(s_axis_s2mm_tuser_d1),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .s_axis_s2mm_tvalid_int(s_axis_s2mm_tvalid_int),
        .sig_last_reg_out_reg_0(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_1 ),
        .sig_last_reg_out_reg_1(\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_59 ),
        .sig_m_valid_dup_reg_0(p_0_in2_in),
        .sig_m_valid_out_reg_0(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_11 ));
  zynq_base_axi_vdma_0_0_axi_vdma_mngr__parameterized0 \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR 
       (.D(s2mm_axi2ip_wrdata[4]),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 (s2mm_chnl_current_frame),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 (s2mm_genlock_pair_frame),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17 ),
        .E(I_PRMRY_DATAMOVER_n_15),
        .\FSM_sequential_dmacntrl_cs_reg[0] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_86 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_18 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_37 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_16 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_42 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_87 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_39 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0 (s2mm_axis_resetn),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\s2mm_reg_module_strt_addr[0] ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (I_PRMRY_DATAMOVER_n_59),
        .Q(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .S(I_PRMRY_DATAMOVER_n_84),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64 ),
        .SR(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .cmnd_wr(cmnd_wr_6),
        .\cmnds_queued_reg[0] (\I_SM/cmnds_queued0 ),
        .datamover_idle(\I_STS_MNGR/datamover_idle_5 ),
        .datamover_idle_reg(I_PRMRY_DATAMOVER_n_16),
        .decerr_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_41 ),
        .decerr_i_reg_0(I_PRMRY_DATAMOVER_n_80),
        .dma_decerr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ),
        .dma_err(dma_err_3),
        .dma_slverr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56 ),
        .drop_fsync_d_pulse_gen_fsize_less_err(drop_fsync_d_pulse_gen_fsize_less_err),
        .drop_fsync_d_pulse_gen_fsize_less_err_d1(\I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1 ),
        .frame_sync_out0(frame_sync_out0_2),
        .fsize_mismatch_err(s2mm_fsize_mismatch_err),
        .fsize_mismatch_err_s1(\I_SM/fsize_mismatch_err_s1 ),
        .fsize_mismatch_err_s10(\I_SM/fsize_mismatch_err_s10 ),
        .halt_i0(\GEN_RESET_FOR_S2MM.RESET_I/halt_i0 ),
        .halted_set_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_19 ),
        .\hsize_vid_reg[15] (crnt_hsize),
        .\hsize_vid_reg[15]_0 (s2mm_reg_module_hsize),
        .in0(s2mm_m_frame_ptr_out),
        .interr_i_reg(I_PRMRY_DATAMOVER_n_83),
        .lsize_mismatch_err(s2mm_lsize_mismatch_err),
        .lsize_more_mismatch_err(s2mm_lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .mask_fsync_out_i(mask_fsync_out_i_8),
        .mm2s_to_s2mm_frame_ptr_in(mm2s_to_s2mm_frame_ptr_in),
        .out(s2mm_prmry_resetn),
        .prmry_in(s2mm_ftchcmdsts_idle),
        .prmtr_update_complete(prmtr_update_complete_4),
        .run_stop_d1(\GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1 ),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[13]),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dma_interr_set_minus_frame_errors(s2mm_dma_interr_set_minus_frame_errors),
        .s2mm_dmacr(s2mm_dmacr[1:0]),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_fsize_less_err_flag_10(s2mm_fsize_less_err_flag_10),
        .s2mm_fsize_mismatch_err_s(s2mm_fsize_mismatch_err_s),
        .s2mm_fsync_out_m_i(s2mm_fsync_out_m_i),
        .s2mm_halt(s2mm_halt),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_sts_wdata({m_axis_s2mm_sts_tdata[31],m_axis_s2mm_sts_tdata[22:8]}),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_tuser_fsync_top2_out(s2mm_tuser_fsync_top2_out),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .s2mm_valid_frame_sync_cmb(s2mm_valid_frame_sync_cmb),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs),
        .\s_axis_cmd_tdata_reg[63] ({s_axis_s2mm_cmd_tdata[63:32],s_axis_s2mm_cmd_tdata[23],s_axis_s2mm_cmd_tdata[15:0]}),
        .s_axis_cmd_tvalid_reg(\I_CMDSTS/s_axis_cmd_tvalid0_10 ),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ),
        .slverr_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_40 ),
        .slverr_i_reg_0(I_PRMRY_DATAMOVER_n_82),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .stop_reg_0(s2mm_stop),
        .\stride_vid_reg[15] (s2mm_reg_module_stride),
        .\vsize_vid_reg[12] (s2mm_crnt_vsize),
        .\vsize_vid_reg[12]_0 (s2mm_reg_module_vsize));
  zynq_base_axi_vdma_0_0_axi_vdma_fsync_gen__parameterized0 \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I 
       (.\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 (I_AXI_DMA_INTRPT_n_41),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1 (s2mm_dmacr[4]),
        .Q(s2mm_irqthresh_status),
        .SR(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ),
        .frame_sync_out0(frame_sync_out0_2),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mask_fsync_out_i(mask_fsync_out_i_8),
        .mask_fsync_out_i0(mask_fsync_out_i0_7),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_mask_fsync_out(s2mm_mask_fsync_out),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs));
  zynq_base_axi_vdma_0_0_axi_vdma_s2mm_linebuf \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I 
       (.D(p_2_in),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_52 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_59 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0 (s2mm_crnt_vsize),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_37 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (dm2linebuf_s2mm_tready),
        .M_User(s_axis_s2mm_tuser_signal),
        .M_VALID(s_axis_s2mm_tvalid_signal),
        .Q(vsize_counter_dwidth),
        .SR(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ),
        .din({s_axis_s2mm_tlast_i,s_axis_s2mm_tkeep_i,s_axis_s2mm_tdata_i}),
        .dout({linebuf2dm_s2mm_tlast,linebuf2dm_s2mm_tkeep,linebuf2dm_s2mm_tdata}),
        .drop_fsync_d_pulse_gen_fsize_less_err(drop_fsync_d_pulse_gen_fsize_less_err),
        .drop_fsync_d_pulse_gen_fsize_less_err_d1(\I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1 ),
        .empty(fifo_empty_i),
        .fsize_mismatch_err_s1(\I_SM/fsize_mismatch_err_s1 ),
        .fsize_mismatch_err_s10(\I_SM/fsize_mismatch_err_s10 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(s2mm_crnt_vsize_d2),
        .r0_is_end(\GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_end ),
        .r0_is_null_r(r0_is_null_r),
        .rd_en(I_PRMRY_DATAMOVER_n_76),
        .rst(sig_reset_reg),
        .run_stop_reg(run_stop_reg),
        .s2mm_chnl_ready(s2mm_chnl_ready),
        .s2mm_dmacr({s2mm_dmacr[6:5],s2mm_dmacr[0]}),
        .s2mm_fsize_mismatch_err_s(s2mm_fsize_mismatch_err_s),
        .s2mm_fsync_core(s2mm_fsync_core),
        .s2mm_fsync_int9_out(s2mm_fsync_int9_out),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s2mm_fsync_out_m_i(s2mm_fsync_out_m_i),
        .s2mm_halt(s2mm_halt),
        .s2mm_strm_all_lines_rcvd(s2mm_strm_all_lines_rcvd),
        .s2mm_tuser_fsync_top2_out(s2mm_tuser_fsync_top2_out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .s_axis_s2mm_tuser_d1(s_axis_s2mm_tuser_d1),
        .s_axis_s2mm_tvalid_i(s_axis_s2mm_tvalid_i),
        .s_valid0(s_valid0_9),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ),
        .sig_last_reg_out_reg(s2mm_axis_resetn),
        .\sig_mssa_index_reg_out_reg[0] (I_PRMRY_DATAMOVER_n_6),
        .\sig_mssa_index_reg_out_reg[0]_0 (I_PRMRY_DATAMOVER_n_58),
        .\sig_mssa_index_reg_out_reg[1] (I_PRMRY_DATAMOVER_n_57),
        .sig_s_ready_dup3_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ));
  zynq_base_axi_vdma_0_0_axi_vdma_reg_module__parameterized0 \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I 
       (.D(s2mm_axi2ip_wrdata),
        .\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] (dma_irq_mask_i),
        .\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (s2mm_reg_module_stride),
        .\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ({\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_90 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_91 }),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72 ),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_89 ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] (\I_DMA_REGISTER/dmacr_i ),
        .\GEN_FOR_FLUSH.fsize_err_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ),
        .\GEN_FOR_FLUSH.fsize_err_reg_0 (AXI_LITE_REG_INTERFACE_I_n_190),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60 ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 (AXI_LITE_REG_INTERFACE_I_n_192),
        .\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ({\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_79 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80 }),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] (I_AXI_DMA_INTRPT_n_23),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ({AXI_LITE_REG_INTERFACE_I_n_153,AXI_LITE_REG_INTERFACE_I_n_154,AXI_LITE_REG_INTERFACE_I_n_155,AXI_LITE_REG_INTERFACE_I_n_156,AXI_LITE_REG_INTERFACE_I_n_157,AXI_LITE_REG_INTERFACE_I_n_158,AXI_LITE_REG_INTERFACE_I_n_159,AXI_LITE_REG_INTERFACE_I_n_160,AXI_LITE_REG_INTERFACE_I_n_161,AXI_LITE_REG_INTERFACE_I_n_162,AXI_LITE_REG_INTERFACE_I_n_163,AXI_LITE_REG_INTERFACE_I_n_164,AXI_LITE_REG_INTERFACE_I_n_165,AXI_LITE_REG_INTERFACE_I_n_166,AXI_LITE_REG_INTERFACE_I_n_167,AXI_LITE_REG_INTERFACE_I_n_168,AXI_LITE_REG_INTERFACE_I_n_169,AXI_LITE_REG_INTERFACE_I_n_170,AXI_LITE_REG_INTERFACE_I_n_171,AXI_LITE_REG_INTERFACE_I_n_172,AXI_LITE_REG_INTERFACE_I_n_173,AXI_LITE_REG_INTERFACE_I_n_174,AXI_LITE_REG_INTERFACE_I_n_175,AXI_LITE_REG_INTERFACE_I_n_176,AXI_LITE_REG_INTERFACE_I_n_177,AXI_LITE_REG_INTERFACE_I_n_178,AXI_LITE_REG_INTERFACE_I_n_179,AXI_LITE_REG_INTERFACE_I_n_180,AXI_LITE_REG_INTERFACE_I_n_181,AXI_LITE_REG_INTERFACE_I_n_182,AXI_LITE_REG_INTERFACE_I_n_183,AXI_LITE_REG_INTERFACE_I_n_184}),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] (\s2mm_reg_module_strt_addr[0] ),
        .Q({s2mm_irqdelay_status[7],s2mm_irqdelay_status[5:0]}),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64 ),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_42 ),
        .SR(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_count0(ch2_delay_count0),
        .ch2_dly_fast_cnt0(ch2_dly_fast_cnt0),
        .ch2_dly_irq_set(s2mm_dly_irq_set),
        .dly_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62 ),
        .dly_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_194),
        .dma_decerr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ),
        .dma_decerr_reg_0(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_41 ),
        .dma_err(dma_err_3),
        .dma_interr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55 ),
        .dma_interr_reg_0(AXI_LITE_REG_INTERFACE_I_n_189),
        .dma_slverr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56 ),
        .dma_slverr_reg_0(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_40 ),
        .\dmacr_i_reg[0] (AXI_LITE_REG_INTERFACE_I_n_152),
        .\dmacr_i_reg[2] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_86 ),
        .\dmacr_i_reg[2]_0 (I_RST_MODULE_n_22),
        .err_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_85 ),
        .halt_reset(\GEN_RESET_FOR_S2MM.RESET_I/halt_reset ),
        .halted_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_87 ),
        .halted_reg_0(\I_CMDSTS/s_axis_cmd_tvalid0_10 ),
        .halted_reg_1(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_19 ),
        .ioc_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61 ),
        .ioc_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_193),
        .irqdelay_wren_i0(\I_DMA_REGISTER/irqdelay_wren_i0 ),
        .irqthresh_wren_i0(\I_DMA_REGISTER/irqthresh_wren_i0 ),
        .lsize_err_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ),
        .lsize_err_reg_0(AXI_LITE_REG_INTERFACE_I_n_191),
        .lsize_more_err_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63 ),
        .lsize_more_err_reg_0(AXI_LITE_REG_INTERFACE_I_n_195),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(s2mm_ip2axi_rddata),
        .prmry_in(s2mm_ftchcmdsts_idle),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71 ),
        .prmtr_update_complete(prmtr_update_complete_4),
        .prmtr_updt_complete_i_reg(AXI_LITE_REG_INTERFACE_I_n_186),
        .\ptr_ref_i_reg[4]_0 (s2mm_ip2axi_frame_ptr_ref),
        .\reg_module_hsize_reg[15] (s2mm_reg_module_hsize),
        .\reg_module_vsize_reg[12] (s2mm_reg_module_vsize),
        .reset_counts(\I_DMA_REGISTER/reset_counts_11 ),
        .reset_counts_reg(I_RST_MODULE_n_30),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[43:40],s2mm_axi2ip_wrce[15],s2mm_axi2ip_wrce[13:12],s2mm_axi2ip_wrce[10]}),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dmacr({s2mm_dmacr[31:16],s2mm_dmacr[6:4],s2mm_dmacr[1:0]}),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_mask_fsync_out(s2mm_mask_fsync_out),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_prmtr_updt_complete(s2mm_prmtr_updt_complete),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .s_axis_cmd_tvalid_reg(s2mm_prmry_resetn),
        .s_soft_reset_i0(\GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ));
  zynq_base_axi_vdma_0_0_axi_vdma_sof_gen_1 \GEN_SPRT_FOR_S2MM.S2MM_SOF_I 
       (.out(s2mm_axis_resetn),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from_13 ),
        .prmry_in_xored(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored_12 ),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_valid0(s_valid0_9),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ));
  zynq_base_axi_vdma_0_0_axi_vdma_vid_cdc_2 \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (\GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_6 ),
        .\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_44 ),
        .SR(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ),
        .in0(s2mm_m_frame_ptr_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .mm2s_to_s2mm_frame_ptr_in(mm2s_to_s2mm_frame_ptr_in),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from_13 ),
        .prmry_in_xored(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored_12 ),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_frame_ptr_in(s2mm_frame_ptr_in),
        .s2mm_frame_ptr_out(s2mm_frame_ptr_out),
        .s2mm_fsync_core(s2mm_fsync_core),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_valid_frame_sync_cmb(s2mm_valid_frame_sync_cmb),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ));
  GND GND
       (.G(\<const0> ));
  zynq_base_axi_vdma_0_0_axi_vdma_intrpt I_AXI_DMA_INTRPT
       (.E(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] (I_AXI_DMA_INTRPT_n_23),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_12 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_64 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 (\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 (mm2s_irqthresh_status),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 (ch2_dly_fast_cnt0),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_16 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 (s2mm_irqdelay_status),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_89 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 (s2mm_prmry_resetn),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_18 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 (\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 (s2mm_irqthresh_status),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17 ),
        .Q(mm2s_irqdelay_status),
        .SR(ch1_dly_fast_cnt0),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero(ch1_delay_zero),
        .ch1_dly_irq_set(mm2s_dly_irq_set),
        .ch1_thresh_count1(ch1_thresh_count1),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_count0(ch2_delay_count0),
        .ch2_dly_irq_set(s2mm_dly_irq_set),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mask_fsync_out_i0(mask_fsync_out_i0),
        .mask_fsync_out_i0_0(mask_fsync_out_i0_7),
        .mask_fsync_out_i_1(mask_fsync_out_i_8),
        .mm2s_dmacr(mm2s_dmacr[31:16]),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_irqdelay_wren(mm2s_irqdelay_wren),
        .mm2s_packet_sof(mm2s_packet_sof),
        .mm2s_tstvect_fsync(mm2s_tstvect_fsync),
        .out(mm2s_prmry_resetn),
        .prmry_resetn_i_reg(I_AXI_DMA_INTRPT_n_40),
        .prmry_resetn_i_reg_0(I_AXI_DMA_INTRPT_n_41),
        .s2mm_dmacr({s2mm_dmacr[31:30],s2mm_dmacr[23:16]}),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync));
  zynq_base_axi_vdma_0_0_axi_datamover I_PRMRY_DATAMOVER
       (.D(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ),
        .E(I_PRMRY_DATAMOVER_n_12),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ({m_axis_s2mm_sts_tdata[31],m_axis_s2mm_sts_tdata[22:8]}),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (crnt_hsize),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (I_RST_MODULE_n_26),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg ({I_PRMRY_DATAMOVER_n_20,dm2linebuf_mm2s_tkeep,dm2linebuf_mm2s_tdata}),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_34 ),
        .\INFERRED_GEN.cnt_i_reg[2] (I_PRMRY_DATAMOVER_n_77),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (I_PRMRY_DATAMOVER_n_78),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (I_PRMRY_DATAMOVER_n_79),
        .\INFERRED_GEN.cnt_i_reg[2]_2 (I_PRMRY_DATAMOVER_n_80),
        .\INFERRED_GEN.cnt_i_reg[2]_3 (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .\INFERRED_GEN.cnt_i_reg[2]_4 (I_PRMRY_DATAMOVER_n_82),
        .\INFERRED_GEN.cnt_i_reg[2]_5 (I_PRMRY_DATAMOVER_n_83),
        .Q(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .S(I_PRMRY_DATAMOVER_n_84),
        .cmnd_wr(cmnd_wr),
        .cmnd_wr_1(cmnd_wr_6),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .datamover_idle_2(\I_STS_MNGR/datamover_idle_5 ),
        .dout({linebuf2dm_s2mm_tlast,linebuf2dm_s2mm_tkeep,linebuf2dm_s2mm_tdata}),
        .empty(I_PRMRY_DATAMOVER_n_0),
        .halt_i_reg(I_PRMRY_DATAMOVER_n_15),
        .\hsize_vid_reg[15] (I_PRMRY_DATAMOVER_n_59),
        .in({s_axis_mm2s_cmd_tdata[63:32],s_axis_mm2s_cmd_tdata[23],s_axis_mm2s_cmd_tdata[15:0]}),
        .lsig_cmd_loaded(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/lsig_cmd_loaded ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(\^m_axi_mm2s_arburst ),
        .m_axi_mm2s_arlen(\^m_axi_mm2s_arlen ),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(\^m_axi_mm2s_arsize ),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(\^m_axi_s2mm_awburst ),
        .m_axi_s2mm_awlen(\^m_axi_s2mm_awlen ),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(\^m_axi_s2mm_awsize ),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(mm2s_dm_prmry_resetn),
        .rd_en(I_PRMRY_DATAMOVER_n_76),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(s2mm_dm_prmry_resetn),
        .sig_halt_cmplt_reg(I_PRMRY_DATAMOVER_n_13),
        .sig_halt_cmplt_reg_0(I_PRMRY_DATAMOVER_n_16),
        .\sig_input_addr_reg_reg[31] ({s_axis_s2mm_cmd_tdata[63:32],s_axis_s2mm_cmd_tdata[23],s_axis_s2mm_cmd_tdata[15:0]}),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_rst2all_stop_request_0(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_28),
        .sig_s_h_halt_reg_reg_0(I_RST_MODULE_n_31),
        .sig_s_ready_dup3_reg(I_PRMRY_DATAMOVER_n_6),
        .sig_s_ready_dup_reg(fifo_empty_i),
        .sig_s_ready_out_reg(dm2linebuf_s2mm_tready),
        .\sig_strb_skid_reg_reg[1] (I_PRMRY_DATAMOVER_n_57),
        .\sig_strb_skid_reg_reg[2] (I_PRMRY_DATAMOVER_n_58));
  zynq_base_axi_vdma_0_0_axi_vdma_rst_module I_RST_MODULE
       (.D(mm2s_axi2ip_wrdata[2]),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (mm2s_axis_resetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (s2mm_axis_resetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2_14 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 (vsize_counter0),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (mm2s_ftchcmdsts_idle),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (s2mm_ftchcmdsts_idle),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (I_RST_MODULE_n_32),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (mm2s_dm_prmry_resetn),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 (s2mm_dm_prmry_resetn),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg (I_RST_MODULE_n_27),
        .SR(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ),
        .axi_resetn(axi_resetn),
        .d_tready_before_fsync(d_tready_before_fsync),
        .d_tready_before_fsync_clr_flag1(d_tready_before_fsync_clr_flag1),
        .din(sof_flag),
        .dma_err(dma_err),
        .dma_err_3(dma_err_3),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_19),
        .\dmacr_i_reg[2]_0 (I_RST_MODULE_n_22),
        .\dmacr_i_reg[2]_1 (s2mm_axi2ip_wrdata[2]),
        .empty(I_PRMRY_DATAMOVER_n_0),
        .full(fifo_full_i),
        .halt_i0(\GEN_RESET_FOR_S2MM.RESET_I/halt_i0 ),
        .halt_i_reg(\I_SM/cmnds_queued0_15 ),
        .halt_i_reg_0(\I_SM/cmnds_queued0 ),
        .halt_i_reg_1(I_RST_MODULE_n_28),
        .halt_i_reg_2(I_RST_MODULE_n_31),
        .halt_reset(\GEN_RESET_FOR_MM2S.RESET_I/halt_reset ),
        .halt_reset_0(\GEN_RESET_FOR_S2MM.RESET_I/halt_reset ),
        .lsig_cmd_loaded(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/lsig_cmd_loaded ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tready_0(I_RST_MODULE_n_18),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[0]),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_halt_reg(mm2s_halt_reg),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(mm2s_prmry_resetn),
        .prmry_in(s_axi_lite_resetn),
        .prmry_reset2(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmry_reset2_1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmry_resetn_i_reg(s2mm_prmry_resetn),
        .prmry_resetn_i_reg_0(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ),
        .prmry_resetn_i_reg_1(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ),
        .prmry_resetn_i_reg_2(I_RST_MODULE_n_26),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .reset_counts_4(\I_DMA_REGISTER/reset_counts_11 ),
        .reset_counts_reg(I_RST_MODULE_n_29),
        .reset_counts_reg_0(I_RST_MODULE_n_30),
        .run_stop_d1(\GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1 ),
        .run_stop_d1_reg(s2mm_stop),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[12]),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_dmasr_halted_s(s2mm_dmasr_halted_s),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i0(\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ),
        .s_soft_reset_i0_2(\GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_rst2all_stop_request_5(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sof_reset(sof_reset),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .stop(mm2s_stop));
endmodule

(* ORIG_REF_NAME = "axi_vdma_afifo_builtin" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_afifo_builtin
   (dout,
    full,
    empty,
    rst,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    din,
    \sig_user_skid_reg_reg[0] ,
    rd_en);
  output [37:0]dout;
  output full;
  output empty;
  input rst;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input [37:0]din;
  input \sig_user_skid_reg_reg[0] ;
  input rd_en;

  wire [37:0]din;
  wire [37:0]dout;
  wire empty;
  wire full;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire rd_en;
  wire rst;
  wire \sig_user_skid_reg_reg[0] ;
  wire NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_valid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED;
  wire [31:0]NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "8" *) 
  (* C_AXIS_TKEEP_WIDTH = "4" *) 
  (* C_AXIS_TSTRB_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "" *) 
  (* C_DIN_WIDTH = "38" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "" *) 
  (* C_DOUT_WIDTH = "38" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "0" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "0" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "0" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "10" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "9" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "5" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "5" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "362" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "352" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "5" *) 
  (* C_PROG_FULL_TYPE_RACH = "5" *) 
  (* C_PROG_FULL_TYPE_RDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WACH = "5" *) 
  (* C_PROG_FULL_TYPE_WDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WRCH = "5" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "4" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "10" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* is_du_within_envelope = "true" *) 
  zynq_base_axi_vdma_0_0_fifo_generator_v13_2_5 fg_builtin_fifo_inst
       (.almost_empty(NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED[3:0]),
        .m_axi_arlen(NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED[1:0]),
        .m_axi_arprot(NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED[3:0]),
        .m_axi_awlen(NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED[1:0]),
        .m_axi_awprot(NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED[3:0]),
        .m_axi_wlast(NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED[63:0]),
        .m_axis_tdest(NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED[3:0]),
        .m_axis_tid(NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED[7:0]),
        .m_axis_tkeep(NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED[3:0]),
        .m_axis_tlast(NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED[3:0]),
        .m_axis_tuser(NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(m_axis_mm2s_aclk),
        .rd_data_count(NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_fg_builtin_fifo_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED),
        .valid(NLW_fg_builtin_fifo_inst_valid_UNCONNECTED),
        .wr_ack(NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED),
        .wr_clk(m_axi_mm2s_aclk),
        .wr_data_count(NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(\sig_user_skid_reg_reg[0] ),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_fg_builtin_fifo_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "axi_vdma_afifo_builtin" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_afifo_builtin__parameterized0
   (dout,
    full,
    empty,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    done_vsize_counter15_out,
    E,
    sig_s_ready_dup3_reg,
    s_valid0,
    rst,
    s_axis_s2mm_aclk,
    m_axi_s2mm_aclk,
    din,
    rd_en,
    sig_last_skid_reg_reg,
    dm_halt_reg,
    s2mm_fsync_out_i,
    r0_is_null_r,
    r0_is_end,
    s_axis_s2mm_tvalid_i,
    s2mm_fsync_out_m_i,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_4 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_5 ,
    \sig_mssa_index_reg_out_reg[0] ,
    \sig_mssa_index_reg_out_reg[1] ,
    \sig_mssa_index_reg_out_reg[0]_0 );
  output [36:0]dout;
  output full;
  output empty;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  output done_vsize_counter15_out;
  output [0:0]E;
  output [1:0]sig_s_ready_dup3_reg;
  output s_valid0;
  input rst;
  input s_axis_s2mm_aclk;
  input m_axi_s2mm_aclk;
  input [36:0]din;
  input rd_en;
  input sig_last_skid_reg_reg;
  input dm_halt_reg;
  input s2mm_fsync_out_i;
  input [0:0]r0_is_null_r;
  input [0:0]r0_is_end;
  input s_axis_s2mm_tvalid_i;
  input s2mm_fsync_out_m_i;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_4 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_5 ;
  input \sig_mssa_index_reg_out_reg[0] ;
  input \sig_mssa_index_reg_out_reg[1] ;
  input \sig_mssa_index_reg_out_reg[0]_0 ;

  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_4 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_5 ;
  wire [36:0]din;
  wire dm_halt_reg;
  wire done_vsize_counter0;
  wire done_vsize_counter15_out;
  wire [36:0]dout;
  wire empty;
  wire fifo_wren;
  wire full;
  wire m_axi_s2mm_aclk;
  wire [0:0]r0_is_end;
  wire [0:0]r0_is_null_r;
  wire rd_en;
  wire rst;
  wire s2mm_fsync_out_i;
  wire s2mm_fsync_out_m_i;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tvalid_i;
  wire s_valid0;
  wire sig_last_skid_reg_reg;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire \sig_mssa_index_reg_out_reg[0]_0 ;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire [1:0]sig_s_ready_dup3_reg;
  wire NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_valid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED;
  wire [31:0]NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2 
       (.I0(s2mm_fsync_out_m_i),
        .I1(done_vsize_counter0),
        .I2(done_vsize_counter15_out),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FE000000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3 ),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_4 ),
        .I2(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_5 ),
        .I3(dout[36]),
        .I4(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2 ),
        .I5(empty),
        .O(done_vsize_counter0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .I2(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1 ),
        .I3(dout[36]),
        .I4(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2 ),
        .I5(empty),
        .O(done_vsize_counter15_out));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_1 
       (.I0(s2mm_fsync_out_m_i),
        .I1(done_vsize_counter15_out),
        .I2(done_vsize_counter0),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "8" *) 
  (* C_AXIS_TKEEP_WIDTH = "4" *) 
  (* C_AXIS_TSTRB_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "" *) 
  (* C_DIN_WIDTH = "37" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "" *) 
  (* C_DOUT_WIDTH = "37" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "0" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "0" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "0" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "10" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "9" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "5" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "5" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "362" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "352" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "5" *) 
  (* C_PROG_FULL_TYPE_RACH = "5" *) 
  (* C_PROG_FULL_TYPE_RDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WACH = "5" *) 
  (* C_PROG_FULL_TYPE_WDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WRCH = "5" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "10" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "4" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* is_du_within_envelope = "true" *) 
  zynq_base_axi_vdma_0_0_fifo_generator_v13_2_5__parameterized0 fg_builtin_fifo_inst
       (.almost_empty(NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED[3:0]),
        .m_axi_arlen(NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED[1:0]),
        .m_axi_arprot(NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED[3:0]),
        .m_axi_awlen(NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED[1:0]),
        .m_axi_awprot(NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED[3:0]),
        .m_axi_wlast(NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED[63:0]),
        .m_axis_tdest(NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED[3:0]),
        .m_axis_tid(NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED[7:0]),
        .m_axis_tkeep(NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED[3:0]),
        .m_axis_tlast(NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED[3:0]),
        .m_axis_tuser(NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(m_axi_s2mm_aclk),
        .rd_data_count(NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_fg_builtin_fifo_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED),
        .valid(NLW_fg_builtin_fifo_inst_valid_UNCONNECTED),
        .wr_ack(NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED),
        .wr_clk(s_axis_s2mm_aclk),
        .wr_data_count(NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(fifo_wren),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_fg_builtin_fifo_inst_wr_rst_busy_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    fg_builtin_fifo_inst_i_38
       (.I0(full),
        .I1(sig_last_skid_reg_reg),
        .I2(dm_halt_reg),
        .I3(s2mm_fsync_out_i),
        .I4(s_axis_s2mm_tvalid_i),
        .O(fifo_wren));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    s_valid_i_1__0
       (.I0(s_axis_s2mm_tvalid_i),
        .I1(full),
        .I2(dm_halt_reg),
        .I3(s2mm_fsync_out_i),
        .O(s_valid0));
  LUT6 #(
    .INIT(64'h84B4FFFF84B40000)) 
    \sig_mssa_index_reg_out[0]_i_1 
       (.I0(dout[34]),
        .I1(dout[33]),
        .I2(dout[35]),
        .I3(dout[32]),
        .I4(\sig_mssa_index_reg_out_reg[0] ),
        .I5(\sig_mssa_index_reg_out_reg[0]_0 ),
        .O(sig_s_ready_dup3_reg[0]));
  LUT6 #(
    .INIT(64'hA0F4FFFFA0F40000)) 
    \sig_mssa_index_reg_out[1]_i_1 
       (.I0(dout[33]),
        .I1(dout[35]),
        .I2(dout[34]),
        .I3(dout[32]),
        .I4(\sig_mssa_index_reg_out_reg[0] ),
        .I5(\sig_mssa_index_reg_out_reg[1] ),
        .O(sig_s_ready_dup3_reg[1]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \state[0]_i_2 
       (.I0(full),
        .I1(sig_last_skid_reg_reg),
        .I2(dm_halt_reg),
        .I3(s2mm_fsync_out_i),
        .I4(r0_is_null_r),
        .I5(r0_is_end),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_cmdsts_if" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_cmdsts_if
   (sts_tready_reg_0,
    interr_i_reg_0,
    s_axis_cmd_tvalid_reg_0,
    halt_i_reg,
    err_i_reg_0,
    stop_i,
    sts_tready_reg_1,
    sts_tready_reg_2,
    slverr_i_reg_0,
    decerr_i_reg_0,
    \s_axis_cmd_tdata_reg[63]_0 ,
    mm2s_prmry_resetn,
    m_axi_mm2s_aclk,
    prmry_reset2,
    decerr_i_reg_1,
    slverr_i_reg_1,
    interr_i_reg_1,
    SR,
    E,
    s_axis_cmd_tvalid_reg_1,
    mm2s_halt,
    mm2s_soft_reset,
    frame_sync_reg,
    \cmnds_queued_reg[7] ,
    dma_slverr_reg,
    dma_decerr_reg,
    D,
    zero_hsize_err,
    zero_vsize_err);
  output sts_tready_reg_0;
  output interr_i_reg_0;
  output s_axis_cmd_tvalid_reg_0;
  output halt_i_reg;
  output err_i_reg_0;
  output stop_i;
  output [0:0]sts_tready_reg_1;
  output sts_tready_reg_2;
  output slverr_i_reg_0;
  output decerr_i_reg_0;
  output [48:0]\s_axis_cmd_tdata_reg[63]_0 ;
  input mm2s_prmry_resetn;
  input m_axi_mm2s_aclk;
  input prmry_reset2;
  input decerr_i_reg_1;
  input slverr_i_reg_1;
  input interr_i_reg_1;
  input [0:0]SR;
  input [0:0]E;
  input s_axis_cmd_tvalid_reg_1;
  input mm2s_halt;
  input mm2s_soft_reset;
  input frame_sync_reg;
  input [0:0]\cmnds_queued_reg[7] ;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input [48:0]D;
  input zero_hsize_err;
  input zero_vsize_err;

  wire [48:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire [0:0]\cmnds_queued_reg[7] ;
  wire decerr_i_reg_0;
  wire decerr_i_reg_1;
  wire dma_decerr_reg;
  wire dma_slverr_reg;
  wire err_i_i_1_n_0;
  wire err_i_reg_0;
  wire frame_sync_reg;
  wire halt_i_reg;
  wire interr_i_reg_0;
  wire interr_i_reg_1;
  wire m_axi_mm2s_aclk;
  wire mm2s_dma_decerr_set;
  wire mm2s_dma_slverr_set;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire mm2s_soft_reset;
  wire prmry_reset2;
  wire [48:0]\s_axis_cmd_tdata_reg[63]_0 ;
  wire s_axis_cmd_tvalid_reg_0;
  wire s_axis_cmd_tvalid_reg_1;
  wire slverr_i_reg_0;
  wire slverr_i_reg_1;
  wire stop_i;
  wire sts_tready_reg_0;
  wire [0:0]sts_tready_reg_1;
  wire sts_tready_reg_2;
  wire zero_hsize_err;
  wire zero_vsize_err;

  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_4 
       (.I0(mm2s_halt),
        .I1(err_i_reg_0),
        .I2(mm2s_soft_reset),
        .I3(frame_sync_reg),
        .O(halt_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.cnt_i[1]_i_2__0 
       (.I0(sts_tready_reg_0),
        .I1(\cmnds_queued_reg[7] ),
        .O(sts_tready_reg_2));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_decerr_i_1 
       (.I0(mm2s_dma_decerr_set),
        .I1(dma_decerr_reg),
        .O(decerr_i_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_slverr_i_1 
       (.I0(mm2s_dma_slverr_set),
        .I1(dma_slverr_reg),
        .O(slverr_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \cmnds_queued[7]_i_2 
       (.I0(sts_tready_reg_0),
        .I1(\cmnds_queued_reg[7] ),
        .I2(s_axis_cmd_tvalid_reg_1),
        .O(sts_tready_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    decerr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(decerr_i_reg_1),
        .Q(mm2s_dma_decerr_set),
        .R(prmry_reset2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    err_i_i_1
       (.I0(mm2s_dma_decerr_set),
        .I1(zero_hsize_err),
        .I2(zero_vsize_err),
        .I3(interr_i_reg_0),
        .I4(mm2s_dma_slverr_set),
        .I5(err_i_reg_0),
        .O(err_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err_i_i_1_n_0),
        .Q(err_i_reg_0),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    interr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(interr_i_reg_1),
        .Q(interr_i_reg_0),
        .R(prmry_reset2));
  FDRE \s_axis_cmd_tdata_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [0]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [10]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [11]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[12]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [12]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[13]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [13]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[14]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [14]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[15]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [15]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [1]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[16]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [16]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [2]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[17]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [17]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[18]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [18]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[19]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [19]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[20]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [20]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[21]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [21]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[22]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [22]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[23]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [23]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[24]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [24]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [3]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[25]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [25]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[26]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [26]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[27]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [27]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[28]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [28]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[29]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [29]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[30]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [30]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[31]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [31]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[32]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [32]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[33]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [33]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[34]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [34]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [4]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[35]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [35]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[36]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [36]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[37]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [37]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[38]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [38]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[39]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [39]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[40]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [40]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[41]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [41]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[42]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [42]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[43]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [43]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[44]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [44]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [5]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[45]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [45]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[46]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [46]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[47]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [47]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[48]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [48]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [6]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [7]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [8]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [9]),
        .R(SR));
  FDRE s_axis_cmd_tvalid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(s_axis_cmd_tvalid_reg_1),
        .Q(s_axis_cmd_tvalid_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    slverr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slverr_i_reg_1),
        .Q(mm2s_dma_slverr_set),
        .R(prmry_reset2));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'hE)) 
    stop_i_1
       (.I0(err_i_reg_0),
        .I1(mm2s_soft_reset),
        .O(stop_i));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_prmry_resetn),
        .Q(sts_tready_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_cmdsts_if" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_cmdsts_if__parameterized0
   (m_axis_s2mm_sts_tready,
    interr_i_reg_0,
    lsize_mismatch_err,
    lsize_more_mismatch_err,
    s_axis_cmd_tvalid_reg_0,
    stop_i,
    err_i_reg_0,
    sts_tready_reg_0,
    slverr_i_reg_0,
    decerr_i_reg_0,
    \s_axis_cmd_tdata_reg[63]_0 ,
    out,
    m_axi_s2mm_aclk,
    SR,
    decerr_i_reg_1,
    slverr_i_reg_1,
    interr_i_reg_1,
    undrflo_err0,
    ovrflo_err0,
    s_axis_cmd_tvalid_reg_1,
    E,
    s_axis_cmd_tvalid_reg_2,
    s2mm_soft_reset,
    Q,
    dma_slverr_reg,
    dma_decerr_reg,
    D,
    zero_hsize_err,
    zero_vsize_err);
  output m_axis_s2mm_sts_tready;
  output interr_i_reg_0;
  output lsize_mismatch_err;
  output lsize_more_mismatch_err;
  output s_axis_cmd_tvalid_reg_0;
  output stop_i;
  output err_i_reg_0;
  output [0:0]sts_tready_reg_0;
  output slverr_i_reg_0;
  output decerr_i_reg_0;
  output [48:0]\s_axis_cmd_tdata_reg[63]_0 ;
  input out;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input decerr_i_reg_1;
  input slverr_i_reg_1;
  input interr_i_reg_1;
  input undrflo_err0;
  input ovrflo_err0;
  input [0:0]s_axis_cmd_tvalid_reg_1;
  input [0:0]E;
  input s_axis_cmd_tvalid_reg_2;
  input s2mm_soft_reset;
  input [0:0]Q;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input [48:0]D;
  input zero_hsize_err;
  input zero_vsize_err;

  wire [48:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire decerr_i_reg_0;
  wire decerr_i_reg_1;
  wire dma_decerr_reg;
  wire dma_slverr_reg;
  wire err_i_i_1__0_n_0;
  wire err_i_reg_0;
  wire interr_i_reg_0;
  wire interr_i_reg_1;
  wire lsize_mismatch_err;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire out;
  wire ovrflo_err0;
  wire s2mm_dma_decerr_set;
  wire s2mm_dma_slverr_set;
  wire s2mm_soft_reset;
  wire [48:0]\s_axis_cmd_tdata_reg[63]_0 ;
  wire s_axis_cmd_tvalid_reg_0;
  wire [0:0]s_axis_cmd_tvalid_reg_1;
  wire s_axis_cmd_tvalid_reg_2;
  wire slverr_i_reg_0;
  wire slverr_i_reg_1;
  wire stop_i;
  wire [0:0]sts_tready_reg_0;
  wire undrflo_err0;
  wire zero_hsize_err;
  wire zero_vsize_err;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ovrflo_err0),
        .Q(lsize_more_mismatch_err),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(undrflo_err0),
        .Q(lsize_mismatch_err),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_decerr_i_1__0 
       (.I0(s2mm_dma_decerr_set),
        .I1(dma_decerr_reg),
        .O(decerr_i_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_slverr_i_1__0 
       (.I0(s2mm_dma_slverr_set),
        .I1(dma_slverr_reg),
        .O(slverr_i_reg_0));
  LUT3 #(
    .INIT(8'hD2)) 
    \cmnds_queued[7]_i_2__0 
       (.I0(m_axis_s2mm_sts_tready),
        .I1(Q),
        .I2(s_axis_cmd_tvalid_reg_2),
        .O(sts_tready_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    decerr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(decerr_i_reg_1),
        .Q(s2mm_dma_decerr_set),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    err_i_i_1__0
       (.I0(s2mm_dma_slverr_set),
        .I1(s2mm_dma_decerr_set),
        .I2(interr_i_reg_0),
        .I3(zero_hsize_err),
        .I4(zero_vsize_err),
        .I5(err_i_reg_0),
        .O(err_i_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err_i_i_1__0_n_0),
        .Q(err_i_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    interr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(interr_i_reg_1),
        .Q(interr_i_reg_0),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [0]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [10]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [11]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[12]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [12]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[13]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [13]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[14]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [14]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[15]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [15]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [1]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[16]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [16]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [2]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[17]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [17]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[18]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [18]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[19]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [19]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[20]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [20]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[21]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [21]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[22]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [22]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[23]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [23]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[24]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [24]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [3]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[25]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [25]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[26]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [26]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[27]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [27]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[28]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [28]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[29]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [29]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[30]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [30]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[31]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [31]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[32]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [32]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[33]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [33]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[34]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [34]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [4]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[35]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [35]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[36]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [36]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[37]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [37]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[38]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [38]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[39]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [39]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[40]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [40]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[41]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [41]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[42]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [42]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[43]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [43]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[44]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [44]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [5]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[45]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [45]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[46]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [46]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[47]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [47]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[48]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [48]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [6]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [7]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [8]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [9]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE s_axis_cmd_tvalid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(s_axis_cmd_tvalid_reg_2),
        .Q(s_axis_cmd_tvalid_reg_0),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    slverr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(slverr_i_reg_1),
        .Q(s2mm_dma_slverr_set),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    stop_i_1__0
       (.I0(err_i_reg_0),
        .I1(s2mm_soft_reset),
        .O(stop_i));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(m_axis_s2mm_sts_tready),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_fsync_gen" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_fsync_gen
   (mm2s_frame_sync,
    mm2s_dmac2cdc_fsync_out,
    mask_fsync_out_i,
    mm2s_valid_frame_sync_cmb,
    mm2s_mask_fsync_out,
    mask_fsync_out_i0,
    mm2s_dmacr,
    SR,
    mm2s_all_idle,
    m_axi_mm2s_aclk,
    frame_sync_out0,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ,
    mm2s_valid_video_prmtrs,
    Q);
  output mm2s_frame_sync;
  output mm2s_dmac2cdc_fsync_out;
  output mask_fsync_out_i;
  output mm2s_valid_frame_sync_cmb;
  output mm2s_mask_fsync_out;
  output mask_fsync_out_i0;
  input [1:0]mm2s_dmacr;
  input [0:0]SR;
  input mm2s_all_idle;
  input m_axi_mm2s_aclk;
  input frame_sync_out0;
  input \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ;
  input mm2s_valid_video_prmtrs;
  input [7:0]Q;

  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire all_idle_d1;
  wire all_idle_d2;
  wire frame_sync_i0__0;
  wire frame_sync_out0;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire mask_fsync_out_i0;
  wire mm2s_all_idle;
  wire mm2s_dmac2cdc_fsync_out;
  wire [1:0]mm2s_dmacr;
  wire mm2s_frame_sync;
  wire mm2s_mask_fsync_out;
  wire mm2s_valid_frame_sync_cmb;
  wire mm2s_valid_video_prmtrs;

  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_i_1 
       (.I0(mm2s_frame_sync),
        .I1(mm2s_valid_video_prmtrs),
        .O(mm2s_valid_frame_sync_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.all_idle_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_all_idle),
        .Q(all_idle_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.all_idle_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(all_idle_d1),
        .Q(all_idle_d2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.frame_sync_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_sync_i0__0),
        .Q(mm2s_frame_sync),
        .R(SR));
  FDRE \GEN_FREE_RUN_MODE.frame_sync_out_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_sync_out0),
        .Q(mm2s_dmac2cdc_fsync_out),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_2 
       (.I0(mm2s_frame_sync),
        .I1(mm2s_valid_video_prmtrs),
        .I2(Q[6]),
        .I3(\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ),
        .I4(Q[7]),
        .I5(mm2s_dmacr[1]),
        .O(mask_fsync_out_i0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ),
        .Q(mask_fsync_out_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5 
       (.I0(mask_fsync_out_i),
        .I1(mm2s_valid_video_prmtrs),
        .O(mm2s_mask_fsync_out));
  LUT3 #(
    .INIT(8'h40)) 
    frame_sync_i0
       (.I0(all_idle_d2),
        .I1(all_idle_d1),
        .I2(mm2s_dmacr[0]),
        .O(frame_sync_i0__0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_fsync_gen" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_fsync_gen__parameterized0
   (s2mm_dmac2cdc_fsync_out,
    mask_fsync_out_i,
    s2mm_mask_fsync_out,
    mask_fsync_out_i0,
    SR,
    frame_sync_out0,
    m_axi_s2mm_aclk,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 ,
    s2mm_valid_video_prmtrs,
    s2mm_cdc2dmac_fsync,
    Q,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1 );
  output s2mm_dmac2cdc_fsync_out;
  output mask_fsync_out_i;
  output s2mm_mask_fsync_out;
  output mask_fsync_out_i0;
  input [0:0]SR;
  input frame_sync_out0;
  input m_axi_s2mm_aclk;
  input \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 ;
  input s2mm_valid_video_prmtrs;
  input s2mm_cdc2dmac_fsync;
  input [7:0]Q;
  input [0:0]\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1 ;

  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0 ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 ;
  wire [0:0]\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire frame_sync_out0;
  wire m_axi_s2mm_aclk;
  wire mask_fsync_out_i;
  wire mask_fsync_out_i0;
  wire s2mm_cdc2dmac_fsync;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_mask_fsync_out;
  wire s2mm_valid_video_prmtrs;

  FDRE \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_sync_out0),
        .Q(s2mm_dmac2cdc_fsync_out),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_2 
       (.I0(s2mm_cdc2dmac_fsync),
        .I1(s2mm_valid_video_prmtrs),
        .I2(Q[6]),
        .I3(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0 ),
        .I4(Q[7]),
        .I5(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1 ),
        .O(mask_fsync_out_i0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 ),
        .Q(mask_fsync_out_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5 
       (.I0(mask_fsync_out_i),
        .I1(s2mm_valid_video_prmtrs),
        .O(s2mm_mask_fsync_out));
endmodule

(* ORIG_REF_NAME = "axi_vdma_genlock_mngr" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_genlock_mngr
   (mm2s_valid_frame_sync,
    in0,
    mstr_reverse_order2__7,
    prmry_reset2,
    E,
    m_axi_mm2s_aclk,
    mm2s_prmry_resetn,
    mm2s_dmasr,
    mm2s_dmacr,
    Q);
  output mm2s_valid_frame_sync;
  output [0:0]in0;
  output mstr_reverse_order2__7;
  input prmry_reset2;
  input [0:0]E;
  input m_axi_mm2s_aclk;
  input mm2s_prmry_resetn;
  input mm2s_dmasr;
  input [0:0]mm2s_dmacr;
  input [4:0]Q;

  wire \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_prmry_resetn;
  wire mm2s_valid_frame_sync;
  wire mstr_reverse_order;
  wire mstr_reverse_order2__7;
  wire mstr_reverse_order_d1;
  wire mstr_reverse_order_d2;
  wire prmry_reset2;
  wire s_frame_ptr_out;

  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[0]_i_1 
       (.I0(mstr_reverse_order_d2),
        .O(s_frame_ptr_out));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_frame_ptr_out),
        .Q(in0),
        .R(prmry_reset2));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order),
        .Q(mstr_reverse_order_d1),
        .S(prmry_reset2));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order_d1),
        .Q(mstr_reverse_order_d2),
        .S(prmry_reset2));
  LUT6 #(
    .INIT(64'hDFFDFDFDFDFDFDFD)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1 
       (.I0(mm2s_prmry_resetn),
        .I1(mm2s_dmasr),
        .I2(mstr_reverse_order),
        .I3(E),
        .I4(mm2s_dmacr),
        .I5(mstr_reverse_order2__7),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(mstr_reverse_order2__7));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ),
        .Q(mstr_reverse_order),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(E),
        .Q(mm2s_valid_frame_sync),
        .R(prmry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_genlock_mngr" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_genlock_mngr__parameterized0
   (s2mm_valid_frame_sync,
    mstr_reverse_order,
    in0,
    D,
    SR,
    mm2s_to_s2mm_frame_ptr_in,
    m_axi_s2mm_aclk,
    valid_frame_sync_d2,
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 );
  output s2mm_valid_frame_sync;
  output mstr_reverse_order;
  output [0:0]in0;
  output [0:0]D;
  input [0:0]SR;
  input [0:0]mm2s_to_s2mm_frame_ptr_in;
  input m_axi_s2mm_aclk;
  input valid_frame_sync_d2;
  input \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;

  wire [0:0]D;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  wire [0:0]SR;
  wire [0:0]dm_binary_frame_ptr;
  wire [0:0]dm_inv_raw_frame_ptr;
  wire [0:0]in0;
  wire m_axi_s2mm_aclk;
  wire [0:0]mm2s_to_s2mm_frame_ptr_in;
  wire mstr_reverse_order;
  wire mstr_reverse_order_d1;
  wire mstr_reverse_order_d2;
  wire s2mm_valid_frame_sync;
  wire s_frame_ptr_out;
  wire valid_frame_sync_d2;

  zynq_base_axi_vdma_0_0_axi_vdma_genlock_mux \DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I 
       (.SR(SR),
        .dm_inv_raw_frame_ptr(dm_inv_raw_frame_ptr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mm2s_to_s2mm_frame_ptr_in(mm2s_to_s2mm_frame_ptr_in));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dm_inv_raw_frame_ptr),
        .Q(dm_binary_frame_ptr),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_1 
       (.I0(mstr_reverse_order_d2),
        .O(s_frame_ptr_out));
  FDRE \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_frame_ptr_out),
        .Q(in0),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order),
        .Q(mstr_reverse_order_d1),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_d2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order_d1),
        .Q(mstr_reverse_order_d2),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ),
        .Q(mstr_reverse_order),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d2),
        .Q(s2mm_valid_frame_sync),
        .R(SR));
  FDRE \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dm_binary_frame_ptr),
        .Q(D),
        .R(1'b1));
endmodule

(* ORIG_REF_NAME = "axi_vdma_genlock_mux" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_genlock_mux
   (dm_inv_raw_frame_ptr,
    SR,
    mm2s_to_s2mm_frame_ptr_in,
    m_axi_s2mm_aclk);
  output [0:0]dm_inv_raw_frame_ptr;
  input [0:0]SR;
  input [0:0]mm2s_to_s2mm_frame_ptr_in;
  input m_axi_s2mm_aclk;

  wire [0:0]SR;
  wire [0:0]dm_inv_raw_frame_ptr;
  wire \frame_ptr_out_reg_n_0_[0] ;
  wire m_axi_s2mm_aclk;
  wire [0:0]mm2s_to_s2mm_frame_ptr_in;

  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr[0]_i_1 
       (.I0(\frame_ptr_out_reg_n_0_[0] ),
        .O(dm_inv_raw_frame_ptr));
  FDRE \frame_ptr_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mm2s_to_s2mm_frame_ptr_in),
        .Q(\frame_ptr_out_reg_n_0_[0] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_intrpt" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_intrpt
   (ch1_dly_irq_set,
    ch2_dly_irq_set,
    ch1_delay_cnt_en,
    mm2s_ioc_irq_set,
    ch2_delay_cnt_en,
    ch2_irqthresh_decr_mask_sig,
    s2mm_ioc_irq_set,
    Q,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ,
    prmry_resetn_i_reg,
    prmry_resetn_i_reg_0,
    SR,
    m_axi_mm2s_aclk,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ,
    m_axi_s2mm_aclk,
    ch2_delay_count0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ,
    mm2s_irqdelay_wren,
    mm2s_packet_sof,
    mm2s_dmacr,
    ch1_thresh_count1,
    out,
    mm2s_tstvect_fsync,
    ch1_delay_zero,
    s2mm_dmacr,
    s2mm_packet_sof,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 ,
    s2mm_tstvect_fsync,
    mask_fsync_out_i0,
    mask_fsync_out_i,
    mask_fsync_out_i0_0,
    mask_fsync_out_i_1,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ,
    E,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 );
  output ch1_dly_irq_set;
  output ch2_dly_irq_set;
  output ch1_delay_cnt_en;
  output mm2s_ioc_irq_set;
  output ch2_delay_cnt_en;
  output ch2_irqthresh_decr_mask_sig;
  output s2mm_ioc_irq_set;
  output [7:0]Q;
  output [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ;
  output \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ;
  output [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ;
  output [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ;
  output prmry_resetn_i_reg;
  output prmry_resetn_i_reg_0;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  input m_axi_s2mm_aclk;
  input ch2_delay_count0;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ;
  input mm2s_irqdelay_wren;
  input mm2s_packet_sof;
  input [15:0]mm2s_dmacr;
  input ch1_thresh_count1;
  input out;
  input mm2s_tstvect_fsync;
  input ch1_delay_zero;
  input [9:0]s2mm_dmacr;
  input s2mm_packet_sof;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0 ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 ;
  input s2mm_tstvect_fsync;
  input mask_fsync_out_i0;
  input mask_fsync_out_i;
  input mask_fsync_out_i0_0;
  input mask_fsync_out_i_1;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ;
  input [0:0]E;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ;

  wire [0:0]E;
  wire \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ;
  wire [6:0]L;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_count0;
  wire ch1_delay_zero;
  wire [6:0]ch1_dly_fast_cnt;
  wire ch1_dly_fast_incr;
  wire ch1_dly_irq_set;
  wire ch1_thresh_count1;
  wire ch2_delay_cnt_en;
  wire ch2_delay_count0;
  wire [6:0]ch2_dly_fast_cnt;
  wire ch2_dly_fast_incr;
  wire ch2_dly_irq_set;
  wire ch2_irqthresh_decr_mask_sig;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire mask_fsync_out_i;
  wire mask_fsync_out_i0;
  wire mask_fsync_out_i0_0;
  wire mask_fsync_out_i_1;
  wire [15:0]mm2s_dmacr;
  wire mm2s_ioc_irq_set;
  wire mm2s_irqdelay_wren;
  wire mm2s_packet_sof;
  wire mm2s_tstvect_fsync;
  wire out;
  wire [7:0]p_2_in;
  wire [7:0]plusOp;
  wire [7:0]plusOp__0;
  wire prmry_resetn_i_reg;
  wire prmry_resetn_i_reg_0;
  wire [9:0]s2mm_dmacr;
  wire s2mm_ioc_irq_set;
  wire s2mm_packet_sof;
  wire s2mm_tstvect_fsync;

  LUT4 #(
    .INIT(16'h08C8)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_1 
       (.I0(mask_fsync_out_i0),
        .I1(out),
        .I2(mask_fsync_out_i),
        .I3(mm2s_ioc_irq_set),
        .O(prmry_resetn_i_reg));
  LUT4 #(
    .INIT(16'h08C8)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_1 
       (.I0(mask_fsync_out_i0_0),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 ),
        .I2(mask_fsync_out_i_1),
        .I3(s2mm_ioc_irq_set),
        .O(prmry_resetn_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 
       (.I0(L[1]),
        .I1(L[0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2 
       (.I0(L[5]),
        .I1(L[3]),
        .I2(L[2]),
        .I3(L[4]),
        .I4(L[6]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 
       (.I0(L[2]),
        .I1(L[0]),
        .I2(L[1]),
        .O(ch1_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[2]),
        .I3(L[3]),
        .O(ch1_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[3]),
        .I3(L[2]),
        .I4(L[4]),
        .O(ch1_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[4]),
        .I3(L[2]),
        .I4(L[3]),
        .I5(L[5]),
        .O(ch1_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ),
        .I1(L[5]),
        .I2(L[3]),
        .I3(L[2]),
        .I4(L[4]),
        .I5(L[6]),
        .O(ch1_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4 
       (.I0(L[0]),
        .I1(L[1]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[0]),
        .Q(L[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[1]),
        .Q(L[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[2]),
        .Q(L[2]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[3]),
        .Q(L[3]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[4]),
        .Q(L[4]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[5]),
        .Q(L[5]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[6]),
        .Q(L[6]),
        .S(SR));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1 
       (.I0(L[6]),
        .I1(L[4]),
        .I2(L[2]),
        .I3(L[3]),
        .I4(L[5]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ),
        .O(ch1_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_incr),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ),
        .Q(ch1_delay_cnt_en),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ),
        .I1(Q[6]),
        .O(plusOp[6]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ),
        .I2(ch1_delay_cnt_en),
        .I3(mm2s_irqdelay_wren),
        .I4(mm2s_packet_sof),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2 
       (.I0(Q[6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ),
        .I2(Q[7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 
       (.I0(Q[7]),
        .I1(mm2s_dmacr[15]),
        .I2(Q[6]),
        .I3(mm2s_dmacr[14]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1 
       (.I0(ch1_delay_zero),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ),
        .O(ch1_delay_count0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 
       (.I0(Q[7]),
        .I1(mm2s_dmacr[15]),
        .I2(Q[6]),
        .I3(mm2s_dmacr[14]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ),
        .I1(Q[1]),
        .I2(mm2s_dmacr[9]),
        .I3(Q[0]),
        .I4(mm2s_dmacr[8]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 
       (.I0(Q[4]),
        .I1(mm2s_dmacr[12]),
        .I2(Q[3]),
        .I3(mm2s_dmacr[11]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 
       (.I0(Q[5]),
        .I1(mm2s_dmacr[13]),
        .I2(Q[2]),
        .I3(mm2s_dmacr[10]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_delay_count0),
        .Q(ch1_dly_irq_set),
        .R(SR));
  LUT5 #(
    .INIT(32'h40000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1 
       (.I0(ch1_thresh_count1),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0 ),
        .I2(out),
        .I3(mm2s_tstvect_fsync),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ),
        .Q(mm2s_ioc_irq_set),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[0]_i_1 
       (.I0(mm2s_dmacr[0]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .O(p_2_in[0]));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(mm2s_dmacr[1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[1]));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I3(mm2s_dmacr[2]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I4(mm2s_dmacr[3]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[3]));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ),
        .I2(mm2s_dmacr[4]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[4]));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I3(mm2s_dmacr[5]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[5]));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I4(mm2s_dmacr[6]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .I3(mm2s_dmacr[7]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I5(ch1_thresh_count1),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[0]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[1]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[2]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[3]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[4]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[5]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[6]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[7]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch2_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch2_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .O(ch2_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .O(ch2_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .O(ch2_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .O(ch2_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .O(ch2_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[0]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[1]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[2]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[3]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[4]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[5]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[6]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ),
        .O(ch2_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_incr),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ),
        .Q(ch2_delay_cnt_en),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .O(plusOp__0[6]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[0]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[1]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[2]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[3]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[4]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[6]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[7]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFFFF66F6FFFFFFFF)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6 
       (.I0(s2mm_dmacr[8]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .I3(s2mm_dmacr[9]),
        .I4(s2mm_packet_sof),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_delay_count0),
        .Q(ch2_dly_irq_set),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 ),
        .I2(s2mm_tstvect_fsync),
        .I3(ch2_irqthresh_decr_mask_sig),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ),
        .Q(s2mm_ioc_irq_set),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0 ),
        .Q(ch2_irqthresh_decr_mask_sig),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .I1(s2mm_dmacr[0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hF44F4444)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .I1(s2mm_dmacr[1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .I4(s2mm_dmacr[2]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .I5(s2mm_dmacr[3]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA6FFFFAAA60000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .I5(s2mm_dmacr[4]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_2_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .I4(s2mm_dmacr[5]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .I3(s2mm_dmacr[6]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .I4(s2mm_dmacr[7]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA2AAAAAAAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_lite_if" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_lite_if
   (s_axi_lite_rdata,
    D,
    out,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]_0 ,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]_0 ,
    mm2s_axi2ip_wrce,
    \dmacr_i_reg[2] ,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0 ,
    irqdelay_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ,
    irqthresh_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]_0 ,
    \dmacr_i_reg[2]_0 ,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 ,
    s2mm_axi2ip_wrce,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    prmry_reset2_0,
    m_axi_s2mm_aclk,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    s_axi_lite_resetn,
    s_axi_lite_bready,
    s_axi_lite_rready,
    mm2s_prmry_resetn,
    mm2s_soft_reset,
    stop,
    mm2s_dmacr,
    mm2s_ioc_irq_set,
    mm2s_dmasr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1 ,
    ioc_irq_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ,
    dly_irq_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 ,
    ch1_irqdelay_status,
    s2mm_dmacr,
    s2mm_prmry_resetn,
    s2mm_soft_reset,
    \dmacr_i_reg[0] ,
    s2mm_ioc_irq_set,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ,
    s2mm_dmasr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_2 ,
    dma_interr_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ,
    \GEN_FOR_FLUSH.fsize_err_reg ,
    lsize_err_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1 ,
    lsize_more_err_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 ,
    ch2_irqdelay_status,
    ch1_dly_irq_set,
    fsize_mismatch_err,
    s2mm_fsize_more_or_sof_late,
    s2mm_dma_interr_set_minus_frame_errors,
    lsize_mismatch_err,
    ch2_dly_irq_set,
    lsize_more_mismatch_err,
    s_axi_lite_araddr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 );
  output [31:0]s_axi_lite_rdata;
  output [31:0]D;
  output [1:0]out;
  output [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]_0 ;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]_0 ;
  output [6:0]mm2s_axi2ip_wrce;
  output \dmacr_i_reg[2] ;
  output [23:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0 ;
  output irqdelay_wren_i0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  output irqthresh_wren_i0;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]_0 ;
  output \dmacr_i_reg[2]_0 ;
  output [31:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 ;
  output [5:0]s2mm_axi2ip_wrce;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input prmry_reset2_0;
  input m_axi_s2mm_aclk;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input s_axi_lite_resetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input mm2s_prmry_resetn;
  input mm2s_soft_reset;
  input stop;
  input [17:0]mm2s_dmacr;
  input mm2s_ioc_irq_set;
  input mm2s_dmasr;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1 ;
  input ioc_irq_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ;
  input dly_irq_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ;
  input [16:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 ;
  input [7:0]ch1_irqdelay_status;
  input [20:0]s2mm_dmacr;
  input s2mm_prmry_resetn;
  input s2mm_soft_reset;
  input \dmacr_i_reg[0] ;
  input s2mm_ioc_irq_set;
  input [15:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ;
  input [15:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ;
  input [0:0]s2mm_dmasr;
  input [3:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ;
  input [12:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 ;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_2 ;
  input dma_interr_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0 ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ;
  input \GEN_FOR_FLUSH.fsize_err_reg ;
  input lsize_err_reg;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  input ioc_irq_reg_0;
  input dly_irq_reg_0;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1 ;
  input lsize_more_err_reg;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 ;
  input [7:0]ch2_irqdelay_status;
  input ch1_dly_irq_set;
  input fsize_mismatch_err;
  input s2mm_fsize_more_or_sof_late;
  input s2mm_dma_interr_set_minus_frame_errors;
  input lsize_mismatch_err;
  input ch2_dly_irq_set;
  input lsize_more_mismatch_err;
  input [5:0]s_axi_lite_araddr;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 ;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 ;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 ;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 ;

  wire \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_2_n_0 ;
  wire [31:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_6_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_6_n_0 ;
  wire \GEN_FOR_FLUSH.fsize_err_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]_0 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 ;
  wire [16:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 ;
  wire [12:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1 ;
  wire [15:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ;
  wire [15:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_2 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ;
  wire [3:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0 ;
  wire [0:0]SR;
  wire arvalid;
  wire [7:2]awaddr;
  wire awvalid;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_mm2s_cdc_tig;
  wire \axi2ip_rdaddr_captured_reg_n_0_[4] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[5] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[6] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[7] ;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_s2mm_cdc_tig;
  wire [7:2]axi2ip_wraddr_captured;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_s2mm_cdc_tig;
  wire bvalid_out_i_i_1_n_0;
  wire ch1_dly_irq_set;
  wire [7:0]ch1_irqdelay_status;
  wire ch2_dly_irq_set;
  wire [7:0]ch2_irqdelay_status;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dma_interr_reg;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire fsize_mismatch_err;
  wire [23:0]in0;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire [31:0]ip2axi_rddata_captured;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_d1;
  wire ip2axi_rddata_captured_inferred__0_i_33_n_0;
  wire ip2axi_rddata_captured_inferred__0_i_34_n_0;
  wire ip2axi_rddata_captured_inferred__0_i_35_n_0;
  wire ip2axi_rddata_captured_inferred__0_i_36_n_0;
  wire ip2axi_rddata_captured_inferred__0_i_37_n_0;
  wire ip2axi_rddata_captured_inferred__0_i_38_n_0;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_s2mm_cdc_tig;
  wire ip2axi_rddata_int_inferred_i_33__0_n_0;
  wire ip2axi_rddata_int_inferred_i_34__0_n_0;
  wire ip2axi_rddata_int_inferred_i_34_n_0;
  wire ip2axi_rddata_int_inferred_i_35__0_n_0;
  wire ip2axi_rddata_int_inferred_i_35_n_0;
  wire ip2axi_rddata_int_inferred_i_36__0_n_0;
  wire ip2axi_rddata_int_inferred_i_37__0_n_0;
  wire ip2axi_rddata_int_inferred_i_37_n_0;
  wire ip2axi_rddata_int_inferred_i_38__0_n_0;
  wire ip2axi_rddata_int_inferred_i_38_n_0;
  wire ip2axi_rddata_int_inferred_i_39__0_n_0;
  wire ip2axi_rddata_int_inferred_i_39_n_0;
  wire ip2axi_rddata_int_inferred_i_40__0_n_0;
  wire ip2axi_rddata_int_inferred_i_41__0_n_0;
  wire ip2axi_rddata_int_inferred_i_42__0_n_0;
  wire ip2axi_rddata_int_inferred_i_43__0_n_0;
  wire ip2axi_rddata_int_inferred_i_44__0_n_0;
  wire ip2axi_rddata_int_inferred_i_45__0_n_0;
  wire ip2axi_rddata_int_inferred_i_46__0_n_0;
  wire ip2axi_rddata_int_inferred_i_47__0_n_0;
  wire ip2axi_rddata_int_inferred_i_48__0_n_0;
  wire ip2axi_rddata_int_inferred_i_49__0_n_0;
  wire ip2axi_rddata_int_inferred_i_50__0_n_0;
  wire ip2axi_rddata_int_inferred_i_51__0_n_0;
  wire ip2axi_rddata_int_inferred_i_52__0_n_0;
  wire ip2axi_rddata_int_inferred_i_53__0_n_0;
  wire ip2axi_rddata_int_inferred_i_54__0_n_0;
  wire ip2axi_rddata_int_inferred_i_55__0_n_0;
  wire ip2axi_rddata_int_inferred_i_56_n_0;
  wire ip2axi_rddata_int_inferred_i_57_n_0;
  wire ip2axi_rddata_int_inferred_i_58_n_0;
  wire ip2axi_rddata_int_inferred_i_59_n_0;
  wire ip2axi_rddata_int_inferred_i_60_n_0;
  wire ip2axi_rddata_int_inferred_i_61_n_0;
  wire ip2axi_rddata_int_inferred_i_62_n_0;
  wire ip2axi_rddata_int_inferred_i_63_n_0;
  wire ip2axi_rddata_int_inferred_i_64_n_0;
  wire ip2axi_rddata_int_inferred_i_65_n_0;
  wire ip2axi_rddata_int_inferred_i_66_n_0;
  wire ip2axi_rddata_int_inferred_i_67_n_0;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire lite_wr_addr_phase_finished_data_phase_started_i_1_n_0;
  wire lsize_err_reg;
  wire lsize_mismatch_err;
  wire lsize_more_err_reg;
  wire lsize_more_mismatch_err;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire [6:0]mm2s_axi2ip_wrce;
  (* async_reg = "true" *) wire [31:0]mm2s_axi2ip_wrdata_cdc_tig;
  wire [17:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_ioc_irq_set;
  wire [31:0]mm2s_ip2axi_rddata_d1;
  wire mm2s_prmry_resetn;
  wire mm2s_soft_reset;
  wire [5:0]p_1_in;
  wire prepare_wrce;
  wire prepare_wrce_d1;
  wire prepare_wrce_pulse_lite;
  wire prepare_wrce_pulse_lite_d6;
  wire prmry_reset2;
  wire prmry_reset2_0;
  wire read_has_started_i;
  wire read_has_started_i_i_1_n_0;
  wire [5:0]s2mm_axi2ip_wrce;
  (* async_reg = "true" *) wire [31:0]s2mm_axi2ip_wrdata_cdc_tig;
  wire s2mm_dma_interr_set_minus_frame_errors;
  wire [20:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_fsize_more_or_sof_late;
  wire s2mm_ioc_irq_set;
  wire [31:0]s2mm_ip2axi_rddata_d1;
  wire s2mm_prmry_resetn;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire sig_arvalid_arrived_d1;
  wire sig_arvalid_arrived_d1_i_1_n_0;
  wire sig_arvalid_arrived_d4;
  wire sig_arvalid_detected__0;
  wire sig_awvalid_arrived_d1;
  wire sig_awvalid_arrived_d1_i_1_n_0;
  wire sig_awvalid_detected__0;
  wire [3:2]sig_axi2ip_lite_rdaddr;
  wire stop;
  wire [31:0]wdata;
  wire write_has_started;
  wire write_has_started_i_1_n_0;
  wire wvalid;

  assign D[31:0] = mm2s_axi2ip_wrdata_cdc_tig;
  assign \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]_0 [31:0] = s2mm_axi2ip_wrdata_cdc_tig;
  assign out[1:0] = axi2ip_rdaddr_captured_mm2s_cdc_tig[3:2];
  assign s_axi_lite_rdata[31:0] = ip2axi_rddata_captured_d1;
  LUT2 #(
    .INIT(4'h8)) 
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_2 
       (.I0(axi2ip_wraddr_captured_mm2s_cdc_tig[4]),
        .I1(axi2ip_wraddr_captured_mm2s_cdc_tig[6]),
        .O(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_6 
       (.I0(s2mm_axi2ip_wrdata_cdc_tig[29]),
        .I1(s2mm_dmacr[18]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_6 
       (.I0(s2mm_axi2ip_wrdata_cdc_tig[21]),
        .I1(s2mm_dmacr[10]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_6_n_0 ));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized1_77 \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I 
       (.D({mm2s_axi2ip_wrdata_cdc_tig[23:16],mm2s_axi2ip_wrdata_cdc_tig[13:12],mm2s_axi2ip_wrdata_cdc_tig[0]}),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] (\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_2_n_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]_0 ),
        .SR(SR),
        .ch1_dly_irq_set(ch1_dly_irq_set),
        .dly_irq_reg(dly_irq_reg),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .ioc_irq_reg(ioc_irq_reg),
        .lite_wr_addr_phase_finished_data_phase_started(lite_wr_addr_phase_finished_data_phase_started),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_dmacr(mm2s_dmacr[1:0]),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(axi2ip_wraddr_captured_mm2s_cdc_tig),
        .prepare_wrce_d1(prepare_wrce_d1),
        .prmry_reset2(prmry_reset2),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .stop(stop),
        .wvalid(wvalid));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized1_78 \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I 
       (.\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 ({s2mm_axi2ip_wrdata_cdc_tig[31:15],s2mm_axi2ip_wrdata_cdc_tig[13:11],s2mm_axi2ip_wrdata_cdc_tig[8:7],s2mm_axi2ip_wrdata_cdc_tig[4],s2mm_axi2ip_wrdata_cdc_tig[0]}),
        .\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_1 (\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_6_n_0 ),
        .\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0_0 (\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_6_n_0 ),
        .\GEN_FOR_FLUSH.fsize_err_reg (\GEN_FOR_FLUSH.fsize_err_reg ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 ),
        .SR(SR),
        .ch2_dly_irq_set(ch2_dly_irq_set),
        .dly_irq_reg(dly_irq_reg_0),
        .dma_interr_reg(dma_interr_reg),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2]_0 ),
        .fsize_mismatch_err(fsize_mismatch_err),
        .ioc_irq_reg(ioc_irq_reg_0),
        .irqdelay_wren_i0(irqdelay_wren_i0),
        .irqthresh_wren_i0(irqthresh_wren_i0),
        .lite_wr_addr_phase_finished_data_phase_started(lite_wr_addr_phase_finished_data_phase_started),
        .lsize_err_reg(lsize_err_reg),
        .lsize_mismatch_err(lsize_mismatch_err),
        .lsize_more_err_reg(lsize_more_err_reg),
        .lsize_more_mismatch_err(lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(axi2ip_wraddr_captured_s2mm_cdc_tig),
        .prepare_wrce_d1(prepare_wrce_d1),
        .prmry_reset2_0(prmry_reset2_0),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dma_interr_set_minus_frame_errors(s2mm_dma_interr_set_minus_frame_errors),
        .s2mm_dmacr({s2mm_dmacr[20:5],s2mm_dmacr[2],s2mm_dmacr[0]}),
        .s2mm_fsize_more_or_sof_late(s2mm_fsize_more_or_sof_late),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .wvalid(wvalid));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.arready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d4),
        .Q(s_axi_lite_arready),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_axi2ip_lite_rdaddr[2]),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_axi2ip_lite_rdaddr[3]),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_axi2ip_lite_rdaddr[2]),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_axi2ip_lite_rdaddr[3]),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[2]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[3]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[4]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[5]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[6]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[7]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[2]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[3]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[4]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[5]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[6]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[7]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[0]),
        .Q(ip2axi_rddata_captured_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[10]),
        .Q(ip2axi_rddata_captured_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[11]),
        .Q(ip2axi_rddata_captured_d1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[12]),
        .Q(ip2axi_rddata_captured_d1[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[13]),
        .Q(ip2axi_rddata_captured_d1[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[14]),
        .Q(ip2axi_rddata_captured_d1[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[15]),
        .Q(ip2axi_rddata_captured_d1[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[16]),
        .Q(ip2axi_rddata_captured_d1[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[17]),
        .Q(ip2axi_rddata_captured_d1[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[18]),
        .Q(ip2axi_rddata_captured_d1[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[19]),
        .Q(ip2axi_rddata_captured_d1[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[1]),
        .Q(ip2axi_rddata_captured_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[20]),
        .Q(ip2axi_rddata_captured_d1[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[21]),
        .Q(ip2axi_rddata_captured_d1[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[22]),
        .Q(ip2axi_rddata_captured_d1[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[23]),
        .Q(ip2axi_rddata_captured_d1[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[24]),
        .Q(ip2axi_rddata_captured_d1[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[25]),
        .Q(ip2axi_rddata_captured_d1[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[26]),
        .Q(ip2axi_rddata_captured_d1[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[27]),
        .Q(ip2axi_rddata_captured_d1[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[28]),
        .Q(ip2axi_rddata_captured_d1[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[29]),
        .Q(ip2axi_rddata_captured_d1[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[2]),
        .Q(ip2axi_rddata_captured_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[30]),
        .Q(ip2axi_rddata_captured_d1[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[31]),
        .Q(ip2axi_rddata_captured_d1[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[3]),
        .Q(ip2axi_rddata_captured_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[4]),
        .Q(ip2axi_rddata_captured_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[5]),
        .Q(ip2axi_rddata_captured_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[6]),
        .Q(ip2axi_rddata_captured_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[7]),
        .Q(ip2axi_rddata_captured_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[8]),
        .Q(ip2axi_rddata_captured_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[9]),
        .Q(ip2axi_rddata_captured_d1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[0]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[10]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[11]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[12]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[13]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[14]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[15]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[16]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[17]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[18]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[19]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[1]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[20]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[21]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[22]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[23]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[24]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[25]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[26]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[27]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[28]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[29]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[2]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[30]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[31]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[3]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[4]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[5]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[6]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[7]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[8]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[9]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[0]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[10]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[11]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[12]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[13]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[14]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[15]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[16]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[17]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[18]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[19]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[1]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[20]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[21]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[22]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[23]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[24]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[25]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[26]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[27]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[28]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[29]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[2]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[30]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[31]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[3]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[4]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[5]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[6]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[7]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[8]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[9]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[0]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[10]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[11]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[12]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[13]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[14]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[15]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[16]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[17]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[18]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[19]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[1]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[20]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[21]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[22]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[23]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[24]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[25]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[26]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[27]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[28]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[29]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[2]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[30]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[31]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[3]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[4]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[5]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[6]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[7]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[8]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[9]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [0]),
        .Q(mm2s_ip2axi_rddata_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [10]),
        .Q(mm2s_ip2axi_rddata_d1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [11]),
        .Q(mm2s_ip2axi_rddata_d1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [12]),
        .Q(mm2s_ip2axi_rddata_d1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [13]),
        .Q(mm2s_ip2axi_rddata_d1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [14]),
        .Q(mm2s_ip2axi_rddata_d1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [15]),
        .Q(mm2s_ip2axi_rddata_d1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [16]),
        .Q(mm2s_ip2axi_rddata_d1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [17]),
        .Q(mm2s_ip2axi_rddata_d1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [18]),
        .Q(mm2s_ip2axi_rddata_d1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [19]),
        .Q(mm2s_ip2axi_rddata_d1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [1]),
        .Q(mm2s_ip2axi_rddata_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [20]),
        .Q(mm2s_ip2axi_rddata_d1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [21]),
        .Q(mm2s_ip2axi_rddata_d1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [22]),
        .Q(mm2s_ip2axi_rddata_d1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [23]),
        .Q(mm2s_ip2axi_rddata_d1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [24]),
        .Q(mm2s_ip2axi_rddata_d1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [25]),
        .Q(mm2s_ip2axi_rddata_d1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [26]),
        .Q(mm2s_ip2axi_rddata_d1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [27]),
        .Q(mm2s_ip2axi_rddata_d1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [28]),
        .Q(mm2s_ip2axi_rddata_d1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [29]),
        .Q(mm2s_ip2axi_rddata_d1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [2]),
        .Q(mm2s_ip2axi_rddata_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [30]),
        .Q(mm2s_ip2axi_rddata_d1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [31]),
        .Q(mm2s_ip2axi_rddata_d1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [3]),
        .Q(mm2s_ip2axi_rddata_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [4]),
        .Q(mm2s_ip2axi_rddata_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [5]),
        .Q(mm2s_ip2axi_rddata_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [6]),
        .Q(mm2s_ip2axi_rddata_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [7]),
        .Q(mm2s_ip2axi_rddata_d1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [8]),
        .Q(mm2s_ip2axi_rddata_d1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [9]),
        .Q(mm2s_ip2axi_rddata_d1[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1 
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(wvalid),
        .O(prepare_wrce));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce),
        .Q(prepare_wrce_d1),
        .R(SR));
  (* srl_name = "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(prepare_wrce_pulse_lite),
        .Q(prepare_wrce_pulse_lite_d6));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1 
       (.I0(wvalid),
        .I1(lite_wr_addr_phase_finished_data_phase_started),
        .I2(prepare_wrce_d1),
        .O(prepare_wrce_pulse_lite));
  LUT4 #(
    .INIT(16'h0C88)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1 
       (.I0(s_axi_lite_arready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_rready),
        .I3(s_axi_lite_rvalid),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ),
        .Q(s_axi_lite_rvalid),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[0]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[10]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[11]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[12]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[13]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[14]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[15]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[16]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[17]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[18]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[19]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[1]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[20]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[21]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[22]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[23]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[24]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[25]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[26]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[27]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[28]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[29]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[2]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[30]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[31]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[3]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[4]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[5]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[6]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[7]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[8]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[9]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [0]),
        .Q(s2mm_ip2axi_rddata_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [10]),
        .Q(s2mm_ip2axi_rddata_d1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [11]),
        .Q(s2mm_ip2axi_rddata_d1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [12]),
        .Q(s2mm_ip2axi_rddata_d1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [13]),
        .Q(s2mm_ip2axi_rddata_d1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [14]),
        .Q(s2mm_ip2axi_rddata_d1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [15]),
        .Q(s2mm_ip2axi_rddata_d1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [16]),
        .Q(s2mm_ip2axi_rddata_d1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [17]),
        .Q(s2mm_ip2axi_rddata_d1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [18]),
        .Q(s2mm_ip2axi_rddata_d1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [19]),
        .Q(s2mm_ip2axi_rddata_d1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [1]),
        .Q(s2mm_ip2axi_rddata_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [20]),
        .Q(s2mm_ip2axi_rddata_d1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [21]),
        .Q(s2mm_ip2axi_rddata_d1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [22]),
        .Q(s2mm_ip2axi_rddata_d1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [23]),
        .Q(s2mm_ip2axi_rddata_d1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [24]),
        .Q(s2mm_ip2axi_rddata_d1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [25]),
        .Q(s2mm_ip2axi_rddata_d1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [26]),
        .Q(s2mm_ip2axi_rddata_d1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [27]),
        .Q(s2mm_ip2axi_rddata_d1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [28]),
        .Q(s2mm_ip2axi_rddata_d1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [29]),
        .Q(s2mm_ip2axi_rddata_d1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [2]),
        .Q(s2mm_ip2axi_rddata_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [30]),
        .Q(s2mm_ip2axi_rddata_d1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [31]),
        .Q(s2mm_ip2axi_rddata_d1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [3]),
        .Q(s2mm_ip2axi_rddata_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [4]),
        .Q(s2mm_ip2axi_rddata_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [5]),
        .Q(s2mm_ip2axi_rddata_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [6]),
        .Q(s2mm_ip2axi_rddata_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [7]),
        .Q(s2mm_ip2axi_rddata_d1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [8]),
        .Q(s2mm_ip2axi_rddata_d1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [9]),
        .Q(s2mm_ip2axi_rddata_d1[9]),
        .R(1'b0));
  (* srl_name = "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(sig_arvalid_arrived_d1),
        .Q(sig_arvalid_arrived_d4));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.wready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce_pulse_lite_d6),
        .Q(s_axi_lite_wready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(p_1_in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(p_1_in[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(p_1_in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(p_1_in[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(p_1_in[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(p_1_in[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[0]),
        .Q(awaddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[1]),
        .Q(awaddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[2]),
        .Q(awaddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[3]),
        .Q(awaddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[4]),
        .Q(awaddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[5]),
        .Q(awaddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awready_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_detected__0),
        .Q(s_axi_lite_awready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[0]),
        .Q(sig_axi2ip_lite_rdaddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[1]),
        .Q(sig_axi2ip_lite_rdaddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[2]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[3]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[4]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[5]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[2]),
        .Q(axi2ip_wraddr_captured[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[3]),
        .Q(axi2ip_wraddr_captured[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[4]),
        .Q(axi2ip_wraddr_captured[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[5]),
        .Q(axi2ip_wraddr_captured[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[6]),
        .Q(axi2ip_wraddr_captured[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[7]),
        .Q(axi2ip_wraddr_captured[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0C88)) 
    bvalid_out_i_i_1
       (.I0(s_axi_lite_wready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_bready),
        .I3(s_axi_lite_bvalid),
        .O(bvalid_out_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    bvalid_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(bvalid_out_i_i_1_n_0),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    ip2axi_rddata_captured_inferred__0_i_1
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[31]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[31]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[31]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    ip2axi_rddata_captured_inferred__0_i_10
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[22]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[22]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[22]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    ip2axi_rddata_captured_inferred__0_i_11
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[21]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[21]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_12
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [4]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[20]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[20]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_13
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [3]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[19]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[19]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_14
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [2]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[18]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[18]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_15
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [1]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[17]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[17]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_16
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [0]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[16]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[16]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[16]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    ip2axi_rddata_captured_inferred__0_i_17
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[15]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[15]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[15]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    ip2axi_rddata_captured_inferred__0_i_18
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[14]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[14]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[14]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    ip2axi_rddata_captured_inferred__0_i_19
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[13]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[13]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[13]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_captured_inferred__0_i_2
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[30]),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[30]),
        .I4(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .O(ip2axi_rddata_captured[30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_20
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 [4]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[12]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[12]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_21
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 [3]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[11]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[11]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_22
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 [2]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[10]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[10]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_23
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 [1]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[9]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[9]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_24
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 [0]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[8]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[8]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[8]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    ip2axi_rddata_captured_inferred__0_i_25
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[7]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[7]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[7]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_captured_inferred__0_i_26
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[6]),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[6]),
        .I4(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .O(ip2axi_rddata_captured[6]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    ip2axi_rddata_captured_inferred__0_i_27
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[5]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[5]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ip2axi_rddata_captured_inferred__0_i_28
       (.I0(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[4]),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[4]),
        .I3(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .I4(ip2axi_rddata_captured_inferred__0_i_38_n_0),
        .I5(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .O(ip2axi_rddata_captured[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_29
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [3]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[3]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[3]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_captured_inferred__0_i_3
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[29]),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[29]),
        .I4(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .O(ip2axi_rddata_captured[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_30
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [2]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[2]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[2]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_31
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [1]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[1]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[1]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_32
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [0]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[0]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[0]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[0]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ip2axi_rddata_captured_inferred__0_i_33
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(sig_axi2ip_lite_rdaddr[3]),
        .I5(sig_axi2ip_lite_rdaddr[2]),
        .O(ip2axi_rddata_captured_inferred__0_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h38AC)) 
    ip2axi_rddata_captured_inferred__0_i_34
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .O(ip2axi_rddata_captured_inferred__0_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h03E3)) 
    ip2axi_rddata_captured_inferred__0_i_35
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured_inferred__0_i_35_n_0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    ip2axi_rddata_captured_inferred__0_i_36
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(sig_axi2ip_lite_rdaddr[3]),
        .I5(sig_axi2ip_lite_rdaddr[2]),
        .O(ip2axi_rddata_captured_inferred__0_i_36_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ip2axi_rddata_captured_inferred__0_i_37
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(sig_axi2ip_lite_rdaddr[3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [1]),
        .O(ip2axi_rddata_captured_inferred__0_i_37_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ip2axi_rddata_captured_inferred__0_i_38
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(sig_axi2ip_lite_rdaddr[3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [4]),
        .O(ip2axi_rddata_captured_inferred__0_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_4
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [4]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[28]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[28]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_5
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [3]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[27]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[27]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_6
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [2]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[26]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[26]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ip2axi_rddata_captured_inferred__0_i_7
       (.I0(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[25]),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[25]),
        .I3(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .I4(ip2axi_rddata_captured_inferred__0_i_37_n_0),
        .I5(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .O(ip2axi_rddata_captured[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_8
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [0]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[24]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[24]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[24]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    ip2axi_rddata_captured_inferred__0_i_9
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[23]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[23]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_1
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(mm2s_dmacr[17]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch1_irqdelay_status[7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [16]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_10
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(mm2s_dmacr[8]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [7]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_10__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_dmacr[11]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [22]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_11
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(mm2s_dmacr[7]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [6]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_11__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_dmacr[10]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [21]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_12
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(mm2s_dmacr[6]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [5]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_12__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_dmacr[9]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [20]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_13
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(mm2s_dmacr[5]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [4]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_13__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_dmacr[8]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [19]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_14
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(mm2s_dmacr[4]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [3]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_14__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_dmacr[7]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [18]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_15
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(mm2s_dmacr[3]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [2]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_15__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_dmacr[6]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [17]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_16
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(mm2s_dmacr[2]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [1]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_16__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_dmacr[5]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [16]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [16]));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    ip2axi_rddata_int_inferred_i_17
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .O(in0[7]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_17__0
       (.I0(ip2axi_rddata_int_inferred_i_36__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [15]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [15]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [15]));
  LUT6 #(
    .INIT(64'hAAAAAAAA8080A000)) 
    ip2axi_rddata_int_inferred_i_18
       (.I0(ip2axi_rddata_int_inferred_i_37_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ),
        .I2(ip2axi_rddata_int_inferred_i_38_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 [4]),
        .I4(ip2axi_rddata_int_inferred_i_39_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ),
        .O(in0[6]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_18__0
       (.I0(ip2axi_rddata_int_inferred_i_38__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [14]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [14]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [14]));
  LUT6 #(
    .INIT(64'hAAAAAAAA8080A000)) 
    ip2axi_rddata_int_inferred_i_19
       (.I0(ip2axi_rddata_int_inferred_i_37_n_0),
        .I1(dly_irq_reg),
        .I2(ip2axi_rddata_int_inferred_i_38_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 [3]),
        .I4(ip2axi_rddata_int_inferred_i_39_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]_0 ),
        .O(in0[5]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_19__0
       (.I0(ip2axi_rddata_int_inferred_i_39__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [13]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [13]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_1__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_dmacr[20]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(ch2_irqdelay_status[7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [31]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_2
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(mm2s_dmacr[16]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch1_irqdelay_status[6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [15]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_20
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 [2]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ioc_irq_reg),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .O(in0[4]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_20__0
       (.I0(ip2axi_rddata_int_inferred_i_40__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_41__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [12]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_21__0
       (.I0(ip2axi_rddata_int_inferred_i_42__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_43__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [11]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_22__0
       (.I0(ip2axi_rddata_int_inferred_i_44__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [10]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [10]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [10]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_23__0
       (.I0(ip2axi_rddata_int_inferred_i_45__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [9]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [9]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [9]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_24__0
       (.I0(ip2axi_rddata_int_inferred_i_46__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_47__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [8]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_25__0
       (.I0(ip2axi_rddata_int_inferred_i_48__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_49__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_26
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 [1]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .O(in0[3]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_26__0
       (.I0(ip2axi_rddata_int_inferred_i_50__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_51__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_27
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 [0]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .O(in0[2]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_27__0
       (.I0(ip2axi_rddata_int_inferred_i_52__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_53__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_28
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(mm2s_dmacr[1]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .O(in0[1]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_28__0
       (.I0(ip2axi_rddata_int_inferred_i_54__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_55__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [4]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_29__0
       (.I0(ip2axi_rddata_int_inferred_i_56_n_0),
        .I1(ip2axi_rddata_int_inferred_i_57_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_2__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_dmacr[19]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(ch2_irqdelay_status[6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [30]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_3
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(mm2s_dmacr[15]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch1_irqdelay_status[5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [14]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[21]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_30__0
       (.I0(ip2axi_rddata_int_inferred_i_58_n_0),
        .I1(ip2axi_rddata_int_inferred_i_59_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [2]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_31__0
       (.I0(ip2axi_rddata_int_inferred_i_60_n_0),
        .I1(ip2axi_rddata_int_inferred_i_61_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_32
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(mm2s_dmacr[0]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(mm2s_dmasr),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .O(in0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    ip2axi_rddata_int_inferred_i_32__0
       (.I0(ip2axi_rddata_int_inferred_i_62_n_0),
        .I1(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [0]),
        .I3(ip2axi_rddata_int_inferred_i_63_n_0),
        .I4(ip2axi_rddata_int_inferred_i_64_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [0]),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ip2axi_rddata_int_inferred_i_33
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    ip2axi_rddata_int_inferred_i_33__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_33__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ip2axi_rddata_int_inferred_i_34
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_34_n_0));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ip2axi_rddata_int_inferred_i_34__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_34__0_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ip2axi_rddata_int_inferred_i_35
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_35_n_0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    ip2axi_rddata_int_inferred_i_35__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_35__0_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    ip2axi_rddata_int_inferred_i_36
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_36__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_2 [1]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(lsize_more_err_reg),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [15]),
        .I5(ip2axi_rddata_int_inferred_i_64_n_0),
        .O(ip2axi_rddata_int_inferred_i_36__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ip2axi_rddata_int_inferred_i_37
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .O(ip2axi_rddata_int_inferred_i_37_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    ip2axi_rddata_int_inferred_i_37__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_37__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip2axi_rddata_int_inferred_i_38
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_38__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [7]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [14]),
        .I5(ip2axi_rddata_int_inferred_i_64_n_0),
        .O(ip2axi_rddata_int_inferred_i_38__0_n_0));
  LUT3 #(
    .INIT(8'hF4)) 
    ip2axi_rddata_int_inferred_i_39
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_39__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [6]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(dly_irq_reg_0),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [13]),
        .I5(ip2axi_rddata_int_inferred_i_64_n_0),
        .O(ip2axi_rddata_int_inferred_i_39__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_3__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_dmacr[18]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(ch2_irqdelay_status[5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [29]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_4
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(mm2s_dmacr[14]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch1_irqdelay_status[4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [13]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_40__0
       (.I0(ip2axi_rddata_int_inferred_i_64_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [12]),
        .I2(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [12]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [12]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_40__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_41__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [5]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(ioc_irq_reg_0),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [12]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_41__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_42__0
       (.I0(ip2axi_rddata_int_inferred_i_64_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [11]),
        .I2(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [11]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [11]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_42__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_43__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [4]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [11]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_43__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_44__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [3]),
        .I2(ip2axi_rddata_int_inferred_i_65_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [10]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [10]),
        .I5(ip2axi_rddata_int_inferred_i_64_n_0),
        .O(ip2axi_rddata_int_inferred_i_44__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_45__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [2]),
        .I2(ip2axi_rddata_int_inferred_i_65_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [9]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [9]),
        .I5(ip2axi_rddata_int_inferred_i_64_n_0),
        .O(ip2axi_rddata_int_inferred_i_45__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_46__0
       (.I0(ip2axi_rddata_int_inferred_i_64_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [8]),
        .I2(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [8]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [8]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_46__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_47__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [1]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(lsize_err_reg),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [8]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_47__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_48__0
       (.I0(ip2axi_rddata_int_inferred_i_64_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [7]),
        .I2(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [7]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_48__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_49__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [0]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_FOR_FLUSH.fsize_err_reg ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [7]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_49__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_4__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_dmacr[17]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(ch2_irqdelay_status[4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [28]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_5
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(mm2s_dmacr[13]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch1_irqdelay_status[3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [12]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_50__0
       (.I0(ip2axi_rddata_int_inferred_i_64_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [6]),
        .I2(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [6]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_50__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_51__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_dmacr[4]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [6]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_51__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_52__0
       (.I0(ip2axi_rddata_int_inferred_i_64_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [5]),
        .I2(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [5]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_52__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_53__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_dmacr[3]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [5]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_53__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_54__0
       (.I0(ip2axi_rddata_int_inferred_i_64_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [4]),
        .I2(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [4]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_54__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ip2axi_rddata_int_inferred_i_55
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_55__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_dmacr[2]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(dma_interr_reg),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [4]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_55__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_56
       (.I0(ip2axi_rddata_int_inferred_i_64_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [3]),
        .I2(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [3]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_56_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_57
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_2 [0]),
        .I2(ip2axi_rddata_int_inferred_i_66_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 [3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [3]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_57_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_58
       (.I0(ip2axi_rddata_int_inferred_i_64_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [2]),
        .I2(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [2]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_58_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_59
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_soft_reset),
        .I2(ip2axi_rddata_int_inferred_i_66_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_5__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_dmacr[16]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(ch2_irqdelay_status[3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [27]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_6
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(mm2s_dmacr[12]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch1_irqdelay_status[2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [11]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_60
       (.I0(ip2axi_rddata_int_inferred_i_64_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [1]),
        .I2(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [1]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_60_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_61
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_dmacr[1]),
        .I2(ip2axi_rddata_int_inferred_i_66_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_61_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_62
       (.I0(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I1(s2mm_dmasr),
        .I2(ip2axi_rddata_int_inferred_i_66_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [0]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_62_n_0));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    ip2axi_rddata_int_inferred_i_63
       (.I0(s2mm_dmacr[0]),
        .I1(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I5(ip2axi_rddata_int_inferred_i_67_n_0),
        .O(ip2axi_rddata_int_inferred_i_63_n_0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    ip2axi_rddata_int_inferred_i_64
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_64_n_0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    ip2axi_rddata_int_inferred_i_65
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_65_n_0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    ip2axi_rddata_int_inferred_i_66
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_66_n_0));
  LUT4 #(
    .INIT(16'h8880)) 
    ip2axi_rddata_int_inferred_i_67
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [0]),
        .O(ip2axi_rddata_int_inferred_i_67_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_6__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_dmacr[15]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(ch2_irqdelay_status[2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [26]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_7
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(mm2s_dmacr[11]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch1_irqdelay_status[1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [10]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_7__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_dmacr[14]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(ch2_irqdelay_status[1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [25]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_8
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(mm2s_dmacr[10]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch1_irqdelay_status[0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [9]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_8__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_dmacr[13]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(ch2_irqdelay_status[0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [24]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_9
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I1(mm2s_dmacr[9]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [8]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_9__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(s2mm_dmacr[12]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [23]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [23]));
  LUT4 #(
    .INIT(16'h00E0)) 
    lite_wr_addr_phase_finished_data_phase_started_i_1
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(s_axi_lite_awready),
        .I2(s_axi_lite_resetn),
        .I3(s_axi_lite_wready),
        .O(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lite_wr_addr_phase_finished_data_phase_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0),
        .Q(lite_wr_addr_phase_finished_data_phase_started),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000BA00BA00BA00)) 
    read_has_started_i_i_1
       (.I0(read_has_started_i),
        .I1(sig_arvalid_arrived_d1),
        .I2(arvalid),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_rready),
        .I5(s_axi_lite_rvalid),
        .O(read_has_started_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    read_has_started_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(read_has_started_i_i_1_n_0),
        .Q(read_has_started_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_arvalid_arrived_d1_i_1
       (.I0(arvalid),
        .I1(s_axi_lite_resetn),
        .I2(read_has_started_i),
        .O(sig_arvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_arvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d1_i_1_n_0),
        .Q(sig_arvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    sig_arvalid_detected
       (.I0(sig_arvalid_arrived_d1),
        .I1(arvalid),
        .I2(read_has_started_i),
        .O(sig_arvalid_detected__0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_awvalid_arrived_d1_i_1
       (.I0(awvalid),
        .I1(s_axi_lite_resetn),
        .I2(write_has_started),
        .O(sig_awvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_awvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_arrived_d1_i_1_n_0),
        .Q(sig_awvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    sig_awvalid_detected
       (.I0(write_has_started),
        .I1(awvalid),
        .I2(sig_awvalid_arrived_d1),
        .O(sig_awvalid_detected__0));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[0]),
        .Q(wdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[10]),
        .Q(wdata[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[11]),
        .Q(wdata[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[12]),
        .Q(wdata[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[13]),
        .Q(wdata[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[14]),
        .Q(wdata[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[15]),
        .Q(wdata[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[16]),
        .Q(wdata[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[17]),
        .Q(wdata[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[18]),
        .Q(wdata[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[19]),
        .Q(wdata[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[1]),
        .Q(wdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[20]),
        .Q(wdata[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[21]),
        .Q(wdata[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[22]),
        .Q(wdata[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[23]),
        .Q(wdata[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[24]),
        .Q(wdata[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[25]),
        .Q(wdata[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[26]),
        .Q(wdata[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[27]),
        .Q(wdata[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[28]),
        .Q(wdata[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[29]),
        .Q(wdata[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[2]),
        .Q(wdata[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[30]),
        .Q(wdata[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[31]),
        .Q(wdata[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[3]),
        .Q(wdata[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[4]),
        .Q(wdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[5]),
        .Q(wdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[6]),
        .Q(wdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[7]),
        .Q(wdata[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[8]),
        .Q(wdata[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[9]),
        .Q(wdata[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    write_has_started_i_1
       (.I0(write_has_started),
        .I1(awvalid),
        .I2(sig_awvalid_arrived_d1),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_bready),
        .I5(s_axi_lite_bvalid),
        .O(write_has_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    write_has_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(write_has_started_i_1_n_0),
        .Q(write_has_started),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_mm2s_axis_dwidth_converter" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_mm2s_axis_dwidth_converter
   (m_axis_mm2s_tready_i,
    Q,
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ,
    \state_reg[1] ,
    E,
    \state_reg[0] ,
    s_valid0,
    m_axis_mm2s_tlast,
    mm2s_dwidth_fifo_pipe_empty,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tlast_i,
    m_axis_mm2s_aclk,
    m_axis_fifo_ainit_nosync,
    m_axis_mm2s_tuser_i,
    SR,
    all_lines_xfred,
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 ,
    mm2s_fsync_out_i,
    out,
    mm2s_axis_resetn,
    mm2s_halt_reg,
    \sig_user_reg_out_reg[0] ,
    m_axis_mm2s_tready,
    \r0_keep_reg[3] ,
    \r0_data_reg[31] ,
    D,
    \FSM_onehot_state_reg[2] );
  output m_axis_mm2s_tready_i;
  output [0:0]Q;
  output \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ;
  output \state_reg[1] ;
  output [0:0]E;
  output \state_reg[0] ;
  output s_valid0;
  output m_axis_mm2s_tlast;
  output mm2s_dwidth_fifo_pipe_empty;
  output [23:0]m_axis_mm2s_tdata;
  output [2:0]m_axis_mm2s_tkeep;
  output [0:0]m_axis_mm2s_tuser;
  input m_axis_mm2s_tlast_i;
  input m_axis_mm2s_aclk;
  input m_axis_fifo_ainit_nosync;
  input m_axis_mm2s_tuser_i;
  input [0:0]SR;
  input all_lines_xfred;
  input \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 ;
  input mm2s_fsync_out_i;
  input [11:0]out;
  input mm2s_axis_resetn;
  input mm2s_halt_reg;
  input \sig_user_reg_out_reg[0] ;
  input m_axis_mm2s_tready;
  input [3:0]\r0_keep_reg[3] ;
  input [31:0]\r0_data_reg[31] ;
  input [0:0]D;
  input \FSM_onehot_state_reg[2] ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[2] ;
  wire \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_1 ;
  wire \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_3 ;
  wire \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 ;
  wire \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_10_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_11_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_12_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_9_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_3_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_4_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_5_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_6_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_3_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_4_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_5_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_6_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_n_1 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_n_2 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_n_3 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_1 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_2 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_3 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_1 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_2 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_3 ;
  wire M_AXIS_TLAST_D1;
  wire M_AXIS_TREADY_D1;
  wire M_AXIS_TVALID_D1;
  wire [0:0]Q;
  wire [0:0]SR;
  wire all_lines_xfred;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tready_i;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tuser_i;
  wire [12:1]minusOp;
  wire mm2s_axis_resetn;
  wire mm2s_dwidth_fifo_pipe_empty;
  wire mm2s_fsync_out_i;
  wire mm2s_halt_reg;
  wire [11:0]out;
  wire [31:0]\r0_data_reg[31] ;
  wire [3:0]\r0_keep_reg[3] ;
  wire s_valid0;
  wire \sig_user_reg_out_reg[0] ;
  wire \state_reg[0] ;
  wire \state_reg[1] ;
  wire [12:1]vsize_counter;
  wire [3:3]\NLW_GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_CO_UNCONNECTED ;

  zynq_base_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axis_dwidth_converter \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I 
       (.E(m_axis_mm2s_tready_i),
        .\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2] ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg_n_0 ),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tuser_i(m_axis_mm2s_tuser_i),
        .mm2s_axis_resetn(mm2s_axis_resetn),
        .mm2s_dwidth_fifo_pipe_empty(mm2s_dwidth_fifo_pipe_empty),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .mm2s_halt_reg(mm2s_halt_reg),
        .\r0_data_reg[31] (\r0_data_reg[31] ),
        .\r0_keep_reg[3] (\r0_keep_reg[3] ),
        .s_valid0(s_valid0),
        .\sig_user_reg_out_reg[0] (\sig_user_reg_out_reg[0] ),
        .\state_reg[0] (E),
        .\state_reg[0]_0 (\state_reg[0] ),
        .\state_reg[1] (\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_1 ),
        .\state_reg[1]_0 (\state_reg[1] ),
        .\state_reg[1]_1 (\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_1 ),
        .Q(M_AXIS_TLAST_D1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 ),
        .Q(M_AXIS_TREADY_D1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_3 ),
        .Q(M_AXIS_TVALID_D1),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(all_lines_xfred),
        .Q(\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg_n_0 ),
        .S(SR));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1 
       (.I0(minusOp[10]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(out[9]),
        .I3(mm2s_fsync_out_i),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1 
       (.I0(minusOp[11]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(out[10]),
        .I3(mm2s_fsync_out_i),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_10 
       (.I0(vsize_counter[11]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_11 
       (.I0(vsize_counter[10]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_12 
       (.I0(vsize_counter[9]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2 
       (.I0(mm2s_fsync_out_i),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(vsize_counter[4]),
        .I3(vsize_counter[8]),
        .I4(Q),
        .I5(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3 
       (.I0(minusOp[12]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(out[11]),
        .I3(mm2s_fsync_out_i),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4 
       (.I0(vsize_counter[6]),
        .I1(vsize_counter[7]),
        .I2(vsize_counter[3]),
        .I3(vsize_counter[12]),
        .I4(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5 
       (.I0(M_AXIS_TLAST_D1),
        .I1(M_AXIS_TREADY_D1),
        .I2(M_AXIS_TVALID_D1),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7 
       (.I0(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I1(Q),
        .I2(vsize_counter[8]),
        .I3(vsize_counter[4]),
        .I4(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8 
       (.I0(vsize_counter[10]),
        .I1(vsize_counter[1]),
        .I2(vsize_counter[5]),
        .I3(vsize_counter[9]),
        .I4(vsize_counter[2]),
        .I5(vsize_counter[11]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_9 
       (.I0(vsize_counter[12]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1 
       (.I0(minusOp[1]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(out[0]),
        .I3(mm2s_fsync_out_i),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1 
       (.I0(minusOp[2]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(out[1]),
        .I3(mm2s_fsync_out_i),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1 
       (.I0(minusOp[3]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(out[2]),
        .I3(mm2s_fsync_out_i),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1 
       (.I0(minusOp[4]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(out[3]),
        .I3(mm2s_fsync_out_i),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_3 
       (.I0(vsize_counter[4]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_4 
       (.I0(vsize_counter[3]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_5 
       (.I0(vsize_counter[2]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_6 
       (.I0(vsize_counter[1]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1 
       (.I0(minusOp[5]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(out[4]),
        .I3(mm2s_fsync_out_i),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1 
       (.I0(minusOp[6]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(out[5]),
        .I3(mm2s_fsync_out_i),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1 
       (.I0(minusOp[7]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(out[6]),
        .I3(mm2s_fsync_out_i),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1 
       (.I0(minusOp[8]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(out[7]),
        .I3(mm2s_fsync_out_i),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_3 
       (.I0(vsize_counter[8]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_4 
       (.I0(vsize_counter[7]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_5 
       (.I0(vsize_counter[6]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_6 
       (.I0(vsize_counter[5]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1 
       (.I0(minusOp[9]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(out[8]),
        .I3(mm2s_fsync_out_i),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0 ),
        .Q(vsize_counter[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0 ),
        .Q(vsize_counter[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0 ),
        .Q(vsize_counter[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6 
       (.CI(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ),
        .CO({\NLW_GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_CO_UNCONNECTED [3],\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_n_1 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_n_2 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,vsize_counter[11:9]}),
        .O(minusOp[12:9]),
        .S({\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_9_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_10_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_11_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0 ),
        .Q(vsize_counter[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0 ),
        .Q(vsize_counter[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0 ),
        .Q(vsize_counter[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0 ),
        .Q(vsize_counter[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_1 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_2 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_3 }),
        .CYINIT(Q),
        .DI(vsize_counter[4:1]),
        .O(minusOp[4:1]),
        .S({\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_3_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_4_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_5_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0 ),
        .Q(vsize_counter[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0 ),
        .Q(vsize_counter[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0 ),
        .Q(vsize_counter[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0 ),
        .Q(vsize_counter[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2 
       (.CI(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ),
        .CO({\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_1 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_2 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(vsize_counter[8:5]),
        .O(minusOp[8:5]),
        .S({\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_3_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_4_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_5_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0 ),
        .Q(vsize_counter[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_mm2s_linebuf" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_mm2s_linebuf
   (full,
    din,
    out,
    sig_m_valid_out_reg,
    dwidth_fifo_pipe_empty_m,
    mm2s_all_lines_xfred,
    mm2s_halt_reg,
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]_0 ,
    m_axis_fifo_ainit_nosync,
    m_axis_mm2s_tlast_i,
    m_axis_mm2s_tuser_i,
    D,
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ,
    \sig_data_reg_out_reg[31] ,
    \sig_strb_reg_out_reg[3] ,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    \sig_user_skid_reg_reg[0] ,
    \sig_user_skid_reg_reg[0]_0 ,
    scndry_reset2,
    mm2s_dwidth_fifo_pipe_empty,
    SR,
    mm2s_halt,
    Q,
    E,
    sof_reset,
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ,
    all_lines_xfred,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0 ,
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ,
    mm2s_fsync_out_i,
    m_axis_mm2s_tready_i,
    mm2s_axis_resetn);
  output full;
  output [0:0]din;
  output out;
  output sig_m_valid_out_reg;
  output dwidth_fifo_pipe_empty_m;
  output mm2s_all_lines_xfred;
  output mm2s_halt_reg;
  output [11:0]\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]_0 ;
  output m_axis_fifo_ainit_nosync;
  output m_axis_mm2s_tlast_i;
  output m_axis_mm2s_tuser_i;
  output [0:0]D;
  output \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ;
  output [31:0]\sig_data_reg_out_reg[31] ;
  output [3:0]\sig_strb_reg_out_reg[3] ;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input [36:0]\sig_user_skid_reg_reg[0] ;
  input \sig_user_skid_reg_reg[0]_0 ;
  input scndry_reset2;
  input mm2s_dwidth_fifo_pipe_empty;
  input [0:0]SR;
  input mm2s_halt;
  input [12:0]Q;
  input [0:0]E;
  input sof_reset;
  input [0:0]\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ;
  input all_lines_xfred;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0 ;
  input [0:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ;
  input mm2s_fsync_out_i;
  input m_axis_mm2s_tready_i;
  input mm2s_axis_resetn;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0 ;
  wire \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ;
  wire [0:0]\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5_n_1 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5_n_2 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5_n_3 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_1 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_2 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_3 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_1 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_2 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_3 ;
  wire [12:0]Q;
  wire [0:0]SR;
  wire all_lines_xfred;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_cdc_tig;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_d1;
  wire [8:0]data_count_ae_threshold;
  (* async_reg = "true" *) wire [8:0]data_count_ae_threshold_cdc_tig;
  (* async_reg = "true" *) wire [8:0]data_count_ae_threshold_d1;
  wire [0:0]din;
  wire dwidth_fifo_pipe_empty_m;
  wire [37:0]fifo_dout;
  wire fifo_empty_i;
  wire fifo_rden;
  wire full;
  wire m_axi_mm2s_aclk;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready_i;
  wire m_axis_mm2s_tuser_i;
  wire m_axis_tlast_d1;
  wire m_axis_tready_d1;
  wire m_axis_tvalid_d1;
  wire [12:1]minusOp;
  wire mm2s_all_lines_xfred;
  wire mm2s_axis_resetn;
  wire mm2s_dwidth_fifo_pipe_empty;
  wire mm2s_fsync_out_i;
  wire mm2s_halt;
  wire mm2s_halt_reg;
  wire out;
  wire [12:0]p_1_in;
  wire s_axis_fifo_ainit_nosync_reg;
  wire scndry_reset2;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire sig_m_valid_out_reg;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire [36:0]\sig_user_skid_reg_reg[0] ;
  wire \sig_user_skid_reg_reg[0]_0 ;
  wire sof_reset;
  wire [12:0]vsize_counter;
  wire [3:3]\NLW_GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5_CO_UNCONNECTED ;

  assign \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]_0 [11:0] = crnt_vsize_d1[12:1];
  LUT3 #(
    .INIT(8'hA3)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1 
       (.I0(crnt_vsize_d1[0]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ),
        .I2(mm2s_fsync_out_i),
        .O(D));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized3_68 \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0 ),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_all_lines_xfred(mm2s_all_lines_xfred),
        .scndry_reset2(scndry_reset2));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized3_69 \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (mm2s_halt_reg),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (m_axis_fifo_ainit_nosync),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_axis_resetn(mm2s_axis_resetn),
        .mm2s_halt(mm2s_halt),
        .scndry_reset2(scndry_reset2));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized3_70 \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I 
       (.SR(SR),
        .dwidth_fifo_pipe_empty_m(dwidth_fifo_pipe_empty_m),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_dwidth_fifo_pipe_empty(mm2s_dwidth_fifo_pipe_empty),
        .scndry_reset2(scndry_reset2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(crnt_vsize_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(crnt_vsize_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(crnt_vsize_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(crnt_vsize_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(crnt_vsize_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(crnt_vsize_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(crnt_vsize_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(crnt_vsize_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(crnt_vsize_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(crnt_vsize_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(crnt_vsize_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(crnt_vsize_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(crnt_vsize_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[0]),
        .Q(crnt_vsize_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[10]),
        .Q(crnt_vsize_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[11]),
        .Q(crnt_vsize_d1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[12]),
        .Q(crnt_vsize_d1[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[1]),
        .Q(crnt_vsize_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[2]),
        .Q(crnt_vsize_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[3]),
        .Q(crnt_vsize_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[4]),
        .Q(crnt_vsize_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[5]),
        .Q(crnt_vsize_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[6]),
        .Q(crnt_vsize_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[7]),
        .Q(crnt_vsize_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[8]),
        .Q(crnt_vsize_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[9]),
        .Q(crnt_vsize_d1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[0]),
        .Q(data_count_ae_threshold_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[1]),
        .Q(data_count_ae_threshold_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[2]),
        .Q(data_count_ae_threshold_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[3]),
        .Q(data_count_ae_threshold_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[4]),
        .Q(data_count_ae_threshold_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[5]),
        .Q(data_count_ae_threshold_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[6]),
        .Q(data_count_ae_threshold_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[7]),
        .Q(data_count_ae_threshold_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[8]),
        .Q(data_count_ae_threshold_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[0]),
        .Q(data_count_ae_threshold_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[1]),
        .Q(data_count_ae_threshold_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[2]),
        .Q(data_count_ae_threshold_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[3]),
        .Q(data_count_ae_threshold_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[4]),
        .Q(data_count_ae_threshold_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[5]),
        .Q(data_count_ae_threshold_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[6]),
        .Q(data_count_ae_threshold_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[7]),
        .Q(data_count_ae_threshold_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[8]),
        .Q(data_count_ae_threshold_d1[8]),
        .R(1'b0));
  zynq_base_axi_vdma_0_0_axi_vdma_afifo_builtin \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO 
       (.din({din,\sig_user_skid_reg_reg[0] }),
        .dout(fifo_dout),
        .empty(fifo_empty_i),
        .full(full),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .rd_en(fifo_rden),
        .rst(s_axis_fifo_ainit_nosync_reg),
        .\sig_user_skid_reg_reg[0] (\sig_user_skid_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ),
        .Q(din),
        .R(1'b0));
  zynq_base_axi_vdma_0_0_axi_vdma_skid_buf \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID 
       (.E(E),
        .SR(m_axis_fifo_ainit_nosync),
        .dout(fifo_dout),
        .empty(fifo_empty_i),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tready_i(m_axis_mm2s_tready_i),
        .m_axis_mm2s_tuser_i(m_axis_mm2s_tuser_i),
        .mm2s_axis_resetn(mm2s_axis_resetn),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .mm2s_halt_reg(mm2s_halt_reg),
        .out(out),
        .rd_en(fifo_rden),
        .\sig_data_reg_out_reg[31]_0 (\sig_data_reg_out_reg[31] ),
        .sig_last_reg_out_reg_0(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5 ),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_1(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6 ),
        .\sig_strb_reg_out_reg[3]_0 (\sig_strb_reg_out_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5 ),
        .Q(m_axis_tlast_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0 ),
        .Q(m_axis_tready_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6 ),
        .Q(m_axis_tvalid_d1),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(all_lines_xfred),
        .Q(\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0 ),
        .S(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sof_reset),
        .Q(s_axis_fifo_ainit_nosync_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA3)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1 
       (.I0(crnt_vsize_d1[0]),
        .I1(vsize_counter[0]),
        .I2(mm2s_fsync_out_i),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[10]_i_1 
       (.I0(crnt_vsize_d1[10]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[10]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[10]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_1 
       (.I0(crnt_vsize_d1[11]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[11]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0 ),
        .I2(vsize_counter[4]),
        .I3(vsize_counter[8]),
        .I4(vsize_counter[0]),
        .I5(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10 
       (.I0(vsize_counter[10]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11 
       (.I0(vsize_counter[9]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2 
       (.I0(crnt_vsize_d1[12]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[12]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[12]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3 
       (.I0(vsize_counter[6]),
        .I1(vsize_counter[7]),
        .I2(vsize_counter[3]),
        .I3(vsize_counter[12]),
        .I4(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0 ),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4 
       (.I0(m_axis_tlast_d1),
        .I1(m_axis_tready_d1),
        .I2(m_axis_tvalid_d1),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0 ),
        .I1(vsize_counter[0]),
        .I2(vsize_counter[8]),
        .I3(vsize_counter[4]),
        .I4(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7 
       (.I0(vsize_counter[10]),
        .I1(vsize_counter[1]),
        .I2(vsize_counter[5]),
        .I3(vsize_counter[9]),
        .I4(vsize_counter[2]),
        .I5(vsize_counter[11]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8 
       (.I0(vsize_counter[12]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9 
       (.I0(vsize_counter[11]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[1]_i_1 
       (.I0(crnt_vsize_d1[1]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[1]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[2]_i_1 
       (.I0(crnt_vsize_d1[2]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[2]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_1 
       (.I0(crnt_vsize_d1[3]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[3]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_1 
       (.I0(crnt_vsize_d1[4]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[4]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3 
       (.I0(vsize_counter[4]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4 
       (.I0(vsize_counter[3]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5 
       (.I0(vsize_counter[2]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6 
       (.I0(vsize_counter[1]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[5]_i_1 
       (.I0(crnt_vsize_d1[5]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[5]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_1 
       (.I0(crnt_vsize_d1[6]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[6]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_1 
       (.I0(crnt_vsize_d1[7]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[7]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_1 
       (.I0(crnt_vsize_d1[8]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[8]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3 
       (.I0(vsize_counter[8]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4 
       (.I0(vsize_counter[7]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5 
       (.I0(vsize_counter[6]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6 
       (.I0(vsize_counter[5]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[9]_i_1 
       (.I0(crnt_vsize_d1[9]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[9]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(vsize_counter[0]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(vsize_counter[10]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(vsize_counter[11]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(vsize_counter[12]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5 
       (.CI(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ),
        .CO({\NLW_GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5_CO_UNCONNECTED [3],\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5_n_1 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5_n_2 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,vsize_counter[11:9]}),
        .O(minusOp[12:9]),
        .S({\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(vsize_counter[1]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(vsize_counter[2]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(vsize_counter[3]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(vsize_counter[4]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_1 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_2 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_3 }),
        .CYINIT(vsize_counter[0]),
        .DI(vsize_counter[4:1]),
        .O(minusOp[4:1]),
        .S({\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(vsize_counter[5]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(vsize_counter[6]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(vsize_counter[7]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(vsize_counter[8]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2 
       (.CI(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ),
        .CO({\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_1 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_2 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(vsize_counter[8:5]),
        .O(minusOp[8:5]),
        .S({\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(vsize_counter[9]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(data_count_ae_threshold[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(data_count_ae_threshold[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(data_count_ae_threshold[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(data_count_ae_threshold[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(data_count_ae_threshold[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(data_count_ae_threshold[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(data_count_ae_threshold[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(data_count_ae_threshold[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(data_count_ae_threshold[0]));
endmodule

(* ORIG_REF_NAME = "axi_vdma_mngr" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_mngr
   (cmnd_wr,
    m_axis_mm2s_sts_tready,
    mm2s_all_idle,
    mm2s_valid_frame_sync,
    in0,
    stop,
    mm2s_tstvect_fsync,
    s_axis_mm2s_cmd_tvalid,
    datamover_idle,
    prmtr_update_complete,
    mm2s_valid_video_prmtrs,
    initial_frame,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ,
    prmry_resetn_i_reg,
    mm2s_ftchcmdsts_idle,
    Q,
    dma_err,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ,
    sts_tready_reg,
    frame_sync_out0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ,
    slverr_i_reg,
    decerr_i_reg,
    \s_axis_cmd_tdata_reg[63] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 ,
    prmry_reset2,
    m_axi_mm2s_aclk,
    mm2s_all_lines_xfred,
    mm2s_prmry_resetn,
    decerr_i_reg_0,
    slverr_i_reg_0,
    interr_i_reg,
    mm2s_dmacr,
    mm2s_valid_frame_sync_cmb,
    SR,
    E,
    datamover_idle_reg,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    mm2s_frame_sync,
    ch1_delay_cnt_en,
    mm2s_packet_sof,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    mm2s_dmasr,
    dwidth_fifo_pipe_empty_m,
    mm2s_regdir_idle,
    p_2_in,
    mm2s_soft_reset,
    mm2s_halt,
    \cmnds_queued_reg[7] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ,
    mask_fsync_out_i,
    D,
    mm2s_axi2ip_wrce,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15] ,
    \stride_vid_reg[15] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ,
    \cmnds_queued_reg[0] );
  output cmnd_wr;
  output m_axis_mm2s_sts_tready;
  output mm2s_all_idle;
  output mm2s_valid_frame_sync;
  output [0:0]in0;
  output stop;
  output mm2s_tstvect_fsync;
  output s_axis_mm2s_cmd_tvalid;
  output datamover_idle;
  output prmtr_update_complete;
  output mm2s_valid_video_prmtrs;
  output initial_frame;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  output prmry_resetn_i_reg;
  output mm2s_ftchcmdsts_idle;
  output [12:0]Q;
  output dma_err;
  output [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  output sts_tready_reg;
  output frame_sync_out0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  output slverr_i_reg;
  output decerr_i_reg;
  output [48:0]\s_axis_cmd_tdata_reg[63] ;
  output [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  output [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 ;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input mm2s_all_lines_xfred;
  input mm2s_prmry_resetn;
  input decerr_i_reg_0;
  input slverr_i_reg_0;
  input interr_i_reg;
  input [2:0]mm2s_dmacr;
  input mm2s_valid_frame_sync_cmb;
  input [0:0]SR;
  input [0:0]E;
  input datamover_idle_reg;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  input mm2s_frame_sync;
  input ch1_delay_cnt_en;
  input mm2s_packet_sof;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input mm2s_dmasr;
  input dwidth_fifo_pipe_empty_m;
  input mm2s_regdir_idle;
  input p_2_in;
  input mm2s_soft_reset;
  input mm2s_halt;
  input [0:0]\cmnds_queued_reg[7] ;
  input [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ;
  input mask_fsync_out_i;
  input [0:0]D;
  input [0:0]mm2s_axi2ip_wrce;
  input dma_interr_reg;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input [12:0]\vsize_vid_reg[12] ;
  input [15:0]\hsize_vid_reg[15] ;
  input [15:0]\stride_vid_reg[15] ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  input [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ;
  input [0:0]\cmnds_queued_reg[0] ;

  wire [0:0]D;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0 ;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ;
  wire [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  wire [0:0]E;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire I_CMDSTS_n_1;
  wire I_CMDSTS_n_3;
  wire I_CMDSTS_n_6;
  wire I_SM_n_10;
  wire I_SM_n_11;
  wire I_SM_n_12;
  wire I_SM_n_13;
  wire I_SM_n_14;
  wire I_SM_n_15;
  wire I_SM_n_16;
  wire I_SM_n_17;
  wire I_SM_n_18;
  wire I_SM_n_19;
  wire I_SM_n_20;
  wire I_SM_n_21;
  wire I_SM_n_22;
  wire I_SM_n_23;
  wire I_SM_n_24;
  wire I_SM_n_25;
  wire I_SM_n_26;
  wire I_SM_n_27;
  wire I_SM_n_28;
  wire I_SM_n_29;
  wire I_SM_n_30;
  wire I_SM_n_31;
  wire I_SM_n_32;
  wire I_SM_n_33;
  wire I_SM_n_34;
  wire I_SM_n_35;
  wire I_SM_n_36;
  wire I_SM_n_37;
  wire I_SM_n_38;
  wire I_SM_n_39;
  wire I_SM_n_40;
  wire I_SM_n_41;
  wire I_SM_n_42;
  wire I_SM_n_43;
  wire I_SM_n_44;
  wire I_SM_n_45;
  wire I_SM_n_46;
  wire I_SM_n_47;
  wire I_SM_n_48;
  wire I_SM_n_49;
  wire I_SM_n_50;
  wire I_SM_n_51;
  wire I_SM_n_52;
  wire I_SM_n_53;
  wire I_SM_n_54;
  wire I_SM_n_55;
  wire I_SM_n_7;
  wire I_SM_n_8;
  wire I_SM_n_9;
  wire [12:0]Q;
  wire [0:0]SR;
  wire VIDEO_REG_I_n_2;
  wire VIDEO_REG_I_n_34;
  wire VIDEO_REG_I_n_35;
  wire VIDEO_REG_I_n_36;
  wire VIDEO_REG_I_n_37;
  wire VIDEO_REG_I_n_38;
  wire VIDEO_REG_I_n_39;
  wire VIDEO_REG_I_n_40;
  wire VIDEO_REG_I_n_41;
  wire VIDEO_REG_I_n_42;
  wire VIDEO_REG_I_n_43;
  wire VIDEO_REG_I_n_44;
  wire VIDEO_REG_I_n_45;
  wire VIDEO_REG_I_n_46;
  wire VIDEO_REG_I_n_47;
  wire VIDEO_REG_I_n_48;
  wire VIDEO_REG_I_n_49;
  wire VIDEO_REG_I_n_50;
  wire ch1_delay_cnt_en;
  wire cmnd_wr;
  wire [0:0]\cmnds_queued_reg[0] ;
  wire [0:0]\cmnds_queued_reg[7] ;
  wire [15:0]crnt_hsize;
  wire [31:16]crnt_start_address;
  wire datamover_idle;
  wire datamover_idle_reg;
  wire decerr_i_reg;
  wire decerr_i_reg_0;
  wire [15:0]dm_address;
  wire dma_decerr_reg;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_slverr_reg;
  wire dwidth_fifo_pipe_empty_m;
  wire frame_sync_out0;
  wire frame_sync_reg;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [0:0]in0;
  wire initial_frame;
  wire initial_frame_i_1_n_0;
  wire interr_i_reg;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mask_fsync_out_i;
  wire mm2s_all_idle;
  wire mm2s_all_lines_xfred;
  wire [0:0]mm2s_axi2ip_wrce;
  wire [2:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_frame_sync;
  wire mm2s_ftchcmdsts_idle;
  wire mm2s_halt;
  wire mm2s_packet_sof;
  wire mm2s_prmry_resetn;
  wire mm2s_regdir_idle;
  wire mm2s_soft_reset;
  wire mm2s_tstvect_fsync;
  wire mm2s_valid_frame_sync;
  wire mm2s_valid_frame_sync_cmb;
  wire mm2s_valid_video_prmtrs;
  wire mstr_reverse_order2__7;
  wire p_2_in;
  wire prmry_reset2;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire s_axis_mm2s_cmd_tvalid;
  wire slverr_i_reg;
  wire slverr_i_reg_0;
  wire stop;
  wire stop_i;
  wire [15:0]\stride_vid_reg[15] ;
  wire sts_tready_reg;
  wire tstvect_fsync0;
  wire valid_frame_sync_d1;
  wire valid_frame_sync_d2;
  wire [12:0]\vsize_vid_reg[12] ;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;

  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .R(prmry_reset2));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .R(prmry_reset2));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .R(prmry_reset2));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .R(prmry_reset2));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .R(prmry_reset2));
  LUT4 #(
    .INIT(16'h44F4)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0 ),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 [0]),
        .I3(mm2s_dmacr[1]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1 
       (.I0(mm2s_dmacr[1]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 [1]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0 ),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h44F4F4F4F4444444)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1 
       (.I0(mm2s_dmacr[1]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 [2]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0 ),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .I5(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1 
       (.I0(mm2s_dmacr[1]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 [3]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0 ),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0 ),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF4444F4444444)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2 
       (.I0(mm2s_dmacr[1]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 [4]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0 ),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0 ),
        .I5(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0700)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4 
       (.I0(valid_frame_sync_d2),
        .I1(mm2s_dmacr[2]),
        .I2(mstr_reverse_order2__7),
        .I3(mm2s_dmacr[1]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(valid_frame_sync_d2),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(valid_frame_sync_d2),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0 ),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(valid_frame_sync_d2),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(valid_frame_sync_d2),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(valid_frame_sync_d2),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0 ),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [0]),
        .R(prmry_reset2));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [1]),
        .R(prmry_reset2));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [2]),
        .R(prmry_reset2));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [3]),
        .R(prmry_reset2));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [4]),
        .R(prmry_reset2));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync0),
        .Q(mm2s_tstvect_fsync),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_valid_frame_sync_cmb),
        .Q(valid_frame_sync_d1),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d1),
        .Q(valid_frame_sync_d2),
        .R(prmry_reset2));
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 
       (.I0(mm2s_tstvect_fsync),
        .I1(ch1_delay_cnt_en),
        .I2(mm2s_packet_sof),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ));
  zynq_base_axi_vdma_0_0_axi_vdma_cmdsts_if I_CMDSTS
       (.D({I_SM_n_7,I_SM_n_8,I_SM_n_9,I_SM_n_10,I_SM_n_11,I_SM_n_12,I_SM_n_13,I_SM_n_14,I_SM_n_15,I_SM_n_16,I_SM_n_17,I_SM_n_18,I_SM_n_19,I_SM_n_20,I_SM_n_21,I_SM_n_22,I_SM_n_23,I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55}),
        .E(E),
        .SR(SR),
        .\cmnds_queued_reg[7] (\cmnds_queued_reg[7] ),
        .decerr_i_reg_0(decerr_i_reg),
        .decerr_i_reg_1(decerr_i_reg_0),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_slverr_reg(dma_slverr_reg),
        .err_i_reg_0(dma_err),
        .frame_sync_reg(frame_sync_reg),
        .halt_i_reg(I_CMDSTS_n_3),
        .interr_i_reg_0(I_CMDSTS_n_1),
        .interr_i_reg_1(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_soft_reset(mm2s_soft_reset),
        .prmry_reset2(prmry_reset2),
        .\s_axis_cmd_tdata_reg[63]_0 (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_cmd_tvalid_reg_0(s_axis_mm2s_cmd_tvalid),
        .s_axis_cmd_tvalid_reg_1(cmnd_wr),
        .slverr_i_reg_0(slverr_i_reg),
        .slverr_i_reg_1(slverr_i_reg_0),
        .stop_i(stop_i),
        .sts_tready_reg_0(m_axis_mm2s_sts_tready),
        .sts_tready_reg_1(I_CMDSTS_n_6),
        .sts_tready_reg_2(sts_tready_reg),
        .zero_hsize_err(zero_hsize_err),
        .zero_vsize_err(zero_vsize_err));
  zynq_base_axi_vdma_0_0_axi_vdma_sm I_SM
       (.CO(VIDEO_REG_I_n_50),
        .D({I_SM_n_7,I_SM_n_8,I_SM_n_9,I_SM_n_10,I_SM_n_11,I_SM_n_12,I_SM_n_13,I_SM_n_14,I_SM_n_15,I_SM_n_16,I_SM_n_17,I_SM_n_18,I_SM_n_19,I_SM_n_20,I_SM_n_21,I_SM_n_22,I_SM_n_23,I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55}),
        .E(I_CMDSTS_n_6),
        .\FSM_sequential_dmacntrl_cs_reg[0]_0 (I_CMDSTS_n_3),
        .\FSM_sequential_dmacntrl_cs_reg[2]_0 (s_axis_mm2s_cmd_tvalid),
        .\GEN_FREE_RUN_MODE.frame_sync_out_reg (mm2s_valid_video_prmtrs),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 (crnt_hsize),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 (cmnd_wr),
        .Q(Q),
        .\VFLIP_DISABLE.dm_address_reg[15]_0 (dm_address),
        .\VFLIP_DISABLE.dm_address_reg[15]_1 ({VIDEO_REG_I_n_34,VIDEO_REG_I_n_35,VIDEO_REG_I_n_36,VIDEO_REG_I_n_37,VIDEO_REG_I_n_38,VIDEO_REG_I_n_39,VIDEO_REG_I_n_40,VIDEO_REG_I_n_41,VIDEO_REG_I_n_42,VIDEO_REG_I_n_43,VIDEO_REG_I_n_44,VIDEO_REG_I_n_45,VIDEO_REG_I_n_46,VIDEO_REG_I_n_47,VIDEO_REG_I_n_48,VIDEO_REG_I_n_49}),
        .\VFLIP_DISABLE.dm_address_reg[31]_0 (crnt_start_address),
        .\cmnds_queued_reg[0]_0 (\cmnds_queued_reg[0] ),
        .\cmnds_queued_reg[4]_0 (\cmnds_queued_reg[7] ),
        .dma_err(dma_err),
        .dma_interr_reg(D),
        .dma_interr_reg_0(I_CMDSTS_n_1),
        .dma_interr_reg_1(dma_interr_reg),
        .frame_sync_out0(frame_sync_out0),
        .frame_sync_reg(frame_sync_reg),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_all_lines_xfred(mm2s_all_lines_xfred),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_ftchcmdsts_idle(mm2s_ftchcmdsts_idle),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_soft_reset(mm2s_soft_reset),
        .p_2_in(p_2_in),
        .prmry_reset2(prmry_reset2),
        .stop_i(stop_i),
        .tstvect_fsync0(tstvect_fsync0),
        .zero_hsize_err(zero_hsize_err),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err(zero_vsize_err),
        .zero_vsize_err0(zero_vsize_err0));
  zynq_base_axi_vdma_0_0_axi_vdma_sts_mngr_73 I_STS_MNGR
       (.all_idle_reg_0(VIDEO_REG_I_n_2),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg_0(datamover_idle_reg),
        .dwidth_fifo_pipe_empty_m(dwidth_fifo_pipe_empty_m),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_ftchcmdsts_idle(mm2s_ftchcmdsts_idle),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .prmry_reset2(prmry_reset2),
        .prmry_resetn_i_reg(prmry_resetn_i_reg));
  zynq_base_axi_vdma_0_0_axi_vdma_genlock_mngr VIDEO_GENLOCK_I
       (.E(valid_frame_sync_d2),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ),
        .in0(in0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dmacr(mm2s_dmacr[1]),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_valid_frame_sync(mm2s_valid_frame_sync),
        .mstr_reverse_order2__7(mstr_reverse_order2__7),
        .prmry_reset2(prmry_reset2));
  zynq_base_axi_vdma_0_0_axi_vdma_vidreg_module_74 VIDEO_REG_I
       (.CO(VIDEO_REG_I_n_50),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (VIDEO_REG_I_n_2),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 (mm2s_valid_video_prmtrs),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 (prmtr_update_complete),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (crnt_start_address),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .Q(Q),
        .\VFLIP_DISABLE.dm_address_reg[15] (dm_address),
        .dwidth_fifo_pipe_empty_m(dwidth_fifo_pipe_empty_m),
        .\hsize_vid_reg[15] (crnt_hsize),
        .\hsize_vid_reg[15]_0 (\hsize_vid_reg[15] ),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_ftchcmdsts_idle(mm2s_ftchcmdsts_idle),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_regdir_idle(mm2s_regdir_idle),
        .prmry_reset2(prmry_reset2),
        .\stride_vid_reg[15] ({VIDEO_REG_I_n_34,VIDEO_REG_I_n_35,VIDEO_REG_I_n_36,VIDEO_REG_I_n_37,VIDEO_REG_I_n_38,VIDEO_REG_I_n_39,VIDEO_REG_I_n_40,VIDEO_REG_I_n_41,VIDEO_REG_I_n_42,VIDEO_REG_I_n_43,VIDEO_REG_I_n_44,VIDEO_REG_I_n_45,VIDEO_REG_I_n_46,VIDEO_REG_I_n_47,VIDEO_REG_I_n_48,VIDEO_REG_I_n_49}),
        .\stride_vid_reg[15]_0 (\stride_vid_reg[15] ),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0));
  LUT4 #(
    .INIT(16'h00E0)) 
    initial_frame_i_1
       (.I0(initial_frame),
        .I1(mm2s_frame_sync),
        .I2(mm2s_prmry_resetn),
        .I3(mm2s_dmasr),
        .O(initial_frame_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    initial_frame_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(initial_frame_i_1_n_0),
        .Q(initial_frame),
        .R(1'b0));
  FDRE stop_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(stop_i),
        .Q(stop),
        .R(prmry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_mngr" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_mngr__parameterized0
   (fsize_mismatch_err,
    cmnd_wr,
    fsize_mismatch_err_s1,
    drop_fsync_d_pulse_gen_fsize_less_err_d1,
    m_axis_s2mm_sts_tready,
    lsize_mismatch_err,
    lsize_more_mismatch_err,
    s2mm_valid_frame_sync,
    in0,
    stop_reg_0,
    s2mm_tstvect_fsync,
    s_axis_s2mm_cmd_tvalid,
    datamover_idle,
    prmtr_update_complete,
    s2mm_valid_video_prmtrs,
    halt_i0,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ,
    halted_set_i_reg,
    dma_err,
    prmry_in,
    \vsize_vid_reg[12] ,
    s2mm_dma_interr_set_minus_frame_errors,
    \hsize_vid_reg[15] ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ,
    frame_sync_out0,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ,
    slverr_i_reg,
    decerr_i_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    \s_axis_cmd_tdata_reg[63] ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 ,
    s2mm_fsize_mismatch_err_s,
    scndry_reset2,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk,
    s2mm_fsync_out_m_i,
    fsize_mismatch_err_s10,
    drop_fsync_d_pulse_gen_fsize_less_err,
    out,
    decerr_i_reg_0,
    slverr_i_reg_0,
    interr_i_reg,
    s2mm_dmacr,
    mm2s_to_s2mm_frame_ptr_in,
    s2mm_valid_frame_sync_cmb,
    s_axis_cmd_tvalid_reg,
    E,
    datamover_idle_reg,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    s2mm_cdc2dmac_fsync,
    s2mm_soft_reset,
    soft_reset_d1,
    run_stop_d1,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    ch2_delay_cnt_en,
    s2mm_packet_sof,
    ch2_irqthresh_decr_mask_sig,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ,
    s2mm_dmasr,
    s2mm_sts_wdata,
    Q,
    s2mm_halt,
    \FSM_sequential_dmacntrl_cs_reg[0] ,
    S,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    mask_fsync_out_i,
    s2mm_fsize_less_err_flag_10,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0 ,
    s2mm_tuser_fsync_top2_out,
    dma_slverr_reg,
    dma_decerr_reg,
    D,
    s2mm_axi2ip_wrce,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ,
    \vsize_vid_reg[12]_0 ,
    \hsize_vid_reg[15]_0 ,
    \stride_vid_reg[15] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \cmnds_queued_reg[0] );
  output fsize_mismatch_err;
  output cmnd_wr;
  output fsize_mismatch_err_s1;
  output drop_fsync_d_pulse_gen_fsize_less_err_d1;
  output m_axis_s2mm_sts_tready;
  output lsize_mismatch_err;
  output lsize_more_mismatch_err;
  output s2mm_valid_frame_sync;
  output [0:0]in0;
  output stop_reg_0;
  output s2mm_tstvect_fsync;
  output s_axis_s2mm_cmd_tvalid;
  output datamover_idle;
  output prmtr_update_complete;
  output s2mm_valid_video_prmtrs;
  output halt_i0;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  output [0:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ;
  output halted_set_i_reg;
  output dma_err;
  output prmry_in;
  output [12:0]\vsize_vid_reg[12] ;
  output s2mm_dma_interr_set_minus_frame_errors;
  output [0:0]\hsize_vid_reg[15] ;
  output [0:0]\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ;
  output frame_sync_out0;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ;
  output slverr_i_reg;
  output decerr_i_reg;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  output [48:0]\s_axis_cmd_tdata_reg[63] ;
  output [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  output [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 ;
  output s2mm_fsize_mismatch_err_s;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input s2mm_fsync_out_m_i;
  input fsize_mismatch_err_s10;
  input drop_fsync_d_pulse_gen_fsize_less_err;
  input out;
  input decerr_i_reg_0;
  input slverr_i_reg_0;
  input interr_i_reg;
  input [1:0]s2mm_dmacr;
  input [0:0]mm2s_to_s2mm_frame_ptr_in;
  input s2mm_valid_frame_sync_cmb;
  input [0:0]s_axis_cmd_tvalid_reg;
  input [0:0]E;
  input datamover_idle_reg;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  input s2mm_cdc2dmac_fsync;
  input s2mm_soft_reset;
  input soft_reset_d1;
  input run_stop_d1;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  input ch2_delay_cnt_en;
  input s2mm_packet_sof;
  input ch2_irqthresh_decr_mask_sig;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ;
  input [0:0]s2mm_dmasr;
  input [15:0]s2mm_sts_wdata;
  input [0:0]Q;
  input s2mm_halt;
  input \FSM_sequential_dmacntrl_cs_reg[0] ;
  input [0:0]S;
  input [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  input mask_fsync_out_i;
  input s2mm_fsize_less_err_flag_10;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0 ;
  input s2mm_tuser_fsync_top2_out;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input [0:0]D;
  input [0:0]s2mm_axi2ip_wrce;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  input [12:0]\vsize_vid_reg[12]_0 ;
  input [15:0]\hsize_vid_reg[15]_0 ;
  input [15:0]\stride_vid_reg[15] ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  input [0:0]\cmnds_queued_reg[0] ;

  wire [0:0]D;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 ;
  wire [0:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  wire [0:0]E;
  wire \FSM_sequential_dmacntrl_cs_reg[0] ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ;
  wire [0:0]\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire I_CMDSTS_n_1;
  wire I_CMDSTS_n_7;
  wire I_SM_n_10;
  wire I_SM_n_13;
  wire I_SM_n_18;
  wire I_SM_n_19;
  wire I_SM_n_20;
  wire I_SM_n_21;
  wire I_SM_n_22;
  wire I_SM_n_23;
  wire I_SM_n_24;
  wire I_SM_n_25;
  wire I_SM_n_26;
  wire I_SM_n_27;
  wire I_SM_n_28;
  wire I_SM_n_29;
  wire I_SM_n_30;
  wire I_SM_n_31;
  wire I_SM_n_32;
  wire I_SM_n_33;
  wire I_SM_n_34;
  wire I_SM_n_35;
  wire I_SM_n_36;
  wire I_SM_n_37;
  wire I_SM_n_38;
  wire I_SM_n_39;
  wire I_SM_n_40;
  wire I_SM_n_41;
  wire I_SM_n_42;
  wire I_SM_n_43;
  wire I_SM_n_44;
  wire I_SM_n_45;
  wire I_SM_n_46;
  wire I_SM_n_47;
  wire I_SM_n_48;
  wire I_SM_n_49;
  wire I_SM_n_50;
  wire I_SM_n_51;
  wire I_SM_n_52;
  wire I_SM_n_53;
  wire I_SM_n_54;
  wire I_SM_n_55;
  wire I_SM_n_56;
  wire I_SM_n_57;
  wire I_SM_n_58;
  wire I_SM_n_59;
  wire I_SM_n_60;
  wire I_SM_n_61;
  wire I_SM_n_62;
  wire I_SM_n_63;
  wire I_SM_n_64;
  wire I_SM_n_65;
  wire I_SM_n_66;
  wire [0:0]Q;
  wire [0:0]S;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  wire [0:0]SR;
  wire VIDEO_REG_I_n_35;
  wire VIDEO_REG_I_n_36;
  wire VIDEO_REG_I_n_37;
  wire VIDEO_REG_I_n_38;
  wire VIDEO_REG_I_n_39;
  wire VIDEO_REG_I_n_40;
  wire VIDEO_REG_I_n_41;
  wire VIDEO_REG_I_n_42;
  wire VIDEO_REG_I_n_43;
  wire VIDEO_REG_I_n_44;
  wire VIDEO_REG_I_n_45;
  wire VIDEO_REG_I_n_46;
  wire VIDEO_REG_I_n_47;
  wire VIDEO_REG_I_n_48;
  wire VIDEO_REG_I_n_49;
  wire VIDEO_REG_I_n_50;
  wire VIDEO_REG_I_n_51;
  wire ch2_delay_cnt_en;
  wire ch2_irqthresh_decr_mask_sig;
  wire cmnd_wr;
  wire [0:0]\cmnds_queued_reg[0] ;
  wire [14:0]crnt_hsize;
  wire [31:16]crnt_start_address;
  wire datamover_idle;
  wire datamover_idle_reg;
  wire decerr_i_reg;
  wire decerr_i_reg_0;
  wire [15:0]dm_address;
  wire dma_decerr_reg;
  wire dma_err;
  wire dma_slverr_reg;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire drop_fsync_d_pulse_gen_fsize_less_err_d1;
  wire frame_sync_out0;
  wire fsize_mismatch_err;
  wire fsize_mismatch_err_s1;
  wire fsize_mismatch_err_s10;
  wire halt_i0;
  wire halted_set_i0;
  wire halted_set_i_reg;
  wire [0:0]\hsize_vid_reg[15] ;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire [0:0]in0;
  wire interr_i_reg;
  wire lsize_mismatch_err;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire mask_fsync_out_i;
  wire [0:0]mm2s_to_s2mm_frame_ptr_in;
  wire mstr_reverse_order;
  wire out;
  wire ovrflo_err0;
  wire prmry_in;
  wire prmtr_update_complete;
  wire run_stop_d1;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_cdc2dmac_fsync;
  wire s2mm_dma_interr_set_minus_frame_errors;
  wire [1:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_fsize_less_err_flag_10;
  wire s2mm_fsize_mismatch_err_s;
  wire s2mm_fsync_out_m_i;
  wire s2mm_halt;
  wire s2mm_packet_sof;
  wire s2mm_soft_reset;
  wire [15:0]s2mm_sts_wdata;
  wire s2mm_tstvect_fsync;
  wire s2mm_tuser_fsync_top2_out;
  wire s2mm_valid_frame_sync;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_cmd_tvalid;
  wire scndry_reset2;
  wire [0:0]slv_frame_ref_out;
  wire slverr_i_reg;
  wire slverr_i_reg_0;
  wire soft_reset_d1;
  wire stop_i;
  wire stop_reg_0;
  wire [15:0]\stride_vid_reg[15] ;
  wire tstvect_fsync0;
  wire undrflo_err0;
  wire valid_frame_sync_d1;
  wire valid_frame_sync_d2;
  wire [12:0]\vsize_vid_reg[12] ;
  wire [12:0]\vsize_vid_reg[12]_0 ;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;

  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .R(1'b0));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [0]),
        .R(SR));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [1]),
        .R(SR));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [2]),
        .R(SR));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [3]),
        .R(SR));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [4]),
        .R(SR));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(tstvect_fsync0),
        .Q(s2mm_tstvect_fsync),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_valid_frame_sync_cmb),
        .Q(valid_frame_sync_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d1),
        .Q(valid_frame_sync_d2),
        .R(SR));
  LUT3 #(
    .INIT(8'h2F)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2 
       (.I0(s2mm_tstvect_fsync),
        .I1(ch2_irqthresh_decr_mask_sig),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ));
  zynq_base_axi_vdma_0_0_axi_vdma_cmdsts_if__parameterized0 I_CMDSTS
       (.D({I_SM_n_18,I_SM_n_19,I_SM_n_20,I_SM_n_21,I_SM_n_22,I_SM_n_23,I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56,I_SM_n_57,I_SM_n_58,I_SM_n_59,I_SM_n_60,I_SM_n_61,I_SM_n_62,I_SM_n_63,I_SM_n_64,I_SM_n_65,I_SM_n_66}),
        .E(E),
        .Q(Q),
        .SR(SR),
        .decerr_i_reg_0(decerr_i_reg),
        .decerr_i_reg_1(decerr_i_reg_0),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_slverr_reg(dma_slverr_reg),
        .err_i_reg_0(dma_err),
        .interr_i_reg_0(I_CMDSTS_n_1),
        .interr_i_reg_1(interr_i_reg),
        .lsize_mismatch_err(lsize_mismatch_err),
        .lsize_more_mismatch_err(lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(out),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_soft_reset(s2mm_soft_reset),
        .\s_axis_cmd_tdata_reg[63]_0 (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_cmd_tvalid_reg_0(s_axis_s2mm_cmd_tvalid),
        .s_axis_cmd_tvalid_reg_1(s_axis_cmd_tvalid_reg),
        .s_axis_cmd_tvalid_reg_2(cmnd_wr),
        .slverr_i_reg_0(slverr_i_reg),
        .slverr_i_reg_1(slverr_i_reg_0),
        .stop_i(stop_i),
        .sts_tready_reg_0(I_CMDSTS_n_7),
        .undrflo_err0(undrflo_err0),
        .zero_hsize_err(zero_hsize_err),
        .zero_vsize_err(zero_vsize_err));
  zynq_base_axi_vdma_0_0_axi_vdma_sm__parameterized0 I_SM
       (.CO(VIDEO_REG_I_n_51),
        .D({I_SM_n_18,I_SM_n_19,I_SM_n_20,I_SM_n_21,I_SM_n_22,I_SM_n_23,I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56,I_SM_n_57,I_SM_n_58,I_SM_n_59,I_SM_n_60,I_SM_n_61,I_SM_n_62,I_SM_n_63,I_SM_n_64,I_SM_n_65,I_SM_n_66}),
        .\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg (I_SM_n_13),
        .\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 (s_axis_cmd_tvalid_reg),
        .E(I_CMDSTS_n_7),
        .\FSM_sequential_dmacntrl_cs_reg[0]_0 (\FSM_sequential_dmacntrl_cs_reg[0] ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (dma_err),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (fsize_mismatch_err),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 (drop_fsync_d_pulse_gen_fsize_less_err_d1),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 (fsize_mismatch_err_s1),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg (s2mm_valid_video_prmtrs),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg (s2mm_tstvect_fsync),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ({\hsize_vid_reg[15] ,crnt_hsize}),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 (cmnd_wr),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0 (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0 ),
        .Q(Q),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg (I_CMDSTS_n_1),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (D),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .SR(SR),
        .\VFLIP_DISABLE.dm_address_reg[15]_0 (dm_address),
        .\VFLIP_DISABLE.dm_address_reg[15]_1 ({VIDEO_REG_I_n_35,VIDEO_REG_I_n_36,VIDEO_REG_I_n_37,VIDEO_REG_I_n_38,VIDEO_REG_I_n_39,VIDEO_REG_I_n_40,VIDEO_REG_I_n_41,VIDEO_REG_I_n_42,VIDEO_REG_I_n_43,VIDEO_REG_I_n_44,VIDEO_REG_I_n_45,VIDEO_REG_I_n_46,VIDEO_REG_I_n_47,VIDEO_REG_I_n_48,VIDEO_REG_I_n_49,VIDEO_REG_I_n_50}),
        .\VFLIP_DISABLE.dm_address_reg[31]_0 (crnt_start_address),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .\cmnds_queued_reg[0]_0 (\cmnds_queued_reg[0] ),
        .datamover_idle(datamover_idle),
        .\dmacr_i_reg[0] (I_SM_n_10),
        .drop_fsync_d_pulse_gen_fsize_less_err(drop_fsync_d_pulse_gen_fsize_less_err),
        .frame_sync_out0(frame_sync_out0),
        .fsize_mismatch_err_s10(fsize_mismatch_err_s10),
        .halt_i0(halt_i0),
        .halt_i_reg(stop_reg_0),
        .halted_set_i0(halted_set_i0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mstr_reverse_order(mstr_reverse_order),
        .out(out),
        .prmry_in(prmry_in),
        .run_stop_d1(run_stop_d1),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dma_interr_set_minus_frame_errors(s2mm_dma_interr_set_minus_frame_errors),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_fsize_less_err_flag_10(s2mm_fsize_less_err_flag_10),
        .s2mm_fsize_mismatch_err_s(s2mm_fsize_mismatch_err_s),
        .s2mm_fsync_out_m_i(s2mm_fsync_out_m_i),
        .s2mm_halt(s2mm_halt),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_tuser_fsync_top2_out(s2mm_tuser_fsync_top2_out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_reset2(scndry_reset2),
        .soft_reset_d1(soft_reset_d1),
        .tstvect_fsync0(tstvect_fsync0),
        .valid_frame_sync_d2(valid_frame_sync_d2),
        .\vert_count_reg[0]_0 (s_axis_s2mm_cmd_tvalid),
        .\vert_count_reg[12]_0 (\vsize_vid_reg[12] ),
        .zero_hsize_err(zero_hsize_err),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err(zero_vsize_err),
        .zero_vsize_err0(zero_vsize_err0));
  zynq_base_axi_vdma_0_0_axi_vdma_sts_mngr I_STS_MNGR
       (.SR(SR),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg_0(datamover_idle_reg),
        .halted_set_i0(halted_set_i0),
        .halted_set_i_reg_0(halted_set_i_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_dmasr(s2mm_dmasr));
  zynq_base_axi_vdma_0_0_axi_vdma_genlock_mngr__parameterized0 VIDEO_GENLOCK_I
       (.D(slv_frame_ref_out),
        .\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 (I_SM_n_13),
        .SR(SR),
        .in0(in0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mm2s_to_s2mm_frame_ptr_in(mm2s_to_s2mm_frame_ptr_in),
        .mstr_reverse_order(mstr_reverse_order),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .valid_frame_sync_d2(valid_frame_sync_d2));
  zynq_base_axi_vdma_0_0_axi_vdma_vidreg_module VIDEO_REG_I
       (.CO(VIDEO_REG_I_n_51),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 (s2mm_valid_video_prmtrs),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (crnt_start_address),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (dma_err),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\VFLIP_DISABLE.dm_address_reg[15] (dm_address),
        .\hsize_vid_reg[15] ({\hsize_vid_reg[15] ,crnt_hsize}),
        .\hsize_vid_reg[15]_0 (\hsize_vid_reg[15]_0 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ovrflo_err0(ovrflo_err0),
        .prmtr_update_complete(prmtr_update_complete),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_sts_wdata(s2mm_sts_wdata),
        .\stride_vid_reg[15] ({VIDEO_REG_I_n_35,VIDEO_REG_I_n_36,VIDEO_REG_I_n_37,VIDEO_REG_I_n_38,VIDEO_REG_I_n_39,VIDEO_REG_I_n_40,VIDEO_REG_I_n_41,VIDEO_REG_I_n_42,VIDEO_REG_I_n_43,VIDEO_REG_I_n_44,VIDEO_REG_I_n_45,VIDEO_REG_I_n_46,VIDEO_REG_I_n_47,VIDEO_REG_I_n_48,VIDEO_REG_I_n_49,VIDEO_REG_I_n_50}),
        .\stride_vid_reg[15]_0 (\stride_vid_reg[15] ),
        .undrflo_err0(undrflo_err0),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ),
        .\vsize_vid_reg[12]_0 (\vsize_vid_reg[12]_0 ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0),
        .zero_vsize_err_reg(I_SM_n_10));
  FDRE stop_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(stop_i),
        .Q(stop_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_if" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_reg_if
   (s_axi_lite_rdata,
    D,
    out,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] ,
    mm2s_introut,
    s2mm_introut,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ,
    mm2s_axi2ip_wrce,
    \dmacr_i_reg[2] ,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ,
    irqdelay_wren_i0,
    s2mm_axi2ip_wrce,
    irqthresh_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ,
    \dmacr_i_reg[2]_0 ,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    prmry_reset2_0,
    m_axi_s2mm_aclk,
    mm2s_ip2axi_introut,
    s2mm_ip2axi_introut,
    Q,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0 ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 ,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    s_axi_lite_resetn,
    s_axi_lite_bready,
    s_axi_lite_rready,
    mm2s_prmry_resetn,
    mm2s_soft_reset,
    stop,
    mm2s_dmacr,
    mm2s_ioc_irq_set,
    mm2s_dmasr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ,
    ioc_irq_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ,
    dly_irq_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] ,
    ch1_irqdelay_status,
    s2mm_dmacr,
    s2mm_prmry_resetn,
    s2mm_soft_reset,
    \dmacr_i_reg[0] ,
    s2mm_ioc_irq_set,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ,
    s2mm_dmasr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ,
    dma_interr_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ,
    \GEN_FOR_FLUSH.fsize_err_reg ,
    lsize_err_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ,
    lsize_more_err_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ,
    ch2_irqdelay_status,
    ch1_dly_irq_set,
    fsize_mismatch_err,
    s2mm_fsize_more_or_sof_late,
    s2mm_dma_interr_set_minus_frame_errors,
    lsize_mismatch_err,
    ch2_dly_irq_set,
    lsize_more_mismatch_err,
    s_axi_lite_araddr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr);
  output [31:0]s_axi_lite_rdata;
  output [31:0]D;
  output [1:0]out;
  output [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] ;
  output mm2s_introut;
  output s2mm_introut;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ;
  output [6:0]mm2s_axi2ip_wrce;
  output \dmacr_i_reg[2] ;
  output [23:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ;
  output irqdelay_wren_i0;
  output [7:0]s2mm_axi2ip_wrce;
  output irqthresh_wren_i0;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ;
  output \dmacr_i_reg[2]_0 ;
  output [31:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input prmry_reset2_0;
  input m_axi_s2mm_aclk;
  input mm2s_ip2axi_introut;
  input s2mm_ip2axi_introut;
  input [4:0]Q;
  input [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 ;
  input [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 ;
  input [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 ;
  input [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0 ;
  input [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 ;
  input [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 ;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input s_axi_lite_resetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input mm2s_prmry_resetn;
  input mm2s_soft_reset;
  input stop;
  input [17:0]mm2s_dmacr;
  input mm2s_ioc_irq_set;
  input mm2s_dmasr;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ;
  input ioc_irq_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  input dly_irq_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ;
  input [16:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] ;
  input [7:0]ch1_irqdelay_status;
  input [20:0]s2mm_dmacr;
  input s2mm_prmry_resetn;
  input s2mm_soft_reset;
  input \dmacr_i_reg[0] ;
  input s2mm_ioc_irq_set;
  input [15:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ;
  input [15:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ;
  input [0:0]s2mm_dmasr;
  input [3:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ;
  input [12:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ;
  input dma_interr_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ;
  input \GEN_FOR_FLUSH.fsize_err_reg ;
  input lsize_err_reg;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  input ioc_irq_reg_0;
  input dly_irq_reg_0;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ;
  input lsize_more_err_reg;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ;
  input [7:0]ch2_irqdelay_status;
  input ch1_dly_irq_set;
  input fsize_mismatch_err;
  input s2mm_fsize_more_or_sof_late;
  input s2mm_dma_interr_set_minus_frame_errors;
  input lsize_mismatch_err;
  input ch2_dly_irq_set;
  input lsize_more_mismatch_err;
  input [5:0]s_axi_lite_araddr;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;

  wire [31:0]D;
  wire [31:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ;
  wire \GEN_FOR_FLUSH.fsize_err_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] ;
  wire [16:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  wire [12:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ;
  wire [15:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ;
  wire [15:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  wire [3:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0 ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire ch1_dly_irq_set;
  wire [7:0]ch1_irqdelay_status;
  wire ch2_dly_irq_set;
  wire [7:0]ch2_irqdelay_status;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dma_interr_reg;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire fsize_mismatch_err;
  wire [23:0]in0;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lsize_err_reg;
  wire lsize_mismatch_err;
  wire lsize_more_err_reg;
  wire lsize_more_mismatch_err;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire [6:0]mm2s_axi2ip_wrce;
  (* async_reg = "true" *) wire [4:0]mm2s_chnl_current_frame_cdc_tig;
  wire [17:0]mm2s_dmacr;
  wire mm2s_dmasr;
  (* async_reg = "true" *) wire [4:0]mm2s_genlock_pair_frame_cdc_tig;
  wire mm2s_introut;
  wire mm2s_ioc_irq_set;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_store_cdc_tig;
  wire mm2s_ip2axi_introut;
  wire mm2s_prmry_resetn;
  wire mm2s_soft_reset;
  wire n_0_0;
  wire n_0_1;
  wire n_0_2;
  wire n_0_3;
  wire n_0_4;
  wire [1:0]out;
  wire prmry_reset2;
  wire prmry_reset2_0;
  wire [7:0]s2mm_axi2ip_wrce;
  (* async_reg = "true" *) wire [12:0]s2mm_capture_dm_done_vsize_counter_cdc_tig;
  (* async_reg = "true" *) wire [15:0]s2mm_capture_hsize_at_uf_err_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_chnl_current_frame_cdc_tig;
  wire s2mm_dma_interr_set_minus_frame_errors;
  wire [20:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_fsize_more_or_sof_late;
  (* async_reg = "true" *) wire [4:0]s2mm_genlock_pair_frame_cdc_tig;
  wire s2mm_introut;
  wire s2mm_ioc_irq_set;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_store_cdc_tig;
  wire s2mm_ip2axi_introut;
  wire s2mm_prmry_resetn;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire stop;

  zynq_base_axi_vdma_0_0_axi_vdma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.D(D),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ),
        .\GEN_FOR_FLUSH.fsize_err_reg (\GEN_FOR_FLUSH.fsize_err_reg ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 (s2mm_axi2ip_wrce[1]),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 (s2mm_axi2ip_wrce[2]),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 (s2mm_ip2axi_frame_ptr_ref_cdc_tig),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 (mm2s_ip2axi_frame_store_cdc_tig),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 (s2mm_ip2axi_frame_store_cdc_tig),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 (mm2s_ip2axi_frame_ptr_ref_cdc_tig),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_2 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ),
        .SR(SR),
        .ch1_dly_irq_set(ch1_dly_irq_set),
        .ch1_irqdelay_status(ch1_irqdelay_status),
        .ch2_dly_irq_set(ch2_dly_irq_set),
        .ch2_irqdelay_status(ch2_irqdelay_status),
        .dly_irq_reg(dly_irq_reg),
        .dly_irq_reg_0(dly_irq_reg_0),
        .dma_interr_reg(dma_interr_reg),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2]_0 ),
        .fsize_mismatch_err(fsize_mismatch_err),
        .in0(in0),
        .ioc_irq_reg(ioc_irq_reg),
        .ioc_irq_reg_0(ioc_irq_reg_0),
        .irqdelay_wren_i0(irqdelay_wren_i0),
        .irqthresh_wren_i0(irqthresh_wren_i0),
        .lsize_err_reg(lsize_err_reg),
        .lsize_mismatch_err(lsize_mismatch_err),
        .lsize_more_err_reg(lsize_more_err_reg),
        .lsize_more_mismatch_err(lsize_more_mismatch_err),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(out),
        .prmry_reset2(prmry_reset2),
        .prmry_reset2_0(prmry_reset2_0),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[7:3],s2mm_axi2ip_wrce[0]}),
        .s2mm_dma_interr_set_minus_frame_errors(s2mm_dma_interr_set_minus_frame_errors),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_fsize_more_or_sof_late(s2mm_fsize_more_or_sof_late),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .stop(stop));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized2 \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I 
       (.SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_introut(mm2s_introut),
        .mm2s_ip2axi_introut(mm2s_ip2axi_introut),
        .prmry_reset2(prmry_reset2),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [0]),
        .Q(mm2s_chnl_current_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [1]),
        .Q(mm2s_chnl_current_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [2]),
        .Q(mm2s_chnl_current_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [3]),
        .Q(mm2s_chnl_current_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [4]),
        .Q(mm2s_chnl_current_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0 [0]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0 [1]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0 [2]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0 [3]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0 [4]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [0]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [1]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [2]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [3]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [4]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[4]),
        .R(1'b0));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized2_76 \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I 
       (.SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_reset2_0(prmry_reset2_0),
        .s2mm_introut(s2mm_introut),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [0]),
        .Q(s2mm_chnl_current_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [1]),
        .Q(s2mm_chnl_current_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [2]),
        .Q(s2mm_chnl_current_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [3]),
        .Q(s2mm_chnl_current_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [4]),
        .Q(s2mm_chnl_current_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 [0]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 [1]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 [2]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 [3]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 [4]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 [0]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 [1]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 [2]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 [3]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 [4]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(n_0_4),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(n_0_3),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(n_0_2),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(n_0_1),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(n_0_0),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_module" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_reg_module
   (mm2s_dmacr,
    mm2s_soft_reset,
    out,
    reset_counts,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    ioc_irq_reg,
    dly_irq_reg,
    mm2s_dmasr,
    mm2s_ip2axi_introut,
    mm2s_regdir_idle,
    s_soft_reset_i0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    prmry_resetn_i_reg,
    ch1_delay_zero,
    ch1_thresh_count1,
    Q,
    E,
    err_irq_reg,
    \reg_module_hsize_reg[0] ,
    \reg_module_hsize_reg[15] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ,
    \reg_module_vsize_reg[12] ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \reg_module_hsize_reg[4] ,
    \reg_module_hsize_reg[5] ,
    \reg_module_hsize_reg[6] ,
    \reg_module_hsize_reg[12] ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] ,
    p_2_in,
    halted_reg,
    initial_frame_reg,
    halted_reg_0,
    mm2s_irqdelay_wren,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ,
    \ptr_ref_i_reg[4]_0 ,
    SR,
    mm2s_axi2ip_wrce,
    D,
    m_axi_mm2s_aclk,
    \dmacr_i_reg[2] ,
    in0,
    reset_counts_reg,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    \dmacr_i_reg[0] ,
    halted_reg_1,
    prmtr_updt_complete_i_reg,
    prmry_in,
    mm2s_halt_cmplt,
    halt_reset,
    ch1_delay_cnt_en,
    mm2s_frame_sync,
    mm2s_packet_sof,
    s_axis_cmd_tvalid_reg,
    ch1_dly_irq_set,
    mm2s_mask_fsync_out,
    mm2s_tstvect_fsync,
    mm2s_valid_frame_sync,
    stop,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ,
    dma_err,
    mm2s_halt,
    prmtr_update_complete,
    initial_frame,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 );
  output [19:0]mm2s_dmacr;
  output mm2s_soft_reset;
  output [31:0]out;
  output reset_counts;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output ioc_irq_reg;
  output dly_irq_reg;
  output mm2s_dmasr;
  output mm2s_ip2axi_introut;
  output mm2s_regdir_idle;
  output s_soft_reset_i0;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  output prmry_resetn_i_reg;
  output ch1_delay_zero;
  output ch1_thresh_count1;
  output [4:0]Q;
  output [0:0]E;
  output err_irq_reg;
  output \reg_module_hsize_reg[0] ;
  output [15:0]\reg_module_hsize_reg[15] ;
  output [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  output [12:0]\reg_module_vsize_reg[12] ;
  output [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  output \reg_module_hsize_reg[4] ;
  output \reg_module_hsize_reg[5] ;
  output \reg_module_hsize_reg[6] ;
  output \reg_module_hsize_reg[12] ;
  output \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] ;
  output \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] ;
  output p_2_in;
  output halted_reg;
  output [0:0]initial_frame_reg;
  output [0:0]halted_reg_0;
  output mm2s_irqdelay_wren;
  output [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  output [4:0]\ptr_ref_i_reg[4]_0 ;
  input [0:0]SR;
  input [6:0]mm2s_axi2ip_wrce;
  input [31:0]D;
  input m_axi_mm2s_aclk;
  input \dmacr_i_reg[2] ;
  input [23:0]in0;
  input reset_counts_reg;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input ioc_irq_reg_0;
  input dly_irq_reg_0;
  input \dmacr_i_reg[0] ;
  input halted_reg_1;
  input prmtr_updt_complete_i_reg;
  input prmry_in;
  input mm2s_halt_cmplt;
  input halt_reset;
  input ch1_delay_cnt_en;
  input mm2s_frame_sync;
  input mm2s_packet_sof;
  input s_axis_cmd_tvalid_reg;
  input ch1_dly_irq_set;
  input mm2s_mask_fsync_out;
  input mm2s_tstvect_fsync;
  input mm2s_valid_frame_sync;
  input stop;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  input dma_err;
  input mm2s_halt;
  input prmtr_update_complete;
  input initial_frame;
  input [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  input [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;

  wire [31:0]D;
  wire \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] ;
  wire \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] ;
  wire [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [0:0]E;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_80 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_81 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_82 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_83 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_84 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_85 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_87 ;
  wire I_DMA_REGISTER_n_38;
  wire I_DMA_REGISTER_n_39;
  wire I_DMA_REGISTER_n_40;
  wire I_DMA_REGISTER_n_41;
  wire I_DMA_REGISTER_n_42;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire ch1_dly_irq_set;
  wire ch1_thresh_count1;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire err_irq_reg;
  wire halt_reset;
  wire halted_reg;
  wire [0:0]halted_reg_0;
  wire halted_reg_1;
  wire [23:0]in0;
  wire initial_frame;
  wire [0:0]initial_frame_reg;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire m_axi_mm2s_aclk;
  wire [6:0]mm2s_axi2ip_wrce;
  wire [19:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_ip2axi_introut;
  wire mm2s_irqdelay_wren;
  wire mm2s_mask_fsync_out;
  wire mm2s_packet_sof;
  wire mm2s_prmtr_updt_complete;
  wire mm2s_regdir_idle;
  wire mm2s_soft_reset;
  wire mm2s_tstvect_fsync;
  wire mm2s_valid_frame_sync;
  wire [31:0]out;
  wire p_2_in;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire prmtr_updt_complete_i_reg;
  wire [4:0]\ptr_ref_i_reg[4]_0 ;
  wire \reg_module_hsize_reg[0] ;
  wire \reg_module_hsize_reg[12] ;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire \reg_module_hsize_reg[4] ;
  wire \reg_module_hsize_reg[5] ;
  wire \reg_module_hsize_reg[6] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire reset_counts;
  wire reset_counts_reg;
  wire s_axis_cmd_tvalid_reg;
  wire s_soft_reset_i0;
  wire stop;

  zynq_base_axi_vdma_0_0_axi_vdma_regdirect \GEN_REG_DIRECT_MODE.REGDIRECT_I 
       (.D(D),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]_0 (\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] ),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]_0 (\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] ),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 (\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] (mm2s_soft_reset),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ),
        .Q({I_DMA_REGISTER_n_38,I_DMA_REGISTER_n_39,I_DMA_REGISTER_n_40,I_DMA_REGISTER_n_41,I_DMA_REGISTER_n_42}),
        .SR(SR),
        .in0({\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_80 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_81 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_82 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_83 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_84 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_85 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_87 }),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[6:3]),
        .mm2s_dmacr(mm2s_dmacr[2:0]),
        .mm2s_prmtr_updt_complete(mm2s_prmtr_updt_complete),
        .mm2s_regdir_idle(mm2s_regdir_idle),
        .prmtr_updt_complete_i_reg_0(prmtr_updt_complete_i_reg),
        .\reg_module_hsize_reg[0]_0 (\reg_module_hsize_reg[0] ),
        .\reg_module_hsize_reg[12]_0 (\reg_module_hsize_reg[12] ),
        .\reg_module_hsize_reg[15]_0 (\reg_module_hsize_reg[15] ),
        .\reg_module_hsize_reg[4]_0 (\reg_module_hsize_reg[4] ),
        .\reg_module_hsize_reg[5]_0 (\reg_module_hsize_reg[5] ),
        .\reg_module_hsize_reg[6]_0 (\reg_module_hsize_reg[6] ),
        .\reg_module_vsize_reg[12]_0 (\reg_module_vsize_reg[12] ),
        .regdir_idle_i_reg_0(s_axis_cmd_tvalid_reg),
        .stop(stop));
  zynq_base_axi_vdma_0_0_axi_vdma_register I_DMA_REGISTER
       (.D({D[31:16],D[14:3],D[1]}),
        .E(E),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 (\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 (\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ),
        .Q({Q[4:2],I_DMA_REGISTER_n_38,I_DMA_REGISTER_n_39,I_DMA_REGISTER_n_40,I_DMA_REGISTER_n_41,I_DMA_REGISTER_n_42,Q[1:0]}),
        .SR(SR),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero(ch1_delay_zero),
        .ch1_dly_irq_set(ch1_dly_irq_set),
        .ch1_thresh_count1(ch1_thresh_count1),
        .dly_irq_reg_0(dly_irq_reg),
        .dly_irq_reg_1(dly_irq_reg_0),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_decerr_reg_1(dma_decerr_reg_0),
        .dma_err(dma_err),
        .dma_interr_reg_0(dma_interr_reg),
        .dma_interr_reg_1(dma_interr_reg_0),
        .dma_slverr_reg_0(dma_slverr_reg),
        .dma_slverr_reg_1(dma_slverr_reg_0),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[2]_0 (mm2s_soft_reset),
        .\dmacr_i_reg[2]_1 (\dmacr_i_reg[2] ),
        .err_irq_reg_0(err_irq_reg),
        .halt_reset(halt_reset),
        .halted_reg_0(mm2s_dmasr),
        .halted_reg_1(halted_reg),
        .halted_reg_2(halted_reg_0),
        .halted_reg_3(halted_reg_1),
        .initial_frame(initial_frame),
        .initial_frame_reg(initial_frame_reg),
        .ioc_irq_reg_0(ioc_irq_reg),
        .ioc_irq_reg_1(ioc_irq_reg_0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[1:0]),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_ip2axi_introut(mm2s_ip2axi_introut),
        .mm2s_irqdelay_wren(mm2s_irqdelay_wren),
        .mm2s_mask_fsync_out(mm2s_mask_fsync_out),
        .mm2s_packet_sof(mm2s_packet_sof),
        .mm2s_prmtr_updt_complete(mm2s_prmtr_updt_complete),
        .mm2s_tstvect_fsync(mm2s_tstvect_fsync),
        .mm2s_valid_frame_sync(mm2s_valid_frame_sync),
        .p_2_in(p_2_in),
        .prmry_in(prmry_in),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .prmtr_update_complete(prmtr_update_complete),
        .reset_counts_reg_0(reset_counts),
        .reset_counts_reg_1(reset_counts_reg),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .s_soft_reset_i0(s_soft_reset_i0));
  zynq_base_axi_vdma_0_0_axi_vdma_reg_mux LITE_READ_MUX_I
       (.in0({in0[23:4],\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_80 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_81 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_82 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_83 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_84 ,in0[3:1],\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_85 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_87 ,in0[0]}),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\ptr_ref_i_reg[4]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\ptr_ref_i_reg[4]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\ptr_ref_i_reg[4]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\ptr_ref_i_reg[4]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\ptr_ref_i_reg[4]_0 [4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_module" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_reg_module__parameterized0
   (s2mm_dmacr,
    s2mm_soft_reset,
    out,
    reset_counts,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    \GEN_FOR_FLUSH.fsize_err_reg ,
    lsize_err_reg,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    ioc_irq_reg,
    dly_irq_reg,
    lsize_more_err_reg,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ,
    s2mm_dmasr,
    s2mm_ip2axi_introut,
    s2mm_prmtr_updt_complete,
    s_soft_reset_i0,
    ch2_delay_count0,
    ch2_dly_fast_cnt0,
    prmry_resetn_i_reg,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ,
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ,
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ,
    err_irq_reg,
    \dmacr_i_reg[2] ,
    halted_reg,
    halted_reg_0,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] ,
    \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ,
    \reg_module_vsize_reg[12] ,
    \reg_module_hsize_reg[15] ,
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ,
    \ptr_ref_i_reg[4]_0 ,
    SR,
    s2mm_axi2ip_wrce,
    D,
    m_axi_s2mm_aclk,
    \dmacr_i_reg[2]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ,
    reset_counts_reg,
    irqdelay_wren_i0,
    irqthresh_wren_i0,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    \GEN_FOR_FLUSH.fsize_err_reg_0 ,
    lsize_err_reg_0,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    lsize_more_err_reg_0,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    \dmacr_i_reg[0] ,
    halted_reg_1,
    prmtr_updt_complete_i_reg,
    prmry_in,
    s2mm_halt_cmplt,
    halt_reset,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ,
    Q,
    s2mm_packet_sof,
    ch2_delay_cnt_en,
    s2mm_cdc2dmac_fsync,
    s_axis_cmd_tvalid_reg,
    ch2_dly_irq_set,
    s2mm_mask_fsync_out,
    s2mm_tstvect_fsync,
    s2mm_valid_frame_sync,
    dma_err,
    s2mm_halt,
    prmtr_update_complete,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] );
  output [20:0]s2mm_dmacr;
  output s2mm_soft_reset;
  output [31:0]out;
  output reset_counts;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output \GEN_FOR_FLUSH.fsize_err_reg ;
  output lsize_err_reg;
  output \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  output ioc_irq_reg;
  output dly_irq_reg;
  output lsize_more_err_reg;
  output \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  output [0:0]s2mm_dmasr;
  output s2mm_ip2axi_introut;
  output s2mm_prmtr_updt_complete;
  output s_soft_reset_i0;
  output ch2_delay_count0;
  output ch2_dly_fast_cnt0;
  output prmry_resetn_i_reg;
  output \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ;
  output [7:0]\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  output [3:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ;
  output err_irq_reg;
  output \dmacr_i_reg[2] ;
  output halted_reg;
  output [0:0]halted_reg_0;
  output [0:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] ;
  output [1:0]\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ;
  output [12:0]\reg_module_vsize_reg[12] ;
  output [15:0]\reg_module_hsize_reg[15] ;
  output [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  output [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  output [4:0]\ptr_ref_i_reg[4]_0 ;
  input [0:0]SR;
  input [7:0]s2mm_axi2ip_wrce;
  input [31:0]D;
  input m_axi_s2mm_aclk;
  input \dmacr_i_reg[2]_0 ;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  input reset_counts_reg;
  input irqdelay_wren_i0;
  input irqthresh_wren_i0;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  input lsize_err_reg_0;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  input ioc_irq_reg_0;
  input dly_irq_reg_0;
  input lsize_more_err_reg_0;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  input \dmacr_i_reg[0] ;
  input halted_reg_1;
  input prmtr_updt_complete_i_reg;
  input prmry_in;
  input s2mm_halt_cmplt;
  input halt_reset;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  input [6:0]Q;
  input s2mm_packet_sof;
  input ch2_delay_cnt_en;
  input s2mm_cdc2dmac_fsync;
  input s_axis_cmd_tvalid_reg;
  input ch2_dly_irq_set;
  input s2mm_mask_fsync_out;
  input s2mm_tstvect_fsync;
  input s2mm_valid_frame_sync;
  input dma_err;
  input s2mm_halt;
  input prmtr_update_complete;
  input [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;

  wire [31:0]D;
  wire [3:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ;
  wire [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [1:0]\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ;
  wire [0:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  wire \GEN_FOR_FLUSH.fsize_err_reg ;
  wire \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  wire [7:0]\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  wire [6:0]Q;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire [0:0]SR;
  wire ch2_delay_cnt_en;
  wire ch2_delay_count0;
  wire ch2_dly_fast_cnt0;
  wire ch2_dly_irq_set;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire err_irq_reg;
  wire halt_reset;
  wire halted_reg;
  wire [0:0]halted_reg_0;
  wire halted_reg_1;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lsize_err_reg;
  wire lsize_err_reg_0;
  wire lsize_more_err_reg;
  wire lsize_more_err_reg_0;
  wire m_axi_s2mm_aclk;
  wire [31:0]out;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire prmtr_updt_complete_i_reg;
  wire [4:0]\ptr_ref_i_reg[4]_0 ;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire reset_counts;
  wire reset_counts_reg;
  wire [7:0]s2mm_axi2ip_wrce;
  wire s2mm_cdc2dmac_fsync;
  wire [20:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_ip2axi_introut;
  wire s2mm_mask_fsync_out;
  wire s2mm_packet_sof;
  wire s2mm_prmtr_updt_complete;
  wire s2mm_soft_reset;
  wire s2mm_tstvect_fsync;
  wire s2mm_valid_frame_sync;
  wire s_axis_cmd_tvalid_reg;
  wire s_soft_reset_i0;

  zynq_base_axi_vdma_0_0_axi_vdma_regdirect__parameterized0 \GEN_REG_DIRECT_MODE.REGDIRECT_I 
       (.D(D),
        .\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 (\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmtr_updt_complete_i_reg_0(prmtr_updt_complete_i_reg),
        .\reg_module_hsize_reg[15]_0 (\reg_module_hsize_reg[15] ),
        .\reg_module_vsize_reg[12]_0 (\reg_module_vsize_reg[12] ),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[7:4]),
        .s2mm_prmtr_updt_complete(s2mm_prmtr_updt_complete));
  zynq_base_axi_vdma_0_0_axi_vdma_register__parameterized0 I_DMA_REGISTER
       (.D(D),
        .\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 (\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ),
        .\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15]_0 (\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg (\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]_0 (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ),
        .\GEN_FOR_FLUSH.fsize_err_reg_0 (\GEN_FOR_FLUSH.fsize_err_reg ),
        .\GEN_FOR_FLUSH.fsize_err_reg_1 (\GEN_FOR_FLUSH.fsize_err_reg_0 ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1 (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 (\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ),
        .Q(Q),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .SR(SR),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_count0(ch2_delay_count0),
        .ch2_dly_fast_cnt0(ch2_dly_fast_cnt0),
        .ch2_dly_irq_set(ch2_dly_irq_set),
        .dly_irq_reg_0(dly_irq_reg),
        .dly_irq_reg_1(dly_irq_reg_0),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_decerr_reg_1(dma_decerr_reg_0),
        .dma_err(dma_err),
        .dma_interr_reg_0(dma_interr_reg),
        .dma_interr_reg_1(dma_interr_reg_0),
        .dma_slverr_reg_0(dma_slverr_reg),
        .dma_slverr_reg_1(dma_slverr_reg_0),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[2]_0 (s2mm_soft_reset),
        .\dmacr_i_reg[2]_1 (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_2 (\dmacr_i_reg[2]_0 ),
        .err_irq_reg_0(err_irq_reg),
        .halt_reset(halt_reset),
        .halted_reg_0(s2mm_dmasr),
        .halted_reg_1(halted_reg),
        .halted_reg_2(halted_reg_0),
        .halted_reg_3(halted_reg_1),
        .ioc_irq_reg_0(ioc_irq_reg),
        .ioc_irq_reg_1(ioc_irq_reg_0),
        .irqdelay_wren_i0(irqdelay_wren_i0),
        .irqthresh_wren_i0(irqthresh_wren_i0),
        .lsize_err_reg_0(lsize_err_reg),
        .lsize_err_reg_1(lsize_err_reg_0),
        .lsize_more_err_reg_0(lsize_more_err_reg),
        .lsize_more_err_reg_1(lsize_more_err_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_in(prmry_in),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .prmtr_update_complete(prmtr_update_complete),
        .reset_counts(reset_counts),
        .reset_counts_reg_0(reset_counts_reg),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[3:1]),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_mask_fsync_out(s2mm_mask_fsync_out),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_prmtr_updt_complete(s2mm_prmtr_updt_complete),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .s_soft_reset_i0(s_soft_reset_i0));
  zynq_base_axi_vdma_0_0_axi_vdma_reg_mux__parameterized0 LITE_READ_MUX_I
       (.\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\ptr_ref_i_reg[4]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\ptr_ref_i_reg[4]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\ptr_ref_i_reg[4]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\ptr_ref_i_reg[4]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\ptr_ref_i_reg[4]_0 [4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_mux" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_reg_mux
   (out,
    in0);
  output [31:0]out;
  input [31:0]in0;

  (* DONT_TOUCH *) wire [31:0]ip2axi_rddata_int;

  assign ip2axi_rddata_int = in0[31:0];
  assign out[31:0] = ip2axi_rddata_int;
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_mux" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_reg_mux__parameterized0
   (out,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] );
  output [31:0]out;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;

  (* DONT_TOUCH *) wire [31:0]ip2axi_rddata_int;

  assign ip2axi_rddata_int = \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] [31:0];
  assign out[31:0] = ip2axi_rddata_int;
endmodule

(* ORIG_REF_NAME = "axi_vdma_regdirect" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_regdirect
   (mm2s_prmtr_updt_complete,
    mm2s_regdir_idle,
    \reg_module_hsize_reg[0]_0 ,
    \reg_module_hsize_reg[15]_0 ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 ,
    \reg_module_vsize_reg[12]_0 ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ,
    in0,
    \reg_module_hsize_reg[4]_0 ,
    \reg_module_hsize_reg[5]_0 ,
    \reg_module_hsize_reg[6]_0 ,
    \reg_module_hsize_reg[12]_0 ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]_0 ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]_0 ,
    SR,
    mm2s_dmacr,
    m_axi_mm2s_aclk,
    prmtr_updt_complete_i_reg_0,
    regdir_idle_i_reg_0,
    stop,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ,
    Q,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ,
    mm2s_axi2ip_wrce,
    D);
  output mm2s_prmtr_updt_complete;
  output mm2s_regdir_idle;
  output \reg_module_hsize_reg[0]_0 ;
  output [15:0]\reg_module_hsize_reg[15]_0 ;
  output [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 ;
  output [12:0]\reg_module_vsize_reg[12]_0 ;
  output [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  output [7:0]in0;
  output \reg_module_hsize_reg[4]_0 ;
  output \reg_module_hsize_reg[5]_0 ;
  output \reg_module_hsize_reg[6]_0 ;
  output \reg_module_hsize_reg[12]_0 ;
  output \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]_0 ;
  output \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]_0 ;
  input [0:0]SR;
  input [2:0]mm2s_dmacr;
  input m_axi_mm2s_aclk;
  input prmtr_updt_complete_i_reg_0;
  input regdir_idle_i_reg_0;
  input stop;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ;
  input [4:0]Q;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  input [3:0]mm2s_axi2ip_wrce;
  input [31:0]D;

  wire [31:0]D;
  wire \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]_0 ;
  wire \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]_0 ;
  wire [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ;
  wire [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [7:0]in0;
  wire ip2axi_rddata_int_inferred_i_43_n_0;
  wire ip2axi_rddata_int_inferred_i_44_n_0;
  wire ip2axi_rddata_int_inferred_i_45_n_0;
  wire ip2axi_rddata_int_inferred_i_46_n_0;
  wire ip2axi_rddata_int_inferred_i_47_n_0;
  wire ip2axi_rddata_int_inferred_i_51_n_0;
  wire ip2axi_rddata_int_inferred_i_52_n_0;
  wire ip2axi_rddata_int_inferred_i_53_n_0;
  wire m_axi_mm2s_aclk;
  wire [3:0]mm2s_axi2ip_wrce;
  wire [2:0]mm2s_dmacr;
  wire mm2s_prmtr_updt_complete;
  wire mm2s_regdir_idle;
  wire prmtr_updt_complete_i_reg_0;
  wire \reg_module_hsize_reg[0]_0 ;
  wire \reg_module_hsize_reg[12]_0 ;
  wire [15:0]\reg_module_hsize_reg[15]_0 ;
  wire \reg_module_hsize_reg[4]_0 ;
  wire \reg_module_hsize_reg[5]_0 ;
  wire \reg_module_hsize_reg[6]_0 ;
  wire [12:0]\reg_module_vsize_reg[12]_0 ;
  wire regdir_idle_i_i_1_n_0;
  wire regdir_idle_i_reg_0;
  wire run_stop_d1;
  wire stop;

  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [0]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[10]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [10]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[11]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [11]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[12]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [12]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[13]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [13]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[14]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [14]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[15]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [15]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [1]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [2]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [3]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [4]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[5]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [5]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[6]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [6]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[7]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [7]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[8]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [8]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[9]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_21
       (.I0(ip2axi_rddata_int_inferred_i_43_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I2(Q[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(in0[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_22
       (.I0(ip2axi_rddata_int_inferred_i_44_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I2(Q[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(in0[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_23
       (.I0(ip2axi_rddata_int_inferred_i_45_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I2(Q[2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(in0[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_24
       (.I0(ip2axi_rddata_int_inferred_i_46_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I2(Q[1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(in0[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_25
       (.I0(ip2axi_rddata_int_inferred_i_47_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I2(Q[0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(in0[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_29
       (.I0(ip2axi_rddata_int_inferred_i_51_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I2(mm2s_dmacr[2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(in0[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_30
       (.I0(ip2axi_rddata_int_inferred_i_52_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(in0[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_31
       (.I0(ip2axi_rddata_int_inferred_i_53_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I2(mm2s_dmacr[1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(in0[0]));
  LUT6 #(
    .INIT(64'hF0C0A00000C0A000)) 
    ip2axi_rddata_int_inferred_i_40
       (.I0(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [14]),
        .I1(\reg_module_hsize_reg[15]_0 [14]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [0]),
        .I5(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [14]),
        .O(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hF0C0A00000C0A000)) 
    ip2axi_rddata_int_inferred_i_41
       (.I0(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [13]),
        .I1(\reg_module_hsize_reg[15]_0 [13]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [0]),
        .I5(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [13]),
        .O(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_42
       (.I0(\reg_module_hsize_reg[15]_0 [12]),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [12]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [12]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [12]),
        .O(\reg_module_hsize_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_43
       (.I0(\reg_module_hsize_reg[15]_0 [11]),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [11]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [11]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [11]),
        .O(ip2axi_rddata_int_inferred_i_43_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_44
       (.I0(\reg_module_hsize_reg[15]_0 [10]),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [10]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [10]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [10]),
        .O(ip2axi_rddata_int_inferred_i_44_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_45
       (.I0(\reg_module_hsize_reg[15]_0 [9]),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [9]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [9]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [9]),
        .O(ip2axi_rddata_int_inferred_i_45_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_46
       (.I0(\reg_module_hsize_reg[15]_0 [8]),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [8]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [8]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [8]),
        .O(ip2axi_rddata_int_inferred_i_46_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_47
       (.I0(\reg_module_hsize_reg[15]_0 [7]),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [7]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [7]),
        .O(ip2axi_rddata_int_inferred_i_47_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_48
       (.I0(\reg_module_hsize_reg[15]_0 [6]),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [6]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [6]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [6]),
        .O(\reg_module_hsize_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_49
       (.I0(\reg_module_hsize_reg[15]_0 [5]),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [5]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [5]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [5]),
        .O(\reg_module_hsize_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_50
       (.I0(\reg_module_hsize_reg[15]_0 [4]),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [4]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [4]),
        .O(\reg_module_hsize_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_51
       (.I0(\reg_module_hsize_reg[15]_0 [3]),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [3]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [3]),
        .O(ip2axi_rddata_int_inferred_i_51_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_52
       (.I0(\reg_module_hsize_reg[15]_0 [2]),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [2]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [2]),
        .O(ip2axi_rddata_int_inferred_i_52_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_53
       (.I0(\reg_module_hsize_reg[15]_0 [1]),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [1]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [1]),
        .O(ip2axi_rddata_int_inferred_i_53_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_54
       (.I0(\reg_module_hsize_reg[15]_0 [0]),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [0]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [0]),
        .O(\reg_module_hsize_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    prmtr_updt_complete_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmtr_updt_complete_i_reg_0),
        .Q(mm2s_prmtr_updt_complete),
        .R(1'b0));
  FDRE \reg_module_hsize_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[0]),
        .Q(\reg_module_hsize_reg[15]_0 [0]),
        .R(SR));
  FDRE \reg_module_hsize_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[10]),
        .Q(\reg_module_hsize_reg[15]_0 [10]),
        .R(SR));
  FDRE \reg_module_hsize_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[11]),
        .Q(\reg_module_hsize_reg[15]_0 [11]),
        .R(SR));
  FDRE \reg_module_hsize_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[12]),
        .Q(\reg_module_hsize_reg[15]_0 [12]),
        .R(SR));
  FDRE \reg_module_hsize_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[13]),
        .Q(\reg_module_hsize_reg[15]_0 [13]),
        .R(SR));
  FDRE \reg_module_hsize_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[14]),
        .Q(\reg_module_hsize_reg[15]_0 [14]),
        .R(SR));
  FDRE \reg_module_hsize_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[15]),
        .Q(\reg_module_hsize_reg[15]_0 [15]),
        .R(SR));
  FDRE \reg_module_hsize_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[1]),
        .Q(\reg_module_hsize_reg[15]_0 [1]),
        .R(SR));
  FDRE \reg_module_hsize_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[2]),
        .Q(\reg_module_hsize_reg[15]_0 [2]),
        .R(SR));
  FDRE \reg_module_hsize_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[3]),
        .Q(\reg_module_hsize_reg[15]_0 [3]),
        .R(SR));
  FDRE \reg_module_hsize_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[4]),
        .Q(\reg_module_hsize_reg[15]_0 [4]),
        .R(SR));
  FDRE \reg_module_hsize_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[5]),
        .Q(\reg_module_hsize_reg[15]_0 [5]),
        .R(SR));
  FDRE \reg_module_hsize_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[6]),
        .Q(\reg_module_hsize_reg[15]_0 [6]),
        .R(SR));
  FDRE \reg_module_hsize_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[7]),
        .Q(\reg_module_hsize_reg[15]_0 [7]),
        .R(SR));
  FDRE \reg_module_hsize_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[8]),
        .Q(\reg_module_hsize_reg[15]_0 [8]),
        .R(SR));
  FDRE \reg_module_hsize_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[9]),
        .Q(\reg_module_hsize_reg[15]_0 [9]),
        .R(SR));
  FDRE \reg_module_vsize_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(\reg_module_vsize_reg[12]_0 [0]),
        .R(SR));
  FDRE \reg_module_vsize_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\reg_module_vsize_reg[12]_0 [10]),
        .R(SR));
  FDRE \reg_module_vsize_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\reg_module_vsize_reg[12]_0 [11]),
        .R(SR));
  FDRE \reg_module_vsize_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\reg_module_vsize_reg[12]_0 [12]),
        .R(SR));
  FDRE \reg_module_vsize_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(\reg_module_vsize_reg[12]_0 [1]),
        .R(SR));
  FDRE \reg_module_vsize_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(\reg_module_vsize_reg[12]_0 [2]),
        .R(SR));
  FDRE \reg_module_vsize_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\reg_module_vsize_reg[12]_0 [3]),
        .R(SR));
  FDRE \reg_module_vsize_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(\reg_module_vsize_reg[12]_0 [4]),
        .R(SR));
  FDRE \reg_module_vsize_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(\reg_module_vsize_reg[12]_0 [5]),
        .R(SR));
  FDRE \reg_module_vsize_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\reg_module_vsize_reg[12]_0 [6]),
        .R(SR));
  FDRE \reg_module_vsize_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\reg_module_vsize_reg[12]_0 [7]),
        .R(SR));
  FDRE \reg_module_vsize_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\reg_module_vsize_reg[12]_0 [8]),
        .R(SR));
  FDRE \reg_module_vsize_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\reg_module_vsize_reg[12]_0 [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFDDFFFFFDDDFDFD)) 
    regdir_idle_i_i_1
       (.I0(regdir_idle_i_reg_0),
        .I1(stop),
        .I2(mm2s_regdir_idle),
        .I3(run_stop_d1),
        .I4(mm2s_dmacr[0]),
        .I5(mm2s_prmtr_updt_complete),
        .O(regdir_idle_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    regdir_idle_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(regdir_idle_i_i_1_n_0),
        .Q(mm2s_regdir_idle),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_dmacr[0]),
        .Q(run_stop_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_regdirect" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_regdirect__parameterized0
   (s2mm_prmtr_updt_complete,
    \reg_module_vsize_reg[12]_0 ,
    \reg_module_hsize_reg[15]_0 ,
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 ,
    prmtr_updt_complete_i_reg_0,
    m_axi_s2mm_aclk,
    SR,
    s2mm_axi2ip_wrce,
    D);
  output s2mm_prmtr_updt_complete;
  output [12:0]\reg_module_vsize_reg[12]_0 ;
  output [15:0]\reg_module_hsize_reg[15]_0 ;
  output [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  output [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 ;
  input prmtr_updt_complete_i_reg_0;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [3:0]s2mm_axi2ip_wrce;
  input [31:0]D;

  wire [31:0]D;
  wire [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 ;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire prmtr_updt_complete_i_reg_0;
  wire [15:0]\reg_module_hsize_reg[15]_0 ;
  wire [12:0]\reg_module_vsize_reg[12]_0 ;
  wire [3:0]s2mm_axi2ip_wrce;
  wire s2mm_prmtr_updt_complete;

  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [0]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[10]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [10]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[11]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [11]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[12]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [12]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[13]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [13]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[14]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [14]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[15]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [15]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [1]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [2]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [3]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [4]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[5]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [5]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[6]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [6]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[7]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [7]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[8]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [8]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[9]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    prmtr_updt_complete_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmtr_updt_complete_i_reg_0),
        .Q(s2mm_prmtr_updt_complete),
        .R(1'b0));
  FDRE \reg_module_hsize_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[0]),
        .Q(\reg_module_hsize_reg[15]_0 [0]),
        .R(SR));
  FDRE \reg_module_hsize_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[10]),
        .Q(\reg_module_hsize_reg[15]_0 [10]),
        .R(SR));
  FDRE \reg_module_hsize_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[11]),
        .Q(\reg_module_hsize_reg[15]_0 [11]),
        .R(SR));
  FDRE \reg_module_hsize_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[12]),
        .Q(\reg_module_hsize_reg[15]_0 [12]),
        .R(SR));
  FDRE \reg_module_hsize_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[13]),
        .Q(\reg_module_hsize_reg[15]_0 [13]),
        .R(SR));
  FDRE \reg_module_hsize_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[14]),
        .Q(\reg_module_hsize_reg[15]_0 [14]),
        .R(SR));
  FDRE \reg_module_hsize_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[15]),
        .Q(\reg_module_hsize_reg[15]_0 [15]),
        .R(SR));
  FDRE \reg_module_hsize_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[1]),
        .Q(\reg_module_hsize_reg[15]_0 [1]),
        .R(SR));
  FDRE \reg_module_hsize_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[2]),
        .Q(\reg_module_hsize_reg[15]_0 [2]),
        .R(SR));
  FDRE \reg_module_hsize_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[3]),
        .Q(\reg_module_hsize_reg[15]_0 [3]),
        .R(SR));
  FDRE \reg_module_hsize_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[4]),
        .Q(\reg_module_hsize_reg[15]_0 [4]),
        .R(SR));
  FDRE \reg_module_hsize_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[5]),
        .Q(\reg_module_hsize_reg[15]_0 [5]),
        .R(SR));
  FDRE \reg_module_hsize_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[6]),
        .Q(\reg_module_hsize_reg[15]_0 [6]),
        .R(SR));
  FDRE \reg_module_hsize_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[7]),
        .Q(\reg_module_hsize_reg[15]_0 [7]),
        .R(SR));
  FDRE \reg_module_hsize_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[8]),
        .Q(\reg_module_hsize_reg[15]_0 [8]),
        .R(SR));
  FDRE \reg_module_hsize_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[9]),
        .Q(\reg_module_hsize_reg[15]_0 [9]),
        .R(SR));
  FDRE \reg_module_vsize_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(\reg_module_vsize_reg[12]_0 [0]),
        .R(SR));
  FDRE \reg_module_vsize_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\reg_module_vsize_reg[12]_0 [10]),
        .R(SR));
  FDRE \reg_module_vsize_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\reg_module_vsize_reg[12]_0 [11]),
        .R(SR));
  FDRE \reg_module_vsize_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\reg_module_vsize_reg[12]_0 [12]),
        .R(SR));
  FDRE \reg_module_vsize_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(\reg_module_vsize_reg[12]_0 [1]),
        .R(SR));
  FDRE \reg_module_vsize_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(\reg_module_vsize_reg[12]_0 [2]),
        .R(SR));
  FDRE \reg_module_vsize_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\reg_module_vsize_reg[12]_0 [3]),
        .R(SR));
  FDRE \reg_module_vsize_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(\reg_module_vsize_reg[12]_0 [4]),
        .R(SR));
  FDRE \reg_module_vsize_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(\reg_module_vsize_reg[12]_0 [5]),
        .R(SR));
  FDRE \reg_module_vsize_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\reg_module_vsize_reg[12]_0 [6]),
        .R(SR));
  FDRE \reg_module_vsize_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\reg_module_vsize_reg[12]_0 [7]),
        .R(SR));
  FDRE \reg_module_vsize_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\reg_module_vsize_reg[12]_0 [8]),
        .R(SR));
  FDRE \reg_module_vsize_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\reg_module_vsize_reg[12]_0 [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_register" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_register
   (mm2s_dmacr,
    \dmacr_i_reg[2]_0 ,
    reset_counts_reg_0,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    halted_reg_0,
    mm2s_ip2axi_introut,
    mm2s_irqdelay_wren,
    s_soft_reset_i0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    prmry_resetn_i_reg,
    ch1_delay_zero,
    ch1_thresh_count1,
    Q,
    E,
    err_irq_reg_0,
    p_2_in,
    halted_reg_1,
    initial_frame_reg,
    halted_reg_2,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ,
    SR,
    mm2s_axi2ip_wrce,
    D,
    m_axi_mm2s_aclk,
    \dmacr_i_reg[2]_1 ,
    reset_counts_reg_1,
    dma_interr_reg_1,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    ioc_irq_reg_1,
    dly_irq_reg_1,
    \dmacr_i_reg[0]_0 ,
    halted_reg_3,
    mm2s_frame_sync,
    prmry_in,
    mm2s_halt_cmplt,
    halt_reset,
    ch1_delay_cnt_en,
    mm2s_packet_sof,
    s_axis_cmd_tvalid_reg,
    ch1_dly_irq_set,
    mm2s_mask_fsync_out,
    mm2s_tstvect_fsync,
    mm2s_valid_frame_sync,
    dma_err,
    mm2s_halt,
    mm2s_prmtr_updt_complete,
    prmtr_update_complete,
    initial_frame,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 );
  output [19:0]mm2s_dmacr;
  output \dmacr_i_reg[2]_0 ;
  output reset_counts_reg_0;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output ioc_irq_reg_0;
  output dly_irq_reg_0;
  output halted_reg_0;
  output mm2s_ip2axi_introut;
  output mm2s_irqdelay_wren;
  output s_soft_reset_i0;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  output prmry_resetn_i_reg;
  output ch1_delay_zero;
  output ch1_thresh_count1;
  output [9:0]Q;
  output [0:0]E;
  output err_irq_reg_0;
  output p_2_in;
  output halted_reg_1;
  output [0:0]initial_frame_reg;
  output [0:0]halted_reg_2;
  output [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  input [0:0]SR;
  input [1:0]mm2s_axi2ip_wrce;
  input [28:0]D;
  input m_axi_mm2s_aclk;
  input \dmacr_i_reg[2]_1 ;
  input reset_counts_reg_1;
  input dma_interr_reg_1;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input ioc_irq_reg_1;
  input dly_irq_reg_1;
  input \dmacr_i_reg[0]_0 ;
  input halted_reg_3;
  input mm2s_frame_sync;
  input prmry_in;
  input mm2s_halt_cmplt;
  input halt_reset;
  input ch1_delay_cnt_en;
  input mm2s_packet_sof;
  input s_axis_cmd_tvalid_reg;
  input ch1_dly_irq_set;
  input mm2s_mask_fsync_out;
  input mm2s_tstvect_fsync;
  input mm2s_valid_frame_sync;
  input dma_err;
  input mm2s_halt;
  input mm2s_prmtr_updt_complete;
  input prmtr_update_complete;
  input initial_frame;
  input [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  input [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 ;

  wire [28:0]D;
  wire [0:0]E;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0 ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 ;
  wire [9:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire ch1_dly_irq_set;
  wire ch1_thresh_count1;
  wire dly_irq_reg_0;
  wire dly_irq_reg_1;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_err;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire err;
  wire err_d1;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_0;
  wire halt_reset;
  wire halted_reg_0;
  wire halted_reg_1;
  wire [0:0]halted_reg_2;
  wire halted_reg_3;
  wire initial_frame;
  wire [0:0]initial_frame_reg;
  wire introut_i_1_n_0;
  wire introut_i_2_n_0;
  wire ioc_irq_reg_0;
  wire ioc_irq_reg_1;
  wire irqdelay_wren_i;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i;
  wire irqthresh_wren_i0;
  wire m_axi_mm2s_aclk;
  wire [1:0]mm2s_axi2ip_wrce;
  wire [19:0]mm2s_dmacr;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_ip2axi_introut;
  wire mm2s_irqdelay_wren;
  wire mm2s_mask_fsync_out;
  wire mm2s_packet_sof;
  wire mm2s_prmtr_updt_complete;
  wire mm2s_tstvect_fsync;
  wire mm2s_valid_frame_sync;
  wire p_1_in;
  wire p_2_in;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire reset_counts_reg_0;
  wire reset_counts_reg_1;
  wire s_axis_cmd_tvalid_reg;
  wire s_soft_reset_i0;

  FDRE #(
    .INIT(1'b0)) 
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(mm2s_dmacr[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFFFF04FF)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_1 
       (.I0(initial_frame),
        .I1(mm2s_dmacr[1]),
        .I2(mm2s_dmacr[2]),
        .I3(s_axis_cmd_tvalid_reg),
        .I4(halted_reg_0),
        .O(initial_frame_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[21]),
        .Q(mm2s_dmacr[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[22]),
        .Q(mm2s_dmacr[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[23]),
        .Q(mm2s_dmacr[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[24]),
        .Q(mm2s_dmacr[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[25]),
        .Q(mm2s_dmacr[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[26]),
        .Q(mm2s_dmacr[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[27]),
        .Q(mm2s_dmacr[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[28]),
        .Q(mm2s_dmacr[19]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1 
       (.I0(mm2s_axi2ip_wrce[0]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ),
        .I2(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ),
        .O(irqdelay_wren_i0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2 
       (.I0(D[21]),
        .I1(mm2s_dmacr[12]),
        .I2(D[22]),
        .I3(mm2s_dmacr[13]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3 
       (.I0(D[25]),
        .I1(mm2s_dmacr[16]),
        .I2(D[26]),
        .I3(mm2s_dmacr[17]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4 
       (.I0(mm2s_dmacr[19]),
        .I1(D[28]),
        .I2(mm2s_dmacr[18]),
        .I3(D[27]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5 
       (.I0(mm2s_dmacr[15]),
        .I1(D[24]),
        .I2(mm2s_dmacr[14]),
        .I3(D[23]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(irqdelay_wren_i0),
        .Q(irqdelay_wren_i),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[13]),
        .Q(mm2s_dmacr[4]),
        .S(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[14]),
        .Q(mm2s_dmacr[5]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[15]),
        .Q(mm2s_dmacr[6]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[16]),
        .Q(mm2s_dmacr[7]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[17]),
        .Q(mm2s_dmacr[8]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[18]),
        .Q(mm2s_dmacr[9]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[19]),
        .Q(mm2s_dmacr[10]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[20]),
        .Q(mm2s_dmacr[11]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1 
       (.I0(mm2s_axi2ip_wrce[0]),
        .I1(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ),
        .I2(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ),
        .O(irqthresh_wren_i0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2 
       (.I0(D[13]),
        .I1(mm2s_dmacr[4]),
        .I2(D[14]),
        .I3(mm2s_dmacr[5]),
        .I4(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3 
       (.I0(D[17]),
        .I1(mm2s_dmacr[8]),
        .I2(D[18]),
        .I3(mm2s_dmacr[9]),
        .I4(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4 
       (.I0(mm2s_dmacr[11]),
        .I1(D[20]),
        .I2(mm2s_dmacr[10]),
        .I3(D[19]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5 
       (.I0(mm2s_dmacr[7]),
        .I1(D[16]),
        .I2(mm2s_dmacr[6]),
        .I3(D[15]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(irqthresh_wren_i0),
        .Q(irqthresh_wren_i),
        .R(SR));
  LUT3 #(
    .INIT(8'hFE)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3 
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(dma_err),
        .I2(mm2s_halt),
        .O(p_2_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(mm2s_dmacr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(Q[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(Q[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(Q[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1 
       (.I0(ch1_delay_cnt_en),
        .I1(irqdelay_wren_i),
        .I2(reset_counts_reg_0),
        .I3(mm2s_frame_sync),
        .I4(prmry_resetn_i_reg),
        .I5(mm2s_packet_sof),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(ch1_dly_irq_set),
        .I2(dly_irq_reg_0),
        .I3(mm2s_mask_fsync_out),
        .I4(halted_reg_0),
        .I5(ch1_delay_zero),
        .O(prmry_resetn_i_reg));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 
       (.I0(mm2s_dmacr[16]),
        .I1(mm2s_dmacr[17]),
        .I2(mm2s_dmacr[18]),
        .I3(mm2s_dmacr[19]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ),
        .O(ch1_delay_zero));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 
       (.I0(mm2s_dmacr[13]),
        .I1(mm2s_dmacr[12]),
        .I2(mm2s_dmacr[15]),
        .I3(mm2s_dmacr[14]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF88F8)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2 
       (.I0(Q[8]),
        .I1(ch1_dly_irq_set),
        .I2(mm2s_tstvect_fsync),
        .I3(mm2s_valid_frame_sync),
        .I4(irqthresh_wren_i),
        .I5(reset_counts_reg_0),
        .O(ch1_thresh_count1));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2 
       (.I0(reset_counts_reg_0),
        .I1(irqthresh_wren_i),
        .I2(ch1_dly_irq_set),
        .I3(Q[8]),
        .I4(mm2s_tstvect_fsync),
        .O(E));
  LUT5 #(
    .INIT(32'h00444040)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1 
       (.I0(halted_reg_0),
        .I1(s_axis_cmd_tvalid_reg),
        .I2(mm2s_prmtr_updt_complete),
        .I3(mm2s_frame_sync),
        .I4(prmtr_update_complete),
        .O(halted_reg_1));
  LUT3 #(
    .INIT(8'h01)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1 
       (.I0(dma_interr_reg_0),
        .I1(dma_decerr_reg_0),
        .I2(dma_slverr_reg_0),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [0]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [1]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [2]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [3]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [4]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dly_irq_reg_1),
        .Q(dly_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_1),
        .Q(dma_decerr_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_1),
        .Q(dma_interr_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_1),
        .Q(dma_slverr_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[0]_0 ),
        .Q(mm2s_dmacr[0]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(mm2s_dmacr[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_1 ),
        .Q(\dmacr_i_reg[2]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    err_d1_i_1
       (.I0(dma_slverr_reg_0),
        .I1(dma_decerr_reg_0),
        .I2(dma_interr_reg_0),
        .O(err));
  FDRE #(
    .INIT(1'b0)) 
    err_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err),
        .Q(err_d1),
        .R(SR));
  LUT5 #(
    .INIT(32'h5DFF0C0C)) 
    err_irq_i_1
       (.I0(D[12]),
        .I1(err),
        .I2(err_d1),
        .I3(mm2s_axi2ip_wrce[1]),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halted_reg_3),
        .Q(halted_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    introut_i_1
       (.I0(introut_i_2_n_0),
        .I1(s_axis_cmd_tvalid_reg),
        .I2(\dmacr_i_reg[2]_0 ),
        .I3(ioc_irq_reg_0),
        .I4(Q[7]),
        .O(introut_i_1_n_0));
  LUT6 #(
    .INIT(64'h00F0008000800080)) 
    introut_i_2
       (.I0(err_irq_reg_0),
        .I1(Q[9]),
        .I2(s_axis_cmd_tvalid_reg),
        .I3(\dmacr_i_reg[2]_0 ),
        .I4(dly_irq_reg_0),
        .I5(Q[8]),
        .O(introut_i_2_n_0));
  FDRE introut_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(introut_i_1_n_0),
        .Q(mm2s_ip2axi_introut),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ioc_irq_reg_1),
        .Q(ioc_irq_reg_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hFE)) 
    irqdelay_wren
       (.I0(irqdelay_wren_i),
        .I1(reset_counts_reg_0),
        .I2(mm2s_frame_sync),
        .O(mm2s_irqdelay_wren));
  FDRE #(
    .INIT(1'b0)) 
    reset_counts_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(reset_counts_reg_1),
        .Q(reset_counts_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_axis_cmd_tdata[63]_i_1 
       (.I0(halted_reg_0),
        .I1(s_axis_cmd_tvalid_reg),
        .O(halted_reg_2));
  LUT4 #(
    .INIT(16'h8880)) 
    s_soft_reset_i_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(prmry_in),
        .I2(mm2s_halt_cmplt),
        .I3(halt_reset),
        .O(s_soft_reset_i0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_register" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_register__parameterized0
   (s2mm_dmacr,
    \dmacr_i_reg[2]_0 ,
    reset_counts,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    \GEN_FOR_FLUSH.fsize_err_reg_0 ,
    lsize_err_reg_0,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    lsize_more_err_reg_0,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    halted_reg_0,
    s2mm_ip2axi_introut,
    s_soft_reset_i0,
    ch2_delay_count0,
    ch2_dly_fast_cnt0,
    prmry_resetn_i_reg,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ,
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ,
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 ,
    err_irq_reg_0,
    \dmacr_i_reg[2]_1 ,
    halted_reg_1,
    halted_reg_2,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]_0 ,
    \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15]_0 ,
    SR,
    s2mm_axi2ip_wrce,
    D,
    m_axi_s2mm_aclk,
    \dmacr_i_reg[2]_2 ,
    reset_counts_reg_0,
    irqdelay_wren_i0,
    irqthresh_wren_i0,
    dma_interr_reg_1,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    \GEN_FOR_FLUSH.fsize_err_reg_1 ,
    lsize_err_reg_1,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1 ,
    ioc_irq_reg_1,
    dly_irq_reg_1,
    lsize_more_err_reg_1,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ,
    \dmacr_i_reg[0]_0 ,
    halted_reg_3,
    prmry_in,
    s2mm_halt_cmplt,
    halt_reset,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ,
    Q,
    s2mm_packet_sof,
    ch2_delay_cnt_en,
    s2mm_cdc2dmac_fsync,
    s_axis_cmd_tvalid_reg,
    ch2_dly_irq_set,
    s2mm_mask_fsync_out,
    s2mm_tstvect_fsync,
    s2mm_valid_frame_sync,
    dma_err,
    s2mm_halt,
    s2mm_prmtr_updt_complete,
    prmtr_update_complete,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 );
  output [20:0]s2mm_dmacr;
  output \dmacr_i_reg[2]_0 ;
  output reset_counts;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  output lsize_err_reg_0;
  output \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  output ioc_irq_reg_0;
  output dly_irq_reg_0;
  output lsize_more_err_reg_0;
  output \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  output halted_reg_0;
  output s2mm_ip2axi_introut;
  output s_soft_reset_i0;
  output ch2_delay_count0;
  output ch2_dly_fast_cnt0;
  output prmry_resetn_i_reg;
  output \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ;
  output [7:0]\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ;
  output [3:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 ;
  output err_irq_reg_0;
  output \dmacr_i_reg[2]_1 ;
  output halted_reg_1;
  output [0:0]halted_reg_2;
  output [0:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]_0 ;
  output [1:0]\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15]_0 ;
  input [0:0]SR;
  input [2:0]s2mm_axi2ip_wrce;
  input [31:0]D;
  input m_axi_s2mm_aclk;
  input \dmacr_i_reg[2]_2 ;
  input reset_counts_reg_0;
  input irqdelay_wren_i0;
  input irqthresh_wren_i0;
  input dma_interr_reg_1;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input \GEN_FOR_FLUSH.fsize_err_reg_1 ;
  input lsize_err_reg_1;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1 ;
  input ioc_irq_reg_1;
  input dly_irq_reg_1;
  input lsize_more_err_reg_1;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ;
  input \dmacr_i_reg[0]_0 ;
  input halted_reg_3;
  input prmry_in;
  input s2mm_halt_cmplt;
  input halt_reset;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  input [6:0]Q;
  input s2mm_packet_sof;
  input ch2_delay_cnt_en;
  input s2mm_cdc2dmac_fsync;
  input s_axis_cmd_tvalid_reg;
  input ch2_dly_irq_set;
  input s2mm_mask_fsync_out;
  input s2mm_tstvect_fsync;
  input s2mm_valid_frame_sync;
  input dma_err;
  input s2mm_halt;
  input s2mm_prmtr_updt_complete;
  input prmtr_update_complete;
  input [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;

  wire [31:0]D;
  wire [3:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 ;
  wire [1:0]\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15]_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ;
  wire [0:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]_0 ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  wire \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  wire \GEN_FOR_FLUSH.fsize_err_reg_1 ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1 ;
  wire [7:0]\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0 ;
  wire [6:0]Q;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ;
  wire [0:0]SR;
  wire ch2_delay_cnt_en;
  wire ch2_delay_count0;
  wire ch2_dly_fast_cnt0;
  wire ch2_dly_irq_set;
  wire dly_irq_reg_0;
  wire dly_irq_reg_1;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_err;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire \dmacr_i_reg[2]_2 ;
  wire err;
  wire err_d1;
  wire err_d1_i_2_n_0;
  wire err_irq_i_1__0_n_0;
  wire err_irq_reg_0;
  wire halt_reset;
  wire halted_reg_0;
  wire halted_reg_1;
  wire [0:0]halted_reg_2;
  wire halted_reg_3;
  wire introut_i_1__0_n_0;
  wire introut_i_2__0_n_0;
  wire ioc_irq_reg_0;
  wire ioc_irq_reg_1;
  wire irqdelay_wren_i;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i;
  wire irqthresh_wren_i0;
  wire lsize_err_reg_0;
  wire lsize_err_reg_1;
  wire lsize_more_err_reg_0;
  wire lsize_more_err_reg_1;
  wire m_axi_s2mm_aclk;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire reset_counts;
  wire reset_counts_reg_0;
  wire [2:0]s2mm_axi2ip_wrce;
  wire s2mm_cdc2dmac_fsync;
  wire [20:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_ip2axi_introut;
  wire s2mm_mask_fsync_out;
  wire s2mm_packet_sof;
  wire s2mm_prmtr_updt_complete;
  wire s2mm_tstvect_fsync;
  wire s2mm_valid_frame_sync;
  wire s_axis_cmd_tvalid_reg;
  wire s_soft_reset_i0;

  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[15]),
        .Q(\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DM_GEN_SYNCEN_BIT.dmacr_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[24]),
        .Q(s2mm_dmacr[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[25]),
        .Q(s2mm_dmacr[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[26]),
        .Q(s2mm_dmacr[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[27]),
        .Q(s2mm_dmacr[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[28]),
        .Q(s2mm_dmacr[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[29]),
        .Q(s2mm_dmacr[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[30]),
        .Q(s2mm_dmacr[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[31]),
        .Q(s2mm_dmacr[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(irqdelay_wren_i0),
        .Q(irqdelay_wren_i),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[16]),
        .Q(s2mm_dmacr[5]),
        .S(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[17]),
        .Q(s2mm_dmacr[6]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[18]),
        .Q(s2mm_dmacr[7]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[19]),
        .Q(s2mm_dmacr[8]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[20]),
        .Q(s2mm_dmacr[9]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[21]),
        .Q(s2mm_dmacr[10]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[22]),
        .Q(s2mm_dmacr[11]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[23]),
        .Q(s2mm_dmacr[12]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(irqthresh_wren_i0),
        .Q(irqthresh_wren_i),
        .R(SR));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_8 
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(dma_err),
        .I2(s2mm_halt),
        .O(\dmacr_i_reg[2]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_FLUSH.fsize_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_FLUSH.fsize_err_reg_1 ),
        .Q(\GEN_FOR_FLUSH.fsize_err_reg_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1 ),
        .Q(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[13]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[14]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(s2mm_dmacr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(s2mm_dmacr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(s2mm_dmacr[4]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [2]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1 
       (.I0(prmry_resetn_i_reg),
        .I1(s2mm_packet_sof),
        .I2(ch2_delay_cnt_en),
        .I3(irqdelay_wren_i),
        .I4(reset_counts),
        .I5(s2mm_cdc2dmac_fsync),
        .O(ch2_dly_fast_cnt0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ),
        .I1(s_axis_cmd_tvalid_reg),
        .I2(ch2_dly_irq_set),
        .I3(s2mm_mask_fsync_out),
        .I4(halted_reg_0),
        .I5(dly_irq_reg_0),
        .O(prmry_resetn_i_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ),
        .I5(ch2_dly_fast_cnt0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ),
        .O(ch2_delay_count0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 
       (.I0(s2mm_dmacr[18]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(s2mm_dmacr[14]),
        .I4(Q[0]),
        .I5(s2mm_dmacr[13]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3 
       (.I0(s2mm_dmacr[17]),
        .I1(s2mm_dmacr[18]),
        .I2(s2mm_dmacr[15]),
        .I3(s2mm_dmacr[16]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h66F6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4 
       (.I0(s2mm_dmacr[16]),
        .I1(Q[3]),
        .I2(s2mm_dmacr[15]),
        .I3(Q[2]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5 
       (.I0(s2mm_dmacr[20]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(s2mm_dmacr[17]),
        .I4(Q[2]),
        .I5(s2mm_dmacr[15]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7 
       (.I0(s2mm_dmacr[14]),
        .I1(s2mm_dmacr[13]),
        .I2(s2mm_dmacr[19]),
        .I3(s2mm_dmacr[20]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000D000D000D)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4 
       (.I0(s2mm_tstvect_fsync),
        .I1(s2mm_valid_frame_sync),
        .I2(irqthresh_wren_i),
        .I3(reset_counts),
        .I4(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [6]),
        .I5(ch2_dly_irq_set),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00404440)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1__0 
       (.I0(halted_reg_0),
        .I1(s_axis_cmd_tvalid_reg),
        .I2(s2mm_prmtr_updt_complete),
        .I3(prmtr_update_complete),
        .I4(s2mm_cdc2dmac_fsync),
        .O(halted_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ),
        .Q(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dly_irq_reg_1),
        .Q(dly_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_1),
        .Q(dma_decerr_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_1),
        .Q(dma_interr_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_1),
        .Q(dma_slverr_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[0]_0 ),
        .Q(s2mm_dmacr[0]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(s2mm_dmacr[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_2 ),
        .Q(\dmacr_i_reg[2]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    err_d1_i_1__0
       (.I0(err_d1_i_2_n_0),
        .I1(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .I2(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [2]),
        .I3(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .I4(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [3]),
        .I5(lsize_more_err_reg_0),
        .O(err));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    err_d1_i_2
       (.I0(dma_decerr_reg_0),
        .I1(dma_slverr_reg_0),
        .I2(lsize_err_reg_0),
        .I3(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [1]),
        .I4(\GEN_FOR_FLUSH.fsize_err_reg_0 ),
        .I5(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [0]),
        .O(err_d1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err),
        .Q(err_d1),
        .R(SR));
  LUT5 #(
    .INIT(32'h5DFF0C0C)) 
    err_irq_i_1__0
       (.I0(D[14]),
        .I1(err),
        .I2(err_d1),
        .I3(s2mm_axi2ip_wrce[1]),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err_irq_i_1__0_n_0),
        .Q(err_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halted_reg_3),
        .Q(halted_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    introut_i_1__0
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\dmacr_i_reg[2]_0 ),
        .I2(ioc_irq_reg_0),
        .I3(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [5]),
        .I4(introut_i_2__0_n_0),
        .O(introut_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00F0008000800080)) 
    introut_i_2__0
       (.I0(dly_irq_reg_0),
        .I1(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [6]),
        .I2(s_axis_cmd_tvalid_reg),
        .I3(\dmacr_i_reg[2]_0 ),
        .I4(err_irq_reg_0),
        .I5(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [7]),
        .O(introut_i_2__0_n_0));
  FDRE introut_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(introut_i_1__0_n_0),
        .Q(s2mm_ip2axi_introut),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ioc_irq_reg_1),
        .Q(ioc_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    lsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(lsize_err_reg_1),
        .Q(lsize_err_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    lsize_more_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(lsize_more_err_reg_1),
        .Q(lsize_more_err_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    reset_counts_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(reset_counts_reg_0),
        .Q(reset_counts),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_axis_cmd_tdata[63]_i_1__0 
       (.I0(halted_reg_0),
        .I1(s_axis_cmd_tvalid_reg),
        .O(halted_reg_2));
  LUT4 #(
    .INIT(16'h8880)) 
    s_soft_reset_i_i_1__0
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(prmry_in),
        .I2(s2mm_halt_cmplt),
        .I3(halt_reset),
        .O(s_soft_reset_i0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reset" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_reset
   (in0,
    halt_i_reg_0,
    halt_reset_reg_0,
    sig_mm2s_dm_prmry_resetn,
    prmry_reset2,
    \dmacr_i_reg[2] ,
    halt_i_reg_1,
    prmry_resetn_i_reg_0,
    halt_i_reg_2,
    reset_counts_reg,
    scndry_out,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    sof_reset,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    m_axis_mm2s_aclk,
    mm2s_soft_reset,
    s_soft_reset_i0,
    mm2s_dmacr,
    stop,
    mm2s_halt_cmplt,
    mm2s_axi2ip_wrce,
    D,
    dma_err,
    out,
    mm2s_frame_sync,
    full,
    lsig_cmd_loaded,
    empty,
    sig_rst2all_stop_request,
    reset_counts,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    prmry_in,
    din);
  output in0;
  output halt_i_reg_0;
  output halt_reset_reg_0;
  output sig_mm2s_dm_prmry_resetn;
  output prmry_reset2;
  output \dmacr_i_reg[2] ;
  output [0:0]halt_i_reg_1;
  output prmry_resetn_i_reg_0;
  output halt_i_reg_2;
  output reset_counts_reg;
  output scndry_out;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  output sof_reset;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input m_axis_mm2s_aclk;
  input mm2s_soft_reset;
  input s_soft_reset_i0;
  input [0:0]mm2s_dmacr;
  input stop;
  input mm2s_halt_cmplt;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input dma_err;
  input out;
  input mm2s_frame_sync;
  input full;
  input lsig_cmd_loaded;
  input empty;
  input sig_rst2all_stop_request;
  input reset_counts;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  input prmry_in;
  input [0:0]din;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ;
  wire assert_sftrst_d1;
  wire axis_all_idle;
  wire axis_clear_sft_rst_hold;
  wire axis_min_assert_sftrst;
  wire [3:0]axis_min_count;
  wire axis_min_count0;
  wire axis_soft_reset_re;
  wire [0:0]din;
  wire dma_err;
  wire \dmacr_i_reg[2] ;
  wire empty;
  wire full;
  wire halt_i0;
  wire halt_i_reg_0;
  wire [0:0]halt_i_reg_1;
  wire halt_i_reg_2;
  wire halt_reset_i_1_n_0;
  wire halt_reset_reg_0;
  wire in0;
  wire lite_all_idle;
  wire lite_clear_sft_rst_hold;
  wire lite_min_assert_sftrst;
  wire [3:0]lite_min_count;
  wire lite_min_count0;
  wire lite_soft_reset_re;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire min_assert_sftrst;
  wire [0:0]mm2s_axi2ip_wrce;
  wire [0:0]mm2s_dmacr;
  wire mm2s_frame_sync;
  wire mm2s_halt_cmplt;
  wire mm2s_soft_reset;
  wire out;
  wire p_axis_min_assert_sftrst;
  wire p_lite_min_assert_sftrst;
  wire prmry_in;
  wire prmry_min_assert_sftrst;
  wire [3:0]prmry_min_count;
  wire prmry_min_count0;
  wire prmry_reset2;
  wire prmry_resetn_i_reg_0;
  wire reset_counts;
  wire reset_counts_reg;
  wire resetn_i;
  wire run_stop_d1;
  wire s_axi_lite_aclk;
  wire s_soft_reset_i;
  wire s_soft_reset_i0;
  wire s_soft_reset_i_d1;
  wire scndry_out;
  wire sig_mm2s_dm_prmry_resetn;
  wire sig_rst2all_stop_request;
  wire sof_reset;
  wire soft_reset_d1;
  wire stop;

  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h00000E00)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_1 
       (.I0(din),
        .I1(mm2s_frame_sync),
        .I2(halt_i_reg_0),
        .I3(out),
        .I4(prmry_resetn_i_reg_0),
        .O(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_i_1 
       (.I0(halt_i_reg_0),
        .I1(out),
        .O(sof_reset));
  zynq_base_axi_vdma_0_0_cdc_sync_12 \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ),
        .axis_clear_sft_rst_hold(axis_clear_sft_rst_hold),
        .axis_soft_reset_re(axis_soft_reset_re),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .scndry_out(p_axis_min_assert_sftrst));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_13 \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .scndry_out(axis_all_idle));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_14 \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .prmry_min_count0(prmry_min_count0),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1),
        .s_soft_reset_i_reg(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ),
        .scndry_out(p_axis_min_assert_sftrst));
  zynq_base_axi_vdma_0_0_cdc_sync_15 \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .axis_clear_sft_rst_hold(axis_clear_sft_rst_hold),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .axis_min_count0(axis_min_count0),
        .axis_soft_reset_re(axis_soft_reset_re),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  zynq_base_axi_vdma_0_0_cdc_sync_16 \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ),
        .lite_clear_sft_rst_hold(lite_clear_sft_rst_hold),
        .lite_soft_reset_re(lite_soft_reset_re),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_axis_min_assert_sftrst));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_17 \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(lite_all_idle));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_18 \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I 
       (.lite_min_assert_sftrst(lite_min_assert_sftrst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_lite_min_assert_sftrst));
  zynq_base_axi_vdma_0_0_cdc_sync_19 \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .lite_clear_sft_rst_hold(lite_clear_sft_rst_hold),
        .lite_min_assert_sftrst(lite_min_assert_sftrst),
        .lite_min_count0(lite_min_count0),
        .lite_soft_reset_re(lite_soft_reset_re),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_min_count[1]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[2]),
        .I4(axis_min_count[3]),
        .O(axis_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .Q(axis_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[1]),
        .I3(axis_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2 
       (.I0(axis_all_idle),
        .I1(axis_min_count[3]),
        .I2(axis_min_count[2]),
        .I3(axis_min_count[0]),
        .I4(axis_min_count[1]),
        .I5(axis_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ),
        .Q(axis_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ),
        .Q(axis_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ),
        .Q(axis_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ),
        .Q(axis_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_min_count[1]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[2]),
        .I4(lite_min_count[3]),
        .O(lite_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .Q(lite_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[1]),
        .I3(lite_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2 
       (.I0(lite_all_idle),
        .I1(lite_min_count[3]),
        .I2(lite_min_count[2]),
        .I3(lite_min_count[0]),
        .I4(lite_min_count[1]),
        .I5(lite_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ),
        .Q(lite_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ),
        .Q(lite_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ),
        .Q(lite_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ),
        .Q(lite_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2 
       (.I0(prmry_min_assert_sftrst),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[2]),
        .I4(prmry_min_count[3]),
        .O(prmry_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ),
        .Q(prmry_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[1]),
        .I3(prmry_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_count[2]),
        .I3(prmry_min_count[0]),
        .I4(prmry_min_count[1]),
        .I5(prmry_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ),
        .Q(prmry_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ),
        .Q(prmry_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ),
        .Q(prmry_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ),
        .Q(prmry_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(halt_i_reg_0),
        .I1(sig_rst2all_stop_request),
        .O(halt_i_reg_2));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_20 \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .prmry_in(resetn_i),
        .scndry_out(scndry_out));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_21 \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I 
       (.D(D),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (prmry_in),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (sig_mm2s_dm_prmry_resetn),
        .assert_sftrst_d1(assert_sftrst_d1),
        .\dmacr_i_reg[0] (\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .halt_i0(halt_i0),
        .halt_i_reg(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ),
        .halt_i_reg_0(halt_reset_reg_0),
        .halt_i_reg_1(halt_i_reg_0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(out),
        .prmry_in(resetn_i),
        .prmry_reset2(prmry_reset2),
        .reset_counts(reset_counts),
        .reset_counts_reg(reset_counts_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .stop(stop));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \cmnds_queued[7]_i_1 
       (.I0(halt_i_reg_0),
        .I1(dma_err),
        .I2(mm2s_soft_reset),
        .I3(out),
        .O(halt_i_reg_1));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    fg_builtin_fifo_inst_i_38__0
       (.I0(out),
        .I1(halt_i_reg_0),
        .I2(mm2s_frame_sync),
        .I3(full),
        .I4(lsig_cmd_loaded),
        .I5(empty),
        .O(prmry_resetn_i_reg_0));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    halt_i_i_2
       (.I0(soft_reset_d1),
        .I1(mm2s_soft_reset),
        .I2(stop),
        .I3(run_stop_d1),
        .I4(mm2s_dmacr),
        .O(halt_i0));
  FDRE #(
    .INIT(1'b0)) 
    halt_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ),
        .Q(halt_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22222F2222222222)) 
    halt_reset_i_1
       (.I0(halt_reset_reg_0),
        .I1(mm2s_dmacr),
        .I2(mm2s_soft_reset),
        .I3(halt_i_reg_0),
        .I4(stop),
        .I5(mm2s_halt_cmplt),
        .O(halt_reset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    halt_reset_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halt_reset_i_1_n_0),
        .Q(halt_reset_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    prmry_resetn_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(resetn_i),
        .Q(in0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .Q(run_stop_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i0),
        .Q(s_soft_reset_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reset" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_reset_3
   (soft_reset_d1,
    in0,
    run_stop_d1,
    halt_i_reg_0,
    halt_reset_reg_0,
    sig_s2mm_dm_prmry_resetn,
    prmry_reset2_1,
    \dmacr_i_reg[2] ,
    halt_i_reg_1,
    reset_counts_reg,
    halt_i_reg_2,
    scndry_out,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    s_axis_s2mm_aclk,
    s2mm_soft_reset,
    s_soft_reset_i0_2,
    s2mm_dmacr,
    run_stop_d1_reg_0,
    s2mm_halt_cmplt,
    s2mm_axi2ip_wrce,
    \dmacr_i_reg[2]_0 ,
    dma_err_3,
    out,
    halt_i0,
    reset_counts_4,
    sig_rst2all_stop_request_5,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    prmry_in);
  output soft_reset_d1;
  output in0;
  output run_stop_d1;
  output halt_i_reg_0;
  output halt_reset_reg_0;
  output sig_s2mm_dm_prmry_resetn;
  output prmry_reset2_1;
  output \dmacr_i_reg[2] ;
  output [0:0]halt_i_reg_1;
  output reset_counts_reg;
  output halt_i_reg_2;
  output scndry_out;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input s_axis_s2mm_aclk;
  input s2mm_soft_reset;
  input s_soft_reset_i0_2;
  input [0:0]s2mm_dmacr;
  input run_stop_d1_reg_0;
  input s2mm_halt_cmplt;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]\dmacr_i_reg[2]_0 ;
  input dma_err_3;
  input out;
  input halt_i0;
  input reset_counts_4;
  input sig_rst2all_stop_request_5;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  input prmry_in;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ;
  wire assert_sftrst_d1;
  wire axis_all_idle;
  wire axis_clear_sft_rst_hold;
  wire axis_min_assert_sftrst;
  wire [3:0]axis_min_count;
  wire axis_min_count0;
  wire axis_soft_reset_re;
  wire dma_err_3;
  wire \dmacr_i_reg[2] ;
  wire [0:0]\dmacr_i_reg[2]_0 ;
  wire halt_i0;
  wire halt_i_reg_0;
  wire [0:0]halt_i_reg_1;
  wire halt_i_reg_2;
  wire halt_reset_i_1__0_n_0;
  wire halt_reset_reg_0;
  wire in0;
  wire lite_all_idle;
  wire lite_clear_sft_rst_hold;
  wire lite_min_assert_sftrst;
  wire [3:0]lite_min_count;
  wire lite_min_count0;
  wire lite_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire min_assert_sftrst;
  wire out;
  wire p_axis_min_assert_sftrst;
  wire p_lite_min_assert_sftrst;
  wire prmry_in;
  wire prmry_min_assert_sftrst;
  wire [3:0]prmry_min_count;
  wire prmry_min_count0;
  wire prmry_reset2_1;
  wire reset_counts_4;
  wire reset_counts_reg;
  wire resetn_i;
  wire run_stop_d1;
  wire run_stop_d1_reg_0;
  wire [0:0]s2mm_axi2ip_wrce;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire s_axis_s2mm_aclk;
  wire s_soft_reset_i;
  wire s_soft_reset_i0_2;
  wire s_soft_reset_i_d1;
  wire scndry_out;
  wire sig_rst2all_stop_request_5;
  wire sig_s2mm_dm_prmry_resetn;
  wire soft_reset_d1;

  zynq_base_axi_vdma_0_0_cdc_sync \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ),
        .axis_clear_sft_rst_hold(axis_clear_sft_rst_hold),
        .axis_soft_reset_re(axis_soft_reset_re),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(p_axis_min_assert_sftrst));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized0 \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(axis_all_idle));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_4 \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .prmry_min_count0(prmry_min_count0),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1),
        .s_soft_reset_i_reg(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ),
        .scndry_out(p_axis_min_assert_sftrst));
  zynq_base_axi_vdma_0_0_cdc_sync_5 \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .axis_clear_sft_rst_hold(axis_clear_sft_rst_hold),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .axis_min_count0(axis_min_count0),
        .axis_soft_reset_re(axis_soft_reset_re),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  zynq_base_axi_vdma_0_0_cdc_sync_6 \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ),
        .lite_clear_sft_rst_hold(lite_clear_sft_rst_hold),
        .lite_soft_reset_re(lite_soft_reset_re),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_axis_min_assert_sftrst));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_7 \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(lite_all_idle));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_8 \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I 
       (.lite_min_assert_sftrst(lite_min_assert_sftrst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_lite_min_assert_sftrst));
  zynq_base_axi_vdma_0_0_cdc_sync_9 \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .lite_clear_sft_rst_hold(lite_clear_sft_rst_hold),
        .lite_min_assert_sftrst(lite_min_assert_sftrst),
        .lite_min_count0(lite_min_count0),
        .lite_soft_reset_re(lite_soft_reset_re),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_min_count[1]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[2]),
        .I4(axis_min_count[3]),
        .O(axis_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .Q(axis_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[1]),
        .I3(axis_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2 
       (.I0(axis_all_idle),
        .I1(axis_min_count[3]),
        .I2(axis_min_count[2]),
        .I3(axis_min_count[0]),
        .I4(axis_min_count[1]),
        .I5(axis_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0 ),
        .Q(axis_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ),
        .Q(axis_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ),
        .Q(axis_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ),
        .Q(axis_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2__0 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_min_count[1]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[2]),
        .I4(lite_min_count[3]),
        .O(lite_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .Q(lite_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[1]),
        .I3(lite_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2 
       (.I0(lite_all_idle),
        .I1(lite_min_count[3]),
        .I2(lite_min_count[2]),
        .I3(lite_min_count[0]),
        .I4(lite_min_count[1]),
        .I5(lite_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0 ),
        .Q(lite_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ),
        .Q(lite_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ),
        .Q(lite_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ),
        .Q(lite_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2__0 
       (.I0(prmry_min_assert_sftrst),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[2]),
        .I4(prmry_min_count[3]),
        .O(prmry_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ),
        .Q(prmry_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[1]),
        .I3(prmry_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_count[2]),
        .I3(prmry_min_count[0]),
        .I4(prmry_min_count[1]),
        .I5(prmry_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0 ),
        .Q(prmry_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ),
        .Q(prmry_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ),
        .Q(prmry_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ),
        .Q(prmry_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_10 \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_in(resetn_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(scndry_out));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_11 \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (prmry_in),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (sig_s2mm_dm_prmry_resetn),
        .assert_sftrst_d1(assert_sftrst_d1),
        .\dmacr_i_reg[0] (\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2]_0 ),
        .halt_i0(halt_i0),
        .halt_i_reg(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ),
        .halt_i_reg_0(halt_reset_reg_0),
        .halt_i_reg_1(halt_i_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .out(out),
        .prmry_in(resetn_i),
        .prmry_reset2_1(prmry_reset2_1),
        .reset_counts_4(reset_counts_4),
        .reset_counts_reg(reset_counts_reg),
        .run_stop_d1_reg(run_stop_d1_reg_0),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(halt_i_reg_0),
        .I1(sig_rst2all_stop_request_5),
        .O(halt_i_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \cmnds_queued[7]_i_1__0 
       (.I0(halt_i_reg_0),
        .I1(dma_err_3),
        .I2(s2mm_soft_reset),
        .I3(out),
        .O(halt_i_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    halt_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ),
        .Q(halt_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22222F2222222222)) 
    halt_reset_i_1__0
       (.I0(halt_reset_reg_0),
        .I1(s2mm_dmacr),
        .I2(s2mm_soft_reset),
        .I3(halt_i_reg_0),
        .I4(run_stop_d1_reg_0),
        .I5(s2mm_halt_cmplt),
        .O(halt_reset_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    halt_reset_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halt_reset_i_1__0_n_0),
        .Q(halt_reset_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    prmry_resetn_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(resetn_i),
        .Q(in0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .Q(run_stop_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i0_2),
        .Q(s_soft_reset_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_rst_module" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_rst_module
   (out,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    prmry_resetn_i_reg,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    soft_reset_d1,
    prmry_in,
    mm2s_halt,
    halt_reset,
    run_stop_d1,
    s2mm_halt,
    halt_reset_0,
    SR,
    prmry_reset2,
    prmry_reset2_1,
    prmry_resetn_i_reg_0,
    prmry_resetn_i_reg_1,
    m_axis_mm2s_tready_0,
    \dmacr_i_reg[2] ,
    halt_i_reg,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    \dmacr_i_reg[2]_0 ,
    halt_i_reg_0,
    scndry_reset2,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ,
    prmry_resetn_i_reg_2,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ,
    halt_i_reg_1,
    reset_counts_reg,
    reset_counts_reg_0,
    halt_i_reg_2,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    sof_reset,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    mm2s_soft_reset,
    s_soft_reset_i0,
    s2mm_soft_reset,
    s_soft_reset_i0_2,
    axi_resetn,
    mm2s_dmacr,
    stop,
    mm2s_halt_cmplt,
    s2mm_dmacr,
    run_stop_d1_reg,
    s2mm_halt_cmplt,
    m_axis_mm2s_tready,
    mm2s_halt_reg,
    mm2s_axi2ip_wrce,
    D,
    dma_err,
    s2mm_axi2ip_wrce,
    \dmacr_i_reg[2]_1 ,
    dma_err_3,
    halt_i0,
    mm2s_fsync_out_i,
    mm2s_frame_sync,
    full,
    lsig_cmd_loaded,
    empty,
    d_tready_before_fsync_clr_flag1,
    d_tready_before_fsync,
    s2mm_dmasr_halted_s,
    sig_rst2all_stop_request,
    reset_counts,
    reset_counts_4,
    sig_rst2all_stop_request_5,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    din);
  output out;
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output prmry_resetn_i_reg;
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output soft_reset_d1;
  output prmry_in;
  output mm2s_halt;
  output halt_reset;
  output run_stop_d1;
  output s2mm_halt;
  output halt_reset_0;
  output [0:0]SR;
  output prmry_reset2;
  output prmry_reset2_1;
  output [0:0]prmry_resetn_i_reg_0;
  output [0:0]prmry_resetn_i_reg_1;
  output m_axis_mm2s_tready_0;
  output \dmacr_i_reg[2] ;
  output [0:0]halt_i_reg;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  output \dmacr_i_reg[2]_0 ;
  output [0:0]halt_i_reg_0;
  output scndry_reset2;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  output prmry_resetn_i_reg_2;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  output halt_i_reg_1;
  output reset_counts_reg;
  output reset_counts_reg_0;
  output halt_i_reg_2;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  output sof_reset;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input m_axis_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input mm2s_soft_reset;
  input s_soft_reset_i0;
  input s2mm_soft_reset;
  input s_soft_reset_i0_2;
  input axi_resetn;
  input [0:0]mm2s_dmacr;
  input stop;
  input mm2s_halt_cmplt;
  input [0:0]s2mm_dmacr;
  input run_stop_d1_reg;
  input s2mm_halt_cmplt;
  input m_axis_mm2s_tready;
  input mm2s_halt_reg;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input dma_err;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]\dmacr_i_reg[2]_1 ;
  input dma_err_3;
  input halt_i0;
  input mm2s_fsync_out_i;
  input mm2s_frame_sync;
  input full;
  input lsig_cmd_loaded;
  input empty;
  input d_tready_before_fsync_clr_flag1;
  input d_tready_before_fsync;
  input s2mm_dmasr_halted_s;
  input sig_rst2all_stop_request;
  input reset_counts;
  input reset_counts_4;
  input sig_rst2all_stop_request_5;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input [0:0]din;

  wire [0:0]D;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  wire [0:0]SR;
  wire axi_resetn;
  wire d_tready_before_fsync;
  wire d_tready_before_fsync_clr_flag1;
  wire [0:0]din;
  wire dma_err;
  wire dma_err_3;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire [0:0]\dmacr_i_reg[2]_1 ;
  wire empty;
  wire full;
  wire halt_i0;
  wire [0:0]halt_i_reg;
  wire [0:0]halt_i_reg_0;
  wire halt_i_reg_1;
  wire halt_i_reg_2;
  wire halt_reset;
  wire halt_reset_0;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tready_0;
  wire [0:0]mm2s_axi2ip_wrce;
  wire [0:0]mm2s_dmacr;
  wire mm2s_frame_sync;
  wire mm2s_fsync_out_i;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_halt_reg;
  wire mm2s_soft_reset;
  wire n_0_2443;
  wire prmry_in;
  wire prmry_reset2;
  wire prmry_reset2_1;
  wire [0:0]prmry_resetn_i_reg_0;
  wire [0:0]prmry_resetn_i_reg_1;
  wire prmry_resetn_i_reg_2;
  wire reset_counts;
  wire reset_counts_4;
  wire reset_counts_reg;
  wire reset_counts_reg_0;
  wire run_stop_d1;
  wire run_stop_d1_reg;
  wire [0:0]s2mm_axi2ip_wrce;
  wire [0:0]s2mm_dmacr;
  wire s2mm_dmasr_halted_s;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire s_axis_s2mm_aclk;
  wire s_soft_reset_i0;
  wire s_soft_reset_i0_2;
  wire scndry_reset2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_axis_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_dm_prmry_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_prmry_resetn;
  wire sig_rst2all_stop_request;
  wire sig_rst2all_stop_request_5;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s2mm_axis_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s2mm_dm_prmry_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s2mm_prmry_resetn;
  wire sof_reset;
  wire soft_reset_d1;
  wire stop;

  assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4  = sig_mm2s_axis_resetn;
  assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0  = sig_s2mm_axis_resetn;
  assign \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg  = sig_mm2s_dm_prmry_resetn;
  assign \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0  = sig_s2mm_dm_prmry_resetn;
  assign out = sig_mm2s_prmry_resetn;
  assign prmry_resetn_i_reg = sig_s2mm_prmry_resetn;
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1 
       (.I0(sig_mm2s_axis_resetn),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1__0 
       (.I0(sig_s2mm_axis_resetn),
        .O(scndry_reset2));
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_i_1 
       (.I0(m_axis_mm2s_tready),
        .I1(sig_mm2s_axis_resetn),
        .I2(mm2s_halt_reg),
        .O(m_axis_mm2s_tready_0));
  LUT3 #(
    .INIT(8'h0D)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1 
       (.I0(sig_mm2s_axis_resetn),
        .I1(mm2s_halt_reg),
        .I2(mm2s_fsync_out_i),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1 
       (.I0(sig_mm2s_prmry_resetn),
        .O(prmry_resetn_i_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1 
       (.I0(sig_s2mm_prmry_resetn),
        .O(prmry_resetn_i_reg_1));
  zynq_base_axi_vdma_0_0_axi_vdma_reset \GEN_RESET_FOR_MM2S.RESET_I 
       (.D(D),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .din(din),
        .dma_err(dma_err),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .empty(empty),
        .full(full),
        .halt_i_reg_0(mm2s_halt),
        .halt_i_reg_1(halt_i_reg),
        .halt_i_reg_2(halt_i_reg_1),
        .halt_reset_reg_0(halt_reset),
        .in0(sig_mm2s_prmry_resetn),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(sig_mm2s_prmry_resetn),
        .prmry_in(prmry_in),
        .prmry_reset2(prmry_reset2),
        .prmry_resetn_i_reg_0(prmry_resetn_i_reg_2),
        .reset_counts(reset_counts),
        .reset_counts_reg(reset_counts_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i0(s_soft_reset_i0),
        .scndry_out(sig_mm2s_axis_resetn),
        .sig_mm2s_dm_prmry_resetn(sig_mm2s_dm_prmry_resetn),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sof_reset(sof_reset),
        .stop(stop));
  zynq_base_axi_vdma_0_0_axi_vdma_reset_3 \GEN_RESET_FOR_S2MM.RESET_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .dma_err_3(dma_err_3),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2]_0 ),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2]_1 ),
        .halt_i0(halt_i0),
        .halt_i_reg_0(s2mm_halt),
        .halt_i_reg_1(halt_i_reg_0),
        .halt_i_reg_2(halt_i_reg_2),
        .halt_reset_reg_0(halt_reset_0),
        .in0(sig_s2mm_prmry_resetn),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_s2mm_prmry_resetn),
        .prmry_in(prmry_in),
        .prmry_reset2_1(prmry_reset2_1),
        .reset_counts_4(reset_counts_4),
        .reset_counts_reg(reset_counts_reg_0),
        .run_stop_d1(run_stop_d1),
        .run_stop_d1_reg_0(run_stop_d1_reg),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i0_2(s_soft_reset_i0_2),
        .scndry_out(sig_s2mm_axis_resetn),
        .sig_rst2all_stop_request_5(sig_rst2all_stop_request_5),
        .sig_s2mm_dm_prmry_resetn(sig_s2mm_dm_prmry_resetn),
        .soft_reset_d1(soft_reset_d1));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_i_1 
       (.I0(d_tready_before_fsync_clr_flag1),
        .I1(d_tready_before_fsync),
        .I2(sig_s2mm_axis_resetn),
        .I3(s2mm_dmasr_halted_s),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    awready_out_i_i_1
       (.I0(prmry_in),
        .O(SR));
  FDRE #(
    .INIT(1'b1)) 
    hrd_resetn_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(prmry_in),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i_2443
       (.I0(sig_mm2s_prmry_resetn),
        .O(n_0_2443));
endmodule

(* ORIG_REF_NAME = "axi_vdma_s2mm_axis_dwidth_converter" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_s2mm_axis_dwidth_converter
   (s_axis_s2mm_tready_i_axis_dw_conv,
    s2mm_chnl_ready,
    s2mm_strm_all_lines_rcvd,
    s_axis_s2mm_tvalid_i,
    r0_is_null_r,
    r0_is_end,
    din,
    Q,
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ,
    s_axis_s2mm_tready_signal,
    s2mm_dummy_tready_fsync_src_sel_10,
    E,
    M_Last,
    s_axis_s2mm_aclk,
    areset_r_reg,
    SR,
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_0 ,
    s_axis_s2mm_tready_i,
    M_VALID,
    \state_reg[0] ,
    s_axis_s2mm_tvalid_int,
    s2mm_fsync_out_i,
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1 ,
    D,
    crnt_vsize_d2_s,
    s2mm_tuser_to_fsync_out,
    s2mm_tuser_fsync_top2_out,
    d_tready_sof_late,
    d_tready_before_fsync_clr_flag1,
    d_tready_before_fsync,
    out,
    \r0_keep_reg[2] ,
    \r0_data_reg[23] );
  output s_axis_s2mm_tready_i_axis_dw_conv;
  output s2mm_chnl_ready;
  output s2mm_strm_all_lines_rcvd;
  output s_axis_s2mm_tvalid_i;
  output [0:0]r0_is_null_r;
  output [0:0]r0_is_end;
  output [36:0]din;
  output [0:0]Q;
  output \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ;
  output s_axis_s2mm_tready_signal;
  output s2mm_dummy_tready_fsync_src_sel_10;
  output [0:0]E;
  input M_Last;
  input s_axis_s2mm_aclk;
  input areset_r_reg;
  input [0:0]SR;
  input \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_0 ;
  input s_axis_s2mm_tready_i;
  input M_VALID;
  input \state_reg[0] ;
  input s_axis_s2mm_tvalid_int;
  input s2mm_fsync_out_i;
  input \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1 ;
  input [0:0]D;
  input [11:0]crnt_vsize_d2_s;
  input s2mm_tuser_to_fsync_out;
  input s2mm_tuser_fsync_top2_out;
  input d_tready_sof_late;
  input d_tready_before_fsync_clr_flag1;
  input d_tready_before_fsync;
  input out;
  input [2:0]\r0_keep_reg[2] ;
  input [23:0]\r0_data_reg[23] ;

  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_4_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_1 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_2 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_3 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_1 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_2 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_3 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_1 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_2 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_3 ;
  wire M_Last;
  wire M_VALID;
  wire [0:0]Q;
  wire [0:0]SR;
  wire areset_r_reg;
  wire [11:0]crnt_vsize_d2_s;
  wire d_tready_before_fsync;
  wire d_tready_before_fsync_clr_flag1;
  wire d_tready_sof_late;
  wire [36:0]din;
  wire [12:1]minusOp;
  wire out;
  wire [12:1]p_2_in;
  wire [23:0]\r0_data_reg[23] ;
  wire [0:0]r0_is_end;
  wire [0:0]r0_is_null_r;
  wire [2:0]\r0_keep_reg[2] ;
  wire s2mm_chnl_ready;
  wire s2mm_dummy_tready_fsync_src_sel_10;
  wire s2mm_fsync_out_i;
  wire s2mm_strm_all_lines_rcvd;
  wire s2mm_tuser_fsync_top2_out;
  wire s2mm_tuser_to_fsync_out;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_i;
  wire s_axis_s2mm_tready_i_axis_dw_conv;
  wire s_axis_s2mm_tready_signal;
  wire s_axis_s2mm_tvalid_i;
  wire s_axis_s2mm_tvalid_int;
  wire \state_reg[0] ;
  wire [12:1]vsize_counter_dwidth;
  wire [3:3]\NLW_GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF010001000100)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__1 
       (.I0(s2mm_chnl_ready),
        .I1(s2mm_tuser_to_fsync_out),
        .I2(s2mm_tuser_fsync_top2_out),
        .I3(d_tready_sof_late),
        .I4(d_tready_before_fsync_clr_flag1),
        .I5(d_tready_before_fsync),
        .O(s2mm_dummy_tready_fsync_src_sel_10));
  zynq_base_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axis_dwidth_converter__parameterized1 \GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I 
       (.E(s_axis_s2mm_tready_i_axis_dw_conv),
        .\FSM_onehot_state_reg[2] (s2mm_chnl_ready),
        .M_Last(M_Last),
        .M_VALID(M_VALID),
        .areset_r_reg_0(areset_r_reg),
        .din(din),
        .out(out),
        .\r0_data_reg[23] (\r0_data_reg[23] ),
        .\r0_is_null_r_reg[1] (r0_is_null_r),
        .\r0_is_null_r_reg[2] (r0_is_end),
        .\r0_keep_reg[2] (\r0_keep_reg[2] ),
        .s2mm_dummy_tready_fsync_src_sel_10(s2mm_dummy_tready_fsync_src_sel_10),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .s_axis_s2mm_tready_signal(s_axis_s2mm_tready_signal),
        .s_axis_s2mm_tvalid_int(s_axis_s2mm_tvalid_int),
        .sig_m_valid_dup_reg(E),
        .\state_reg[0] (\state_reg[0] ),
        .\state_reg[1] (s_axis_s2mm_tvalid_i));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .I1(s2mm_fsync_out_i),
        .O(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0 ));
  FDRE \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0 ),
        .Q(s2mm_chnl_ready),
        .R(SR));
  FDSE \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_0 ),
        .Q(s2mm_strm_all_lines_rcvd),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[10]_i_1 
       (.I0(crnt_vsize_d2_s[9]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[10]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[11]_i_1 
       (.I0(crnt_vsize_d2_s[10]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[11]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10 
       (.I0(vsize_counter_dwidth[12]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11 
       (.I0(vsize_counter_dwidth[11]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12 
       (.I0(vsize_counter_dwidth[10]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13 
       (.I0(vsize_counter_dwidth[9]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2 
       (.I0(s2mm_fsync_out_i),
        .I1(Q),
        .I2(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_4_n_0 ),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0 ),
        .I4(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0 ),
        .I5(\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1 ),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_3 
       (.I0(crnt_vsize_d2_s[11]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[12]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[12]));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_4 
       (.I0(vsize_counter_dwidth[1]),
        .I1(vsize_counter_dwidth[5]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5 
       (.I0(vsize_counter_dwidth[10]),
        .I1(vsize_counter_dwidth[9]),
        .I2(vsize_counter_dwidth[11]),
        .I3(vsize_counter_dwidth[12]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6 
       (.I0(vsize_counter_dwidth[2]),
        .I1(vsize_counter_dwidth[3]),
        .I2(vsize_counter_dwidth[4]),
        .I3(vsize_counter_dwidth[8]),
        .I4(vsize_counter_dwidth[7]),
        .I5(vsize_counter_dwidth[6]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_9 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0 ),
        .I1(\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1 ),
        .I2(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0 ),
        .I3(Q),
        .I4(vsize_counter_dwidth[1]),
        .I5(vsize_counter_dwidth[5]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[1]_i_1 
       (.I0(crnt_vsize_d2_s[0]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[1]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[1]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[2]_i_1 
       (.I0(crnt_vsize_d2_s[1]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[2]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[2]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[3]_i_1 
       (.I0(crnt_vsize_d2_s[2]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[3]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[3]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_1 
       (.I0(crnt_vsize_d2_s[3]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[4]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3 
       (.I0(vsize_counter_dwidth[4]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4 
       (.I0(vsize_counter_dwidth[3]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5 
       (.I0(vsize_counter_dwidth[2]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6 
       (.I0(vsize_counter_dwidth[1]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[5]_i_1 
       (.I0(crnt_vsize_d2_s[4]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[5]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[5]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[6]_i_1 
       (.I0(crnt_vsize_d2_s[5]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[6]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[7]_i_1 
       (.I0(crnt_vsize_d2_s[6]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[7]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_1 
       (.I0(crnt_vsize_d2_s[7]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[8]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3 
       (.I0(vsize_counter_dwidth[8]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4 
       (.I0(vsize_counter_dwidth[7]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5 
       (.I0(vsize_counter_dwidth[6]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6 
       (.I0(vsize_counter_dwidth[5]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[9]_i_1 
       (.I0(crnt_vsize_d2_s[8]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[9]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[10]),
        .Q(vsize_counter_dwidth[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[11]),
        .Q(vsize_counter_dwidth[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[12]),
        .Q(vsize_counter_dwidth[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8 
       (.CI(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_0 ),
        .CO({\NLW_GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_CO_UNCONNECTED [3],\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_1 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_2 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,vsize_counter_dwidth[11:9]}),
        .O(minusOp[12:9]),
        .S({\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[1]),
        .Q(vsize_counter_dwidth[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[2]),
        .Q(vsize_counter_dwidth[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[3]),
        .Q(vsize_counter_dwidth[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[4]),
        .Q(vsize_counter_dwidth[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_1 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_2 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_3 }),
        .CYINIT(Q),
        .DI(vsize_counter_dwidth[4:1]),
        .O(minusOp[4:1]),
        .S({\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[5]),
        .Q(vsize_counter_dwidth[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[6]),
        .Q(vsize_counter_dwidth[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[7]),
        .Q(vsize_counter_dwidth[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[8]),
        .Q(vsize_counter_dwidth[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2 
       (.CI(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_0 ),
        .CO({\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_1 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_2 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(vsize_counter_dwidth[8:5]),
        .O(minusOp[8:5]),
        .S({\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[9]),
        .Q(vsize_counter_dwidth[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_s2mm_linebuf" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_s2mm_linebuf
   (dout,
    empty,
    run_stop_reg,
    s2mm_fsync_out_m_i,
    out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    D,
    s2mm_fsync_core,
    drop_fsync_d_pulse_gen_fsize_less_err,
    s_axis_s2mm_tready_i,
    sig_s_ready_dup3_reg,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    s_valid0,
    fsize_mismatch_err_s10,
    rst,
    s_axis_s2mm_aclk,
    m_axi_s2mm_aclk,
    din,
    rd_en,
    SR,
    s2mm_halt,
    scndry_reset2,
    s2mm_dmacr,
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ,
    sig_last_reg_out_reg,
    s2mm_fsync_out_i,
    r0_is_null_r,
    r0_is_end,
    Q,
    s2mm_fsync_int9_out,
    s2mm_fsize_mismatch_err_s,
    s2mm_chnl_ready,
    s2mm_tuser_fsync_top2_out,
    drop_fsync_d_pulse_gen_fsize_less_err_d1,
    fsize_mismatch_err_s1,
    M_VALID,
    M_User,
    s_axis_s2mm_tuser_d1,
    s_axis_s2mm_tvalid_i,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    \sig_mssa_index_reg_out_reg[0] ,
    \sig_mssa_index_reg_out_reg[1] ,
    \sig_mssa_index_reg_out_reg[0]_0 ,
    s2mm_strm_all_lines_rcvd);
  output [36:0]dout;
  output empty;
  output run_stop_reg;
  output s2mm_fsync_out_m_i;
  output [11:0]out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output [0:0]D;
  output s2mm_fsync_core;
  output drop_fsync_d_pulse_gen_fsize_less_err;
  output s_axis_s2mm_tready_i;
  output [1:0]sig_s_ready_dup3_reg;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output s_valid0;
  output fsize_mismatch_err_s10;
  input rst;
  input s_axis_s2mm_aclk;
  input m_axi_s2mm_aclk;
  input [36:0]din;
  input rd_en;
  input [0:0]SR;
  input s2mm_halt;
  input scndry_reset2;
  input [2:0]s2mm_dmacr;
  input [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0 ;
  input [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ;
  input sig_last_reg_out_reg;
  input s2mm_fsync_out_i;
  input [0:0]r0_is_null_r;
  input [0:0]r0_is_end;
  input [0:0]Q;
  input s2mm_fsync_int9_out;
  input s2mm_fsize_mismatch_err_s;
  input s2mm_chnl_ready;
  input s2mm_tuser_fsync_top2_out;
  input drop_fsync_d_pulse_gen_fsize_less_err_d1;
  input fsize_mismatch_err_s1;
  input M_VALID;
  input [0:0]M_User;
  input s_axis_s2mm_tuser_d1;
  input s_axis_s2mm_tvalid_i;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  input \sig_mssa_index_reg_out_reg[0] ;
  input \sig_mssa_index_reg_out_reg[1] ;
  input \sig_mssa_index_reg_out_reg[0]_0 ;
  input s2mm_strm_all_lines_rcvd;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF_n_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF_n_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_3 ;
  wire [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_13_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_14_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_15_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_16_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_7_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0 ;
  wire [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_6_n_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_6_n_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_6_n_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ;
  wire [0:0]M_User;
  wire M_VALID;
  wire [0:0]Q;
  wire [0:0]SR;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_cdc_tig;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_d1;
  wire [8:0]data_count_af_threshold;
  (* async_reg = "true" *) wire [8:0]data_count_af_threshold_cdc_tig;
  (* async_reg = "true" *) wire [8:0]data_count_af_threshold_d1;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1;
  wire delay_s2mm_fsync_core_till_mmap_done_flag;
  wire delay_s2mm_fsync_core_till_mmap_done_flag_d1;
  wire [36:0]din;
  wire dm_halt_reg;
  wire [12:0]done_vsize_counter;
  wire done_vsize_counter15_out;
  wire [36:0]dout;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire drop_fsync_d_pulse_gen_fsize_less_err_d1;
  wire empty;
  wire fifo_full_i;
  wire fsize_err_to_dm_halt_flag;
  wire fsize_mismatch_err_s1;
  wire fsize_mismatch_err_s10;
  (* async_reg = "true" *) wire [1:0]fsync_src_select_cdc_tig;
  (* async_reg = "true" *) wire [1:0]fsync_src_select_d1;
  wire m_axi_s2mm_aclk;
  wire [12:1]minusOp;
  wire mmap_not_finished_s;
  wire [12:0]p_1_in;
  wire [0:0]r0_is_end;
  wire [0:0]r0_is_null_r;
  wire rd_en;
  wire rst;
  wire run_stop_reg;
  wire s2mm_chnl_ready;
  wire [2:0]s2mm_dmacr;
  wire s2mm_fsize_mismatch_err_s;
  wire s2mm_fsync_core;
  wire s2mm_fsync_int9_out;
  wire s2mm_fsync_out_i;
  wire s2mm_fsync_out_m_i;
  wire s2mm_halt;
  wire s2mm_strm_all_lines_rcvd;
  wire s2mm_tuser_fsync_top2_out;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_i;
  wire s_axis_s2mm_tuser_d1;
  wire s_axis_s2mm_tvalid_i;
  wire s_valid0;
  wire scndry_reset2;
  wire sig_last_reg_out_reg;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire \sig_mssa_index_reg_out_reg[0]_0 ;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire [1:0]sig_s_ready_dup3_reg;
  wire [3:3]\NLW_GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_6_CO_UNCONNECTED ;

  assign out[11:0] = crnt_vsize_d1[12:1];
  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[0]_i_1 
       (.I0(crnt_vsize_d1[0]),
        .I1(s2mm_fsync_out_i),
        .I2(Q),
        .O(D));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized1_61 \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF 
       (.D(p_1_in),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 (s2mm_fsync_out_m_i),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0 ),
        .Q(done_vsize_counter[0]),
        .SR(SR),
        .done_vsize_counter15_out(done_vsize_counter15_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .minusOp(minusOp),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_reset2(scndry_reset2));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized3_62 \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ),
        .\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF_n_1 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg (run_stop_reg),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0 (sig_last_reg_out_reg),
        .SR(SR),
        .delay_s2mm_fsync_core_till_mmap_done_flag(delay_s2mm_fsync_core_till_mmap_done_flag),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mmap_not_finished_s(mmap_not_finished_s),
        .s2mm_chnl_ready(s2mm_chnl_ready),
        .s2mm_tuser_fsync_top2_out(s2mm_tuser_fsync_top2_out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_reset2(scndry_reset2));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized3_63 \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (run_stop_reg),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF_n_1 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg (sig_last_reg_out_reg),
        .M_User(M_User),
        .M_VALID(M_VALID),
        .SR(SR),
        .delay_s2mm_fsync_core_till_mmap_done_flag(delay_s2mm_fsync_core_till_mmap_done_flag),
        .drop_fsync_d_pulse_gen_fsize_less_err(drop_fsync_d_pulse_gen_fsize_less_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tuser_d1(s_axis_s2mm_tuser_d1),
        .scndry_reset2(scndry_reset2));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized3_64 \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_1 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_3 ),
        .SR(SR),
        .delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1(delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1),
        .delay_s2mm_fsync_core_till_mmap_done_flag(delay_s2mm_fsync_core_till_mmap_done_flag),
        .delay_s2mm_fsync_core_till_mmap_done_flag_d1(delay_s2mm_fsync_core_till_mmap_done_flag_d1),
        .dm_halt_reg(dm_halt_reg),
        .drop_fsync_d_pulse_gen_fsize_less_err_d1(drop_fsync_d_pulse_gen_fsize_less_err_d1),
        .fsize_err_to_dm_halt_flag(fsize_err_to_dm_halt_flag),
        .fsize_mismatch_err_s1(fsize_mismatch_err_s1),
        .fsize_mismatch_err_s10(fsize_mismatch_err_s10),
        .full(fifo_full_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mmap_not_finished_s(mmap_not_finished_s),
        .run_stop_reg(run_stop_reg),
        .s2mm_chnl_ready(s2mm_chnl_ready),
        .s2mm_fsize_mismatch_err_s(s2mm_fsize_mismatch_err_s),
        .s2mm_fsync_core(s2mm_fsync_core),
        .s2mm_fsync_int9_out(s2mm_fsync_int9_out),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s2mm_halt(s2mm_halt),
        .s2mm_strm_all_lines_rcvd(s2mm_strm_all_lines_rcvd),
        .s2mm_tuser_fsync_top2_out(s2mm_tuser_fsync_top2_out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .scndry_reset2(scndry_reset2),
        .sig_last_reg_out_reg(sig_last_reg_out_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0 [0]),
        .Q(crnt_vsize_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0 [10]),
        .Q(crnt_vsize_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0 [11]),
        .Q(crnt_vsize_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0 [12]),
        .Q(crnt_vsize_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0 [1]),
        .Q(crnt_vsize_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0 [2]),
        .Q(crnt_vsize_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0 [3]),
        .Q(crnt_vsize_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0 [4]),
        .Q(crnt_vsize_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0 [5]),
        .Q(crnt_vsize_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0 [6]),
        .Q(crnt_vsize_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0 [7]),
        .Q(crnt_vsize_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0 [8]),
        .Q(crnt_vsize_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0 [9]),
        .Q(crnt_vsize_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[0]),
        .Q(crnt_vsize_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[10]),
        .Q(crnt_vsize_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[11]),
        .Q(crnt_vsize_d1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[12]),
        .Q(crnt_vsize_d1[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[1]),
        .Q(crnt_vsize_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[2]),
        .Q(crnt_vsize_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[3]),
        .Q(crnt_vsize_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[4]),
        .Q(crnt_vsize_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[5]),
        .Q(crnt_vsize_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[6]),
        .Q(crnt_vsize_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[7]),
        .Q(crnt_vsize_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[8]),
        .Q(crnt_vsize_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[9]),
        .Q(crnt_vsize_d1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[0]),
        .Q(data_count_af_threshold_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[1]),
        .Q(data_count_af_threshold_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[2]),
        .Q(data_count_af_threshold_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[3]),
        .Q(data_count_af_threshold_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[4]),
        .Q(data_count_af_threshold_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[5]),
        .Q(data_count_af_threshold_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[6]),
        .Q(data_count_af_threshold_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[7]),
        .Q(data_count_af_threshold_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[8]),
        .Q(data_count_af_threshold_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[0]),
        .Q(data_count_af_threshold_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[1]),
        .Q(data_count_af_threshold_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[2]),
        .Q(data_count_af_threshold_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[3]),
        .Q(data_count_af_threshold_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[4]),
        .Q(data_count_af_threshold_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[5]),
        .Q(data_count_af_threshold_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[6]),
        .Q(data_count_af_threshold_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[7]),
        .Q(data_count_af_threshold_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[8]),
        .Q(data_count_af_threshold_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr[1]),
        .Q(fsync_src_select_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr[2]),
        .Q(fsync_src_select_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(fsync_src_select_cdc_tig[0]),
        .Q(fsync_src_select_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(fsync_src_select_cdc_tig[1]),
        .Q(fsync_src_select_d1[1]),
        .R(1'b0));
  zynq_base_axi_vdma_0_0_axi_vdma_afifo_builtin__parameterized0 \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO 
       (.E(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1 (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2 (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3 (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_7_n_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_4 (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_5 (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0 ),
        .din(din),
        .dm_halt_reg(dm_halt_reg),
        .done_vsize_counter15_out(done_vsize_counter15_out),
        .dout(dout),
        .empty(empty),
        .full(fifo_full_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .r0_is_end(r0_is_end),
        .r0_is_null_r(r0_is_null_r),
        .rd_en(rd_en),
        .rst(rst),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s2mm_fsync_out_m_i(s2mm_fsync_out_m_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tvalid_i(s_axis_s2mm_tvalid_i),
        .s_valid0(s_valid0),
        .sig_last_skid_reg_reg(sig_last_reg_out_reg),
        .\sig_mssa_index_reg_out_reg[0] (\sig_mssa_index_reg_out_reg[0] ),
        .\sig_mssa_index_reg_out_reg[0]_0 (\sig_mssa_index_reg_out_reg[0]_0 ),
        .\sig_mssa_index_reg_out_reg[1] (\sig_mssa_index_reg_out_reg[1] ),
        .sig_s_ready_dup3_reg(sig_s_ready_dup3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_1 ),
        .Q(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .Q(delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF_n_1 ),
        .Q(delay_s2mm_fsync_core_till_mmap_done_flag_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF_n_1 ),
        .Q(delay_s2mm_fsync_core_till_mmap_done_flag),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10 
       (.I0(done_vsize_counter[7]),
        .I1(done_vsize_counter[8]),
        .I2(done_vsize_counter[5]),
        .I3(done_vsize_counter[6]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11 
       (.I0(done_vsize_counter[3]),
        .I1(done_vsize_counter[4]),
        .I2(done_vsize_counter[1]),
        .I3(done_vsize_counter[2]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12 
       (.I0(done_vsize_counter[0]),
        .I1(done_vsize_counter[10]),
        .I2(done_vsize_counter[9]),
        .I3(done_vsize_counter[11]),
        .I4(done_vsize_counter[12]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_13 
       (.I0(done_vsize_counter[12]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_14 
       (.I0(done_vsize_counter[11]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_15 
       (.I0(done_vsize_counter[10]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_16 
       (.I0(done_vsize_counter[9]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_7 
       (.I0(done_vsize_counter[6]),
        .I1(done_vsize_counter[7]),
        .I2(done_vsize_counter[4]),
        .I3(done_vsize_counter[5]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8 
       (.I0(done_vsize_counter[2]),
        .I1(done_vsize_counter[3]),
        .I2(done_vsize_counter[0]),
        .I3(done_vsize_counter[1]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9 
       (.I0(done_vsize_counter[11]),
        .I1(done_vsize_counter[9]),
        .I2(done_vsize_counter[8]),
        .I3(done_vsize_counter[12]),
        .I4(done_vsize_counter[10]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3 
       (.I0(done_vsize_counter[4]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4 
       (.I0(done_vsize_counter[3]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5 
       (.I0(done_vsize_counter[2]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6 
       (.I0(done_vsize_counter[1]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3 
       (.I0(done_vsize_counter[8]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4 
       (.I0(done_vsize_counter[7]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5 
       (.I0(done_vsize_counter[6]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6 
       (.I0(done_vsize_counter[5]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42 ),
        .D(p_1_in[0]),
        .Q(done_vsize_counter[0]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42 ),
        .D(p_1_in[10]),
        .Q(done_vsize_counter[10]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42 ),
        .D(p_1_in[11]),
        .Q(done_vsize_counter[11]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42 ),
        .D(p_1_in[12]),
        .Q(done_vsize_counter[12]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_6 
       (.CI(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0 ),
        .CO({\NLW_GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_6_CO_UNCONNECTED [3],\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_6_n_1 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_6_n_2 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,done_vsize_counter[11:9]}),
        .O(minusOp[12:9]),
        .S({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_13_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_14_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_15_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42 ),
        .D(p_1_in[1]),
        .Q(done_vsize_counter[1]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42 ),
        .D(p_1_in[2]),
        .Q(done_vsize_counter[2]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42 ),
        .D(p_1_in[3]),
        .Q(done_vsize_counter[3]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42 ),
        .D(p_1_in[4]),
        .Q(done_vsize_counter[4]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_1 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_2 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_3 }),
        .CYINIT(done_vsize_counter[0]),
        .DI(done_vsize_counter[4:1]),
        .O(minusOp[4:1]),
        .S({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42 ),
        .D(p_1_in[5]),
        .Q(done_vsize_counter[5]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42 ),
        .D(p_1_in[6]),
        .Q(done_vsize_counter[6]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42 ),
        .D(p_1_in[7]),
        .Q(done_vsize_counter[7]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42 ),
        .D(p_1_in[8]),
        .Q(done_vsize_counter[8]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2 
       (.CI(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0 ),
        .CO({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_1 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_2 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(done_vsize_counter[8:5]),
        .O(minusOp[8:5]),
        .S({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42 ),
        .D(p_1_in[9]),
        .Q(done_vsize_counter[9]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_3 ),
        .Q(fsize_err_to_dm_halt_flag),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42 ),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40 ),
        .Q(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(data_count_af_threshold[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(data_count_af_threshold[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(data_count_af_threshold[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(data_count_af_threshold[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(data_count_af_threshold[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(data_count_af_threshold[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(data_count_af_threshold[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(data_count_af_threshold[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(data_count_af_threshold[0]));
endmodule

(* ORIG_REF_NAME = "axi_vdma_skid_buf" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_skid_buf
   (out,
    sig_m_valid_out_reg_0,
    m_axis_mm2s_tlast_i,
    m_axis_mm2s_tuser_i,
    rd_en,
    sig_last_reg_out_reg_0,
    sig_m_valid_out_reg_1,
    \sig_data_reg_out_reg[31]_0 ,
    \sig_strb_reg_out_reg[3]_0 ,
    m_axis_mm2s_aclk,
    SR,
    dout,
    E,
    empty,
    m_axis_mm2s_tready_i,
    mm2s_halt_reg,
    mm2s_axis_resetn,
    mm2s_fsync_out_i);
  output out;
  output sig_m_valid_out_reg_0;
  output m_axis_mm2s_tlast_i;
  output m_axis_mm2s_tuser_i;
  output rd_en;
  output sig_last_reg_out_reg_0;
  output sig_m_valid_out_reg_1;
  output [31:0]\sig_data_reg_out_reg[31]_0 ;
  output [3:0]\sig_strb_reg_out_reg[3]_0 ;
  input m_axis_mm2s_aclk;
  input [0:0]SR;
  input [37:0]dout;
  input [0:0]E;
  input empty;
  input m_axis_mm2s_tready_i;
  input mm2s_halt_reg;
  input mm2s_axis_resetn;
  input mm2s_fsync_out_i;

  wire [0:0]E;
  wire [0:0]SR;
  wire [37:0]dout;
  wire empty;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready_i;
  wire m_axis_mm2s_tuser_i;
  wire mm2s_axis_resetn;
  wire mm2s_fsync_out_i;
  wire mm2s_halt_reg;
  wire rd_en;
  wire [31:0]\sig_data_reg_out_reg[31]_0 ;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_reg_out_reg_0;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [3:0]\sig_strb_reg_out_reg[3]_0 ;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_user_skid_mux_out;
  wire sig_user_skid_reg;

  assign out = sig_m_valid_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  LUT4 #(
    .INIT(16'h0020)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_i_1 
       (.I0(m_axis_mm2s_tlast_i),
        .I1(mm2s_halt_reg),
        .I2(mm2s_axis_resetn),
        .I3(mm2s_fsync_out_i),
        .O(sig_last_reg_out_reg_0));
  LUT4 #(
    .INIT(16'h0020)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_i_1 
       (.I0(sig_m_valid_out),
        .I1(mm2s_halt_reg),
        .I2(mm2s_axis_resetn),
        .I3(mm2s_fsync_out_i),
        .O(sig_m_valid_out_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    fg_builtin_fifo_inst_i_39
       (.I0(sig_s_ready_out),
        .I1(empty),
        .O(rd_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(dout[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(dout[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(dout[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(dout[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(dout[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(dout[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(dout[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(dout[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(dout[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(dout[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(dout[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(dout[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(dout[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(dout[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(dout[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(dout[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(dout[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(dout[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(dout[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(dout[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(dout[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(dout[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(dout[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(dout[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(dout[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(dout[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(dout[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(dout[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(dout[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(dout[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(dout[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(dout[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(\sig_data_reg_out_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(\sig_data_reg_out_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(\sig_data_reg_out_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(\sig_data_reg_out_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(\sig_data_reg_out_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(\sig_data_reg_out_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(\sig_data_reg_out_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(\sig_data_reg_out_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(\sig_data_reg_out_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(\sig_data_reg_out_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(\sig_data_reg_out_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(\sig_data_reg_out_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(\sig_data_reg_out_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(\sig_data_reg_out_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(\sig_data_reg_out_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(\sig_data_reg_out_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(\sig_data_reg_out_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(\sig_data_reg_out_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(\sig_data_reg_out_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(\sig_data_reg_out_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(\sig_data_reg_out_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(\sig_data_reg_out_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(\sig_data_reg_out_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(\sig_data_reg_out_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(\sig_data_reg_out_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(\sig_data_reg_out_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(\sig_data_reg_out_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(\sig_data_reg_out_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(\sig_data_reg_out_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(\sig_data_reg_out_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(\sig_data_reg_out_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(\sig_data_reg_out_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_2
       (.I0(dout[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(m_axis_mm2s_tlast_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[36]),
        .Q(sig_last_skid_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000005DDD)) 
    sig_m_valid_dup_i_1
       (.I0(empty),
        .I1(sig_m_valid_dup),
        .I2(m_axis_mm2s_tready_i),
        .I3(sig_s_ready_dup),
        .I4(SR),
        .I5(sig_reset_reg),
        .O(sig_m_valid_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5554555454545554)) 
    sig_s_ready_dup_i_1__0
       (.I0(SR),
        .I1(m_axis_mm2s_tready_i),
        .I2(sig_reset_reg),
        .I3(sig_s_ready_dup),
        .I4(sig_m_valid_dup),
        .I5(empty),
        .O(sig_s_ready_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(dout[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(dout[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(dout[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[3]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[3]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[3]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[3]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[34]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[35]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_user_reg_out[0]_i_1 
       (.I0(dout[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_user_skid_reg),
        .O(sig_user_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_user_skid_mux_out),
        .Q(m_axis_mm2s_tuser_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[37]),
        .Q(sig_user_skid_reg),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_skid_buf" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_skid_buf__parameterized0
   (rst,
    sig_last_reg_out_reg_0,
    M_Last,
    M_VALID,
    SR,
    M_User,
    s2mm_fsync_int9_out,
    s2mm_fsize_more_or_sof_late_s,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ,
    s2mm_tuser_fsync_top2_out,
    p_1_in,
    sig_m_valid_out_reg_0,
    s_axis_s2mm_tvalid_int,
    sig_m_valid_dup_reg_0,
    s_axis_s2mm_tready,
    M_Data,
    M_STRB,
    sig_last_reg_out_reg_1,
    s_axis_s2mm_aclk,
    s_axis_s2mm_tready_i_axis_dw_conv,
    s2mm_chnl_ready,
    s_axis_s2mm_tuser_d1,
    s2mm_fsize_less_err_flag_10,
    s2mm_fsync_out_i,
    run_stop_reg,
    s2mm_dummy_tready_fsync_src_sel_10,
    s2mm_tuser_to_fsync_out,
    d_tready_before_fsync_clr_flag1,
    out,
    d_tready_sof_late,
    s_axis_s2mm_tlast,
    E,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tready_signal,
    s_axis_s2mm_tvalid);
  output rst;
  output sig_last_reg_out_reg_0;
  output M_Last;
  output M_VALID;
  output [0:0]SR;
  output [0:0]M_User;
  output s2mm_fsync_int9_out;
  output s2mm_fsize_more_or_sof_late_s;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ;
  output s2mm_tuser_fsync_top2_out;
  output p_1_in;
  output sig_m_valid_out_reg_0;
  output s_axis_s2mm_tvalid_int;
  output sig_m_valid_dup_reg_0;
  output s_axis_s2mm_tready;
  output [23:0]M_Data;
  output [2:0]M_STRB;
  input sig_last_reg_out_reg_1;
  input s_axis_s2mm_aclk;
  input s_axis_s2mm_tready_i_axis_dw_conv;
  input s2mm_chnl_ready;
  input s_axis_s2mm_tuser_d1;
  input s2mm_fsize_less_err_flag_10;
  input s2mm_fsync_out_i;
  input run_stop_reg;
  input s2mm_dummy_tready_fsync_src_sel_10;
  input s2mm_tuser_to_fsync_out;
  input d_tready_before_fsync_clr_flag1;
  input out;
  input d_tready_sof_late;
  input s_axis_s2mm_tlast;
  input [0:0]E;
  input [23:0]s_axis_s2mm_tdata;
  input [2:0]s_axis_s2mm_tkeep;
  input [0:0]s_axis_s2mm_tuser;
  input s_axis_s2mm_tready_signal;
  input s_axis_s2mm_tvalid;

  wire [0:0]E;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ;
  wire [23:0]M_Data;
  wire M_Last;
  wire [2:0]M_STRB;
  wire [0:0]M_User;
  wire [0:0]SR;
  wire d_tready_before_fsync_clr_flag1;
  wire d_tready_sof_late;
  wire out;
  wire p_1_in;
  wire rst;
  wire run_stop_reg;
  wire s2mm_chnl_ready;
  wire s2mm_dummy_tready_fsync_src_sel_10;
  wire s2mm_fsize_less_err_flag_10;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_fsync_int9_out;
  wire s2mm_fsync_out_i;
  wire s2mm_tuser_fsync_top2_out;
  wire s2mm_tuser_to_fsync_out;
  wire s_axis_s2mm_aclk;
  wire [23:0]s_axis_s2mm_tdata;
  wire [2:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready_i_axis_dw_conv;
  wire s_axis_s2mm_tready_signal;
  wire [0:0]s_axis_s2mm_tuser;
  wire s_axis_s2mm_tuser_d1;
  wire s_axis_s2mm_tvalid;
  wire s_axis_s2mm_tvalid_int;
  wire [23:0]sig_data_skid_mux_out;
  wire [23:0]sig_data_skid_reg;
  wire sig_last_reg_out_reg_0;
  wire sig_last_reg_out_reg_1;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [2:0]sig_strb_skid_mux_out;
  wire [2:0]sig_strb_skid_reg;
  wire sig_user_skid_mux_out;
  wire sig_user_skid_reg;

  assign M_VALID = sig_m_valid_out;
  assign s_axis_s2mm_tready = sig_s_ready_out;
  assign sig_m_valid_dup_reg_0 = sig_m_valid_dup;
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_2__0 
       (.I0(sig_m_valid_out),
        .I1(s2mm_chnl_ready),
        .O(s_axis_s2mm_tvalid_int));
  LUT5 #(
    .INIT(32'h2A220000)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__4 
       (.I0(s2mm_dummy_tready_fsync_src_sel_10),
        .I1(s2mm_fsize_less_err_flag_10),
        .I2(s_axis_s2mm_tuser_d1),
        .I3(M_User),
        .I4(sig_m_valid_out),
        .O(s2mm_fsize_more_or_sof_late_s));
  LUT6 #(
    .INIT(64'hF700FFFFF700F700)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_1 
       (.I0(sig_m_valid_out),
        .I1(M_User),
        .I2(s_axis_s2mm_tuser_d1),
        .I3(s2mm_fsize_less_err_flag_10),
        .I4(s2mm_fsync_out_i),
        .I5(sig_last_reg_out_reg_1),
        .O(SR));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_7 
       (.I0(M_Last),
        .I1(s_axis_s2mm_tready_i_axis_dw_conv),
        .I2(sig_m_valid_out),
        .I3(s2mm_chnl_ready),
        .O(sig_last_reg_out_reg_0));
  LUT4 #(
    .INIT(16'h2000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_2 
       (.I0(run_stop_reg),
        .I1(s_axis_s2mm_tuser_d1),
        .I2(M_User),
        .I3(sig_m_valid_out),
        .O(s2mm_fsync_int9_out));
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_2 
       (.I0(sig_m_valid_out),
        .I1(M_User),
        .I2(s_axis_s2mm_tuser_d1),
        .O(s2mm_tuser_fsync_top2_out));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_i_1 
       (.I0(sig_m_valid_out),
        .I1(M_User),
        .I2(s2mm_chnl_ready),
        .I3(d_tready_sof_late),
        .I4(d_tready_before_fsync_clr_flag1),
        .I5(out),
        .O(sig_m_valid_out_reg_0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_i_1 
       (.I0(s2mm_tuser_to_fsync_out),
        .I1(s2mm_tuser_fsync_top2_out),
        .I2(d_tready_before_fsync_clr_flag1),
        .I3(out),
        .I4(s2mm_fsync_out_i),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_i_1 
       (.I0(M_User),
        .I1(sig_m_valid_out),
        .O(p_1_in));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1__0 
       (.I0(sig_data_skid_reg[0]),
        .I1(s_axis_s2mm_tdata[0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1__0 
       (.I0(sig_data_skid_reg[10]),
        .I1(s_axis_s2mm_tdata[10]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1__0 
       (.I0(sig_data_skid_reg[11]),
        .I1(s_axis_s2mm_tdata[11]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1__0 
       (.I0(sig_data_skid_reg[12]),
        .I1(s_axis_s2mm_tdata[12]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1__0 
       (.I0(sig_data_skid_reg[13]),
        .I1(s_axis_s2mm_tdata[13]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1__0 
       (.I0(sig_data_skid_reg[14]),
        .I1(s_axis_s2mm_tdata[14]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1__0 
       (.I0(sig_data_skid_reg[15]),
        .I1(s_axis_s2mm_tdata[15]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1__0 
       (.I0(sig_data_skid_reg[16]),
        .I1(s_axis_s2mm_tdata[16]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1__0 
       (.I0(sig_data_skid_reg[17]),
        .I1(s_axis_s2mm_tdata[17]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1__0 
       (.I0(sig_data_skid_reg[18]),
        .I1(s_axis_s2mm_tdata[18]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1__0 
       (.I0(sig_data_skid_reg[19]),
        .I1(s_axis_s2mm_tdata[19]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1__0 
       (.I0(sig_data_skid_reg[1]),
        .I1(s_axis_s2mm_tdata[1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1__0 
       (.I0(sig_data_skid_reg[20]),
        .I1(s_axis_s2mm_tdata[20]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1__0 
       (.I0(sig_data_skid_reg[21]),
        .I1(s_axis_s2mm_tdata[21]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1__0 
       (.I0(sig_data_skid_reg[22]),
        .I1(s_axis_s2mm_tdata[22]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1__0 
       (.I0(sig_data_skid_reg[23]),
        .I1(s_axis_s2mm_tdata[23]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1__0 
       (.I0(sig_data_skid_reg[2]),
        .I1(s_axis_s2mm_tdata[2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1__0 
       (.I0(sig_data_skid_reg[3]),
        .I1(s_axis_s2mm_tdata[3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1__0 
       (.I0(sig_data_skid_reg[4]),
        .I1(s_axis_s2mm_tdata[4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1__0 
       (.I0(sig_data_skid_reg[5]),
        .I1(s_axis_s2mm_tdata[5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1__0 
       (.I0(sig_data_skid_reg[6]),
        .I1(s_axis_s2mm_tdata[6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1__0 
       (.I0(sig_data_skid_reg[7]),
        .I1(s_axis_s2mm_tdata[7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1__0 
       (.I0(sig_data_skid_reg[8]),
        .I1(s_axis_s2mm_tdata[8]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1__0 
       (.I0(sig_data_skid_reg[9]),
        .I1(s_axis_s2mm_tdata[9]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(M_Data[0]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(M_Data[10]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(M_Data[11]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(M_Data[12]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(M_Data[13]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(M_Data[14]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(M_Data[15]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(M_Data[16]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(M_Data[17]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(M_Data[18]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(M_Data[19]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(M_Data[1]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(M_Data[20]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(M_Data[21]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(M_Data[22]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(M_Data[23]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(M_Data[2]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(M_Data[3]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(M_Data[4]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(M_Data[5]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(M_Data[6]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(M_Data[7]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(M_Data[8]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(M_Data[9]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[0]),
        .Q(sig_data_skid_reg[0]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[10]),
        .Q(sig_data_skid_reg[10]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[11]),
        .Q(sig_data_skid_reg[11]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[12]),
        .Q(sig_data_skid_reg[12]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[13]),
        .Q(sig_data_skid_reg[13]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[14]),
        .Q(sig_data_skid_reg[14]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[15]),
        .Q(sig_data_skid_reg[15]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[16]),
        .Q(sig_data_skid_reg[16]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[17]),
        .Q(sig_data_skid_reg[17]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[18]),
        .Q(sig_data_skid_reg[18]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[19]),
        .Q(sig_data_skid_reg[19]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[1]),
        .Q(sig_data_skid_reg[1]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[20]),
        .Q(sig_data_skid_reg[20]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[21]),
        .Q(sig_data_skid_reg[21]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[22]),
        .Q(sig_data_skid_reg[22]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[23]),
        .Q(sig_data_skid_reg[23]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[2]),
        .Q(sig_data_skid_reg[2]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[3]),
        .Q(sig_data_skid_reg[3]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[4]),
        .Q(sig_data_skid_reg[4]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[5]),
        .Q(sig_data_skid_reg[5]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[6]),
        .Q(sig_data_skid_reg[6]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[7]),
        .Q(sig_data_skid_reg[7]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[8]),
        .Q(sig_data_skid_reg[8]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[9]),
        .Q(sig_data_skid_reg[9]),
        .R(sig_last_reg_out_reg_1));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_2__0
       (.I0(s_axis_s2mm_tlast),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(M_Last),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tlast),
        .Q(sig_last_skid_reg),
        .R(sig_last_reg_out_reg_1));
  LUT6 #(
    .INIT(64'h000000000000FF2A)) 
    sig_m_valid_dup_i_1__0
       (.I0(sig_m_valid_dup),
        .I1(s_axis_s2mm_tready_signal),
        .I2(sig_s_ready_dup),
        .I3(s_axis_s2mm_tvalid),
        .I4(rst),
        .I5(sig_last_reg_out_reg_1),
        .O(sig_m_valid_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_reg_out_reg_1),
        .Q(rst),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFBFAA)) 
    sig_s_ready_dup_i_1
       (.I0(s_axis_s2mm_tready_signal),
        .I1(sig_m_valid_dup),
        .I2(s_axis_s2mm_tvalid),
        .I3(sig_s_ready_dup),
        .I4(rst),
        .I5(sig_last_reg_out_reg_1),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(M_STRB[0]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(M_STRB[1]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(M_STRB[2]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tkeep[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tkeep[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tkeep[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_last_reg_out_reg_1));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_user_reg_out[0]_i_1__0 
       (.I0(s_axis_s2mm_tuser),
        .I1(sig_s_ready_dup),
        .I2(sig_user_skid_reg),
        .O(sig_user_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_reg_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_user_skid_mux_out),
        .Q(M_User),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_skid_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tuser),
        .Q(sig_user_skid_reg),
        .R(sig_last_reg_out_reg_1));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sm" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_sm
   (frame_sync_reg,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ,
    zero_vsize_err,
    zero_hsize_err,
    mm2s_ftchcmdsts_idle,
    load_new_addr,
    tstvect_fsync0,
    D,
    frame_sync_out0,
    \VFLIP_DISABLE.dm_address_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ,
    prmry_reset2,
    m_axi_mm2s_aclk,
    mm2s_all_lines_xfred,
    zero_vsize_err0,
    zero_hsize_err0,
    mm2s_frame_sync,
    mm2s_prmry_resetn,
    mm2s_dmacr,
    p_2_in,
    \FSM_sequential_dmacntrl_cs_reg[2]_0 ,
    \FSM_sequential_dmacntrl_cs_reg[0]_0 ,
    Q,
    mm2s_soft_reset,
    dma_err,
    mm2s_halt,
    stop_i,
    \GEN_FREE_RUN_MODE.frame_sync_out_reg ,
    mask_fsync_out_i,
    \cmnds_queued_reg[4]_0 ,
    m_axis_mm2s_sts_tready,
    CO,
    \VFLIP_DISABLE.dm_address_reg[31]_0 ,
    dma_interr_reg,
    mm2s_axi2ip_wrce,
    dma_interr_reg_0,
    dma_interr_reg_1,
    \VFLIP_DISABLE.dm_address_reg[15]_1 ,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ,
    \cmnds_queued_reg[0]_0 ,
    E);
  output frame_sync_reg;
  output \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  output zero_vsize_err;
  output zero_hsize_err;
  output mm2s_ftchcmdsts_idle;
  output load_new_addr;
  output tstvect_fsync0;
  output [48:0]D;
  output frame_sync_out0;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input mm2s_all_lines_xfred;
  input zero_vsize_err0;
  input zero_hsize_err0;
  input mm2s_frame_sync;
  input mm2s_prmry_resetn;
  input [0:0]mm2s_dmacr;
  input p_2_in;
  input \FSM_sequential_dmacntrl_cs_reg[2]_0 ;
  input \FSM_sequential_dmacntrl_cs_reg[0]_0 ;
  input [12:0]Q;
  input mm2s_soft_reset;
  input dma_err;
  input mm2s_halt;
  input stop_i;
  input \GEN_FREE_RUN_MODE.frame_sync_out_reg ;
  input mask_fsync_out_i;
  input [0:0]\cmnds_queued_reg[4]_0 ;
  input m_axis_mm2s_sts_tready;
  input [0:0]CO;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[31]_0 ;
  input [0:0]dma_interr_reg;
  input [0:0]mm2s_axi2ip_wrce;
  input dma_interr_reg_0;
  input dma_interr_reg_1;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15]_1 ;
  input [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ;
  input [0:0]\cmnds_queued_reg[0]_0 ;
  input [0:0]E;

  wire [0:0]CO;
  wire [48:0]D;
  wire [0:0]E;
  wire \FSM_sequential_dmacntrl_cs[0]_i_1__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_1__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_1__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_5_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_7_n_0 ;
  wire \FSM_sequential_dmacntrl_cs_reg[0]_0 ;
  wire \FSM_sequential_dmacntrl_cs_reg[2]_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0 ;
  wire \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0 ;
  wire \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0 ;
  wire \GEN_FREE_RUN_MODE.frame_sync_out_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  wire [12:0]Q;
  wire \VFLIP_DISABLE.dm_address[19]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_6_n_0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[31]_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 ;
  wire all_lines_xfred_d1;
  wire \cmnds_queued[0]_i_1_n_0 ;
  wire \cmnds_queued[4]_i_2_n_0 ;
  wire \cmnds_queued[4]_i_3_n_0 ;
  wire \cmnds_queued[4]_i_4_n_0 ;
  wire \cmnds_queued[4]_i_5_n_0 ;
  wire \cmnds_queued[4]_i_6_n_0 ;
  wire \cmnds_queued[7]_i_4_n_0 ;
  wire \cmnds_queued[7]_i_5_n_0 ;
  wire \cmnds_queued[7]_i_6_n_0 ;
  wire [7:0]cmnds_queued_reg;
  wire [0:0]\cmnds_queued_reg[0]_0 ;
  wire [0:0]\cmnds_queued_reg[4]_0 ;
  wire \cmnds_queued_reg[4]_i_1_n_0 ;
  wire \cmnds_queued_reg[4]_i_1_n_1 ;
  wire \cmnds_queued_reg[4]_i_1_n_2 ;
  wire \cmnds_queued_reg[4]_i_1_n_3 ;
  wire \cmnds_queued_reg[4]_i_1_n_4 ;
  wire \cmnds_queued_reg[4]_i_1_n_5 ;
  wire \cmnds_queued_reg[4]_i_1_n_6 ;
  wire \cmnds_queued_reg[4]_i_1_n_7 ;
  wire \cmnds_queued_reg[7]_i_3_n_2 ;
  wire \cmnds_queued_reg[7]_i_3_n_3 ;
  wire \cmnds_queued_reg[7]_i_3_n_5 ;
  wire \cmnds_queued_reg[7]_i_3_n_6 ;
  wire \cmnds_queued_reg[7]_i_3_n_7 ;
  wire [31:16]dm_address;
  wire dma_err;
  wire [0:0]dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire [2:0]dmacntrl_cs;
  wire frame_sync_d3;
  wire frame_sync_out0;
  wire frame_sync_reg;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mask_fsync_out_i;
  wire mm2s_all_lines_xfred;
  wire [0:0]mm2s_axi2ip_wrce;
  wire [0:0]mm2s_dmacr;
  wire mm2s_frame_sync;
  wire mm2s_ftchcmdsts_idle;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire mm2s_soft_reset;
  wire p_2_in;
  wire prmry_reset2;
  wire stop_i;
  wire tstvect_fsync0;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire \vert_count[0]_i_10_n_0 ;
  wire \vert_count[0]_i_1_n_0 ;
  wire \vert_count[0]_i_3_n_0 ;
  wire \vert_count[0]_i_4_n_0 ;
  wire \vert_count[0]_i_5_n_0 ;
  wire \vert_count[0]_i_6_n_0 ;
  wire \vert_count[0]_i_7_n_0 ;
  wire \vert_count[0]_i_8_n_0 ;
  wire \vert_count[0]_i_9_n_0 ;
  wire \vert_count[12]_i_2_n_0 ;
  wire \vert_count[4]_i_2_n_0 ;
  wire \vert_count[4]_i_3_n_0 ;
  wire \vert_count[4]_i_4_n_0 ;
  wire \vert_count[4]_i_5_n_0 ;
  wire \vert_count[4]_i_6_n_0 ;
  wire \vert_count[4]_i_7_n_0 ;
  wire \vert_count[4]_i_8_n_0 ;
  wire \vert_count[4]_i_9_n_0 ;
  wire \vert_count[8]_i_2_n_0 ;
  wire \vert_count[8]_i_3_n_0 ;
  wire \vert_count[8]_i_4_n_0 ;
  wire \vert_count[8]_i_5_n_0 ;
  wire \vert_count[8]_i_6_n_0 ;
  wire \vert_count[8]_i_7_n_0 ;
  wire \vert_count[8]_i_8_n_0 ;
  wire \vert_count[8]_i_9_n_0 ;
  wire [12:0]vert_count_reg;
  wire \vert_count_reg[0]_i_2_n_0 ;
  wire \vert_count_reg[0]_i_2_n_1 ;
  wire \vert_count_reg[0]_i_2_n_2 ;
  wire \vert_count_reg[0]_i_2_n_3 ;
  wire \vert_count_reg[0]_i_2_n_4 ;
  wire \vert_count_reg[0]_i_2_n_5 ;
  wire \vert_count_reg[0]_i_2_n_6 ;
  wire \vert_count_reg[0]_i_2_n_7 ;
  wire \vert_count_reg[12]_i_1_n_7 ;
  wire \vert_count_reg[4]_i_1_n_0 ;
  wire \vert_count_reg[4]_i_1_n_1 ;
  wire \vert_count_reg[4]_i_1_n_2 ;
  wire \vert_count_reg[4]_i_1_n_3 ;
  wire \vert_count_reg[4]_i_1_n_4 ;
  wire \vert_count_reg[4]_i_1_n_5 ;
  wire \vert_count_reg[4]_i_1_n_6 ;
  wire \vert_count_reg[4]_i_1_n_7 ;
  wire \vert_count_reg[8]_i_1_n_0 ;
  wire \vert_count_reg[8]_i_1_n_1 ;
  wire \vert_count_reg[8]_i_1_n_2 ;
  wire \vert_count_reg[8]_i_1_n_3 ;
  wire \vert_count_reg[8]_i_1_n_4 ;
  wire \vert_count_reg[8]_i_1_n_5 ;
  wire \vert_count_reg[8]_i_1_n_6 ;
  wire \vert_count_reg[8]_i_1_n_7 ;
  wire write_cmnd_cmb;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire [3:3]\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_vert_count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_vert_count_reg[12]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_i_1 
       (.I0(tstvect_fsync_d2),
        .I1(\GEN_FREE_RUN_MODE.frame_sync_out_reg ),
        .O(tstvect_fsync0));
  LUT6 #(
    .INIT(64'hFFCDFF8976547610)) 
    \FSM_sequential_dmacntrl_cs[0]_i_1__0 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[2]),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0 ),
        .I3(\FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I5(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAFAAAAAAAAAA)) 
    \FSM_sequential_dmacntrl_cs[0]_i_2 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I1(\FSM_sequential_dmacntrl_cs_reg[2]_0 ),
        .I2(\FSM_sequential_dmacntrl_cs_reg[0]_0 ),
        .I3(mm2s_dmacr),
        .I4(dmacntrl_cs[0]),
        .I5(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_dmacntrl_cs[0]_i_3 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEDCCC8888)) 
    \FSM_sequential_dmacntrl_cs[1]_i_1__0 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[2]),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0 ),
        .I3(mm2s_dmacr),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I5(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000444000000400)) 
    \FSM_sequential_dmacntrl_cs[1]_i_2 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[0]),
        .I3(mm2s_dmacr),
        .I4(\FSM_sequential_dmacntrl_cs_reg[0]_0 ),
        .I5(\FSM_sequential_dmacntrl_cs_reg[2]_0 ),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFE8888AA88)) 
    \FSM_sequential_dmacntrl_cs[2]_i_1__0 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[2]),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0 ),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs_reg[2]_0 ),
        .I5(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_sequential_dmacntrl_cs[2]_i_2 
       (.I0(dmacntrl_cs[0]),
        .I1(frame_sync_reg),
        .I2(mm2s_soft_reset),
        .I3(dma_err),
        .I4(mm2s_halt),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0004040404040404)) 
    \FSM_sequential_dmacntrl_cs[2]_i_3 
       (.I0(dmacntrl_cs[0]),
        .I1(dmacntrl_cs[2]),
        .I2(\FSM_sequential_dmacntrl_cs_reg[0]_0 ),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_5_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ),
        .I5(\FSM_sequential_dmacntrl_cs[2]_i_7_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_dmacntrl_cs[2]_i_5 
       (.I0(vert_count_reg[6]),
        .I1(vert_count_reg[5]),
        .I2(vert_count_reg[4]),
        .I3(vert_count_reg[3]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_dmacntrl_cs[2]_i_6 
       (.I0(vert_count_reg[2]),
        .I1(vert_count_reg[1]),
        .I2(vert_count_reg[0]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_dmacntrl_cs[2]_i_7 
       (.I0(vert_count_reg[7]),
        .I1(vert_count_reg[8]),
        .I2(vert_count_reg[9]),
        .I3(vert_count_reg[10]),
        .I4(vert_count_reg[12]),
        .I5(vert_count_reg[11]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[0]_i_1__0_n_0 ),
        .Q(dmacntrl_cs[0]),
        .R(prmry_reset2));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[1]_i_1__0_n_0 ),
        .Q(dmacntrl_cs[1]),
        .R(prmry_reset2));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[2]_i_1__0_n_0 ),
        .Q(dmacntrl_cs[2]),
        .R(prmry_reset2));
  LUT6 #(
    .INIT(64'h5555511100000000)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__2 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0 ),
        .I1(mm2s_dmacr),
        .I2(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0 ),
        .I3(mm2s_all_lines_xfred),
        .I4(p_2_in),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0 ),
        .O(mm2s_ftchcmdsts_idle));
  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2 
       (.I0(stop_i),
        .I1(mm2s_dmacr),
        .I2(\GEN_FREE_RUN_MODE.frame_sync_out_reg ),
        .I3(mm2s_halt),
        .I4(frame_sync_reg),
        .I5(dmacntrl_cs[0]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0 ),
        .I1(cmnds_queued_reg[0]),
        .I2(cmnds_queued_reg[1]),
        .I3(dmacntrl_cs[1]),
        .I4(dmacntrl_cs[2]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5 
       (.I0(cmnds_queued_reg[2]),
        .I1(cmnds_queued_reg[3]),
        .I2(cmnds_queued_reg[4]),
        .I3(cmnds_queued_reg[5]),
        .I4(cmnds_queued_reg[7]),
        .I5(cmnds_queued_reg[6]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.all_lines_xfred_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_all_lines_xfred),
        .Q(all_lines_xfred_d1),
        .R(prmry_reset2));
  LUT6 #(
    .INIT(64'h77F777F777FF77F7)) 
    \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1 
       (.I0(mm2s_prmry_resetn),
        .I1(mm2s_dmacr),
        .I2(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0 ),
        .I3(mm2s_frame_sync),
        .I4(all_lines_xfred_d1),
        .I5(mm2s_all_lines_xfred),
        .O(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0 ),
        .Q(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \GEN_FREE_RUN_MODE.frame_sync_out_i_1 
       (.I0(tstvect_fsync_d1),
        .I1(mask_fsync_out_i),
        .I2(\GEN_FREE_RUN_MODE.frame_sync_out_reg ),
        .O(frame_sync_out0));
  LUT6 #(
    .INIT(64'hFFFF000000200000)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I1(dmacntrl_cs[2]),
        .I2(dmacntrl_cs[1]),
        .I3(\FSM_sequential_dmacntrl_cs_reg[2]_0 ),
        .I4(mm2s_prmry_resetn),
        .I5(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I1(dmacntrl_cs[2]),
        .I2(dmacntrl_cs[1]),
        .I3(\FSM_sequential_dmacntrl_cs_reg[2]_0 ),
        .I4(mm2s_prmry_resetn),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[16]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[17]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[18]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[19]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[20]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[21]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[22]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[23]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[24]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[25]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[26]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[27]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[28]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[29]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[30]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[31]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .R(prmry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .R(prmry_reset2));
  LUT4 #(
    .INIT(16'h0400)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs_reg[2]_0 ),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[2]),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .O(write_cmnd_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .R(prmry_reset2));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFF0)) 
    \I_DMA_REGISTER/dma_interr_i_1 
       (.I0(dma_interr_reg),
        .I1(mm2s_axi2ip_wrce),
        .I2(dma_interr_reg_0),
        .I3(zero_vsize_err),
        .I4(zero_hsize_err),
        .I5(dma_interr_reg_1),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_2 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [3]),
        .I1(load_new_addr),
        .I2(dm_address[19]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_3 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [2]),
        .I1(load_new_addr),
        .I2(dm_address[18]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_4 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [1]),
        .I1(load_new_addr),
        .I2(dm_address[17]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_5 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [0]),
        .I1(load_new_addr),
        .I2(dm_address[16]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_2 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [7]),
        .I1(load_new_addr),
        .I2(dm_address[23]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_3 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [6]),
        .I1(load_new_addr),
        .I2(dm_address[22]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_4 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [5]),
        .I1(load_new_addr),
        .I2(dm_address[21]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_5 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [4]),
        .I1(load_new_addr),
        .I2(dm_address[20]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_2 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [11]),
        .I1(load_new_addr),
        .I2(dm_address[27]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_3 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [10]),
        .I1(load_new_addr),
        .I2(dm_address[26]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_4 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [9]),
        .I1(load_new_addr),
        .I2(dm_address[25]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_5 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [8]),
        .I1(load_new_addr),
        .I2(dm_address[24]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \VFLIP_DISABLE.dm_address[31]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I1(dmacntrl_cs[2]),
        .I2(dmacntrl_cs[1]),
        .I3(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_3 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [15]),
        .I1(load_new_addr),
        .I2(dm_address[31]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_4 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [14]),
        .I1(load_new_addr),
        .I2(dm_address[30]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_5 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [13]),
        .I1(load_new_addr),
        .I2(dm_address[29]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_6 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [12]),
        .I1(load_new_addr),
        .I2(dm_address[28]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [0]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [10]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [11]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [12]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [13]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [14]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [15]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 ),
        .Q(dm_address[16]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ),
        .Q(dm_address[17]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ),
        .Q(dm_address[18]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ),
        .Q(dm_address[19]),
        .R(prmry_reset2));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[19]_i_1 
       (.CI(CO),
        .CO({\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[19]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [1]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 ),
        .Q(dm_address[20]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ),
        .Q(dm_address[21]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ),
        .Q(dm_address[22]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ),
        .Q(dm_address[23]),
        .R(prmry_reset2));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[23]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[23]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 ),
        .Q(dm_address[24]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ),
        .Q(dm_address[25]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ),
        .Q(dm_address[26]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ),
        .Q(dm_address[27]),
        .R(prmry_reset2));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[27]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[27]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 ),
        .Q(dm_address[28]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ),
        .Q(dm_address[29]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [2]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ),
        .Q(dm_address[30]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ),
        .Q(dm_address[31]),
        .R(prmry_reset2));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[31]_i_2 
       (.CI(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ),
        .CO({\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED [3],\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[31]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_5_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [3]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [4]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [5]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [6]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [7]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [8]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [9]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .R(prmry_reset2));
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[0]_i_1 
       (.I0(cmnds_queued_reg[0]),
        .O(\cmnds_queued[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[4]_i_2 
       (.I0(cmnds_queued_reg[1]),
        .O(\cmnds_queued[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_3 
       (.I0(cmnds_queued_reg[3]),
        .I1(cmnds_queued_reg[4]),
        .O(\cmnds_queued[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_4 
       (.I0(cmnds_queued_reg[2]),
        .I1(cmnds_queued_reg[3]),
        .O(\cmnds_queued[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_5 
       (.I0(cmnds_queued_reg[1]),
        .I1(cmnds_queued_reg[2]),
        .O(\cmnds_queued[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9599)) 
    \cmnds_queued[4]_i_6 
       (.I0(cmnds_queued_reg[1]),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I2(\cmnds_queued_reg[4]_0 ),
        .I3(m_axis_mm2s_sts_tready),
        .O(\cmnds_queued[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_4 
       (.I0(cmnds_queued_reg[6]),
        .I1(cmnds_queued_reg[7]),
        .O(\cmnds_queued[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_5 
       (.I0(cmnds_queued_reg[5]),
        .I1(cmnds_queued_reg[6]),
        .O(\cmnds_queued[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_6 
       (.I0(cmnds_queued_reg[4]),
        .I1(cmnds_queued_reg[5]),
        .O(\cmnds_queued[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\cmnds_queued[0]_i_1_n_0 ),
        .Q(cmnds_queued_reg[0]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[4]_i_1_n_7 ),
        .Q(cmnds_queued_reg[1]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[4]_i_1_n_6 ),
        .Q(cmnds_queued_reg[2]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[4]_i_1_n_5 ),
        .Q(cmnds_queued_reg[3]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[4]_i_1_n_4 ),
        .Q(cmnds_queued_reg[4]),
        .R(\cmnds_queued_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\cmnds_queued_reg[4]_i_1_n_0 ,\cmnds_queued_reg[4]_i_1_n_1 ,\cmnds_queued_reg[4]_i_1_n_2 ,\cmnds_queued_reg[4]_i_1_n_3 }),
        .CYINIT(cmnds_queued_reg[0]),
        .DI({cmnds_queued_reg[3:1],\cmnds_queued[4]_i_2_n_0 }),
        .O({\cmnds_queued_reg[4]_i_1_n_4 ,\cmnds_queued_reg[4]_i_1_n_5 ,\cmnds_queued_reg[4]_i_1_n_6 ,\cmnds_queued_reg[4]_i_1_n_7 }),
        .S({\cmnds_queued[4]_i_3_n_0 ,\cmnds_queued[4]_i_4_n_0 ,\cmnds_queued[4]_i_5_n_0 ,\cmnds_queued[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[7]_i_3_n_7 ),
        .Q(cmnds_queued_reg[5]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[7]_i_3_n_6 ),
        .Q(cmnds_queued_reg[6]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[7]_i_3_n_5 ),
        .Q(cmnds_queued_reg[7]),
        .R(\cmnds_queued_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[7]_i_3 
       (.CI(\cmnds_queued_reg[4]_i_1_n_0 ),
        .CO({\NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED [3:2],\cmnds_queued_reg[7]_i_3_n_2 ,\cmnds_queued_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmnds_queued_reg[5:4]}),
        .O({\NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED [3],\cmnds_queued_reg[7]_i_3_n_5 ,\cmnds_queued_reg[7]_i_3_n_6 ,\cmnds_queued_reg[7]_i_3_n_7 }),
        .S({1'b0,\cmnds_queued[7]_i_4_n_0 ,\cmnds_queued[7]_i_5_n_0 ,\cmnds_queued[7]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_sync),
        .Q(tstvect_fsync_d1),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d1),
        .Q(tstvect_fsync_d2),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d2),
        .Q(frame_sync_d3),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_sync_d3),
        .Q(frame_sync_reg),
        .R(prmry_reset2));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[0]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[10]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[11]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[12]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[13]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[14]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[15]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[1]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[23]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[2]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[32]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[33]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[34]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[35]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[36]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[37]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[38]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[39]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[3]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[40]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[41]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[42]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[43]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[44]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[45]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[46]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[47]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[48]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[49]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[4]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[50]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[51]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[52]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[53]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[54]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[55]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[56]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[57]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[58]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[59]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[5]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[60]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[61]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[62]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[63]_i_3 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[6]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[7]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[8]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[9]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    \vert_count[0]_i_1 
       (.I0(load_new_addr),
        .I1(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I2(dmacntrl_cs[2]),
        .I3(dmacntrl_cs[1]),
        .I4(\FSM_sequential_dmacntrl_cs_reg[2]_0 ),
        .O(\vert_count[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_10 
       (.I0(vert_count_reg[0]),
        .I1(Q[0]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[0]_i_3 
       (.I0(Q[3]),
        .I1(load_new_addr),
        .I2(vert_count_reg[3]),
        .O(\vert_count[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[0]_i_4 
       (.I0(Q[2]),
        .I1(load_new_addr),
        .I2(vert_count_reg[2]),
        .O(\vert_count[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[0]_i_5 
       (.I0(Q[1]),
        .I1(load_new_addr),
        .I2(vert_count_reg[1]),
        .O(\vert_count[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[0]_i_6 
       (.I0(Q[0]),
        .I1(load_new_addr),
        .I2(vert_count_reg[0]),
        .O(\vert_count[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_7 
       (.I0(vert_count_reg[3]),
        .I1(Q[3]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_8 
       (.I0(vert_count_reg[2]),
        .I1(Q[2]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_9 
       (.I0(vert_count_reg[1]),
        .I1(Q[1]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \vert_count[12]_i_2 
       (.I0(Q[12]),
        .I1(load_new_addr),
        .I2(vert_count_reg[12]),
        .O(\vert_count[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[4]_i_2 
       (.I0(Q[7]),
        .I1(load_new_addr),
        .I2(vert_count_reg[7]),
        .O(\vert_count[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[4]_i_3 
       (.I0(Q[6]),
        .I1(load_new_addr),
        .I2(vert_count_reg[6]),
        .O(\vert_count[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[4]_i_4 
       (.I0(Q[5]),
        .I1(load_new_addr),
        .I2(vert_count_reg[5]),
        .O(\vert_count[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[4]_i_5 
       (.I0(Q[4]),
        .I1(load_new_addr),
        .I2(vert_count_reg[4]),
        .O(\vert_count[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_6 
       (.I0(vert_count_reg[7]),
        .I1(Q[7]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_7 
       (.I0(vert_count_reg[6]),
        .I1(Q[6]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_8 
       (.I0(vert_count_reg[5]),
        .I1(Q[5]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_9 
       (.I0(vert_count_reg[4]),
        .I1(Q[4]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[8]_i_2 
       (.I0(Q[11]),
        .I1(load_new_addr),
        .I2(vert_count_reg[11]),
        .O(\vert_count[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[8]_i_3 
       (.I0(Q[10]),
        .I1(load_new_addr),
        .I2(vert_count_reg[10]),
        .O(\vert_count[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[8]_i_4 
       (.I0(Q[9]),
        .I1(load_new_addr),
        .I2(vert_count_reg[9]),
        .O(\vert_count[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[8]_i_5 
       (.I0(Q[8]),
        .I1(load_new_addr),
        .I2(vert_count_reg[8]),
        .O(\vert_count[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_6 
       (.I0(vert_count_reg[11]),
        .I1(Q[11]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_7 
       (.I0(vert_count_reg[10]),
        .I1(Q[10]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_8 
       (.I0(vert_count_reg[9]),
        .I1(Q[9]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_9 
       (.I0(vert_count_reg[8]),
        .I1(Q[8]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_7 ),
        .Q(vert_count_reg[0]),
        .R(prmry_reset2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\vert_count_reg[0]_i_2_n_0 ,\vert_count_reg[0]_i_2_n_1 ,\vert_count_reg[0]_i_2_n_2 ,\vert_count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[0]_i_3_n_0 ,\vert_count[0]_i_4_n_0 ,\vert_count[0]_i_5_n_0 ,\vert_count[0]_i_6_n_0 }),
        .O({\vert_count_reg[0]_i_2_n_4 ,\vert_count_reg[0]_i_2_n_5 ,\vert_count_reg[0]_i_2_n_6 ,\vert_count_reg[0]_i_2_n_7 }),
        .S({\vert_count[0]_i_7_n_0 ,\vert_count[0]_i_8_n_0 ,\vert_count[0]_i_9_n_0 ,\vert_count[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_5 ),
        .Q(vert_count_reg[10]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_4 ),
        .Q(vert_count_reg[11]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[12]_i_1_n_7 ),
        .Q(vert_count_reg[12]),
        .R(prmry_reset2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[12]_i_1 
       (.CI(\vert_count_reg[8]_i_1_n_0 ),
        .CO(\NLW_vert_count_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_vert_count_reg[12]_i_1_O_UNCONNECTED [3:1],\vert_count_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\vert_count[12]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_6 ),
        .Q(vert_count_reg[1]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_5 ),
        .Q(vert_count_reg[2]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_4 ),
        .Q(vert_count_reg[3]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_7 ),
        .Q(vert_count_reg[4]),
        .R(prmry_reset2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[4]_i_1 
       (.CI(\vert_count_reg[0]_i_2_n_0 ),
        .CO({\vert_count_reg[4]_i_1_n_0 ,\vert_count_reg[4]_i_1_n_1 ,\vert_count_reg[4]_i_1_n_2 ,\vert_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[4]_i_2_n_0 ,\vert_count[4]_i_3_n_0 ,\vert_count[4]_i_4_n_0 ,\vert_count[4]_i_5_n_0 }),
        .O({\vert_count_reg[4]_i_1_n_4 ,\vert_count_reg[4]_i_1_n_5 ,\vert_count_reg[4]_i_1_n_6 ,\vert_count_reg[4]_i_1_n_7 }),
        .S({\vert_count[4]_i_6_n_0 ,\vert_count[4]_i_7_n_0 ,\vert_count[4]_i_8_n_0 ,\vert_count[4]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_6 ),
        .Q(vert_count_reg[5]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_5 ),
        .Q(vert_count_reg[6]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_4 ),
        .Q(vert_count_reg[7]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_7 ),
        .Q(vert_count_reg[8]),
        .R(prmry_reset2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[8]_i_1 
       (.CI(\vert_count_reg[4]_i_1_n_0 ),
        .CO({\vert_count_reg[8]_i_1_n_0 ,\vert_count_reg[8]_i_1_n_1 ,\vert_count_reg[8]_i_1_n_2 ,\vert_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[8]_i_2_n_0 ,\vert_count[8]_i_3_n_0 ,\vert_count[8]_i_4_n_0 ,\vert_count[8]_i_5_n_0 }),
        .O({\vert_count_reg[8]_i_1_n_4 ,\vert_count_reg[8]_i_1_n_5 ,\vert_count_reg[8]_i_1_n_6 ,\vert_count_reg[8]_i_1_n_7 }),
        .S({\vert_count[8]_i_6_n_0 ,\vert_count[8]_i_7_n_0 ,\vert_count[8]_i_8_n_0 ,\vert_count[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_6 ),
        .Q(vert_count_reg[9]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    zero_hsize_err_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(zero_hsize_err0),
        .Q(zero_hsize_err),
        .R(prmry_reset2));
  LUT5 #(
    .INIT(32'h00000020)) 
    zero_vsize_err_i_4
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[2]),
        .I2(mm2s_dmacr),
        .I3(dmacntrl_cs[0]),
        .I4(\FSM_sequential_dmacntrl_cs_reg[0]_0 ),
        .O(load_new_addr));
  FDRE #(
    .INIT(1'b0)) 
    zero_vsize_err_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(zero_vsize_err0),
        .Q(zero_vsize_err),
        .R(prmry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sm" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_sm__parameterized0
   (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ,
    zero_vsize_err,
    zero_hsize_err,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ,
    halt_i0,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ,
    prmry_in,
    \dmacr_i_reg[0] ,
    s2mm_dma_interr_set_minus_frame_errors,
    halted_set_i0,
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ,
    tstvect_fsync0,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ,
    frame_sync_out0,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ,
    D,
    \VFLIP_DISABLE.dm_address_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    s2mm_fsize_mismatch_err_s,
    scndry_reset2,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk,
    s2mm_fsync_out_m_i,
    zero_vsize_err0,
    zero_hsize_err0,
    fsize_mismatch_err_s10,
    drop_fsync_d_pulse_gen_fsize_less_err,
    s2mm_cdc2dmac_fsync,
    s2mm_soft_reset,
    soft_reset_d1,
    halt_i_reg,
    run_stop_d1,
    s2mm_dmacr,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    ch2_delay_cnt_en,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ,
    s2mm_packet_sof,
    ch2_irqthresh_decr_mask_sig,
    s2mm_halt,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    \FSM_sequential_dmacntrl_cs_reg[0]_0 ,
    \vert_count_reg[0]_0 ,
    out,
    \vert_count_reg[12]_0 ,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ,
    datamover_idle,
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ,
    mstr_reverse_order,
    valid_frame_sync_d2,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ,
    mask_fsync_out_i,
    s2mm_fsize_less_err_flag_10,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0 ,
    s2mm_tuser_fsync_top2_out,
    Q,
    m_axis_s2mm_sts_tready,
    CO,
    \VFLIP_DISABLE.dm_address_reg[31]_0 ,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    s2mm_axi2ip_wrce,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ,
    \VFLIP_DISABLE.dm_address_reg[15]_1 ,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ,
    \cmnds_queued_reg[0]_0 ,
    E);
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  output \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  output zero_vsize_err;
  output zero_hsize_err;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ;
  output halt_i0;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ;
  output prmry_in;
  output \dmacr_i_reg[0] ;
  output s2mm_dma_interr_set_minus_frame_errors;
  output halted_set_i0;
  output \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ;
  output tstvect_fsync0;
  output [0:0]\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ;
  output frame_sync_out0;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ;
  output [48:0]D;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  output s2mm_fsize_mismatch_err_s;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input s2mm_fsync_out_m_i;
  input zero_vsize_err0;
  input zero_hsize_err0;
  input fsize_mismatch_err_s10;
  input drop_fsync_d_pulse_gen_fsize_less_err;
  input s2mm_cdc2dmac_fsync;
  input s2mm_soft_reset;
  input soft_reset_d1;
  input halt_i_reg;
  input run_stop_d1;
  input [1:0]s2mm_dmacr;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  input ch2_delay_cnt_en;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ;
  input s2mm_packet_sof;
  input ch2_irqthresh_decr_mask_sig;
  input s2mm_halt;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  input \FSM_sequential_dmacntrl_cs_reg[0]_0 ;
  input \vert_count_reg[0]_0 ;
  input out;
  input [12:0]\vert_count_reg[12]_0 ;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  input datamover_idle;
  input [0:0]\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  input mstr_reverse_order;
  input valid_frame_sync_d2;
  input \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ;
  input mask_fsync_out_i;
  input s2mm_fsize_less_err_flag_10;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0 ;
  input s2mm_tuser_fsync_top2_out;
  input [0:0]Q;
  input m_axis_s2mm_sts_tready;
  input [0:0]CO;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[31]_0 ;
  input [0:0]\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  input [0:0]s2mm_axi2ip_wrce;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15]_1 ;
  input [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ;
  input [0:0]\cmnds_queued_reg[0]_0 ;
  input [0:0]E;

  wire [0:0]CO;
  wire [48:0]D;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ;
  wire [0:0]\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  wire [0:0]E;
  wire \FSM_sequential_dmacntrl_cs[2]_i_3__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_6__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_7__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs_reg[0]_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_23 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_26 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_27 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_28 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_31 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_32 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_33 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_34 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_35 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_37 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_38 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_39 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_40 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_41 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_42 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_43 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_44 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ;
  wire [0:0]\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0 ;
  wire [0:0]Q;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  wire [0:0]\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ;
  wire [0:0]SR;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_1 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[31]_0 ;
  wire ch2_delay_cnt_en;
  wire ch2_irqthresh_decr_mask_sig;
  wire \cmnds_queued[0]_i_1__0_n_0 ;
  wire \cmnds_queued[4]_i_2__0_n_0 ;
  wire \cmnds_queued[4]_i_3__0_n_0 ;
  wire \cmnds_queued[4]_i_4__0_n_0 ;
  wire \cmnds_queued[4]_i_5__0_n_0 ;
  wire \cmnds_queued[4]_i_6__0_n_0 ;
  wire \cmnds_queued[7]_i_4__0_n_0 ;
  wire \cmnds_queued[7]_i_5__0_n_0 ;
  wire \cmnds_queued[7]_i_6__0_n_0 ;
  wire [7:0]cmnds_queued_reg;
  wire [0:0]\cmnds_queued_reg[0]_0 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_0 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_1 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_2 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_3 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_4 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_5 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_6 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_7 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_2 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_3 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_5 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_6 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_7 ;
  wire datamover_idle;
  wire [31:16]dm_address;
  wire [2:0]dmacntrl_cs;
  wire \dmacr_i_reg[0] ;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire frame_sync_d3;
  wire frame_sync_out0;
  wire frame_sync_reg;
  wire fsize_mismatch_err_flag_int;
  wire fsize_mismatch_err_s10;
  wire halt_i0;
  wire halt_i_reg;
  wire halted_set_i0;
  wire halted_set_i_i_2_n_0;
  wire halted_set_i_i_3_n_0;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire mask_fsync_out_i;
  wire [12:1]minusOp;
  wire minusOp_carry__0_i_1_n_0;
  wire minusOp_carry__0_i_2_n_0;
  wire minusOp_carry__0_i_3_n_0;
  wire minusOp_carry__0_i_4_n_0;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__1_i_1_n_0;
  wire minusOp_carry__1_i_2_n_0;
  wire minusOp_carry__1_i_3_n_0;
  wire minusOp_carry__1_i_4_n_0;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry_i_1_n_0;
  wire minusOp_carry_i_2_n_0;
  wire minusOp_carry_i_3_n_0;
  wire minusOp_carry_i_4_n_0;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire mstr_reverse_order;
  wire out;
  wire [12:0]p_2_in;
  wire prmry_in;
  wire run_stop_d1;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_cdc2dmac_fsync;
  wire s2mm_dma_interr_set_minus_frame_errors;
  wire [1:0]s2mm_dmacr;
  wire s2mm_fsize_less_err_flag_10;
  wire s2mm_fsize_mismatch_err_s;
  wire s2mm_fsync_out_m_d1;
  wire s2mm_fsync_out_m_i;
  wire s2mm_halt;
  wire s2mm_packet_sof;
  wire s2mm_soft_reset;
  wire s2mm_tuser_fsync_top2_out;
  wire s_axis_s2mm_aclk;
  wire scndry_reset2;
  wire soft_reset_d1;
  wire tstvect_fsync0;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire valid_frame_sync_d2;
  wire [12:0]vert_count;
  wire \vert_count_reg[0]_0 ;
  wire [12:0]\vert_count_reg[12]_0 ;
  wire write_cmnd_cmb;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire [3:2]\NLW_cmnds_queued_reg[7]_i_3__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cmnds_queued_reg[7]_i_3__0_O_UNCONNECTED ;
  wire [3:3]NLW_minusOp_carry__1_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_i_1 
       (.I0(tstvect_fsync_d2),
        .I1(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ),
        .O(tstvect_fsync0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_3__0 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0 ),
        .I1(vert_count[4]),
        .I2(vert_count[3]),
        .I3(vert_count[6]),
        .I4(vert_count[5]),
        .I5(\FSM_sequential_dmacntrl_cs[2]_i_6__0_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_5__0 
       (.I0(vert_count[8]),
        .I1(vert_count[7]),
        .I2(vert_count[10]),
        .I3(vert_count[9]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_6__0 
       (.I0(vert_count[0]),
        .I1(vert_count[11]),
        .I2(vert_count[12]),
        .I3(vert_count[2]),
        .I4(vert_count[1]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \FSM_sequential_dmacntrl_cs[2]_i_7__0 
       (.I0(dmacntrl_cs[1]),
        .I1(s2mm_dmacr[0]),
        .I2(frame_sync_reg),
        .I3(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_7__0_n_0 ));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_44 ),
        .Q(dmacntrl_cs[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_43 ),
        .Q(dmacntrl_cs[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_42 ),
        .Q(dmacntrl_cs[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFEFF000000000000)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__3 
       (.I0(s2mm_halt),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I2(s2mm_soft_reset),
        .I3(s2mm_dmacr[0]),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0 ),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0 ),
        .O(prmry_in));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0 
       (.I0(dmacntrl_cs[1]),
        .I1(cmnds_queued_reg[0]),
        .I2(cmnds_queued_reg[1]),
        .I3(dmacntrl_cs[2]),
        .I4(dmacntrl_cs[0]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0 
       (.I0(cmnds_queued_reg[4]),
        .I1(cmnds_queued_reg[5]),
        .I2(cmnds_queued_reg[2]),
        .I3(cmnds_queued_reg[3]),
        .I4(cmnds_queued_reg[7]),
        .I5(cmnds_queued_reg[6]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0 ));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized1_65 \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF 
       (.CO(CO),
        .D(p_2_in),
        .\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg (\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ),
        .\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 (\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ),
        .E(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .\FSM_sequential_dmacntrl_cs_reg[0] (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .\FSM_sequential_dmacntrl_cs_reg[0]_0 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_42 ),
        .\FSM_sequential_dmacntrl_cs_reg[0]_1 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_44 ),
        .\FSM_sequential_dmacntrl_cs_reg[0]_2 (\FSM_sequential_dmacntrl_cs[2]_i_7__0_n_0 ),
        .\FSM_sequential_dmacntrl_cs_reg[0]_3 (\FSM_sequential_dmacntrl_cs_reg[0]_0 ),
        .\FSM_sequential_dmacntrl_cs_reg[1] (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .\FSM_sequential_dmacntrl_cs_reg[2] (\FSM_sequential_dmacntrl_cs[2]_i_3__0_n_0 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_1 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_23 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg (\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ),
        .Q(vert_count[0]),
        .SR(SR),
        .\VFLIP_DISABLE.dm_address_reg[31] ({\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_26 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_27 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_28 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_31 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_32 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_33 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_34 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_35 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_37 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_38 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_39 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_40 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_41 }),
        .\VFLIP_DISABLE.dm_address_reg[31]_0 (dm_address),
        .\VFLIP_DISABLE.dm_address_reg[31]_1 (\VFLIP_DISABLE.dm_address_reg[31]_0 ),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .dmacntrl_cs(dmacntrl_cs),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[0]_0 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_43 ),
        .frame_sync_reg(frame_sync_reg),
        .fsize_mismatch_err_flag_int(fsize_mismatch_err_flag_int),
        .halt_i0(halt_i0),
        .halt_i_reg(halt_i_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .minusOp(minusOp),
        .mstr_reverse_order(mstr_reverse_order),
        .out(out),
        .prmry_resetn_i_reg(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ),
        .run_stop_d1(run_stop_d1),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_fsync_out_m_d1(s2mm_fsync_out_m_d1),
        .s2mm_fsync_out_m_i(s2mm_fsync_out_m_i),
        .s2mm_halt(s2mm_halt),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axis_cmd_tvalid_reg(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5 ),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_reset2(scndry_reset2),
        .soft_reset_d1(soft_reset_d1),
        .valid_frame_sync_d2(valid_frame_sync_d2),
        .\vert_count_reg[0] (\vert_count_reg[0]_0 ),
        .\vert_count_reg[12] (\vert_count_reg[12]_0 ),
        .write_cmnd_cmb(write_cmnd_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(drop_fsync_d_pulse_gen_fsize_less_err),
        .Q(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_23 ),
        .Q(fsize_mismatch_err_flag_int),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(fsize_mismatch_err_s10),
        .Q(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_fsync_out_m_i),
        .Q(s2mm_fsync_out_m_d1),
        .R(SR));
  LUT3 #(
    .INIT(8'h20)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_i_1 
       (.I0(tstvect_fsync_d1),
        .I1(mask_fsync_out_i),
        .I2(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ),
        .O(frame_sync_out0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1 
       (.I0(out),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(dm_address[16]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(dm_address[17]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(dm_address[18]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(dm_address[19]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(dm_address[20]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(dm_address[21]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(dm_address[22]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(dm_address[23]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(dm_address[24]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(dm_address[25]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(dm_address[26]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(dm_address[27]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(dm_address[28]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(dm_address[29]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(dm_address[30]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(dm_address[31]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_3 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .O(s2mm_fsize_mismatch_err_s));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_i_1 
       (.I0(s2mm_fsize_less_err_flag_10),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0 ),
        .I4(s2mm_tuser_fsync_top2_out),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFF0)) 
    \I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_i_1 
       (.I0(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .I1(s2mm_axi2ip_wrce),
        .I2(zero_vsize_err),
        .I3(zero_hsize_err),
        .I4(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .I5(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [0]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [10]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [11]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [12]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [13]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [14]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [15]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_41 ),
        .Q(dm_address[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_40 ),
        .Q(dm_address[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_39 ),
        .Q(dm_address[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_38 ),
        .Q(dm_address[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [1]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_37 ),
        .Q(dm_address[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36 ),
        .Q(dm_address[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_35 ),
        .Q(dm_address[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_34 ),
        .Q(dm_address[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_33 ),
        .Q(dm_address[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_32 ),
        .Q(dm_address[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_31 ),
        .Q(dm_address[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .Q(dm_address[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ),
        .Q(dm_address[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_28 ),
        .Q(dm_address[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [2]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_27 ),
        .Q(dm_address[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_26 ),
        .Q(dm_address[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [3]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [4]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [5]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [6]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [7]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [8]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [9]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[0]_i_1__0 
       (.I0(cmnds_queued_reg[0]),
        .O(\cmnds_queued[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[4]_i_2__0 
       (.I0(cmnds_queued_reg[1]),
        .O(\cmnds_queued[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_3__0 
       (.I0(cmnds_queued_reg[3]),
        .I1(cmnds_queued_reg[4]),
        .O(\cmnds_queued[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_4__0 
       (.I0(cmnds_queued_reg[2]),
        .I1(cmnds_queued_reg[3]),
        .O(\cmnds_queued[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_5__0 
       (.I0(cmnds_queued_reg[1]),
        .I1(cmnds_queued_reg[2]),
        .O(\cmnds_queued[4]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h9599)) 
    \cmnds_queued[4]_i_6__0 
       (.I0(cmnds_queued_reg[1]),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I2(Q),
        .I3(m_axis_s2mm_sts_tready),
        .O(\cmnds_queued[4]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_4__0 
       (.I0(cmnds_queued_reg[6]),
        .I1(cmnds_queued_reg[7]),
        .O(\cmnds_queued[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_5__0 
       (.I0(cmnds_queued_reg[5]),
        .I1(cmnds_queued_reg[6]),
        .O(\cmnds_queued[7]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_6__0 
       (.I0(cmnds_queued_reg[4]),
        .I1(cmnds_queued_reg[5]),
        .O(\cmnds_queued[7]_i_6__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\cmnds_queued[0]_i_1__0_n_0 ),
        .Q(cmnds_queued_reg[0]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[4]_i_1__0_n_7 ),
        .Q(cmnds_queued_reg[1]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[4]_i_1__0_n_6 ),
        .Q(cmnds_queued_reg[2]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[4]_i_1__0_n_5 ),
        .Q(cmnds_queued_reg[3]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[4]_i_1__0_n_4 ),
        .Q(cmnds_queued_reg[4]),
        .R(\cmnds_queued_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\cmnds_queued_reg[4]_i_1__0_n_0 ,\cmnds_queued_reg[4]_i_1__0_n_1 ,\cmnds_queued_reg[4]_i_1__0_n_2 ,\cmnds_queued_reg[4]_i_1__0_n_3 }),
        .CYINIT(cmnds_queued_reg[0]),
        .DI({cmnds_queued_reg[3:1],\cmnds_queued[4]_i_2__0_n_0 }),
        .O({\cmnds_queued_reg[4]_i_1__0_n_4 ,\cmnds_queued_reg[4]_i_1__0_n_5 ,\cmnds_queued_reg[4]_i_1__0_n_6 ,\cmnds_queued_reg[4]_i_1__0_n_7 }),
        .S({\cmnds_queued[4]_i_3__0_n_0 ,\cmnds_queued[4]_i_4__0_n_0 ,\cmnds_queued[4]_i_5__0_n_0 ,\cmnds_queued[4]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[7]_i_3__0_n_7 ),
        .Q(cmnds_queued_reg[5]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[7]_i_3__0_n_6 ),
        .Q(cmnds_queued_reg[6]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[7]_i_3__0_n_5 ),
        .Q(cmnds_queued_reg[7]),
        .R(\cmnds_queued_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[7]_i_3__0 
       (.CI(\cmnds_queued_reg[4]_i_1__0_n_0 ),
        .CO({\NLW_cmnds_queued_reg[7]_i_3__0_CO_UNCONNECTED [3:2],\cmnds_queued_reg[7]_i_3__0_n_2 ,\cmnds_queued_reg[7]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmnds_queued_reg[5:4]}),
        .O({\NLW_cmnds_queued_reg[7]_i_3__0_O_UNCONNECTED [3],\cmnds_queued_reg[7]_i_3__0_n_5 ,\cmnds_queued_reg[7]_i_3__0_n_6 ,\cmnds_queued_reg[7]_i_3__0_n_7 }),
        .S({1'b0,\cmnds_queued[7]_i_4__0_n_0 ,\cmnds_queued[7]_i_5__0_n_0 ,\cmnds_queued[7]_i_6__0_n_0 }));
  LUT3 #(
    .INIT(8'hFE)) 
    dma_interr_i_3
       (.I0(zero_vsize_err),
        .I1(zero_hsize_err),
        .I2(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .O(s2mm_dma_interr_set_minus_frame_errors));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_cdc2dmac_fsync),
        .Q(tstvect_fsync_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d1),
        .Q(tstvect_fsync_d2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d2),
        .Q(frame_sync_d3),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_sync_d3),
        .Q(frame_sync_reg),
        .R(SR));
  LUT5 #(
    .INIT(32'h10000000)) 
    halted_set_i_i_1__0
       (.I0(cmnds_queued_reg[0]),
        .I1(dmacntrl_cs[1]),
        .I2(datamover_idle),
        .I3(halted_set_i_i_2_n_0),
        .I4(halted_set_i_i_3_n_0),
        .O(halted_set_i0));
  LUT4 #(
    .INIT(16'h0001)) 
    halted_set_i_i_2
       (.I0(cmnds_queued_reg[2]),
        .I1(cmnds_queued_reg[1]),
        .I2(dmacntrl_cs[2]),
        .I3(dmacntrl_cs[0]),
        .O(halted_set_i_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    halted_set_i_i_3
       (.I0(cmnds_queued_reg[5]),
        .I1(cmnds_queued_reg[6]),
        .I2(cmnds_queued_reg[3]),
        .I3(cmnds_queued_reg[4]),
        .I4(s2mm_dmacr[0]),
        .I5(cmnds_queued_reg[7]),
        .O(halted_set_i_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(vert_count[0]),
        .DI(vert_count[4:1]),
        .O(minusOp[4:1]),
        .S({minusOp_carry_i_1_n_0,minusOp_carry_i_2_n_0,minusOp_carry_i_3_n_0,minusOp_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(vert_count[8:5]),
        .O(minusOp[8:5]),
        .S({minusOp_carry__0_i_1_n_0,minusOp_carry__0_i_2_n_0,minusOp_carry__0_i_3_n_0,minusOp_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_1
       (.I0(vert_count[8]),
        .O(minusOp_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_2
       (.I0(vert_count[7]),
        .O(minusOp_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_3
       (.I0(vert_count[6]),
        .O(minusOp_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_4
       (.I0(vert_count[5]),
        .O(minusOp_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({NLW_minusOp_carry__1_CO_UNCONNECTED[3],minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,vert_count[11:9]}),
        .O(minusOp[12:9]),
        .S({minusOp_carry__1_i_1_n_0,minusOp_carry__1_i_2_n_0,minusOp_carry__1_i_3_n_0,minusOp_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_1
       (.I0(vert_count[12]),
        .O(minusOp_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_2
       (.I0(vert_count[11]),
        .O(minusOp_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_3
       (.I0(vert_count[10]),
        .O(minusOp_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_4
       (.I0(vert_count[9]),
        .O(minusOp_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1
       (.I0(vert_count[4]),
        .O(minusOp_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2
       (.I0(vert_count[3]),
        .O(minusOp_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_3
       (.I0(vert_count[2]),
        .O(minusOp_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_4
       (.I0(vert_count[1]),
        .O(minusOp_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[0]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[10]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[11]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[12]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[13]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[14]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[15]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[1]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[23]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[2]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[32]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[33]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[34]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[35]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[36]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[37]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[38]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[39]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[3]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[40]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[41]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[42]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[43]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[44]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[45]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[46]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[47]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[48]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[49]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[4]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[50]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[51]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[52]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[53]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[54]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[55]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[56]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[57]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[58]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[59]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[5]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[60]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[61]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[62]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[63]_i_3__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[6]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[7]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[8]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[9]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .O(D[9]));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5 ),
        .D(p_2_in[0]),
        .Q(vert_count[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5 ),
        .D(p_2_in[10]),
        .Q(vert_count[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5 ),
        .D(p_2_in[11]),
        .Q(vert_count[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5 ),
        .D(p_2_in[12]),
        .Q(vert_count[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5 ),
        .D(p_2_in[1]),
        .Q(vert_count[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5 ),
        .D(p_2_in[2]),
        .Q(vert_count[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5 ),
        .D(p_2_in[3]),
        .Q(vert_count[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5 ),
        .D(p_2_in[4]),
        .Q(vert_count[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5 ),
        .D(p_2_in[5]),
        .Q(vert_count[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5 ),
        .D(p_2_in[6]),
        .Q(vert_count[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5 ),
        .D(p_2_in[7]),
        .Q(vert_count[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5 ),
        .D(p_2_in[8]),
        .Q(vert_count[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5 ),
        .D(p_2_in[9]),
        .Q(vert_count[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    zero_hsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(zero_hsize_err0),
        .Q(zero_hsize_err),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    zero_vsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(zero_vsize_err0),
        .Q(zero_vsize_err),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sof_gen" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_sof_gen
   (prmry_in_xored,
    scndry_reset2,
    s_valid0,
    m_axis_mm2s_aclk,
    p_in_d1_cdc_from,
    out,
    mm2s_fsync_out_i);
  output prmry_in_xored;
  input scndry_reset2;
  input s_valid0;
  input m_axis_mm2s_aclk;
  input p_in_d1_cdc_from;
  input out;
  input mm2s_fsync_out_i;

  wire hold_sof;
  wire hold_sof_i_1_n_0;
  wire m_axis_mm2s_aclk;
  wire mm2s_fsync_out_i;
  wire out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_valid;
  wire s_valid0;
  wire s_valid_d1;
  wire scndry_reset2;

  LUT4 #(
    .INIT(16'hA9AA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__11 
       (.I0(p_in_d1_cdc_from),
        .I1(hold_sof),
        .I2(s_valid_d1),
        .I3(s_valid),
        .O(prmry_in_xored));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    hold_sof_i_1
       (.I0(hold_sof),
        .I1(s_valid),
        .I2(s_valid_d1),
        .I3(out),
        .I4(mm2s_fsync_out_i),
        .O(hold_sof_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hold_sof_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(hold_sof_i_1_n_0),
        .Q(hold_sof),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_d1_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_valid),
        .Q(s_valid_d1),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_valid0),
        .Q(s_valid),
        .R(scndry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sof_gen" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_sof_gen_1
   (prmry_in_xored,
    scndry_reset2,
    s_valid0,
    s_axis_s2mm_aclk,
    p_in_d1_cdc_from,
    out,
    s2mm_fsync_out_i);
  output prmry_in_xored;
  input scndry_reset2;
  input s_valid0;
  input s_axis_s2mm_aclk;
  input p_in_d1_cdc_from;
  input out;
  input s2mm_fsync_out_i;

  wire hold_sof;
  wire hold_sof_i_1__0_n_0;
  wire out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s2mm_fsync_out_i;
  wire s_axis_s2mm_aclk;
  wire s_valid;
  wire s_valid0;
  wire s_valid_d1;
  wire scndry_reset2;

  LUT4 #(
    .INIT(16'hA9AA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__12 
       (.I0(p_in_d1_cdc_from),
        .I1(hold_sof),
        .I2(s_valid_d1),
        .I3(s_valid),
        .O(prmry_in_xored));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    hold_sof_i_1__0
       (.I0(hold_sof),
        .I1(s_valid),
        .I2(s_valid_d1),
        .I3(out),
        .I4(s2mm_fsync_out_i),
        .O(hold_sof_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hold_sof_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(hold_sof_i_1__0_n_0),
        .Q(hold_sof),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_d1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_valid),
        .Q(s_valid_d1),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_valid0),
        .Q(s_valid),
        .R(scndry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sts_mngr" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_sts_mngr
   (datamover_idle,
    halted_set_i_reg_0,
    SR,
    s2mm_dmacr,
    m_axi_s2mm_aclk,
    halted_set_i0,
    datamover_idle_reg_0,
    s2mm_dmasr,
    out);
  output datamover_idle;
  output halted_set_i_reg_0;
  input [0:0]SR;
  input [0:0]s2mm_dmacr;
  input m_axi_s2mm_aclk;
  input halted_set_i0;
  input datamover_idle_reg_0;
  input [0:0]s2mm_dmasr;
  input out;

  wire [0:0]SR;
  wire datamover_idle;
  wire datamover_idle_reg_0;
  wire halted_set_i0;
  wire halted_set_i_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [0:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_halted_clr;
  wire s2mm_halted_set;

  FDRE #(
    .INIT(1'b0)) 
    datamover_idle_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(datamover_idle_reg_0),
        .Q(datamover_idle),
        .R(SR));
  FDRE halted_clr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr),
        .Q(s2mm_halted_clr),
        .R(SR));
  LUT4 #(
    .INIT(16'hAEFF)) 
    halted_i_1__0
       (.I0(s2mm_halted_set),
        .I1(s2mm_dmasr),
        .I2(s2mm_halted_clr),
        .I3(out),
        .O(halted_set_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    halted_set_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halted_set_i0),
        .Q(s2mm_halted_set),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sts_mngr" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_sts_mngr_73
   (mm2s_all_idle,
    datamover_idle,
    prmry_resetn_i_reg,
    prmry_reset2,
    all_idle_reg_0,
    m_axi_mm2s_aclk,
    mm2s_dmacr,
    datamover_idle_reg_0,
    mm2s_prmry_resetn,
    mm2s_dmasr,
    dwidth_fifo_pipe_empty_m,
    mm2s_ftchcmdsts_idle);
  output mm2s_all_idle;
  output datamover_idle;
  output prmry_resetn_i_reg;
  input prmry_reset2;
  input all_idle_reg_0;
  input m_axi_mm2s_aclk;
  input [0:0]mm2s_dmacr;
  input datamover_idle_reg_0;
  input mm2s_prmry_resetn;
  input mm2s_dmasr;
  input dwidth_fifo_pipe_empty_m;
  input mm2s_ftchcmdsts_idle;

  wire all_idle_reg_0;
  wire datamover_idle;
  wire datamover_idle_reg_0;
  wire dwidth_fifo_pipe_empty_m;
  wire halted_set_i0;
  wire m_axi_mm2s_aclk;
  wire mm2s_all_idle;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_ftchcmdsts_idle;
  wire mm2s_halted_clr;
  wire mm2s_halted_set;
  wire mm2s_prmry_resetn;
  wire prmry_reset2;
  wire prmry_resetn_i_reg;

  FDSE all_idle_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(all_idle_reg_0),
        .Q(mm2s_all_idle),
        .S(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    datamover_idle_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(datamover_idle_reg_0),
        .Q(datamover_idle),
        .R(prmry_reset2));
  FDRE halted_clr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_dmacr),
        .Q(mm2s_halted_clr),
        .R(prmry_reset2));
  LUT4 #(
    .INIT(16'hDFDD)) 
    halted_i_1
       (.I0(mm2s_prmry_resetn),
        .I1(mm2s_halted_set),
        .I2(mm2s_halted_clr),
        .I3(mm2s_dmasr),
        .O(prmry_resetn_i_reg));
  LUT4 #(
    .INIT(16'h0800)) 
    halted_set_i_i_1
       (.I0(datamover_idle),
        .I1(dwidth_fifo_pipe_empty_m),
        .I2(mm2s_dmacr),
        .I3(mm2s_ftchcmdsts_idle),
        .O(halted_set_i0));
  FDRE #(
    .INIT(1'b0)) 
    halted_set_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halted_set_i0),
        .Q(mm2s_halted_set),
        .R(prmry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axis_dwidth_converter" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axis_dwidth_converter
   (E,
    \state_reg[1] ,
    \state_reg[1]_0 ,
    \state_reg[1]_1 ,
    \state_reg[0] ,
    \state_reg[0]_0 ,
    s_valid0,
    m_axis_mm2s_tlast,
    mm2s_dwidth_fifo_pipe_empty,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tlast_i,
    m_axis_mm2s_aclk,
    m_axis_fifo_ainit_nosync,
    m_axis_mm2s_tuser_i,
    mm2s_axis_resetn,
    mm2s_halt_reg,
    \sig_user_reg_out_reg[0] ,
    mm2s_fsync_out_i,
    m_axis_mm2s_tready,
    \r0_keep_reg[3] ,
    \r0_data_reg[31] ,
    \FSM_onehot_state_reg[2] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from );
  output [0:0]E;
  output \state_reg[1] ;
  output \state_reg[1]_0 ;
  output \state_reg[1]_1 ;
  output [0:0]\state_reg[0] ;
  output \state_reg[0]_0 ;
  output s_valid0;
  output m_axis_mm2s_tlast;
  output mm2s_dwidth_fifo_pipe_empty;
  output [23:0]m_axis_mm2s_tdata;
  output [2:0]m_axis_mm2s_tkeep;
  output [0:0]m_axis_mm2s_tuser;
  input m_axis_mm2s_tlast_i;
  input m_axis_mm2s_aclk;
  input m_axis_fifo_ainit_nosync;
  input m_axis_mm2s_tuser_i;
  input mm2s_axis_resetn;
  input mm2s_halt_reg;
  input \sig_user_reg_out_reg[0] ;
  input mm2s_fsync_out_i;
  input m_axis_mm2s_tready;
  input [3:0]\r0_keep_reg[3] ;
  input [31:0]\r0_data_reg[31] ;
  input \FSM_onehot_state_reg[2] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;

  wire [0:0]E;
  wire \FSM_onehot_state_reg[2] ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire [31:0]acc_data_reg;
  wire [3:0]acc_keep_reg;
  wire acc_last;
  wire [0:0]acc_user_reg;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire [31:0]\gen_data_accumulator[1].acc_data_reg ;
  wire [3:0]\gen_data_accumulator[1].acc_keep_reg ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_18 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_19 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_20 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_21 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_22 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_23 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_24 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_25 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_26 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_27 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_28 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_29 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_30 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_31 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_32 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_33 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_34 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_35 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_36 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_37 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_38 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_39 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_40 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_41 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_42 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_43 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_44 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_45 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_46 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_47 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_48 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_49 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_6 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_7 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_8 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_9 ;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tuser_i;
  wire mm2s_axis_resetn;
  wire mm2s_dwidth_fifo_pipe_empty;
  wire mm2s_fsync_out_i;
  wire mm2s_halt_reg;
  wire [31:0]\r0_data_reg[31] ;
  wire [3:0]\r0_keep_reg[3] ;
  wire s_valid0;
  wire \sig_user_reg_out_reg[0] ;
  wire [0:0]\state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;

  FDRE areset_r_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(m_axis_fifo_ainit_nosync),
        .Q(areset_r),
        .R(1'b0));
  zynq_base_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_downsizer \gen_downsizer_conversion.axisc_downsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_6 ,\gen_upsizer_conversion.axisc_upsizer_0_n_7 ,\gen_upsizer_conversion.axisc_upsizer_0_n_8 ,\gen_upsizer_conversion.axisc_upsizer_0_n_9 ,\gen_data_accumulator[1].acc_keep_reg ,acc_keep_reg}),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .acc_last(acc_last),
        .acc_user_reg(acc_user_reg),
        .areset_r(areset_r),
        .d2_ready(d2_ready),
        .d2_valid(d2_valid),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .mm2s_axis_resetn(mm2s_axis_resetn),
        .mm2s_dwidth_fifo_pipe_empty(mm2s_dwidth_fifo_pipe_empty),
        .mm2s_halt_reg(mm2s_halt_reg),
        .\r0_data_reg[95]_0 ({\gen_upsizer_conversion.axisc_upsizer_0_n_18 ,\gen_upsizer_conversion.axisc_upsizer_0_n_19 ,\gen_upsizer_conversion.axisc_upsizer_0_n_20 ,\gen_upsizer_conversion.axisc_upsizer_0_n_21 ,\gen_upsizer_conversion.axisc_upsizer_0_n_22 ,\gen_upsizer_conversion.axisc_upsizer_0_n_23 ,\gen_upsizer_conversion.axisc_upsizer_0_n_24 ,\gen_upsizer_conversion.axisc_upsizer_0_n_25 ,\gen_upsizer_conversion.axisc_upsizer_0_n_26 ,\gen_upsizer_conversion.axisc_upsizer_0_n_27 ,\gen_upsizer_conversion.axisc_upsizer_0_n_28 ,\gen_upsizer_conversion.axisc_upsizer_0_n_29 ,\gen_upsizer_conversion.axisc_upsizer_0_n_30 ,\gen_upsizer_conversion.axisc_upsizer_0_n_31 ,\gen_upsizer_conversion.axisc_upsizer_0_n_32 ,\gen_upsizer_conversion.axisc_upsizer_0_n_33 ,\gen_upsizer_conversion.axisc_upsizer_0_n_34 ,\gen_upsizer_conversion.axisc_upsizer_0_n_35 ,\gen_upsizer_conversion.axisc_upsizer_0_n_36 ,\gen_upsizer_conversion.axisc_upsizer_0_n_37 ,\gen_upsizer_conversion.axisc_upsizer_0_n_38 ,\gen_upsizer_conversion.axisc_upsizer_0_n_39 ,\gen_upsizer_conversion.axisc_upsizer_0_n_40 ,\gen_upsizer_conversion.axisc_upsizer_0_n_41 ,\gen_upsizer_conversion.axisc_upsizer_0_n_42 ,\gen_upsizer_conversion.axisc_upsizer_0_n_43 ,\gen_upsizer_conversion.axisc_upsizer_0_n_44 ,\gen_upsizer_conversion.axisc_upsizer_0_n_45 ,\gen_upsizer_conversion.axisc_upsizer_0_n_46 ,\gen_upsizer_conversion.axisc_upsizer_0_n_47 ,\gen_upsizer_conversion.axisc_upsizer_0_n_48 ,\gen_upsizer_conversion.axisc_upsizer_0_n_49 ,\gen_data_accumulator[1].acc_data_reg ,acc_data_reg}),
        .s_valid0(s_valid0),
        .\state_reg[1]_0 (\state_reg[1] ),
        .\state_reg[1]_1 (\state_reg[1]_0 ),
        .\state_reg[1]_2 (\state_reg[1]_1 ));
  zynq_base_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_upsizer \gen_upsizer_conversion.axisc_upsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_6 ,\gen_upsizer_conversion.axisc_upsizer_0_n_7 ,\gen_upsizer_conversion.axisc_upsizer_0_n_8 ,\gen_upsizer_conversion.axisc_upsizer_0_n_9 ,\gen_data_accumulator[1].acc_keep_reg ,acc_keep_reg}),
        .\FSM_onehot_state_reg[2]_0 (\FSM_onehot_state_reg[2] ),
        .\acc_data_reg[95]_0 ({\gen_upsizer_conversion.axisc_upsizer_0_n_18 ,\gen_upsizer_conversion.axisc_upsizer_0_n_19 ,\gen_upsizer_conversion.axisc_upsizer_0_n_20 ,\gen_upsizer_conversion.axisc_upsizer_0_n_21 ,\gen_upsizer_conversion.axisc_upsizer_0_n_22 ,\gen_upsizer_conversion.axisc_upsizer_0_n_23 ,\gen_upsizer_conversion.axisc_upsizer_0_n_24 ,\gen_upsizer_conversion.axisc_upsizer_0_n_25 ,\gen_upsizer_conversion.axisc_upsizer_0_n_26 ,\gen_upsizer_conversion.axisc_upsizer_0_n_27 ,\gen_upsizer_conversion.axisc_upsizer_0_n_28 ,\gen_upsizer_conversion.axisc_upsizer_0_n_29 ,\gen_upsizer_conversion.axisc_upsizer_0_n_30 ,\gen_upsizer_conversion.axisc_upsizer_0_n_31 ,\gen_upsizer_conversion.axisc_upsizer_0_n_32 ,\gen_upsizer_conversion.axisc_upsizer_0_n_33 ,\gen_upsizer_conversion.axisc_upsizer_0_n_34 ,\gen_upsizer_conversion.axisc_upsizer_0_n_35 ,\gen_upsizer_conversion.axisc_upsizer_0_n_36 ,\gen_upsizer_conversion.axisc_upsizer_0_n_37 ,\gen_upsizer_conversion.axisc_upsizer_0_n_38 ,\gen_upsizer_conversion.axisc_upsizer_0_n_39 ,\gen_upsizer_conversion.axisc_upsizer_0_n_40 ,\gen_upsizer_conversion.axisc_upsizer_0_n_41 ,\gen_upsizer_conversion.axisc_upsizer_0_n_42 ,\gen_upsizer_conversion.axisc_upsizer_0_n_43 ,\gen_upsizer_conversion.axisc_upsizer_0_n_44 ,\gen_upsizer_conversion.axisc_upsizer_0_n_45 ,\gen_upsizer_conversion.axisc_upsizer_0_n_46 ,\gen_upsizer_conversion.axisc_upsizer_0_n_47 ,\gen_upsizer_conversion.axisc_upsizer_0_n_48 ,\gen_upsizer_conversion.axisc_upsizer_0_n_49 ,\gen_data_accumulator[1].acc_data_reg ,acc_data_reg}),
        .acc_last(acc_last),
        .acc_user_reg(acc_user_reg),
        .areset_r(areset_r),
        .d2_ready(d2_ready),
        .d2_valid(d2_valid),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tuser_i(m_axis_mm2s_tuser_i),
        .mm2s_axis_resetn(mm2s_axis_resetn),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .mm2s_halt_reg(mm2s_halt_reg),
        .\r0_data_reg[31]_0 (\r0_data_reg[31] ),
        .\r0_keep_reg[3]_0 (\r0_keep_reg[3] ),
        .\sig_user_reg_out_reg[0] (\sig_user_reg_out_reg[0] ),
        .\state_reg[0]_0 (E),
        .\state_reg[0]_1 (\state_reg[0] ),
        .\state_reg[0]_2 (\state_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axis_dwidth_converter" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axis_dwidth_converter__parameterized1
   (E,
    \state_reg[1] ,
    \r0_is_null_r_reg[1] ,
    \r0_is_null_r_reg[2] ,
    din,
    s_axis_s2mm_tready_signal,
    sig_m_valid_dup_reg,
    M_Last,
    s_axis_s2mm_aclk,
    areset_r_reg_0,
    s_axis_s2mm_tready_i,
    M_VALID,
    \FSM_onehot_state_reg[2] ,
    \state_reg[0] ,
    s_axis_s2mm_tvalid_int,
    s2mm_dummy_tready_fsync_src_sel_10,
    out,
    \r0_keep_reg[2] ,
    \r0_data_reg[23] );
  output [0:0]E;
  output \state_reg[1] ;
  output \r0_is_null_r_reg[1] ;
  output \r0_is_null_r_reg[2] ;
  output [36:0]din;
  output s_axis_s2mm_tready_signal;
  output [0:0]sig_m_valid_dup_reg;
  input M_Last;
  input s_axis_s2mm_aclk;
  input areset_r_reg_0;
  input s_axis_s2mm_tready_i;
  input M_VALID;
  input \FSM_onehot_state_reg[2] ;
  input \state_reg[0] ;
  input s_axis_s2mm_tvalid_int;
  input s2mm_dummy_tready_fsync_src_sel_10;
  input out;
  input [2:0]\r0_keep_reg[2] ;
  input [23:0]\r0_data_reg[23] ;

  wire [0:0]E;
  wire \FSM_onehot_state_reg[2] ;
  wire M_Last;
  wire M_VALID;
  wire [23:0]acc_data_reg;
  wire [2:0]acc_keep_reg;
  wire acc_last;
  wire areset_r;
  wire areset_r_reg_0;
  wire d2_ready;
  wire d2_valid;
  wire [36:0]din;
  wire [23:0]\gen_data_accumulator[1].acc_data_reg ;
  wire [2:0]\gen_data_accumulator[1].acc_keep_reg ;
  wire [23:0]\gen_data_accumulator[2].acc_data_reg ;
  wire [2:0]\gen_data_accumulator[2].acc_keep_reg ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_17 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_18 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_19 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_20 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_21 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_22 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_23 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_24 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_25 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_26 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_27 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_28 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_29 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_30 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_31 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_32 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_33 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_34 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_35 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_36 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_37 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_38 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_39 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_40 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_5 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_6 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_7 ;
  wire out;
  wire [23:0]\r0_data_reg[23] ;
  wire \r0_is_null_r_reg[1] ;
  wire \r0_is_null_r_reg[2] ;
  wire [2:0]\r0_keep_reg[2] ;
  wire s2mm_dummy_tready_fsync_src_sel_10;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_i;
  wire s_axis_s2mm_tready_signal;
  wire s_axis_s2mm_tvalid_int;
  wire [0:0]sig_m_valid_dup_reg;
  wire \state_reg[0] ;
  wire \state_reg[1] ;

  FDRE areset_r_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(areset_r_reg_0),
        .Q(areset_r),
        .R(1'b0));
  zynq_base_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_downsizer__parameterized0 \gen_downsizer_conversion.axisc_downsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_5 ,\gen_upsizer_conversion.axisc_upsizer_0_n_6 ,\gen_upsizer_conversion.axisc_upsizer_0_n_7 ,\gen_data_accumulator[2].acc_keep_reg ,\gen_data_accumulator[1].acc_keep_reg ,acc_keep_reg}),
        .acc_last(acc_last),
        .areset_r(areset_r),
        .d2_ready(d2_ready),
        .d2_valid(d2_valid),
        .din(din),
        .\r0_data_reg[95]_0 ({\gen_upsizer_conversion.axisc_upsizer_0_n_17 ,\gen_upsizer_conversion.axisc_upsizer_0_n_18 ,\gen_upsizer_conversion.axisc_upsizer_0_n_19 ,\gen_upsizer_conversion.axisc_upsizer_0_n_20 ,\gen_upsizer_conversion.axisc_upsizer_0_n_21 ,\gen_upsizer_conversion.axisc_upsizer_0_n_22 ,\gen_upsizer_conversion.axisc_upsizer_0_n_23 ,\gen_upsizer_conversion.axisc_upsizer_0_n_24 ,\gen_upsizer_conversion.axisc_upsizer_0_n_25 ,\gen_upsizer_conversion.axisc_upsizer_0_n_26 ,\gen_upsizer_conversion.axisc_upsizer_0_n_27 ,\gen_upsizer_conversion.axisc_upsizer_0_n_28 ,\gen_upsizer_conversion.axisc_upsizer_0_n_29 ,\gen_upsizer_conversion.axisc_upsizer_0_n_30 ,\gen_upsizer_conversion.axisc_upsizer_0_n_31 ,\gen_upsizer_conversion.axisc_upsizer_0_n_32 ,\gen_upsizer_conversion.axisc_upsizer_0_n_33 ,\gen_upsizer_conversion.axisc_upsizer_0_n_34 ,\gen_upsizer_conversion.axisc_upsizer_0_n_35 ,\gen_upsizer_conversion.axisc_upsizer_0_n_36 ,\gen_upsizer_conversion.axisc_upsizer_0_n_37 ,\gen_upsizer_conversion.axisc_upsizer_0_n_38 ,\gen_upsizer_conversion.axisc_upsizer_0_n_39 ,\gen_upsizer_conversion.axisc_upsizer_0_n_40 ,\gen_data_accumulator[2].acc_data_reg ,\gen_data_accumulator[1].acc_data_reg ,acc_data_reg}),
        .\r0_is_null_r_reg[1]_0 (\r0_is_null_r_reg[1] ),
        .\r0_is_null_r_reg[2]_0 (\r0_is_null_r_reg[2] ),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .\state_reg[0]_0 (\state_reg[0] ),
        .\state_reg[1]_0 (\state_reg[1] ));
  zynq_base_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0 \gen_upsizer_conversion.axisc_upsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_5 ,\gen_upsizer_conversion.axisc_upsizer_0_n_6 ,\gen_upsizer_conversion.axisc_upsizer_0_n_7 ,\gen_data_accumulator[2].acc_keep_reg ,\gen_data_accumulator[1].acc_keep_reg ,acc_keep_reg}),
        .\FSM_onehot_state_reg[2]_0 (\FSM_onehot_state_reg[2] ),
        .M_Last(M_Last),
        .M_VALID(M_VALID),
        .\acc_data_reg[95]_0 ({\gen_upsizer_conversion.axisc_upsizer_0_n_17 ,\gen_upsizer_conversion.axisc_upsizer_0_n_18 ,\gen_upsizer_conversion.axisc_upsizer_0_n_19 ,\gen_upsizer_conversion.axisc_upsizer_0_n_20 ,\gen_upsizer_conversion.axisc_upsizer_0_n_21 ,\gen_upsizer_conversion.axisc_upsizer_0_n_22 ,\gen_upsizer_conversion.axisc_upsizer_0_n_23 ,\gen_upsizer_conversion.axisc_upsizer_0_n_24 ,\gen_upsizer_conversion.axisc_upsizer_0_n_25 ,\gen_upsizer_conversion.axisc_upsizer_0_n_26 ,\gen_upsizer_conversion.axisc_upsizer_0_n_27 ,\gen_upsizer_conversion.axisc_upsizer_0_n_28 ,\gen_upsizer_conversion.axisc_upsizer_0_n_29 ,\gen_upsizer_conversion.axisc_upsizer_0_n_30 ,\gen_upsizer_conversion.axisc_upsizer_0_n_31 ,\gen_upsizer_conversion.axisc_upsizer_0_n_32 ,\gen_upsizer_conversion.axisc_upsizer_0_n_33 ,\gen_upsizer_conversion.axisc_upsizer_0_n_34 ,\gen_upsizer_conversion.axisc_upsizer_0_n_35 ,\gen_upsizer_conversion.axisc_upsizer_0_n_36 ,\gen_upsizer_conversion.axisc_upsizer_0_n_37 ,\gen_upsizer_conversion.axisc_upsizer_0_n_38 ,\gen_upsizer_conversion.axisc_upsizer_0_n_39 ,\gen_upsizer_conversion.axisc_upsizer_0_n_40 ,\gen_data_accumulator[2].acc_data_reg ,\gen_data_accumulator[1].acc_data_reg ,acc_data_reg}),
        .acc_last(acc_last),
        .areset_r(areset_r),
        .d2_ready(d2_ready),
        .d2_valid(d2_valid),
        .out(out),
        .\r0_data_reg[23]_0 (\r0_data_reg[23] ),
        .\r0_keep_reg[2]_0 (\r0_keep_reg[2] ),
        .s2mm_dummy_tready_fsync_src_sel_10(s2mm_dummy_tready_fsync_src_sel_10),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_signal(s_axis_s2mm_tready_signal),
        .s_axis_s2mm_tvalid_int(s_axis_s2mm_tvalid_int),
        .sig_m_valid_dup_reg(sig_m_valid_dup_reg),
        .\state_reg[0]_0 (E));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_downsizer" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_downsizer
   (\state_reg[1]_0 ,
    \state_reg[1]_1 ,
    d2_ready,
    \state_reg[1]_2 ,
    s_valid0,
    m_axis_mm2s_tlast,
    mm2s_dwidth_fifo_pipe_empty,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    acc_last,
    m_axis_mm2s_aclk,
    acc_user_reg,
    m_axis_fifo_ainit_nosync,
    mm2s_axis_resetn,
    mm2s_halt_reg,
    m_axis_mm2s_tready,
    d2_valid,
    areset_r,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    D,
    \r0_data_reg[95]_0 );
  output \state_reg[1]_0 ;
  output \state_reg[1]_1 ;
  output d2_ready;
  output \state_reg[1]_2 ;
  output s_valid0;
  output m_axis_mm2s_tlast;
  output mm2s_dwidth_fifo_pipe_empty;
  output [23:0]m_axis_mm2s_tdata;
  output [2:0]m_axis_mm2s_tkeep;
  output [0:0]m_axis_mm2s_tuser;
  input acc_last;
  input m_axis_mm2s_aclk;
  input [0:0]acc_user_reg;
  input m_axis_fifo_ainit_nosync;
  input mm2s_axis_resetn;
  input mm2s_halt_reg;
  input m_axis_mm2s_tready;
  input d2_valid;
  input areset_r;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  input [11:0]D;
  input [95:0]\r0_data_reg[95]_0 ;

  wire [1:0]A;
  wire [11:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire acc_last;
  wire [0:0]acc_user_reg;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tlast_INST_0_i_1_n_0;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire mm2s_axis_resetn;
  wire mm2s_dwidth_fifo_pipe_empty;
  wire mm2s_halt_reg;
  wire [23:0]p_0_in;
  wire [95:0]p_0_in1_in;
  wire [95:0]\r0_data_reg[95]_0 ;
  wire \r0_data_reg_n_0_[72] ;
  wire \r0_data_reg_n_0_[73] ;
  wire \r0_data_reg_n_0_[74] ;
  wire \r0_data_reg_n_0_[75] ;
  wire \r0_data_reg_n_0_[76] ;
  wire \r0_data_reg_n_0_[77] ;
  wire \r0_data_reg_n_0_[78] ;
  wire \r0_data_reg_n_0_[79] ;
  wire \r0_data_reg_n_0_[80] ;
  wire \r0_data_reg_n_0_[81] ;
  wire \r0_data_reg_n_0_[82] ;
  wire \r0_data_reg_n_0_[83] ;
  wire \r0_data_reg_n_0_[84] ;
  wire \r0_data_reg_n_0_[85] ;
  wire \r0_data_reg_n_0_[86] ;
  wire \r0_data_reg_n_0_[87] ;
  wire \r0_data_reg_n_0_[88] ;
  wire \r0_data_reg_n_0_[89] ;
  wire \r0_data_reg_n_0_[90] ;
  wire \r0_data_reg_n_0_[91] ;
  wire \r0_data_reg_n_0_[92] ;
  wire \r0_data_reg_n_0_[93] ;
  wire \r0_data_reg_n_0_[94] ;
  wire \r0_data_reg_n_0_[95] ;
  wire [2:2]r0_is_end;
  wire [2:1]r0_is_null_r;
  wire \r0_is_null_r[1]_i_1_n_0 ;
  wire \r0_is_null_r[2]_i_1_n_0 ;
  wire \r0_is_null_r[3]_i_1_n_0 ;
  wire \r0_is_null_r[3]_i_2_n_0 ;
  wire \r0_keep_reg_n_0_[0] ;
  wire \r0_keep_reg_n_0_[10] ;
  wire \r0_keep_reg_n_0_[11] ;
  wire \r0_keep_reg_n_0_[1] ;
  wire \r0_keep_reg_n_0_[2] ;
  wire \r0_keep_reg_n_0_[3] ;
  wire \r0_keep_reg_n_0_[4] ;
  wire \r0_keep_reg_n_0_[5] ;
  wire \r0_keep_reg_n_0_[6] ;
  wire \r0_keep_reg_n_0_[7] ;
  wire \r0_keep_reg_n_0_[8] ;
  wire \r0_keep_reg_n_0_[9] ;
  wire r0_last_reg_n_0;
  wire r0_load;
  wire r0_out_sel_next_r;
  wire \r0_out_sel_next_r[0]_i_1_n_0 ;
  wire \r0_out_sel_next_r[1]_i_2_n_0 ;
  wire \r0_out_sel_next_r[1]_i_3_n_0 ;
  wire r0_out_sel_r0;
  wire \r0_out_sel_r[0]_i_1_n_0 ;
  wire \r0_out_sel_r[1]_i_1_n_0 ;
  wire \r0_out_sel_r_reg_n_0_[0] ;
  wire \r0_out_sel_r_reg_n_0_[1] ;
  wire \r0_user_reg_n_0_[0] ;
  wire [2:0]r1_keep;
  wire \r1_keep[0]_i_1_n_0 ;
  wire \r1_keep[1]_i_1_n_0 ;
  wire \r1_keep[2]_i_1_n_0 ;
  wire r1_last_reg_n_0;
  wire r1_load;
  wire [0:0]r1_user;
  wire \r1_user[0]_i_1_n_0 ;
  wire s_valid0;
  wire [2:0]state;
  wire \state[1]_i_2__0_n_0 ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \state_reg[1]_2 ;
  wire \state_reg_n_0_[2] ;

  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__1 
       (.I0(\state_reg[1]_1 ),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I2(mm2s_halt_reg),
        .O(mm2s_dwidth_fifo_pipe_empty));
  LUT6 #(
    .INIT(64'h00000000AEA2EA2A)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_i_1 
       (.I0(m_axis_mm2s_tlast_INST_0_i_1_n_0),
        .I1(\state_reg[1]_1 ),
        .I2(d2_ready),
        .I3(r1_last_reg_n_0),
        .I4(\state_reg_n_0_[2] ),
        .I5(m_axis_fifo_ainit_nosync),
        .O(\state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_i_1 
       (.I0(\state_reg[1]_1 ),
        .I1(mm2s_axis_resetn),
        .I2(mm2s_halt_reg),
        .O(\state_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[0]_INST_0 
       (.I0(p_0_in1_in[72]),
        .I1(p_0_in1_in[24]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[48]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[0]),
        .O(m_axis_mm2s_tdata[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[10]_INST_0 
       (.I0(p_0_in1_in[82]),
        .I1(p_0_in1_in[34]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[58]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[10]),
        .O(m_axis_mm2s_tdata[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[11]_INST_0 
       (.I0(p_0_in1_in[83]),
        .I1(p_0_in1_in[35]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[59]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[11]),
        .O(m_axis_mm2s_tdata[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[12]_INST_0 
       (.I0(p_0_in1_in[84]),
        .I1(p_0_in1_in[36]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[60]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[12]),
        .O(m_axis_mm2s_tdata[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[13]_INST_0 
       (.I0(p_0_in1_in[85]),
        .I1(p_0_in1_in[37]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[61]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[13]),
        .O(m_axis_mm2s_tdata[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[14]_INST_0 
       (.I0(p_0_in1_in[86]),
        .I1(p_0_in1_in[38]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[62]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[14]),
        .O(m_axis_mm2s_tdata[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[15]_INST_0 
       (.I0(p_0_in1_in[87]),
        .I1(p_0_in1_in[39]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[63]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[15]),
        .O(m_axis_mm2s_tdata[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[16]_INST_0 
       (.I0(p_0_in1_in[88]),
        .I1(p_0_in1_in[40]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[64]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[16]),
        .O(m_axis_mm2s_tdata[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[17]_INST_0 
       (.I0(p_0_in1_in[89]),
        .I1(p_0_in1_in[41]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[65]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[17]),
        .O(m_axis_mm2s_tdata[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[18]_INST_0 
       (.I0(p_0_in1_in[90]),
        .I1(p_0_in1_in[42]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[66]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[18]),
        .O(m_axis_mm2s_tdata[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[19]_INST_0 
       (.I0(p_0_in1_in[91]),
        .I1(p_0_in1_in[43]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[67]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[19]),
        .O(m_axis_mm2s_tdata[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[1]_INST_0 
       (.I0(p_0_in1_in[73]),
        .I1(p_0_in1_in[25]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[49]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[1]),
        .O(m_axis_mm2s_tdata[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[20]_INST_0 
       (.I0(p_0_in1_in[92]),
        .I1(p_0_in1_in[44]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[68]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[20]),
        .O(m_axis_mm2s_tdata[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[21]_INST_0 
       (.I0(p_0_in1_in[93]),
        .I1(p_0_in1_in[45]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[69]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[21]),
        .O(m_axis_mm2s_tdata[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[22]_INST_0 
       (.I0(p_0_in1_in[94]),
        .I1(p_0_in1_in[46]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[70]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[22]),
        .O(m_axis_mm2s_tdata[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[23]_INST_0 
       (.I0(p_0_in1_in[95]),
        .I1(p_0_in1_in[47]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[71]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[23]),
        .O(m_axis_mm2s_tdata[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[2]_INST_0 
       (.I0(p_0_in1_in[74]),
        .I1(p_0_in1_in[26]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[50]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[2]),
        .O(m_axis_mm2s_tdata[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[3]_INST_0 
       (.I0(p_0_in1_in[75]),
        .I1(p_0_in1_in[27]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[51]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[3]),
        .O(m_axis_mm2s_tdata[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[4]_INST_0 
       (.I0(p_0_in1_in[76]),
        .I1(p_0_in1_in[28]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[52]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[4]),
        .O(m_axis_mm2s_tdata[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[5]_INST_0 
       (.I0(p_0_in1_in[77]),
        .I1(p_0_in1_in[29]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[53]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[5]),
        .O(m_axis_mm2s_tdata[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[6]_INST_0 
       (.I0(p_0_in1_in[78]),
        .I1(p_0_in1_in[30]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[54]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[6]),
        .O(m_axis_mm2s_tdata[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[7]_INST_0 
       (.I0(p_0_in1_in[79]),
        .I1(p_0_in1_in[31]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[55]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[7]),
        .O(m_axis_mm2s_tdata[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[8]_INST_0 
       (.I0(p_0_in1_in[80]),
        .I1(p_0_in1_in[32]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[56]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[8]),
        .O(m_axis_mm2s_tdata[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[9]_INST_0 
       (.I0(p_0_in1_in[81]),
        .I1(p_0_in1_in[33]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[57]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[9]),
        .O(m_axis_mm2s_tdata[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tkeep[0]_INST_0 
       (.I0(r1_keep[0]),
        .I1(\r0_keep_reg_n_0_[3] ),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_keep_reg_n_0_[6] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_keep_reg_n_0_[0] ),
        .O(m_axis_mm2s_tkeep[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tkeep[1]_INST_0 
       (.I0(r1_keep[1]),
        .I1(\r0_keep_reg_n_0_[4] ),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_keep_reg_n_0_[7] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_keep_reg_n_0_[1] ),
        .O(m_axis_mm2s_tkeep[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tkeep[2]_INST_0 
       (.I0(r1_keep[2]),
        .I1(\r0_keep_reg_n_0_[5] ),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_keep_reg_n_0_[8] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_keep_reg_n_0_[2] ),
        .O(m_axis_mm2s_tkeep[2]));
  LUT5 #(
    .INIT(32'hEDFF4800)) 
    m_axis_mm2s_tlast_INST_0
       (.I0(\state_reg_n_0_[2] ),
        .I1(r1_last_reg_n_0),
        .I2(d2_ready),
        .I3(\state_reg[1]_1 ),
        .I4(m_axis_mm2s_tlast_INST_0_i_1_n_0),
        .O(m_axis_mm2s_tlast));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    m_axis_mm2s_tlast_INST_0_i_1
       (.I0(r0_is_null_r[1]),
        .I1(r0_is_end),
        .I2(r0_is_null_r[2]),
        .I3(r0_last_reg_n_0),
        .O(m_axis_mm2s_tlast_INST_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h8830)) 
    \m_axis_mm2s_tuser[0]_INST_0 
       (.I0(r1_user),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_user_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .O(m_axis_mm2s_tuser));
  LUT2 #(
    .INIT(4'h2)) 
    \r0_data[95]_i_1 
       (.I0(d2_ready),
        .I1(\state_reg_n_0_[2] ),
        .O(r0_load));
  FDRE \r0_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [0]),
        .Q(p_0_in1_in[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [10]),
        .Q(p_0_in1_in[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [11]),
        .Q(p_0_in1_in[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [12]),
        .Q(p_0_in1_in[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [13]),
        .Q(p_0_in1_in[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [14]),
        .Q(p_0_in1_in[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [15]),
        .Q(p_0_in1_in[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [16]),
        .Q(p_0_in1_in[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [17]),
        .Q(p_0_in1_in[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [18]),
        .Q(p_0_in1_in[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [19]),
        .Q(p_0_in1_in[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [1]),
        .Q(p_0_in1_in[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [20]),
        .Q(p_0_in1_in[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [21]),
        .Q(p_0_in1_in[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [22]),
        .Q(p_0_in1_in[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [23]),
        .Q(p_0_in1_in[23]),
        .R(1'b0));
  FDRE \r0_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [24]),
        .Q(p_0_in1_in[24]),
        .R(1'b0));
  FDRE \r0_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [25]),
        .Q(p_0_in1_in[25]),
        .R(1'b0));
  FDRE \r0_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [26]),
        .Q(p_0_in1_in[26]),
        .R(1'b0));
  FDRE \r0_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [27]),
        .Q(p_0_in1_in[27]),
        .R(1'b0));
  FDRE \r0_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [28]),
        .Q(p_0_in1_in[28]),
        .R(1'b0));
  FDRE \r0_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [29]),
        .Q(p_0_in1_in[29]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [2]),
        .Q(p_0_in1_in[2]),
        .R(1'b0));
  FDRE \r0_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [30]),
        .Q(p_0_in1_in[30]),
        .R(1'b0));
  FDRE \r0_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [31]),
        .Q(p_0_in1_in[31]),
        .R(1'b0));
  FDRE \r0_data_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [32]),
        .Q(p_0_in1_in[32]),
        .R(1'b0));
  FDRE \r0_data_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [33]),
        .Q(p_0_in1_in[33]),
        .R(1'b0));
  FDRE \r0_data_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [34]),
        .Q(p_0_in1_in[34]),
        .R(1'b0));
  FDRE \r0_data_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [35]),
        .Q(p_0_in1_in[35]),
        .R(1'b0));
  FDRE \r0_data_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [36]),
        .Q(p_0_in1_in[36]),
        .R(1'b0));
  FDRE \r0_data_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [37]),
        .Q(p_0_in1_in[37]),
        .R(1'b0));
  FDRE \r0_data_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [38]),
        .Q(p_0_in1_in[38]),
        .R(1'b0));
  FDRE \r0_data_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [39]),
        .Q(p_0_in1_in[39]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [3]),
        .Q(p_0_in1_in[3]),
        .R(1'b0));
  FDRE \r0_data_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [40]),
        .Q(p_0_in1_in[40]),
        .R(1'b0));
  FDRE \r0_data_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [41]),
        .Q(p_0_in1_in[41]),
        .R(1'b0));
  FDRE \r0_data_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [42]),
        .Q(p_0_in1_in[42]),
        .R(1'b0));
  FDRE \r0_data_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [43]),
        .Q(p_0_in1_in[43]),
        .R(1'b0));
  FDRE \r0_data_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [44]),
        .Q(p_0_in1_in[44]),
        .R(1'b0));
  FDRE \r0_data_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [45]),
        .Q(p_0_in1_in[45]),
        .R(1'b0));
  FDRE \r0_data_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [46]),
        .Q(p_0_in1_in[46]),
        .R(1'b0));
  FDRE \r0_data_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [47]),
        .Q(p_0_in1_in[47]),
        .R(1'b0));
  FDRE \r0_data_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [48]),
        .Q(p_0_in1_in[48]),
        .R(1'b0));
  FDRE \r0_data_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [49]),
        .Q(p_0_in1_in[49]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [4]),
        .Q(p_0_in1_in[4]),
        .R(1'b0));
  FDRE \r0_data_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [50]),
        .Q(p_0_in1_in[50]),
        .R(1'b0));
  FDRE \r0_data_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [51]),
        .Q(p_0_in1_in[51]),
        .R(1'b0));
  FDRE \r0_data_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [52]),
        .Q(p_0_in1_in[52]),
        .R(1'b0));
  FDRE \r0_data_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [53]),
        .Q(p_0_in1_in[53]),
        .R(1'b0));
  FDRE \r0_data_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [54]),
        .Q(p_0_in1_in[54]),
        .R(1'b0));
  FDRE \r0_data_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [55]),
        .Q(p_0_in1_in[55]),
        .R(1'b0));
  FDRE \r0_data_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [56]),
        .Q(p_0_in1_in[56]),
        .R(1'b0));
  FDRE \r0_data_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [57]),
        .Q(p_0_in1_in[57]),
        .R(1'b0));
  FDRE \r0_data_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [58]),
        .Q(p_0_in1_in[58]),
        .R(1'b0));
  FDRE \r0_data_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [59]),
        .Q(p_0_in1_in[59]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [5]),
        .Q(p_0_in1_in[5]),
        .R(1'b0));
  FDRE \r0_data_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [60]),
        .Q(p_0_in1_in[60]),
        .R(1'b0));
  FDRE \r0_data_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [61]),
        .Q(p_0_in1_in[61]),
        .R(1'b0));
  FDRE \r0_data_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [62]),
        .Q(p_0_in1_in[62]),
        .R(1'b0));
  FDRE \r0_data_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [63]),
        .Q(p_0_in1_in[63]),
        .R(1'b0));
  FDRE \r0_data_reg[64] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [64]),
        .Q(p_0_in1_in[64]),
        .R(1'b0));
  FDRE \r0_data_reg[65] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [65]),
        .Q(p_0_in1_in[65]),
        .R(1'b0));
  FDRE \r0_data_reg[66] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [66]),
        .Q(p_0_in1_in[66]),
        .R(1'b0));
  FDRE \r0_data_reg[67] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [67]),
        .Q(p_0_in1_in[67]),
        .R(1'b0));
  FDRE \r0_data_reg[68] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [68]),
        .Q(p_0_in1_in[68]),
        .R(1'b0));
  FDRE \r0_data_reg[69] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [69]),
        .Q(p_0_in1_in[69]),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [6]),
        .Q(p_0_in1_in[6]),
        .R(1'b0));
  FDRE \r0_data_reg[70] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [70]),
        .Q(p_0_in1_in[70]),
        .R(1'b0));
  FDRE \r0_data_reg[71] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [71]),
        .Q(p_0_in1_in[71]),
        .R(1'b0));
  FDRE \r0_data_reg[72] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [72]),
        .Q(\r0_data_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \r0_data_reg[73] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [73]),
        .Q(\r0_data_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \r0_data_reg[74] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [74]),
        .Q(\r0_data_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \r0_data_reg[75] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [75]),
        .Q(\r0_data_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \r0_data_reg[76] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [76]),
        .Q(\r0_data_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \r0_data_reg[77] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [77]),
        .Q(\r0_data_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \r0_data_reg[78] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [78]),
        .Q(\r0_data_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \r0_data_reg[79] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [79]),
        .Q(\r0_data_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [7]),
        .Q(p_0_in1_in[7]),
        .R(1'b0));
  FDRE \r0_data_reg[80] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [80]),
        .Q(\r0_data_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \r0_data_reg[81] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [81]),
        .Q(\r0_data_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \r0_data_reg[82] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [82]),
        .Q(\r0_data_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \r0_data_reg[83] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [83]),
        .Q(\r0_data_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \r0_data_reg[84] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [84]),
        .Q(\r0_data_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \r0_data_reg[85] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [85]),
        .Q(\r0_data_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \r0_data_reg[86] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [86]),
        .Q(\r0_data_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \r0_data_reg[87] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [87]),
        .Q(\r0_data_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \r0_data_reg[88] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [88]),
        .Q(\r0_data_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \r0_data_reg[89] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [89]),
        .Q(\r0_data_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [8]),
        .Q(p_0_in1_in[8]),
        .R(1'b0));
  FDRE \r0_data_reg[90] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [90]),
        .Q(\r0_data_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \r0_data_reg[91] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [91]),
        .Q(\r0_data_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \r0_data_reg[92] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [92]),
        .Q(\r0_data_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \r0_data_reg[93] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [93]),
        .Q(\r0_data_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \r0_data_reg[94] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [94]),
        .Q(\r0_data_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \r0_data_reg[95] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [95]),
        .Q(\r0_data_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [9]),
        .Q(p_0_in1_in[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF01FF00000100)) 
    \r0_is_null_r[1]_i_1 
       (.I0(D[3]),
        .I1(D[5]),
        .I2(D[4]),
        .I3(\r0_is_null_r[3]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(r0_is_null_r[1]),
        .O(\r0_is_null_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF01FF00000100)) 
    \r0_is_null_r[2]_i_1 
       (.I0(D[6]),
        .I1(D[8]),
        .I2(D[7]),
        .I3(\r0_is_null_r[3]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(r0_is_null_r[2]),
        .O(\r0_is_null_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF01FF00000100)) 
    \r0_is_null_r[3]_i_1 
       (.I0(D[9]),
        .I1(D[11]),
        .I2(D[10]),
        .I3(\r0_is_null_r[3]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(r0_is_end),
        .O(\r0_is_null_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \r0_is_null_r[3]_i_2 
       (.I0(d2_ready),
        .I1(d2_valid),
        .O(\r0_is_null_r[3]_i_2_n_0 ));
  FDRE \r0_is_null_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[1]_i_1_n_0 ),
        .Q(r0_is_null_r[1]),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[2]_i_1_n_0 ),
        .Q(r0_is_null_r[2]),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[3]_i_1_n_0 ),
        .Q(r0_is_end),
        .R(areset_r));
  FDRE \r0_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[0]),
        .Q(\r0_keep_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \r0_keep_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[10]),
        .Q(\r0_keep_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \r0_keep_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[11]),
        .Q(\r0_keep_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[1]),
        .Q(\r0_keep_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[2]),
        .Q(\r0_keep_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \r0_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[3]),
        .Q(\r0_keep_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \r0_keep_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[4]),
        .Q(\r0_keep_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \r0_keep_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[5]),
        .Q(\r0_keep_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \r0_keep_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[6]),
        .Q(\r0_keep_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \r0_keep_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[7]),
        .Q(\r0_keep_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \r0_keep_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[8]),
        .Q(\r0_keep_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \r0_keep_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[9]),
        .Q(\r0_keep_reg_n_0_[9] ),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_last),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFDDDFDDD0A2A2A2A)) 
    \r0_out_sel_next_r[0]_i_1 
       (.I0(m_axis_mm2s_tready),
        .I1(A[1]),
        .I2(r0_is_end),
        .I3(r0_is_null_r[2]),
        .I4(r0_is_null_r[1]),
        .I5(A[0]),
        .O(\r0_out_sel_next_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFCCCE)) 
    \r0_out_sel_next_r[1]_i_1 
       (.I0(d2_ready),
        .I1(\r0_out_sel_next_r[1]_i_3_n_0 ),
        .I2(\state_reg[1]_1 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(areset_r),
        .O(r0_out_sel_next_r));
  LUT5 #(
    .INIT(32'hF7F0F0F0)) 
    \r0_out_sel_next_r[1]_i_2 
       (.I0(r0_is_null_r[2]),
        .I1(r0_is_end),
        .I2(A[1]),
        .I3(A[0]),
        .I4(m_axis_mm2s_tready),
        .O(\r0_out_sel_next_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0CC8000000000)) 
    \r0_out_sel_next_r[1]_i_3 
       (.I0(r0_is_null_r[1]),
        .I1(r0_is_end),
        .I2(r0_is_null_r[2]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(m_axis_mm2s_tready),
        .O(\r0_out_sel_next_r[1]_i_3_n_0 ));
  FDSE \r0_out_sel_next_r_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_next_r[0]_i_1_n_0 ),
        .Q(A[0]),
        .S(r0_out_sel_next_r));
  FDRE \r0_out_sel_next_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_next_r[1]_i_2_n_0 ),
        .Q(A[1]),
        .R(r0_out_sel_next_r));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \r0_out_sel_r[0]_i_1 
       (.I0(A[0]),
        .I1(m_axis_mm2s_tready),
        .I2(r0_out_sel_r0),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .O(\r0_out_sel_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \r0_out_sel_r[1]_i_1 
       (.I0(A[1]),
        .I1(m_axis_mm2s_tready),
        .I2(r0_out_sel_r0),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .O(\r0_out_sel_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0CC8000000000)) 
    \r0_out_sel_r[1]_i_2 
       (.I0(r0_is_null_r[1]),
        .I1(r0_is_end),
        .I2(r0_is_null_r[2]),
        .I3(A[1]),
        .I4(A[0]),
        .I5(m_axis_mm2s_tready),
        .O(r0_out_sel_r0));
  FDRE \r0_out_sel_r_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_r[0]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[0] ),
        .R(r0_out_sel_next_r));
  FDRE \r0_out_sel_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_r[1]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[1] ),
        .R(r0_out_sel_next_r));
  FDRE \r0_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_user_reg),
        .Q(\r0_user_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[0]_i_1 
       (.I0(\r0_data_reg_n_0_[72] ),
        .I1(p_0_in1_in[24]),
        .I2(A[0]),
        .I3(p_0_in1_in[48]),
        .I4(A[1]),
        .I5(p_0_in1_in[0]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[10]_i_1 
       (.I0(\r0_data_reg_n_0_[82] ),
        .I1(p_0_in1_in[34]),
        .I2(A[0]),
        .I3(p_0_in1_in[58]),
        .I4(A[1]),
        .I5(p_0_in1_in[10]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[11]_i_1 
       (.I0(\r0_data_reg_n_0_[83] ),
        .I1(p_0_in1_in[35]),
        .I2(A[0]),
        .I3(p_0_in1_in[59]),
        .I4(A[1]),
        .I5(p_0_in1_in[11]),
        .O(p_0_in[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[12]_i_1 
       (.I0(\r0_data_reg_n_0_[84] ),
        .I1(p_0_in1_in[36]),
        .I2(A[0]),
        .I3(p_0_in1_in[60]),
        .I4(A[1]),
        .I5(p_0_in1_in[12]),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[13]_i_1 
       (.I0(\r0_data_reg_n_0_[85] ),
        .I1(p_0_in1_in[37]),
        .I2(A[0]),
        .I3(p_0_in1_in[61]),
        .I4(A[1]),
        .I5(p_0_in1_in[13]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[14]_i_1 
       (.I0(\r0_data_reg_n_0_[86] ),
        .I1(p_0_in1_in[38]),
        .I2(A[0]),
        .I3(p_0_in1_in[62]),
        .I4(A[1]),
        .I5(p_0_in1_in[14]),
        .O(p_0_in[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[15]_i_1 
       (.I0(\r0_data_reg_n_0_[87] ),
        .I1(p_0_in1_in[39]),
        .I2(A[0]),
        .I3(p_0_in1_in[63]),
        .I4(A[1]),
        .I5(p_0_in1_in[15]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[16]_i_1 
       (.I0(\r0_data_reg_n_0_[88] ),
        .I1(p_0_in1_in[40]),
        .I2(A[0]),
        .I3(p_0_in1_in[64]),
        .I4(A[1]),
        .I5(p_0_in1_in[16]),
        .O(p_0_in[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[17]_i_1 
       (.I0(\r0_data_reg_n_0_[89] ),
        .I1(p_0_in1_in[41]),
        .I2(A[0]),
        .I3(p_0_in1_in[65]),
        .I4(A[1]),
        .I5(p_0_in1_in[17]),
        .O(p_0_in[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[18]_i_1 
       (.I0(\r0_data_reg_n_0_[90] ),
        .I1(p_0_in1_in[42]),
        .I2(A[0]),
        .I3(p_0_in1_in[66]),
        .I4(A[1]),
        .I5(p_0_in1_in[18]),
        .O(p_0_in[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[19]_i_1 
       (.I0(\r0_data_reg_n_0_[91] ),
        .I1(p_0_in1_in[43]),
        .I2(A[0]),
        .I3(p_0_in1_in[67]),
        .I4(A[1]),
        .I5(p_0_in1_in[19]),
        .O(p_0_in[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[1]_i_1 
       (.I0(\r0_data_reg_n_0_[73] ),
        .I1(p_0_in1_in[25]),
        .I2(A[0]),
        .I3(p_0_in1_in[49]),
        .I4(A[1]),
        .I5(p_0_in1_in[1]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[20]_i_1 
       (.I0(\r0_data_reg_n_0_[92] ),
        .I1(p_0_in1_in[44]),
        .I2(A[0]),
        .I3(p_0_in1_in[68]),
        .I4(A[1]),
        .I5(p_0_in1_in[20]),
        .O(p_0_in[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[21]_i_1 
       (.I0(\r0_data_reg_n_0_[93] ),
        .I1(p_0_in1_in[45]),
        .I2(A[0]),
        .I3(p_0_in1_in[69]),
        .I4(A[1]),
        .I5(p_0_in1_in[21]),
        .O(p_0_in[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[22]_i_1 
       (.I0(\r0_data_reg_n_0_[94] ),
        .I1(p_0_in1_in[46]),
        .I2(A[0]),
        .I3(p_0_in1_in[70]),
        .I4(A[1]),
        .I5(p_0_in1_in[22]),
        .O(p_0_in[22]));
  LUT3 #(
    .INIT(8'h04)) 
    \r1_data[23]_i_1 
       (.I0(d2_ready),
        .I1(\state_reg[1]_1 ),
        .I2(\state_reg_n_0_[2] ),
        .O(r1_load));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[23]_i_2 
       (.I0(\r0_data_reg_n_0_[95] ),
        .I1(p_0_in1_in[47]),
        .I2(A[0]),
        .I3(p_0_in1_in[71]),
        .I4(A[1]),
        .I5(p_0_in1_in[23]),
        .O(p_0_in[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[2]_i_1 
       (.I0(\r0_data_reg_n_0_[74] ),
        .I1(p_0_in1_in[26]),
        .I2(A[0]),
        .I3(p_0_in1_in[50]),
        .I4(A[1]),
        .I5(p_0_in1_in[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[3]_i_1 
       (.I0(\r0_data_reg_n_0_[75] ),
        .I1(p_0_in1_in[27]),
        .I2(A[0]),
        .I3(p_0_in1_in[51]),
        .I4(A[1]),
        .I5(p_0_in1_in[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[4]_i_1 
       (.I0(\r0_data_reg_n_0_[76] ),
        .I1(p_0_in1_in[28]),
        .I2(A[0]),
        .I3(p_0_in1_in[52]),
        .I4(A[1]),
        .I5(p_0_in1_in[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[5]_i_1 
       (.I0(\r0_data_reg_n_0_[77] ),
        .I1(p_0_in1_in[29]),
        .I2(A[0]),
        .I3(p_0_in1_in[53]),
        .I4(A[1]),
        .I5(p_0_in1_in[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[6]_i_1 
       (.I0(\r0_data_reg_n_0_[78] ),
        .I1(p_0_in1_in[30]),
        .I2(A[0]),
        .I3(p_0_in1_in[54]),
        .I4(A[1]),
        .I5(p_0_in1_in[6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[7]_i_1 
       (.I0(\r0_data_reg_n_0_[79] ),
        .I1(p_0_in1_in[31]),
        .I2(A[0]),
        .I3(p_0_in1_in[55]),
        .I4(A[1]),
        .I5(p_0_in1_in[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[8]_i_1 
       (.I0(\r0_data_reg_n_0_[80] ),
        .I1(p_0_in1_in[32]),
        .I2(A[0]),
        .I3(p_0_in1_in[56]),
        .I4(A[1]),
        .I5(p_0_in1_in[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[9]_i_1 
       (.I0(\r0_data_reg_n_0_[81] ),
        .I1(p_0_in1_in[33]),
        .I2(A[0]),
        .I3(p_0_in1_in[57]),
        .I4(A[1]),
        .I5(p_0_in1_in[9]),
        .O(p_0_in[9]));
  FDRE \r1_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[0]),
        .Q(p_0_in1_in[72]),
        .R(1'b0));
  FDRE \r1_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[10]),
        .Q(p_0_in1_in[82]),
        .R(1'b0));
  FDRE \r1_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[11]),
        .Q(p_0_in1_in[83]),
        .R(1'b0));
  FDRE \r1_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[12]),
        .Q(p_0_in1_in[84]),
        .R(1'b0));
  FDRE \r1_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[13]),
        .Q(p_0_in1_in[85]),
        .R(1'b0));
  FDRE \r1_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[14]),
        .Q(p_0_in1_in[86]),
        .R(1'b0));
  FDRE \r1_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[15]),
        .Q(p_0_in1_in[87]),
        .R(1'b0));
  FDRE \r1_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[16]),
        .Q(p_0_in1_in[88]),
        .R(1'b0));
  FDRE \r1_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[17]),
        .Q(p_0_in1_in[89]),
        .R(1'b0));
  FDRE \r1_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[18]),
        .Q(p_0_in1_in[90]),
        .R(1'b0));
  FDRE \r1_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[19]),
        .Q(p_0_in1_in[91]),
        .R(1'b0));
  FDRE \r1_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[1]),
        .Q(p_0_in1_in[73]),
        .R(1'b0));
  FDRE \r1_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[20]),
        .Q(p_0_in1_in[92]),
        .R(1'b0));
  FDRE \r1_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[21]),
        .Q(p_0_in1_in[93]),
        .R(1'b0));
  FDRE \r1_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[22]),
        .Q(p_0_in1_in[94]),
        .R(1'b0));
  FDRE \r1_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[23]),
        .Q(p_0_in1_in[95]),
        .R(1'b0));
  FDRE \r1_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[2]),
        .Q(p_0_in1_in[74]),
        .R(1'b0));
  FDRE \r1_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[3]),
        .Q(p_0_in1_in[75]),
        .R(1'b0));
  FDRE \r1_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[4]),
        .Q(p_0_in1_in[76]),
        .R(1'b0));
  FDRE \r1_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[5]),
        .Q(p_0_in1_in[77]),
        .R(1'b0));
  FDRE \r1_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[6]),
        .Q(p_0_in1_in[78]),
        .R(1'b0));
  FDRE \r1_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[7]),
        .Q(p_0_in1_in[79]),
        .R(1'b0));
  FDRE \r1_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[8]),
        .Q(p_0_in1_in[80]),
        .R(1'b0));
  FDRE \r1_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[9]),
        .Q(p_0_in1_in[81]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_keep[0]_i_1 
       (.I0(\r0_keep_reg_n_0_[9] ),
        .I1(\r0_keep_reg_n_0_[3] ),
        .I2(A[0]),
        .I3(\r0_keep_reg_n_0_[6] ),
        .I4(A[1]),
        .I5(\r0_keep_reg_n_0_[0] ),
        .O(\r1_keep[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_keep[1]_i_1 
       (.I0(\r0_keep_reg_n_0_[10] ),
        .I1(\r0_keep_reg_n_0_[4] ),
        .I2(A[0]),
        .I3(\r0_keep_reg_n_0_[7] ),
        .I4(A[1]),
        .I5(\r0_keep_reg_n_0_[1] ),
        .O(\r1_keep[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_keep[2]_i_1 
       (.I0(\r0_keep_reg_n_0_[11] ),
        .I1(\r0_keep_reg_n_0_[5] ),
        .I2(A[0]),
        .I3(\r0_keep_reg_n_0_[8] ),
        .I4(A[1]),
        .I5(\r0_keep_reg_n_0_[2] ),
        .O(\r1_keep[2]_i_1_n_0 ));
  FDRE \r1_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[0]_i_1_n_0 ),
        .Q(r1_keep[0]),
        .R(1'b0));
  FDRE \r1_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[1]_i_1_n_0 ),
        .Q(r1_keep[1]),
        .R(1'b0));
  FDRE \r1_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[2]_i_1_n_0 ),
        .Q(r1_keep[2]),
        .R(1'b0));
  FDRE r1_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(r0_last_reg_n_0),
        .Q(r1_last_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \r1_user[0]_i_1 
       (.I0(A[1]),
        .I1(\r0_user_reg_n_0_[0] ),
        .I2(A[0]),
        .O(\r1_user[0]_i_1_n_0 ));
  FDRE \r1_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_user[0]_i_1_n_0 ),
        .Q(r1_user),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    s_valid_i_1
       (.I0(\state_reg[1]_1 ),
        .I1(m_axis_mm2s_tready),
        .O(s_valid0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hAAFF4F4F)) 
    \state[0]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(r0_out_sel_r0),
        .I2(\state_reg[1]_1 ),
        .I3(d2_valid),
        .I4(d2_ready),
        .O(state[0]));
  LUT6 #(
    .INIT(64'h5555FA001100FA00)) 
    \state[1]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(m_axis_mm2s_tready),
        .I2(\state[1]_i_2__0_n_0 ),
        .I3(\state_reg[1]_1 ),
        .I4(d2_ready),
        .I5(d2_valid),
        .O(state[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \state[1]_i_2__0 
       (.I0(r0_is_null_r[1]),
        .I1(r0_is_null_r[2]),
        .I2(r0_is_end),
        .I3(m_axis_mm2s_tready),
        .O(\state[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h004A0000)) 
    \state[2]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(d2_valid),
        .I2(d2_ready),
        .I3(m_axis_mm2s_tready),
        .I4(\state_reg[1]_1 ),
        .O(state[2]));
  FDRE \state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(d2_ready),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(\state_reg[1]_1 ),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_downsizer" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_downsizer__parameterized0
   (\state_reg[1]_0 ,
    d2_ready,
    \r0_is_null_r_reg[1]_0 ,
    \r0_is_null_r_reg[2]_0 ,
    din,
    acc_last,
    s_axis_s2mm_aclk,
    s_axis_s2mm_tready_i,
    d2_valid,
    \state_reg[0]_0 ,
    areset_r,
    D,
    \r0_data_reg[95]_0 );
  output \state_reg[1]_0 ;
  output d2_ready;
  output \r0_is_null_r_reg[1]_0 ;
  output \r0_is_null_r_reg[2]_0 ;
  output [36:0]din;
  input acc_last;
  input s_axis_s2mm_aclk;
  input s_axis_s2mm_tready_i;
  input d2_valid;
  input \state_reg[0]_0 ;
  input areset_r;
  input [11:0]D;
  input [95:0]\r0_data_reg[95]_0 ;

  wire [1:0]A;
  wire [11:0]D;
  wire acc_last;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire [36:0]din;
  wire [31:0]p_0_in;
  wire [95:0]p_0_in1_in;
  wire [95:0]\r0_data_reg[95]_0 ;
  wire \r0_data_reg_n_0_[64] ;
  wire \r0_data_reg_n_0_[65] ;
  wire \r0_data_reg_n_0_[66] ;
  wire \r0_data_reg_n_0_[67] ;
  wire \r0_data_reg_n_0_[68] ;
  wire \r0_data_reg_n_0_[69] ;
  wire \r0_data_reg_n_0_[70] ;
  wire \r0_data_reg_n_0_[71] ;
  wire \r0_data_reg_n_0_[72] ;
  wire \r0_data_reg_n_0_[73] ;
  wire \r0_data_reg_n_0_[74] ;
  wire \r0_data_reg_n_0_[75] ;
  wire \r0_data_reg_n_0_[76] ;
  wire \r0_data_reg_n_0_[77] ;
  wire \r0_data_reg_n_0_[78] ;
  wire \r0_data_reg_n_0_[79] ;
  wire \r0_data_reg_n_0_[80] ;
  wire \r0_data_reg_n_0_[81] ;
  wire \r0_data_reg_n_0_[82] ;
  wire \r0_data_reg_n_0_[83] ;
  wire \r0_data_reg_n_0_[84] ;
  wire \r0_data_reg_n_0_[85] ;
  wire \r0_data_reg_n_0_[86] ;
  wire \r0_data_reg_n_0_[87] ;
  wire \r0_data_reg_n_0_[88] ;
  wire \r0_data_reg_n_0_[89] ;
  wire \r0_data_reg_n_0_[90] ;
  wire \r0_data_reg_n_0_[91] ;
  wire \r0_data_reg_n_0_[92] ;
  wire \r0_data_reg_n_0_[93] ;
  wire \r0_data_reg_n_0_[94] ;
  wire \r0_data_reg_n_0_[95] ;
  wire r0_is_null_r;
  wire \r0_is_null_r[1]_i_1_n_0 ;
  wire \r0_is_null_r[2]_i_1_n_0 ;
  wire \r0_is_null_r_reg[1]_0 ;
  wire \r0_is_null_r_reg[2]_0 ;
  wire \r0_keep_reg_n_0_[0] ;
  wire \r0_keep_reg_n_0_[10] ;
  wire \r0_keep_reg_n_0_[11] ;
  wire \r0_keep_reg_n_0_[1] ;
  wire \r0_keep_reg_n_0_[2] ;
  wire \r0_keep_reg_n_0_[3] ;
  wire \r0_keep_reg_n_0_[4] ;
  wire \r0_keep_reg_n_0_[5] ;
  wire \r0_keep_reg_n_0_[6] ;
  wire \r0_keep_reg_n_0_[7] ;
  wire \r0_keep_reg_n_0_[8] ;
  wire \r0_keep_reg_n_0_[9] ;
  wire r0_last_reg_n_0;
  wire r0_load;
  wire \r0_out_sel_next_r[0]_i_1_n_0 ;
  wire \r0_out_sel_next_r[1]_i_1_n_0 ;
  wire \r0_out_sel_next_r[1]_i_3__0_n_0 ;
  wire \r0_out_sel_next_r[1]_i_4_n_0 ;
  wire \r0_out_sel_r[0]_i_1_n_0 ;
  wire \r0_out_sel_r[1]_i_1_n_0 ;
  wire \r0_out_sel_r_reg_n_0_[0] ;
  wire \r0_out_sel_r_reg_n_0_[1] ;
  wire \r1_data[31]_i_1_n_0 ;
  wire [3:0]r1_keep;
  wire \r1_keep[0]_i_1__0_n_0 ;
  wire \r1_keep[1]_i_1__0_n_0 ;
  wire \r1_keep[2]_i_1__0_n_0 ;
  wire \r1_keep[3]_i_1_n_0 ;
  wire r1_last_reg_n_0;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_i;
  wire [1:0]state;
  wire \state[0]_i_3_n_0 ;
  wire \state[1]_i_2__1_n_0 ;
  wire \state[2]_i_1__1_n_0 ;
  wire \state_reg[0]_0 ;
  wire \state_reg[1]_0 ;
  wire \state_reg_n_0_[2] ;

  LUT6 #(
    .INIT(64'h28002800EBFF2800)) 
    fg_builtin_fifo_inst_i_1
       (.I0(r1_last_reg_n_0),
        .I1(\state_reg_n_0_[2] ),
        .I2(d2_ready),
        .I3(\state_reg[1]_0 ),
        .I4(r0_last_reg_n_0),
        .I5(\state[1]_i_2__1_n_0 ),
        .O(din[36]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_10
       (.I0(p_0_in1_in[59]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[91]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[27]),
        .O(din[27]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_11
       (.I0(p_0_in1_in[58]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[90]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[26]),
        .O(din[26]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_12
       (.I0(p_0_in1_in[57]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[89]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[25]),
        .O(din[25]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_13
       (.I0(p_0_in1_in[56]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[88]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[24]),
        .O(din[24]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_14
       (.I0(p_0_in1_in[55]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[87]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[23]),
        .O(din[23]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_15
       (.I0(p_0_in1_in[54]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[86]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[22]),
        .O(din[22]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_16
       (.I0(p_0_in1_in[53]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[85]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[21]),
        .O(din[21]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_17
       (.I0(p_0_in1_in[52]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[84]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[20]),
        .O(din[20]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_18
       (.I0(p_0_in1_in[51]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[83]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[19]),
        .O(din[19]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_19
       (.I0(p_0_in1_in[50]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[82]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[18]),
        .O(din[18]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_2
       (.I0(\r0_keep_reg_n_0_[7] ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_keep[3]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_keep_reg_n_0_[3] ),
        .O(din[35]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_20
       (.I0(p_0_in1_in[49]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[81]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[17]),
        .O(din[17]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_21
       (.I0(p_0_in1_in[48]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[80]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[16]),
        .O(din[16]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_22
       (.I0(p_0_in1_in[47]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[79]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[15]),
        .O(din[15]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_23
       (.I0(p_0_in1_in[46]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[78]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[14]),
        .O(din[14]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_24
       (.I0(p_0_in1_in[45]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[77]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[13]),
        .O(din[13]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_25
       (.I0(p_0_in1_in[44]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[76]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[12]),
        .O(din[12]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_26
       (.I0(p_0_in1_in[43]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[75]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[11]),
        .O(din[11]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_27
       (.I0(p_0_in1_in[42]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[74]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[10]),
        .O(din[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_28
       (.I0(p_0_in1_in[41]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[73]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[9]),
        .O(din[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_29
       (.I0(p_0_in1_in[40]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[72]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[8]),
        .O(din[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_3
       (.I0(\r0_keep_reg_n_0_[6] ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_keep[2]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_keep_reg_n_0_[2] ),
        .O(din[34]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_30
       (.I0(p_0_in1_in[39]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[71]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[7]),
        .O(din[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_31
       (.I0(p_0_in1_in[38]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[70]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[6]),
        .O(din[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_32
       (.I0(p_0_in1_in[37]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[69]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[5]),
        .O(din[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_33
       (.I0(p_0_in1_in[36]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[68]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[4]),
        .O(din[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_34
       (.I0(p_0_in1_in[35]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[67]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[3]),
        .O(din[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_35
       (.I0(p_0_in1_in[34]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[66]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[2]),
        .O(din[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_36
       (.I0(p_0_in1_in[33]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[65]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[1]),
        .O(din[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_37
       (.I0(p_0_in1_in[32]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[64]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[0]),
        .O(din[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_4
       (.I0(\r0_keep_reg_n_0_[5] ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_keep[1]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_keep_reg_n_0_[1] ),
        .O(din[33]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_5
       (.I0(\r0_keep_reg_n_0_[4] ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_keep[0]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_keep_reg_n_0_[0] ),
        .O(din[32]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_6
       (.I0(p_0_in1_in[63]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[95]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[31]),
        .O(din[31]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_7
       (.I0(p_0_in1_in[62]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[94]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[30]),
        .O(din[30]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_8
       (.I0(p_0_in1_in[61]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[93]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[29]),
        .O(din[29]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_builtin_fifo_inst_i_9
       (.I0(p_0_in1_in[60]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[92]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[28]),
        .O(din[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \r0_data[95]_i_1__0 
       (.I0(d2_ready),
        .I1(\state_reg_n_0_[2] ),
        .O(r0_load));
  FDRE \r0_data_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [0]),
        .Q(p_0_in1_in[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [10]),
        .Q(p_0_in1_in[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [11]),
        .Q(p_0_in1_in[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [12]),
        .Q(p_0_in1_in[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [13]),
        .Q(p_0_in1_in[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [14]),
        .Q(p_0_in1_in[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [15]),
        .Q(p_0_in1_in[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [16]),
        .Q(p_0_in1_in[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [17]),
        .Q(p_0_in1_in[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [18]),
        .Q(p_0_in1_in[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [19]),
        .Q(p_0_in1_in[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [1]),
        .Q(p_0_in1_in[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [20]),
        .Q(p_0_in1_in[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [21]),
        .Q(p_0_in1_in[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [22]),
        .Q(p_0_in1_in[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [23]),
        .Q(p_0_in1_in[23]),
        .R(1'b0));
  FDRE \r0_data_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [24]),
        .Q(p_0_in1_in[24]),
        .R(1'b0));
  FDRE \r0_data_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [25]),
        .Q(p_0_in1_in[25]),
        .R(1'b0));
  FDRE \r0_data_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [26]),
        .Q(p_0_in1_in[26]),
        .R(1'b0));
  FDRE \r0_data_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [27]),
        .Q(p_0_in1_in[27]),
        .R(1'b0));
  FDRE \r0_data_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [28]),
        .Q(p_0_in1_in[28]),
        .R(1'b0));
  FDRE \r0_data_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [29]),
        .Q(p_0_in1_in[29]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [2]),
        .Q(p_0_in1_in[2]),
        .R(1'b0));
  FDRE \r0_data_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [30]),
        .Q(p_0_in1_in[30]),
        .R(1'b0));
  FDRE \r0_data_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [31]),
        .Q(p_0_in1_in[31]),
        .R(1'b0));
  FDRE \r0_data_reg[32] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [32]),
        .Q(p_0_in1_in[32]),
        .R(1'b0));
  FDRE \r0_data_reg[33] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [33]),
        .Q(p_0_in1_in[33]),
        .R(1'b0));
  FDRE \r0_data_reg[34] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [34]),
        .Q(p_0_in1_in[34]),
        .R(1'b0));
  FDRE \r0_data_reg[35] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [35]),
        .Q(p_0_in1_in[35]),
        .R(1'b0));
  FDRE \r0_data_reg[36] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [36]),
        .Q(p_0_in1_in[36]),
        .R(1'b0));
  FDRE \r0_data_reg[37] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [37]),
        .Q(p_0_in1_in[37]),
        .R(1'b0));
  FDRE \r0_data_reg[38] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [38]),
        .Q(p_0_in1_in[38]),
        .R(1'b0));
  FDRE \r0_data_reg[39] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [39]),
        .Q(p_0_in1_in[39]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [3]),
        .Q(p_0_in1_in[3]),
        .R(1'b0));
  FDRE \r0_data_reg[40] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [40]),
        .Q(p_0_in1_in[40]),
        .R(1'b0));
  FDRE \r0_data_reg[41] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [41]),
        .Q(p_0_in1_in[41]),
        .R(1'b0));
  FDRE \r0_data_reg[42] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [42]),
        .Q(p_0_in1_in[42]),
        .R(1'b0));
  FDRE \r0_data_reg[43] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [43]),
        .Q(p_0_in1_in[43]),
        .R(1'b0));
  FDRE \r0_data_reg[44] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [44]),
        .Q(p_0_in1_in[44]),
        .R(1'b0));
  FDRE \r0_data_reg[45] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [45]),
        .Q(p_0_in1_in[45]),
        .R(1'b0));
  FDRE \r0_data_reg[46] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [46]),
        .Q(p_0_in1_in[46]),
        .R(1'b0));
  FDRE \r0_data_reg[47] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [47]),
        .Q(p_0_in1_in[47]),
        .R(1'b0));
  FDRE \r0_data_reg[48] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [48]),
        .Q(p_0_in1_in[48]),
        .R(1'b0));
  FDRE \r0_data_reg[49] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [49]),
        .Q(p_0_in1_in[49]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [4]),
        .Q(p_0_in1_in[4]),
        .R(1'b0));
  FDRE \r0_data_reg[50] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [50]),
        .Q(p_0_in1_in[50]),
        .R(1'b0));
  FDRE \r0_data_reg[51] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [51]),
        .Q(p_0_in1_in[51]),
        .R(1'b0));
  FDRE \r0_data_reg[52] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [52]),
        .Q(p_0_in1_in[52]),
        .R(1'b0));
  FDRE \r0_data_reg[53] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [53]),
        .Q(p_0_in1_in[53]),
        .R(1'b0));
  FDRE \r0_data_reg[54] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [54]),
        .Q(p_0_in1_in[54]),
        .R(1'b0));
  FDRE \r0_data_reg[55] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [55]),
        .Q(p_0_in1_in[55]),
        .R(1'b0));
  FDRE \r0_data_reg[56] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [56]),
        .Q(p_0_in1_in[56]),
        .R(1'b0));
  FDRE \r0_data_reg[57] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [57]),
        .Q(p_0_in1_in[57]),
        .R(1'b0));
  FDRE \r0_data_reg[58] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [58]),
        .Q(p_0_in1_in[58]),
        .R(1'b0));
  FDRE \r0_data_reg[59] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [59]),
        .Q(p_0_in1_in[59]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [5]),
        .Q(p_0_in1_in[5]),
        .R(1'b0));
  FDRE \r0_data_reg[60] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [60]),
        .Q(p_0_in1_in[60]),
        .R(1'b0));
  FDRE \r0_data_reg[61] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [61]),
        .Q(p_0_in1_in[61]),
        .R(1'b0));
  FDRE \r0_data_reg[62] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [62]),
        .Q(p_0_in1_in[62]),
        .R(1'b0));
  FDRE \r0_data_reg[63] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [63]),
        .Q(p_0_in1_in[63]),
        .R(1'b0));
  FDRE \r0_data_reg[64] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [64]),
        .Q(\r0_data_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \r0_data_reg[65] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [65]),
        .Q(\r0_data_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \r0_data_reg[66] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [66]),
        .Q(\r0_data_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \r0_data_reg[67] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [67]),
        .Q(\r0_data_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \r0_data_reg[68] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [68]),
        .Q(\r0_data_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \r0_data_reg[69] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [69]),
        .Q(\r0_data_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [6]),
        .Q(p_0_in1_in[6]),
        .R(1'b0));
  FDRE \r0_data_reg[70] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [70]),
        .Q(\r0_data_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \r0_data_reg[71] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [71]),
        .Q(\r0_data_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \r0_data_reg[72] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [72]),
        .Q(\r0_data_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \r0_data_reg[73] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [73]),
        .Q(\r0_data_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \r0_data_reg[74] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [74]),
        .Q(\r0_data_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \r0_data_reg[75] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [75]),
        .Q(\r0_data_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \r0_data_reg[76] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [76]),
        .Q(\r0_data_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \r0_data_reg[77] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [77]),
        .Q(\r0_data_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \r0_data_reg[78] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [78]),
        .Q(\r0_data_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \r0_data_reg[79] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [79]),
        .Q(\r0_data_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [7]),
        .Q(p_0_in1_in[7]),
        .R(1'b0));
  FDRE \r0_data_reg[80] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [80]),
        .Q(\r0_data_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \r0_data_reg[81] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [81]),
        .Q(\r0_data_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \r0_data_reg[82] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [82]),
        .Q(\r0_data_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \r0_data_reg[83] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [83]),
        .Q(\r0_data_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \r0_data_reg[84] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [84]),
        .Q(\r0_data_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \r0_data_reg[85] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [85]),
        .Q(\r0_data_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \r0_data_reg[86] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [86]),
        .Q(\r0_data_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \r0_data_reg[87] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [87]),
        .Q(\r0_data_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \r0_data_reg[88] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [88]),
        .Q(\r0_data_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \r0_data_reg[89] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [89]),
        .Q(\r0_data_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [8]),
        .Q(p_0_in1_in[8]),
        .R(1'b0));
  FDRE \r0_data_reg[90] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [90]),
        .Q(\r0_data_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \r0_data_reg[91] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [91]),
        .Q(\r0_data_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \r0_data_reg[92] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [92]),
        .Q(\r0_data_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \r0_data_reg[93] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [93]),
        .Q(\r0_data_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \r0_data_reg[94] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [94]),
        .Q(\r0_data_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \r0_data_reg[95] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [95]),
        .Q(\r0_data_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [9]),
        .Q(p_0_in1_in[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
    \r0_is_null_r[1]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(D[7]),
        .I3(D[6]),
        .I4(r0_is_null_r),
        .I5(\r0_is_null_r_reg[1]_0 ),
        .O(\r0_is_null_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
    \r0_is_null_r[2]_i_1 
       (.I0(D[9]),
        .I1(D[8]),
        .I2(D[11]),
        .I3(D[10]),
        .I4(r0_is_null_r),
        .I5(\r0_is_null_r_reg[2]_0 ),
        .O(\r0_is_null_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \r0_is_null_r[2]_i_2 
       (.I0(d2_valid),
        .I1(d2_ready),
        .I2(\state_reg_n_0_[2] ),
        .O(r0_is_null_r));
  FDRE \r0_is_null_r_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[1]_i_1_n_0 ),
        .Q(\r0_is_null_r_reg[1]_0 ),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[2]_i_1_n_0 ),
        .Q(\r0_is_null_r_reg[2]_0 ),
        .R(areset_r));
  FDRE \r0_keep_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[0]),
        .Q(\r0_keep_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \r0_keep_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[10]),
        .Q(\r0_keep_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \r0_keep_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[11]),
        .Q(\r0_keep_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[1]),
        .Q(\r0_keep_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[2]),
        .Q(\r0_keep_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \r0_keep_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[3]),
        .Q(\r0_keep_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \r0_keep_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[4]),
        .Q(\r0_keep_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \r0_keep_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[5]),
        .Q(\r0_keep_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \r0_keep_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[6]),
        .Q(\r0_keep_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \r0_keep_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[7]),
        .Q(\r0_keep_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \r0_keep_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[8]),
        .Q(\r0_keep_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \r0_keep_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[9]),
        .Q(\r0_keep_reg_n_0_[9] ),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(acc_last),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA9B9AAAA)) 
    \r0_out_sel_next_r[0]_i_1 
       (.I0(A[0]),
        .I1(A[1]),
        .I2(\r0_is_null_r_reg[2]_0 ),
        .I3(\r0_is_null_r_reg[1]_0 ),
        .I4(s_axis_s2mm_tready_i),
        .I5(\r0_out_sel_next_r[1]_i_3__0_n_0 ),
        .O(\r0_out_sel_next_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF20)) 
    \r0_out_sel_next_r[1]_i_1 
       (.I0(s_axis_s2mm_tready_i),
        .I1(\r0_is_null_r_reg[2]_0 ),
        .I2(A[0]),
        .I3(A[1]),
        .I4(\r0_out_sel_next_r[1]_i_3__0_n_0 ),
        .O(\r0_out_sel_next_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FEF0FCF0FCF0)) 
    \r0_out_sel_next_r[1]_i_3__0 
       (.I0(\r0_out_sel_r_reg_n_0_[0] ),
        .I1(\r0_out_sel_r_reg_n_0_[1] ),
        .I2(\r0_out_sel_next_r[1]_i_4_n_0 ),
        .I3(s_axis_s2mm_tready_i),
        .I4(\r0_is_null_r_reg[1]_0 ),
        .I5(\r0_is_null_r_reg[2]_0 ),
        .O(\r0_out_sel_next_r[1]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \r0_out_sel_next_r[1]_i_4 
       (.I0(areset_r),
        .I1(\state_reg[1]_0 ),
        .I2(d2_ready),
        .I3(\state_reg_n_0_[2] ),
        .O(\r0_out_sel_next_r[1]_i_4_n_0 ));
  FDRE \r0_out_sel_next_r_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_next_r[0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE \r0_out_sel_next_r_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_next_r[1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40444000)) 
    \r0_out_sel_r[0]_i_1 
       (.I0(\r0_out_sel_next_r[1]_i_3__0_n_0 ),
        .I1(\state[0]_i_3_n_0 ),
        .I2(A[0]),
        .I3(s_axis_s2mm_tready_i),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .O(\r0_out_sel_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000FB3B)) 
    \r0_out_sel_r[1]_i_1 
       (.I0(\r0_out_sel_r_reg_n_0_[1] ),
        .I1(\state[0]_i_3_n_0 ),
        .I2(s_axis_s2mm_tready_i),
        .I3(A[1]),
        .I4(\r0_out_sel_next_r[1]_i_3__0_n_0 ),
        .O(\r0_out_sel_r[1]_i_1_n_0 ));
  FDRE \r0_out_sel_r_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_r[0]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \r0_out_sel_r_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_r[1]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[0]_i_1__0 
       (.I0(p_0_in1_in[32]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[64] ),
        .I3(A[1]),
        .I4(p_0_in1_in[0]),
        .O(p_0_in[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[10]_i_1__0 
       (.I0(p_0_in1_in[42]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[74] ),
        .I3(A[1]),
        .I4(p_0_in1_in[10]),
        .O(p_0_in[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[11]_i_1__0 
       (.I0(p_0_in1_in[43]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[75] ),
        .I3(A[1]),
        .I4(p_0_in1_in[11]),
        .O(p_0_in[11]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[12]_i_1__0 
       (.I0(p_0_in1_in[44]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[76] ),
        .I3(A[1]),
        .I4(p_0_in1_in[12]),
        .O(p_0_in[12]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[13]_i_1__0 
       (.I0(p_0_in1_in[45]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[77] ),
        .I3(A[1]),
        .I4(p_0_in1_in[13]),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[14]_i_1__0 
       (.I0(p_0_in1_in[46]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[78] ),
        .I3(A[1]),
        .I4(p_0_in1_in[14]),
        .O(p_0_in[14]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[15]_i_1__0 
       (.I0(p_0_in1_in[47]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[79] ),
        .I3(A[1]),
        .I4(p_0_in1_in[15]),
        .O(p_0_in[15]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[16]_i_1__0 
       (.I0(p_0_in1_in[48]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[80] ),
        .I3(A[1]),
        .I4(p_0_in1_in[16]),
        .O(p_0_in[16]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[17]_i_1__0 
       (.I0(p_0_in1_in[49]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[81] ),
        .I3(A[1]),
        .I4(p_0_in1_in[17]),
        .O(p_0_in[17]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[18]_i_1__0 
       (.I0(p_0_in1_in[50]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[82] ),
        .I3(A[1]),
        .I4(p_0_in1_in[18]),
        .O(p_0_in[18]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[19]_i_1__0 
       (.I0(p_0_in1_in[51]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[83] ),
        .I3(A[1]),
        .I4(p_0_in1_in[19]),
        .O(p_0_in[19]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[1]_i_1__0 
       (.I0(p_0_in1_in[33]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[65] ),
        .I3(A[1]),
        .I4(p_0_in1_in[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[20]_i_1__0 
       (.I0(p_0_in1_in[52]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[84] ),
        .I3(A[1]),
        .I4(p_0_in1_in[20]),
        .O(p_0_in[20]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[21]_i_1__0 
       (.I0(p_0_in1_in[53]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[85] ),
        .I3(A[1]),
        .I4(p_0_in1_in[21]),
        .O(p_0_in[21]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[22]_i_1__0 
       (.I0(p_0_in1_in[54]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[86] ),
        .I3(A[1]),
        .I4(p_0_in1_in[22]),
        .O(p_0_in[22]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[23]_i_1__0 
       (.I0(p_0_in1_in[55]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[87] ),
        .I3(A[1]),
        .I4(p_0_in1_in[23]),
        .O(p_0_in[23]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[24]_i_1 
       (.I0(p_0_in1_in[56]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[88] ),
        .I3(A[1]),
        .I4(p_0_in1_in[24]),
        .O(p_0_in[24]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[25]_i_1 
       (.I0(p_0_in1_in[57]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[89] ),
        .I3(A[1]),
        .I4(p_0_in1_in[25]),
        .O(p_0_in[25]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[26]_i_1 
       (.I0(p_0_in1_in[58]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[90] ),
        .I3(A[1]),
        .I4(p_0_in1_in[26]),
        .O(p_0_in[26]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[27]_i_1 
       (.I0(p_0_in1_in[59]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[91] ),
        .I3(A[1]),
        .I4(p_0_in1_in[27]),
        .O(p_0_in[27]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[28]_i_1 
       (.I0(p_0_in1_in[60]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[92] ),
        .I3(A[1]),
        .I4(p_0_in1_in[28]),
        .O(p_0_in[28]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[29]_i_1 
       (.I0(p_0_in1_in[61]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[93] ),
        .I3(A[1]),
        .I4(p_0_in1_in[29]),
        .O(p_0_in[29]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[2]_i_1__0 
       (.I0(p_0_in1_in[34]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[66] ),
        .I3(A[1]),
        .I4(p_0_in1_in[2]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[30]_i_1 
       (.I0(p_0_in1_in[62]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[94] ),
        .I3(A[1]),
        .I4(p_0_in1_in[30]),
        .O(p_0_in[30]));
  LUT3 #(
    .INIT(8'h04)) 
    \r1_data[31]_i_1 
       (.I0(d2_ready),
        .I1(\state_reg[1]_0 ),
        .I2(\state_reg_n_0_[2] ),
        .O(\r1_data[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[31]_i_2 
       (.I0(p_0_in1_in[63]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[95] ),
        .I3(A[1]),
        .I4(p_0_in1_in[31]),
        .O(p_0_in[31]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[3]_i_1__0 
       (.I0(p_0_in1_in[35]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[67] ),
        .I3(A[1]),
        .I4(p_0_in1_in[3]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[4]_i_1__0 
       (.I0(p_0_in1_in[36]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[68] ),
        .I3(A[1]),
        .I4(p_0_in1_in[4]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[5]_i_1__0 
       (.I0(p_0_in1_in[37]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[69] ),
        .I3(A[1]),
        .I4(p_0_in1_in[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[6]_i_1__0 
       (.I0(p_0_in1_in[38]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[70] ),
        .I3(A[1]),
        .I4(p_0_in1_in[6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[7]_i_1__0 
       (.I0(p_0_in1_in[39]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[71] ),
        .I3(A[1]),
        .I4(p_0_in1_in[7]),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[8]_i_1__0 
       (.I0(p_0_in1_in[40]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[72] ),
        .I3(A[1]),
        .I4(p_0_in1_in[8]),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[9]_i_1__0 
       (.I0(p_0_in1_in[41]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[73] ),
        .I3(A[1]),
        .I4(p_0_in1_in[9]),
        .O(p_0_in[9]));
  FDRE \r1_data_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(p_0_in1_in[64]),
        .R(1'b0));
  FDRE \r1_data_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[10]),
        .Q(p_0_in1_in[74]),
        .R(1'b0));
  FDRE \r1_data_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[11]),
        .Q(p_0_in1_in[75]),
        .R(1'b0));
  FDRE \r1_data_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[12]),
        .Q(p_0_in1_in[76]),
        .R(1'b0));
  FDRE \r1_data_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[13]),
        .Q(p_0_in1_in[77]),
        .R(1'b0));
  FDRE \r1_data_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[14]),
        .Q(p_0_in1_in[78]),
        .R(1'b0));
  FDRE \r1_data_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[15]),
        .Q(p_0_in1_in[79]),
        .R(1'b0));
  FDRE \r1_data_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[16]),
        .Q(p_0_in1_in[80]),
        .R(1'b0));
  FDRE \r1_data_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[17]),
        .Q(p_0_in1_in[81]),
        .R(1'b0));
  FDRE \r1_data_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[18]),
        .Q(p_0_in1_in[82]),
        .R(1'b0));
  FDRE \r1_data_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[19]),
        .Q(p_0_in1_in[83]),
        .R(1'b0));
  FDRE \r1_data_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(p_0_in1_in[65]),
        .R(1'b0));
  FDRE \r1_data_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[20]),
        .Q(p_0_in1_in[84]),
        .R(1'b0));
  FDRE \r1_data_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[21]),
        .Q(p_0_in1_in[85]),
        .R(1'b0));
  FDRE \r1_data_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[22]),
        .Q(p_0_in1_in[86]),
        .R(1'b0));
  FDRE \r1_data_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[23]),
        .Q(p_0_in1_in[87]),
        .R(1'b0));
  FDRE \r1_data_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[24]),
        .Q(p_0_in1_in[88]),
        .R(1'b0));
  FDRE \r1_data_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[25]),
        .Q(p_0_in1_in[89]),
        .R(1'b0));
  FDRE \r1_data_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[26]),
        .Q(p_0_in1_in[90]),
        .R(1'b0));
  FDRE \r1_data_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[27]),
        .Q(p_0_in1_in[91]),
        .R(1'b0));
  FDRE \r1_data_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[28]),
        .Q(p_0_in1_in[92]),
        .R(1'b0));
  FDRE \r1_data_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[29]),
        .Q(p_0_in1_in[93]),
        .R(1'b0));
  FDRE \r1_data_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(p_0_in1_in[66]),
        .R(1'b0));
  FDRE \r1_data_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[30]),
        .Q(p_0_in1_in[94]),
        .R(1'b0));
  FDRE \r1_data_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[31]),
        .Q(p_0_in1_in[95]),
        .R(1'b0));
  FDRE \r1_data_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(p_0_in1_in[67]),
        .R(1'b0));
  FDRE \r1_data_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(p_0_in1_in[68]),
        .R(1'b0));
  FDRE \r1_data_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(p_0_in1_in[69]),
        .R(1'b0));
  FDRE \r1_data_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(p_0_in1_in[70]),
        .R(1'b0));
  FDRE \r1_data_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(p_0_in1_in[71]),
        .R(1'b0));
  FDRE \r1_data_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[8]),
        .Q(p_0_in1_in[72]),
        .R(1'b0));
  FDRE \r1_data_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[9]),
        .Q(p_0_in1_in[73]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_keep[0]_i_1__0 
       (.I0(\r0_keep_reg_n_0_[4] ),
        .I1(A[0]),
        .I2(\r0_keep_reg_n_0_[8] ),
        .I3(A[1]),
        .I4(\r0_keep_reg_n_0_[0] ),
        .O(\r1_keep[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_keep[1]_i_1__0 
       (.I0(\r0_keep_reg_n_0_[5] ),
        .I1(A[0]),
        .I2(\r0_keep_reg_n_0_[9] ),
        .I3(A[1]),
        .I4(\r0_keep_reg_n_0_[1] ),
        .O(\r1_keep[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_keep[2]_i_1__0 
       (.I0(\r0_keep_reg_n_0_[6] ),
        .I1(A[0]),
        .I2(\r0_keep_reg_n_0_[10] ),
        .I3(A[1]),
        .I4(\r0_keep_reg_n_0_[2] ),
        .O(\r1_keep[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_keep[3]_i_1 
       (.I0(\r0_keep_reg_n_0_[7] ),
        .I1(A[0]),
        .I2(\r0_keep_reg_n_0_[11] ),
        .I3(A[1]),
        .I4(\r0_keep_reg_n_0_[3] ),
        .O(\r1_keep[3]_i_1_n_0 ));
  FDRE \r1_keep_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(\r1_keep[0]_i_1__0_n_0 ),
        .Q(r1_keep[0]),
        .R(1'b0));
  FDRE \r1_keep_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(\r1_keep[1]_i_1__0_n_0 ),
        .Q(r1_keep[1]),
        .R(1'b0));
  FDRE \r1_keep_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(\r1_keep[2]_i_1__0_n_0 ),
        .Q(r1_keep[2]),
        .R(1'b0));
  FDRE \r1_keep_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(\r1_keep[3]_i_1_n_0 ),
        .Q(r1_keep[3]),
        .R(1'b0));
  FDRE r1_last_reg
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(r0_last_reg_n_0),
        .Q(r1_last_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF5F53F33F5F53F3F)) 
    \state[0]_i_1__1 
       (.I0(d2_valid),
        .I1(\state_reg[1]_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg[0]_0 ),
        .I4(d2_ready),
        .I5(\state[0]_i_3_n_0 ),
        .O(state[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h0515FFFF)) 
    \state[0]_i_3 
       (.I0(A[1]),
        .I1(A[0]),
        .I2(\r0_is_null_r_reg[2]_0 ),
        .I3(\r0_is_null_r_reg[1]_0 ),
        .I4(s_axis_s2mm_tready_i),
        .O(\state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3A0A38083A2A3A2A)) 
    \state[1]_i_1__1 
       (.I0(\state_reg[1]_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(d2_ready),
        .I3(d2_valid),
        .I4(\state[1]_i_2__1_n_0 ),
        .I5(s_axis_s2mm_tready_i),
        .O(state[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[1]_i_2__1 
       (.I0(\r0_is_null_r_reg[2]_0 ),
        .I1(\r0_is_null_r_reg[1]_0 ),
        .O(\state[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h04400040)) 
    \state[2]_i_1__1 
       (.I0(s_axis_s2mm_tready_i),
        .I1(\state_reg[1]_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(d2_ready),
        .I4(d2_valid),
        .O(\state[2]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(d2_ready),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(\state_reg[1]_0 ),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\state[2]_i_1__1_n_0 ),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_upsizer" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_upsizer
   (\state_reg[0]_0 ,
    acc_user_reg,
    acc_last,
    \state_reg[0]_1 ,
    \state_reg[0]_2 ,
    d2_valid,
    D,
    \acc_data_reg[95]_0 ,
    m_axis_mm2s_tlast_i,
    m_axis_mm2s_aclk,
    m_axis_mm2s_tuser_i,
    \sig_user_reg_out_reg[0] ,
    mm2s_halt_reg,
    mm2s_axis_resetn,
    mm2s_fsync_out_i,
    d2_ready,
    \FSM_onehot_state_reg[2]_0 ,
    areset_r,
    \r0_keep_reg[3]_0 ,
    \r0_data_reg[31]_0 );
  output \state_reg[0]_0 ;
  output [0:0]acc_user_reg;
  output acc_last;
  output [0:0]\state_reg[0]_1 ;
  output \state_reg[0]_2 ;
  output d2_valid;
  output [11:0]D;
  output [95:0]\acc_data_reg[95]_0 ;
  input m_axis_mm2s_tlast_i;
  input m_axis_mm2s_aclk;
  input m_axis_mm2s_tuser_i;
  input \sig_user_reg_out_reg[0] ;
  input mm2s_halt_reg;
  input mm2s_axis_resetn;
  input mm2s_fsync_out_i;
  input d2_ready;
  input \FSM_onehot_state_reg[2]_0 ;
  input areset_r;
  input [3:0]\r0_keep_reg[3]_0 ;
  input [31:0]\r0_data_reg[31]_0 ;

  wire [11:0]D;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[0]_i_2_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_2_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state[3]_i_3_n_0 ;
  wire \FSM_onehot_state_reg[2]_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire acc_data0;
  wire [95:0]\acc_data_reg[95]_0 ;
  wire \acc_keep[11]_i_1_n_0 ;
  wire acc_last;
  wire acc_last_i_1_n_0;
  wire [1:0]acc_reg_en;
  wire [0:0]acc_user_reg;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tuser_i;
  wire mm2s_axis_resetn;
  wire mm2s_fsync_out_i;
  wire mm2s_halt_reg;
  wire p_0_in1_in;
  wire p_1_in2_in;
  wire [31:0]r0_data;
  wire [31:0]\r0_data_reg[31]_0 ;
  wire [3:0]r0_keep;
  wire [3:0]\r0_keep_reg[3]_0 ;
  wire r0_last_reg_n_0;
  wire \r0_reg_sel[0]_i_1_n_0 ;
  wire \r0_reg_sel[1]_i_1_n_0 ;
  wire \r0_reg_sel[2]_i_1_n_0 ;
  wire \r0_reg_sel_reg_n_0_[0] ;
  wire \r0_reg_sel_reg_n_0_[1] ;
  wire [0:0]r0_user;
  wire \sig_user_reg_out_reg[0] ;
  wire [2:0]state;
  wire \state[1]_i_2_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state_reg[0]_0 ;
  wire [0:0]\state_reg[0]_1 ;
  wire \state_reg[0]_2 ;
  wire \state_reg_n_0_[2] ;

  LUT5 #(
    .INIT(32'hFFFF2AEA)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state[0]_i_2_n_0 ),
        .I1(d2_ready),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[4] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2232)) 
    \FSM_onehot_state[0]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg[2]_0 ),
        .I2(p_0_in1_in),
        .I3(r0_last_reg_n_0),
        .O(\FSM_onehot_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD555D555D500C000)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(d2_ready),
        .I1(r0_last_reg_n_0),
        .I2(p_0_in1_in),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDFFF800)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg[2]_0 ),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(d2_ready),
        .I4(\FSM_onehot_state[2]_i_2_n_0 ),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000088800000C88)) 
    \FSM_onehot_state[2]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg[2]_0 ),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(p_0_in1_in),
        .I4(p_1_in2_in),
        .I5(r0_last_reg_n_0),
        .O(\FSM_onehot_state[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(d2_ready),
        .I1(\FSM_onehot_state[3]_i_2_n_0 ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_state[3]_i_3_n_0 ),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBAAB000FFFFFFFF)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(r0_last_reg_n_0),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(p_0_in1_in),
        .I4(p_1_in2_in),
        .I5(\FSM_onehot_state_reg[2]_0 ),
        .O(\FSM_onehot_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBAAB000CC00CC00)) 
    \FSM_onehot_state[3]_i_3 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(r0_last_reg_n_0),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(p_0_in1_in),
        .I4(p_1_in2_in),
        .I5(\FSM_onehot_state_reg[2]_0 ),
        .O(\FSM_onehot_state[3]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(p_0_in1_in),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_state_reg_n_0_[4] ),
        .S(areset_r));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(mm2s_halt_reg),
        .I2(mm2s_axis_resetn),
        .I3(mm2s_fsync_out_i),
        .O(\state_reg[0]_2 ));
  FDRE \acc_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[0]),
        .Q(\acc_data_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \acc_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[10]),
        .Q(\acc_data_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \acc_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[11]),
        .Q(\acc_data_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \acc_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[12]),
        .Q(\acc_data_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \acc_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[13]),
        .Q(\acc_data_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \acc_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[14]),
        .Q(\acc_data_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \acc_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[15]),
        .Q(\acc_data_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \acc_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[16]),
        .Q(\acc_data_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \acc_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[17]),
        .Q(\acc_data_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \acc_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[18]),
        .Q(\acc_data_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \acc_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[19]),
        .Q(\acc_data_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \acc_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[1]),
        .Q(\acc_data_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \acc_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[20]),
        .Q(\acc_data_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \acc_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[21]),
        .Q(\acc_data_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \acc_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[22]),
        .Q(\acc_data_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \acc_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[23]),
        .Q(\acc_data_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \acc_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[24]),
        .Q(\acc_data_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \acc_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[25]),
        .Q(\acc_data_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \acc_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[26]),
        .Q(\acc_data_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \acc_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[27]),
        .Q(\acc_data_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \acc_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[28]),
        .Q(\acc_data_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \acc_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[29]),
        .Q(\acc_data_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \acc_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[2]),
        .Q(\acc_data_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \acc_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[30]),
        .Q(\acc_data_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \acc_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[31]),
        .Q(\acc_data_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \acc_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[3]),
        .Q(\acc_data_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \acc_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[4]),
        .Q(\acc_data_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \acc_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[5]),
        .Q(\acc_data_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \acc_data_reg[64] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [0]),
        .Q(\acc_data_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \acc_data_reg[65] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [1]),
        .Q(\acc_data_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \acc_data_reg[66] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [2]),
        .Q(\acc_data_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \acc_data_reg[67] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [3]),
        .Q(\acc_data_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \acc_data_reg[68] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [4]),
        .Q(\acc_data_reg[95]_0 [68]),
        .R(1'b0));
  FDRE \acc_data_reg[69] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [5]),
        .Q(\acc_data_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \acc_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[6]),
        .Q(\acc_data_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \acc_data_reg[70] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [6]),
        .Q(\acc_data_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \acc_data_reg[71] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [7]),
        .Q(\acc_data_reg[95]_0 [71]),
        .R(1'b0));
  FDRE \acc_data_reg[72] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [8]),
        .Q(\acc_data_reg[95]_0 [72]),
        .R(1'b0));
  FDRE \acc_data_reg[73] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [9]),
        .Q(\acc_data_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \acc_data_reg[74] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [10]),
        .Q(\acc_data_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \acc_data_reg[75] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [11]),
        .Q(\acc_data_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \acc_data_reg[76] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [12]),
        .Q(\acc_data_reg[95]_0 [76]),
        .R(1'b0));
  FDRE \acc_data_reg[77] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [13]),
        .Q(\acc_data_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \acc_data_reg[78] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [14]),
        .Q(\acc_data_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \acc_data_reg[79] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [15]),
        .Q(\acc_data_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \acc_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[7]),
        .Q(\acc_data_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \acc_data_reg[80] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [16]),
        .Q(\acc_data_reg[95]_0 [80]),
        .R(1'b0));
  FDRE \acc_data_reg[81] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [17]),
        .Q(\acc_data_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \acc_data_reg[82] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [18]),
        .Q(\acc_data_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \acc_data_reg[83] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [19]),
        .Q(\acc_data_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \acc_data_reg[84] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [20]),
        .Q(\acc_data_reg[95]_0 [84]),
        .R(1'b0));
  FDRE \acc_data_reg[85] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [21]),
        .Q(\acc_data_reg[95]_0 [85]),
        .R(1'b0));
  FDRE \acc_data_reg[86] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [22]),
        .Q(\acc_data_reg[95]_0 [86]),
        .R(1'b0));
  FDRE \acc_data_reg[87] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [23]),
        .Q(\acc_data_reg[95]_0 [87]),
        .R(1'b0));
  FDRE \acc_data_reg[88] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [24]),
        .Q(\acc_data_reg[95]_0 [88]),
        .R(1'b0));
  FDRE \acc_data_reg[89] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [25]),
        .Q(\acc_data_reg[95]_0 [89]),
        .R(1'b0));
  FDRE \acc_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[8]),
        .Q(\acc_data_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \acc_data_reg[90] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [26]),
        .Q(\acc_data_reg[95]_0 [90]),
        .R(1'b0));
  FDRE \acc_data_reg[91] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [27]),
        .Q(\acc_data_reg[95]_0 [91]),
        .R(1'b0));
  FDRE \acc_data_reg[92] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [28]),
        .Q(\acc_data_reg[95]_0 [92]),
        .R(1'b0));
  FDRE \acc_data_reg[93] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [29]),
        .Q(\acc_data_reg[95]_0 [93]),
        .R(1'b0));
  FDRE \acc_data_reg[94] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [30]),
        .Q(\acc_data_reg[95]_0 [94]),
        .R(1'b0));
  FDRE \acc_data_reg[95] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [31]),
        .Q(\acc_data_reg[95]_0 [95]),
        .R(1'b0));
  FDRE \acc_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[9]),
        .Q(\acc_data_reg[95]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hC8)) 
    \acc_keep[11]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[0] ),
        .I1(p_0_in1_in),
        .I2(r0_last_reg_n_0),
        .O(\acc_keep[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \acc_keep[11]_i_2 
       (.I0(p_0_in1_in),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .O(acc_data0));
  LUT2 #(
    .INIT(4'h8)) 
    \acc_keep[3]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[0] ),
        .O(acc_reg_en[0]));
  FDRE \acc_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \acc_keep_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_keep_reg[3]_0 [2]),
        .Q(D[10]),
        .R(\acc_keep[11]_i_1_n_0 ));
  FDRE \acc_keep_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_keep_reg[3]_0 [3]),
        .Q(D[11]),
        .R(\acc_keep[11]_i_1_n_0 ));
  FDRE \acc_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \acc_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \acc_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \acc_keep_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_keep_reg[3]_0 [0]),
        .Q(D[8]),
        .R(\acc_keep[11]_i_1_n_0 ));
  FDRE \acc_keep_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_keep_reg[3]_0 [1]),
        .Q(D[9]),
        .R(\acc_keep[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0FFF0F0F088)) 
    acc_last_i_1
       (.I0(r0_last_reg_n_0),
        .I1(p_0_in1_in),
        .I2(acc_last),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(m_axis_mm2s_tlast_i),
        .O(acc_last_i_1_n_0));
  FDRE acc_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(acc_last_i_1_n_0),
        .Q(acc_last),
        .R(1'b0));
  FDRE \acc_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_user),
        .Q(acc_user_reg),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[0]),
        .Q(\acc_data_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[1]),
        .Q(\acc_data_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[2]),
        .Q(\acc_data_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[3]),
        .Q(\acc_data_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[4]),
        .Q(\acc_data_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[5]),
        .Q(\acc_data_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[6]),
        .Q(\acc_data_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[7]),
        .Q(\acc_data_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[8]),
        .Q(\acc_data_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[9]),
        .Q(\acc_data_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[10]),
        .Q(\acc_data_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[11]),
        .Q(\acc_data_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[12]),
        .Q(\acc_data_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[13]),
        .Q(\acc_data_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[14]),
        .Q(\acc_data_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[15]),
        .Q(\acc_data_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[16]),
        .Q(\acc_data_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[17]),
        .Q(\acc_data_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[18]),
        .Q(\acc_data_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[19]),
        .Q(\acc_data_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[20]),
        .Q(\acc_data_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[21]),
        .Q(\acc_data_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[22]),
        .Q(\acc_data_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[23]),
        .Q(\acc_data_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[24]),
        .Q(\acc_data_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[25]),
        .Q(\acc_data_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[26]),
        .Q(\acc_data_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[27]),
        .Q(\acc_data_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[28]),
        .Q(\acc_data_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[29]),
        .Q(\acc_data_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[30]),
        .Q(\acc_data_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[31]),
        .Q(\acc_data_reg[95]_0 [63]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_data_accumulator[1].acc_keep[7]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[1] ),
        .O(acc_reg_en[1]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[0]),
        .Q(D[4]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[1]),
        .Q(D[5]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[2]),
        .Q(D[6]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[3]),
        .Q(D[7]),
        .R(acc_reg_en[0]));
  FDRE \r0_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [0]),
        .Q(r0_data[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [10]),
        .Q(r0_data[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [11]),
        .Q(r0_data[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [12]),
        .Q(r0_data[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [13]),
        .Q(r0_data[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [14]),
        .Q(r0_data[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [15]),
        .Q(r0_data[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [16]),
        .Q(r0_data[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [17]),
        .Q(r0_data[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [18]),
        .Q(r0_data[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [19]),
        .Q(r0_data[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [1]),
        .Q(r0_data[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [20]),
        .Q(r0_data[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [21]),
        .Q(r0_data[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [22]),
        .Q(r0_data[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [23]),
        .Q(r0_data[23]),
        .R(1'b0));
  FDRE \r0_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [24]),
        .Q(r0_data[24]),
        .R(1'b0));
  FDRE \r0_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [25]),
        .Q(r0_data[25]),
        .R(1'b0));
  FDRE \r0_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [26]),
        .Q(r0_data[26]),
        .R(1'b0));
  FDRE \r0_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [27]),
        .Q(r0_data[27]),
        .R(1'b0));
  FDRE \r0_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [28]),
        .Q(r0_data[28]),
        .R(1'b0));
  FDRE \r0_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [29]),
        .Q(r0_data[29]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [2]),
        .Q(r0_data[2]),
        .R(1'b0));
  FDRE \r0_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [30]),
        .Q(r0_data[30]),
        .R(1'b0));
  FDRE \r0_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [31]),
        .Q(r0_data[31]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [3]),
        .Q(r0_data[3]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [4]),
        .Q(r0_data[4]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [5]),
        .Q(r0_data[5]),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [6]),
        .Q(r0_data[6]),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [7]),
        .Q(r0_data[7]),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [8]),
        .Q(r0_data[8]),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [9]),
        .Q(r0_data[9]),
        .R(1'b0));
  FDRE \r0_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_keep_reg[3]_0 [0]),
        .Q(r0_keep[0]),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_keep_reg[3]_0 [1]),
        .Q(r0_keep[1]),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_keep_reg[3]_0 [2]),
        .Q(r0_keep[2]),
        .R(1'b0));
  FDRE \r0_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_keep_reg[3]_0 [3]),
        .Q(r0_keep[3]),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(m_axis_mm2s_tlast_i),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF2F2F2)) 
    \r0_reg_sel[0]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[0] ),
        .I1(p_0_in1_in),
        .I2(areset_r),
        .I3(d2_ready),
        .I4(d2_valid),
        .O(\r0_reg_sel[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000E200E200E2)) 
    \r0_reg_sel[1]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[1] ),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[0] ),
        .I3(areset_r),
        .I4(d2_ready),
        .I5(d2_valid),
        .O(\r0_reg_sel[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000E200E200E2)) 
    \r0_reg_sel[2]_i_1 
       (.I0(p_1_in2_in),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(areset_r),
        .I4(d2_ready),
        .I5(d2_valid),
        .O(\r0_reg_sel[2]_i_1_n_0 ));
  FDRE \r0_reg_sel_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_reg_sel[0]_i_1_n_0 ),
        .Q(\r0_reg_sel_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \r0_reg_sel_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_reg_sel[1]_i_1_n_0 ),
        .Q(\r0_reg_sel_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \r0_reg_sel_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_reg_sel[2]_i_1_n_0 ),
        .Q(p_1_in2_in),
        .R(1'b0));
  FDRE \r0_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(m_axis_mm2s_tuser_i),
        .Q(r0_user),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_last_reg_out_i_1
       (.I0(\state_reg[0]_0 ),
        .I1(\sig_user_reg_out_reg[0] ),
        .O(\state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFCFCFFFC77FFFFFF)) 
    \state[0]_i_1__0 
       (.I0(r0_last_reg_n_0),
        .I1(\state_reg_n_0_[2] ),
        .I2(d2_ready),
        .I3(\state_reg[0]_0 ),
        .I4(\FSM_onehot_state_reg[2]_0 ),
        .I5(d2_valid),
        .O(state[0]));
  LUT6 #(
    .INIT(64'h03FF038803000300)) 
    \state[1]_i_1__0 
       (.I0(r0_last_reg_n_0),
        .I1(\state_reg_n_0_[2] ),
        .I2(d2_ready),
        .I3(d2_valid),
        .I4(\state[1]_i_2_n_0 ),
        .I5(\state_reg[0]_0 ),
        .O(state[1]));
  LUT4 #(
    .INIT(16'hEA00)) 
    \state[1]_i_2 
       (.I0(p_1_in2_in),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .O(\state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h808080B088888888)) 
    \state[2]_i_2 
       (.I0(d2_ready),
        .I1(d2_valid),
        .I2(\FSM_onehot_state_reg[2]_0 ),
        .I3(acc_reg_en[1]),
        .I4(p_1_in2_in),
        .I5(\state_reg[0]_0 ),
        .O(\state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \state[2]_i_3 
       (.I0(\state_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg[2]_0 ),
        .I2(acc_reg_en[1]),
        .I3(p_1_in2_in),
        .I4(r0_last_reg_n_0),
        .I5(d2_valid),
        .O(\state[2]_i_3_n_0 ));
  FDRE \state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(\state_reg[0]_0 ),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(d2_valid),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
  MUXF7 \state_reg[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(\state[2]_i_3_n_0 ),
        .O(state[2]),
        .S(\state_reg_n_0_[2] ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_upsizer" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0
   (\state_reg[0]_0 ,
    acc_last,
    d2_valid,
    s_axis_s2mm_tready_signal,
    sig_m_valid_dup_reg,
    D,
    \acc_data_reg[95]_0 ,
    M_Last,
    s_axis_s2mm_aclk,
    d2_ready,
    M_VALID,
    \FSM_onehot_state_reg[2]_0 ,
    areset_r,
    s_axis_s2mm_tvalid_int,
    s2mm_dummy_tready_fsync_src_sel_10,
    out,
    \r0_keep_reg[2]_0 ,
    \r0_data_reg[23]_0 );
  output \state_reg[0]_0 ;
  output acc_last;
  output d2_valid;
  output s_axis_s2mm_tready_signal;
  output [0:0]sig_m_valid_dup_reg;
  output [11:0]D;
  output [95:0]\acc_data_reg[95]_0 ;
  input M_Last;
  input s_axis_s2mm_aclk;
  input d2_ready;
  input M_VALID;
  input \FSM_onehot_state_reg[2]_0 ;
  input areset_r;
  input s_axis_s2mm_tvalid_int;
  input s2mm_dummy_tready_fsync_src_sel_10;
  input out;
  input [2:0]\r0_keep_reg[2]_0 ;
  input [23:0]\r0_data_reg[23]_0 ;

  wire [11:0]D;
  wire \FSM_onehot_state[0]_i_1__0_n_0 ;
  wire \FSM_onehot_state[0]_i_2__0_n_0 ;
  wire \FSM_onehot_state[1]_i_1__0_n_0 ;
  wire \FSM_onehot_state[2]_i_1__0_n_0 ;
  wire \FSM_onehot_state[2]_i_2__0_n_0 ;
  wire \FSM_onehot_state[3]_i_1__0_n_0 ;
  wire \FSM_onehot_state[3]_i_3__0_n_0 ;
  wire \FSM_onehot_state_reg[2]_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire M_Last;
  wire M_VALID;
  wire acc_data0;
  wire [95:0]\acc_data_reg[95]_0 ;
  wire \acc_keep[10]_i_1_n_0 ;
  wire \acc_keep[11]_i_1_n_0 ;
  wire \acc_keep[9]_i_1_n_0 ;
  wire acc_last;
  wire acc_last_i_1__0_n_0;
  wire [2:0]acc_reg_en;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire \gen_data_accumulator[1].acc_keep[3]_i_1_n_0 ;
  wire \gen_data_accumulator[1].acc_keep[4]_i_1_n_0 ;
  wire \gen_data_accumulator[1].acc_keep[5]_i_1_n_0 ;
  wire \gen_data_accumulator[2].acc_keep[6]_i_1_n_0 ;
  wire \gen_data_accumulator[2].acc_keep[7]_i_1_n_0 ;
  wire \gen_data_accumulator[2].acc_keep[8]_i_1_n_0 ;
  wire out;
  wire p_0_in1_in;
  wire p_1_in2_in;
  wire [23:0]r0_data;
  wire [23:0]\r0_data_reg[23]_0 ;
  wire [2:0]r0_keep;
  wire [2:0]\r0_keep_reg[2]_0 ;
  wire r0_last_reg_n_0;
  wire \r0_reg_sel[3]_i_1_n_0 ;
  wire \r0_reg_sel_reg_n_0_[0] ;
  wire \r0_reg_sel_reg_n_0_[1] ;
  wire \r0_reg_sel_reg_n_0_[2] ;
  wire s2mm_dummy_tready_fsync_src_sel_10;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_signal;
  wire s_axis_s2mm_tvalid_int;
  wire [0:0]sig_m_valid_dup_reg;
  wire [2:0]state;
  wire \state[1]_i_2__2_n_0 ;
  wire \state[2]_i_2__0_n_0 ;
  wire \state[2]_i_3__0_n_0 ;
  wire \state_reg[0]_0 ;
  wire \state_reg_n_0_[2] ;

  LUT4 #(
    .INIT(16'hABBB)) 
    \FSM_onehot_state[0]_i_1__0 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_state[0]_i_2__0_n_0 ),
        .I2(M_VALID),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .O(\FSM_onehot_state[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00007707)) 
    \FSM_onehot_state[0]_i_2__0 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(d2_ready),
        .I2(p_0_in1_in),
        .I3(r0_last_reg_n_0),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h88008800FFFFF800)) 
    \FSM_onehot_state[1]_i_1__0 
       (.I0(r0_last_reg_n_0),
        .I1(p_0_in1_in),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(s_axis_s2mm_tvalid_int),
        .I4(\FSM_onehot_state_reg_n_0_[1] ),
        .I5(d2_ready),
        .O(\FSM_onehot_state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAAAAAAAAA)) 
    \FSM_onehot_state[2]_i_1__0 
       (.I0(\FSM_onehot_state[2]_i_2__0_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(M_VALID),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[1] ),
        .I5(d2_ready),
        .O(\FSM_onehot_state[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1515000000100000)) 
    \FSM_onehot_state[2]_i_2__0 
       (.I0(p_1_in2_in),
        .I1(\r0_reg_sel_reg_n_0_[2] ),
        .I2(p_0_in1_in),
        .I3(r0_last_reg_n_0),
        .I4(s_axis_s2mm_tvalid_int),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5500A800)) 
    \FSM_onehot_state[3]_i_1__0 
       (.I0(s_axis_s2mm_tvalid_int),
        .I1(p_1_in2_in),
        .I2(\r0_reg_sel_reg_n_0_[2] ),
        .I3(p_0_in1_in),
        .I4(r0_last_reg_n_0),
        .I5(\FSM_onehot_state[3]_i_3__0_n_0 ),
        .O(\FSM_onehot_state[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0222200002222)) 
    \FSM_onehot_state[3]_i_3__0 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(d2_ready),
        .I2(acc_reg_en[2]),
        .I3(p_1_in2_in),
        .I4(s_axis_s2mm_tvalid_int),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[3]_i_3__0_n_0 ));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1__0_n_0 ),
        .Q(p_0_in1_in),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_state_reg_n_0_[4] ),
        .S(areset_r));
  LUT2 #(
    .INIT(4'hE)) 
    \acc_data[95]_i_1 
       (.I0(p_0_in1_in),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .O(acc_data0));
  FDRE \acc_data_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[0]),
        .Q(\acc_data_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \acc_data_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[10]),
        .Q(\acc_data_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \acc_data_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[11]),
        .Q(\acc_data_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \acc_data_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[12]),
        .Q(\acc_data_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \acc_data_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[13]),
        .Q(\acc_data_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \acc_data_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[14]),
        .Q(\acc_data_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \acc_data_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[15]),
        .Q(\acc_data_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \acc_data_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[16]),
        .Q(\acc_data_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \acc_data_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[17]),
        .Q(\acc_data_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \acc_data_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[18]),
        .Q(\acc_data_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \acc_data_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[19]),
        .Q(\acc_data_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \acc_data_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[1]),
        .Q(\acc_data_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \acc_data_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[20]),
        .Q(\acc_data_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \acc_data_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[21]),
        .Q(\acc_data_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \acc_data_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[22]),
        .Q(\acc_data_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \acc_data_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[23]),
        .Q(\acc_data_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \acc_data_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[2]),
        .Q(\acc_data_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \acc_data_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[3]),
        .Q(\acc_data_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \acc_data_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[4]),
        .Q(\acc_data_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \acc_data_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[5]),
        .Q(\acc_data_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \acc_data_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[6]),
        .Q(\acc_data_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \acc_data_reg[72] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [0]),
        .Q(\acc_data_reg[95]_0 [72]),
        .R(1'b0));
  FDRE \acc_data_reg[73] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [1]),
        .Q(\acc_data_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \acc_data_reg[74] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [2]),
        .Q(\acc_data_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \acc_data_reg[75] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [3]),
        .Q(\acc_data_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \acc_data_reg[76] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [4]),
        .Q(\acc_data_reg[95]_0 [76]),
        .R(1'b0));
  FDRE \acc_data_reg[77] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [5]),
        .Q(\acc_data_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \acc_data_reg[78] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [6]),
        .Q(\acc_data_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \acc_data_reg[79] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [7]),
        .Q(\acc_data_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \acc_data_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[7]),
        .Q(\acc_data_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \acc_data_reg[80] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [8]),
        .Q(\acc_data_reg[95]_0 [80]),
        .R(1'b0));
  FDRE \acc_data_reg[81] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [9]),
        .Q(\acc_data_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \acc_data_reg[82] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [10]),
        .Q(\acc_data_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \acc_data_reg[83] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [11]),
        .Q(\acc_data_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \acc_data_reg[84] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [12]),
        .Q(\acc_data_reg[95]_0 [84]),
        .R(1'b0));
  FDRE \acc_data_reg[85] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [13]),
        .Q(\acc_data_reg[95]_0 [85]),
        .R(1'b0));
  FDRE \acc_data_reg[86] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [14]),
        .Q(\acc_data_reg[95]_0 [86]),
        .R(1'b0));
  FDRE \acc_data_reg[87] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [15]),
        .Q(\acc_data_reg[95]_0 [87]),
        .R(1'b0));
  FDRE \acc_data_reg[88] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [16]),
        .Q(\acc_data_reg[95]_0 [88]),
        .R(1'b0));
  FDRE \acc_data_reg[89] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [17]),
        .Q(\acc_data_reg[95]_0 [89]),
        .R(1'b0));
  FDRE \acc_data_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[8]),
        .Q(\acc_data_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \acc_data_reg[90] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [18]),
        .Q(\acc_data_reg[95]_0 [90]),
        .R(1'b0));
  FDRE \acc_data_reg[91] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [19]),
        .Q(\acc_data_reg[95]_0 [91]),
        .R(1'b0));
  FDRE \acc_data_reg[92] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [20]),
        .Q(\acc_data_reg[95]_0 [92]),
        .R(1'b0));
  FDRE \acc_data_reg[93] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [21]),
        .Q(\acc_data_reg[95]_0 [93]),
        .R(1'b0));
  FDRE \acc_data_reg[94] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [22]),
        .Q(\acc_data_reg[95]_0 [94]),
        .R(1'b0));
  FDRE \acc_data_reg[95] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [23]),
        .Q(\acc_data_reg[95]_0 [95]),
        .R(1'b0));
  FDRE \acc_data_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[9]),
        .Q(\acc_data_reg[95]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00E200E200E2F0E2)) 
    \acc_keep[10]_i_1 
       (.I0(D[10]),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\r0_keep_reg[2]_0 [1]),
        .I3(p_0_in1_in),
        .I4(\r0_reg_sel_reg_n_0_[0] ),
        .I5(r0_last_reg_n_0),
        .O(\acc_keep[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E200E200E2F0E2)) 
    \acc_keep[11]_i_1 
       (.I0(D[11]),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\r0_keep_reg[2]_0 [2]),
        .I3(p_0_in1_in),
        .I4(\r0_reg_sel_reg_n_0_[0] ),
        .I5(r0_last_reg_n_0),
        .O(\acc_keep[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \acc_keep[2]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[0] ),
        .O(acc_reg_en[0]));
  LUT6 #(
    .INIT(64'h00E200E200E2F0E2)) 
    \acc_keep[9]_i_1 
       (.I0(D[9]),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\r0_keep_reg[2]_0 [0]),
        .I3(p_0_in1_in),
        .I4(\r0_reg_sel_reg_n_0_[0] ),
        .I5(r0_last_reg_n_0),
        .O(\acc_keep[9]_i_1_n_0 ));
  FDRE \acc_keep_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \acc_keep_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\acc_keep[10]_i_1_n_0 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \acc_keep_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\acc_keep[11]_i_1_n_0 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \acc_keep_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \acc_keep_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \acc_keep_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\acc_keep[9]_i_1_n_0 ),
        .Q(D[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCFCCCACCCACCCA)) 
    acc_last_i_1__0
       (.I0(M_Last),
        .I1(acc_last),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .I4(r0_last_reg_n_0),
        .I5(p_0_in1_in),
        .O(acc_last_i_1__0_n_0));
  FDRE acc_last_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(acc_last_i_1__0_n_0),
        .Q(acc_last),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_data_accumulator[1].acc_data[47]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[1] ),
        .O(acc_reg_en[1]));
  FDRE \gen_data_accumulator[1].acc_data_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[0]),
        .Q(\acc_data_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[1]),
        .Q(\acc_data_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[2]),
        .Q(\acc_data_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[3]),
        .Q(\acc_data_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[4]),
        .Q(\acc_data_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[5]),
        .Q(\acc_data_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[6]),
        .Q(\acc_data_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[7]),
        .Q(\acc_data_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[32] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[8]),
        .Q(\acc_data_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[33] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[9]),
        .Q(\acc_data_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[34] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[10]),
        .Q(\acc_data_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[35] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[11]),
        .Q(\acc_data_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[36] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[12]),
        .Q(\acc_data_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[37] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[13]),
        .Q(\acc_data_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[38] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[14]),
        .Q(\acc_data_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[39] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[15]),
        .Q(\acc_data_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[40] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[16]),
        .Q(\acc_data_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[41] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[17]),
        .Q(\acc_data_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[42] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[18]),
        .Q(\acc_data_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[43] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[19]),
        .Q(\acc_data_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[44] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[20]),
        .Q(\acc_data_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[45] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[21]),
        .Q(\acc_data_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[46] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[22]),
        .Q(\acc_data_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[47] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[23]),
        .Q(\acc_data_reg[95]_0 [47]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[1].acc_keep[3]_i_1 
       (.I0(r0_keep[0]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(D[3]),
        .O(\gen_data_accumulator[1].acc_keep[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[1].acc_keep[4]_i_1 
       (.I0(r0_keep[1]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(D[4]),
        .O(\gen_data_accumulator[1].acc_keep[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[1].acc_keep[5]_i_1 
       (.I0(r0_keep[2]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(D[5]),
        .O(\gen_data_accumulator[1].acc_keep[5]_i_1_n_0 ));
  FDRE \gen_data_accumulator[1].acc_keep_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[1].acc_keep[3]_i_1_n_0 ),
        .Q(D[3]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[1].acc_keep[4]_i_1_n_0 ),
        .Q(D[4]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[1].acc_keep[5]_i_1_n_0 ),
        .Q(D[5]),
        .R(acc_reg_en[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_data_accumulator[2].acc_data[71]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[2] ),
        .O(acc_reg_en[2]));
  FDRE \gen_data_accumulator[2].acc_data_reg[48] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[0]),
        .Q(\acc_data_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[49] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[1]),
        .Q(\acc_data_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[50] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[2]),
        .Q(\acc_data_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[51] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[3]),
        .Q(\acc_data_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[52] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[4]),
        .Q(\acc_data_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[53] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[5]),
        .Q(\acc_data_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[54] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[6]),
        .Q(\acc_data_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[55] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[7]),
        .Q(\acc_data_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[56] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[8]),
        .Q(\acc_data_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[57] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[9]),
        .Q(\acc_data_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[58] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[10]),
        .Q(\acc_data_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[59] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[11]),
        .Q(\acc_data_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[60] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[12]),
        .Q(\acc_data_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[61] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[13]),
        .Q(\acc_data_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[62] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[14]),
        .Q(\acc_data_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[63] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[15]),
        .Q(\acc_data_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[64] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[16]),
        .Q(\acc_data_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[65] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[17]),
        .Q(\acc_data_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[66] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[18]),
        .Q(\acc_data_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[67] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[19]),
        .Q(\acc_data_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[68] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[20]),
        .Q(\acc_data_reg[95]_0 [68]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[69] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[21]),
        .Q(\acc_data_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[70] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[22]),
        .Q(\acc_data_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[71] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[23]),
        .Q(\acc_data_reg[95]_0 [71]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[2].acc_keep[6]_i_1 
       (.I0(r0_keep[0]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[2] ),
        .I3(D[6]),
        .O(\gen_data_accumulator[2].acc_keep[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[2].acc_keep[7]_i_1 
       (.I0(r0_keep[1]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[2] ),
        .I3(D[7]),
        .O(\gen_data_accumulator[2].acc_keep[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[2].acc_keep[8]_i_1 
       (.I0(r0_keep[2]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[2] ),
        .I3(D[8]),
        .O(\gen_data_accumulator[2].acc_keep[8]_i_1_n_0 ));
  FDRE \gen_data_accumulator[2].acc_keep_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[2].acc_keep[6]_i_1_n_0 ),
        .Q(D[6]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[2].acc_keep_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[2].acc_keep[7]_i_1_n_0 ),
        .Q(D[7]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[2].acc_keep_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[2].acc_keep[8]_i_1_n_0 ),
        .Q(D[8]),
        .R(acc_reg_en[0]));
  FDRE \r0_data_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [0]),
        .Q(r0_data[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [10]),
        .Q(r0_data[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [11]),
        .Q(r0_data[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [12]),
        .Q(r0_data[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [13]),
        .Q(r0_data[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [14]),
        .Q(r0_data[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [15]),
        .Q(r0_data[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [16]),
        .Q(r0_data[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [17]),
        .Q(r0_data[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [18]),
        .Q(r0_data[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [19]),
        .Q(r0_data[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [1]),
        .Q(r0_data[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [20]),
        .Q(r0_data[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [21]),
        .Q(r0_data[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [22]),
        .Q(r0_data[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [23]),
        .Q(r0_data[23]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [2]),
        .Q(r0_data[2]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [3]),
        .Q(r0_data[3]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [4]),
        .Q(r0_data[4]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [5]),
        .Q(r0_data[5]),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [6]),
        .Q(r0_data[6]),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [7]),
        .Q(r0_data[7]),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [8]),
        .Q(r0_data[8]),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [9]),
        .Q(r0_data[9]),
        .R(1'b0));
  FDRE \r0_keep_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_keep_reg[2]_0 [0]),
        .Q(r0_keep[0]),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_keep_reg[2]_0 [1]),
        .Q(r0_keep[1]),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_keep_reg[2]_0 [2]),
        .Q(r0_keep[2]),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(M_Last),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEA)) 
    \r0_reg_sel[3]_i_1 
       (.I0(areset_r),
        .I1(d2_valid),
        .I2(d2_ready),
        .O(\r0_reg_sel[3]_i_1_n_0 ));
  FDSE \r0_reg_sel_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(p_0_in1_in),
        .D(1'b0),
        .Q(\r0_reg_sel_reg_n_0_[0] ),
        .S(\r0_reg_sel[3]_i_1_n_0 ));
  FDRE \r0_reg_sel_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(p_0_in1_in),
        .D(\r0_reg_sel_reg_n_0_[0] ),
        .Q(\r0_reg_sel_reg_n_0_[1] ),
        .R(\r0_reg_sel[3]_i_1_n_0 ));
  FDRE \r0_reg_sel_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(p_0_in1_in),
        .D(\r0_reg_sel_reg_n_0_[1] ),
        .Q(\r0_reg_sel_reg_n_0_[2] ),
        .R(\r0_reg_sel[3]_i_1_n_0 ));
  FDRE \r0_reg_sel_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(p_0_in1_in),
        .D(\r0_reg_sel_reg_n_0_[2] ),
        .Q(p_1_in2_in),
        .R(\r0_reg_sel[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    sig_last_reg_out_i_1__3
       (.I0(s_axis_s2mm_tready_signal),
        .I1(out),
        .O(sig_m_valid_dup_reg));
  LUT3 #(
    .INIT(8'hF8)) 
    sig_last_reg_out_i_3
       (.I0(\FSM_onehot_state_reg[2]_0 ),
        .I1(\state_reg[0]_0 ),
        .I2(s2mm_dummy_tready_fsync_src_sel_10),
        .O(s_axis_s2mm_tready_signal));
  LUT6 #(
    .INIT(64'hE3EFFFEFEFEFFFEF)) 
    \state[0]_i_1__2 
       (.I0(d2_ready),
        .I1(\state_reg_n_0_[2] ),
        .I2(d2_valid),
        .I3(\state_reg[0]_0 ),
        .I4(s_axis_s2mm_tvalid_int),
        .I5(r0_last_reg_n_0),
        .O(state[0]));
  LUT6 #(
    .INIT(64'h0C0C505C000C505C)) 
    \state[1]_i_1__2 
       (.I0(d2_ready),
        .I1(\state_reg[0]_0 ),
        .I2(d2_valid),
        .I3(\state[1]_i_2__2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(r0_last_reg_n_0),
        .O(state[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h07FFFFFF)) 
    \state[1]_i_2__2 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[2] ),
        .I2(p_1_in2_in),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .I4(M_VALID),
        .O(\state[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0030AAFA0000AAAA)) 
    \state[2]_i_1__0 
       (.I0(\state[2]_i_2__0_n_0 ),
        .I1(r0_last_reg_n_0),
        .I2(\state_reg[0]_0 ),
        .I3(d2_valid),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state[2]_i_3__0_n_0 ),
        .O(state[2]));
  LUT5 #(
    .INIT(32'h80008888)) 
    \state[2]_i_2__0 
       (.I0(d2_valid),
        .I1(d2_ready),
        .I2(M_VALID),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .I4(\state_reg[0]_0 ),
        .O(\state[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h07000000)) 
    \state[2]_i_3__0 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[2] ),
        .I2(p_1_in2_in),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .I4(M_VALID),
        .O(\state[2]_i_3__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(\state_reg[0]_0 ),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(d2_valid),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vid_cdc" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_vid_cdc
   (p_in_d1_cdc_from,
    mm2s_packet_sof,
    mm2s_fsync_out_i,
    all_lines_xfred,
    all_lines_xfred_0,
    mm2s_frame_ptr_out,
    SR,
    prmry_in_xored,
    m_axis_mm2s_aclk,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    m_axi_mm2s_aclk,
    s2mm_frame_ptr_out,
    in0,
    mm2s_frame_ptr_in,
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ,
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ,
    mm2s_dmac2cdc_fsync_out);
  output p_in_d1_cdc_from;
  output mm2s_packet_sof;
  output mm2s_fsync_out_i;
  output all_lines_xfred;
  output all_lines_xfred_0;
  output [5:0]mm2s_frame_ptr_out;
  input [0:0]SR;
  input prmry_in_xored;
  input m_axis_mm2s_aclk;
  input [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  input m_axi_mm2s_aclk;
  input [5:0]s2mm_frame_ptr_out;
  input [0:0]in0;
  input [5:0]mm2s_frame_ptr_in;
  input \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ;
  input \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ;
  input mm2s_dmac2cdc_fsync_out;

  wire [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ;
  wire \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ;
  wire [0:0]SR;
  wire all_lines_xfred;
  wire all_lines_xfred_0;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d2;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d2;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_dmac2cdc_fsync_out;
  wire [5:0]mm2s_frame_ptr_in;
  wire [5:0]mm2s_frame_ptr_out;
  wire mm2s_fsync_out_i;
  wire mm2s_packet_sof;
  wire n_0_0;
  wire n_0_1;
  wire n_0_2;
  wire n_0_3;
  wire n_0_4;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d2;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire [5:0]s2mm_frame_ptr_out;

  zynq_base_axi_vdma_0_0_cdc_sync__parameterized1_66 \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg (\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ),
        .\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg (\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ),
        .SR(SR),
        .all_lines_xfred(all_lines_xfred),
        .all_lines_xfred_0(all_lines_xfred_0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_dmac2cdc_fsync_out(mm2s_dmac2cdc_fsync_out),
        .mm2s_fsync_out_i(mm2s_fsync_out_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_out[0]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_out[1]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_out[2]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_out[3]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_out[4]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_out[5]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[0]),
        .Q(othrchnl_frame_ptr_in_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[1]),
        .Q(othrchnl_frame_ptr_in_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[2]),
        .Q(othrchnl_frame_ptr_in_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[3]),
        .Q(othrchnl_frame_ptr_in_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[4]),
        .Q(othrchnl_frame_ptr_in_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[5]),
        .Q(othrchnl_frame_ptr_in_d2[5]),
        .R(1'b0));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized1_67 \GEN_CDC_FOR_ASYNC.SOF_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_packet_sof(mm2s_packet_sof),
        .p_in_d1_cdc_from(p_in_d1_cdc_from),
        .prmry_in_xored(prmry_in_xored));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[0]),
        .Q(mm2s_frame_ptr_out[0]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[1]),
        .Q(mm2s_frame_ptr_out[1]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[2]),
        .Q(mm2s_frame_ptr_out[2]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[3]),
        .Q(mm2s_frame_ptr_out[3]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[4]),
        .Q(mm2s_frame_ptr_out[4]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[5]),
        .Q(mm2s_frame_ptr_out[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[0]),
        .Q(frame_ptr_in_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[1]),
        .Q(frame_ptr_in_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[2]),
        .Q(frame_ptr_in_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[3]),
        .Q(frame_ptr_in_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[4]),
        .Q(frame_ptr_in_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[5]),
        .Q(frame_ptr_in_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[0]),
        .Q(frame_ptr_in_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[1]),
        .Q(frame_ptr_in_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[2]),
        .Q(frame_ptr_in_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[3]),
        .Q(frame_ptr_in_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[4]),
        .Q(frame_ptr_in_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[5]),
        .Q(frame_ptr_in_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(frame_ptr_out_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_4),
        .Q(frame_ptr_out_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_3),
        .Q(frame_ptr_out_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_2),
        .Q(frame_ptr_out_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_1),
        .Q(frame_ptr_out_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_0),
        .Q(frame_ptr_out_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[0]),
        .Q(frame_ptr_out_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[1]),
        .Q(frame_ptr_out_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[2]),
        .Q(frame_ptr_out_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[3]),
        .Q(frame_ptr_out_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[4]),
        .Q(frame_ptr_out_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[5]),
        .Q(frame_ptr_out_d2[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vid_cdc" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_vid_cdc_2
   (p_in_d1_cdc_from,
    s2mm_packet_sof,
    s2mm_cdc2dmac_fsync,
    s2mm_fsync_out_i,
    mm2s_to_s2mm_frame_ptr_in,
    s2mm_valid_frame_sync_cmb,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    s2mm_frame_ptr_out,
    scndry_reset2,
    prmry_in_xored,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk,
    mm2s_frame_ptr_out,
    in0,
    s2mm_frame_ptr_in,
    s2mm_fsync_core,
    s2mm_valid_video_prmtrs,
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ,
    s2mm_dmac2cdc_fsync_out);
  output p_in_d1_cdc_from;
  output s2mm_packet_sof;
  output s2mm_cdc2dmac_fsync;
  output s2mm_fsync_out_i;
  output [0:0]mm2s_to_s2mm_frame_ptr_in;
  output s2mm_valid_frame_sync_cmb;
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  output [5:0]s2mm_frame_ptr_out;
  input scndry_reset2;
  input prmry_in_xored;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [5:0]mm2s_frame_ptr_out;
  input [0:0]in0;
  input [5:0]s2mm_frame_ptr_in;
  input s2mm_fsync_core;
  input s2mm_valid_video_prmtrs;
  input \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ;
  input s2mm_dmac2cdc_fsync_out;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ;
  wire [0:0]SR;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d2;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d2;
  wire [0:0]in0;
  wire m_axi_s2mm_aclk;
  wire [5:0]mm2s_frame_ptr_out;
  wire [0:0]mm2s_to_s2mm_frame_ptr_in;
  wire n_0_0;
  wire n_0_1;
  wire n_0_2;
  wire n_0_3;
  wire n_0_4;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d2;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s2mm_cdc2dmac_fsync;
  wire s2mm_dmac2cdc_fsync_out;
  wire [5:0]s2mm_frame_ptr_in;
  wire [5:0]s2mm_frame_ptr_out;
  wire s2mm_fsync_core;
  wire s2mm_fsync_out_i;
  wire s2mm_packet_sof;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire s_axis_s2mm_aclk;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire scndry_reset2;

  zynq_base_axi_vdma_0_0_cdc_sync__parameterized1_58 \GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I 
       (.SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_valid_frame_sync_cmb(s2mm_valid_frame_sync_cmb),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .scndry_reset2(scndry_reset2));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized1_59 \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg (\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_reset2(scndry_reset2));
  FDRE \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d2[0]),
        .Q(mm2s_to_s2mm_frame_ptr_in),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_out[0]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_out[1]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_out[2]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_out[3]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_out[4]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_out[5]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[0]),
        .Q(othrchnl_frame_ptr_in_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[1]),
        .Q(othrchnl_frame_ptr_in_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[2]),
        .Q(othrchnl_frame_ptr_in_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[3]),
        .Q(othrchnl_frame_ptr_in_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[4]),
        .Q(othrchnl_frame_ptr_in_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[5]),
        .Q(othrchnl_frame_ptr_in_d2[5]),
        .R(1'b0));
  zynq_base_axi_vdma_0_0_cdc_sync__parameterized1_60 \GEN_CDC_FOR_ASYNC.SOF_CDC_I 
       (.SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_in_d1_cdc_from(p_in_d1_cdc_from),
        .prmry_in_xored(prmry_in_xored),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_reset2(scndry_reset2));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[0]),
        .Q(s2mm_frame_ptr_out[0]),
        .R(scndry_reset2));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[1]),
        .Q(s2mm_frame_ptr_out[1]),
        .R(scndry_reset2));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[2]),
        .Q(s2mm_frame_ptr_out[2]),
        .R(scndry_reset2));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[3]),
        .Q(s2mm_frame_ptr_out[3]),
        .R(scndry_reset2));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[4]),
        .Q(s2mm_frame_ptr_out[4]),
        .R(scndry_reset2));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[5]),
        .Q(s2mm_frame_ptr_out[5]),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[0]),
        .Q(frame_ptr_in_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[1]),
        .Q(frame_ptr_in_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[2]),
        .Q(frame_ptr_in_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[3]),
        .Q(frame_ptr_in_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[4]),
        .Q(frame_ptr_in_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[5]),
        .Q(frame_ptr_in_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[0]),
        .Q(frame_ptr_in_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[1]),
        .Q(frame_ptr_in_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[2]),
        .Q(frame_ptr_in_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[3]),
        .Q(frame_ptr_in_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[4]),
        .Q(frame_ptr_in_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[5]),
        .Q(frame_ptr_in_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(frame_ptr_out_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_4),
        .Q(frame_ptr_out_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_3),
        .Q(frame_ptr_out_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_2),
        .Q(frame_ptr_out_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_1),
        .Q(frame_ptr_out_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_0),
        .Q(frame_ptr_out_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[0]),
        .Q(frame_ptr_out_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[1]),
        .Q(frame_ptr_out_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[2]),
        .Q(frame_ptr_out_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[3]),
        .Q(frame_ptr_out_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[4]),
        .Q(frame_ptr_out_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[5]),
        .Q(frame_ptr_out_d2[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  FDRE #(
    .INIT(1'b0)) 
    s_fsync_d1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_fsync_core),
        .Q(s_fsync_d1),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    s_fsync_d2_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_fsync_d1),
        .Q(s_fsync_d2),
        .R(scndry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vidreg_module" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_vidreg_module
   (prmtr_update_complete,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ,
    ovrflo_err0,
    undrflo_err0,
    zero_hsize_err0,
    zero_vsize_err0,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15] ,
    \stride_vid_reg[15] ,
    CO,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ,
    m_axi_s2mm_aclk,
    s2mm_sts_wdata,
    Q,
    s2mm_halt,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    s2mm_soft_reset,
    zero_vsize_err_reg,
    s2mm_cdc2dmac_fsync,
    out,
    s2mm_dmasr,
    S,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    SR,
    \vsize_vid_reg[12]_0 ,
    \hsize_vid_reg[15]_0 ,
    \stride_vid_reg[15]_0 ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 );
  output prmtr_update_complete;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ;
  output ovrflo_err0;
  output undrflo_err0;
  output zero_hsize_err0;
  output zero_vsize_err0;
  output [12:0]\vsize_vid_reg[12] ;
  output [15:0]\hsize_vid_reg[15] ;
  output [15:0]\stride_vid_reg[15] ;
  output [0:0]CO;
  output [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  input m_axi_s2mm_aclk;
  input [15:0]s2mm_sts_wdata;
  input [0:0]Q;
  input s2mm_halt;
  input \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  input s2mm_soft_reset;
  input zero_vsize_err_reg;
  input s2mm_cdc2dmac_fsync;
  input out;
  input [0:0]s2mm_dmasr;
  input [0:0]S;
  input [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  input [0:0]SR;
  input [12:0]\vsize_vid_reg[12]_0 ;
  input [15:0]\hsize_vid_reg[15]_0 ;
  input [15:0]\stride_vid_reg[15]_0 ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;

  wire [0:0]CO;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0_n_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  wire [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire ovrflo_err0;
  wire prmtr_update_complete;
  wire s2mm_cdc2dmac_fsync;
  wire [0:0]s2mm_dmasr;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire [15:0]s2mm_sts_wdata;
  wire [15:0]\stride_vid_reg[15] ;
  wire [15:0]\stride_vid_reg[15]_0 ;
  wire undrflo_err0;
  wire [12:0]\vsize_vid_reg[12] ;
  wire [12:0]\vsize_vid_reg[12]_0 ;
  wire zero_hsize_err0;
  wire zero_vsize_err0;
  wire zero_vsize_err_reg;

  zynq_base_axi_vdma_0_0_axi_vdma_vregister \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I 
       (.CO(CO),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\VFLIP_DISABLE.dm_address_reg[15] (\VFLIP_DISABLE.dm_address_reg[15] ),
        .\hsize_vid_reg[15]_0 (\hsize_vid_reg[15] ),
        .\hsize_vid_reg[15]_1 (\hsize_vid_reg[15]_0 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ovrflo_err0(ovrflo_err0),
        .prmtr_update_complete(prmtr_update_complete),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_sts_wdata(s2mm_sts_wdata),
        .\stride_vid_reg[15]_0 (\stride_vid_reg[15] ),
        .\stride_vid_reg[15]_1 (\stride_vid_reg[15]_0 ),
        .undrflo_err0(undrflo_err0),
        .\vsize_vid_reg[12]_0 (\vsize_vid_reg[12] ),
        .\vsize_vid_reg[12]_1 (\vsize_vid_reg[12]_0 ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0),
        .zero_vsize_err_reg(zero_vsize_err_reg));
  LUT5 #(
    .INIT(32'h0000F800)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0 
       (.I0(s2mm_cdc2dmac_fsync),
        .I1(prmtr_update_complete),
        .I2(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I3(out),
        .I4(s2mm_dmasr),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0_n_0 ),
        .Q(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .Q(prmtr_update_complete),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vidreg_module" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_vidreg_module_74
   (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    zero_vsize_err0,
    Q,
    zero_hsize_err0,
    \hsize_vid_reg[15] ,
    \stride_vid_reg[15] ,
    CO,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ,
    m_axi_mm2s_aclk,
    dwidth_fifo_pipe_empty_m,
    mm2s_regdir_idle,
    mm2s_ftchcmdsts_idle,
    load_new_addr,
    mm2s_frame_sync,
    mm2s_prmry_resetn,
    mm2s_dmasr,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    prmry_reset2,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15]_0 ,
    \stride_vid_reg[15]_0 ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 );
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output zero_vsize_err0;
  output [12:0]Q;
  output zero_hsize_err0;
  output [15:0]\hsize_vid_reg[15] ;
  output [15:0]\stride_vid_reg[15] ;
  output [0:0]CO;
  output [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ;
  input m_axi_mm2s_aclk;
  input dwidth_fifo_pipe_empty_m;
  input mm2s_regdir_idle;
  input mm2s_ftchcmdsts_idle;
  input load_new_addr;
  input mm2s_frame_sync;
  input mm2s_prmry_resetn;
  input mm2s_dmasr;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  input prmry_reset2;
  input [12:0]\vsize_vid_reg[12] ;
  input [15:0]\hsize_vid_reg[15]_0 ;
  input [15:0]\stride_vid_reg[15]_0 ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;

  wire [0:0]CO;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ;
  wire [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  wire [12:0]Q;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire dwidth_fifo_pipe_empty_m;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire mm2s_dmasr;
  wire mm2s_frame_sync;
  wire mm2s_ftchcmdsts_idle;
  wire mm2s_prmry_resetn;
  wire mm2s_regdir_idle;
  wire prmry_reset2;
  wire [15:0]\stride_vid_reg[15] ;
  wire [15:0]\stride_vid_reg[15]_0 ;
  wire [12:0]\vsize_vid_reg[12] ;
  wire zero_hsize_err0;
  wire zero_vsize_err0;

  zynq_base_axi_vdma_0_0_axi_vdma_vregister_75 \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I 
       (.CO(CO),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ),
        .Q(Q),
        .\VFLIP_DISABLE.dm_address_reg[15] (\VFLIP_DISABLE.dm_address_reg[15] ),
        .\hsize_vid_reg[15]_0 (\hsize_vid_reg[15] ),
        .\hsize_vid_reg[15]_1 (\hsize_vid_reg[15]_0 ),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_frame_sync(mm2s_frame_sync),
        .prmry_reset2(prmry_reset2),
        .\stride_vid_reg[15]_0 (\stride_vid_reg[15] ),
        .\stride_vid_reg[15]_1 (\stride_vid_reg[15]_0 ),
        .\vsize_vid_reg[12]_0 (\vsize_vid_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0));
  LUT5 #(
    .INIT(32'h0000F800)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .I1(mm2s_frame_sync),
        .I2(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I3(mm2s_prmry_resetn),
        .I4(mm2s_dmasr),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ),
        .Q(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ),
        .Q(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA800000)) 
    all_idle_i_1
       (.I0(dwidth_fifo_pipe_empty_m),
        .I1(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .I2(mm2s_regdir_idle),
        .I3(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I4(mm2s_ftchcmdsts_idle),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vregister" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_vregister
   (ovrflo_err0,
    undrflo_err0,
    zero_hsize_err0,
    zero_vsize_err0,
    \vsize_vid_reg[12]_0 ,
    \hsize_vid_reg[15]_0 ,
    \stride_vid_reg[15]_0 ,
    CO,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ,
    s2mm_sts_wdata,
    Q,
    s2mm_halt,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    s2mm_soft_reset,
    zero_vsize_err_reg,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ,
    prmtr_update_complete,
    s2mm_cdc2dmac_fsync,
    S,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    SR,
    \vsize_vid_reg[12]_1 ,
    m_axi_s2mm_aclk,
    \hsize_vid_reg[15]_1 ,
    \stride_vid_reg[15]_1 ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 );
  output ovrflo_err0;
  output undrflo_err0;
  output zero_hsize_err0;
  output zero_vsize_err0;
  output [12:0]\vsize_vid_reg[12]_0 ;
  output [15:0]\hsize_vid_reg[15]_0 ;
  output [15:0]\stride_vid_reg[15]_0 ;
  output [0:0]CO;
  output [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  input [15:0]s2mm_sts_wdata;
  input [0:0]Q;
  input s2mm_halt;
  input \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  input s2mm_soft_reset;
  input zero_vsize_err_reg;
  input \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  input prmtr_update_complete;
  input s2mm_cdc2dmac_fsync;
  input [0:0]S;
  input [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  input [0:0]SR;
  input [12:0]\vsize_vid_reg[12]_1 ;
  input m_axi_s2mm_aclk;
  input [15:0]\hsize_vid_reg[15]_1 ;
  input [15:0]\stride_vid_reg[15]_1 ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 ;

  wire [0:0]CO;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  wire [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_1 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_2 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_1 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_2 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_3 ;
  wire \I_CMDSTS/of_err2 ;
  wire \I_CMDSTS/uf_err1 ;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \VFLIP_DISABLE.dm_address[11]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_6__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_7__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_8__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_9__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_6__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_7__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_8__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_9__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_6__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_7__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_8__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_9__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_6__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_7__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_8__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_9__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_3 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_3 ;
  wire [15:0]crnt_start_address;
  wire [15:0]crnt_stride;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire [15:0]\hsize_vid_reg[15]_1 ;
  wire m_axi_s2mm_aclk;
  wire ovrflo_err0;
  wire prmtr_update_complete;
  wire s2mm_cdc2dmac_fsync;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire [15:0]s2mm_sts_wdata;
  wire [15:0]\stride_vid_reg[15]_0 ;
  wire [15:0]\stride_vid_reg[15]_1 ;
  wire undrflo_err0;
  wire video_reg_update;
  wire [12:0]\vsize_vid_reg[12]_0 ;
  wire [12:0]\vsize_vid_reg[12]_1 ;
  wire zero_hsize_err0;
  wire zero_hsize_err_i_2__0_n_0;
  wire zero_hsize_err_i_3__0_n_0;
  wire zero_hsize_err_i_4__0_n_0;
  wire zero_vsize_err0;
  wire zero_vsize_err_i_2__0_n_0;
  wire zero_vsize_err_i_3__0_n_0;
  wire zero_vsize_err_reg;
  wire [3:2]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_O_UNCONNECTED ;

  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [0]),
        .Q(crnt_start_address[0]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [10]),
        .Q(crnt_start_address[10]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [11]),
        .Q(crnt_start_address[11]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [12]),
        .Q(crnt_start_address[12]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [13]),
        .Q(crnt_start_address[13]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [14]),
        .Q(crnt_start_address[14]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [15]),
        .Q(crnt_start_address[15]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [16]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [0]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [17]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [1]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [18]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [2]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [19]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [3]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [1]),
        .Q(crnt_start_address[1]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [20]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [4]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [21]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [5]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [22]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [6]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [23]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [7]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [24]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [8]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [25]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [9]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [26]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [10]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [27]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [11]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [28]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [12]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [29]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [13]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [2]),
        .Q(crnt_start_address[2]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [30]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [14]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [31]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [15]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [3]),
        .Q(crnt_start_address[3]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [4]),
        .Q(crnt_start_address[4]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [5]),
        .Q(crnt_start_address[5]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [6]),
        .Q(crnt_start_address[6]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [7]),
        .Q(crnt_start_address[7]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [8]),
        .Q(crnt_start_address[8]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [9]),
        .Q(crnt_start_address[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_1 
       (.I0(\I_CMDSTS/of_err2 ),
        .I1(s2mm_sts_wdata[15]),
        .I2(Q),
        .I3(s2mm_halt),
        .I4(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .I5(s2mm_soft_reset),
        .O(ovrflo_err0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5 
       (.I0(\hsize_vid_reg[15]_0 [14]),
        .I1(s2mm_sts_wdata[14]),
        .I2(\hsize_vid_reg[15]_0 [13]),
        .I3(s2mm_sts_wdata[13]),
        .I4(s2mm_sts_wdata[12]),
        .I5(\hsize_vid_reg[15]_0 [12]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6 
       (.I0(\hsize_vid_reg[15]_0 [11]),
        .I1(s2mm_sts_wdata[11]),
        .I2(\hsize_vid_reg[15]_0 [10]),
        .I3(s2mm_sts_wdata[10]),
        .I4(s2mm_sts_wdata[9]),
        .I5(\hsize_vid_reg[15]_0 [9]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7 
       (.I0(\hsize_vid_reg[15]_0 [8]),
        .I1(s2mm_sts_wdata[8]),
        .I2(\hsize_vid_reg[15]_0 [7]),
        .I3(s2mm_sts_wdata[7]),
        .I4(s2mm_sts_wdata[6]),
        .I5(\hsize_vid_reg[15]_0 [6]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8 
       (.I0(\hsize_vid_reg[15]_0 [5]),
        .I1(s2mm_sts_wdata[5]),
        .I2(\hsize_vid_reg[15]_0 [4]),
        .I3(s2mm_sts_wdata[4]),
        .I4(s2mm_sts_wdata[3]),
        .I5(\hsize_vid_reg[15]_0 [3]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9 
       (.I0(\hsize_vid_reg[15]_0 [2]),
        .I1(s2mm_sts_wdata[2]),
        .I2(\hsize_vid_reg[15]_0 [1]),
        .I3(s2mm_sts_wdata[1]),
        .I4(s2mm_sts_wdata[0]),
        .I5(\hsize_vid_reg[15]_0 [0]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2 
       (.CI(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ),
        .CO({\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED [3:2],\I_CMDSTS/of_err2 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3 
       (.CI(1'b0),
        .CO({\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_1 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_2 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 }));
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_1 
       (.I0(Q),
        .I1(\I_CMDSTS/uf_err1 ),
        .I2(s2mm_halt),
        .I3(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .I4(s2mm_soft_reset),
        .O(undrflo_err0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_5 
       (.I0(\hsize_vid_reg[15]_0 [14]),
        .I1(s2mm_sts_wdata[14]),
        .I2(\hsize_vid_reg[15]_0 [13]),
        .I3(s2mm_sts_wdata[13]),
        .I4(s2mm_sts_wdata[12]),
        .I5(\hsize_vid_reg[15]_0 [12]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_6 
       (.I0(\hsize_vid_reg[15]_0 [11]),
        .I1(s2mm_sts_wdata[11]),
        .I2(\hsize_vid_reg[15]_0 [10]),
        .I3(s2mm_sts_wdata[10]),
        .I4(s2mm_sts_wdata[9]),
        .I5(\hsize_vid_reg[15]_0 [9]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_7 
       (.I0(\hsize_vid_reg[15]_0 [8]),
        .I1(s2mm_sts_wdata[8]),
        .I2(\hsize_vid_reg[15]_0 [7]),
        .I3(s2mm_sts_wdata[7]),
        .I4(s2mm_sts_wdata[6]),
        .I5(\hsize_vid_reg[15]_0 [6]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_8 
       (.I0(\hsize_vid_reg[15]_0 [5]),
        .I1(s2mm_sts_wdata[5]),
        .I2(\hsize_vid_reg[15]_0 [4]),
        .I3(s2mm_sts_wdata[4]),
        .I4(s2mm_sts_wdata[3]),
        .I5(\hsize_vid_reg[15]_0 [3]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_9 
       (.I0(\hsize_vid_reg[15]_0 [2]),
        .I1(s2mm_sts_wdata[2]),
        .I2(\hsize_vid_reg[15]_0 [1]),
        .I3(s2mm_sts_wdata[1]),
        .I4(s2mm_sts_wdata[0]),
        .I5(\hsize_vid_reg[15]_0 [0]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 
       (.CI(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ),
        .CO({\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED [3:2],\I_CMDSTS/uf_err1 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,S,\GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3 
       (.CI(1'b0),
        .CO({\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_1 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_2 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[11]_i_2__0 
       (.I0(crnt_stride[11]),
        .I1(zero_vsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[11]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[11]_i_3__0 
       (.I0(crnt_stride[10]),
        .I1(zero_vsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[11]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[11]_i_4__0 
       (.I0(crnt_stride[9]),
        .I1(zero_vsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[11]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[11]_i_5__0 
       (.I0(crnt_stride[8]),
        .I1(zero_vsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[11]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[11]_i_6__0 
       (.I0(crnt_stride[11]),
        .I1(crnt_start_address[11]),
        .I2(zero_vsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [11]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[11]_i_7__0 
       (.I0(crnt_stride[10]),
        .I1(crnt_start_address[10]),
        .I2(zero_vsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [10]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[11]_i_8__0 
       (.I0(crnt_stride[9]),
        .I1(crnt_start_address[9]),
        .I2(zero_vsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [9]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[11]_i_9__0 
       (.I0(crnt_stride[8]),
        .I1(crnt_start_address[8]),
        .I2(zero_vsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [8]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[15]_i_2__0 
       (.I0(crnt_stride[15]),
        .I1(zero_vsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[15]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[15]_i_3__0 
       (.I0(crnt_stride[14]),
        .I1(zero_vsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[15]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[15]_i_4__0 
       (.I0(crnt_stride[13]),
        .I1(zero_vsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[15]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[15]_i_5__0 
       (.I0(crnt_stride[12]),
        .I1(zero_vsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[15]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[15]_i_6__0 
       (.I0(crnt_stride[15]),
        .I1(crnt_start_address[15]),
        .I2(zero_vsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [15]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[15]_i_7__0 
       (.I0(crnt_stride[14]),
        .I1(crnt_start_address[14]),
        .I2(zero_vsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [14]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[15]_i_8__0 
       (.I0(crnt_stride[13]),
        .I1(crnt_start_address[13]),
        .I2(zero_vsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [13]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[15]_i_9__0 
       (.I0(crnt_stride[12]),
        .I1(crnt_start_address[12]),
        .I2(zero_vsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [12]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[3]_i_2__0 
       (.I0(crnt_stride[3]),
        .I1(zero_vsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[3]_i_3__0 
       (.I0(crnt_stride[2]),
        .I1(zero_vsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[3]_i_4__0 
       (.I0(crnt_stride[1]),
        .I1(zero_vsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[3]_i_5__0 
       (.I0(crnt_stride[0]),
        .I1(zero_vsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[3]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[3]_i_6__0 
       (.I0(crnt_stride[3]),
        .I1(crnt_start_address[3]),
        .I2(zero_vsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [3]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[3]_i_7__0 
       (.I0(crnt_stride[2]),
        .I1(crnt_start_address[2]),
        .I2(zero_vsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [2]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[3]_i_8__0 
       (.I0(crnt_stride[1]),
        .I1(crnt_start_address[1]),
        .I2(zero_vsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [1]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[3]_i_9__0 
       (.I0(crnt_stride[0]),
        .I1(crnt_start_address[0]),
        .I2(zero_vsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [0]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[7]_i_2__0 
       (.I0(crnt_stride[7]),
        .I1(zero_vsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[7]_i_3__0 
       (.I0(crnt_stride[6]),
        .I1(zero_vsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[7]_i_4__0 
       (.I0(crnt_stride[5]),
        .I1(zero_vsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[7]_i_5__0 
       (.I0(crnt_stride[4]),
        .I1(zero_vsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[7]_i_6__0 
       (.I0(crnt_stride[7]),
        .I1(crnt_start_address[7]),
        .I2(zero_vsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [7]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[7]_i_7__0 
       (.I0(crnt_stride[6]),
        .I1(crnt_start_address[6]),
        .I2(zero_vsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [6]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[7]_i_8__0 
       (.I0(crnt_stride[5]),
        .I1(crnt_start_address[5]),
        .I2(zero_vsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [5]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[7]_i_9__0 
       (.I0(crnt_stride[4]),
        .I1(crnt_start_address[4]),
        .I2(zero_vsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [4]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_9__0_n_0 ));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[11]_i_1__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[11]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_5__0_n_0 }),
        .O(\stride_vid_reg[15]_0 [11:8]),
        .S({\VFLIP_DISABLE.dm_address[11]_i_6__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_7__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_8__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_9__0_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[15]_i_1__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0 ),
        .CO({CO,\VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[15]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_5__0_n_0 }),
        .O(\stride_vid_reg[15]_0 [15:12]),
        .S({\VFLIP_DISABLE.dm_address[15]_i_6__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_7__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_8__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_9__0_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[3]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_5__0_n_0 }),
        .O(\stride_vid_reg[15]_0 [3:0]),
        .S({\VFLIP_DISABLE.dm_address[3]_i_6__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_7__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_8__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_9__0_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[7]_i_1__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[7]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_5__0_n_0 }),
        .O(\stride_vid_reg[15]_0 [7:4]),
        .S({\VFLIP_DISABLE.dm_address[7]_i_6__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_7__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_8__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_9__0_n_0 }));
  FDRE \hsize_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [0]),
        .Q(\hsize_vid_reg[15]_0 [0]),
        .R(SR));
  FDRE \hsize_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [10]),
        .Q(\hsize_vid_reg[15]_0 [10]),
        .R(SR));
  FDRE \hsize_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [11]),
        .Q(\hsize_vid_reg[15]_0 [11]),
        .R(SR));
  FDRE \hsize_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [12]),
        .Q(\hsize_vid_reg[15]_0 [12]),
        .R(SR));
  FDRE \hsize_vid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [13]),
        .Q(\hsize_vid_reg[15]_0 [13]),
        .R(SR));
  FDRE \hsize_vid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [14]),
        .Q(\hsize_vid_reg[15]_0 [14]),
        .R(SR));
  FDRE \hsize_vid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [15]),
        .Q(\hsize_vid_reg[15]_0 [15]),
        .R(SR));
  FDRE \hsize_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [1]),
        .Q(\hsize_vid_reg[15]_0 [1]),
        .R(SR));
  FDRE \hsize_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [2]),
        .Q(\hsize_vid_reg[15]_0 [2]),
        .R(SR));
  FDRE \hsize_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [3]),
        .Q(\hsize_vid_reg[15]_0 [3]),
        .R(SR));
  FDRE \hsize_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [4]),
        .Q(\hsize_vid_reg[15]_0 [4]),
        .R(SR));
  FDRE \hsize_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [5]),
        .Q(\hsize_vid_reg[15]_0 [5]),
        .R(SR));
  FDRE \hsize_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [6]),
        .Q(\hsize_vid_reg[15]_0 [6]),
        .R(SR));
  FDRE \hsize_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [7]),
        .Q(\hsize_vid_reg[15]_0 [7]),
        .R(SR));
  FDRE \hsize_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [8]),
        .Q(\hsize_vid_reg[15]_0 [8]),
        .R(SR));
  FDRE \hsize_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [9]),
        .Q(\hsize_vid_reg[15]_0 [9]),
        .R(SR));
  FDRE \stride_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [0]),
        .Q(crnt_stride[0]),
        .R(SR));
  FDRE \stride_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [10]),
        .Q(crnt_stride[10]),
        .R(SR));
  FDRE \stride_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [11]),
        .Q(crnt_stride[11]),
        .R(SR));
  FDRE \stride_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [12]),
        .Q(crnt_stride[12]),
        .R(SR));
  FDRE \stride_vid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [13]),
        .Q(crnt_stride[13]),
        .R(SR));
  FDRE \stride_vid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [14]),
        .Q(crnt_stride[14]),
        .R(SR));
  FDRE \stride_vid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [15]),
        .Q(crnt_stride[15]),
        .R(SR));
  FDRE \stride_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [1]),
        .Q(crnt_stride[1]),
        .R(SR));
  FDRE \stride_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [2]),
        .Q(crnt_stride[2]),
        .R(SR));
  FDRE \stride_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [3]),
        .Q(crnt_stride[3]),
        .R(SR));
  FDRE \stride_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [4]),
        .Q(crnt_stride[4]),
        .R(SR));
  FDRE \stride_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [5]),
        .Q(crnt_stride[5]),
        .R(SR));
  FDRE \stride_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [6]),
        .Q(crnt_stride[6]),
        .R(SR));
  FDRE \stride_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [7]),
        .Q(crnt_stride[7]),
        .R(SR));
  FDRE \stride_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [8]),
        .Q(crnt_stride[8]),
        .R(SR));
  FDRE \stride_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [9]),
        .Q(crnt_stride[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hC4)) 
    \vsize_vid[12]_i_1__0 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .I1(prmtr_update_complete),
        .I2(s2mm_cdc2dmac_fsync),
        .O(video_reg_update));
  FDRE \vsize_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_1 [0]),
        .Q(\vsize_vid_reg[12]_0 [0]),
        .R(SR));
  FDRE \vsize_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_1 [10]),
        .Q(\vsize_vid_reg[12]_0 [10]),
        .R(SR));
  FDRE \vsize_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_1 [11]),
        .Q(\vsize_vid_reg[12]_0 [11]),
        .R(SR));
  FDRE \vsize_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_1 [12]),
        .Q(\vsize_vid_reg[12]_0 [12]),
        .R(SR));
  FDRE \vsize_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_1 [1]),
        .Q(\vsize_vid_reg[12]_0 [1]),
        .R(SR));
  FDRE \vsize_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_1 [2]),
        .Q(\vsize_vid_reg[12]_0 [2]),
        .R(SR));
  FDRE \vsize_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_1 [3]),
        .Q(\vsize_vid_reg[12]_0 [3]),
        .R(SR));
  FDRE \vsize_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_1 [4]),
        .Q(\vsize_vid_reg[12]_0 [4]),
        .R(SR));
  FDRE \vsize_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_1 [5]),
        .Q(\vsize_vid_reg[12]_0 [5]),
        .R(SR));
  FDRE \vsize_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_1 [6]),
        .Q(\vsize_vid_reg[12]_0 [6]),
        .R(SR));
  FDRE \vsize_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_1 [7]),
        .Q(\vsize_vid_reg[12]_0 [7]),
        .R(SR));
  FDRE \vsize_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_1 [8]),
        .Q(\vsize_vid_reg[12]_0 [8]),
        .R(SR));
  FDRE \vsize_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_1 [9]),
        .Q(\vsize_vid_reg[12]_0 [9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h40)) 
    zero_hsize_err_i_1__0
       (.I0(zero_vsize_err_reg),
        .I1(zero_hsize_err_i_2__0_n_0),
        .I2(zero_hsize_err_i_3__0_n_0),
        .O(zero_hsize_err0));
  LUT5 #(
    .INIT(32'h00010000)) 
    zero_hsize_err_i_2__0
       (.I0(\hsize_vid_reg[15]_0 [2]),
        .I1(\hsize_vid_reg[15]_0 [3]),
        .I2(\hsize_vid_reg[15]_0 [0]),
        .I3(\hsize_vid_reg[15]_0 [1]),
        .I4(zero_hsize_err_i_4__0_n_0),
        .O(zero_hsize_err_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_hsize_err_i_3__0
       (.I0(\hsize_vid_reg[15]_0 [12]),
        .I1(\hsize_vid_reg[15]_0 [13]),
        .I2(\hsize_vid_reg[15]_0 [10]),
        .I3(\hsize_vid_reg[15]_0 [11]),
        .I4(\hsize_vid_reg[15]_0 [15]),
        .I5(\hsize_vid_reg[15]_0 [14]),
        .O(zero_hsize_err_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_hsize_err_i_4__0
       (.I0(\hsize_vid_reg[15]_0 [6]),
        .I1(\hsize_vid_reg[15]_0 [7]),
        .I2(\hsize_vid_reg[15]_0 [4]),
        .I3(\hsize_vid_reg[15]_0 [5]),
        .I4(\hsize_vid_reg[15]_0 [9]),
        .I5(\hsize_vid_reg[15]_0 [8]),
        .O(zero_hsize_err_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    zero_vsize_err_i_1__0
       (.I0(zero_vsize_err_i_2__0_n_0),
        .I1(zero_vsize_err_i_3__0_n_0),
        .I2(\vsize_vid_reg[12]_0 [0]),
        .I3(zero_vsize_err_reg),
        .O(zero_vsize_err0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_vsize_err_i_2__0
       (.I0(\vsize_vid_reg[12]_0 [3]),
        .I1(\vsize_vid_reg[12]_0 [4]),
        .I2(\vsize_vid_reg[12]_0 [1]),
        .I3(\vsize_vid_reg[12]_0 [2]),
        .I4(\vsize_vid_reg[12]_0 [6]),
        .I5(\vsize_vid_reg[12]_0 [5]),
        .O(zero_vsize_err_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_vsize_err_i_3__0
       (.I0(\vsize_vid_reg[12]_0 [9]),
        .I1(\vsize_vid_reg[12]_0 [10]),
        .I2(\vsize_vid_reg[12]_0 [7]),
        .I3(\vsize_vid_reg[12]_0 [8]),
        .I4(\vsize_vid_reg[12]_0 [12]),
        .I5(\vsize_vid_reg[12]_0 [11]),
        .O(zero_vsize_err_i_3__0_n_0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vregister" *) 
module zynq_base_axi_vdma_0_0_axi_vdma_vregister_75
   (zero_vsize_err0,
    Q,
    zero_hsize_err0,
    \hsize_vid_reg[15]_0 ,
    \stride_vid_reg[15]_0 ,
    CO,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ,
    load_new_addr,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ,
    mm2s_frame_sync,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    prmry_reset2,
    \vsize_vid_reg[12]_0 ,
    m_axi_mm2s_aclk,
    \hsize_vid_reg[15]_1 ,
    \stride_vid_reg[15]_1 ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 );
  output zero_vsize_err0;
  output [12:0]Q;
  output zero_hsize_err0;
  output [15:0]\hsize_vid_reg[15]_0 ;
  output [15:0]\stride_vid_reg[15]_0 ;
  output [0:0]CO;
  output [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  input load_new_addr;
  input \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  input mm2s_frame_sync;
  input \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  input prmry_reset2;
  input [12:0]\vsize_vid_reg[12]_0 ;
  input m_axi_mm2s_aclk;
  input [15:0]\hsize_vid_reg[15]_1 ;
  input [15:0]\stride_vid_reg[15]_1 ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 ;

  wire [0:0]CO;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ;
  wire [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 ;
  wire [12:0]Q;
  wire \VFLIP_DISABLE.dm_address[11]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3 ;
  wire [15:0]crnt_start_address;
  wire [15:0]crnt_stride;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire [15:0]\hsize_vid_reg[15]_1 ;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire mm2s_frame_sync;
  wire prmry_reset2;
  wire [15:0]\stride_vid_reg[15]_0 ;
  wire [15:0]\stride_vid_reg[15]_1 ;
  wire video_reg_update;
  wire [12:0]\vsize_vid_reg[12]_0 ;
  wire zero_hsize_err0;
  wire zero_hsize_err_i_2_n_0;
  wire zero_hsize_err_i_3_n_0;
  wire zero_hsize_err_i_4_n_0;
  wire zero_hsize_err_i_5_n_0;
  wire zero_vsize_err0;
  wire zero_vsize_err_i_2_n_0;
  wire zero_vsize_err_i_3_n_0;

  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [0]),
        .Q(crnt_start_address[0]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [10]),
        .Q(crnt_start_address[10]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [11]),
        .Q(crnt_start_address[11]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [12]),
        .Q(crnt_start_address[12]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [13]),
        .Q(crnt_start_address[13]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [14]),
        .Q(crnt_start_address[14]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [15]),
        .Q(crnt_start_address[15]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][16] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [16]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [0]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][17] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [17]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [1]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][18] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [18]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [2]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][19] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [19]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [3]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [1]),
        .Q(crnt_start_address[1]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][20] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [20]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [4]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][21] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [21]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [5]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][22] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [22]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [6]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][23] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [23]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [7]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][24] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [24]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [8]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][25] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [25]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [9]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][26] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [26]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [10]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][27] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [27]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [11]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][28] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [28]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [12]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][29] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [29]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [13]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [2]),
        .Q(crnt_start_address[2]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][30] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [30]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [14]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [31]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [15]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [3]),
        .Q(crnt_start_address[3]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [4]),
        .Q(crnt_start_address[4]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [5]),
        .Q(crnt_start_address[5]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [6]),
        .Q(crnt_start_address[6]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [7]),
        .Q(crnt_start_address[7]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [8]),
        .Q(crnt_start_address[8]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [9]),
        .Q(crnt_start_address[9]),
        .R(prmry_reset2));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_2 
       (.I0(crnt_stride[11]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_3 
       (.I0(crnt_stride[10]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_4 
       (.I0(crnt_stride[9]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_5 
       (.I0(crnt_stride[8]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_6 
       (.I0(crnt_stride[11]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [11]),
        .I2(load_new_addr),
        .I3(crnt_start_address[11]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_7 
       (.I0(crnt_stride[10]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [10]),
        .I2(load_new_addr),
        .I3(crnt_start_address[10]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_8 
       (.I0(crnt_stride[9]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [9]),
        .I2(load_new_addr),
        .I3(crnt_start_address[9]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_9 
       (.I0(crnt_stride[8]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [8]),
        .I2(load_new_addr),
        .I3(crnt_start_address[8]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_2 
       (.I0(crnt_stride[15]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_3 
       (.I0(crnt_stride[14]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_4 
       (.I0(crnt_stride[13]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_5 
       (.I0(crnt_stride[12]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_6 
       (.I0(crnt_stride[15]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [15]),
        .I2(load_new_addr),
        .I3(crnt_start_address[15]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_7 
       (.I0(crnt_stride[14]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [14]),
        .I2(load_new_addr),
        .I3(crnt_start_address[14]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_8 
       (.I0(crnt_stride[13]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [13]),
        .I2(load_new_addr),
        .I3(crnt_start_address[13]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_9 
       (.I0(crnt_stride[12]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [12]),
        .I2(load_new_addr),
        .I3(crnt_start_address[12]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_2 
       (.I0(crnt_stride[3]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_3 
       (.I0(crnt_stride[2]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_4 
       (.I0(crnt_stride[1]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_5 
       (.I0(crnt_stride[0]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_6 
       (.I0(crnt_stride[3]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [3]),
        .I2(load_new_addr),
        .I3(crnt_start_address[3]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_7 
       (.I0(crnt_stride[2]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [2]),
        .I2(load_new_addr),
        .I3(crnt_start_address[2]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_8 
       (.I0(crnt_stride[1]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [1]),
        .I2(load_new_addr),
        .I3(crnt_start_address[1]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_9 
       (.I0(crnt_stride[0]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [0]),
        .I2(load_new_addr),
        .I3(crnt_start_address[0]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_2 
       (.I0(crnt_stride[7]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_3 
       (.I0(crnt_stride[6]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_4 
       (.I0(crnt_stride[5]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_5 
       (.I0(crnt_stride[4]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_6 
       (.I0(crnt_stride[7]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [7]),
        .I2(load_new_addr),
        .I3(crnt_start_address[7]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_7 
       (.I0(crnt_stride[6]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [6]),
        .I2(load_new_addr),
        .I3(crnt_start_address[6]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_8 
       (.I0(crnt_stride[5]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [5]),
        .I2(load_new_addr),
        .I3(crnt_start_address[5]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_9 
       (.I0(crnt_stride[4]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [4]),
        .I2(load_new_addr),
        .I3(crnt_start_address[4]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_9_n_0 ));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[11]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[11]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [11:8]),
        .S({\VFLIP_DISABLE.dm_address[11]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[15]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ),
        .CO({CO,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[15]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [15:12]),
        .S({\VFLIP_DISABLE.dm_address[15]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[3]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [3:0]),
        .S({\VFLIP_DISABLE.dm_address[3]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[7]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[7]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [7:4]),
        .S({\VFLIP_DISABLE.dm_address[7]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_9_n_0 }));
  FDRE \hsize_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [0]),
        .Q(\hsize_vid_reg[15]_0 [0]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [10]),
        .Q(\hsize_vid_reg[15]_0 [10]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [11]),
        .Q(\hsize_vid_reg[15]_0 [11]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [12]),
        .Q(\hsize_vid_reg[15]_0 [12]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [13]),
        .Q(\hsize_vid_reg[15]_0 [13]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [14]),
        .Q(\hsize_vid_reg[15]_0 [14]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [15]),
        .Q(\hsize_vid_reg[15]_0 [15]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [1]),
        .Q(\hsize_vid_reg[15]_0 [1]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [2]),
        .Q(\hsize_vid_reg[15]_0 [2]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [3]),
        .Q(\hsize_vid_reg[15]_0 [3]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [4]),
        .Q(\hsize_vid_reg[15]_0 [4]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [5]),
        .Q(\hsize_vid_reg[15]_0 [5]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [6]),
        .Q(\hsize_vid_reg[15]_0 [6]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [7]),
        .Q(\hsize_vid_reg[15]_0 [7]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [8]),
        .Q(\hsize_vid_reg[15]_0 [8]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [9]),
        .Q(\hsize_vid_reg[15]_0 [9]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [0]),
        .Q(crnt_stride[0]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [10]),
        .Q(crnt_stride[10]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [11]),
        .Q(crnt_stride[11]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [12]),
        .Q(crnt_stride[12]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [13]),
        .Q(crnt_stride[13]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [14]),
        .Q(crnt_stride[14]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [15]),
        .Q(crnt_stride[15]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [1]),
        .Q(crnt_stride[1]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [2]),
        .Q(crnt_stride[2]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [3]),
        .Q(crnt_stride[3]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [4]),
        .Q(crnt_stride[4]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [5]),
        .Q(crnt_stride[5]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [6]),
        .Q(crnt_stride[6]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [7]),
        .Q(crnt_stride[7]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [8]),
        .Q(crnt_stride[8]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [9]),
        .Q(crnt_stride[9]),
        .R(prmry_reset2));
  LUT3 #(
    .INIT(8'hD0)) 
    \vsize_vid[12]_i_1 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .I1(mm2s_frame_sync),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ),
        .O(video_reg_update));
  FDRE \vsize_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [0]),
        .Q(Q[0]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [10]),
        .Q(Q[10]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [11]),
        .Q(Q[11]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [12]),
        .Q(Q[12]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [1]),
        .Q(Q[1]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [2]),
        .Q(Q[2]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [3]),
        .Q(Q[3]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [4]),
        .Q(Q[4]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [5]),
        .Q(Q[5]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [6]),
        .Q(Q[6]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [7]),
        .Q(Q[7]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [8]),
        .Q(Q[8]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [9]),
        .Q(Q[9]),
        .R(prmry_reset2));
  LUT3 #(
    .INIT(8'h80)) 
    zero_hsize_err_i_1
       (.I0(zero_hsize_err_i_2_n_0),
        .I1(zero_hsize_err_i_3_n_0),
        .I2(load_new_addr),
        .O(zero_hsize_err0));
  LUT5 #(
    .INIT(32'h00010000)) 
    zero_hsize_err_i_2
       (.I0(\hsize_vid_reg[15]_0 [12]),
        .I1(\hsize_vid_reg[15]_0 [13]),
        .I2(\hsize_vid_reg[15]_0 [14]),
        .I3(\hsize_vid_reg[15]_0 [15]),
        .I4(zero_hsize_err_i_4_n_0),
        .O(zero_hsize_err_i_2_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    zero_hsize_err_i_3
       (.I0(\hsize_vid_reg[15]_0 [2]),
        .I1(\hsize_vid_reg[15]_0 [3]),
        .I2(\hsize_vid_reg[15]_0 [0]),
        .I3(\hsize_vid_reg[15]_0 [1]),
        .I4(zero_hsize_err_i_5_n_0),
        .O(zero_hsize_err_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    zero_hsize_err_i_4
       (.I0(\hsize_vid_reg[15]_0 [11]),
        .I1(\hsize_vid_reg[15]_0 [10]),
        .I2(\hsize_vid_reg[15]_0 [9]),
        .I3(\hsize_vid_reg[15]_0 [8]),
        .O(zero_hsize_err_i_4_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    zero_hsize_err_i_5
       (.I0(\hsize_vid_reg[15]_0 [7]),
        .I1(\hsize_vid_reg[15]_0 [6]),
        .I2(\hsize_vid_reg[15]_0 [5]),
        .I3(\hsize_vid_reg[15]_0 [4]),
        .O(zero_hsize_err_i_5_n_0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    zero_vsize_err_i_1
       (.I0(zero_vsize_err_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(zero_vsize_err_i_3_n_0),
        .I5(load_new_addr),
        .O(zero_vsize_err0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_vsize_err_i_2
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(Q[10]),
        .I4(Q[12]),
        .I5(Q[11]),
        .O(zero_vsize_err_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    zero_vsize_err_i_3
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(zero_vsize_err_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync
   (axis_clear_sft_rst_hold,
    SR,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    scndry_out,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    prmry_min_assert_sftrst,
    axis_soft_reset_re);
  output axis_clear_sft_rst_hold;
  output [0:0]SR;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input scndry_out;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input prmry_min_assert_sftrst;
  input axis_soft_reset_re;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire [0:0]SR;
  wire axis_clear_sft_rst_hold;
  wire axis_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_min_assert_sftrst;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_out;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(axis_clear_sft_rst_hold),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__6 
       (.I0(p_in_d1_cdc_from),
        .I1(scndry_out),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .I3(prmry_min_assert_sftrst),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1__0 
       (.I0(axis_clear_sft_rst_hold),
        .I1(axis_soft_reset_re),
        .O(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync_12
   (axis_clear_sft_rst_hold,
    SR,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    scndry_out,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    prmry_min_assert_sftrst,
    axis_soft_reset_re);
  output axis_clear_sft_rst_hold;
  output [0:0]SR;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input scndry_out;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input prmry_min_assert_sftrst;
  input axis_soft_reset_re;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire [0:0]SR;
  wire axis_clear_sft_rst_hold;
  wire axis_soft_reset_re;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_min_assert_sftrst;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_out;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(axis_clear_sft_rst_hold),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__2 
       (.I0(p_in_d1_cdc_from),
        .I1(scndry_out),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .I3(prmry_min_assert_sftrst),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1 
       (.I0(axis_clear_sft_rst_hold),
        .I1(axis_soft_reset_re),
        .O(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync_15
   (axis_soft_reset_re,
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    axis_min_assert_sftrst,
    axis_min_count0,
    axis_clear_sft_rst_hold);
  output axis_soft_reset_re;
  output \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input axis_min_assert_sftrst;
  input axis_min_count0;
  input axis_clear_sft_rst_hold;

  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  wire axis_clear_sft_rst_hold;
  wire axis_min_assert_sftrst;
  wire axis_min_count0;
  wire axis_soft_reset_re;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(axis_soft_reset_re),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__1 
       (.I0(p_in_d1_cdc_from),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_soft_reset_re),
        .I2(axis_min_count0),
        .I3(axis_clear_sft_rst_hold),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync_16
   (lite_clear_sft_rst_hold,
    SR,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    scndry_out,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    prmry_min_assert_sftrst,
    lite_soft_reset_re);
  output lite_clear_sft_rst_hold;
  output [0:0]SR;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input scndry_out;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input prmry_min_assert_sftrst;
  input lite_soft_reset_re;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire [0:0]SR;
  wire lite_clear_sft_rst_hold;
  wire lite_soft_reset_re;
  wire m_axi_mm2s_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_min_assert_sftrst;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_out;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(lite_clear_sft_rst_hold),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__0 
       (.I0(p_in_d1_cdc_from),
        .I1(scndry_out),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .I3(prmry_min_assert_sftrst),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1 
       (.I0(lite_clear_sft_rst_hold),
        .I1(lite_soft_reset_re),
        .O(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync_19
   (lite_soft_reset_re,
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    lite_min_assert_sftrst,
    lite_min_count0,
    lite_clear_sft_rst_hold);
  output lite_soft_reset_re;
  output \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input lite_min_assert_sftrst;
  input lite_min_count0;
  input lite_clear_sft_rst_hold;

  wire \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  wire lite_clear_sft_rst_hold;
  wire lite_min_assert_sftrst;
  wire lite_min_count0;
  wire lite_soft_reset_re;
  wire m_axi_mm2s_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(lite_soft_reset_re),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1 
       (.I0(p_in_d1_cdc_from),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_soft_reset_re),
        .I2(lite_min_count0),
        .I3(lite_clear_sft_rst_hold),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync_5
   (axis_soft_reset_re,
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    axis_min_assert_sftrst,
    axis_min_count0,
    axis_clear_sft_rst_hold);
  output axis_soft_reset_re;
  output \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input axis_min_assert_sftrst;
  input axis_min_count0;
  input axis_clear_sft_rst_hold;

  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  wire axis_clear_sft_rst_hold;
  wire axis_min_assert_sftrst;
  wire axis_min_count0;
  wire axis_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(axis_soft_reset_re),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__5 
       (.I0(p_in_d1_cdc_from),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1__0 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_soft_reset_re),
        .I2(axis_min_count0),
        .I3(axis_clear_sft_rst_hold),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync_6
   (lite_clear_sft_rst_hold,
    SR,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    scndry_out,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    prmry_min_assert_sftrst,
    lite_soft_reset_re);
  output lite_clear_sft_rst_hold;
  output [0:0]SR;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input scndry_out;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input prmry_min_assert_sftrst;
  input lite_soft_reset_re;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire [0:0]SR;
  wire lite_clear_sft_rst_hold;
  wire lite_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_min_assert_sftrst;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_out;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(lite_clear_sft_rst_hold),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__4 
       (.I0(p_in_d1_cdc_from),
        .I1(scndry_out),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .I3(prmry_min_assert_sftrst),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1__0 
       (.I0(lite_clear_sft_rst_hold),
        .I1(lite_soft_reset_re),
        .O(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync_9
   (lite_soft_reset_re,
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    lite_min_assert_sftrst,
    lite_min_count0,
    lite_clear_sft_rst_hold);
  output lite_soft_reset_re;
  output \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input lite_min_assert_sftrst;
  input lite_min_count0;
  input lite_clear_sft_rst_hold;

  wire \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  wire lite_clear_sft_rst_hold;
  wire lite_min_assert_sftrst;
  wire lite_min_count0;
  wire lite_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(lite_soft_reset_re),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__3 
       (.I0(p_in_d1_cdc_from),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1__0 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_soft_reset_re),
        .I2(lite_min_count0),
        .I3(lite_clear_sft_rst_hold),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized0
   (scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk);
  output scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_10
   (scndry_out,
    prmry_in,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;

  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_11
   (\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    \dmacr_i_reg[0] ,
    prmry_in,
    prmry_reset2_1,
    \dmacr_i_reg[2] ,
    halt_i_reg,
    reset_counts_reg,
    min_assert_sftrst,
    s_soft_reset_i,
    halt_i_reg_0,
    s2mm_dmacr,
    run_stop_d1_reg,
    s2mm_soft_reset,
    s2mm_axi2ip_wrce,
    \dmacr_i_reg[2]_0 ,
    assert_sftrst_d1,
    halt_i_reg_1,
    halt_i0,
    reset_counts_4,
    out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    s_axi_lite_aclk,
    m_axi_s2mm_aclk);
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output \dmacr_i_reg[0] ;
  output prmry_in;
  output prmry_reset2_1;
  output \dmacr_i_reg[2] ;
  output halt_i_reg;
  output reset_counts_reg;
  input min_assert_sftrst;
  input s_soft_reset_i;
  input halt_i_reg_0;
  input [0:0]s2mm_dmacr;
  input run_stop_d1_reg;
  input s2mm_soft_reset;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]\dmacr_i_reg[2]_0 ;
  input assert_sftrst_d1;
  input halt_i_reg_1;
  input halt_i0;
  input reset_counts_4;
  input out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input s_axi_lite_aclk;
  input m_axi_s2mm_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire assert_sftrst_d1;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire [0:0]\dmacr_i_reg[2]_0 ;
  wire halt_i0;
  wire halt_i_reg;
  wire halt_i_reg_0;
  wire halt_i_reg_1;
  wire m_axi_s2mm_aclk;
  wire min_assert_sftrst;
  wire out;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire prmry_reset2_1;
  wire reset_counts_4;
  wire reset_counts_reg;
  wire run_stop_d1_reg;
  wire [0:0]s2mm_axi2ip_wrce;
  wire [0:0]s2mm_dmacr;
  wire s2mm_hrd_resetn;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s2mm_hrd_resetn),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0 
       (.I0(s_soft_reset_i),
        .I1(s2mm_hrd_resetn),
        .I2(min_assert_sftrst),
        .O(prmry_in));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1__0 
       (.I0(s2mm_hrd_resetn),
        .O(prmry_reset2_1));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    \I_DMA_REGISTER/reset_counts_i_1__0 
       (.I0(reset_counts_4),
        .I1(s2mm_soft_reset),
        .I2(out),
        .I3(s2mm_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(reset_counts_reg));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    \dmacr_i[2]_i_1__0 
       (.I0(s2mm_soft_reset),
        .I1(s2mm_axi2ip_wrce),
        .I2(\dmacr_i_reg[2]_0 ),
        .I3(s2mm_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(\dmacr_i_reg[2] ));
  LUT5 #(
    .INIT(32'hAAAA0888)) 
    halt_i_i_1__0
       (.I0(prmry_in),
        .I1(halt_i_reg_1),
        .I2(halt_i_reg_0),
        .I3(s2mm_dmacr),
        .I4(halt_i0),
        .O(halt_i_reg));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    run_stop_d1_i_1__0
       (.I0(s2mm_dmacr),
        .I1(s_soft_reset_i),
        .I2(s2mm_hrd_resetn),
        .I3(min_assert_sftrst),
        .I4(run_stop_d1_reg),
        .I5(s2mm_soft_reset),
        .O(\dmacr_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    sig_s2mm_dm_prmry_resetn_inferred_i_1
       (.I0(min_assert_sftrst),
        .I1(s2mm_hrd_resetn),
        .I2(s_soft_reset_i),
        .I3(halt_i_reg_0),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_13
   (scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk);
  output scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_14
   (\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    scndry_out,
    SR,
    s_soft_reset_i_reg,
    min_assert_sftrst,
    prmry_min_assert_sftrst,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    prmry_min_count0,
    axis_min_assert_sftrst,
    m_axis_mm2s_aclk,
    m_axi_mm2s_aclk);
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output scndry_out;
  output [0:0]SR;
  output s_soft_reset_i_reg;
  input min_assert_sftrst;
  input prmry_min_assert_sftrst;
  input \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input prmry_min_count0;
  input axis_min_assert_sftrst;
  input m_axis_mm2s_aclk;
  input m_axi_mm2s_aclk;

  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ;
  wire [0:0]SR;
  wire axis_min_assert_sftrst;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire min_assert_sftrst;
  wire p_level_in_d1_cdc_from;
  wire prmry_min_assert_sftrst;
  wire prmry_min_count0;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_reg;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(axis_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAA8FFFFAAA8AAA8)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1 
       (.I0(min_assert_sftrst),
        .I1(scndry_out),
        .I2(prmry_min_assert_sftrst),
        .I3(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I4(s_soft_reset_i_d1),
        .I5(s_soft_reset_i),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ));
  LUT6 #(
    .INIT(64'h00FFFFFFF2F2F2F2)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .I2(prmry_min_count0),
        .I3(scndry_out),
        .I4(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I5(prmry_min_assert_sftrst),
        .O(s_soft_reset_i_reg));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1 
       (.I0(scndry_out),
        .I1(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I2(prmry_min_assert_sftrst),
        .I3(s_soft_reset_i_d1),
        .I4(s_soft_reset_i),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_17
   (scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk);
  output scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire m_axi_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_18
   (scndry_out,
    lite_min_assert_sftrst,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk);
  output scndry_out;
  input lite_min_assert_sftrst;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;

  wire lite_min_assert_sftrst;
  wire m_axi_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_20
   (scndry_out,
    prmry_in,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;

  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_21
   (\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    \dmacr_i_reg[0] ,
    prmry_in,
    prmry_reset2,
    \dmacr_i_reg[2] ,
    halt_i_reg,
    reset_counts_reg,
    min_assert_sftrst,
    s_soft_reset_i,
    halt_i_reg_0,
    mm2s_dmacr,
    stop,
    mm2s_soft_reset,
    mm2s_axi2ip_wrce,
    D,
    assert_sftrst_d1,
    halt_i_reg_1,
    halt_i0,
    reset_counts,
    out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk);
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output \dmacr_i_reg[0] ;
  output prmry_in;
  output prmry_reset2;
  output \dmacr_i_reg[2] ;
  output halt_i_reg;
  output reset_counts_reg;
  input min_assert_sftrst;
  input s_soft_reset_i;
  input halt_i_reg_0;
  input [0:0]mm2s_dmacr;
  input stop;
  input mm2s_soft_reset;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input assert_sftrst_d1;
  input halt_i_reg_1;
  input halt_i0;
  input reset_counts;
  input out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire assert_sftrst_d1;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire halt_i0;
  wire halt_i_reg;
  wire halt_i_reg_0;
  wire halt_i_reg_1;
  wire m_axi_mm2s_aclk;
  wire min_assert_sftrst;
  wire [0:0]mm2s_axi2ip_wrce;
  wire [0:0]mm2s_dmacr;
  wire mm2s_hrd_resetn;
  wire mm2s_soft_reset;
  wire out;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire prmry_reset2;
  wire reset_counts;
  wire reset_counts_reg;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire stop;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(mm2s_hrd_resetn),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1 
       (.I0(s_soft_reset_i),
        .I1(mm2s_hrd_resetn),
        .I2(min_assert_sftrst),
        .O(prmry_in));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1 
       (.I0(mm2s_hrd_resetn),
        .O(prmry_reset2));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    \I_DMA_REGISTER/reset_counts_i_1 
       (.I0(reset_counts),
        .I1(mm2s_soft_reset),
        .I2(out),
        .I3(mm2s_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(reset_counts_reg));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    \dmacr_i[2]_i_1 
       (.I0(mm2s_soft_reset),
        .I1(mm2s_axi2ip_wrce),
        .I2(D),
        .I3(mm2s_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(\dmacr_i_reg[2] ));
  LUT5 #(
    .INIT(32'hAAAA0888)) 
    halt_i_i_1
       (.I0(prmry_in),
        .I1(halt_i_reg_1),
        .I2(halt_i_reg_0),
        .I3(mm2s_dmacr),
        .I4(halt_i0),
        .O(halt_i_reg));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    run_stop_d1_i_1
       (.I0(mm2s_dmacr),
        .I1(s_soft_reset_i),
        .I2(mm2s_hrd_resetn),
        .I3(min_assert_sftrst),
        .I4(stop),
        .I5(mm2s_soft_reset),
        .O(\dmacr_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    sig_mm2s_dm_prmry_resetn_inferred_i_1
       (.I0(min_assert_sftrst),
        .I1(mm2s_hrd_resetn),
        .I2(s_soft_reset_i),
        .I3(halt_i_reg_0),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_4
   (\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    scndry_out,
    SR,
    s_soft_reset_i_reg,
    min_assert_sftrst,
    prmry_min_assert_sftrst,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    prmry_min_count0,
    axis_min_assert_sftrst,
    s_axis_s2mm_aclk,
    m_axi_s2mm_aclk);
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output scndry_out;
  output [0:0]SR;
  output s_soft_reset_i_reg;
  input min_assert_sftrst;
  input prmry_min_assert_sftrst;
  input \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input prmry_min_count0;
  input axis_min_assert_sftrst;
  input s_axis_s2mm_aclk;
  input m_axi_s2mm_aclk;

  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ;
  wire [0:0]SR;
  wire axis_min_assert_sftrst;
  wire m_axi_s2mm_aclk;
  wire min_assert_sftrst;
  wire p_level_in_d1_cdc_from;
  wire prmry_min_assert_sftrst;
  wire prmry_min_count0;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_reg;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(axis_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAA8FFFFAAA8AAA8)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1__0 
       (.I0(min_assert_sftrst),
        .I1(scndry_out),
        .I2(prmry_min_assert_sftrst),
        .I3(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I4(s_soft_reset_i_d1),
        .I5(s_soft_reset_i),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ));
  LUT6 #(
    .INIT(64'h00FFFFFFF2F2F2F2)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1__0 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .I2(prmry_min_count0),
        .I3(scndry_out),
        .I4(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I5(prmry_min_assert_sftrst),
        .O(s_soft_reset_i_reg));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1__0 
       (.I0(scndry_out),
        .I1(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I2(prmry_min_assert_sftrst),
        .I3(s_soft_reset_i_d1),
        .I4(s_soft_reset_i),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_7
   (scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk);
  output scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized0_8
   (scndry_out,
    lite_min_assert_sftrst,
    s_axi_lite_aclk,
    m_axi_s2mm_aclk);
  output scndry_out;
  input lite_min_assert_sftrst;
  input s_axi_lite_aclk;
  input m_axi_s2mm_aclk;

  wire lite_min_assert_sftrst;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized1
   (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ,
    SR,
    m_axi_s2mm_aclk,
    scndry_reset2,
    s_axis_s2mm_aclk,
    d_tready_before_fsync_clr_flag1,
    out,
    s2mm_dmasr_halted_s,
    s2mm_prmtr_updt_complete);
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input d_tready_before_fsync_clr_flag1;
  input out;
  input s2mm_dmasr_halted_s;
  input s2mm_prmtr_updt_complete;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  wire [0:0]SR;
  wire d_tready_before_fsync_clr_flag1;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s2mm_dmasr_halted_s;
  wire s2mm_prmtr_updt_complete;
  wire s2mm_prmtr_updt_complete_s;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_reset2;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(s2mm_prmtr_updt_complete_s),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__15 
       (.I0(p_in_d1_cdc_from),
        .I1(s2mm_prmtr_updt_complete),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(scndry_reset2));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_i_1 
       (.I0(s2mm_prmtr_updt_complete_s),
        .I1(d_tready_before_fsync_clr_flag1),
        .I2(out),
        .I3(s2mm_dmasr_halted_s),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized1_58
   (s2mm_cdc2dmac_fsync,
    s2mm_valid_frame_sync_cmb,
    scndry_reset2,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk,
    s2mm_valid_video_prmtrs,
    s_fsync_d1,
    s_fsync_d2);
  output s2mm_cdc2dmac_fsync;
  output s2mm_valid_frame_sync_cmb;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input s2mm_valid_video_prmtrs;
  input s_fsync_d1;
  input s_fsync_d2;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s2mm_cdc2dmac_fsync;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire s_axis_s2mm_aclk;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_reset2;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_i_1 
       (.I0(s2mm_cdc2dmac_fsync),
        .I1(s2mm_valid_video_prmtrs),
        .O(s2mm_valid_frame_sync_cmb));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(s2mm_cdc2dmac_fsync),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(scndry_reset2));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__13 
       (.I0(p_in_d1_cdc_from),
        .I1(s_fsync_d1),
        .I2(s_fsync_d2),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized1_59
   (s2mm_fsync_out_i,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ,
    SR,
    m_axi_s2mm_aclk,
    scndry_reset2,
    s_axis_s2mm_aclk,
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ,
    s2mm_dmac2cdc_fsync_out);
  output s2mm_fsync_out_i;
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ;
  input s2mm_dmac2cdc_fsync_out;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_fsync_out_i;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_reset2;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(s2mm_fsync_out_i),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__16 
       (.I0(p_in_d1_cdc_from),
        .I1(s2mm_dmac2cdc_fsync_out),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(scndry_reset2));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_i_1 
       (.I0(s2mm_fsync_out_i),
        .I1(\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized1_60
   (p_in_d1_cdc_from,
    s2mm_packet_sof,
    scndry_reset2,
    prmry_in_xored,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk);
  output p_in_d1_cdc_from;
  output s2mm_packet_sof;
  input scndry_reset2;
  input prmry_in_xored;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s2mm_packet_sof;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_reset2;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(s2mm_packet_sof),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized1_61
   (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ,
    D,
    scndry_reset2,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk,
    s2mm_fsync_out_i,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ,
    Q,
    done_vsize_counter15_out,
    minusOp);
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  output [12:0]D;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input s2mm_fsync_out_i;
  input [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  input [0:0]Q;
  input done_vsize_counter15_out;
  input [11:0]minusOp;

  wire [12:0]D;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  wire [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire done_vsize_counter15_out;
  wire m_axi_s2mm_aclk;
  wire [11:0]minusOp;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s2mm_fsync_out_i;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_reset2;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(scndry_reset2));
  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__10 
       (.I0(p_in_d1_cdc_from),
        .I1(s2mm_fsync_out_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(SR));
  LUT4 #(
    .INIT(16'h888B)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[0]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [0]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(Q),
        .I3(done_vsize_counter15_out),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[10]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [10]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp[9]),
        .I3(done_vsize_counter15_out),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[11]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [11]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp[10]),
        .I3(done_vsize_counter15_out),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_3 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [12]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp[11]),
        .I3(done_vsize_counter15_out),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[1]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [1]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp[0]),
        .I3(done_vsize_counter15_out),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[2]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [2]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp[1]),
        .I3(done_vsize_counter15_out),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[3]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [3]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp[2]),
        .I3(done_vsize_counter15_out),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [4]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp[3]),
        .I3(done_vsize_counter15_out),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[5]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [5]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp[4]),
        .I3(done_vsize_counter15_out),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[6]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [6]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp[5]),
        .I3(done_vsize_counter15_out),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[7]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [7]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp[6]),
        .I3(done_vsize_counter15_out),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [8]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp[7]),
        .I3(done_vsize_counter15_out),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[9]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [9]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp[8]),
        .I3(done_vsize_counter15_out),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized1_65
   (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ,
    halt_i0,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ,
    E,
    s_axis_cmd_tvalid_reg,
    \FSM_sequential_dmacntrl_cs_reg[0] ,
    write_cmnd_cmb,
    D,
    \dmacr_i_reg[0] ,
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ,
    prmry_resetn_i_reg,
    \VFLIP_DISABLE.dm_address_reg[31] ,
    \FSM_sequential_dmacntrl_cs_reg[0]_0 ,
    \dmacr_i_reg[0]_0 ,
    \FSM_sequential_dmacntrl_cs_reg[0]_1 ,
    scndry_reset2,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk,
    s2mm_soft_reset,
    soft_reset_d1,
    halt_i_reg,
    run_stop_d1,
    s2mm_dmacr,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    ch2_delay_cnt_en,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ,
    s2mm_packet_sof,
    fsize_mismatch_err_flag_int,
    ch2_irqthresh_decr_mask_sig,
    \FSM_sequential_dmacntrl_cs_reg[0]_2 ,
    \FSM_sequential_dmacntrl_cs_reg[0]_3 ,
    dmacntrl_cs,
    \FSM_sequential_dmacntrl_cs_reg[2] ,
    \vert_count_reg[0] ,
    out,
    frame_sync_reg,
    s2mm_halt,
    \FSM_sequential_dmacntrl_cs_reg[1] ,
    Q,
    \vert_count_reg[12] ,
    minusOp,
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ,
    mstr_reverse_order,
    valid_frame_sync_d2,
    s2mm_fsync_out_m_d1,
    s2mm_fsync_out_m_i,
    s2mm_cdc2dmac_fsync,
    CO,
    \VFLIP_DISABLE.dm_address_reg[31]_0 ,
    \VFLIP_DISABLE.dm_address_reg[31]_1 ,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_1 );
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  output halt_i0;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ;
  output [0:0]E;
  output [0:0]s_axis_cmd_tvalid_reg;
  output \FSM_sequential_dmacntrl_cs_reg[0] ;
  output write_cmnd_cmb;
  output [12:0]D;
  output \dmacr_i_reg[0] ;
  output \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ;
  output [0:0]\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ;
  output prmry_resetn_i_reg;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[31] ;
  output \FSM_sequential_dmacntrl_cs_reg[0]_0 ;
  output \dmacr_i_reg[0]_0 ;
  output \FSM_sequential_dmacntrl_cs_reg[0]_1 ;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input s2mm_soft_reset;
  input soft_reset_d1;
  input halt_i_reg;
  input run_stop_d1;
  input [1:0]s2mm_dmacr;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  input ch2_delay_cnt_en;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ;
  input s2mm_packet_sof;
  input fsize_mismatch_err_flag_int;
  input ch2_irqthresh_decr_mask_sig;
  input \FSM_sequential_dmacntrl_cs_reg[0]_2 ;
  input \FSM_sequential_dmacntrl_cs_reg[0]_3 ;
  input [2:0]dmacntrl_cs;
  input \FSM_sequential_dmacntrl_cs_reg[2] ;
  input \vert_count_reg[0] ;
  input out;
  input frame_sync_reg;
  input s2mm_halt;
  input \FSM_sequential_dmacntrl_cs_reg[1] ;
  input [0:0]Q;
  input [12:0]\vert_count_reg[12] ;
  input [11:0]minusOp;
  input [0:0]\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  input mstr_reverse_order;
  input valid_frame_sync_d2;
  input s2mm_fsync_out_m_d1;
  input s2mm_fsync_out_m_i;
  input s2mm_cdc2dmac_fsync;
  input [0:0]CO;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[31]_0 ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[31]_1 ;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_1 ;

  wire [0:0]CO;
  wire [12:0]D;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ;
  wire [0:0]\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  wire [0:0]E;
  wire \FSM_sequential_dmacntrl_cs[0]_i_2__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_4_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs_reg[0] ;
  wire \FSM_sequential_dmacntrl_cs_reg[0]_0 ;
  wire \FSM_sequential_dmacntrl_cs_reg[0]_1 ;
  wire \FSM_sequential_dmacntrl_cs_reg[0]_2 ;
  wire \FSM_sequential_dmacntrl_cs_reg[0]_3 ;
  wire \FSM_sequential_dmacntrl_cs_reg[1] ;
  wire \FSM_sequential_dmacntrl_cs_reg[2] ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_1 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ;
  wire [0:0]\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \VFLIP_DISABLE.dm_address[19]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_6__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_3 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[31] ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[31]_0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[31]_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_3 ;
  wire ch2_delay_cnt_en;
  wire ch2_irqthresh_decr_mask_sig;
  wire [2:0]dmacntrl_cs;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[0]_0 ;
  wire frame_sync_reg;
  wire fsize_mismatch_err_flag_int;
  wire halt_i0;
  wire halt_i_reg;
  wire m_axi_s2mm_aclk;
  wire [11:0]minusOp;
  wire mstr_reverse_order;
  wire out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_resetn_i_reg;
  wire run_stop_d1;
  wire s2mm_cdc2dmac_fsync;
  wire [1:0]s2mm_dmacr;
  wire s2mm_fsize_mismatch_err_flag;
  wire s2mm_fsync_out_m_d1;
  wire s2mm_fsync_out_m_i;
  wire s2mm_halt;
  wire s2mm_packet_sof;
  wire s2mm_soft_reset;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_reset2;
  wire soft_reset_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;
  wire valid_frame_sync_d2;
  wire \vert_count_reg[0] ;
  wire [12:0]\vert_count_reg[12] ;
  wire write_cmnd_cmb;
  wire [3:3]\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEBEEE)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_1 
       (.I0(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ),
        .I1(mstr_reverse_order),
        .I2(s2mm_dmacr[1]),
        .I3(valid_frame_sync_d2),
        .I4(fsize_mismatch_err_flag_int),
        .I5(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \FSM_sequential_dmacntrl_cs[0]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[0]_i_2__0_n_0 ),
        .I1(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ),
        .I2(\FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0 ),
        .I3(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h30303030000022FF)) 
    \FSM_sequential_dmacntrl_cs[0]_i_2__0 
       (.I0(s2mm_dmacr[0]),
        .I1(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I2(\FSM_sequential_dmacntrl_cs_reg[2] ),
        .I3(dmacntrl_cs[1]),
        .I4(dmacntrl_cs[0]),
        .I5(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFFFFFDDD0000)) 
    \FSM_sequential_dmacntrl_cs[1]_i_1 
       (.I0(\dmacr_i_reg[0] ),
        .I1(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ),
        .I2(\FSM_sequential_dmacntrl_cs[1]_i_4_n_0 ),
        .I3(s2mm_dmacr[0]),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0 ),
        .I5(dmacntrl_cs[1]),
        .O(\dmacr_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \FSM_sequential_dmacntrl_cs[1]_i_2__0 
       (.I0(s2mm_dmacr[0]),
        .I1(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I2(dmacntrl_cs[0]),
        .I3(dmacntrl_cs[1]),
        .I4(dmacntrl_cs[2]),
        .O(\dmacr_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h0000F080)) 
    \FSM_sequential_dmacntrl_cs[1]_i_3 
       (.I0(dmacntrl_cs[1]),
        .I1(\vert_count_reg[0] ),
        .I2(dmacntrl_cs[0]),
        .I3(dmacntrl_cs[2]),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \FSM_sequential_dmacntrl_cs[1]_i_4 
       (.I0(dmacntrl_cs[0]),
        .I1(frame_sync_reg),
        .I2(s2mm_fsize_mismatch_err_flag),
        .I3(s2mm_halt),
        .I4(\FSM_sequential_dmacntrl_cs_reg[1] ),
        .I5(s2mm_soft_reset),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF000000)) 
    \FSM_sequential_dmacntrl_cs[2]_i_1 
       (.I0(dmacntrl_cs[0]),
        .I1(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I2(\FSM_sequential_dmacntrl_cs_reg[2] ),
        .I3(write_cmnd_cmb),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0 ),
        .I5(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_2__0 
       (.I0(s2mm_soft_reset),
        .I1(\FSM_sequential_dmacntrl_cs_reg[1] ),
        .I2(s2mm_halt),
        .I3(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I4(fsize_mismatch_err_flag_int),
        .I5(frame_sync_reg),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0202FFFFFFFFFF02)) 
    \FSM_sequential_dmacntrl_cs[2]_i_4__0 
       (.I0(\FSM_sequential_dmacntrl_cs_reg[0]_2 ),
        .I1(\FSM_sequential_dmacntrl_cs_reg[0]_3 ),
        .I2(s2mm_fsize_mismatch_err_flag),
        .I3(dmacntrl_cs[0]),
        .I4(dmacntrl_cs[1]),
        .I5(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_9 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I1(fsize_mismatch_err_flag_int),
        .O(s2mm_fsize_mismatch_err_flag));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(scndry_reset2));
  LUT3 #(
    .INIT(8'h56)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__9 
       (.I0(p_in_d1_cdc_from),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_1 ),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1 
       (.I0(s2mm_fsync_out_m_d1),
        .I1(out),
        .I2(fsize_mismatch_err_flag_int),
        .I3(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ));
  LUT6 #(
    .INIT(64'h808880888088A0A8)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ),
        .I1(ch2_delay_cnt_en),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ),
        .I3(s2mm_packet_sof),
        .I4(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I5(fsize_mismatch_err_flag_int),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_i_1 
       (.I0(fsize_mismatch_err_flag_int),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ),
        .I3(ch2_irqthresh_decr_mask_sig),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0 
       (.I0(\FSM_sequential_dmacntrl_cs_reg[0] ),
        .I1(out),
        .O(prmry_resetn_i_reg));
  LUT6 #(
    .INIT(64'h00000020FFFFFFFF)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2 
       (.I0(dmacntrl_cs[0]),
        .I1(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I2(dmacntrl_cs[1]),
        .I3(dmacntrl_cs[2]),
        .I4(\vert_count_reg[0] ),
        .I5(out),
        .O(\FSM_sequential_dmacntrl_cs_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1__0 
       (.I0(\vert_count_reg[0] ),
        .I1(dmacntrl_cs[2]),
        .I2(dmacntrl_cs[1]),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I4(dmacntrl_cs[0]),
        .O(write_cmnd_cmb));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEEEFEF)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_1 
       (.I0(fsize_mismatch_err_flag_int),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(s2mm_fsync_out_m_i),
        .I3(s2mm_halt),
        .I4(out),
        .I5(s2mm_cdc2dmac_fsync),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_2__0 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [3]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\VFLIP_DISABLE.dm_address_reg[31]_1 [3]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_3__0 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [2]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\VFLIP_DISABLE.dm_address_reg[31]_1 [2]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_4__0 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [1]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\VFLIP_DISABLE.dm_address_reg[31]_1 [1]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_5__0 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [0]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\VFLIP_DISABLE.dm_address_reg[31]_1 [0]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_2__0 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [7]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\VFLIP_DISABLE.dm_address_reg[31]_1 [7]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_3__0 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [6]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\VFLIP_DISABLE.dm_address_reg[31]_1 [6]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_4__0 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [5]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\VFLIP_DISABLE.dm_address_reg[31]_1 [5]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_5__0 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [4]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\VFLIP_DISABLE.dm_address_reg[31]_1 [4]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_2__0 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [11]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\VFLIP_DISABLE.dm_address_reg[31]_1 [11]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_3__0 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [10]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\VFLIP_DISABLE.dm_address_reg[31]_1 [10]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_4__0 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [9]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\VFLIP_DISABLE.dm_address_reg[31]_1 [9]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_5__0 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [8]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\VFLIP_DISABLE.dm_address_reg[31]_1 [8]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h00240020)) 
    \VFLIP_DISABLE.dm_address[31]_i_1__0 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[0]),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I4(s2mm_dmacr[0]),
        .O(E));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_3__0 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [15]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\VFLIP_DISABLE.dm_address_reg[31]_1 [15]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_4__0 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [14]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\VFLIP_DISABLE.dm_address_reg[31]_1 [14]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_5__0 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [13]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\VFLIP_DISABLE.dm_address_reg[31]_1 [13]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_6__0 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [12]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\VFLIP_DISABLE.dm_address_reg[31]_1 [12]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_6__0_n_0 ));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[19]_i_1__0 
       (.CI(CO),
        .CO({\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\VFLIP_DISABLE.dm_address_reg[31] [3:0]),
        .S({\VFLIP_DISABLE.dm_address[19]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_5__0_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[23]_i_1__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\VFLIP_DISABLE.dm_address_reg[31] [7:4]),
        .S({\VFLIP_DISABLE.dm_address[23]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_5__0_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[27]_i_1__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\VFLIP_DISABLE.dm_address_reg[31] [11:8]),
        .S({\VFLIP_DISABLE.dm_address[27]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_5__0_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[31]_i_2__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_0 ),
        .CO({\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2__0_CO_UNCONNECTED [3],\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\VFLIP_DISABLE.dm_address_reg[31] [15:12]),
        .S({\VFLIP_DISABLE.dm_address[31]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_5__0_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_6__0_n_0 }));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    halt_i_i_2__0
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I1(s2mm_soft_reset),
        .I2(soft_reset_d1),
        .I3(halt_i_reg),
        .I4(run_stop_d1),
        .I5(s2mm_dmacr[0]),
        .O(halt_i0));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \vert_count[0]_i_1__0 
       (.I0(Q),
        .I1(\dmacr_i_reg[0] ),
        .I2(\vert_count_reg[12] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[10]_i_1 
       (.I0(minusOp[9]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\vert_count_reg[12] [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[11]_i_1 
       (.I0(minusOp[10]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\vert_count_reg[12] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h0000103000001000)) 
    \vert_count[12]_i_1 
       (.I0(\vert_count_reg[0] ),
        .I1(dmacntrl_cs[2]),
        .I2(dmacntrl_cs[1]),
        .I3(dmacntrl_cs[0]),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I5(s2mm_dmacr[0]),
        .O(s_axis_cmd_tvalid_reg));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[12]_i_2__0 
       (.I0(minusOp[11]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\vert_count_reg[12] [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[1]_i_1 
       (.I0(minusOp[0]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\vert_count_reg[12] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[2]_i_1 
       (.I0(minusOp[1]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\vert_count_reg[12] [2]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[3]_i_1 
       (.I0(minusOp[2]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\vert_count_reg[12] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[4]_i_1 
       (.I0(minusOp[3]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\vert_count_reg[12] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[5]_i_1 
       (.I0(minusOp[4]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\vert_count_reg[12] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[6]_i_1 
       (.I0(minusOp[5]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\vert_count_reg[12] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[7]_i_1 
       (.I0(minusOp[6]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\vert_count_reg[12] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[8]_i_1 
       (.I0(minusOp[7]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\vert_count_reg[12] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[9]_i_1 
       (.I0(minusOp[8]),
        .I1(\dmacr_i_reg[0] ),
        .I2(\vert_count_reg[12] [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized1_66
   (mm2s_fsync_out_i,
    all_lines_xfred,
    all_lines_xfred_0,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    m_axi_mm2s_aclk,
    SR,
    m_axis_mm2s_aclk,
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ,
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ,
    mm2s_dmac2cdc_fsync_out);
  output mm2s_fsync_out_i;
  output all_lines_xfred;
  output all_lines_xfred_0;
  input [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input m_axis_mm2s_aclk;
  input \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ;
  input \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ;
  input mm2s_dmac2cdc_fsync_out;

  wire [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ;
  wire \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ;
  wire [0:0]SR;
  wire all_lines_xfred;
  wire all_lines_xfred_0;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_dmac2cdc_fsync_out;
  wire mm2s_fsync_out_i;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(mm2s_fsync_out_i),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__14 
       (.I0(p_in_d1_cdc_from),
        .I1(mm2s_dmac2cdc_fsync_out),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ),
        .O(all_lines_xfred));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ),
        .O(all_lines_xfred_0));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized1_67
   (p_in_d1_cdc_from,
    mm2s_packet_sof,
    SR,
    prmry_in_xored,
    m_axis_mm2s_aclk,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ,
    m_axi_mm2s_aclk);
  output p_in_d1_cdc_from;
  output mm2s_packet_sof;
  input [0:0]SR;
  input prmry_in_xored;
  input m_axis_mm2s_aclk;
  input [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  input m_axi_mm2s_aclk;

  wire [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_packet_sof;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(mm2s_packet_sof),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized1_77
   (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ,
    mm2s_axi2ip_wrce,
    \dmacr_i_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    D,
    mm2s_prmry_resetn,
    mm2s_soft_reset,
    stop,
    mm2s_dmacr,
    mm2s_ioc_irq_set,
    out,
    prepare_wrce_d1,
    lite_wr_addr_phase_finished_data_phase_started,
    wvalid,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] ,
    ioc_irq_reg,
    ch1_dly_irq_set,
    dly_irq_reg);
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ;
  output [6:0]mm2s_axi2ip_wrce;
  output \dmacr_i_reg[2] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input [10:0]D;
  input mm2s_prmry_resetn;
  input mm2s_soft_reset;
  input stop;
  input [1:0]mm2s_dmacr;
  input mm2s_ioc_irq_set;
  input [5:0]out;
  input prepare_wrce_d1;
  input lite_wr_addr_phase_finished_data_phase_started;
  input wvalid;
  input \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] ;
  input ioc_irq_reg;
  input ch1_dly_irq_set;
  input dly_irq_reg;

  wire [10:0]D;
  wire \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ;
  wire [0:0]SR;
  wire ch1_dly_irq_set;
  wire dly_irq_reg;
  wire \dmacr_i[0]_i_2_n_0 ;
  wire \dmacr_i[1]_i_2_n_0 ;
  wire \dmacr_i_reg[2] ;
  wire ioc_irq_reg;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire m_axi_mm2s_aclk;
  wire [6:0]mm2s_axi2ip_wrce;
  wire [1:0]mm2s_dmacr;
  wire mm2s_ioc_irq_set;
  wire mm2s_prmry_resetn;
  wire mm2s_soft_reset;
  wire [5:0]out;
  wire p_in_d1_cdc_from;
  wire prepare_wrce_d1;
  wire prepare_wrce_pulse_mm2s;
  wire prmry_in_xored;
  wire prmry_reset2;
  wire \ptr_ref_i[4]_i_2_n_0 ;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;
  wire stop;
  wire wvalid;

  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1 
       (.I0(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[3]),
        .I4(prepare_wrce_pulse_mm2s),
        .I5(out[5]),
        .O(mm2s_axi2ip_wrce[5]));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ),
        .I4(mm2s_prmry_resetn),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2 
       (.I0(D[6]),
        .I1(D[7]),
        .I2(D[8]),
        .I3(D[9]),
        .I4(D[10]),
        .I5(mm2s_axi2ip_wrce[0]),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(prepare_wrce_pulse_mm2s),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__7 
       (.I0(p_in_d1_cdc_from),
        .I1(prepare_wrce_d1),
        .I2(lite_wr_addr_phase_finished_data_phase_started),
        .I3(wvalid),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(prmry_reset2));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_1 
       (.I0(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[3]),
        .I4(prepare_wrce_pulse_mm2s),
        .I5(out[5]),
        .O(mm2s_axi2ip_wrce[6]));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/dly_irq_i_1 
       (.I0(D[2]),
        .I1(mm2s_axi2ip_wrce[1]),
        .I2(ch1_dly_irq_set),
        .I3(dly_irq_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/ioc_irq_i_1 
       (.I0(D[1]),
        .I1(mm2s_axi2ip_wrce[1]),
        .I2(mm2s_ioc_irq_set),
        .I3(ioc_irq_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    dma_interr_i_2
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[4]),
        .I3(\dmacr_i[1]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[1]));
  LUT3 #(
    .INIT(8'h20)) 
    \dmacr_i[0]_i_1 
       (.I0(\dmacr_i[0]_i_2_n_0 ),
        .I1(mm2s_soft_reset),
        .I2(mm2s_prmry_resetn),
        .O(\dmacr_i_reg[2] ));
  LUT6 #(
    .INIT(64'h0000454045404540)) 
    \dmacr_i[0]_i_2 
       (.I0(stop),
        .I1(D[0]),
        .I2(mm2s_axi2ip_wrce[0]),
        .I3(mm2s_dmacr[0]),
        .I4(mm2s_ioc_irq_set),
        .I5(mm2s_dmacr[1]),
        .O(\dmacr_i[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \dmacr_i[1]_i_1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[4]),
        .I3(\dmacr_i[1]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \dmacr_i[1]_i_2 
       (.I0(out[3]),
        .I1(prepare_wrce_pulse_mm2s),
        .I2(out[5]),
        .I3(out[1]),
        .O(\dmacr_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    prmtr_updt_complete_i_i_1
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[4]),
        .I3(\dmacr_i[1]_i_2_n_0 ),
        .I4(mm2s_dmacr[0]),
        .I5(mm2s_prmry_resetn),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \ptr_ref_i[4]_i_1 
       (.I0(out[3]),
        .I1(out[4]),
        .I2(\ptr_ref_i[4]_i_2_n_0 ),
        .I3(out[0]),
        .I4(out[1]),
        .I5(out[2]),
        .O(mm2s_axi2ip_wrce[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ptr_ref_i[4]_i_2 
       (.I0(prepare_wrce_pulse_mm2s),
        .I1(out[5]),
        .O(\ptr_ref_i[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \reg_module_hsize[15]_i_1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[4]),
        .I3(\dmacr_i[1]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[4]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \reg_module_vsize[12]_i_1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[4]),
        .I3(\dmacr_i[1]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[3]));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized1_78
   (irqdelay_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ,
    irqthresh_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ,
    \dmacr_i_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ,
    s2mm_axi2ip_wrce,
    SR,
    s_axi_lite_aclk,
    prmry_reset2_0,
    m_axi_s2mm_aclk,
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 ,
    s2mm_dmacr,
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_1 ,
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0_0 ,
    s2mm_prmry_resetn,
    s2mm_soft_reset,
    \dmacr_i_reg[0] ,
    s2mm_ioc_irq_set,
    out,
    prepare_wrce_d1,
    lite_wr_addr_phase_finished_data_phase_started,
    wvalid,
    fsize_mismatch_err,
    s2mm_fsize_more_or_sof_late,
    s2mm_dma_interr_set_minus_frame_errors,
    dma_interr_reg,
    \GEN_FOR_FLUSH.fsize_err_reg ,
    lsize_mismatch_err,
    lsize_err_reg,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    ioc_irq_reg,
    ch2_dly_irq_set,
    dly_irq_reg,
    lsize_more_mismatch_err,
    lsize_more_err_reg);
  output irqdelay_wren_i0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ;
  output irqthresh_wren_i0;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ;
  output \dmacr_i_reg[2] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  output [5:0]s2mm_axi2ip_wrce;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2_0;
  input m_axi_s2mm_aclk;
  input [23:0]\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 ;
  input [17:0]s2mm_dmacr;
  input \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_1 ;
  input \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0_0 ;
  input s2mm_prmry_resetn;
  input s2mm_soft_reset;
  input \dmacr_i_reg[0] ;
  input s2mm_ioc_irq_set;
  input [5:0]out;
  input prepare_wrce_d1;
  input lite_wr_addr_phase_finished_data_phase_started;
  input wvalid;
  input fsize_mismatch_err;
  input s2mm_fsize_more_or_sof_late;
  input s2mm_dma_interr_set_minus_frame_errors;
  input dma_interr_reg;
  input \GEN_FOR_FLUSH.fsize_err_reg ;
  input lsize_mismatch_err;
  input lsize_err_reg;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  input ioc_irq_reg;
  input ch2_dly_irq_set;
  input dly_irq_reg;
  input lsize_more_mismatch_err;
  input lsize_more_err_reg;

  wire [23:0]\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_1 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5__0_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5__0_n_0 ;
  wire \GEN_FOR_FLUSH.fsize_err_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  wire [0:0]SR;
  wire ch2_dly_irq_set;
  wire dly_irq_reg;
  wire dma_interr_reg;
  wire \dmacr_i[0]_i_2__0_n_0 ;
  wire \dmacr_i[1]_i_2__0_n_0 ;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire fsize_mismatch_err;
  wire ioc_irq_reg;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire lsize_err_reg;
  wire lsize_mismatch_err;
  wire lsize_more_err_reg;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire p_in_d1_cdc_from;
  wire prepare_wrce_d1;
  wire prepare_wrce_pulse_s2mm;
  wire prmry_in_xored;
  wire prmry_reset2_0;
  wire \reg_module_vsize[12]_i_2_n_0 ;
  wire [5:0]s2mm_axi2ip_wrce;
  wire s2mm_dma_interr_set_minus_frame_errors;
  wire [17:0]s2mm_dmacr;
  wire s2mm_fsize_more_or_sof_late;
  wire s2mm_ioc_irq_set;
  wire s2mm_prmry_resetn;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;
  wire wvalid;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_1 
       (.I0(out[2]),
        .I1(out[5]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\dmacr_i[1]_i_2__0_n_0 ),
        .O(s2mm_axi2ip_wrce[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\reg_module_vsize[12]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[4]));
  LUT6 #(
    .INIT(64'hF6FFFFF6F0F0F0F0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [16]),
        .I1(s2mm_dmacr[10]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_n_0 ),
        .I3(s2mm_dmacr[11]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [17]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .O(irqdelay_wren_i0));
  LUT6 #(
    .INIT(64'hFEFFFEFEFEFEFEFE)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0 ),
        .I1(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0 ),
        .I2(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5__0_n_0 ),
        .I3(s2mm_dmacr[13]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [19]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h40F0F040)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [19]),
        .I1(s2mm_dmacr[13]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .I3(s2mm_dmacr[12]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [18]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h40F0F040)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [21]),
        .I1(s2mm_dmacr[15]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .I3(s2mm_dmacr[14]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [20]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h8CC8CCCCCCCC8CC8)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_1 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .I2(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [23]),
        .I3(s2mm_dmacr[17]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [22]),
        .I5(s2mm_dmacr[16]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h0002FFFF)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1__0 
       (.I0(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0 ),
        .I1(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [10]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [9]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [8]),
        .I4(s2mm_prmry_resetn),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [13]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [14]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [11]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [12]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [15]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF6FFFFF6F0F0F0F0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [8]),
        .I1(s2mm_dmacr[2]),
        .I2(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0_n_0 ),
        .I3(s2mm_dmacr[3]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [9]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .O(irqthresh_wren_i0));
  LUT6 #(
    .INIT(64'hFEFFFEFEFEFEFEFE)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0 
       (.I0(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0 ),
        .I1(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0 ),
        .I2(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5__0_n_0 ),
        .I3(s2mm_dmacr[5]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [11]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h40F0F040)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [11]),
        .I1(s2mm_dmacr[5]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .I3(s2mm_dmacr[4]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [10]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h40F0F040)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [13]),
        .I1(s2mm_dmacr[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .I3(s2mm_dmacr[6]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [12]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h8CC8CCCCCCCC8CC8)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5__0 
       (.I0(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .I2(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [15]),
        .I3(s2mm_dmacr[9]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [14]),
        .I5(s2mm_dmacr[8]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5__0_n_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(prmry_reset2_0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(prmry_reset2_0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(prmry_reset2_0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(prepare_wrce_pulse_s2mm),
        .R(prmry_reset2_0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__8 
       (.I0(p_in_d1_cdc_from),
        .I1(prepare_wrce_d1),
        .I2(lite_wr_addr_phase_finished_data_phase_started),
        .I3(wvalid),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(prmry_reset2_0));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_1__0 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(\reg_module_vsize[12]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[5]));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/GEN_FOR_FLUSH.fsize_err_i_1 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [2]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .I2(fsize_mismatch_err),
        .I3(\GEN_FOR_FLUSH.fsize_err_reg ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_1 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [4]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .I2(s2mm_fsize_more_or_sof_late),
        .I3(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/dly_irq_i_1__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [6]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .I2(ch2_dly_irq_set),
        .I3(dly_irq_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFF0)) 
    \I_DMA_REGISTER/dma_interr_i_1__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [1]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .I2(fsize_mismatch_err),
        .I3(s2mm_fsize_more_or_sof_late),
        .I4(s2mm_dma_interr_set_minus_frame_errors),
        .I5(dma_interr_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/ioc_irq_i_1__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [5]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .I2(s2mm_ioc_irq_set),
        .I3(ioc_irq_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/lsize_err_i_1 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [3]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .I2(lsize_mismatch_err),
        .I3(lsize_err_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/lsize_more_err_i_1 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [7]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .I2(lsize_more_mismatch_err),
        .I3(lsize_more_err_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    dma_interr_i_2__0
       (.I0(out[2]),
        .I1(out[5]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\dmacr_i[1]_i_2__0_n_0 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \dmacr_i[0]_i_1__0 
       (.I0(\dmacr_i[0]_i_2__0_n_0 ),
        .I1(s2mm_soft_reset),
        .I2(s2mm_prmry_resetn),
        .O(\dmacr_i_reg[2] ));
  LUT6 #(
    .INIT(64'h0000454045404540)) 
    \dmacr_i[0]_i_2__0 
       (.I0(\dmacr_i_reg[0] ),
        .I1(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_0 [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .I3(s2mm_dmacr[0]),
        .I4(s2mm_ioc_irq_set),
        .I5(s2mm_dmacr[1]),
        .O(\dmacr_i[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \dmacr_i[1]_i_1__0 
       (.I0(out[2]),
        .I1(out[5]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\dmacr_i[1]_i_2__0_n_0 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dmacr_i[1]_i_2__0 
       (.I0(out[3]),
        .I1(prepare_wrce_pulse_s2mm),
        .I2(out[4]),
        .O(\dmacr_i[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    prmtr_updt_complete_i_i_1__0
       (.I0(out[1]),
        .I1(out[0]),
        .I2(\reg_module_vsize[12]_i_2_n_0 ),
        .I3(s2mm_dmacr[0]),
        .I4(s2mm_prmry_resetn),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \ptr_ref_i[4]_i_1__0 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[5]),
        .I3(out[2]),
        .I4(\dmacr_i[1]_i_2__0_n_0 ),
        .O(s2mm_axi2ip_wrce[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \reg_module_hsize[15]_i_1__0 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(\reg_module_vsize[12]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \reg_module_vsize[12]_i_1__0 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(\reg_module_vsize[12]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \reg_module_vsize[12]_i_2 
       (.I0(out[2]),
        .I1(out[3]),
        .I2(prepare_wrce_pulse_s2mm),
        .I3(out[4]),
        .I4(out[5]),
        .O(\reg_module_vsize[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized2
   (mm2s_introut,
    prmry_reset2,
    mm2s_ip2axi_introut,
    m_axi_mm2s_aclk,
    SR,
    s_axi_lite_aclk);
  output mm2s_introut;
  input prmry_reset2;
  input mm2s_ip2axi_introut;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input s_axi_lite_aclk;

  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire mm2s_introut;
  wire mm2s_ip2axi_introut;
  wire p_level_in_d1_cdc_from;
  wire prmry_reset2;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(mm2s_introut),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_introut),
        .Q(p_level_in_d1_cdc_from),
        .R(prmry_reset2));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized2_76
   (s2mm_introut,
    prmry_reset2_0,
    s2mm_ip2axi_introut,
    m_axi_s2mm_aclk,
    SR,
    s_axi_lite_aclk);
  output s2mm_introut;
  input prmry_reset2_0;
  input s2mm_ip2axi_introut;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input s_axi_lite_aclk;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_reset2_0;
  wire s2mm_introut;
  wire s2mm_ip2axi_introut;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s2mm_introut),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_introut),
        .Q(p_level_in_d1_cdc_from),
        .R(prmry_reset2_0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized3
   (s2mm_dmasr_halted_s,
    SR,
    s2mm_dmasr,
    m_axi_s2mm_aclk,
    scndry_reset2,
    s_axis_s2mm_aclk);
  output s2mm_dmasr_halted_s;
  input [0:0]SR;
  input [0:0]s2mm_dmasr;
  input m_axi_s2mm_aclk;
  input scndry_reset2;
  input s_axis_s2mm_aclk;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire [0:0]s2mm_dmasr;
  wire s2mm_dmasr_halted_s;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s2mm_dmasr_halted_s),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmasr),
        .Q(p_level_in_d1_cdc_from),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized3_0
   (s2mm_fsize_more_or_sof_late,
    scndry_reset2,
    s2mm_fsize_more_or_sof_late_s,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk);
  output s2mm_fsize_more_or_sof_late;
  input scndry_reset2;
  input s2mm_fsize_more_or_sof_late_s;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s2mm_fsize_more_or_sof_late;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s2mm_fsize_more_or_sof_late),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_fsize_more_or_sof_late_s),
        .Q(p_level_in_d1_cdc_from),
        .R(scndry_reset2));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized3_62
   (mmap_not_finished_s,
    \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg ,
    SR,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axi_s2mm_aclk,
    scndry_reset2,
    s_axis_s2mm_aclk,
    s2mm_chnl_ready,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg ,
    s2mm_tuser_fsync_top2_out,
    delay_s2mm_fsync_core_till_mmap_done_flag,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0 );
  output mmap_not_finished_s;
  output \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg ;
  input [0:0]SR;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axi_s2mm_aclk;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input s2mm_chnl_ready;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg ;
  input s2mm_tuser_fsync_top2_out;
  input delay_s2mm_fsync_core_till_mmap_done_flag;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0 ;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0 ;
  wire [0:0]SR;
  wire delay_s2mm_fsync_core_till_mmap_done_flag;
  wire m_axi_s2mm_aclk;
  wire mmap_not_finished_s;
  wire p_level_in_d1_cdc_from;
  wire s2mm_chnl_ready;
  wire s2mm_tuser_fsync_top2_out;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(mmap_not_finished_s),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(SR));
  LUT6 #(
    .INIT(64'h0CCC400000000000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1 
       (.I0(s2mm_chnl_ready),
        .I1(mmap_not_finished_s),
        .I2(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg ),
        .I3(s2mm_tuser_fsync_top2_out),
        .I4(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I5(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0 ),
        .O(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized3_63
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    drop_fsync_d_pulse_gen_fsize_less_err,
    SR,
    s2mm_dmacr,
    m_axi_s2mm_aclk,
    scndry_reset2,
    s_axis_s2mm_aclk,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg ,
    delay_s2mm_fsync_core_till_mmap_done_flag,
    M_VALID,
    M_User,
    s_axis_s2mm_tuser_d1);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  output drop_fsync_d_pulse_gen_fsize_less_err;
  input [0:0]SR;
  input [0:0]s2mm_dmacr;
  input m_axi_s2mm_aclk;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg ;
  input delay_s2mm_fsync_core_till_mmap_done_flag;
  input M_VALID;
  input [0:0]M_User;
  input s_axis_s2mm_tuser_d1;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg ;
  wire [0:0]M_User;
  wire M_VALID;
  wire [0:0]SR;
  wire delay_s2mm_fsync_core_till_mmap_done_flag;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire [0:0]s2mm_dmacr;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tuser_d1;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr),
        .Q(p_level_in_d1_cdc_from),
        .R(SR));
  LUT5 #(
    .INIT(32'h00800000)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_i_1 
       (.I0(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I1(M_VALID),
        .I2(M_User),
        .I3(s_axis_s2mm_tuser_d1),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(drop_fsync_d_pulse_gen_fsize_less_err));
  LUT6 #(
    .INIT(64'h8888088888888888)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg ),
        .I1(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I2(M_VALID),
        .I3(M_User),
        .I4(s_axis_s2mm_tuser_d1),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized3_64
   (dm_halt_reg,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg ,
    s2mm_fsync_core,
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ,
    s_axis_s2mm_tready_i,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    fsize_mismatch_err_s10,
    SR,
    s2mm_halt,
    m_axi_s2mm_aclk,
    scndry_reset2,
    s_axis_s2mm_aclk,
    delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
    s2mm_fsync_int9_out,
    sig_last_reg_out_reg,
    fsize_err_to_dm_halt_flag,
    s2mm_fsize_mismatch_err_s,
    delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1,
    delay_s2mm_fsync_core_till_mmap_done_flag_d1,
    delay_s2mm_fsync_core_till_mmap_done_flag,
    s2mm_chnl_ready,
    s2mm_tuser_fsync_top2_out,
    run_stop_reg,
    mmap_not_finished_s,
    drop_fsync_d_pulse_gen_fsize_less_err_d1,
    fsize_mismatch_err_s1,
    s2mm_fsync_out_i,
    full,
    s2mm_strm_all_lines_rcvd);
  output dm_halt_reg;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg ;
  output s2mm_fsync_core;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ;
  output s_axis_s2mm_tready_i;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output fsize_mismatch_err_s10;
  input [0:0]SR;
  input s2mm_halt;
  input m_axi_s2mm_aclk;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  input s2mm_fsync_int9_out;
  input sig_last_reg_out_reg;
  input fsize_err_to_dm_halt_flag;
  input s2mm_fsize_mismatch_err_s;
  input delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1;
  input delay_s2mm_fsync_core_till_mmap_done_flag_d1;
  input delay_s2mm_fsync_core_till_mmap_done_flag;
  input s2mm_chnl_ready;
  input s2mm_tuser_fsync_top2_out;
  input run_stop_reg;
  input mmap_not_finished_s;
  input drop_fsync_d_pulse_gen_fsize_less_err_d1;
  input fsize_mismatch_err_s1;
  input s2mm_fsync_out_i;
  input full;
  input s2mm_strm_all_lines_rcvd;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_2_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ;
  wire [0:0]SR;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1;
  wire delay_s2mm_fsync_core_till_mmap_done_flag;
  wire delay_s2mm_fsync_core_till_mmap_done_flag_d1;
  wire dm_halt_reg;
  wire drop_fsync_d_pulse_gen_fsize_less_err_d1;
  wire fsize_err_to_dm_halt_flag;
  wire fsize_err_to_dm_halt_flag_ored;
  wire fsize_mismatch_err_s1;
  wire fsize_mismatch_err_s10;
  wire full;
  wire m_axi_s2mm_aclk;
  wire mmap_not_finished_s;
  wire p_level_in_d1_cdc_from;
  wire run_stop_reg;
  wire s2mm_chnl_ready;
  wire s2mm_fsize_mismatch_err_s;
  wire s2mm_fsync_core;
  wire s2mm_fsync_int9_out;
  wire s2mm_fsync_out_i;
  wire s2mm_halt;
  wire s2mm_strm_all_lines_rcvd;
  wire s2mm_tuser_fsync_top2_out;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_i;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;
  wire sig_last_reg_out_reg;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(dm_halt_reg),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_halt),
        .Q(p_level_in_d1_cdc_from),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_1 
       (.I0(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .I1(delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_2_n_0 ),
        .I3(delay_s2mm_fsync_core_till_mmap_done_flag_d1),
        .I4(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I5(s2mm_strm_all_lines_rcvd),
        .O(fsize_mismatch_err_s10));
  LUT6 #(
    .INIT(64'h5000400050005000)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_2 
       (.I0(fsize_err_to_dm_halt_flag_ored),
        .I1(s2mm_chnl_ready),
        .I2(s2mm_tuser_fsync_top2_out),
        .I3(run_stop_reg),
        .I4(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I5(mmap_not_finished_s),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_3 
       (.I0(fsize_err_to_dm_halt_flag),
        .I1(dm_halt_reg),
        .I2(drop_fsync_d_pulse_gen_fsize_less_err_d1),
        .I3(fsize_mismatch_err_s1),
        .O(fsize_err_to_dm_halt_flag_ored));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1 
       (.I0(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .I1(s2mm_fsync_int9_out),
        .I2(sig_last_reg_out_reg),
        .I3(fsize_err_to_dm_halt_flag),
        .I4(dm_halt_reg),
        .I5(s2mm_fsize_mismatch_err_s),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_i_1 
       (.I0(fsize_err_to_dm_halt_flag),
        .I1(drop_fsync_d_pulse_gen_fsize_less_err_d1),
        .I2(fsize_mismatch_err_s1),
        .I3(sig_last_reg_out_reg),
        .I4(dm_halt_reg),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \r0_out_sel_next_r[1]_i_2 
       (.I0(s2mm_fsync_out_i),
        .I1(dm_halt_reg),
        .I2(sig_last_reg_out_reg),
        .I3(full),
        .O(s_axis_s2mm_tready_i));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    s_fsync_d1_i_1
       (.I0(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .I1(delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_2_n_0 ),
        .I3(delay_s2mm_fsync_core_till_mmap_done_flag_d1),
        .I4(delay_s2mm_fsync_core_till_mmap_done_flag),
        .O(s2mm_fsync_core));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_last_skid_reg_i_1__0
       (.I0(dm_halt_reg),
        .I1(sig_last_reg_out_reg),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized3_68
   (mm2s_all_lines_xfred,
    scndry_reset2,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axis_mm2s_aclk,
    SR,
    m_axi_mm2s_aclk);
  output mm2s_all_lines_xfred;
  input scndry_reset2;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axis_mm2s_aclk;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_all_lines_xfred;
  wire p_level_in_d1_cdc_from;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(mm2s_all_lines_xfred),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(scndry_reset2));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized3_69
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    SR,
    mm2s_halt,
    m_axi_mm2s_aclk,
    scndry_reset2,
    m_axis_mm2s_aclk,
    mm2s_axis_resetn);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  input [0:0]SR;
  input mm2s_halt;
  input m_axi_mm2s_aclk;
  input scndry_reset2;
  input m_axis_mm2s_aclk;
  input mm2s_axis_resetn;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_axis_resetn;
  wire mm2s_halt;
  wire p_level_in_d1_cdc_from;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_halt),
        .Q(p_level_in_d1_cdc_from),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    areset_r_i_1
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I1(mm2s_axis_resetn),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_base_axi_vdma_0_0_cdc_sync__parameterized3_70
   (dwidth_fifo_pipe_empty_m,
    scndry_reset2,
    mm2s_dwidth_fifo_pipe_empty,
    m_axis_mm2s_aclk,
    SR,
    m_axi_mm2s_aclk);
  output dwidth_fifo_pipe_empty_m;
  input scndry_reset2;
  input mm2s_dwidth_fifo_pipe_empty;
  input m_axis_mm2s_aclk;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire [0:0]SR;
  wire dwidth_fifo_pipe_empty_m;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_dwidth_fifo_pipe_empty;
  wire p_level_in_d1_cdc_from;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(dwidth_fifo_pipe_empty_m),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_dwidth_fifo_pipe_empty),
        .Q(p_level_in_d1_cdc_from),
        .R(scndry_reset2));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f
   (fifo_full_p1,
    Q,
    sig_last_dbeat_reg,
    sig_s_ready_out_reg,
    sig_dqual_reg_full_reg,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_mstr2data_cmd_valid,
    sig_dqual_reg_empty_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    sig_dqual_reg_empty_reg_3,
    sig_halt_reg,
    sig_dqual_reg_full,
    sig_last_mmap_dbeat_reg,
    sig_addr_posted_cntr,
    sig_m_valid_dup_i_3_0,
    sig_halt_reg_dly3,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output sig_last_dbeat_reg;
  output sig_s_ready_out_reg;
  output sig_dqual_reg_full_reg;
  input sig_wr_fifo;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_mstr2data_cmd_valid;
  input sig_dqual_reg_empty_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input sig_dqual_reg_empty_reg_3;
  input sig_halt_reg;
  input sig_dqual_reg_full;
  input sig_last_mmap_dbeat_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_m_valid_dup_i_3_0;
  input sig_halt_reg_dly3;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_empty_reg_3;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat_reg;
  wire sig_m_valid_dup_i_3_0;
  wire sig_m_valid_dup_i_4_n_0;
  wire sig_m_valid_dup_i_5_n_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_i_5_n_0;
  wire sig_next_sequential_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h80009200)) 
    FIFO_Full_i_1__7
       (.I0(Q[0]),
        .I1(sig_last_dbeat_reg),
        .I2(sig_wr_fifo),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__7 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_last_dbeat_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__7 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_last_dbeat_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__7 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(sig_wr_fifo),
        .I3(sig_last_dbeat_reg),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  LUT5 #(
    .INIT(32'hFFFFFBBB)) 
    sig_m_valid_dup_i_3
       (.I0(sig_m_valid_dup_i_4_n_0),
        .I1(sig_dqual_reg_full),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_halt_reg),
        .I4(sig_m_valid_dup_i_5_n_0),
        .O(sig_dqual_reg_full_reg));
  LUT5 #(
    .INIT(32'hAAAA0002)) 
    sig_m_valid_dup_i_4
       (.I0(sig_halt_reg_dly3),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_dqual_reg_empty_reg_2),
        .O(sig_m_valid_dup_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h00101111)) 
    sig_m_valid_dup_i_5
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_m_valid_dup_i_3_0),
        .I4(sig_addr_posted_cntr[0]),
        .O(sig_m_valid_dup_i_5_n_0));
  LUT6 #(
    .INIT(64'h000000000000FF80)) 
    sig_next_calc_error_reg_i_2
       (.I0(sig_s_ready_out_reg),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty),
        .I4(sig_dqual_reg_empty_reg_0),
        .I5(sig_next_calc_error_reg_i_5_n_0),
        .O(sig_last_dbeat_reg));
  LUT5 #(
    .INIT(32'h00002220)) 
    sig_next_calc_error_reg_i_3
       (.I0(sig_dqual_reg_empty_reg_1),
        .I1(sig_dqual_reg_empty_reg_2),
        .I2(sig_dqual_reg_empty_reg_3),
        .I3(sig_halt_reg),
        .I4(sig_dqual_reg_full_reg),
        .O(sig_s_ready_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_calc_error_reg_i_5
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .O(sig_next_calc_error_reg_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f_23
   (fifo_full_p1,
    Q,
    sig_input_reg_empty,
    sig_psm_halt,
    sig_wr_fifo,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input sig_wr_fifo;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0020220222020000)) 
    FIFO_Full_i_1__4
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(Q[0]),
        .I5(sig_wr_fifo),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h66666966)) 
    \INFERRED_GEN.cnt_i[0]_i_1__4 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(Q[2]),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'h5565AAAAAAAAAA9A)) 
    \INFERRED_GEN.cnt_i[1]_i_1__4 
       (.I0(Q[1]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(Q[2]),
        .I4(sig_wr_fifo),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h77778088FFFF0100)) 
    \INFERRED_GEN.cnt_i[2]_i_1__4 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f_24
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    m_axis_s2mm_sts_tready,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_wsc2stat_status_valid,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_wr_fifo;
  input m_axis_s2mm_sts_tready;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_wsc2stat_status_valid;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h08060000)) 
    FIFO_Full_i_1__11
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(m_axis_s2mm_sts_tready),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hDFDF20DF2020DF20)) 
    \INFERRED_GEN.cnt_i[0]_i_1__11 
       (.I0(sig_inhibit_rdy_n),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(sig_wsc2stat_status_valid),
        .I3(m_axis_s2mm_sts_tready),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__10 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(m_axis_s2mm_sts_tready),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h52F0F0F4)) 
    \INFERRED_GEN.cnt_i[2]_i_1__11 
       (.I0(Q[1]),
        .I1(m_axis_s2mm_sts_tready),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f_25
   (sig_halt_reg_reg,
    fifo_full_p1,
    Q,
    sig_push_addr_reg1_out,
    sig_halt_reg,
    FIFO_Full_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sel,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output sig_halt_reg_reg;
  output fifo_full_p1;
  output [1:0]Q;
  output sig_push_addr_reg1_out;
  input sig_halt_reg;
  input FIFO_Full_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sel;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_halt_reg;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_rd_empty;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h0020220222020000)) 
    FIFO_Full_i_1__8
       (.I0(Q[1]),
        .I1(sig_rd_empty),
        .I2(FIFO_Full_reg),
        .I3(sig_halt_reg),
        .I4(Q[0]),
        .I5(sel),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__8 
       (.I0(Q[0]),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(sig_push_addr_reg1_out),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA9AAAAAA6A666666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__8 
       (.I0(Q[1]),
        .I1(sig_push_addr_reg1_out),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h77778088FFFF0100)) 
    \INFERRED_GEN.cnt_i[2]_i_1__8 
       (.I0(sel),
        .I1(Q[0]),
        .I2(sig_halt_reg),
        .I3(FIFO_Full_reg),
        .I4(sig_rd_empty),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \sig_next_addr_reg[31]_i_2__0 
       (.I0(sig_rd_empty),
        .I1(FIFO_Full_reg),
        .I2(sig_halt_reg),
        .O(sig_push_addr_reg1_out));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    sig_posted_to_axi_2_i_1__0
       (.I0(sig_halt_reg),
        .I1(FIFO_Full_reg),
        .I2(sig_rd_empty),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_halt_reg_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f_26
   (fifo_full_p1,
    Q,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    sig_wr_fifo,
    sig_sm_pop_cmd_fifo,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_mstr2dre_cmd_valid,
    sig_need_cmd_flush,
    out,
    sig_sm_pop_cmd_fifo_reg,
    sig_scatter2drc_cmd_ready,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output [0:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  input sig_wr_fifo;
  input sig_sm_pop_cmd_fifo;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_mstr2dre_cmd_valid;
  input sig_need_cmd_flush;
  input [0:0]out;
  input [2:0]sig_sm_pop_cmd_fifo_reg;
  input sig_scatter2drc_cmd_ready;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_i_2_n_0;
  wire sig_sm_pop_cmd_fifo_ns;
  wire [2:0]sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h08060000)) 
    FIFO_Full_i_1__9
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sig_sm_pop_cmd_fifo),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h0000320000FF3000)) 
    \FSM_sequential_sig_cmdcntl_sm_state[2]_i_1 
       (.I0(sig_need_cmd_flush),
        .I1(Q[2]),
        .I2(out),
        .I3(sig_sm_pop_cmd_fifo_reg[0]),
        .I4(sig_sm_pop_cmd_fifo_reg[2]),
        .I5(sig_sm_pop_cmd_fifo_reg[1]),
        .O(D));
  LUT6 #(
    .INIT(64'hBFBF40BF4040BF40)) 
    \INFERRED_GEN.cnt_i[0]_i_1__9 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I2(sig_mstr2dre_cmd_valid),
        .I3(sig_sm_pop_cmd_fifo),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__9 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(sig_sm_pop_cmd_fifo),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h52F0F0F4)) 
    \INFERRED_GEN.cnt_i[2]_i_1__9 
       (.I0(Q[1]),
        .I1(sig_sm_pop_cmd_fifo),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    sig_sm_ld_dre_cmd_i_1
       (.I0(sig_scatter2drc_cmd_ready),
        .I1(Q[2]),
        .I2(out),
        .I3(sig_sm_pop_cmd_fifo_reg[2]),
        .I4(sig_sm_pop_cmd_fifo_reg[0]),
        .I5(sig_sm_pop_cmd_fifo_i_2_n_0),
        .O(sig_sm_ld_dre_cmd_ns));
  LUT6 #(
    .INIT(64'h00A000A0000000E0)) 
    sig_sm_pop_cmd_fifo_i_1
       (.I0(sig_sm_pop_cmd_fifo_i_2_n_0),
        .I1(sig_scatter2drc_cmd_ready),
        .I2(sig_sm_pop_cmd_fifo_reg[0]),
        .I3(sig_sm_pop_cmd_fifo_reg[2]),
        .I4(out),
        .I5(Q[2]),
        .O(sig_sm_pop_cmd_fifo_ns));
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_cmd_fifo_i_2
       (.I0(sig_sm_pop_cmd_fifo_reg[1]),
        .I1(sig_need_cmd_flush),
        .I2(Q[2]),
        .O(sig_sm_pop_cmd_fifo_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f_34
   (fifo_full_p1,
    Q,
    sig_last_dbeat_reg,
    E,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    m_axi_mm2s_rlast_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_wr_fifo_0,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_last_dbeat_reg_0,
    \sig_dbeat_cntr_reg[7] ,
    \sig_dbeat_cntr_reg[5] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_ld_new_cmd_reg,
    sig_last_dbeat_reg_1,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_rsc2stat_status_valid,
    sig_dqual_reg_empty_reg_0,
    sig_inhibit_rdy_n_2,
    sig_next_cmd_cmplt_reg_i_3_0,
    sig_next_cmd_cmplt_reg_i_3_1,
    sig_next_cmd_cmplt_reg_i_3_2,
    full,
    sig_dqual_reg_empty_reg_1,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    m_axi_mm2s_rlast,
    sig_last_dbeat_reg_2,
    sig_last_dbeat_reg_3,
    SS,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_last_dbeat_reg;
  output [0:0]E;
  output [4:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output m_axi_mm2s_rlast_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input sig_wr_fifo_0;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_last_dbeat_reg_0;
  input [7:0]\sig_dbeat_cntr_reg[7] ;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_ld_new_cmd_reg;
  input sig_last_dbeat_reg_1;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_rsc2stat_status_valid;
  input sig_dqual_reg_empty_reg_0;
  input sig_inhibit_rdy_n_2;
  input sig_next_cmd_cmplt_reg_i_3_0;
  input sig_next_cmd_cmplt_reg_i_3_1;
  input sig_next_cmd_cmplt_reg_i_3_2;
  input full;
  input sig_dqual_reg_empty_reg_1;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input m_axi_mm2s_rlast;
  input sig_last_dbeat_reg_2;
  input sig_last_dbeat_reg_3;
  input [0:0]SS;
  input m_axi_mm2s_aclk;

  wire [4:0]D;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[5] ;
  wire [7:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_inhibit_rdy_n_2;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_dbeat_reg_2;
  wire sig_last_dbeat_reg_3;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_cmd_cmplt_reg_i_3_0;
  wire sig_next_cmd_cmplt_reg_i_3_1;
  wire sig_next_cmd_cmplt_reg_i_3_2;
  wire sig_next_cmd_cmplt_reg_i_4_n_0;
  wire sig_next_cmd_cmplt_reg_i_5_n_0;
  wire sig_next_cmd_cmplt_reg_i_6_n_0;
  wire sig_next_sequential_reg;
  wire sig_rd_empty;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo_0;

  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hC0140000)) 
    FIFO_Full_i_1__1
       (.I0(sig_rd_empty),
        .I1(sig_wr_fifo_0),
        .I2(Q[0]),
        .I3(sig_last_dbeat_reg),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_last_dbeat_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFF20DFFF00DF2000)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(Q[0]),
        .I4(sig_last_dbeat_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h017F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(sig_wr_fifo_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_last_dbeat_reg),
        .I4(sig_rd_empty),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SS));
  LUT5 #(
    .INIT(32'h55540001)) 
    \sig_dbeat_cntr[3]_i_1__0 
       (.I0(sig_last_dbeat_reg),
        .I1(\sig_dbeat_cntr_reg[7] [2]),
        .I2(\sig_dbeat_cntr_reg[7] [0]),
        .I3(\sig_dbeat_cntr_reg[7] [1]),
        .I4(\sig_dbeat_cntr_reg[7] [3]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [0]),
        .I1(\sig_dbeat_cntr_reg[7] [1]),
        .I2(\sig_dbeat_cntr_reg[7] [2]),
        .I3(\sig_dbeat_cntr_reg[7] [3]),
        .I4(\sig_dbeat_cntr_reg[7] [4]),
        .I5(sig_last_dbeat_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(\sig_dbeat_cntr_reg[5] ),
        .I1(\sig_dbeat_cntr_reg[7] [4]),
        .I2(\sig_dbeat_cntr_reg[7] [5]),
        .I3(sig_last_dbeat_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h0000FB04)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [4]),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .I2(\sig_dbeat_cntr_reg[7] [5]),
        .I3(\sig_dbeat_cntr_reg[7] [6]),
        .I4(sig_last_dbeat_reg),
        .O(D[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_last_dbeat_reg),
        .I1(sig_last_dbeat_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FFFB0004)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(\sig_dbeat_cntr_reg[7] [5]),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .I2(\sig_dbeat_cntr_reg[7] [4]),
        .I3(\sig_dbeat_cntr_reg[7] [6]),
        .I4(\sig_dbeat_cntr_reg[7] [7]),
        .I5(sig_last_dbeat_reg),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h15BF000004AE0000)) 
    sig_last_dbeat_i_1__0
       (.I0(sig_last_dbeat_reg),
        .I1(sig_last_dbeat_reg_0),
        .I2(sig_last_dbeat_reg_2),
        .I3(sig_last_dbeat_reg_3),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_last_dbeat_reg_1),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_last_dbeat_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_next_cmd_cmplt_reg_i_1
       (.I0(sig_last_dbeat_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(m_axi_mm2s_rlast_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sig_next_cmd_cmplt_reg_i_2
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(sig_last_dbeat_reg_1),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty),
        .I4(sig_next_cmd_cmplt_reg_i_4_n_0),
        .O(sig_last_dbeat_reg));
  LUT4 #(
    .INIT(16'h00D0)) 
    sig_next_cmd_cmplt_reg_i_3
       (.I0(full),
        .I1(sig_dqual_reg_empty_reg_1),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_next_cmd_cmplt_reg_i_5_n_0),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'hFFFEFEFEFFFEFFFE)) 
    sig_next_cmd_cmplt_reg_i_4
       (.I0(sig_next_cmd_cmplt_reg_i_6_n_0),
        .I1(sig_rd_empty),
        .I2(sig_dqual_reg_empty_reg),
        .I3(sig_rsc2stat_status_valid),
        .I4(sig_dqual_reg_empty_reg_0),
        .I5(sig_inhibit_rdy_n_2),
        .O(sig_next_cmd_cmplt_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF01FFFF)) 
    sig_next_cmd_cmplt_reg_i_5
       (.I0(sig_next_cmd_cmplt_reg_i_3_2),
        .I1(sig_next_cmd_cmplt_reg_i_3_1),
        .I2(sig_next_cmd_cmplt_reg_i_3_0),
        .I3(sig_dqual_reg_empty_reg),
        .I4(sig_dqual_reg_full),
        .I5(sig_data2rsc_valid),
        .O(sig_next_cmd_cmplt_reg_i_5_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_cmd_cmplt_reg_i_6
       (.I0(sig_next_cmd_cmplt_reg_i_3_0),
        .I1(sig_next_cmd_cmplt_reg_i_3_1),
        .I2(sig_next_cmd_cmplt_reg_i_3_2),
        .O(sig_next_cmd_cmplt_reg_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f_38
   (fifo_full_p1,
    Q,
    FIFO_Full_reg,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    s_axis_mm2s_cmd_tvalid,
    SS,
    m_axi_mm2s_aclk,
    D);
  output fifo_full_p1;
  output [2:0]Q;
  input FIFO_Full_reg;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input s_axis_mm2s_cmd_tvalid;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input [0:0]D;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [2:1]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_inhibit_rdy_n;

  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h80008600)) 
    FIFO_Full_i_1__0
       (.I0(Q[0]),
        .I1(FIFO_Full_reg),
        .I2(FIFO_Full_reg_0),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hA6A69AA6A6A6A6A6)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(FIFO_Full_reg_0),
        .I2(Q[0]),
        .I3(sig_inhibit_rdy_n),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(s_axis_mm2s_cmd_tvalid),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h060A0A3A)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(FIFO_Full_reg_0),
        .I3(FIFO_Full_reg),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f_40
   (fifo_full_p1,
    Q,
    m_axis_mm2s_sts_tready,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_rsc2stat_status_valid,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    \INFERRED_GEN.cnt_i_reg[1]_2 ,
    SS,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input m_axis_mm2s_sts_tready;
  input sig_wr_fifo;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_rsc2stat_status_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input \INFERRED_GEN.cnt_i_reg[1]_2 ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_2 ;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h21020000)) 
    FIFO_Full_i_1__3
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(m_axis_mm2s_sts_tready),
        .I3(sig_wr_fifo),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hDFDF20DF2020DF20)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_2 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(sig_rsc2stat_status_valid),
        .I3(m_axis_mm2s_sts_tready),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA6A69AA6A6A6A6A6)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(Q[0]),
        .I3(sig_rsc2stat_status_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I5(\INFERRED_GEN.cnt_i_reg[1]_2 ),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h7708FF10)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(Q[1]),
        .I1(sig_wr_fifo),
        .I2(m_axis_mm2s_sts_tready),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f_44
   (fifo_full_p1,
    sig_ok_to_post_rd_addr_reg,
    Q,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_mstr2addr_cmd_valid,
    sig_sf_allow_addr_req,
    sig_addr_reg_empty,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    SS,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output sig_ok_to_post_rd_addr_reg;
  output [1:0]Q;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_wr_fifo;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_mstr2addr_cmd_valid;
  input sig_sf_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [0:0]SS;
  input m_axi_mm2s_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_mstr2addr_cmd_valid;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_rd_empty;
  wire sig_sf_allow_addr_req;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hC1040000)) 
    FIFO_Full_i_1__2
       (.I0(sig_rd_empty),
        .I1(sig_wr_fifo),
        .I2(sig_ok_to_post_rd_addr_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_ok_to_post_rd_addr_reg),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFF20DFFF00DF2000)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(Q[0]),
        .I4(sig_ok_to_post_rd_addr_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h071F0810)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(Q[1]),
        .I1(sig_wr_fifo),
        .I2(sig_ok_to_post_rd_addr_reg),
        .I3(Q[0]),
        .I4(sig_rd_empty),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \sig_next_addr_reg[31]_i_2 
       (.I0(sig_sf_allow_addr_req),
        .I1(sig_addr_reg_empty),
        .I2(sig_data2addr_stop_req),
        .I3(sig_rd_empty),
        .O(sig_ok_to_post_rd_addr_reg));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_rd_empty),
        .I1(sig_data2addr_stop_req),
        .I2(sig_addr_reg_empty),
        .I3(sig_sf_allow_addr_req),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f_49
   (fifo_full_p1,
    Q,
    sig_cmd2dre_valid_reg,
    FIFO_Full_reg,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    lsig_ld_offset,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_mstr2sf_cmd_valid,
    SS,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output sig_cmd2dre_valid_reg;
  input FIFO_Full_reg;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input lsig_ld_offset;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_mstr2sf_cmd_valid;
  input [0:0]SS;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire sig_cmd2dre_valid_reg;
  wire sig_mstr2sf_cmd_valid;

  LUT6 #(
    .INIT(64'h00A2000800080000)) 
    FIFO_Full_i_1
       (.I0(Q[1]),
        .I1(FIFO_Full_reg),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(sig_cmd2dre_valid_reg),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(lsig_ld_offset),
        .I1(sig_mstr2sf_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA69AA6A6A6A6A6A6)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[1]),
        .I1(lsig_ld_offset),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I5(sig_mstr2sf_cmd_valid),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h70787070F1F0F1F1)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(sig_cmd2dre_valid_reg),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I4(FIFO_Full_reg),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][0]_srl4_i_1 
       (.I0(sig_mstr2sf_cmd_valid),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(sig_cmd2dre_valid_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized0
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_push_coelsc_reg,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output sig_wr_fifo;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input sig_push_coelsc_reg;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bvalid;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h1001012000000000)) 
    FIFO_Full_i_1__5
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(sig_push_coelsc_reg),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hA6AAA6AA5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__5 
       (.I0(Q[0]),
        .I1(sig_inhibit_rdy_n),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(m_axi_s2mm_bvalid),
        .I4(sig_push_coelsc_reg),
        .I5(Q[3]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__5 
       (.I0(Q[0]),
        .I1(sig_inhibit_rdy_n),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(m_axi_s2mm_bvalid),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__5 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_push_coelsc_reg),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7078F0F0F0F0F1F0)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(sig_push_coelsc_reg),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(addr_i_p1[3]));
  LUT3 #(
    .INIT(8'h5D)) 
    \INFERRED_GEN.cnt_i[3]_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(Q[3]),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][1]_srl6_i_1 
       (.I0(m_axi_s2mm_bvalid),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized0_22
   (fifo_full_p1,
    Q,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    E,
    D,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    \INFERRED_GEN.cnt_i_reg[3]_1 ,
    FIFO_Full_reg,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_inhibit_rdy_n,
    sig_data2wsc_valid,
    \sig_wdc_statcnt_reg[3] ,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_coelsc_reg_empty,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  output [0:0]E;
  output [2:0]D;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input \INFERRED_GEN.cnt_i_reg[3]_1 ;
  input FIFO_Full_reg;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_inhibit_rdy_n;
  input sig_data2wsc_valid;
  input [3:0]\sig_wdc_statcnt_reg[3] ;
  input [0:0]out;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_coelsc_reg_empty;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_1 ;
  wire [2:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_rd_empty;
  wire sig_stream_rst;
  wire [3:0]\sig_wdc_statcnt_reg[3] ;

  LUT6 #(
    .INIT(64'h0104040200000000)) 
    FIFO_Full_i_1__6
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .I2(sig_rd_empty),
        .I3(FIFO_Full_reg),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h4500)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2 
       (.I0(sig_rd_empty),
        .I1(out),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I3(sig_coelsc_reg_empty),
        .O(\INFERRED_GEN.cnt_i_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__6 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(sig_inhibit_rdy_n),
        .I3(sig_data2wsc_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \INFERRED_GEN.cnt_i[1]_i_1__6 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(sig_inhibit_rdy_n),
        .I3(sig_data2wsc_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \INFERRED_GEN.cnt_i[1]_i_2__1 
       (.I0(sig_coelsc_reg_empty),
        .I1(sig_rd_empty),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ));
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__6 
       (.I0(FIFO_Full_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7780FF00FF00FF01)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(FIFO_Full_reg),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .I3(sig_rd_empty),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'hA5A55A1AF0F00F0F)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I1(\sig_wdc_statcnt_reg[3] [2]),
        .I2(\sig_wdc_statcnt_reg[3] [1]),
        .I3(\sig_wdc_statcnt_reg[3] [3]),
        .I4(\sig_wdc_statcnt_reg[3] [0]),
        .I5(FIFO_Full_reg),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hF708CE31)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(FIFO_Full_reg),
        .I1(\sig_wdc_statcnt_reg[3] [0]),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I3(\sig_wdc_statcnt_reg[3] [2]),
        .I4(\sig_wdc_statcnt_reg[3] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h55555554AAAAAA2A)) 
    \sig_wdc_statcnt[3]_i_1 
       (.I0(FIFO_Full_reg),
        .I1(\sig_wdc_statcnt_reg[3] [1]),
        .I2(\sig_wdc_statcnt_reg[3] [2]),
        .I3(\sig_wdc_statcnt_reg[3] [0]),
        .I4(\sig_wdc_statcnt_reg[3] [3]),
        .I5(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hDF20FB04FF00FA05)) 
    \sig_wdc_statcnt[3]_i_2 
       (.I0(\sig_wdc_statcnt_reg[3] [1]),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I2(\sig_wdc_statcnt_reg[3] [2]),
        .I3(\sig_wdc_statcnt_reg[3] [3]),
        .I4(\sig_wdc_statcnt_reg[3] [0]),
        .I5(FIFO_Full_reg),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized1
   (Q,
    fifo_full_p1,
    SS,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    slice_insert_valid,
    \INFERRED_GEN.cnt_i_reg[0]_2 ,
    sig_wr_fifo,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_s2mm_aclk);
  output [4:0]Q;
  output fifo_full_p1;
  output [0:0]SS;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input slice_insert_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_2 ;
  input sig_wr_fifo;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_i_2_n_0;
  wire FIFO_Full_i_3_n_0;
  wire \INFERRED_GEN.cnt_i[1]_i_1__11_n_0 ;
  wire \INFERRED_GEN.cnt_i[4]_i_3_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_2 ;
  wire [4:0]Q;
  wire [0:0]SS;
  wire [4:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_eop_sent_reg;
  wire sig_wr_fifo;
  wire slice_insert_valid;

  LUT5 #(
    .INIT(32'hA880A82A)) 
    FIFO_Full_i_1__10
       (.I0(FIFO_Full_i_2_n_0),
        .I1(Q[3]),
        .I2(FIFO_Full_i_3_n_0),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_2 ),
        .I4(Q[4]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h8000280000010000)) 
    FIFO_Full_i_2
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[1]),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_2 ),
        .I5(Q[3]),
        .O(FIFO_Full_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hF8F0F0E0)) 
    FIFO_Full_i_3
       (.I0(Q[1]),
        .I1(sig_wr_fifo),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_2 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(FIFO_Full_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__10 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(slice_insert_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_2 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__11 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(slice_insert_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_2 ),
        .I5(Q[1]),
        .O(\INFERRED_GEN.cnt_i[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \INFERRED_GEN.cnt_i[2]_i_1__10 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_2 ),
        .I2(Q[0]),
        .I3(sig_wr_fifo),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hFFFE7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[1]),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_2 ),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.cnt_i[4]_i_1 
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(SS));
  LUT6 #(
    .INIT(64'h2212222222222E22)) 
    \INFERRED_GEN.cnt_i[4]_i_2 
       (.I0(Q[4]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_2 ),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(addr_i_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h00DFDFFF)) 
    \INFERRED_GEN.cnt_i[4]_i_3 
       (.I0(slice_insert_valid),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_2 ),
        .I4(Q[0]),
        .O(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i[1]_i_1__11_n_0 ),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(Q[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module zynq_base_axi_vdma_0_0_dynshreg_f
   (sig_wr_fifo,
    out,
    s_axis_s2mm_cmd_tvalid,
    \sig_input_addr_reg_reg[31] ,
    sig_inhibit_rdy_n,
    \sig_input_addr_reg_reg[31]_0 ,
    Q,
    m_axi_s2mm_aclk);
  output sig_wr_fifo;
  output [49:0]out;
  input s_axis_s2mm_cmd_tvalid;
  input \sig_input_addr_reg_reg[31] ;
  input sig_inhibit_rdy_n;
  input [48:0]\sig_input_addr_reg_reg[31]_0 ;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire [1:0]Q;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire \sig_input_addr_reg_reg[31] ;
  wire [48:0]\sig_input_addr_reg_reg[31]_0 ;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [42]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [41]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [40]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [39]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [38]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [37]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [35]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [34]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [33]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [32]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [31]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [30]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [29]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [28]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [27]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [26]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [25]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [24]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [23]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [22]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [21]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [20]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [19]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [18]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [17]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [16]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [48]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [47]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1__0 
       (.I0(s_axis_s2mm_cmd_tvalid),
        .I1(\sig_input_addr_reg_reg[31] ),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [46]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [45]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [44]),
        .Q(out[45]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [43]),
        .Q(out[44]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module zynq_base_axi_vdma_0_0_dynshreg_f_39
   (s_axis_cmd_tvalid_reg,
    out,
    s_axis_mm2s_cmd_tvalid,
    \sig_addr_cntr_lsh_kh_reg[31] ,
    sig_inhibit_rdy_n,
    in,
    Q,
    m_axi_mm2s_aclk);
  output s_axis_cmd_tvalid_reg;
  output [49:0]out;
  input s_axis_mm2s_cmd_tvalid;
  input \sig_addr_cntr_lsh_kh_reg[31] ;
  input sig_inhibit_rdy_n;
  input [48:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire [1:0]Q;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire [49:0]out;
  wire s_axis_cmd_tvalid_reg;
  wire s_axis_mm2s_cmd_tvalid;
  wire \sig_addr_cntr_lsh_kh_reg[31] ;
  wire sig_inhibit_rdy_n;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[42]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[41]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[40]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[39]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[38]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[37]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[48]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[47]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1 
       (.I0(s_axis_mm2s_cmd_tvalid),
        .I1(\sig_addr_cntr_lsh_kh_reg[31] ),
        .I2(sig_inhibit_rdy_n),
        .O(s_axis_cmd_tvalid_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[46]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[45]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[44]),
        .Q(out[45]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(s_axis_cmd_tvalid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[43]),
        .Q(out[44]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module zynq_base_axi_vdma_0_0_dynshreg_f__parameterized0
   (sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg,
    FIFO_Full_reg_0,
    Q,
    slverr_i_reg,
    m_axi_mm2s_aclk);
  output sig_wr_fifo;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg;
  input FIFO_Full_reg_0;
  input [2:0]Q;
  input [2:0]slverr_i_reg;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [2:0]Q;
  wire m_axi_mm2s_aclk;
  wire [6:4]m_axis_mm2s_sts_tdata;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;
  wire [2:0]slverr_i_reg;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(slverr_i_reg[2]),
        .Q(m_axis_mm2s_sts_tdata[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(slverr_i_reg[1]),
        .Q(m_axis_mm2s_sts_tdata[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(slverr_i_reg[0]),
        .Q(m_axis_mm2s_sts_tdata[4]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1__0 
       (.I0(sig_rsc2stat_status_valid),
        .I1(FIFO_Full_reg),
        .I2(FIFO_Full_reg_0),
        .O(sig_wr_fifo));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    decerr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[5]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2] ));
  LUT2 #(
    .INIT(4'h2)) 
    interr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[4]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    slverr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[6]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module zynq_base_axi_vdma_0_0_dynshreg_f__parameterized0_50
   (\INFERRED_GEN.cnt_i_reg[2] ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    in,
    Q,
    m_axi_mm2s_aclk,
    lsig_ld_offset,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_1 ,
    lsig_0ffset_cntr);
  output \INFERRED_GEN.cnt_i_reg[2] ;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  input [0:0]in;
  input [2:0]Q;
  input m_axi_mm2s_aclk;
  input lsig_ld_offset;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_1 ;
  input lsig_0ffset_cntr;

  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [2:0]Q;
  wire [0:0]in;
  wire lsig_0ffset_cntr;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire [7:7]sig_offset_fifo_data_out;

  LUT6 #(
    .INIT(64'h8F8F8F88B0B0B0BB)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr[0]_i_1 
       (.I0(sig_offset_fifo_data_out),
        .I1(lsig_ld_offset),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .I3(Q[2]),
        .I4(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_1 ),
        .I5(lsig_0ffset_cntr),
        .O(\INFERRED_GEN.cnt_i_reg[2] ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .CLK(m_axi_mm2s_aclk),
        .D(in),
        .Q(sig_offset_fifo_data_out));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module zynq_base_axi_vdma_0_0_dynshreg_f__parameterized1
   (p_0_in,
    out,
    sel,
    \sig_next_addr_reg_reg[0] ,
    \sig_next_addr_reg_reg[0]_0 ,
    sig_mstr2addr_cmd_valid,
    in,
    Q,
    m_axi_s2mm_aclk);
  output p_0_in;
  output [39:0]out;
  output sel;
  input \sig_next_addr_reg_reg[0] ;
  input \sig_next_addr_reg_reg[0]_0 ;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire [1:0]Q;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire p_0_in;
  wire sel;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg_reg[0] ;
  wire \sig_next_addr_reg_reg[0]_0 ;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[36]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1__0 
       (.I0(\sig_next_addr_reg_reg[0] ),
        .I1(\sig_next_addr_reg_reg[0]_0 ),
        .I2(sig_mstr2addr_cmd_valid),
        .O(sel));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in[37]),
        .Q(out[39]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1__0
       (.I0(out[39]),
        .O(p_0_in));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module zynq_base_axi_vdma_0_0_dynshreg_f__parameterized1_45
   (sig_wr_fifo,
    sig_calc_error_reg_reg,
    out,
    sig_mstr2addr_cmd_valid,
    sig_calc_error_reg_reg_0,
    sig_calc_error_reg_reg_1,
    in,
    Q,
    m_axi_mm2s_aclk);
  output sig_wr_fifo;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  input sig_mstr2addr_cmd_valid;
  input sig_calc_error_reg_reg_0;
  input sig_calc_error_reg_reg_1;
  input [36:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire [1:0]Q;
  wire [36:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_mstr2addr_cmd_valid;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_calc_error_reg_reg_0),
        .I2(sig_calc_error_reg_reg_1),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[38]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(out[38]),
        .O(sig_calc_error_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module zynq_base_axi_vdma_0_0_dynshreg_f__parameterized2
   (sig_first_dbeat_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_wr_fifo_0,
    D,
    out,
    sig_first_dbeat_reg_0,
    \sig_dbeat_cntr_reg[1] ,
    sig_first_dbeat,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    Q,
    in,
    sig_next_calc_error_reg_reg_1,
    m_axi_mm2s_aclk);
  output sig_first_dbeat_reg;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_wr_fifo_0;
  output [2:0]D;
  output [19:0]out;
  input sig_first_dbeat_reg_0;
  input \sig_dbeat_cntr_reg[1] ;
  input sig_first_dbeat;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg_reg;
  input sig_next_calc_error_reg_reg_0;
  input [2:0]Q;
  input [22:0]in;
  input [1:0]sig_next_calc_error_reg_reg_1;
  input m_axi_mm2s_aclk;

  wire [2:0]D;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [2:0]Q;
  wire [22:0]in;
  wire m_axi_mm2s_aclk;
  wire [19:0]out;
  wire [9:7]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire \sig_dbeat_cntr_reg[1] ;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [1:0]sig_next_calc_error_reg_reg_1;
  wire sig_wr_fifo_0;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[0]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(sig_cmd_fifo_data_out[7]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_next_calc_error_reg_reg),
        .I2(sig_next_calc_error_reg_reg_0),
        .O(sig_wr_fifo_0));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[13]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    sig_first_dbeat_i_1
       (.I0(sig_first_dbeat_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[1] ),
        .I3(sig_first_dbeat),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_first_dbeat_reg));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_last_dbeat_i_3__0
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(sig_cmd_fifo_data_out[7]),
        .I2(sig_cmd_fifo_data_out[8]),
        .O(\INFERRED_GEN.cnt_i_reg[0] ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module zynq_base_axi_vdma_0_0_dynshreg_f__parameterized3
   (\hsize_vid_reg[15] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    S,
    sig_wr_fifo,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    Q,
    sig_wsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    in,
    m_axi_s2mm_aclk);
  output [0:0]\hsize_vid_reg[15] ;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output [0:0]S;
  output sig_wr_fifo;
  output [15:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input [2:0]Q;
  input sig_wsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [19:0]in;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire [15:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]\hsize_vid_reg[15] ;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire [23:4]m_axis_s2mm_sts_tdata;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  LUT2 #(
    .INIT(4'h9)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4 
       (.I0(m_axis_s2mm_sts_tdata[23]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .O(\hsize_vid_reg[15] ));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_4 
       (.I0(m_axis_s2mm_sts_tdata[23]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .O(S));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [0]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(m_axis_s2mm_sts_tdata[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(m_axis_s2mm_sts_tdata[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(m_axis_s2mm_sts_tdata[4]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0 
       (.I0(sig_wsc2stat_status_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(m_axis_s2mm_sts_tdata[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [14]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h2)) 
    decerr_i_i_1__0
       (.I0(m_axis_s2mm_sts_tdata[5]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2] ));
  LUT2 #(
    .INIT(4'h2)) 
    interr_i_i_1__0
       (.I0(m_axis_s2mm_sts_tdata[4]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h2)) 
    slverr_i_i_1__0
       (.I0(m_axis_s2mm_sts_tdata[6]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module zynq_base_axi_vdma_0_0_dynshreg_f__parameterized4
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    in,
    sig_wr_fifo,
    m_axi_s2mm_bresp,
    addr,
    m_axi_s2mm_aclk);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]in;
  input sig_wr_fifo;
  input [1:0]m_axi_s2mm_bresp;
  input [0:2]addr;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [0:2]addr;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire [1:0]m_axi_s2mm_bresp;
  wire sig_wr_fifo;
  wire [1:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .I1(in[0]),
        .I2(sig_wresp_sfifo_out[1]),
        .I3(sig_wresp_sfifo_out[0]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .I1(in[1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(sig_wresp_sfifo_out[1]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module zynq_base_axi_vdma_0_0_dynshreg_f__parameterized5
   (p_0_in,
    out,
    sig_push_to_wsc_reg,
    sig_coelsc_interr_reg0,
    sig_data2wsc_valid,
    sig_inhibit_rdy_n,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    in,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    Q,
    m_axi_s2mm_aclk);
  output p_0_in;
  output [18:0]out;
  output sig_push_to_wsc_reg;
  output sig_coelsc_interr_reg0;
  input sig_data2wsc_valid;
  input sig_inhibit_rdy_n;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input [0:0]in;
  input [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  input [2:0]Q;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire [2:0]Q;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_0_in;
  wire sig_coelsc_interr_reg0;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_push_to_wsc_reg;

  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(out[0]),
        .I1(in),
        .O(sig_coelsc_interr_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_3 
       (.I0(out[1]),
        .O(p_0_in));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][10]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][11]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][12]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][13]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][14]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][15]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][16]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][17]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][18]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[5][18]_srl6_i_1 
       (.I0(sig_data2wsc_valid),
        .I1(sig_inhibit_rdy_n),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .O(sig_push_to_wsc_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][2]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][3]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][7]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][8]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][9]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module zynq_base_axi_vdma_0_0_dynshreg_f__parameterized6
   (sig_wr_fifo,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    D,
    sig_mstr2dre_cmd_valid,
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] ,
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_sm_ld_dre_cmd,
    sig_need_cmd_flush,
    lsig_cmd_fetch_pause,
    lsig_first_dbeat,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    Q,
    sig_scatter2drc_cmd_ready,
    in,
    m_axi_s2mm_aclk);
  output sig_wr_fifo;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [18:0]out;
  output [1:0]D;
  input sig_mstr2dre_cmd_valid;
  input \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] ;
  input \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_sm_ld_dre_cmd;
  input sig_need_cmd_flush;
  input lsig_cmd_fetch_pause;
  input lsig_first_dbeat;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input [2:0]Q;
  input sig_scatter2drc_cmd_ready;
  input [19:0]in;
  input m_axi_s2mm_aclk;

  wire [1:0]D;
  wire \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] ;
  wire \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0 ;
  wire [2:0]Q;
  wire [19:0]in;
  wire lsig_cmd_fetch_pause;
  wire lsig_first_dbeat;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire [24:24]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd;
  wire sig_wr_fifo;

  LUT4 #(
    .INIT(16'h43F3)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_1 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [1]),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [2]),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [0]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF000FFDFF000FCCC)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2 
       (.I0(sig_need_cmd_flush),
        .I1(out[17]),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [1]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [2]),
        .I4(Q[2]),
        .I5(sig_scatter2drc_cmd_ready),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC8888CCCF8888)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_1 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [0]),
        .I3(sig_cmd_fifo_data_out),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [1]),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00F000F000000070)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3 
       (.I0(sig_need_cmd_flush),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [1]),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [0]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [2]),
        .I4(out[17]),
        .I5(Q[2]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA0020)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_cmd_fifo_data_out),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_need_cmd_flush),
        .I4(lsig_cmd_fetch_pause),
        .I5(lsig_first_dbeat),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0 
       (.I0(sig_mstr2dre_cmd_valid),
        .I1(\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] ),
        .I2(\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0 ),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(sig_cmd_fifo_data_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module zynq_base_axi_vdma_0_0_dynshreg_f__parameterized7
   (\INCLUDE_PACKING.lsig_first_dbeat_reg ,
    sig_m_valid_out_reg,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ,
    out,
    sig_wr_fifo,
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ,
    lsig_0ffset_cntr,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_1 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_2 ,
    Q,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_3 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_4 ,
    slice_insert_valid,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_dre2ibtt_tlast_reg_reg,
    m_axi_s2mm_aclk);
  output \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  output sig_m_valid_out_reg;
  output [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  output [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  output [8:0]out;
  output sig_wr_fifo;
  input \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ;
  input lsig_0ffset_cntr;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_1 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_2 ;
  input [4:0]Q;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_3 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_4 ;
  input slice_insert_valid;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input [8:0]sig_dre2ibtt_tlast_reg_reg;
  input m_axi_s2mm_aclk;

  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_1 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_2 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_3 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_4 ;
  wire [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  wire [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [4:0]Q;
  wire lsig_0ffset_cntr;
  wire m_axi_s2mm_aclk;
  wire [8:0]out;
  wire [8:0]sig_dre2ibtt_tlast_reg_reg;
  wire sig_m_valid_out_reg;
  wire sig_wr_fifo;
  wire slice_insert_valid;

  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_2 
       (.I0(sig_m_valid_out_reg),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_2 
       (.I0(sig_m_valid_out_reg),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ),
        .I3(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FFFF0008)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_4 
       (.I0(out[8]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_1 ),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_2 ),
        .I3(Q[4]),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_3 ),
        .I5(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_4 ),
        .O(sig_m_valid_out_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \INCLUDE_PACKING.lsig_first_dbeat_i_1 
       (.I0(sig_m_valid_out_reg),
        .I1(\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ),
        .O(\INCLUDE_PACKING.lsig_first_dbeat_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_dre2ibtt_tlast_reg_reg[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_dre2ibtt_tlast_reg_reg[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_dre2ibtt_tlast_reg_reg[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_dre2ibtt_tlast_reg_reg[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_dre2ibtt_tlast_reg_reg[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_dre2ibtt_tlast_reg_reg[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_dre2ibtt_tlast_reg_reg[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_dre2ibtt_tlast_reg_reg[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_dre2ibtt_tlast_reg_reg[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[15][8]_srl16_i_1 
       (.I0(slice_insert_valid),
        .I1(\INFERRED_GEN.cnt_i_reg[2] ),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module zynq_base_axi_vdma_0_0_dynshreg_f__parameterized8
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    D,
    out,
    sig_first_dbeat_reg,
    sig_wr_fifo,
    \sig_dbeat_cntr_reg[3] ,
    sig_last_dbeat_reg,
    \sig_dbeat_cntr_reg[1] ,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_last_dbeat_reg_0,
    sig_single_dbeat_reg,
    sig_first_dbeat_reg_0,
    sig_first_dbeat_reg_1,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    Q,
    sig_next_calc_error_reg_reg_1,
    sig_next_calc_error_reg_reg_2,
    m_axi_s2mm_aclk);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [0:0]D;
  output [5:0]out;
  output sig_first_dbeat_reg;
  output sig_wr_fifo;
  output [3:0]\sig_dbeat_cntr_reg[3] ;
  input sig_last_dbeat_reg;
  input \sig_dbeat_cntr_reg[1] ;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_last_dbeat_reg_0;
  input sig_single_dbeat_reg;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat_reg_1;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg_reg;
  input sig_next_calc_error_reg_reg_0;
  input [3:0]Q;
  input [9:0]sig_next_calc_error_reg_reg_1;
  input [1:0]sig_next_calc_error_reg_reg_2;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire [10:7]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[1] ;
  wire [3:0]\sig_dbeat_cntr_reg[3] ;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_last_dbeat_i_2__0_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [9:0]sig_next_calc_error_reg_reg_1;
  wire [1:0]sig_next_calc_error_reg_reg_2;
  wire sig_single_dbeat_reg;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[9]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[8]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[6]),
        .Q(sig_cmd_fifo_data_out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[5]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[4]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[3]),
        .Q(sig_cmd_fifo_data_out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[7]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1__0 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_next_calc_error_reg_reg),
        .I2(sig_next_calc_error_reg_reg_0),
        .O(sig_wr_fifo));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[0]),
        .O(\sig_dbeat_cntr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\sig_dbeat_cntr_reg[3] [1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[2]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\sig_dbeat_cntr_reg[3] [2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_cmd_fifo_data_out[10]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\sig_dbeat_cntr_reg[3] [3]));
  LUT5 #(
    .INIT(32'h303000A0)) 
    sig_first_dbeat_i_1__0
       (.I0(sig_first_dbeat_reg_0),
        .I1(sig_last_dbeat_i_2__0_n_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_first_dbeat_reg_1),
        .I4(\sig_dbeat_cntr_reg[1] ),
        .O(sig_first_dbeat_reg));
  LUT6 #(
    .INIT(64'hA3FF0000A3000000)) 
    sig_last_dbeat_i_1
       (.I0(sig_last_dbeat_i_2__0_n_0),
        .I1(sig_last_dbeat_reg),
        .I2(\sig_dbeat_cntr_reg[1] ),
        .I3(E),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_last_dbeat_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_last_dbeat_i_2__0
       (.I0(sig_cmd_fifo_data_out[10]),
        .I1(sig_cmd_fifo_data_out[7]),
        .I2(sig_cmd_fifo_data_out[9]),
        .I3(sig_cmd_fifo_data_out[8]),
        .O(sig_last_dbeat_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_next_strt_strb_reg[3]_i_1 
       (.I0(out[2]),
        .O(D));
  LUT5 #(
    .INIT(32'h8F008000)) 
    sig_single_dbeat_i_1
       (.I0(sig_last_dbeat_i_2__0_n_0),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(E),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_single_dbeat_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_f
   (halt_i_reg,
    Q,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s2mm_halt,
    cmnd_wr_1,
    sig_inhibit_rdy_n,
    sig_input_reg_empty,
    sig_psm_halt,
    s_axis_s2mm_cmd_tvalid,
    \sig_input_addr_reg_reg[31] );
  output [0:0]halt_i_reg;
  output [0:0]Q;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s2mm_halt;
  input cmnd_wr_1;
  input sig_inhibit_rdy_n;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input [48:0]\sig_input_addr_reg_reg[31] ;

  wire [0:0]Q;
  wire cmnd_wr_1;
  wire [0:0]halt_i_reg;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s2mm_halt;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;

  zynq_base_axi_vdma_0_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.Q(Q),
        .cmnd_wr_1(cmnd_wr_1),
        .halt_i_reg(halt_i_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_halt(s2mm_halt),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_f_36
   (E,
    Q,
    s_axis_cmd_tvalid_reg,
    out,
    SS,
    m_axi_mm2s_aclk,
    sig_inhibit_rdy_n,
    mm2s_halt,
    cmnd_wr,
    FIFO_Full_reg,
    s_axis_mm2s_cmd_tvalid,
    in,
    D);
  output [0:0]E;
  output [1:0]Q;
  output s_axis_cmd_tvalid_reg;
  output [49:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_inhibit_rdy_n;
  input mm2s_halt;
  input cmnd_wr;
  input FIFO_Full_reg;
  input s_axis_mm2s_cmd_tvalid;
  input [48:0]in;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [0:0]SS;
  wire cmnd_wr;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [49:0]out;
  wire s_axis_cmd_tvalid_reg;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_inhibit_rdy_n;

  zynq_base_axi_vdma_0_0_srl_fifo_rbu_f_37 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .Q(Q),
        .SS(SS),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sel(s_axis_cmd_tvalid_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized0
   (FIFO_Full_reg,
    Q,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    SS,
    m_axi_mm2s_aclk,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_rsc2stat_status_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    slverr_i_reg);
  output FIFO_Full_reg;
  output [0:0]Q;
  output sig_inhibit_rdy_n_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_rsc2stat_status_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [2:0]slverr_i_reg;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n_reg;
  wire sig_rsc2stat_status_valid;
  wire [2:0]slverr_i_reg;

  zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .SS(SS),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized0_47
   (sig_cmd2dre_valid_reg,
    FIFO_Full_reg,
    Q,
    \INFERRED_GEN.cnt_i_reg[2] ,
    in,
    m_axi_mm2s_aclk,
    SS,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    lsig_ld_offset,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2sf_cmd_valid,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ,
    lsig_0ffset_cntr);
  output sig_cmd2dre_valid_reg;
  output FIFO_Full_reg;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  input [0:0]in;
  input m_axi_mm2s_aclk;
  input [0:0]SS;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input lsig_ld_offset;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2sf_cmd_valid;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ;
  input lsig_0ffset_cntr;

  wire FIFO_Full_reg;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]in;
  wire lsig_0ffset_cntr;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire sig_cmd2dre_valid_reg;
  wire sig_mstr2sf_cmd_valid;

  zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0_48 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .Q(Q),
        .SS(SS),
        .in(in),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd2dre_valid_reg(sig_cmd2dre_valid_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized1
   (FIFO_Full_reg,
    p_0_in,
    out,
    sig_halt_reg_reg,
    sig_push_addr_reg1_out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2addr_cmd_valid,
    sig_halt_reg,
    FIFO_Full_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output FIFO_Full_reg;
  output p_0_in;
  output [39:0]out;
  output sig_halt_reg_reg;
  output sig_push_addr_reg1_out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2addr_cmd_valid;
  input sig_halt_reg;
  input FIFO_Full_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [37:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire p_0_in;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_halt_reg;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized1_42
   (FIFO_Full_reg,
    sig_ok_to_post_rd_addr_reg,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    SS,
    m_axi_mm2s_aclk,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2addr_cmd_valid,
    sig_sf_allow_addr_req,
    sig_addr_reg_empty,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output FIFO_Full_reg;
  output sig_ok_to_post_rd_addr_reg;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2addr_cmd_valid;
  input sig_sf_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [36:0]in;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SS;
  wire [36:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_mstr2addr_cmd_valid;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_sf_allow_addr_req;

  zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1_43 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .SS(SS),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized2
   (FIFO_Full_reg,
    sig_first_dbeat_reg,
    sig_last_dbeat_reg,
    sig_cmd2addr_valid_reg,
    D,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    m_axi_mm2s_rlast_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    out,
    SS,
    m_axi_mm2s_aclk,
    sig_first_dbeat_reg_0,
    sig_first_dbeat,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_wr_fifo,
    sig_mstr2addr_cmd_valid,
    \sig_addr_cntr_im0_msh_reg[0] ,
    sig_inhibit_rdy_n_0,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2data_cmd_valid,
    \FSM_onehot_sig_pcc_sm_state[6]_i_2 ,
    sig_inhibit_rdy_n_1,
    sig_mstr2sf_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    sig_ld_new_cmd_reg,
    sig_last_dbeat_reg_0,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_rsc2stat_status_valid,
    sig_dqual_reg_empty_reg_0,
    sig_inhibit_rdy_n_2,
    sig_next_cmd_cmplt_reg_i_3,
    sig_next_cmd_cmplt_reg_i_3_0,
    sig_next_cmd_cmplt_reg_i_3_1,
    full,
    sig_dqual_reg_empty_reg_1,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    m_axi_mm2s_rlast,
    sig_last_dbeat_reg_1,
    in);
  output FIFO_Full_reg;
  output sig_first_dbeat_reg;
  output sig_last_dbeat_reg;
  output sig_cmd2addr_valid_reg;
  output [7:0]D;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output m_axi_mm2s_rlast_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [19:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_wr_fifo;
  input sig_mstr2addr_cmd_valid;
  input \sig_addr_cntr_im0_msh_reg[0] ;
  input sig_inhibit_rdy_n_0;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2data_cmd_valid;
  input \FSM_onehot_sig_pcc_sm_state[6]_i_2 ;
  input sig_inhibit_rdy_n_1;
  input sig_mstr2sf_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_ld_new_cmd_reg;
  input sig_last_dbeat_reg_0;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_rsc2stat_status_valid;
  input sig_dqual_reg_empty_reg_0;
  input sig_inhibit_rdy_n_2;
  input sig_next_cmd_cmplt_reg_i_3;
  input sig_next_cmd_cmplt_reg_i_3_0;
  input sig_next_cmd_cmplt_reg_i_3_1;
  input full;
  input sig_dqual_reg_empty_reg_1;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input m_axi_mm2s_rlast;
  input sig_last_dbeat_reg_1;
  input [22:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [7:0]Q;
  wire [0:0]SS;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [22:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire [19:0]out;
  wire \sig_addr_cntr_im0_msh_reg[0] ;
  wire sig_cmd2addr_valid_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_inhibit_rdy_n_2;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2sf_cmd_valid;
  wire sig_next_cmd_cmplt_reg_i_3;
  wire sig_next_cmd_cmplt_reg_i_3_0;
  wire sig_next_cmd_cmplt_reg_i_3_1;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;

  zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\FSM_onehot_sig_pcc_sm_state[6]_i_2_0 (\FSM_onehot_sig_pcc_sm_state[6]_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .SS(SS),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .\sig_addr_cntr_im0_msh_reg[0] (\sig_addr_cntr_im0_msh_reg[0] ),
        .sig_cmd2addr_valid_reg(sig_cmd2addr_valid_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_1(sig_inhibit_rdy_n_1),
        .sig_inhibit_rdy_n_2(sig_inhibit_rdy_n_2),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_next_cmd_cmplt_reg_i_3(sig_next_cmd_cmplt_reg_i_3),
        .sig_next_cmd_cmplt_reg_i_3_0(sig_next_cmd_cmplt_reg_i_3_0),
        .sig_next_cmd_cmplt_reg_i_3_1(sig_next_cmd_cmplt_reg_i_3_1),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_wr_fifo(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized3
   (sig_inhibit_rdy_n_reg,
    \hsize_vid_reg[15] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    Q,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    S,
    sig_inhibit_rdy_n_reg_0,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    sig_next_calc_error_reg,
    sig_dqual_reg_empty_reg,
    sig_wdc_status_going_full,
    m_axis_s2mm_sts_tready,
    in);
  output sig_inhibit_rdy_n_reg;
  output [0:0]\hsize_vid_reg[15] ;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output [0:0]S;
  output sig_inhibit_rdy_n_reg_0;
  output [15:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_inhibit_rdy_n;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input sig_next_calc_error_reg;
  input [0:0]sig_dqual_reg_empty_reg;
  input sig_wdc_status_going_full;
  input m_axis_s2mm_sts_tready;
  input [19:0]in;

  wire [15:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]\hsize_vid_reg[15] ;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_next_calc_error_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .S(S),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg_0),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized4
   (D,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_s2mm_bready,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    in,
    sig_halt_reg,
    sig_inhibit_rdy_n,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_coelsc_reg_empty,
    m_axi_s2mm_bresp);
  output [2:0]D;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output m_axi_s2mm_bready;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [3:0]Q;
  input out;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]in;
  input sig_halt_reg;
  input sig_inhibit_rdy_n;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_coelsc_reg_empty;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire sig_coelsc_reg_empty;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized5
   (p_0_in,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_push_to_wsc_reg,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    D,
    sig_coelsc_interr_reg0,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_inhibit_rdy_n,
    sig_data2wsc_valid,
    sig_set_push2wsc,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    Q,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_coelsc_reg_empty,
    in,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 );
  output p_0_in;
  output [18:0]out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_push_to_wsc_reg;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output [2:0]D;
  output sig_coelsc_interr_reg0;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_inhibit_rdy_n;
  input sig_data2wsc_valid;
  input sig_set_push2wsc;
  input \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input [3:0]Q;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_coelsc_reg_empty;
  input [0:0]in;
  input [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_0_in;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_push_to_wsc_reg;
  wire sig_set_push2wsc;
  wire sig_stream_rst;

  zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sel(sig_push_to_wsc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_set_push2wsc(sig_set_push2wsc),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized6
   (FIFO_Full_reg,
    Q,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_pop_cmd_fifo,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2dre_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_sm_ld_dre_cmd,
    sig_need_cmd_flush,
    lsig_cmd_fetch_pause,
    lsig_first_dbeat,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    sig_scatter2drc_cmd_ready,
    in);
  output FIFO_Full_reg;
  output [0:0]Q;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [2:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output [17:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_pop_cmd_fifo;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2dre_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_sm_ld_dre_cmd;
  input sig_need_cmd_flush;
  input lsig_cmd_fetch_pause;
  input lsig_first_dbeat;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input sig_scatter2drc_cmd_ready;
  input [19:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire [19:0]in;
  wire lsig_cmd_fetch_pause;
  wire lsig_first_dbeat;
  wire m_axi_s2mm_aclk;
  wire [17:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;

  zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized6 I_SRL_FIFO_RBU_F
       (.D(D),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_first_dbeat(lsig_first_dbeat),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized7
   (FIFO_Full_reg,
    SS,
    \INCLUDE_PACKING.lsig_first_dbeat_reg ,
    sig_m_valid_out_reg,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ,
    out,
    Q,
    m_axi_s2mm_aclk,
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ,
    \INFERRED_GEN.cnt_i_reg[0] ,
    slice_insert_valid,
    lsig_0ffset_cntr,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_1 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_2 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_3 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_4 ,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_dre2ibtt_tlast_reg_reg);
  output FIFO_Full_reg;
  output [0:0]SS;
  output \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  output sig_m_valid_out_reg;
  output [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  output [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  output [8:0]out;
  output [0:0]Q;
  input m_axi_s2mm_aclk;
  input \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input slice_insert_valid;
  input lsig_0ffset_cntr;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_1 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_2 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_3 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_4 ;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [8:0]sig_dre2ibtt_tlast_reg_reg;

  wire FIFO_Full_reg;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_1 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_2 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_3 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_4 ;
  wire [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  wire [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire lsig_0ffset_cntr;
  wire m_axi_s2mm_aclk;
  wire [8:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [8:0]sig_dre2ibtt_tlast_reg_reg;
  wire sig_eop_sent_reg;
  wire sig_m_valid_out_reg;
  wire slice_insert_valid;

  zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized7 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_1 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_1 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_2 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_2 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_3 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_3 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_4 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_4 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg (\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg_0 (\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .SS(SS),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dre2ibtt_tlast_reg_reg(sig_dre2ibtt_tlast_reg_reg),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .slice_insert_valid(slice_insert_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_f__parameterized8
   (FIFO_Full_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    D,
    out,
    sig_first_dbeat_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \sig_dbeat_cntr_reg[3] ,
    sig_s_ready_out_reg,
    sig_dqual_reg_full_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_last_dbeat_reg_0,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_last_dbeat_reg_1,
    sig_single_dbeat_reg,
    sig_first_dbeat_reg_0,
    sig_first_dbeat_reg_1,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2data_cmd_valid,
    Q,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    sig_halt_reg,
    sig_dqual_reg_full,
    sig_last_mmap_dbeat_reg,
    sig_addr_posted_cntr,
    sig_m_valid_dup_i_3,
    sig_halt_reg_dly3,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_last_dbeat_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [0:0]D;
  output [5:0]out;
  output sig_first_dbeat_reg;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output [3:0]\sig_dbeat_cntr_reg[3] ;
  output sig_s_ready_out_reg;
  output sig_dqual_reg_full_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_last_dbeat_reg_0;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_last_dbeat_reg_1;
  input sig_single_dbeat_reg;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat_reg_1;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2data_cmd_valid;
  input [3:0]Q;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input sig_halt_reg;
  input sig_dqual_reg_full;
  input sig_last_mmap_dbeat_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_m_valid_dup_i_3;
  input sig_halt_reg_dly3;
  input [9:0]sig_next_calc_error_reg_reg;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [3:0]\sig_dbeat_cntr_reg[3] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_mmap_dbeat_reg;
  wire sig_m_valid_dup_i_3;
  wire sig_mstr2data_cmd_valid;
  wire [9:0]sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_s_ready_out_reg;
  wire sig_single_dbeat_reg;
  wire sig_stream_rst;

  zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized8 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_m_valid_dup_i_3(sig_m_valid_dup_i_3),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_rbu_f
   (halt_i_reg,
    Q,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s2mm_halt,
    cmnd_wr_1,
    sig_inhibit_rdy_n,
    sig_input_reg_empty,
    sig_psm_halt,
    s_axis_s2mm_cmd_tvalid,
    \sig_input_addr_reg_reg[31] );
  output [0:0]halt_i_reg;
  output [0:0]Q;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s2mm_halt;
  input cmnd_wr_1;
  input sig_inhibit_rdy_n;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input [48:0]\sig_input_addr_reg_reg[31] ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_n_0;
  wire [0:0]Q;
  wire cmnd_wr_1;
  wire fifo_full_p1;
  wire [0:0]halt_i_reg;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s2mm_halt;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f_23 CNTR_INCR_DECR_ADDN_F_I
       (.Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  zynq_base_axi_vdma_0_0_dynshreg_f DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_input_addr_reg_reg[31] (FIFO_Full_reg_n_0),
        .\sig_input_addr_reg_reg[31]_0 (\sig_input_addr_reg_reg[31] ),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \s_axis_cmd_tdata[63]_i_2__0 
       (.I0(s2mm_halt),
        .I1(cmnd_wr_1),
        .I2(FIFO_Full_reg_n_0),
        .I3(sig_inhibit_rdy_n),
        .O(halt_i_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_rbu_f_37
   (E,
    Q,
    sel,
    out,
    SS,
    m_axi_mm2s_aclk,
    sig_inhibit_rdy_n,
    mm2s_halt,
    cmnd_wr,
    FIFO_Full_reg_0,
    s_axis_mm2s_cmd_tvalid,
    in,
    D);
  output [0:0]E;
  output [1:0]Q;
  output sel;
  output [49:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_inhibit_rdy_n;
  input mm2s_halt;
  input cmnd_wr;
  input FIFO_Full_reg_0;
  input s_axis_mm2s_cmd_tvalid;
  input [48:0]in;
  input [0:0]D;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_n_0;
  wire [1:0]Q;
  wire [0:0]SS;
  wire cmnd_wr;
  wire fifo_full_p1;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [49:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sel;
  wire sig_inhibit_rdy_n;

  zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f_38 CNTR_INCR_DECR_ADDN_F_I
       (.D(D),
        .FIFO_Full_reg(sel),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_n_0),
        .Q({Q[1],CNTR_INCR_DECR_ADDN_F_I_n_2,Q[0]}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  zynq_base_axi_vdma_0_0_dynshreg_f_39 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,Q[0]}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .s_axis_cmd_tvalid_reg(sel),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .\sig_addr_cntr_lsh_kh_reg[31] (FIFO_Full_reg_n_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(SS));
  LUT4 #(
    .INIT(16'hFFF2)) 
    \s_axis_cmd_tdata[63]_i_2 
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .I2(mm2s_halt),
        .I3(cmnd_wr),
        .O(E));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0
   (FIFO_Full_reg_0,
    Q,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    SS,
    m_axi_mm2s_aclk,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_rsc2stat_status_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    slverr_i_reg);
  output FIFO_Full_reg_0;
  output [0:0]Q;
  output sig_inhibit_rdy_n_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_rsc2stat_status_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [2:0]slverr_i_reg;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;
  wire [2:0]slverr_i_reg;

  zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f_40 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_2 (\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_wr_fifo(sig_wr_fifo));
  zynq_base_axi_vdma_0_0_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_0),
        .FIFO_Full_reg_0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_wr_fifo(sig_wr_fifo),
        .slverr_i_reg(slverr_i_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
  LUT4 #(
    .INIT(16'h20FF)) 
    sig_rd_sts_reg_full_i_1
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I1(FIFO_Full_reg_0),
        .I2(sig_rsc2stat_status_valid),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_inhibit_rdy_n_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0_48
   (sig_cmd2dre_valid_reg,
    FIFO_Full_reg_0,
    Q,
    \INFERRED_GEN.cnt_i_reg[2] ,
    in,
    m_axi_mm2s_aclk,
    SS,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    lsig_ld_offset,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2sf_cmd_valid,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ,
    lsig_0ffset_cntr);
  output sig_cmd2dre_valid_reg;
  output FIFO_Full_reg_0;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  input [0:0]in;
  input m_axi_mm2s_aclk;
  input [0:0]SS;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input lsig_ld_offset;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2sf_cmd_valid;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ;
  input lsig_0ffset_cntr;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire [0:0]in;
  wire lsig_0ffset_cntr;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire sig_cmd2dre_valid_reg;
  wire sig_mstr2sf_cmd_valid;

  zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f_49 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd2dre_valid_reg(sig_cmd2dre_valid_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  zynq_base_axi_vdma_0_0_dynshreg_f__parameterized0_50 DYNSHREG_F_I
       (.\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (sig_cmd2dre_valid_reg),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_1 (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1
   (FIFO_Full_reg_0,
    p_0_in,
    out,
    sig_halt_reg_reg,
    sig_push_addr_reg1_out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2addr_cmd_valid,
    sig_halt_reg,
    FIFO_Full_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output FIFO_Full_reg_0;
  output p_0_in;
  output [39:0]out;
  output sig_halt_reg_reg;
  output sig_push_addr_reg1_out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2addr_cmd_valid;
  input sig_halt_reg;
  input FIFO_Full_reg_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [37:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire DYNSHREG_F_I_n_41;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire fifo_full_p1;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire p_0_in;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_halt_reg;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f_25 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_1),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (FIFO_Full_reg_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sel(DYNSHREG_F_I_n_41),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  zynq_base_axi_vdma_0_0_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sel(DYNSHREG_F_I_n_41),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .\sig_next_addr_reg_reg[0] (FIFO_Full_reg_0),
        .\sig_next_addr_reg_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1_43
   (FIFO_Full_reg_0,
    sig_ok_to_post_rd_addr_reg,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    SS,
    m_axi_mm2s_aclk,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2addr_cmd_valid,
    sig_sf_allow_addr_req,
    sig_addr_reg_empty,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output FIFO_Full_reg_0;
  output sig_ok_to_post_rd_addr_reg;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2addr_cmd_valid;
  input sig_sf_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [36:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire [36:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_mstr2addr_cmd_valid;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_sf_allow_addr_req;
  wire sig_wr_fifo;

  zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f_44 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_wr_fifo(sig_wr_fifo));
  zynq_base_axi_vdma_0_0_dynshreg_f__parameterized1_45 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(FIFO_Full_reg_0),
        .sig_calc_error_reg_reg_1(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2
   (FIFO_Full_reg_0,
    sig_first_dbeat_reg,
    sig_last_dbeat_reg,
    sig_cmd2addr_valid_reg,
    D,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    m_axi_mm2s_rlast_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    out,
    SS,
    m_axi_mm2s_aclk,
    sig_first_dbeat_reg_0,
    sig_first_dbeat,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_wr_fifo,
    sig_mstr2addr_cmd_valid,
    \sig_addr_cntr_im0_msh_reg[0] ,
    sig_inhibit_rdy_n_0,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2data_cmd_valid,
    \FSM_onehot_sig_pcc_sm_state[6]_i_2_0 ,
    sig_inhibit_rdy_n_1,
    sig_mstr2sf_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    sig_ld_new_cmd_reg,
    sig_last_dbeat_reg_0,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_rsc2stat_status_valid,
    sig_dqual_reg_empty_reg_0,
    sig_inhibit_rdy_n_2,
    sig_next_cmd_cmplt_reg_i_3,
    sig_next_cmd_cmplt_reg_i_3_0,
    sig_next_cmd_cmplt_reg_i_3_1,
    full,
    sig_dqual_reg_empty_reg_1,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    m_axi_mm2s_rlast,
    sig_last_dbeat_reg_1,
    in);
  output FIFO_Full_reg_0;
  output sig_first_dbeat_reg;
  output sig_last_dbeat_reg;
  output sig_cmd2addr_valid_reg;
  output [7:0]D;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output m_axi_mm2s_rlast_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [19:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_wr_fifo;
  input sig_mstr2addr_cmd_valid;
  input \sig_addr_cntr_im0_msh_reg[0] ;
  input sig_inhibit_rdy_n_0;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2data_cmd_valid;
  input \FSM_onehot_sig_pcc_sm_state[6]_i_2_0 ;
  input sig_inhibit_rdy_n_1;
  input sig_mstr2sf_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_ld_new_cmd_reg;
  input sig_last_dbeat_reg_0;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_rsc2stat_status_valid;
  input sig_dqual_reg_empty_reg_0;
  input sig_inhibit_rdy_n_2;
  input sig_next_cmd_cmplt_reg_i_3;
  input sig_next_cmd_cmplt_reg_i_3_0;
  input sig_next_cmd_cmplt_reg_i_3_1;
  input full;
  input sig_dqual_reg_empty_reg_1;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input m_axi_mm2s_rlast;
  input sig_last_dbeat_reg_1;
  input [22:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire [7:0]D;
  wire DYNSHREG_F_I_n_1;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_3_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [7:0]Q;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [22:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire [19:0]out;
  wire \sig_addr_cntr_im0_msh_reg[0] ;
  wire sig_cmd2addr_valid_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_inhibit_rdy_n_2;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2sf_cmd_valid;
  wire sig_next_cmd_cmplt_reg_i_3;
  wire sig_next_cmd_cmplt_reg_i_3_0;
  wire sig_next_cmd_cmplt_reg_i_3_1;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;
  wire sig_wr_fifo_0;

  zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f_34 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:3]),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[7] (Q),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_inhibit_rdy_n_2(sig_inhibit_rdy_n_2),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_2(sig_last_dbeat_reg_1),
        .sig_last_dbeat_reg_3(DYNSHREG_F_I_n_1),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_cmd_cmplt_reg_i_3_0(sig_next_cmd_cmplt_reg_i_3),
        .sig_next_cmd_cmplt_reg_i_3_1(sig_next_cmd_cmplt_reg_i_3_0),
        .sig_next_cmd_cmplt_reg_i_3_2(sig_next_cmd_cmplt_reg_i_3_1),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_wr_fifo_0(sig_wr_fifo_0));
  zynq_base_axi_vdma_0_0_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.D(D[2:0]),
        .\INFERRED_GEN.cnt_i_reg[0] (DYNSHREG_F_I_n_1),
        .Q(Q[2:0]),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\sig_dbeat_cntr_reg[1] (sig_last_dbeat_reg),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_next_calc_error_reg_reg_1({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .sig_wr_fifo_0(sig_wr_fifo_0));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
  LUT6 #(
    .INIT(64'h000000000EFE0E0E)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_2 
       (.I0(sig_wr_fifo_0),
        .I1(sig_wr_fifo),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(\sig_addr_cntr_im0_msh_reg[0] ),
        .I4(sig_inhibit_rdy_n_0),
        .I5(\FSM_onehot_sig_pcc_sm_state[6]_i_3_n_0 ),
        .O(sig_cmd2addr_valid_reg));
  LUT6 #(
    .INIT(64'hFFD0FFFFD0D0D0D0)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_3 
       (.I0(\INFERRED_GEN.cnt_i_reg[1] ),
        .I1(FIFO_Full_reg_0),
        .I2(sig_mstr2data_cmd_valid),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2_0 ),
        .I4(sig_inhibit_rdy_n_1),
        .I5(sig_mstr2sf_cmd_valid),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3
   (sig_inhibit_rdy_n_reg,
    \hsize_vid_reg[15] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    Q,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    S,
    sig_inhibit_rdy_n_reg_0,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    sig_next_calc_error_reg,
    sig_dqual_reg_empty_reg,
    sig_wdc_status_going_full,
    m_axis_s2mm_sts_tready,
    in);
  output sig_inhibit_rdy_n_reg;
  output [0:0]\hsize_vid_reg[15] ;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output [0:0]S;
  output sig_inhibit_rdy_n_reg_0;
  output [15:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_inhibit_rdy_n;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input sig_next_calc_error_reg;
  input [0:0]sig_dqual_reg_empty_reg;
  input sig_wdc_status_going_full;
  input m_axis_s2mm_sts_tready;
  input [19:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_n_0;
  wire [15:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire [0:0]S;
  wire fifo_full_p1;
  wire [0:0]\hsize_vid_reg[15] ;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_next_calc_error_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f_24 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  zynq_base_axi_vdma_0_0_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .S(S),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h20FF)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_wsc2stat_status_valid),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_inhibit_rdy_n_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    sig_next_calc_error_reg_i_4
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_wsc2stat_status_valid),
        .I3(sig_next_calc_error_reg),
        .I4(sig_dqual_reg_empty_reg),
        .I5(sig_wdc_status_going_full),
        .O(sig_inhibit_rdy_n_reg_0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized4
   (D,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_s2mm_bready,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    in,
    sig_halt_reg,
    sig_inhibit_rdy_n,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_coelsc_reg_empty,
    m_axi_s2mm_bresp);
  output [2:0]D;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output m_axi_s2mm_bready;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [3:0]Q;
  input out;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]in;
  input sig_halt_reg;
  input sig_inhibit_rdy_n;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_coelsc_reg_empty;
  input [1:0]m_axi_s2mm_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire sig_coelsc_reg_empty;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .Q({\INFERRED_GEN.cnt_i_reg[3] ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  zynq_base_axi_vdma_0_0_dynshreg_f__parameterized4 DYNSHREG_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hBA)) 
    m_axi_s2mm_bready_INST_0
       (.I0(sig_halt_reg),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_inhibit_rdy_n),
        .O(m_axi_s2mm_bready));
  LUT6 #(
    .INIT(64'h99999999E6669999)) 
    \sig_addr_posted_cntr[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(out),
        .I5(sig_wr_fifo),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFB44FF00FF0044BB)) 
    \sig_addr_posted_cntr[2]_i_1__0 
       (.I0(sig_wr_fifo),
        .I1(out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4666666666666662)) 
    \sig_addr_posted_cntr[3]_i_1 
       (.I0(out),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFF44000000B)) 
    \sig_addr_posted_cntr[3]_i_2 
       (.I0(sig_wr_fifo),
        .I1(out),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized5
   (p_0_in,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sel,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    D,
    sig_coelsc_interr_reg0,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_inhibit_rdy_n,
    sig_data2wsc_valid,
    sig_set_push2wsc,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    Q,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_coelsc_reg_empty,
    in,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 );
  output p_0_in;
  output [18:0]out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sel;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output [2:0]D;
  output sig_coelsc_interr_reg0;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_inhibit_rdy_n;
  input sig_data2wsc_valid;
  input sig_set_push2wsc;
  input \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input [3:0]Q;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_coelsc_reg_empty;
  input [0:0]in;
  input [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_0_in;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_set_push2wsc;
  wire sig_stream_rst;

  zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized0_22 CNTR_INCR_DECR_ADDN_F_I
       (.D(D),
        .E(E),
        .FIFO_Full_reg(sel),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_1 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out[0]),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .\sig_wdc_statcnt_reg[3] (Q));
  zynq_base_axi_vdma_0_0_dynshreg_f__parameterized5 DYNSHREG_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (FIFO_Full_reg_n_0),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_to_wsc_reg(sel));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hAAAA8A00)) 
    sig_push_to_wsc_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_inhibit_rdy_n),
        .I3(sig_data2wsc_valid),
        .I4(sig_set_push2wsc),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized6
   (FIFO_Full_reg_0,
    Q,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_pop_cmd_fifo,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2dre_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_sm_ld_dre_cmd,
    sig_need_cmd_flush,
    lsig_cmd_fetch_pause,
    lsig_first_dbeat,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    sig_scatter2drc_cmd_ready,
    in);
  output FIFO_Full_reg_0;
  output [0:0]Q;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [2:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output [17:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_pop_cmd_fifo;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2dre_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_sm_ld_dre_cmd;
  input sig_need_cmd_flush;
  input lsig_cmd_fetch_pause;
  input lsig_first_dbeat;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input sig_scatter2drc_cmd_ready;
  input [19:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [2:0]D;
  wire FIFO_Full_reg_0;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire [19:0]in;
  wire lsig_cmd_fetch_pause;
  wire lsig_first_dbeat;
  wire m_axi_s2mm_aclk;
  wire [17:0]out;
  wire [25:25]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f_26 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[2]),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_sm_pop_cmd_fifo_reg(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  zynq_base_axi_vdma_0_0_dynshreg_f__parameterized6 DYNSHREG_F_I
       (.D(D[1:0]),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0 (FIFO_Full_reg_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_first_dbeat(lsig_first_dbeat),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({out[17],sig_cmd_fifo_data_out,out[16:0]}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized7
   (FIFO_Full_reg_0,
    SS,
    \INCLUDE_PACKING.lsig_first_dbeat_reg ,
    sig_m_valid_out_reg,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ,
    out,
    Q,
    m_axi_s2mm_aclk,
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ,
    \INFERRED_GEN.cnt_i_reg[0] ,
    slice_insert_valid,
    lsig_0ffset_cntr,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_1 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_2 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_3 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_4 ,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_dre2ibtt_tlast_reg_reg);
  output FIFO_Full_reg_0;
  output [0:0]SS;
  output \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  output sig_m_valid_out_reg;
  output [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  output [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  output [8:0]out;
  output [0:0]Q;
  input m_axi_s2mm_aclk;
  input \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input slice_insert_valid;
  input lsig_0ffset_cntr;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_1 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_2 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_3 ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_4 ;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [8:0]sig_dre2ibtt_tlast_reg_reg;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire FIFO_Full_reg_0;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_1 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_2 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_3 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_4 ;
  wire [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  wire [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire lsig_0ffset_cntr;
  wire m_axi_s2mm_aclk;
  wire [8:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [8:0]sig_dre2ibtt_tlast_reg_reg;
  wire sig_eop_sent_reg;
  wire sig_m_valid_out_reg;
  wire sig_wr_fifo;
  wire slice_insert_valid;

  zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized1 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_2 (\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_wr_fifo(sig_wr_fifo),
        .slice_insert_valid(slice_insert_valid));
  zynq_base_axi_vdma_0_0_dynshreg_f__parameterized7 DYNSHREG_F_I
       (.\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_1 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_1 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_2 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_2 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_3 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_3 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_4 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_4 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg (\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg_0 (\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[2] (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_dre2ibtt_tlast_reg_reg(sig_dre2ibtt_tlast_reg_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_wr_fifo(sig_wr_fifo),
        .slice_insert_valid(slice_insert_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module zynq_base_axi_vdma_0_0_srl_fifo_rbu_f__parameterized8
   (FIFO_Full_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    D,
    out,
    sig_first_dbeat_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \sig_dbeat_cntr_reg[3] ,
    sig_s_ready_out_reg,
    sig_dqual_reg_full_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_last_dbeat_reg_0,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_last_dbeat_reg_1,
    sig_single_dbeat_reg,
    sig_first_dbeat_reg_0,
    sig_first_dbeat_reg_1,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2data_cmd_valid,
    Q,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    sig_halt_reg,
    sig_dqual_reg_full,
    sig_last_mmap_dbeat_reg,
    sig_addr_posted_cntr,
    sig_m_valid_dup_i_3,
    sig_halt_reg_dly3,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_last_dbeat_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [0:0]D;
  output [5:0]out;
  output sig_first_dbeat_reg;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output [3:0]\sig_dbeat_cntr_reg[3] ;
  output sig_s_ready_out_reg;
  output sig_dqual_reg_full_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_last_dbeat_reg_0;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_last_dbeat_reg_1;
  input sig_single_dbeat_reg;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat_reg_1;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2data_cmd_valid;
  input [3:0]Q;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input sig_halt_reg;
  input sig_dqual_reg_full;
  input sig_last_mmap_dbeat_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_m_valid_dup_i_3;
  input sig_halt_reg_dly3;
  input [9:0]sig_next_calc_error_reg_reg;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [3:0]\sig_dbeat_cntr_reg[3] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_mmap_dbeat_reg;
  wire sig_m_valid_dup_i_3;
  wire sig_mstr2data_cmd_valid;
  wire [9:0]sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_s_ready_out_reg;
  wire sig_single_dbeat_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  zynq_base_axi_vdma_0_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (FIFO_Full_reg_0),
        .Q({\INFERRED_GEN.cnt_i_reg[2] ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_last_dbeat_reg_1),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_3(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_m_valid_dup_i_3_0(sig_m_valid_dup_i_3),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  zynq_base_axi_vdma_0_0_dynshreg_f__parameterized8 DYNSHREG_F_I
       (.D(D),
        .E(E),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[1] (sig_last_dbeat_reg),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_1),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_next_calc_error_reg_reg_1(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_2({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module zynq_base_axi_vdma_0_0_sync_fifo_fg
   (full,
    empty,
    lsig_ld_offset,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    \gwdc.wr_data_count_i_reg[6] ,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    SS,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ,
    lsig_0ffset_cntr,
    Q,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ,
    sig_ok_to_post_rd_addr_reg,
    sig_ok_to_post_rd_addr_reg_0,
    sig_ok_to_post_rd_addr_reg_1,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from);
  output full;
  output empty;
  output lsig_ld_offset;
  output \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  output \gwdc.wr_data_count_i_reg[6] ;
  output [36:0]\INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [73:0]din;
  input \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ;
  input lsig_0ffset_cntr;
  input [0:0]Q;
  input \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ;
  input sig_ok_to_post_rd_addr_reg;
  input [3:0]sig_ok_to_post_rd_addr_reg_0;
  input sig_ok_to_post_rd_addr_reg_1;
  input out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;

  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire [36:0]\INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [73:0]din;
  wire empty;
  wire full;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \gwdc.wr_data_count_i_reg[6] ;
  wire lsig_0ffset_cntr;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [73:0]sig_data_fifo_data_out;
  wire [7:3]sig_data_fifo_wr_cnt;
  wire sig_ok_to_post_rd_addr_i_2_n_0;
  wire sig_ok_to_post_rd_addr_i_3_n_0;
  wire sig_ok_to_post_rd_addr_i_4_n_0;
  wire sig_ok_to_post_rd_addr_i_5_n_0;
  wire sig_ok_to_post_rd_addr_reg;
  wire [3:0]sig_ok_to_post_rd_addr_reg_0;
  wire sig_ok_to_post_rd_addr_reg_1;
  wire sig_pop_data_fifo;
  wire wr_en;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [74:74]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dout_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;
  wire [2:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h4FFFFFFF0000FFFF)) 
    \INCLUDE_UNPACKING.lsig_cmd_loaded_i_1 
       (.I0(lsig_0ffset_cntr),
        .I1(sig_data_fifo_data_out[68]),
        .I2(sig_data_fifo_data_out[73]),
        .I3(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .I4(Q),
        .I5(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ));
  LUT6 #(
    .INIT(64'h4040004055555555)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(Q),
        .I1(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .I2(sig_data_fifo_data_out[73]),
        .I3(sig_data_fifo_data_out[68]),
        .I4(lsig_0ffset_cntr),
        .I5(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .O(lsig_ld_offset));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .I1(sig_data_fifo_data_out[73]),
        .I2(sig_data_fifo_data_out[68]),
        .I3(lsig_0ffset_cntr),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_10__0
       (.I0(sig_data_fifo_data_out[59]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[27]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [27]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_11__0
       (.I0(sig_data_fifo_data_out[58]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[26]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [26]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_12__0
       (.I0(sig_data_fifo_data_out[57]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[25]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [25]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_13__0
       (.I0(sig_data_fifo_data_out[56]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[24]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [24]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_14__0
       (.I0(sig_data_fifo_data_out[55]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[23]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [23]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_15__0
       (.I0(sig_data_fifo_data_out[54]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[22]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [22]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_16__0
       (.I0(sig_data_fifo_data_out[53]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[21]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [21]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_17__0
       (.I0(sig_data_fifo_data_out[52]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[20]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [20]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_18__0
       (.I0(sig_data_fifo_data_out[51]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[19]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [19]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_19__0
       (.I0(sig_data_fifo_data_out[50]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[18]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [18]));
  LUT5 #(
    .INIT(32'h20200020)) 
    fg_builtin_fifo_inst_i_1__0
       (.I0(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .I1(empty),
        .I2(sig_data_fifo_data_out[72]),
        .I3(sig_data_fifo_data_out[68]),
        .I4(lsig_0ffset_cntr),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [36]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_20__0
       (.I0(sig_data_fifo_data_out[49]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[17]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [17]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_21__0
       (.I0(sig_data_fifo_data_out[48]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[16]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [16]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_22__0
       (.I0(sig_data_fifo_data_out[47]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[15]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [15]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_23__0
       (.I0(sig_data_fifo_data_out[46]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[14]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [14]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_24__0
       (.I0(sig_data_fifo_data_out[45]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[13]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [13]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_25__0
       (.I0(sig_data_fifo_data_out[44]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[12]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [12]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_26__0
       (.I0(sig_data_fifo_data_out[43]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[11]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [11]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_27__0
       (.I0(sig_data_fifo_data_out[42]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[10]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [10]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_28__0
       (.I0(sig_data_fifo_data_out[41]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[9]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [9]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_29__0
       (.I0(sig_data_fifo_data_out[40]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[8]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [8]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_2__0
       (.I0(sig_data_fifo_data_out[71]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[67]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [35]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_30__0
       (.I0(sig_data_fifo_data_out[39]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[7]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [7]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_31__0
       (.I0(sig_data_fifo_data_out[38]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[6]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [6]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_32__0
       (.I0(sig_data_fifo_data_out[37]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[5]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [5]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_33__0
       (.I0(sig_data_fifo_data_out[36]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[4]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [4]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_34__0
       (.I0(sig_data_fifo_data_out[35]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[3]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_35__0
       (.I0(sig_data_fifo_data_out[34]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[2]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_36__0
       (.I0(sig_data_fifo_data_out[33]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[1]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_37__0
       (.I0(sig_data_fifo_data_out[32]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[0]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_3__0
       (.I0(sig_data_fifo_data_out[70]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[66]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [34]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_4__0
       (.I0(sig_data_fifo_data_out[69]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[65]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [33]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_5__0
       (.I0(sig_data_fifo_data_out[68]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[64]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [32]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_6__0
       (.I0(sig_data_fifo_data_out[63]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[31]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [31]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_7__0
       (.I0(sig_data_fifo_data_out[62]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[30]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [30]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_8__0
       (.I0(sig_data_fifo_data_out[61]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[29]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [29]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_9__0
       (.I0(sig_data_fifo_data_out[60]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[28]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg [28]));
  LUT6 #(
    .INIT(64'h0000000200022233)) 
    sig_ok_to_post_rd_addr_i_1
       (.I0(sig_ok_to_post_rd_addr_i_2_n_0),
        .I1(sig_ok_to_post_rd_addr_i_3_n_0),
        .I2(sig_ok_to_post_rd_addr_i_4_n_0),
        .I3(sig_ok_to_post_rd_addr_i_5_n_0),
        .I4(sig_ok_to_post_rd_addr_reg),
        .I5(sig_data_fifo_wr_cnt[6]),
        .O(\gwdc.wr_data_count_i_reg[6] ));
  LUT6 #(
    .INIT(64'hF4FFFFF4FF1F4FFF)) 
    sig_ok_to_post_rd_addr_i_2
       (.I0(sig_data_fifo_wr_cnt[5]),
        .I1(sig_ok_to_post_rd_addr_reg_0[2]),
        .I2(sig_data_fifo_wr_cnt[3]),
        .I3(sig_ok_to_post_rd_addr_reg_0[1]),
        .I4(sig_data_fifo_wr_cnt[4]),
        .I5(sig_ok_to_post_rd_addr_reg_0[0]),
        .O(sig_ok_to_post_rd_addr_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFF9FFFF)) 
    sig_ok_to_post_rd_addr_i_3
       (.I0(sig_ok_to_post_rd_addr_reg_0[3]),
        .I1(sig_ok_to_post_rd_addr_reg_1),
        .I2(out),
        .I3(sig_data_fifo_wr_cnt[7]),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_ok_to_post_rd_addr_i_3_n_0));
  LUT6 #(
    .INIT(64'hA200AAA2AAAA8888)) 
    sig_ok_to_post_rd_addr_i_4
       (.I0(sig_data_fifo_wr_cnt[5]),
        .I1(sig_ok_to_post_rd_addr_reg_0[0]),
        .I2(sig_data_fifo_wr_cnt[3]),
        .I3(sig_data_fifo_wr_cnt[4]),
        .I4(sig_ok_to_post_rd_addr_reg_0[1]),
        .I5(sig_ok_to_post_rd_addr_reg_0[2]),
        .O(sig_ok_to_post_rd_addr_i_4_n_0));
  LUT5 #(
    .INIT(32'h00008EA0)) 
    sig_ok_to_post_rd_addr_i_5
       (.I0(sig_data_fifo_wr_cnt[4]),
        .I1(sig_data_fifo_wr_cnt[3]),
        .I2(sig_ok_to_post_rd_addr_reg_0[1]),
        .I3(sig_ok_to_post_rd_addr_reg_0[0]),
        .I4(sig_ok_to_post_rd_addr_reg_0[2]),
        .O(sig_ok_to_post_rd_addr_i_5_n_0));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "75" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "75" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* XPM_MODULE = "TRUE" *) 
  zynq_base_axi_vdma_0_0_xpm_fifo_sync \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din({1'b0,din}),
        .dout({\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dout_UNCONNECTED [74],sig_data_fifo_data_out}),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(sig_pop_data_fifo),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(SS),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_mm2s_aclk),
        .wr_data_count({sig_data_fifo_wr_cnt,\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED [2:0]}),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_13 
       (.I0(sig_data_fifo_data_out[68]),
        .I1(sig_data_fifo_data_out[73]),
        .I2(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .I3(lsig_0ffset_cntr),
        .O(sig_pop_data_fifo));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module zynq_base_axi_vdma_0_0_sync_fifo_fg__parameterized0
   (full,
    dout,
    empty,
    sig_child_qual_first_of_2_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gwdc.wr_data_count_i_reg[4] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ,
    O,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    wr_en,
    din,
    rd_en,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_eop_sent_reg_reg,
    \sig_xfer_len_reg_reg[2] ,
    sig_child_addr_cntr_lsh_reg,
    \sig_child_addr_cntr_lsh_reg[3] ,
    \sig_child_addr_cntr_lsh_reg[7] );
  output full;
  output [8:0]dout;
  output empty;
  output sig_child_qual_first_of_2_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output \gwdc.wr_data_count_i_reg[4] ;
  output [1:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  output [3:0]O;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input wr_en;
  input [8:0]din;
  input rd_en;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input sig_eop_sent_reg_reg;
  input \sig_xfer_len_reg_reg[2] ;
  input [2:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7] ;

  wire [3:0]O;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire [1:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gwdc.wr_data_count_i_reg[4] ;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire \sig_child_addr_cntr_lsh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_6_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_4_n_0 ;
  wire [2:0]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_3 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_3 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_eop_sent_reg_reg;
  wire sig_stream_rst;
  wire \sig_xfer_len_reg[3]_i_3_n_0 ;
  wire \sig_xfer_len_reg_reg[2] ;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \FSM_onehot_sig_csm_state[4]_i_2 
       (.I0(dout[7]),
        .I1(dout[8]),
        .I2(sig_child_qual_first_of_2),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_3 
       (.I0(dout[3]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_4 
       (.I0(dout[2]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_5 
       (.I0(dout[1]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_6 
       (.I0(dout[0]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_2 
       (.I0(dout[6]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_3 
       (.I0(dout[5]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_4 
       (.I0(dout[4]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_1 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_2 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_child_addr_cntr_lsh[0]_i_3_n_0 ,\sig_child_addr_cntr_lsh[0]_i_4_n_0 ,\sig_child_addr_cntr_lsh[0]_i_5_n_0 ,\sig_child_addr_cntr_lsh[0]_i_6_n_0 }),
        .O(O),
        .S(\sig_child_addr_cntr_lsh_reg[3] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[4]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ),
        .CO({\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_child_addr_cntr_lsh[4]_i_2_n_0 ,\sig_child_addr_cntr_lsh[4]_i_3_n_0 ,\sig_child_addr_cntr_lsh[4]_i_4_n_0 }),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ),
        .S(\sig_child_addr_cntr_lsh_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \sig_data_reg_out[31]_i_3 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ),
        .I1(\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ),
        .I2(\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ),
        .I3(\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ),
        .I4(\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ),
        .I5(sig_eop_sent_reg_reg),
        .O(\gwdc.wr_data_count_i_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    sig_xfer_is_seq_reg_i_1
       (.I0(sig_child_qual_first_of_2),
        .I1(dout[8]),
        .I2(dout[7]),
        .O(sig_child_qual_first_of_2_reg));
  LUT5 #(
    .INIT(32'hFBDF0420)) 
    \sig_xfer_len_reg[2]_i_1 
       (.I0(\sig_xfer_len_reg_reg[2] ),
        .I1(dout[4]),
        .I2(\sig_xfer_len_reg[3]_i_3_n_0 ),
        .I3(dout[3]),
        .I4(dout[5]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] [0]));
  LUT6 #(
    .INIT(64'hFFBFFDFF00400200)) 
    \sig_xfer_len_reg[3]_i_1 
       (.I0(\sig_xfer_len_reg_reg[2] ),
        .I1(dout[5]),
        .I2(dout[3]),
        .I3(\sig_xfer_len_reg[3]_i_3_n_0 ),
        .I4(dout[4]),
        .I5(dout[6]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] [1]));
  LUT6 #(
    .INIT(64'h01151515577F7F7F)) 
    \sig_xfer_len_reg[3]_i_3 
       (.I0(dout[2]),
        .I1(dout[1]),
        .I2(sig_child_addr_cntr_lsh_reg[1]),
        .I3(dout[0]),
        .I4(sig_child_addr_cntr_lsh_reg[0]),
        .I5(sig_child_addr_cntr_lsh_reg[2]),
        .O(\sig_xfer_len_reg[3]_i_3_n_0 ));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "9" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "9" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  zynq_base_axi_vdma_0_0_xpm_fifo_sync__parameterized1 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_stream_rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 }),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module zynq_base_axi_vdma_0_0_sync_fifo_fg__parameterized1
   (dout,
    empty,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    E,
    sig_s_ready_dup_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    din,
    rd_en,
    lsig_first_dbeat,
    \INCLUDE_PACKING.lsig_packer_full_reg ,
    lsig_packer_full,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ,
    lsig_0ffset_cntr,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ,
    sig_sf_strt_addr_offset,
    out,
    \sig_data_reg_out_reg[64] ,
    sig_eop_halt_xfer,
    \sig_data_reg_out[31]_i_3 ,
    full);
  output [73:0]dout;
  output empty;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]E;
  output [0:0]sig_s_ready_dup_reg;
  output [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  output [3:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [73:0]din;
  input rd_en;
  input lsig_first_dbeat;
  input \INCLUDE_PACKING.lsig_packer_full_reg ;
  input lsig_packer_full;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  input lsig_0ffset_cntr;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ;
  input sig_sf_strt_addr_offset;
  input out;
  input [0:0]\sig_data_reg_out_reg[64] ;
  input sig_eop_halt_xfer;
  input [0:0]\sig_data_reg_out[31]_i_3 ;
  input full;

  wire [0:0]E;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ;
  wire \INCLUDE_PACKING.lsig_packer_full_reg ;
  wire [73:0]din;
  wire [73:0]dout;
  wire empty;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire [3:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire lsig_0ffset_cntr;
  wire lsig_first_dbeat;
  wire lsig_good_push2fifo11_out;
  wire lsig_packer_full;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rd_en;
  wire sig_data_fifo_full;
  wire [0:0]\sig_data_reg_out[31]_i_3 ;
  wire [0:0]\sig_data_reg_out_reg[64] ;
  wire \sig_data_skid_reg[64]_i_2_n_0 ;
  wire \sig_data_skid_reg[64]_i_3_n_0 ;
  wire \sig_data_skid_reg[64]_i_4_n_0 ;
  wire \sig_data_skid_reg[64]_i_5_n_0 ;
  wire \sig_data_skid_reg[64]_i_6_n_0 ;
  wire \sig_data_skid_reg[64]_i_7_n_0 ;
  wire \sig_data_skid_reg[65]_i_2_n_0 ;
  wire \sig_data_skid_reg[65]_i_3_n_0 ;
  wire \sig_data_skid_reg[65]_i_4_n_0 ;
  wire \sig_data_skid_reg[65]_i_5_n_0 ;
  wire \sig_data_skid_reg[66]_i_2_n_0 ;
  wire \sig_data_skid_reg[66]_i_3_n_0 ;
  wire \sig_data_skid_reg[67]_i_2_n_0 ;
  wire sig_eop_halt_xfer;
  wire [0:0]sig_s_ready_dup_reg;
  wire sig_sf_strt_addr_offset;
  wire sig_stream_rst;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;
  wire [7:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h02A2FFFF02A202A2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ),
        .I1(lsig_0ffset_cntr),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ),
        .I3(sig_sf_strt_addr_offset),
        .I4(sig_data_fifo_full),
        .I5(lsig_packer_full),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1 
       (.I0(sig_data_fifo_full),
        .I1(lsig_packer_full),
        .I2(\INCLUDE_PACKING.lsig_packer_full_reg ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hFEFC)) 
    \INCLUDE_PACKING.lsig_packer_full_i_1 
       (.I0(sig_data_fifo_full),
        .I1(lsig_first_dbeat),
        .I2(\INCLUDE_PACKING.lsig_packer_full_reg ),
        .I3(lsig_packer_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \sig_data_reg_out[31]_i_5 
       (.I0(sig_data_fifo_full),
        .I1(lsig_packer_full),
        .I2(sig_eop_halt_xfer),
        .I3(\sig_data_reg_out[31]_i_3 ),
        .I4(full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \sig_data_reg_out[64]_i_1 
       (.I0(\sig_data_skid_reg[64]_i_2_n_0 ),
        .I1(\sig_data_skid_reg[64]_i_3_n_0 ),
        .I2(\sig_data_skid_reg[64]_i_4_n_0 ),
        .I3(out),
        .I4(\sig_data_reg_out_reg[64] ),
        .O(sig_s_ready_dup_reg));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sig_data_skid_reg[64]_i_1 
       (.I0(\sig_data_skid_reg[64]_i_2_n_0 ),
        .I1(\sig_data_skid_reg[64]_i_3_n_0 ),
        .I2(\sig_data_skid_reg[64]_i_4_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [0]));
  LUT6 #(
    .INIT(64'h8200000220028228)) 
    \sig_data_skid_reg[64]_i_2 
       (.I0(\sig_data_skid_reg[64]_i_5_n_0 ),
        .I1(dout[67]),
        .I2(dout[68]),
        .I3(dout[69]),
        .I4(dout[70]),
        .I5(dout[71]),
        .O(\sig_data_skid_reg[64]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h00008292)) 
    \sig_data_skid_reg[64]_i_3 
       (.I0(dout[66]),
        .I1(dout[65]),
        .I2(dout[64]),
        .I3(dout[67]),
        .I4(\sig_data_skid_reg[64]_i_6_n_0 ),
        .O(\sig_data_skid_reg[64]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000820000)) 
    \sig_data_skid_reg[64]_i_4 
       (.I0(\sig_data_skid_reg[64]_i_7_n_0 ),
        .I1(dout[67]),
        .I2(dout[66]),
        .I3(dout[64]),
        .I4(dout[65]),
        .I5(dout[68]),
        .O(\sig_data_skid_reg[64]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_data_skid_reg[64]_i_5 
       (.I0(dout[65]),
        .I1(dout[66]),
        .I2(dout[64]),
        .O(\sig_data_skid_reg[64]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFEFFE)) 
    \sig_data_skid_reg[64]_i_6 
       (.I0(dout[70]),
        .I1(dout[71]),
        .I2(dout[67]),
        .I3(dout[68]),
        .I4(dout[69]),
        .O(\sig_data_skid_reg[64]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h8041)) 
    \sig_data_skid_reg[64]_i_7 
       (.I0(dout[71]),
        .I1(dout[68]),
        .I2(dout[69]),
        .I3(dout[70]),
        .O(\sig_data_skid_reg[64]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h20222022E0222F2E)) 
    \sig_data_skid_reg[65]_i_1 
       (.I0(\sig_data_skid_reg[65]_i_2_n_0 ),
        .I1(dout[64]),
        .I2(dout[67]),
        .I3(dout[66]),
        .I4(dout[68]),
        .I5(\sig_data_skid_reg[65]_i_3_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551550)) 
    \sig_data_skid_reg[65]_i_2 
       (.I0(\sig_data_skid_reg[65]_i_4_n_0 ),
        .I1(dout[66]),
        .I2(dout[67]),
        .I3(dout[69]),
        .I4(dout[71]),
        .I5(\sig_data_skid_reg[65]_i_5_n_0 ),
        .O(\sig_data_skid_reg[65]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hDFFFDFFD)) 
    \sig_data_skid_reg[65]_i_3 
       (.I0(dout[65]),
        .I1(dout[71]),
        .I2(dout[68]),
        .I3(dout[69]),
        .I4(dout[70]),
        .O(\sig_data_skid_reg[65]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFD8D)) 
    \sig_data_skid_reg[65]_i_4 
       (.I0(dout[68]),
        .I1(dout[71]),
        .I2(dout[70]),
        .I3(dout[67]),
        .I4(dout[65]),
        .O(\sig_data_skid_reg[65]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8080001080000010)) 
    \sig_data_skid_reg[65]_i_5 
       (.I0(dout[69]),
        .I1(dout[68]),
        .I2(dout[66]),
        .I3(dout[71]),
        .I4(dout[70]),
        .I5(dout[65]),
        .O(\sig_data_skid_reg[65]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCF004440CC004440)) 
    \sig_data_skid_reg[66]_i_1 
       (.I0(dout[70]),
        .I1(\sig_data_skid_reg[66]_i_2_n_0 ),
        .I2(dout[64]),
        .I3(dout[68]),
        .I4(dout[69]),
        .I5(\sig_data_skid_reg[66]_i_3_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \sig_data_skid_reg[66]_i_2 
       (.I0(dout[71]),
        .I1(dout[66]),
        .I2(dout[67]),
        .I3(dout[65]),
        .O(\sig_data_skid_reg[66]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hA200A2E0)) 
    \sig_data_skid_reg[66]_i_3 
       (.I0(dout[67]),
        .I1(dout[71]),
        .I2(dout[70]),
        .I3(dout[66]),
        .I4(dout[65]),
        .O(\sig_data_skid_reg[66]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \sig_data_skid_reg[67]_i_1 
       (.I0(dout[70]),
        .I1(dout[69]),
        .I2(dout[68]),
        .I3(dout[71]),
        .I4(dout[64]),
        .I5(\sig_data_skid_reg[67]_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [3]));
  LUT3 #(
    .INIT(8'h7F)) 
    \sig_data_skid_reg[67]_i_2 
       (.I0(dout[65]),
        .I1(dout[67]),
        .I2(dout[66]),
        .O(\sig_data_skid_reg[67]_i_2_n_0 ));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "74" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "74" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* XPM_MODULE = "TRUE" *) 
  zynq_base_axi_vdma_0_0_xpm_fifo_sync__parameterized3 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(sig_data_fifo_full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_stream_rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED [7:0]),
        .wr_en(lsig_good_push2fifo11_out),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0 
       (.I0(lsig_packer_full),
        .I1(sig_data_fifo_full),
        .O(lsig_good_push2fifo11_out));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized1
   (D,
    count_value_i,
    Q,
    \gwdc.wr_data_count_i_reg[0] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [0:0]D;
  output [1:0]count_value_i;
  input [0:0]Q;
  input [0:0]\gwdc.wr_data_count_i_reg[0] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[0] ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h000000005A88A655)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[0]_1 ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[0]_1 ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(Q),
        .I2(\gwdc.wr_data_count_i_reg[0] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized1_51
   (S,
    DI,
    \count_value_i_reg[1]_0 ,
    Q,
    \gwdc.wr_data_count_i_reg[3] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [1:0]S;
  output [0:0]DI;
  output [0:0]\count_value_i_reg[1]_0 ;
  input [1:0]Q;
  input [1:0]\gwdc.wr_data_count_i_reg[3] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [1:0]\gwdc.wr_data_count_i_reg[3] ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h000000005A88A655)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[0]_1 ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[0]_1 ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[1]_0 ),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[1]_0 ),
        .R(1'b0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[3]_i_4 
       (.I0(count_value_i),
        .I1(Q[0]),
        .O(DI));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[3]_i_7 
       (.I0(DI),
        .I1(Q[1]),
        .I2(\count_value_i_reg[1]_0 ),
        .I3(\gwdc.wr_data_count_i_reg[3] [1]),
        .O(S[1]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[3]_i_8 
       (.I0(count_value_i),
        .I1(Q[0]),
        .I2(\gwdc.wr_data_count_i_reg[3] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized2
   (Q,
    leaving_empty0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    enb,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ,
    E,
    clr_full,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [6:0]Q;
  output leaving_empty0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output enb;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [6:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input [6:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  input [0:0]E;
  input clr_full;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire clr_full;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire enb;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [6:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire [6:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  wire going_full1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__1_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I1(enb),
        .I2(leaving_empty0),
        .I3(going_full1),
        .I4(E),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .O(leaving_empty0));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(enb));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized2_30
   (ram_empty_i0,
    Q,
    enb,
    leaving_empty0,
    E,
    ram_empty_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[6]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    wr_clk);
  output ram_empty_i0;
  output [6:0]Q;
  input enb;
  input leaving_empty0;
  input [0:0]E;
  input ram_empty_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[6]_0 ;
  input rst_d1;
  input [6:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire [0:0]\count_value_i_reg[6]_0 ;
  wire enb;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire [6:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  wire going_empty1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(E),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [6]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized2_52
   (DI,
    Q,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    leaving_empty0,
    S,
    \count_value_i_reg[2]_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gwdc.wr_data_count_i_reg[3] ,
    \gwdc.wr_data_count_i_reg[7] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    ram_wr_en_pf,
    clr_full,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [0:0]DI;
  output [6:0]Q;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output leaving_empty0;
  output [3:0]S;
  output [0:0]\count_value_i_reg[2]_0 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [0:0]\gwdc.wr_data_count_i_reg[3] ;
  input [7:0]\gwdc.wr_data_count_i_reg[7] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [6:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input ram_wr_en_pf;
  input clr_full;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]DI;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [6:0]Q;
  wire [3:0]S;
  wire clr_full;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_2__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\count_value_i_reg[2]_0 ;
  wire \count_value_i_reg_n_0_[7] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [6:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire going_full1;
  wire [0:0]\gwdc.wr_data_count_i_reg[3] ;
  wire [7:0]\gwdc.wr_data_count_i_reg[7] ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__1_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(\count_value_i_reg_n_0_[7] ),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[7] ),
        .R(\count_value_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I1(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I2(leaving_empty0),
        .I3(going_full1),
        .I4(ram_wr_en_pf),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(Q[6]),
        .I1(\gwdc.wr_data_count_i_reg[7] [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .O(leaving_empty0));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[7] [3]),
        .I2(\gwdc.wr_data_count_i_reg[7] [5]),
        .I3(Q[5]),
        .I4(\gwdc.wr_data_count_i_reg[7] [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[7] [0]),
        .I2(\gwdc.wr_data_count_i_reg[7] [2]),
        .I3(Q[2]),
        .I4(\gwdc.wr_data_count_i_reg[7] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
  LUT3 #(
    .INIT(8'hD4)) 
    \gwdc.wr_data_count_i[3]_i_3 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[3] ),
        .I2(\gwdc.wr_data_count_i_reg[7] [1]),
        .O(DI));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[3]_i_5 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[7] [2]),
        .I2(Q[3]),
        .I3(\gwdc.wr_data_count_i_reg[7] [3]),
        .O(\count_value_i_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[6]),
        .I1(\gwdc.wr_data_count_i_reg[7] [6]),
        .I2(\count_value_i_reg_n_0_[7] ),
        .I3(\gwdc.wr_data_count_i_reg[7] [7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[7] [5]),
        .I2(Q[6]),
        .I3(\gwdc.wr_data_count_i_reg[7] [6]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[7] [4]),
        .I2(Q[5]),
        .I3(\gwdc.wr_data_count_i_reg[7] [5]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[7] [3]),
        .I2(Q[4]),
        .I3(\gwdc.wr_data_count_i_reg[7] [4]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized2_55
   (ram_empty_i0,
    Q,
    D,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    leaving_empty0,
    ram_wr_en_pf,
    ram_empty_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[7]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    DI,
    S,
    \gwdc.wr_data_count_i_reg[7] ,
    \gwdc.wr_data_count_i_reg[3] ,
    \gwdc.wr_data_count_i_reg[7]_0 ,
    wr_clk);
  output ram_empty_i0;
  output [7:0]Q;
  output [4:0]D;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input leaving_empty0;
  input ram_wr_en_pf;
  input ram_empty_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[7]_0 ;
  input rst_d1;
  input [6:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [1:0]DI;
  input [2:0]S;
  input [3:0]\gwdc.wr_data_count_i_reg[7] ;
  input [0:0]\gwdc.wr_data_count_i_reg[3] ;
  input [4:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  input wr_clk;

  wire [4:0]D;
  wire [1:0]DI;
  wire [7:0]Q;
  wire [2:0]S;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[7]_i_2_n_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire [0:0]\count_value_i_reg[7]_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [6:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire going_empty1;
  wire \gwdc.wr_data_count_i[3]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[3] ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_3 ;
  wire [3:0]\gwdc.wr_data_count_i_reg[7] ;
  wire [4:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [2:0]\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[7]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(ram_wr_en_pf),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [6]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[3]_i_2 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [1]),
        .O(\gwdc.wr_data_count_i[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[3]_i_6 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[3] ),
        .I2(\gwdc.wr_data_count_i_reg[7]_0 [0]),
        .I3(\gwdc.wr_data_count_i_reg[7]_0 [1]),
        .I4(Q[2]),
        .O(\gwdc.wr_data_count_i[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [4]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [3]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [2]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gwdc.wr_data_count_i[3]_i_2_n_0 ,DI,Q[0]}),
        .O({D[0],\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED [2:0]}),
        .S({S[2],\gwdc.wr_data_count_i[3]_i_6_n_0 ,S[1:0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED [3],\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 }),
        .O(D[4:1]),
        .S(\gwdc.wr_data_count_i_reg[7] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized3
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [6:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized3_31
   (Q,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    E,
    wr_clk);
  output [6:0]Q;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized3_53
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [6:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized3_56
   (Q,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    E,
    wr_clk);
  output [6:0]Q;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized6
   (going_full1,
    Q,
    D,
    enb,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gwdc.wr_data_count_i_reg[4] ,
    \gwdc.wr_data_count_i_reg[4]_0 ,
    count_value_i,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output going_full1;
  output [3:0]Q;
  output [2:0]D;
  output enb;
  input [3:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input \gwdc.wr_data_count_i_reg[4] ;
  input [4:0]\gwdc.wr_data_count_i_reg[4]_0 ;
  input [1:0]count_value_i;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [2:0]D;
  wire [3:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire enb;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire [3:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire going_full1;
  wire \gwdc.wr_data_count_i[2]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i_reg[4] ;
  wire [4:0]\gwdc.wr_data_count_i_reg[4]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(enb));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4]_0 [2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(count_value_i[1]),
        .I5(\gwdc.wr_data_count_i_reg[4]_0 [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \gwdc.wr_data_count_i[2]_i_2 
       (.I0(Q[1]),
        .I1(count_value_i[1]),
        .I2(\gwdc.wr_data_count_i_reg[4]_0 [1]),
        .I3(Q[0]),
        .I4(count_value_i[0]),
        .I5(\gwdc.wr_data_count_i_reg[4]_0 [0]),
        .O(\gwdc.wr_data_count_i[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4]_0 [3]),
        .I2(Q[3]),
        .I3(\gwdc.wr_data_count_i_reg[4]_0 [2]),
        .I4(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4] ),
        .I2(\gwdc.wr_data_count_i_reg[4]_0 [4]),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(\gwdc.wr_data_count_i_reg[4]_0 [3]),
        .I5(Q[3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF999FFF990009990)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[4]_0 [2]),
        .I2(\gwdc.wr_data_count_i_reg[4]_0 [1]),
        .I3(count_value_i[1]),
        .I4(Q[1]),
        .I5(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized6_27
   (ram_empty_i0,
    \count_value_i_reg[4]_0 ,
    D,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[2]_0 ,
    enb,
    E,
    ram_empty_i,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    count_value_i,
    full,
    going_full1,
    clr_full,
    \count_value_i_reg[4]_1 ,
    wr_clk);
  output ram_empty_i0;
  output [4:0]\count_value_i_reg[4]_0 ;
  output [0:0]D;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \count_value_i_reg[2]_0 ;
  input enb;
  input [0:0]E;
  input ram_empty_i;
  input [3:0]Q;
  input [3:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  input [1:0]count_value_i;
  input full;
  input going_full1;
  input clr_full;
  input [0:0]\count_value_i_reg[4]_1 ;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire clr_full;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire [4:0]\count_value_i_reg[4]_0 ;
  wire [0:0]\count_value_i_reg[4]_1 ;
  wire enb;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire [3:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  wire going_empty1;
  wire going_full1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(\count_value_i_reg[4]_0 [2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg[4]_0 [1]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [2]),
        .I3(\count_value_i_reg[4]_0 [3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(\count_value_i_reg[4]_0 [3]),
        .I4(\count_value_i_reg[4]_0 [4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [0]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [1]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [2]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [3]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [4]),
        .R(\count_value_i_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(full),
        .I1(enb),
        .I2(leaving_empty0),
        .I3(going_full1),
        .I4(E),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h8200000000008200)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I1(Q[1]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I4(\count_value_i_reg[4]_0 [0]),
        .I5(Q[0]),
        .O(leaving_empty0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(\count_value_i_reg[4]_0 [3]),
        .I1(Q[3]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(Q[2]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(E),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\count_value_i_reg[4]_0 [3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg [2]),
        .I3(\count_value_i_reg[4]_0 [2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg [1]),
        .I5(\count_value_i_reg[4]_0 [1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(count_value_i[1]),
        .I3(Q[1]),
        .I4(count_value_i[0]),
        .I5(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[4]_i_3 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(Q[2]),
        .O(\count_value_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized7
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    \count_value_i_reg[0]_0 ,
    enb,
    wr_clk);
  output [3:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input [0:0]\count_value_i_reg[0]_0 ;
  input enb;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire enb;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized7_28
   (Q,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [3:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "2" *) (* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "128" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "9600" *) (* FIFO_WRITE_DEPTH = "128" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "123" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "123" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "8" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "7" *) (* READ_DATA_WIDTH = "75" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "75" *) 
(* WR_DATA_COUNT_WIDTH = "8" *) (* WR_DC_WIDTH_EXT = "8" *) (* WR_DEPTH_LOG = "7" *) 
(* WR_PNTR_WIDTH = "7" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "7" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module zynq_base_axi_vdma_0_0_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [74:0]din;
  output full;
  output full_n;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [74:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:1]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [74:0]din;
  wire [73:0]\^dout ;
  wire empty;
  wire full;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire [7:3]\grdc.diff_wr_rd_pntr_rdc ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [6:0]rd_pntr_ext;
  wire rdp_inst_n_0;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_13;
  wire rdp_inst_n_14;
  wire rdp_inst_n_15;
  wire rdp_inst_n_8;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire [7:3]\^wr_data_count ;
  wire wr_en;
  wire [6:0]wr_pntr_ext;
  wire wrp_inst_n_1;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [74:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;
  wire [74:74]\NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign dout[74] = \<const0> ;
  assign dout[73:0] = \^dout [73:0];
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[7:3] = \^wr_data_count [7:3];
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized1_51 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_2 ),
        .Q(rd_pntr_ext[1:0]),
        .S({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (count_value_i),
        .\gwdc.wr_data_count_i_reg[3] (wr_pntr_ext[1:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_15),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "7" *) 
  (* ADDR_WIDTH_B = "7" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "75" *) 
  (* BYTE_WRITE_WIDTH_B = "75" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "73" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "74" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "9600" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "128" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "75" *) 
  (* P_MIN_WIDTH_DATA_A = "75" *) 
  (* P_MIN_WIDTH_DATA_B = "75" *) 
  (* P_MIN_WIDTH_DATA_ECC = "75" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "75" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "7" *) 
  (* P_WIDTH_ADDR_READ_B = "7" *) 
  (* P_WIDTH_ADDR_WRITE_A = "7" *) 
  (* P_WIDTH_ADDR_WRITE_B = "7" *) 
  (* P_WIDTH_COL_WRITE_A = "75" *) 
  (* P_WIDTH_COL_WRITE_B = "75" *) 
  (* READ_DATA_WIDTH_A = "75" *) 
  (* READ_DATA_WIDTH_B = "75" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "75" *) 
  (* WRITE_DATA_WIDTH_B = "75" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "76" *) 
  (* rstb_loop_iter = "76" *) 
  zynq_base_axi_vdma_0_0_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina({1'b0,din[73:0]}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [74:0]),
        .doutb({\NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED [74],\^dout }),
        .ena(1'b0),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(\^wr_data_count [3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(\^wr_data_count [4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(\^wr_data_count [5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(\^wr_data_count [6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(\^wr_data_count [7]),
        .R(xpm_fifo_rst_inst_n_1));
  zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized2_52 rdp_inst
       (.DI(rdp_inst_n_0),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_8),
        .Q(rd_pntr_ext),
        .S({rdp_inst_n_10,rdp_inst_n_11,rdp_inst_n_12,rdp_inst_n_13}),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 (rdp_inst_n_14),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_15),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (full),
        .\gwdc.wr_data_count_i_reg[3] (count_value_i),
        .\gwdc.wr_data_count_i_reg[7] ({wrp_inst_n_1,wr_pntr_ext}),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized3_53 rdpp1_inst
       (.E(rdp_inst_n_8),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  zynq_base_axi_vdma_0_0_xpm_fifo_reg_bit_54 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized2_55 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI({rdp_inst_n_0,\gen_fwft.rdpp1_inst_n_2 }),
        .Q({wrp_inst_n_1,wr_pntr_ext}),
        .S({rdp_inst_n_14,\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[5]_0 (full),
        .\count_value_i_reg[7]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_8),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6}),
        .\gwdc.wr_data_count_i_reg[3] (count_value_i),
        .\gwdc.wr_data_count_i_reg[7] ({rdp_inst_n_10,rdp_inst_n_11,rdp_inst_n_12,rdp_inst_n_13}),
        .\gwdc.wr_data_count_i_reg[7]_0 (rd_pntr_ext[5:1]),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized3_56 wrpp1_inst
       (.E(ram_wr_en_pf),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (full),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  zynq_base_axi_vdma_0_0_xpm_fifo_rst_57 xpm_fifo_rst_inst
       (.E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[6] (full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "0" *) (* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "144" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "5" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "4" *) (* READ_DATA_WIDTH = "9" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "9" *) 
(* WR_DATA_COUNT_WIDTH = "5" *) (* WR_DC_WIDTH_EXT = "5" *) (* WR_DEPTH_LOG = "4" *) 
(* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "4" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module zynq_base_axi_vdma_0_0_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [8:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [8:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire going_full1;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire rdp_inst_n_8;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire [3:0]wr_pntr_ext;
  wire wrp_inst_n_1;
  wire wrp_inst_n_7;
  wire wrp_inst_n_8;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [8:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized1 \gen_fwft.rdpp1_inst 
       (.D(\gen_fwft.rdpp1_inst_n_0 ),
        .Q(rd_pntr_ext[0]),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\gwdc.wr_data_count_i_reg[0] (wr_pntr_ext[0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrp_inst_n_7),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "9" *) 
  (* BYTE_WRITE_WIDTH_B = "9" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "144" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "9" *) 
  (* P_MIN_WIDTH_DATA_A = "9" *) 
  (* P_MIN_WIDTH_DATA_B = "9" *) 
  (* P_MIN_WIDTH_DATA_ECC = "9" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "9" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "9" *) 
  (* P_WIDTH_COL_WRITE_B = "9" *) 
  (* READ_DATA_WIDTH_A = "9" *) 
  (* READ_DATA_WIDTH_B = "9" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "9" *) 
  (* WRITE_DATA_WIDTH_B = "9" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "12" *) 
  (* rstb_loop_iter = "12" *) 
  zynq_base_axi_vdma_0_0_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [8:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.rdpp1_inst_n_0 ),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized6 rdp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc [4:2]),
        .Q(rd_pntr_ext),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_8),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .going_full1(going_full1),
        .\gwdc.wr_data_count_i_reg[4] (wrp_inst_n_8),
        .\gwdc.wr_data_count_i_reg[4]_0 ({wrp_inst_n_1,wr_pntr_ext}),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized7 rdpp1_inst
       (.Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .enb(rdp_inst_n_8),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  zynq_base_axi_vdma_0_0_xpm_fifo_reg_bit rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized6_27 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .E(ram_wr_en_pf),
        .Q(rd_pntr_ext),
        .clr_full(clr_full),
        .count_value_i(count_value_i),
        .\count_value_i_reg[2]_0 (wrp_inst_n_8),
        .\count_value_i_reg[4]_0 ({wrp_inst_n_1,wr_pntr_ext}),
        .\count_value_i_reg[4]_1 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_8),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (wrp_inst_n_7),
        .\gen_pntr_flags_cc.ram_empty_i_reg ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .going_full1(going_full1),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .wr_clk(wr_clk));
  zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized7_28 wrpp1_inst
       (.E(ram_wr_en_pf),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .wr_clk(wr_clk));
  zynq_base_axi_vdma_0_0_xpm_fifo_rst xpm_fifo_rst_inst
       (.E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .full(full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "2" *) (* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "128" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "9472" *) (* FIFO_WRITE_DEPTH = "128" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "123" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "123" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "8" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "7" *) (* READ_DATA_WIDTH = "74" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "74" *) 
(* WR_DATA_COUNT_WIDTH = "8" *) (* WR_DC_WIDTH_EXT = "8" *) (* WR_DEPTH_LOG = "7" *) 
(* WR_PNTR_WIDTH = "7" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "7" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module zynq_base_axi_vdma_0_0_xpm_fifo_base__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [73:0]din;
  output full;
  output full_n;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [73:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [73:0]din;
  wire [73:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.ram_regout_en ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [6:0]rd_pntr_ext;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [6:0]wr_pntr_ext;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [73:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_8),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "7" *) 
  (* ADDR_WIDTH_B = "7" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "74" *) 
  (* BYTE_WRITE_WIDTH_B = "74" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "73" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "74" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "9472" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "128" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "74" *) 
  (* P_MIN_WIDTH_DATA_A = "74" *) 
  (* P_MIN_WIDTH_DATA_B = "74" *) 
  (* P_MIN_WIDTH_DATA_ECC = "74" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "74" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "7" *) 
  (* P_WIDTH_ADDR_READ_B = "7" *) 
  (* P_WIDTH_ADDR_WRITE_A = "7" *) 
  (* P_WIDTH_ADDR_WRITE_B = "7" *) 
  (* P_WIDTH_COL_WRITE_A = "74" *) 
  (* P_WIDTH_COL_WRITE_B = "74" *) 
  (* READ_DATA_WIDTH_A = "74" *) 
  (* READ_DATA_WIDTH_B = "74" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "74" *) 
  (* WRITE_DATA_WIDTH_B = "74" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "76" *) 
  (* rstb_loop_iter = "76" *) 
  zynq_base_axi_vdma_0_0_xpm_memory_base__parameterized1 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [73:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_9),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized2 rdp_inst
       (.E(ram_wr_en_pf),
        .Q(rd_pntr_ext),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_9),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_8),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (wr_pntr_ext),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 (full),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized3 rdpp1_inst
       (.E(rdp_inst_n_9),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  zynq_base_axi_vdma_0_0_xpm_fifo_reg_bit_29 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized2_30 wrp_inst
       (.E(ram_wr_en_pf),
        .Q(wr_pntr_ext),
        .\count_value_i_reg[5]_0 (full),
        .\count_value_i_reg[6]_0 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_9),
        .\gen_pntr_flags_cc.ram_empty_i_reg ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6}),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  zynq_base_axi_vdma_0_0_xpm_counter_updn__parameterized3_31 wrpp1_inst
       (.E(ram_wr_en_pf),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (full),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  zynq_base_axi_vdma_0_0_xpm_fifo_rst_32 xpm_fifo_rst_inst
       (.E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[6] (full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module zynq_base_axi_vdma_0_0_xpm_fifo_reg_bit
   (rst_d1,
    clr_full,
    Q,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input [0:0]Q;
  input wr_clk;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module zynq_base_axi_vdma_0_0_xpm_fifo_reg_bit_29
   (rst_d1,
    clr_full,
    Q,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input [0:0]Q;
  input wr_clk;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module zynq_base_axi_vdma_0_0_xpm_fifo_reg_bit_54
   (rst_d1,
    clr_full,
    Q,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input [0:0]Q;
  input wr_clk;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module zynq_base_axi_vdma_0_0_xpm_fifo_rst
   (E,
    Q,
    rst,
    wr_en,
    full,
    rst_d1,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  input rst;
  input wr_en;
  input full;
  input rst_d1;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire full;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(full),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module zynq_base_axi_vdma_0_0_xpm_fifo_rst_32
   (E,
    Q,
    rst,
    wr_en,
    \count_value_i_reg[6] ,
    rst_d1,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  input rst;
  input wr_en;
  input \count_value_i_reg[6] ;
  input rst_d1;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire \count_value_i_reg[6] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[6] ),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module zynq_base_axi_vdma_0_0_xpm_fifo_rst_57
   (E,
    Q,
    rst,
    wr_en,
    \count_value_i_reg[6] ,
    rst_d1,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  input rst;
  input wr_en;
  input \count_value_i_reg[6] ;
  input rst_d1;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire \count_value_i_reg[6] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[6] ),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "128" *) (* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "75" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "75" *) (* WR_DATA_COUNT_WIDTH = "8" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module zynq_base_axi_vdma_0_0_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [74:0]din;
  output full;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [74:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [74:0]din;
  wire [73:0]\^dout ;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire [7:3]\^wr_data_count ;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [74:74]NLW_xpm_fifo_base_inst_dout_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [2:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign dout[74] = \<const0> ;
  assign dout[73:0] = \^dout [73:0];
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[7:3] = \^wr_data_count [7:3];
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "128" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "9600" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "123" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "123" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "8" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "7" *) 
  (* READ_DATA_WIDTH = "75" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "75" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* WR_DC_WIDTH_EXT = "8" *) 
  (* WR_DEPTH_LOG = "7" *) 
  (* WR_PNTR_WIDTH = "7" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "7" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  zynq_base_axi_vdma_0_0_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din({1'b0,din[73:0]}),
        .dout({NLW_xpm_fifo_base_inst_dout_UNCONNECTED[74],\^dout }),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count({\^wr_data_count ,NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[2:0]}),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "9" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "9" *) (* WR_DATA_COUNT_WIDTH = "5" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module zynq_base_axi_vdma_0_0_xpm_fifo_sync__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [8:0]din;
  output full;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [8:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "144" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "9" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "9" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "4" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  zynq_base_axi_vdma_0_0_xpm_fifo_base__parameterized0 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "128" *) (* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "74" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "74" *) (* WR_DATA_COUNT_WIDTH = "8" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module zynq_base_axi_vdma_0_0_xpm_fifo_sync__parameterized3
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [73:0]din;
  output full;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [73:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [73:0]din;
  wire [73:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [7:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "128" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "9472" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "123" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "123" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "8" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "7" *) 
  (* READ_DATA_WIDTH = "74" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "74" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* WR_DC_WIDTH_EXT = "8" *) 
  (* WR_DEPTH_LOG = "7" *) 
  (* WR_PNTR_WIDTH = "7" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "7" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  zynq_base_axi_vdma_0_0_xpm_fifo_base__parameterized1 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[7:0]),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* ADDR_WIDTH_A = "7" *) (* ADDR_WIDTH_B = "7" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "75" *) (* BYTE_WRITE_WIDTH_B = "75" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "9600" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "128" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "75" *) (* P_MIN_WIDTH_DATA_A = "75" *) (* P_MIN_WIDTH_DATA_B = "75" *) 
(* P_MIN_WIDTH_DATA_ECC = "75" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "75" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "7" *) 
(* P_WIDTH_ADDR_READ_B = "7" *) (* P_WIDTH_ADDR_WRITE_A = "7" *) (* P_WIDTH_ADDR_WRITE_B = "7" *) 
(* P_WIDTH_COL_WRITE_A = "75" *) (* P_WIDTH_COL_WRITE_B = "75" *) (* READ_DATA_WIDTH_A = "75" *) 
(* READ_DATA_WIDTH_B = "75" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "75" *) (* WRITE_DATA_WIDTH_B = "75" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "76" *) 
(* rstb_loop_iter = "76" *) 
module zynq_base_axi_vdma_0_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [6:0]addra;
  input [74:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [74:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [6:0]addrb;
  input [74:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [74:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [6:0]addra;
  wire [6:0]addrb;
  wire clka;
  wire [74:0]dina;
  wire [73:0]\^doutb ;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire [15:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign doutb[74] = \<const0> ;
  assign doutb[73:0] = \^doutb [73:0];
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DIADI(dina[31:0]),
        .DIBDI(dina[63:32]),
        .DIPADIP(dina[67:64]),
        .DIPBDIP(dina[71:68]),
        .DOADO(\^doutb [31:0]),
        .DOBDO(\^doutb [63:32]),
        .DOPADOP(\^doutb [67:64]),
        .DOPBDOP(\^doutb [71:68]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "73" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "73" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "73" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[73:72]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED [15:2],\^doutb [73:72]}),
        .DOBDO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea}));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "9" *) (* BYTE_WRITE_WIDTH_B = "9" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "144" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "9" *) (* P_MIN_WIDTH_DATA_A = "9" *) (* P_MIN_WIDTH_DATA_B = "9" *) 
(* P_MIN_WIDTH_DATA_ECC = "9" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "9" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "9" *) (* P_WIDTH_COL_WRITE_B = "9" *) (* READ_DATA_WIDTH_A = "9" *) 
(* READ_DATA_WIDTH_B = "9" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "9" *) (* WRITE_DATA_WIDTH_B = "9" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "12" *) 
(* rstb_loop_iter = "12" *) 
module zynq_base_axi_vdma_0_0_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [8:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [8:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [8:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [8:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]doutb;
  wire enb;
  wire [8:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[0] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[1] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[6] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[7] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[8] ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOD_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .Q(doutb[8]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[7:6]),
        .DIB({1'b0,dina[8]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [7:6]),
        .DOB({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOB_UNCONNECTED [1],\gen_rd_b.doutb_reg0 [8]}),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "7" *) (* ADDR_WIDTH_B = "7" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "74" *) (* BYTE_WRITE_WIDTH_B = "74" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "9472" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "128" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "74" *) (* P_MIN_WIDTH_DATA_A = "74" *) (* P_MIN_WIDTH_DATA_B = "74" *) 
(* P_MIN_WIDTH_DATA_ECC = "74" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "74" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "7" *) 
(* P_WIDTH_ADDR_READ_B = "7" *) (* P_WIDTH_ADDR_WRITE_A = "7" *) (* P_WIDTH_ADDR_WRITE_B = "7" *) 
(* P_WIDTH_COL_WRITE_A = "74" *) (* P_WIDTH_COL_WRITE_B = "74" *) (* READ_DATA_WIDTH_A = "74" *) 
(* READ_DATA_WIDTH_B = "74" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "74" *) (* WRITE_DATA_WIDTH_B = "74" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "76" *) 
(* rstb_loop_iter = "76" *) 
module zynq_base_axi_vdma_0_0_xpm_memory_base__parameterized1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [6:0]addra;
  input [73:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [73:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [6:0]addrb;
  input [73:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [73:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [6:0]addra;
  wire [6:0]addrb;
  wire clka;
  wire [73:0]dina;
  wire [73:0]doutb;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire [15:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "9472" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DIADI(dina[31:0]),
        .DIBDI(dina[63:32]),
        .DIPADIP(dina[67:64]),
        .DIPBDIP(dina[71:68]),
        .DOADO(doutb[31:0]),
        .DOBDO(doutb[63:32]),
        .DOPADOP(doutb[67:64]),
        .DOPBDOP(doutb[71:68]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "73" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "73" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "9472" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "73" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[73:72]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED [15:2],doutb[73:72]}),
        .DOBDO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea}));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
SFoQ2tXDMrL2nCJbfpmHXuteJlKaWDWl3o9OY1miFvmYb8EDywmDpLUHQktJ/VoW+17fK5WHgFVI
FZV1B91GDQ==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
mxGWDRjEAsKmBqldxevT1RKZvqK7vn0KlTODVXNGlRcGf9zOAmj0Z7Ppu79POBDb8oNQyCY+2q1q
BddzhQfh5WLIVX9BNUMIF6M6IF0elM4GMSLHGeYEwqSaMPC+thuR8FGj1J7z6rH+43gDYhtIeyY+
ZuZUz/Pqg8Lu63Xwe+0=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
HLwPjQzkuqv5FEDBriEJS2DikBeIHB/bWuVWooHY5ChdoHatcmqCHpSvnGxVzLwObZWHFys2nR9y
P3zxywjtgtOWq/n3cYVa5li6eyiUmGXv2OE8nw1nLnAY1kzBvGd6VwQ45t6l4Hx5+oqpIfuU2KI2
7/Qpj2atiTN3Y+q5He/BMXLIxF9vWuU6XL/+HsxriGAumcZDuESdidlxOztbW1bFhYr1/qWwou2q
wynnRVKYHL41aWycgFdkDoDEFFxv8ft8+F5Ux+J5Hg5XdgRULJc6uUQE/lDG3zOqzPftlODB52zU
d0cm8gFOvSZ2nO8ZB8THnxoAGe33iIZJfMcefA==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
jlR0iZ4fp9QXiFgaT07DMAK1YFLyBpsOGOOR9j2PWImFEh8oTBt4cvmGo+2z1Umbt9OMQwOhyepO
QIsKLFzUXYUba+SFFLBoCiaww24KICecbUfd3VV5sg2bEJjAdtYTT6mJqyc3vQRvBlONeBFdIGy2
AXqdK7QtXGLsLAIF/z4FG8cfG6nSD6e16gccBC6+kl5MoShdnmebKLyoo6UKFdMbDK88sHvTcD9S
LNCau6RK7FkTZg23FV0tf6cTP9Rray9YEcowm2AAh51Wldo2lGJ2W5iiDatRKH/W1bu7FGWZG+OT
+VZE+Ckiuf4T6cuu+G5IbrtMv6a4U93R0gtxXQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
p/kq+JjPPJbOTWT2SRiPJ99/iH6kkVGEiluRRXpuRN+j+cVPgJD1v4QVjw3zMWLlvTGB7OOqC+JG
Lc62Wiizd/BFfGj2JYkTZMatcOWok7A87HK+vRTjr4nZMApD2jKaneJdU1279KsIEeRfImCQ2uRl
QRNMH3PPdNGYCnOGgNk=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
kyyI/O29YYc5VBwhz19i7AV7MC75r43hHVKAOTBiGBhRu8zZxCwGGcNFqc2HgHcWC6nq4jCIbIXf
S3FDzPdasegnERlWvoob9/SXM88zKsyeTbUf+DRu5lB8SPROBMaIhnj375C5XLowL17MXZdmB6fV
X5ukCg7cNhCjssKt/bIJibWkfna7hvj4ye+CLWmi3LdEiix8KTwRoBS3ZJrjM4/N6FfZkXerVxs+
txkhdsmG9ga1g/xErhTRilhqrV2WetlpX86qH/64sRGVxrWeEfNoHhMZsqEK0jWDx4WavKt8XY7W
NDzMXLZ2m5Dv5HMiJWgFG+ntPwgiYYtBuwu7Eg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
tv6UL1ZWqo3dAIlhN5UTNGzJyqzdHpCqh217JPvIvHiWJgcFh2tw1n7HWnOPcK3VhCt31AGnCEFe
HpTiinXvHna65L2X2HhtNUrsgvZlUuh/oQR273wp5JPFDPD97NQ4ELkGI+w26HTYLgZ70K5rQo87
D4AkQNRuzTRS5G12yb4RU7ZYgmkYLuq1UyqjlxyN62Del4XoqZyivOGw5H+7wlfkNRu98iQwqq12
jthZbH/ue5wxZJUcb7NmEwL+3abpyDNmWs1qORHOFoE3t97/9XMmeSCpM2+KnSKJvsV5VbuoTCOT
964fsEh7ey4IVb4aum095gQjLCqTmDm8DWFmaw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Oxo3AgNmVWgrXtMKDIThYfXr0YJfyFr7Bsjn2ge/G72mb25MA8Dbkd9ZZPtwqU1poazNnTng5Cx5
s8C1zMNEoo38jNY8zEUBjCCuasJgeMo5xsiha+3ZIBiuHS0KLrjLaPFIQZdsYevb44fg6J5YQLn5
jd1M6YdNMd1VwSezDxtbk9sN8ExPrmtwum/6L1ia9j9UlIzPTEaJ60Xz7tloPsgsbkborO2JLiIk
kIAY2q1b8tuhHzJ5DoXlvIo49wSDj75ncLrkwbAd26huob7aOmX1bS34pJLF17JzqYH0MoPJbHxb
RPdD+qUawXFsMSs2fOLnZrNxeG8L+TyAT0N8tQ==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
CIR/vwxo0IBrPr5+bMp2YuBCQTNBRIIbqgEB18Oewkc8CuHzGCAgPyQUBUKaUG3bBy+KDOPVxBP5
cE/d3QYZAT11fyB1OMMTrjmEIZcr0Vk3nVTAnivoxxxkmdzPjkj0OcGcU9fMArPi3dfTgIsKdtCq
94+mV/70WeprgijzuZFWD7uH+gVioY/+rq/Wc1O6x1n949w8YGgSCTurUvhsobx2bonoC317J0Wm
IX17XRkSBIFgzqA8iC+GV5oCfxIGkihKmXxjIJbMamlOdCOycEkjkh3JYmm7TLNxmI65iffsabR0
t5+iI0l8eJxFhElzWeREqE43cnJYLaKZBUA+DA==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 118688)
`pragma protect data_block
vufxKNbLjvkr924ktiMMlDyYOZ/O6k09VCKhP0cWklrk3YKYzqZF+XE+gHLrvufaIan85k0ERa32
9Jc7s8T4r0ytDRnBDmQ1fnmAuqji7ccKrgmLYGi61449Y6GaP7ab6kY4cu6CP3JYXq9tbXmaNVwT
y6ajxIY01xLaCoUczhfuoDXKEaJS8eZGOvMLEMZPZgpQgrvmR7wCgJMaX037R2GxzUMpSjYlcWwK
EUBzX3o0jX2ZFha9m8vmJ5sHwYa1fLQkp55vcHUt0nDxjrjaPaJ8N0aA9SGzUbM/IqDOV8DNRPje
3govc7Hibf3uQnDgKP68CUSHmyN9PS0ItUcNZqt/BHWjx8wB743RK7ApsswQxMc3JIvAKvdAqguJ
EllAVS5mCPxmNtpin9T0eE+0nyM9qP4J+MlIPCtenY4CJ0reHye4/n+t24fH+/laMe/VFuuwLwZw
HEB1WXJgi50CTSLFwxm2a835vGyR+AGpN6e1e0v+g+Mxgyb654pjNopP1rscy4T3af6pItXwasle
4M+eBaxqiSEr/0jP6sBbSeyilEyx3s7Kh8k1Et7RNPjs1tt5YE8SUY7B0JGOhGufdGIxbyFZQdZt
VH/sSPmOHHcQFwey8OrEdWlrh1Ho8FkuT53/zfRT+1Wy/sGzQsVqZZkCe16/iFlqR60ypeItYkGC
+BjWP25Ck+KjytQrDnUdlQit/6+q3mvmX382iTW129P0ZcabNRuy94ePktiq9PvzcBEjIOcFW882
+4Sa/E0iZqjSXq0f6izSGa1C3vFiztp438eWnWuoDpegGtZDR8xUdKGe0ul/kMcqld5JYoFP6i2T
Ri1pM5vg9kaEkFKywUuATPz2o7pco3pCd2XWn7mF3+jyfXLJ0QShsUj7YEkohuFYe++8sNq5vh0m
udpzcMx3jgRRL7GVh9mCfaYGUZP3u2ezjW3dlt/U2jFbMcvRZUfwG/e2y69N5UttsUDYEs5cZ0HE
hiA7grMltse1qnGu6gnRDV2Yg9Yjoh6fk3avNFp9WqjwIAzi/XgR2jctWLxV89mS0sr2DSEC/27Z
00kr8BppuSRvIqexLkaz738yfQipZ4wPBZe9C3tG2EV3nMW8Re7MYCdnuq7OY11SH3KdCa/Z6UR8
98CgIqOTBvxDFOX3wk+KaG84or9CgV1s4hVpz9xEnCaBHJdDYNXCToG5+Dpr+QL9yeB43lLDPyOk
KoU6zSlyUS6fyqmvArLXfnthMNXYfLDOhlVFZ2Ww3JIStE46QwUUSo7nlrMVN5ljHovhCLaFhLgs
mPyBInIWMFbKLOdkZOb1QxcuB+vQTZSK4RbVSW90kbK8evzf3POhmPgD3P1fkO2Qo9pTP0Uwarfs
twJVwP9MnonlQenziIsexP/Ep+5uNK1DuCEsWFpsPo6FTh/xSimnYeKKR19rOznit2QtX+SepYHT
yZkN7n5TdSIfP4sTYHpXi0Wcg1O3X+cIgN549l2B3tGKOy5+oUdrqXiQZhr2tgMKOSSCPYsAe2fR
DZH9fQVDlQQEDssClZs6qoniTLcdjnj8A9AlZUXNPRjCLl4ZvtXV34OvxgrA4LVL/AP7kdQXLZED
Ea7yH4X4hpKTM4uoZJNgpGiS/2EU2Kn5iLGhbTw/fUbulawimU9gnZoy5/U+KXpBfX/kViSfsqDy
akxbNx65EISB3r61vTBCesUs+TF+Ce/a+y+JmrCZQIuTEky8Rx5a1uOofR75bu3q/3nM1pUlexxY
f8h8dnn8Iy/XiLnyE4pkZ758ZH42EiwsJEjRneLRLD2RQjjuJpjKUX1snpzj9x3w0H1v9wp6qV4Y
lcTM0ly617EfSDNm8RQwzBf8nuEQufe3b9Tc81XsIVhHY3egoIFlmCxk7ehlTsefVjL4QiYqpYRj
3NKR+Bu4E5DsCeU+ZNKzDD3Clz0mClh6F2bDGhXlLoAgVE822DkR3D4xAUefjzq/ldbmJQtO4u1x
9dG2fBsX4MXfXjLnJKjcRKqjzdTC87BAi4dxi3wZKIyGwQiFojfgIahGgnlm0wgAt3hE8MlSpiMP
XFy0DdYzOFJePtu8e+aQfizi8r9IwmQXeEiMlNmllN+g7V9zX4guFEan5gALlOyEPLtnlJT9li8w
ISC0pqHp/xCx0gS7u+eq67mO+2IELUn3TwgnnzCrbWyMNfKdMmVlnxeEIz7lH+lueqScOvkDGydK
xTEFTQ6td0Z1dbRtUIU8DiGQbzXTe6K5usqpWUa+nkmbZBbCqLBbJzNoaz9Xb6QMQaJT3vVb92gJ
EVLaPwsPxqXfNv+UMl5gx4cASafIU0FTvP0TbtaN/H6QtqHwbd7VhjYLZ+58Up1dLNeuMUcjVA1d
mdPk5cQG7OI/i+0P/vLUmibjxwvoZ/6BoVLLCW3vV+zZvQ0pNhpmL05Uz0BAng5zzgrfD6hHGKxi
KuL38SS9NdEaYa6ovp06Ijz/dOSRvUZJF1GDgLLA1J2qx0P+pi/zpcDtIex8ffBThcR22lxS9eom
yPLyjy7Z+gEp9hcCDW52T/+3kgHjdV5B+Un0uHkmWCtm+sXE3HBSb/cPyP1ZHiGHMz8l6b1mYRD3
JhGzF/uoQt4HvJewgk0JxRrAGr4q6hlPrhHb0huLF5LKTiSew4ufcmbJnL15eqHglAd4z/6nxZt1
VBVbJvSjlHqu/S+mm5oa/7e1stwI+JCmNNt9/lNMkPe3IgJt5AAA8qyFwDIZhct8ZjVltpnLUH8c
voW09SdXW7QT99kj59g7oP/bBkjVgwAED2CFkGV5EffKQhMPmMnoEeq8627Mj/ARYW59QTl4MxKK
fCTvG7/42MfhhJkhYkBS5Fm1S48bI15CUbzWYfHDNyTksR0rxu3pr6Wvu/7ZQXqEuE6PGjfIqNUM
3gEnZwqI9LhPGi8yZhCgEdrcDx4a5AyWPkbANZdf1Fd1OiVHOg3uZY59sm/BcVlYeoX8us0xKss6
FR5aAgmLluVMi/9EuJrce2gDvEIjme7Nk53MFSABGY8Y1Pfb2svSezGP/ca0TdYRWbepX4XiOK5e
coOkS5OKd6nQsaugOeLzSy4KcmKlGKqpQxt14qDKLa1PqQfvYkHpkA7xmFegvXhXH8Hr1meQQ5QT
3lvTZNve3wVrV6Zkdt8Y+pURAR9+38irpb1QtNyNEP+uXdQFVl1IAI0GRc2UjGOGAdp4AuLPO8S6
rWDvdNE4eferPWOH6mXWb7OiIX7DSQL5DmS3/4xt0Qb8aWaOg7cv8cWvf0jdy8/L7WCETLZMYxXu
uszEMTzZa5OnmgMC7/rCJlmNnhCqSiRa7h2vQWZFQ1ySkaqBam6/lprpstv50dSUbNl59cBphnr/
7NHK1umDQKHOMTnOltEXCchsiQ3kwpwSBwLTBfTRBRXHQ9CLymdcoY8qcmuFqedE8ulk9RUufOlC
PgSrmQaD2/r+CkcgEI/bzdTSQIcF/nMFljQGparlzE18UEeqr8DmdYjrUOQSm8eb7pniPZfDDVh9
ISYB7thzulGr17/RgWafpVKfNGQ1fU/nFVCBsjspeBRkOWa7rTYzz+pjAt1fU3pbgjEEGoN3gesO
QTksOssHjHiJYXkA0wU663MrHuws916mAnnRe1kuPV3uOoJ3mRdMY/kz8XYl1urgWPJm+TmKrLfJ
Jc3fd3+cbZyqu0/xC32/hv6md3sWALqeefjdtNHqTl4AMZ7/tWe6Ipen84+OyPsnN2Lytp6eSJsa
d0zBQcSYtwBnsd2qW1rfo7wm2lTzhcAtL+OusJXFXJtqrupgXcsyuOcWcspt4tI16B8CsFtqjQGx
9JxbFNg4ECBbjEwHcs3/SdDRo2PQp/BUwMntSsiwchEUwRHGB5HYw5MrkY7/DThC4iokJ9ixdQoS
p9bEudzL3GrcbDwX4VhNrEkbsfYJL6uFFqNADj1wrecYD3rOHHPwz1kLHJevWCR4N39iUw/cIG7o
6Yg6vm6lHY5twjsvsdaqpLhRsM+rmKMR/0Zz0MJsbRnvUkibsEeD54Vf3NHoL4Qd4IdxWzqfCoN6
ozBKBIWmBEY0nDMoNBYkwBBYq7kwgQDxQX/xlf3JjM+RWxhaCFqJo2A0wlciP8mVCgpH2k2jPDUT
a55jVwVwzoQD+yWCWVBB/TXqYePiY9gGdYBbvYxoC9A6QIQopage8aOMMoXPZFbplM3Um15eWEA4
E9yn3lHr3npLJhNgc8ATUS6alZ/ftYBWSIGREQhfJGO2VE+rfkPkccI41XaU2NnusJ1KJ3cnJZD8
xriHiwByVj/8T4rAwxdl2ZH2cOo0EAXqhiDVrt8ZsGLP7Bnlt6II9i0V1jMShogJPRHdZF/QN+uy
O5LTy471RRfnNNKFgmrZpKzQbPQtXcsQztxHG50chrHtkfIHWwZF46dkGhSnTlPQo0B8k4l4xbzI
/DACAlZqO31h2m0X1LPqFZzcjx4+NXYN6qanrb7NeSAZ1L6fhRuowV46bfMd799QgWQ2BT3LWRxW
u+6HKqSISbBufeioaBzvr4aCGNV5F71HYvno0pEAfwVXfbQ50LrLyzERAj2KDIX0OVtzxyWImnxm
qd20mVLF8cSJQsFVDe+S6LmGI3palOCXsXUqzCk2K/zYpsF/Lr0jjaZEJheQn+wAPOoLFc8geN6R
md1J51HgiWfqOfrQ7g3H+sm1Fwl5eF0fKkZm/IspiX2TtnPLeg6i95YDZP16+okdxVw+DSVNKwPm
7x7o3WA+c116IPXIOIB5Cagoz8ztgprf7daRtM/7/YEG6dmNgLbjkzsCMRCFKO6zwG3Ffb1bsTDm
tj+HIfiSWD4NJeOD1R82SNFwC7M3mX1XB6mIPJrgauZYg1igJNy8TcclJBCW7PzueT1DBbyBH8z+
Hd/9VnhsQ6jrkbnQTxnfCLBw3VLw+IsxuA93FgwheFrnTx3laY+b0012Cd6qjIwx6YQc7FQ30LTg
w0tu0IihU1kQJF3FL3xbiBJgWXa39Gn2bVD9Ujpq/I5Dz6vpfIP0vYbJYUoZd5BBD7e5lP1zGXcj
ogX6DrlWW/2rix7Mb3dFcP1FnQflhuIvKtjqyMCD7zzdcqZvuGqVYZ3pQ+iHsh6U2PNduJ6MHIeJ
hbfF+1FsG7h/cgd63X6J+PhtwsDhn3H+RoSHwhjOtbwOzGLBDVBXYuW33n7KdNEsdqnkNILqJK53
69UO5zDevJc2asdXtcgNVZa8+f84Zp4AhBAvoeho77X5xyPcakXgsO59EZSrtYJ/J7ESbkG8hAla
BXVyzuZjuPK8L+236fmrqFne2ZqdmjMkBN8wwM9T3PgNNnM8f/Z2Yu/yv3mYgW3qITy/g5Bfynh2
zKKNJu5V4jSf5dMd6wsKUplbVuGzSYDt+Fu9WRygUqeP/yIXGkZmwYOPgjL5FT1eJo3aV+Ok9KTo
bmaVKndX7UP0YskQQU/RpS6uLTTSS1nHVJfENfZdBxaDJGP593iNuaLhfvNGA+t3aSYVTaH7y2jo
nPaFp4fEhib0fCvV+ppUUercbJLOp4udpgNQkL0t5mQzB/X5QrSi8+F0UEFmuzaOwAF57D2zPH+d
sWFgvTVki7YQ458Ye3YANcCQDT5zjWte5hsMis/XikS8bE64wSeK2maeXRtFTjmkaOWqetKA0XT3
6F37FBSgMv39eK7PZb8JFd6DLp+nz9J5nL/QC2udaS8cdUrHD8Lgx96M3vAo4MPaMzvJVZ3chgoX
/c3J6lPWKu5zH0nhqNS+qNFXFraBnu9aSALC2S1ePwlLpyLysjcROMpCgCnbTEyBqpwJJZKAq6DU
TSZkpFID68LLrj4sR0bUEOGx/08STL5v8pb7vVAjND2G3gBJYd5DhqdpxmNm+l/ZnBNtn4/po29l
BK2Dntdxw/7yAce/1q5pYAT6Y+NB+8w+HC76hjmXCczMJHPgr5xjrq7cj3cYnjlWs4tCJzLJuf5w
7wc5RXnzyWRHR/5cvQ7X3PkXyP4NXUnNLmYsqCkjnnRaCXiZI5g3LkWOK6wIWsU1UxhjOhj6TgRN
mqxnQgYpFLRmbtmBi8j+ZJOqQOjA08P46vWD7B6bqFGIBWpto6l7FtntVRJLA0BPX8KDKOVT7YJ0
gygjIuAAp8rgn7FzoRWp9HzUn7NdyMls3x0nu0iSZnKzWbjNu/m++77mqaBNajmMMlZ6/geHMPpR
1gY98Py4vTotX+HylRFq6G2BqyjWJzcPLtjhM15DMG6mRNOWJ6KdJsnDIkbh2jY1tJ0DI/1c9zfI
tZVVhWCklB4M7Gc0vqo1/vxLG+7JK73IHOtIlo99UXnmyNLdL/axFBuNwg9e085G1XH9zODzrdGn
R2NUiiRugcw4SGo6oX1apqtlmm0jE5NgT93qsrsT2tuM4kmj/Dk9z3h+DQtv10acuPnQSHUwwdUT
upnaplz4LOTZkn5v+iM3w1c0kbKtBFNGmxk7BzM+a6pgMClup6kMlTTL35FqNRY1L4nPB6PH4Ucn
mPP+bTMIhHqr4PqhYHenKgq/Tr5f8zqgmeuHTQRe1MlWSe0L+PrHfpVIsSDZ/xEBuK/a4dC2ZmCJ
7JQ6uOSBWXYYdw1SvFgX1hwHEj5uiQqSnZ7i62sA+E4Ylz39r79GAHAVAeIZPPqPAF2RMlkJDkpZ
TCfDmbKMcgn4WtRY4K5MikLSM2AdjmE9l586n/xe3UHpAKUVWhA031eSWeuL+EAh8z98Qu0hDwPW
WF8dPWaRFbj5Qw/2iFcuvJLh2jMtdQLd6iVzkp6cENKPkFUo47MWCXMC2No3tSoj6ypbprZTqbFM
9MOJOHrwNBQglP4OWTP3r8YQSNvQUzrkEaRE8eG3KvrWA9dDz2TOVJq6AntOJeQ6998vxc78F3ej
njv6Q0h38Be0YUsdUYt0eRdfAe0mggy7zijK/IrUxOEoc6+fjyrDMVsThe91wUQAf1UJFJkzfr8+
Ss2uxKWjgzD9+cOtlnNfoEnQTMCAH6VVvJBTSbCJ1okR849wfpogawUEnT1S7hTACyNcu2t3MVpi
PfuQDYdBmZZqCn5h3NPYJC7yMZeD97hp1ADuQLSA8+SAOgjZcxkvV31KRS7XLfZG0onCztJPY2dr
kntbkYGe4KV7QcNuFyOtbvsPFj2W0CGatRYrjfXzC06Hpzhrxz6qUz/Ct+3sc74wrUO/9kTdA6yo
2FULbjAuMxPS63OaW5Kx5gvSCCXVRrV13aS+Ix4L1u++sikQYbgdGK0LWaO/yROKZEU0Unjnen9M
7JM6L46aQ+Oqz1tdncEEUnirGC6Jnn07mhXeUw2xTmn1Dz4nmz+onOdJllCJ1JTiVCd8wrUly722
aA1YaPoXVGHfA/kPKq4BMys2FMfZDl8NrCCdMKxAig8NaBbhnIINvwrFdrf73gB4scgJcqv3aGCf
FMtRN+EIP0VFTJMm3EqqC2UZJY2gDbAlV5uYeqwmRxjBx0+GMmlMLbtfSqoDOH53wgqxkxSGv97f
Ol1NsySciTCBVCgVjWMEubeJoz68yfERUQQUodjE7St+8WPAGqyswVqbiCuykgT525ctUPvxMv+u
jA77egj7Z5veSEcbW2kvL9qlyy//9X53muYvoZlCVYu+SDymQsOJJdYa6c3eoiTBIiYWwjAtoEYj
axrAci8SoljjNfYrCd2Ky5uxH/BHlfdN3+lNToqEhEUeGAYYYBU3QSmZua7FDW9D+Q8HNUkk2Q2J
yI8kvil42Zeoi2RjWtcGx88S3WAE/lVk28YFo6nvA1phnbVKwecKUI34SCQMT/Rwypg+2C2I/EYn
HTryT+vb4OAojq/dTTESXOhavqr9bXJC6m9lTkMNz67Cx9EbRFFGmTpBrAV04IQO3o2ilBI+S1Dx
IAX0evQXxzwwI47lBzpG/U7fLz6fKpyuyijOOFkLK/ydsv4mAiarsg4Z7vayLHvfO/UOFJb2UceA
HhWvWtjSxyIDvhrRaAEjqW/o5FREOeIEtosubEJ5//sk9lywHoIzt7anEg5nv9HTlS0DopNVprjQ
lZRArADw19EAJd89Yh/spqvpGE9JYHNGwpLbB36oYa59DqQGK0vuE8Yx1DJT0xKDSijQg3R9Rh9L
AspvTius2rdrKBfeamdR3NlorHRtqXNcx9MjlwJb/dnPxoRA0gC8Qi48FNUJUsUBTDo0jzSLCORW
J+amYBYq526GBtW+K95vfPA4VvGVis+33gw3EbrC8/t7pBrinvqImcSwBymw3cnx3eAajkvKRD0o
kFigJ3mrj3Li925FpsdzlziORgcNRawugYupUY0EFbCJ5qPVsORVDtrMA8iTLOC9h07+/XKbFOz1
W38Qx+4ab2E4GAxWG1Ea+/+B8gVUggvFGDivI1q8plxM16m3cuiiqbP8ws9ZddWfgoXjtuXejCYM
c99P/6/fad6Wk28e7tSV4w/ENa8aqmBFy71q2WISUwV0GlreaMxcUlPCav0MM9BK9brCOC2cXLLI
X6hM8o7pLv6dXhNQa4GWyk8IzUo9Y/vSJ85iF8aCdvdHO6WKjH1ZDSCwy++1qFG6akWALvjlRoow
z5QwQUccQRg7/2EdTtIchMRRTBMkofm+oAxrSFXjpBQNpDs02jcEIkgmVmf8yZATTGtfMadgPYdR
6VGZCpu5XGDSabJN9BxqLksWjaHGfWtp+cvS6/9ioZBXMNEUOIT2vnxADbzTKNQk8VpTjhUWYc4U
3bk8fudyuH88xMlU0JpzQH/wfGsOUtX+bulJ+ELOEWgcnPl14VSoYg6pVATErPo3n/sZus0aCkcJ
U9YaARe6yhb8iyEpMLzalIMSoIOiyEYQNAk5Lcxyk1GNhzOq/uTne2xSwzzWF8zXhXDRltrgLyg2
Aaunj2rAhGIvHxnhTuncFqbPvYZTWsiiWYX+QSGLez3rtl8AwtsPY50WjBeI7yAemKQd4Z6ECRvC
aL0azU+Hk5uZmhERMntDtk7ph3o1Eig0UIsvWGg60iHRWj3gV1dS3H9+snFOCXM8cl7veuiZBhWU
42O8AHXZU28RsmTv90l+2tMyU/vSbUXJMK0V+3Ay1H6Z4ZZ3bo0KMvhlmuX7JLOuqS9DFtSdzHev
BoRr8Ng7JD4xLCf1qHHb7yYGxM3t3Ivcjxrkb/sp8yEwSgFikRIb7SwYBpBNhsnlHzNA9mF2lzUK
ZPF5DKccpF1gFLSHsQ4dgMTTqauODSS+9+oM9z+7r7mA5WvuliOpORDCzIXR60jeS29XlxUv08kl
H01nk9A+IhZl5lBHd/Al779O+r1/zya8JVVOM2//9QvxBZL6OVb8LfcFviKHh5EGNQRRD2mvbk+T
uqQf0SofJlAMugXj5TC+N02LrUpjX0K9p2nfQJ5Ak2kfFAhI3V2ZmISOWqx5r0b3pRjiQMZqqQ9g
Om+o2m39sMKDmQDB60ZXp52Lu9y7Q429BezzM+Ywoyzke+Dm1P6AyL5BGNkluT34Po7XEzAjkxTl
7/f+ZxEjPHPQSO/XuuL4JRxaoFT66GYlZi5hfkukjfHrFmXUqWdYqBivXBB6xS+Mrz0c9GimLz+q
9QcBMU6GD9OgnXrBbhz2Xz2xP/PVO3yy1whIzUTcCCVbfvZz7Hxw5UcKKD+B8xRWH/NOfrtu1wIy
2q4dgFHcfo5Mgjrf4fcTepafFGaPf8z0wkMl9sRKGX6fQuSuqhyvGSkacj14ndasAqK/BWIZ/Oyk
Sqj89M2Y81AUngX2RxgYVpnfFuAHlRtSNgqe0gZMI8j4lNer7D4yXdVVjCmpfRb9dInBZmoXBOpM
1WaedCPuR3v8ycweDLWu+cBGJPygCN/LabQb61X7fEIzviyRnCOokV69UKUm2e2UMOJ6N6zr8H/j
oDogeFHyzpbnUjPwo4zuLzsiVKRVMK6vXcghsKq7M3/d3V1yb3+W0KFF2GC0DmO9iWxdfqs2Vp5K
fvSjwmjAua6pEdyufzARX8dT2tFJS1GGZ4joeD8NUdA5O1puMrR+mOWei4zwDyoud8jYxG/1yzl6
PxTVNM3pNKEip03BvEITrb1dEYzEMr3SKdR+yZT3UTy0h3gw3/x0sTT4/QdNmjQziij5ZrK6rBOX
YD1TJAP+H3cyn9icKnQ6k+WKplC4SpgH1/VjMbax2wVXlfPRMyYXxmYWdFPbWVu8t17V55lWRJH7
Yr+BHCpKId+UW/qRsvTsTl9EOWjkwVlfZEm9v3526NFuI6EgzRUZU6ZVlEQmyDlBqDW8rYmzzfRz
spSv+OKfhExGsXc7FPw2wn3sWNIETCPEvJw/EwQDuktEM+0Opn5FuWbUxDCAheDGjC4W0F3ceCu6
9QNfovExd0D/DDgvPepNGZvuBR4OTJDPBLAkW59oZ9DrkpcOxGfXzeKRsgfJz/cS5VmSuGREhYlW
aWJOEoYK2/Md3Vc+V49YAymEp1FA6VnL0C+OAAf9BImbGSF7qQB9cS9cd7kFG91TDguCgiQLKDVc
PL24+Ew0tYhM06Pb6eSn9vpwRhczTaTIgwURVfeupChcIpapJeUy4q1CPhA0SXHLNUMN0ChEOkUY
XOxKmPiSFBWXn9F/cFkN/6MPMyqDnsMDn5DDIicKlJDoZxHZRaL97GNUcCfRV59bAJQ3J2/lvOQd
u5V65Iap2NuntxEbK7YB/BlSXpSFa7P56gxPQkd6qii08GD3pH+ojW3R4PRKR5k2c39v7M5ZzoYd
oIajB6eCqc8/GWthRm1TkZpuiSOmO9V0EMqvusgM3qs7Jo3Mre7+XaXKbuLHTNLbZv7qT1mr0EXv
8/KCejV3A0sZyyvBhzBqG5F/mJLfGJQmmXKpPFtjLoiMFQ+oGUtjsQQNbFpg0LxagR8sb6Or2fwr
q/b5O0SepeuQLzrrdouIapklCdka+QKKwItgR+0rcURf+CmpQTcJX38IC3B+kMaQPQ0xtdH/iGvB
cpV0cX4gEMUHHwrqg1Sxn8r65QtD5YVzDE+JjEc1dtkNr9ltHBCpn+U6ZfT1sWsROXtjENpik7Qb
ewHeVVPs1ECaQKJqXLt/6LYHsGcY3MmSjoYNj12fOli7AjAsUTLb6/NB1z9MmorZfGqwObxBU2Tw
NOLYhNEw5tpUPX0hlHS33VOYMNu6Ff8iWJ8cMK7/IEk6Nv/RhUKDPFDBvzyTX5/JbA48si3E96eg
Dxbf5FqwLwwD0RNQXRSub90jOHdk0XoaLmn2DUFLAmhcvuY9gGdRE3uHr1JJD2yG8fxKnqTUv/Nc
NFv+Lzxc6PKdK60Uh0KWOlQR5o7bG4fJbXcqnwHfykCmeZgD1qqBMnFtOOX/sgVzgJG1yVCqeTkf
dTFDuH/659BbqkWgoCHe1+TeQhFoe/KmVsVKfuhUVeCPpYDxd6pvNy8xKH1rjYYT22xSND0ZTEli
o8SXf+SHkuEUC9cSaC8OCi+II5XEjoEX8VYTLH0LcCUYnYI7sVu5nvsvIhv4xZBgKNxyVdSCn0wK
wbElVGYabwBajAVVUfppAekcvgrwI/3U2j+ZosslQYdjXpEBTcmrtJhSytqlxSCPOfaiaH51LZ6/
xkdTpx30cMwtfu5nL4zp5X+o07oCf1nDM92mqXdgFVzNuPQd2vSRrfcImIozdGiYSIHl2fn9vtV7
LmW6CWKcoJYi5kemwG8huwtOfFCpza2O6eXaAtDsaUpr4jdEYUmdPwIjrf2McLoh52Z9pjiWJWYG
aVuQeW/a3GqnVvK/g7G/dp5jxT7pkObykNSzwqp3k8VCY8HlJbo3baK2k/yFa9JhPFlw49qfaBen
gC32f2dmc86xWWzIlRx46dfiU2xhDD61xwdkdbGwAHdIfxrNI5APpxmpWCgC3rC7YfOkHWZlh4sE
nmC+Zhu+D4oBzV+T9z+OUCqhaF+rD/WUckQmj2Oqw633q1Fs0PhYw0uah062oXOLivBOCLloQ+73
4FpseJ1fgKbvgzjrCLsqMaZl4ceYp4YRTG+rs4DaeGOHIEzAFXx8dX5bsG8zzEhyiH1x4VE00Ibc
f3yLDHM44RfRZV5ZwYIhAdBqPgTfiC9ghBf+PnmojfNVpDFzbi4zOICPE9WuOTgRJTkIFtZqEym3
DJ7TZ6hMi6bzJvUjzqrTyeXlB+3S9Jm1AC3KoWsagDUjTWIzlkH6u6Wutz2BgT3F8RUcN/mmcDSl
mfHQknGb5CND8BIvJj5ujckEJ9Ljsa9YvgREpmUimLPj4hspobryc9kBJhQ27bqnnacumX4fTSmK
5TvPESlL/xf6edBWq1maswWkG9hOrj30cTlqyuZ/2csrm/Y0qSv2lux9ziYmXgnS+rQ2vH9zDFzI
lkAfJXuM1L+WMKjkzXfBpeUoW5gxgc/yKTzLlNWRfn2mdICGubQy4wugJe2Y1hqb8g9JfD7YIyvc
DXq+Kj9x+Yf7wL1qQAIi6QVf2ZNGT7FChtHfKs34up5wxJjNhG6y1HIacvI53paD5G2dZaJpcoQA
y7HqQr09WHKPKeSUv2SxVG1OYLu23vCoVPVtPrSLHNqy1VFgnkJ/qZRcZtgo7bimpfnfwCSDlyD1
D1QGVaSXZTXgVedIoxgnAOaqTlzYmpATnB+PPc7KF57HVPBAFXkWbsF1rN/j3AAkuoM4J904kh6L
4lkm9gOGvTlBWQPJg7SX0VjGeEhxsXVJR21DDRcPFd6p7Q2S2FKofXQT8fs45KuTder9Let7JWRX
HR7hOKNKi6crZ1Wsnl+kzKyXTH1T7X0ix6ibB6NftmL7nZjeytXobu7dnYe6vabr0QJxUzwwOSHe
+VI/FzT49Ah62K2TShS4D2jmcaHR/tLufjPTSi4QYLmrBwvpBJdwtZTYROLadh/kESqVRGZMvfFV
H/imWIZXddJzsRHXfPlXAyXse/aKjva2NkusgHljlHn+4HhzzSLJIJvR3kRc+apdvfmcmawKkFdd
MEVF1UXzywXHzfiwMPTgkEvDv4nUkBYeyM4yFQ0TAbupy9Hr4LhSLvAxmlFmbZ0UHahgMXU5E1mX
TCT4xAabhgBi4kCYlxoj/bBLQYY7KTJW9zoYEKnADMnpTTCaKdcWlrwxR7ThFEBeyLD3KZNugjH6
gR6/PbmZ+kb1KuRPDI1/87KqC1bBuCtRtLkg6ENWdFr47tZDQBi7Te6GwEf5zhjGN8PjCNdnTqCa
Crff/knWWulGD/qVbpPehh6Xxav/d/5j8yAuBaNbiXkwqN6m8IAwgPmB++sXTVDBcKXzEsgudGXR
3d48F86arUZxT0LMURqqrRoSdQ6KLho2R/oguf5YJxlmtwbtiwTW8gzM0hxvXFFkCa/1Gv1GPuGV
El0pVOkNYswXBtVcFDid2ANnL+Ka8oHZPrMMHIiAN9YI+X7pGs2TaCiVZkbKWREDqly57QYQ59so
ptK6+y0NEkuxtq3TPCCFnggnGjfsNeEat7PZYia6SpaHNdsKxLFtkJydw0504Cd9RuuJtAJVvPym
YSgjJrUV6Xnnm3cie3WW+3sGnm59vzSCxPse9ReA1D4FKpy5ZUVZ/tqsmA6sc8ZPnC5F723wY6yh
XHeiSdfSELaR8/i3OoJY0B9B2K73mENtvl/EWiu2ONSxHOf2t1pTgzswuVvE1qedT5+zETzx4NKw
iNS/B3nziE3nmE25aDIR5dswzD13ia7fO5wbmjxf+PJcriwN9ZvF72Rb+Pjzt3RLzTnit15mdDx7
DQzI5HgV/Q//TJW/updcv4rxQ6xm6y4LV18ImpghN5n5Xers6yQREJOELVXdTMmEF8JVDQLZTg8S
/HmzQbVRHGYR2H7YPeZz/PDv3KWZRRr6/zbzj18nRsBRn2FHRoYO0QCObhIPmfqhhHGPG6+Im4uH
Xk/OXQWikcGZl6zILObA+yXCezQ51097O5q58I6QHGltPEaPKM/iXMAP5+D+SZK6EFXaRJvcA2uQ
jOo2DIZ9ISjy5k7t/Hd3aG9yYJ/hu1QFEZNJzJ0QUxP9Uj5bGDFADuEfsXyWzl7ovf7vA+NsO6ZA
l2he5a6t4zAlvKP0E731o44B7u/x8IuIKq+w4P5GdU6ENGT/54js+81q93htNfUGRyJXgpe4hsAE
ppVC/EiH3NibGS5mggBH5966AaH2Nl/nFMremqBF5pPnOBRxuxTeaS84BwgJlk2sjAxueXfZ0+NH
OInK+gSEVm5wG+56C/z89bjN25s31UAOM0vE/HIy6jTcCLsON9NjvV0AmCdKVPT0n4AokYbRB0us
q2DQlI8CxNF132+ichQV6Q1Col7FmsSxjFJc3wdtU6g6Q1csx1N+9mITWPNV7CKCGCCFJDEl7kTM
vpQojdbtsa/5IHsJTiEtn2g59cCTfBYSMeuitB2b9eXRbDgt05IxdA8koWy9LjHaNlHHytgyWMPO
e+TFVa+ootK7i7YEdpClNPSlC+bD7Si7Epu63OBhpyPHvyI1rpH8jSWOhibwO79L707Mv0lHnLct
yRFDcijPlnb6GofGHmoqBcC4xKOMMAuvTGaywYQ9ZvpF2P5ZSt+BEEfk1S6CMTZ7Nh/1UL2AcTqq
2GQOwOL59ybqaEcam8xJUyM1EZVIpT+kxfPkAZXd18G4olIMbx9wz9bTlpDVV++aKRsdygCrA2qq
rkJ2+cTiTswIrQ5OwxeIE4rsT+ikNT3Nxgb4+maQ+Drurdl2D1fgGd8znN6BlUZL9/AFt+GfqwQd
JiXUQDNgxU7u110vxG1z4DtXNhjNQztt98C/OviF6T3pZ+zhUDY8nO3cFuzxfQPY1tR5xyHqIEYM
KMKqNQPSjdLiOfkLHJTh/cvYiZX9SJ8aUuKKKtsXbcEBY2DlzkD2H1GwWYYAAOnMTac4tWSoQFSe
89CTZwB0F6jazOtwO/L6K+EN0ziNHfgSF9Wwci5QUm7lmkb3prkWof7KFrN/rWICN7WMJr2k6wzD
8xnVHW8/2AJDqKgHuiSyGTWKkmy2VU4/3yW55ncjfXQcgfo6deStGIO6Q0blsvqrpBL9F+LH2J+2
TmMsweJEasgsHXF1Yr4oVa7M7zrEsIb+AII6/BnOCtjMVarlQSktnRkhjE7nS/Gd9aZbHqZaUGr0
XQquteWfW2sM8MxAjcbZQjC/ms4KxGKqDaJH1tTeFoxPxnXRJ9XRzkoVzfSmdfKOsI3TDQvdo2QX
92uM1sxd0snjuDCgvaJJPh3495gzdYnGRKqhra8+frCYeq58b2F871GNsmDkjJrOW8e41aHhfJ/E
YuaTKRBE0drbALh5wp9URF7rt/Ajw40LM48jA5TyjkmqILLQ7pEdSWFdku90fZmNL3snCV6M2XVO
2DYbHDk8koGr8mwWNUGREpF/tHItoZhB8nrT3+OOqQ1l/F2iP90+PTWfBg2DpuAMQcVdecToxLYw
yFw7K6Rj3+8vSAZUYrD6JbnstN/ZZPvmGjs5I1yqcRm5j5KidpOkrYEhra/fv9x8D3Mqa3LCtu3H
gx2ybkuetkAMfg6pgWWLH+TBHJVWyDsK8W7+soK3WL62UyW54nwHjAnkNCKm2iwUx8KvBZpxYseO
PC9xOKMsQKxpC8lC4ANrxDYQ0GyjQVUR3BRt7FXdW73aiiKt7lxS1UQMGhEnpdX/vLU+whR6HZ9L
1YQyDMpCrdrt0Y1OQi/YNxsb+qzu1BvAnX3n84D7nAhoH+Q7MDHG8I4nxRATipRi14mh33JYWvlx
Uehdes3+zCYvRe2lCaHCokauLAgIpphwhRHLgHK4W7I76y+5XyltNP59qGTZ+FL8bA9Tk+tptbha
rxkrpUAFGbyYrYBSCweJ/CpJZLG4179d56Yv94lvYoPRcLIVUcOwi5glx6qRNud2FsBiijf3odZI
0u5h2DwL6mz0rz6HMRzFyM1gVJ/URv37B3RqFxmPqQSq+RRGeomXmmPYlMisGm2/TIG4Pjkdf64t
YPy7U9xkygK01khc5Cws/82hswa/JqJ7s15bUQ/QapSbzjdb3UwGJO7uG5NP8XGJrBt8Ti9yrZSI
CnX3qZY3p0HxEKp6uxL9ZoBDtQZC6vNPBt5Jaq5OT/GrwPFOhPelfDU+8dQfW8IDjwQZ/Xx2dQfW
kcfbbD5T/dniMPELPCaQMWAlNsBbzQfSZ/elZicZdOg2Qe6iis8+lKGyLXBo2fTO7z/LSkdQNNQ/
bBnnGclyHpW+AfPG518zN1xVZ2V/8hHZrbKXglAv+75waMj75kUmJQ4ci5dJbqmrmy6AYf6551u7
pwVp5t4SgPdwlOdjOy79TdlaAY1KWOIMbUh5Y/RQ3032xeeFtpVpgAHhcK7w92SNDtcaUq0REFx4
4mdwBZrLLX2yv9yDfcWgydkaNt+Ehf+cIEOCzeG3qdBtBH9C8pUFUU7OFIe6cNgnz6+/qb20s4cx
lbea1doPutwcw26gk+kXG1e00hsnum/V1KQ0pfCuAENuU+aptMDkcWoGMx3Ksnqcwgfs5s7nM0rB
1Zi5H/UYK2aKitJKo7/nhDvNjmd5QFvZOeCEoTvp3WuN77W+6Qaz/JZoqgvqlv+IwJbXzSRXZx9D
ukl9iF+MclA9QHnGF+pCk/SRd8q/GpnOaa9LyHAkp7C702NgNTBgKzobNJGGs0Sb2JrDkuI38kB2
+ejyfsOYlPbC+52XgspHxFJPuE1JNQ72NmoUV6DiV3ayQcNR3OCLggFzODK5s/2RVvqayKW0O9DY
O5C01kUFjAgQHE+8t6MXkOTuQTj41DAg44rS/Dh9vAZPKOMW3xT3v2W03mI/hXIxj0cbuX0tHpiC
PLGcDPkNkcwuDdEk9Ff4PB+qiTQeB6Kus84fSdZGGmppoQ6qEOQN2aHiv2ZeqFvPI+CAA4tA7pb7
cCf+v2tHMygpgtL9egI3T50zKI1Gf2QJobSjRDC4dVJMMlvAcnOIaBnCpzjhUpUeqY8GrAv7227q
T+viU9K6wncUmii9xbOATH9MJU6wWdn4k2KD0N0xPT+Cqvd55QnOyM046vVuhTe0Lmf3gO3UYBCF
hmJUIKTlYjuQPcGsqDIQahdzwvlWU+H+UbvXO8xo6mKYjfarNoCMSZJNHhD/S1aRelUw+YcLr0+/
uz28oi1FjoIczR8QNSGLLhnhIfs9rgUEfuIZw42+rw79ntTr23z0ESnyiFEYoL26dHFLpy8yey1L
PEUyX03NmBCuoKtKNigb0MAfwOWKE22mWK77Ms2BL0HEc0Fos4k76i0jY0pJ7Mw1nPt8YGwqu38i
y9YAgce5FTg6gRd8UsJmeFkswKJWvj9AS9IcrUBHkLmqVJtyYnVnUDoyd3xEcoYIhcp/I/ug+lmW
j567NjrwZRY8Bf2zfpHLAVqJN28vkMP2NLXPtQjc9/bEewZHXLb/LONFbTLn3w9bE7RWQqD41U//
k2/N6rCH2RamPIWDo6SfL8v3QfJ0SSlmPwX1ROHGojmumiSGyeY4lwNDpxV7guq7UD/tIEVTXW07
bJVV2cVRkaiJdTy8hOLON2jy8whEoU0Oe/Sld9eujRG8xHCOwxvOMIFOEF9YWoyfUm1hBPU6l/j9
tjpcS+1ZeYJNNtUT+i6clMgi8BGRXOJO6786Hv69hOlPJuwu5bqtIqzNjaBjb0+ak7dlm+8a3BM4
W67izFgC1nligASe1GiDNlATpzdXa522YZDZCNiY21Mhxzw7C6PRGDXGw7YnXNJJY6FaIU/MxjiC
dx24/bQhDZTSOy4ELo3xFqYH19YgtDc/TT+xMVW2F3iunC6TVrdD8N9O0Xy37C2tFlGFp1AqGQCW
hsumLjTCXpotLhEyqJRNQ1wDlfYCIbVSJQjTC6P5YzXB213645+AgD1JX/pyFpYxiofg1XyRhcEI
0axult8VPSvs1XBQ8EwHjq6OzBHcfakgwtwTFnyO28rFV+mnAQvrGOVwj2SkMXYIwrThx3jT43lk
kAbTDyBaL6Q0/hwulimQg56AB4pASfxnSPFQNWXiW/LhF2y4Lp7Mnui1QZ67TE1k6pM+53zmSnfc
+IwdD36dr08ucVrhET3kCMItSdq3Xq/wyg3icU9iGPqBlhOSkvGJgVmlzw366DBHPaZ6I/dIxuOD
e/5bwUWvw7nB59aZ1VU+xpeXkMpZu13OUTOP2v/udvfNQLMUr9hffVEhP0oqpikPx6ElIwGoxHY7
DpOabvSC969/9xjKf2uZzUUDVmqwgb9YZbOlyuYvDFh3Br47U5owpssvx07w3KXr/xt6jeBY/Ojz
Fe/g9s9cbu9gIPhF1425LSHXJ0sm0RoWg3H4iwbz5LCYsxj3eYKyNudSe+3dd6FKlVkSY2TDYbsP
0LVcvGd4BT5otm2LzRdl2iomRyc/l2+1iJyIs8tLOv0N3Wo28MAJs1uMi19fxyM82L/SBvitem3y
l4ElRFywjdmLPTa62o5g4qcL9ggtnGJk1BM531bIlWFcKNAuwOr2swYfzJldthJN+ZYGr7Q2eSdf
KWIcjKXxl6fVYROT3GoJaKNdSMVjcrRYGxkEDCapKgeFi8fmLweuLUqngDVJkgZUCllHw1ACJVbX
yI48xYTTFUd66iSDzuge2zvRgUr7tN3G3Pp/GKSikLwhewdwr/DA8Qy7U2ZkGhY12CUeJU1STh8Y
EJleY+lC1OcHIacvEPjSIaHiswfrENNr864fychjQ4xHiYrF0gGqE4vkTK8l+9sPe0pp4rjuMUDI
zJij2Ff1TebmIf4BKHa/dyAkMVJnNlSXgFbhOLdquLQZ28ervtiMLGRbE7NYSpB/lFiNFbrxpsTM
N0eJ5yBn8yHl1KxarAn3vKTkgKWVAUhK/Cr2Mc4s4oLc15b2pH3rp2wqqbOTo5tAeX8mZ4tpk77A
dGpC6LbCztgi5dg6nBcbySFl6AM5933q81B5vpRsQFZt7SoBGo8qUZX9K4r+a2v3ni4TJsJ+zogP
F3M9Wdev80eA7rXiReVmeNfyQL8A13TsCerQiqGf/kUz0MdhE+utUlQ5dMNatp+Eazt/GpkICMdq
HoOM/oq0t6TMMggz3lG4U1g8bFLRfJe57cZg6qfTUKm7JlBMltD9dAJIyPIeAw2eEvvvinYjUkHQ
dwFarKG+VzJ/2Sk8Z3K7TnWEehJZMDsVIbO4fuFJ8gdzm4O3EV1epFi1x0ol/Lj+n7xseQdBaYAE
nJKxa94tnpZl54Bu+SWWS3VgNvdT9b+GqtbkVV0zRHVKPPEBA/t0JPM3mP5+cy94+mVcmrIHl1NI
00bIpu7pckbikMM9ebjSzl7A8SUTFrQZR1Bms1k4RQAkdZTmD2KGircoa9m12ouMnmiD+IT1FZmD
MJGd7E+FMrn53DkmsQZy9YiCx+NO/956YMC1I671U6PYDDt8CiGVwnrwb6dH1diwS8b4KaxDUKQO
9zGgPnedeuodxInhfUV3FRwmx+H16nP4hB9G+/B9i58qot3KkWzve8KBaY5999hIaLsOo0fttZI7
Rb+gDUY5EAhgm/oEaCBZmk/b8n0amE0mxspZ9Aod2qE9I8PEsEK8G4+pzRAOqZOhoKD5dfFJvuVR
IX4tcZYbMsxCqub/ctFw/DzeFJE10sRJmeSleRlWidcbP+mKzrse6cvrE59SS5QsctsYjwm8VpPw
06mRslCdxdW4M2fT5ziXeOFvIzJ8TZuZruBpKlDkMhEGhwLN+/CYb2cRpy8m9ef1p03sFVDZUAEC
MXemb8V4LhwwgVtZMGgrBg+sGBsegNwjrAbFsgaEmbhomyc5spy1jEIX2Cieh2NMjCd7LNZyIVVJ
sATWQA6hrzuYhGdj7abefoWYCA7wQqdvNb89vExHJ+DxMMn4D2W3bwy6E6QlDIKlD4sqG8Fiogp5
FnA3Kiy3mBqTJwoLB6YGaIdnO8lNuxJtxjCtQKiiI5ok2Wgc/5l7I5Lrh6hSSrx8GeA+B6eUFr9n
0rQ3EOqYHIz6iYvh8TDKZESc/3kvrdvq5H4pkEXt/dtcCcvwQk6EXRTvIuNjAtpdKKy9RcuHkhKO
6FQ/xQVR9aN0i7H2qt7kfFYGvaqbb8wtEYXgwirrDUVRdpIKBYzywSlpBLtWtNnpZkBcGXJRHsNn
2f8xQ1wFwHsMXMekEG4BaSwB1pAjgi07NwyT8JLvCxOddW0qVdH2mk3NyRFuDU8VWhj2Sj43uKQV
eyjeMw99nDyBHAhrOeX6XxInz5byzg1flKtylLq2sKkUrgkSRy5IOlHDCD8NvOrMyNLw2EWrzM47
+HMeufCjxdxeFzSGevc+VqdBBRHEz9RdS6OzbDflrw0HrgoYIzuJ5RzQUShyeopatgXkAL8xcERU
19vZ66sUoGP+ml29FuHg1N4ZqKft8VYLqdByT3a0BsDzopDhDfg90+1vLHhkp5hZolEPnh2jpL8W
HxgJmSg2UIQefqhdsZUrejJAFf1Icls5GsJ5XhEUbUSx2VFSbh5IT4SWdgCVvsSazir21j/uryg3
/ZLTd6VTKVM0yzGJxsf8/FMg9ALP98uIiYywZ4CZOS1GReIQ8l/Vg60P69b2Ot5AIWHTIZY0sEDC
PNLoscPWSKZZnARKo8FOv7P8LywjQieNutOjWOwtTqWOkOmCgh2h3CemKikVbkZwbXm9VAZZsW5h
2QEDMgozSNeP+RabZrg1SiELGncthW+b9GbIeGf56HbA3SsU9EQweXHAnr/swdmKe+GI4zRt2rDN
KfHRBbm6x0OPlwoshU8wAkX0BTccukLrAeSyWB6qU5JewvUZEE8oDHhLyD3zjJkzBOVGf6hmoEHP
Yx6prJL3+qjfqIlQ3zCLmzXweaBb5yMTUNj+q+rJ/UP2XbXmsuoxgAvnB+8KBenP9mLJS4ju50Oa
kqv/6O+hRSxdgJpFG4wmZBM+WwnGBm8Ztps6dvsgi8iPLZCeB2ngAbTQ52Bu+HQdWmY8IDXJKAyM
4C4BmWuOAwcRgaPu2Jjki4rLWH5zJ2UIipXph5gJgf31GJgMD9C5ECBezfMtLODut+BXK/knN0Bu
1WslHX3RR4V2c1rEhSnQBNT064L6h5ihZ8Rpx6CFyNuT6nIin6WKSkHKgKNc+E0GuQEovRDm76mN
4krqypF6B9aVawC3CYmKOsmyEqd+T707ddjyRJ3ZZy+/+KYDA8981DqqMs92PBlzaNiDDKPnCQKt
1S6N8q7FC0JwjYyJ2ssJFY0EJA0JD40PrOo6oTwYjTjp5cx/KTgxMJXf7q9ny7rLZwgPp7QLEYa2
KjeqrgAuP1SJB9c2BjMOeO6AB0Zr1iEV7ZaxJFmLMvHzxHChOug5h2XNK2LCgQecaM2sFQcv+yIl
DyN0eloMMyxiQsR7EMVP4Zx3MutqzVb09zhO9+6A/vaccaZNMTVmrZwBZ3h2jtqjYMzCi6Xan+9k
FcX3iWzoMbZvWckQIf9fO4wy70Ay3aixOrYt/9PHlKaZbMeIwBPLFfKMNEGOKIcnq66Of3Vc+Nbc
02QnaJGxGH421PD2QyIMEYst+1pWeR23zWokoyZdz/vdAjQFmte5tbQ7vfloDiooNktDumBVot85
jnXrKX7Ph8lqA/5KUzEhrh4UKi8boiUHroPvBhJce6Bem6EeGJu/1HzvY0X7GXtWtWhQDbsmKbAS
Luo2r4cJdv2FmmGga8YiM4L9lW6cXQDtDBNZiEH21RrxI0i0PnrKWMrn82hkGaI9RLXTdXKKuj7x
qqATX5pds3hIaZAECQLSKQm10aMEk6t2gzgsxSOmUUrCWcdV3qFs2PKMFF2kWCREQTdo4x+r3lhF
MP9i9K44at8XojtphTS2d5GNCoUB2JpzGPhkvXmtKuDRulFCAw0CDxMwuIM+Yn52KSI/AzZf3z3X
8PYmGzQOR7nMikjOv98grkuRGdvAOhGeTEkWiHoUbQj9C5EgQpIT7AA/wgqIqOho85+1ibvfY5q9
bju+TXi+jW2eujSTWY2LB0vmSj3nzqyP4g1LdKhAvy/A1CFENAmHvL2uM/fEGH+ChYNGKI4VLd9o
USIyC3SrLOIN5EppuqTChAdHd3Fa9Ec+yoMgUwoIlFYXkakdejS7cv73YBX3ZAD5F1OJ/sOQ/RKy
y5T+yKpvpGEd/mS15qcatpjqA2wsvDFzIlaujvT/3nclG1/2VNFQewgDJfa2iK9WeYZ49F9PYhyp
munyYEXpO7u9Si4TuLarAU6G44MPwNQ1vKs/OYYaXjEYsjk9TumlqS+XVDGiJ+LnZ5Km6jG8fbeO
dkkTgAt+Xids3CoWl7RoZ72eVS6J8/7END+jmNHCMa++wBTGuZ6IxqNhp0jMgr89uqotBoYzjELO
4UO/zj6btOy/2bmr+FEqO2xm0NRvZbssincYeg2vSgSB2FtGCctmpySK3Ml5wBE0b/ciyxVTuKqC
/M+pqNiTeWj3EyAhkhN+u9wiVrW7P5mv9ipuzbNiWKXwI9WyXPZTuaAzlijWlWh2i3x3qJhUpcXG
u1VFIxOpazuydL+KMLS/6s3ucnj3an51UmRDGW4RRRxWladfgJTM/0aw7LZAXPhU2tVKkB41H5FS
juJ6TZS1KvbPP/gul0n3FrIpQNIJMQ/kXTjs5XrjJmRjb/Qa+Ji8xjtSpkOmwpxC8W7g8OnXPUQ9
7WYXYC7kYsIdDP8qwFKEN6QIhsckk/yvwOPF+s7g73ZxGflSWNqcZu3rkfj4V+x1hw+ChXw1Kq+X
WP9p2VGnBPnVPZrFfxywlvWf/YZtxTIBIwpCsGDhEv3T2dI9PSuKkadGRm28SGfC3iTqM2KEyxD5
oEvNcvcGiqSEQ1NzKgYCCGkP89fxpZOK2SV3cREOQ5XPki0ZeN3yvuRMkwe0Vsy3L3a5uSs3gvVR
S1nBO0Nz3A8GijkciI0yr8DVkO/g9rf32AygBnC8CvPbw1PJzQgN2ZPzLym564SJr8mUW0W4k5bg
SWxFg5HguZRAaZz/ts1WvhjTzOS/r3keTVrwH+JSoqj+2e8ra0FDqDTalKjnzo31ed5TbwcnDGN8
zi21H3Y1cWvdk8srp+TrwiaiSYyFNC9PxzCUXoLOw8FIk2uAtdaQDs7thwSS8bbQ0hS0tYyj3llG
ZPIUr2H7ef0mrnOZWQnj87nWx4FXLxlBu+SZ5nMkmIYVG2y4PzWCxy2Xj5wVJitr1gEjxpsmzTrs
gH+oJKzrU0bjhDPyWIDQwXskAVC7QzeyjKjaUhbwGSNTuRBKDdibDl2T45CZ6vs+Tl6YNsfekHRG
7ifNVKU9DrSSQIOIsaKDb4ETvuJkXcpXA0X+97n1j8sUTN42HGg3k+BOArRktErR3TvtCAjVfVPx
nSetu8eEdq8/BrcR1YR+IqB2hi5aNVOGhaSLLxuDrL5pHI6FPWhTgjmHvoDGrwO0abX+AZJ4Ggd3
R6Om+5FKxWOz20U7TKwqZ5EDaeNKyjoA2INcLLJUjnn6xTvTbd8dZOFgu1aKDhZNVl3DEmS2X3kZ
YB6y6AD+ndirun8yrk4EVAoN/jnmg7FuOTFuINT0++PmPrnCUEL3WpM6PWHbm+B7zIJAZkQSx20P
eT2vblOfaC+T+2TjD8Qy+nvAnGW4q9ChEKYw3sctU/ChxmO2chvpeJG5DKqGrqKb8hl8QcyrT/6k
2YZXVjfPOE3EGWMTXNN7Cfn8ZO846NE1PcnyFeI49iD5NEyvTJS5rsoJs49IO6EM+BqGdVubiLbE
ISDsxAcNoOCPcqklkHyubEQoe510xxP3zNRCWJrDgFEzPriNKM/VJwTvc8VX5fE3M8/hBpMqgOSb
/0/2WfDMxim/mqaTnDVtnBpDO24AtuHLFpq1QY+h7AaMmgIrPUfFnc+C4WcqEsGNWkAqv3Y+gjVO
hMUepkdKk0DiF++teicVfOcRokmUNbKqeiPKiuj82DZPwWA5Luxop12gmdhneu/xrQ7YcF7N/Kgl
GNwuqJIic1DEo/U8ghl8HtSkJfnYHgDkK/gjvuSZXMDAipk0Z29ZA1nHCzBD7FRGLBlusXZVmJm+
3KqZJIa3xCZDKQ5ZXa03oX8/gqC3HPAO8RGpEwJNc2vBDTaBvIgbjk1sjbSOnKguAKICxRHjc8Xw
XAMo2z1ClQFDz9zQTkQ1SN8JWr7tBg1TtNS4ePxgm3bwjJIbCK7ptJFtBMDRCn2oOpqli/UEw3b9
wlwWxWQ1O3QDxoDoUZ2pJy08lDXldBDtKxB6UIqc+2wyUdvCmGXvr7m6shAFcBiRXgtkAJkSZT6X
2+363DC87rXT+6ZPcXU59vP3g+Tg4F7q6VR0j+N6UiQkZt0NxDJkB4W9AQffNLWzMlu75Qcodr+p
3ByUdDJevxtrXBWXaPrbqKk6NcH7qXjsTjFGMvOPFN4Ax4fYqDnHfQIkdiHq2p0RjU/hZ6IrsD3r
ebKl1nsprxJ27BWGqcr1BiX0oRKr6+y3QMR0s9e21jM4Gq0jAfTJ4zUo7jkAqfn1kVWWuWvYegeV
5sNw9v6zzHRu3Sa2TtOGjajNlHR6UzyQFbygWt84a24J8H7AqkxqyQFpcW73j0iwunP/BXKRo8EQ
coH2SzPFSh6A7Y3YkbmkxS87C+YnwwVeXHg+tVGX0Obig3makhSjPmL9nsY2e2iX6CYuFKmSaYfC
CbkaG7IsJtV0nVZt7jJeUfeuiSkMod18nzZLx3odH3IfypnWG9pQFRt92ThNwkaNPw5NNailmPV8
PHrDXORS1u83SRgHdR1t+hcw5MG3+ZBBdlNkMaBalfrYIrTUTEiOjGBiCNMA42Me3u6tSM+dQ/+A
YoR2l/Ksgb3KVRv5+wBTNOiSYrEv2B5AG61riuG6R+9p95Ljzhy5c/JN/BgEBSb9cwdBHGD7pmTg
zxa0bF5TVWGPzCQD9xzyXXJ2qOavFV8zw17eP0PYdVHwlE671MaYD1jaZCs+JwKI4rUv6MrX7gb7
A6cv8DxltEd/anDGzqmsyeAn7+JfaMvsbHpv2gY4uY2y2aPAlHqdd2t3OAt9ode9pSUP8aqgCs0D
Xh1Fzt7/8FGk1cUzLUHypJXkUF4+v8NLir0jR25uKuujhJBqI1lN9won/bomkkxjEh+5KM8V7T1a
uH1clyw5DZUoE9uet6h1wmas+8JpH/5LLtVRWqxD94/XwUQH/GNz/AA8LLmxZYf63cxEX+GGgg5U
78lBjENAHAqUGDKMeUo/WZzoNyxqP0wJ4LdVEnvkFSy+MXyxS0xdn5NqPkrB2TctfFnVynuZviSs
1W7KQatFsJgHFhLcuwubmH02elpihz1b9sDwpgjYHV8Ac5lM8ZChKWf6L44v8M8o4MQ5/EJYn4vx
tiTzLobrq4SR9kj9f0vHhOEztfYtqUL+xoQOG+weOPbCof19yo/SXI85gKVZDbi6W9su3rXIUF3q
LbPsCs+4CQrd0UXeDrcFu5G8OEUt9I2rcVPfLf4t03eXTgGkhe81Ar8oZUkP4s66WwvxKAh8PjNL
uls8EEGseyUa6bQmrx/TGzrtmRJmdyHAkmr5QggN36o8Ax+MI3kb/g3EYeP5DoNJB0npjAHKr1qs
2j+36Ggz95Mm0QzGAzmDwbXF20tQuqkZ2YljtyCxWnH48AAwApaSxpUC5gv9ywFK58Vh4XCvU2ir
znciRLUfpU4FgbeRF2K7MayqkBVrVX9CK0iduIFfr4WLIVVraOX2B0hOdwu8srrSiANtSY8j8e5U
3w59jdW/ObhrZbRdXiJJ3Lao0uKww7Jn71jd3wRBBdnJCa7v78Z0C6NJUypBMUS/JZek3eAqCQ+l
8eu4MJYmMBjDUrmCu/sbUxhJkQpwO2dBQanpXIAB//BAMdyzKFLj/AMLYp03MJEoqSjIwr+6N+Hu
CaYzS6csRd09FW3Oi5udfQ3bQRYPTj3WD2+9vw3go8qhr0BG5Fi537jFLRkcfRCEHfUVkLfzEa5T
PRIKwaTX2MvGN3MBztfEdXtRUrOTOOlxDb2D9GQiTsP+U4PoKuo8VAY4BgODeaL5ULkw8o4jLgxM
SirpRViikAXiFCGr8p4JYg4nnjN479EkyXmyu4WI2R2PSV9FaN+kRRH9di5FubmHbGcDzQ1fzM0e
AlbsKnK7e7U+AXM1FfR6fLpoun+VJInTltozG+DlydZLKBxFLUo+fkE5A2jQz72iKbJdFtYIDn/J
mmSda6w6MNgDsNJYJ67z9pmG1kpCjiWHDjV94Od/FA9jOLoCpHrEiKCMKhNxnUceRbbq8hwfTKXj
a5mhus5UGm/4E8YWABL/3B6DpiHHrj17BmOekR1igSp/JXH03uSurVkA7Kc7yTpQlp1eKApNQR6q
i7eN2tFYBXF8/q2+Px22vBgdtShG5OP+2su2lZtQ4iuXLI0JI16nwsIB3tCRxfksSl91EieZ4pgb
98RzYHqMFrIrJ5MM4toxdbm03IIJw+GeoFwVhpnLp0zMd7XXxFSqYARnKllpMTX33AyjAcga+2FN
17oa6eCoFWa+afQx/5dioncR/KXLdDOKCWb53vg4YEjQzZy+sZNJlzrOKCS/Cz64Vqx0p7P7ZOp6
NRV1DYkRv/a2yUXWQJkqm5LCuzKhXG0mkmF04jfH7CbcngDKofvmMjMFU53Q4MxImwttRNKRHy6N
SEJfPBL7hvSV9uQzyqVJZw8JtR+rTbWZG5yERCfN0a6V1L1xMNPJDZyOjQZqvyFfz4rSTiAmAUfh
iOCQ6s7QBA0uQH8YrSetlWJ81UaFPa0ioimK0SWABpGPI3TLH6PlMES7pqXXSTEcXX4EmSGNUuEL
PAfGzruCV94WaNdvRqZUyxHK+4cgS/UbYbml0Rs9wRA8wWz2cNY+Jm94l+nZ4wSvgAAUz3UPVwFf
65K+CXtlqUI9CWBaNNqHPOdLZh+c4Q0sX2LH+/4/nsgs0/HRD3l5+YYm7F4yyZmKr+yGiZwN6Uom
JsrTFlvJKFIx8gQctmQmPTGU25fD9QiNx3yP4eVX/8tZHPSF/Lk4IESBhPxKmbzQ9p2+ogL0ftb1
kNr0boNfWJAZEeEBdohQv4uDsMVn/cDFfb8i2hm/5eUjvTp/nLfeeN4n5XSRDqiGRnnnz2j5XC1+
lek4b9/vxmrHtzxdMi5Uel1+KvF+m8CwKyjrUUTCKyZX5rLJMjgeA4B5/QcbYn1QV3p5aKNHxmOe
GBLHadEruO4EUCikh2lSiloYd8nv+QxzwVEUzkJc3/evQgDI18hLsIGDO0TUS/JMcgb1UMwe3Anb
YrL4i900drOrZ9ndPRNm1NRJc1+NmF8kp1r1QnHOX1/KxtMX8gBc1cFz+gsQAT9dCSrmK9BWG0jN
RpX/pz3cdOXIg46JrtKNYJrVbhx0rAnt4/PUeW1ga1iGAR3RZMXUD4AuBkHWEM3ZUZIE0I9h5Rt8
BDLRO+6HUJf4eiUpi+BADua+kqGluJ6xwZqNcAsRx8vgxvQLVuIMGXc7/TfBQgnaGX2m616T03FU
l0fN5IeVpmYktARQYqXrkOmzhAX3fRzUMlOLNhPOPbEcdzv2OXueVuSqqn0mjB6CTgDsbf2+7Fn5
q5suGs5+4HX2/yfnz5RLXca9tnfPDpKtcrkQQEfNPej/TGK0L7NpuXI3/oEfNNw5n2gHc/0LItpc
brXFXI3cXxWbkxT/2L7iPJhkHiuc6kE1osVSj3UtQauKp2IT3FzUdBMhHPwpoHmLZZkPKiOqBXVd
TH2bvMvk64MEa5xxNwqhM5ng9VecFrp7dcRImgFIYwDm2hfnSNenNb2O+94R/j1Ba8KP+LdgLNb9
60IEnB4ITX+vMqAmaWbwKvvKgLoPDEHtRLW5Am82zg3unPscR7TM+3UGxGoZIqSp1nUoLw5wVaOZ
GPGl2su9V4DywgoFYZD43Q695fsKKn9nVwoHTmn38fnxHX5IxGzDurpEp8usCEx92xflIg1Xl5Mp
Ek3x0y/Xe+9xyxg3oWTbiiOO+RKNSSfBlzxB+qH8SXaAc6D/tVzFmdahou8aggKgCHq8wr9DBrBG
KMkfwsu5ulIUTdMXOwMaO5FhUFgE9yXtPJxdROS6nJr6BMGgeXCvkwaOCLFeUSFN0Vnk8VUkaXeV
OKa/hzJYcPrPhiLqEsOEUhBfElGoPdJdyplYtN7S85W4cVjPNcn1MLLds/HcM0sNtRDZKvo49Ss7
i1Lb+n7eG7PQH5lE+z6saJKqG8dSJVwSfXY0bk2+hh/65X/D3mdmACC5CSTxX7sqgA561gdz3mqB
5o3zg4AeShvo+yyabdajJqVvfKHIHE5JZx6nMhPnLFg609GRPeRbBXeM3iiX787j+ivRuczsBcDP
TbmSoFoI9o3l5xPOqAonXhLRJGxyoK/6J/zHrb4+vD9MjmXwDQfs4gCRKoFw8m2qqpe7n5wRWzTy
1+G9b/r1e5KvRHG0acbbUq1cfyeYWXCkFLSzMsJV3T7jLlOmUYkh9JG/zEHO5GxJiGI1ehgveP5f
tBYZteqc/EJBbHT+gthThj55NVPAZdzYwBdibyAZtQo9K4ev5nUDHRS6wdETzghEvBUH2zZu/z5n
u66n9ZnyAUCnI9Nu6vSKiz4/gHgMZp3hGW1pVn49+0KnmwWAroswEZhCRHCiQqhPXBPA2JtCACQn
nAq0vlqRgq0v/aOSwRMTZ0YUm7XUfUVUJ5OaEJnOkUlriqSkiFx+TxHdg4Ty2KobZrgF8dpsTI6O
KJVCWRM1xYhp5C5ra9W48TANQ1AV47cWQlxGtrR5Wj0FvYbPMKCC4ZRs3Y+OnfMzQr2Rcqt+HJ0W
8v76looGtD6SCWGdaC/9nGKegfuFzcZZ6+RJgHSsnOugwd0EyPGjBJOmpnLeZ1wzQXsy+s6BHZKF
/YSbnSZX8jq6FZCbVjAqVxpOIOpNC+THBRRhyYCwwpOZEH3TvzEKQbaDbku/sFAKL3SeGyj2oksE
6uP0GYO8CIBpfWcO5gWzHV8JZmOQ64MeLfZUgQUFGaXFRhHr58snOPj4tes/A5xXxzAuPaGy2g0a
iTTz/bimyniD2Mb8gNdnGHgTb8coOVReuIj7lmTryjjvKjbVaIXcdUfIAleTB1wEtHTvoBsmS64U
z696OXrKIUqVQT9ttzlUDRVLVimzQ20R3Ol6CauerxpUvwQpXdvdPE2ZTXvOA6kijFsVnxRG6cpv
E96MToYcu5A5NWfEGS+1glNq1rL/poy5TTKRzC+g5Lv6sEmn40SUx0Yb2hYdRPeCHOTg3XnQEPfo
o6miWhKdb65ciEF+2PYj8YDtHzMCtjds75G6SMMk4lxhyCgAHE0aIty5e17umgVK2WfenYxhIUOE
XBU9IqehQ+W4dBSIxjRTmw3reJQzw++X0F7rUFCyVcGwO9K+IA/kgHc2n1rzhnIbS/HziI1oHzqs
T0w1qElTcIyP/ygvrub14BeUTSZs0grhSDoIYQhWA3TcHvyc5iECeaLywD9kGF8iXWIyG84aQT5j
F5gK0k11oFwC06xJ7xSbb5nlACssj8z8SEl88vdImVggc9b6ABEPwIhO++O3PS/0Tfh3L4uLr3R+
zjuTcDMPoNn8ND8GFcyH42dTG8NIvN0noqftjwibLcCwL/sdoblZTNn7V1/b818e4KGzxn3C3bV0
IlI0/ueOJl8Je63YgXoBDoAQ8qkZ44x8MZHYx4f1p0PrKs4EczOK6znmafILyYr+kObvTt89WATS
VDBbTS6nvSjabqBbtNHVzVrzEDWB1xxfiNjI63po0qTtdo9Y30Qi/DZUaJtWRh4NyZSM2sp8oGPc
JhUW/RArHVICtzQoUyl4mWiVHvfbSWY8gzy7LId+x4wtC5ApJs0HFXph3rfzpAUxuHi9g6voSzg1
U00W5dwotPXVndoUh+eUjhFfmERG/0MNkN1B+b/zmJ0SjLyeqZW5EHDaZifR1xk2ZZabp+oQAFDa
1WQvxT0jVxXLrL2N8Ru1JsKOe2vX9WeLV5oHFrR9pnuxXwUNVYY3b5VJ9FyYgXjU1e6Zj28aqGTj
5vdU8RCA+2TdJmAevhCxdEQkSNTJ/RujRerJgiA5NL9J9ZL2Vkw3jL5eD2yG2PhO/ItjZvavhuvh
RhnF4HTmwAQzjkGB7fytFMtnqwTeZRn7b4pW5+ZVC5Z6dcGFFpQZQ1ks/k6MccewkxkDpG6tj40E
D1AGga53D4YOLKZ1qnoxEYeHj9/HiC1EfzztZWSME9l81/KNcVIzW8YmXFs0mDLKOEDw7U2zB8pR
l48+/4Qd0Vpvr/dm3qpAp8ePCKsOrJodbbBG+gFWYWTW0JVTndZD/b0PemQvFQv+CwmGibFetCJQ
bN1YZXooiJrn/qSowfRH6JZtPsAI9RkmD0brO5ejkoO9aN273LWftOcYEZo7/CNFCo1ynllNyMFq
ltMIIaOJrw8ETEncYlFPP0ynb/+7OnbLPyOXrIc/EgsZP8j3Po/41fpNDU6S4uMML+5wZ2TYAHP8
aLN/cF7he6lnk37r5aU6K3emKb+XnRd2l4S/fgy35wZ3yX589au5ih+PiG11i2ZOHhV4dpRN6n1i
MDMlnUmVTIYNTySwyXnS5wAlMkozzSqkiJGqVdIxekD2tKSDT7mDGv412VQgvXyJfyZ1ClNRwD37
spLKObeb0ArWPoHYR5J6XceR3GVFBxoiBB+63U6gG1z3VmA0Tk7Y1++3OLF9PDPL2p3SRmCbiqNn
8Byxf+kBp/VXgpNO/UKiafVsgXrmGNEJ8xCJ+xW0ZOIqEPjpHzuUQQsHynFwDcRTkpMZc0Jb7GrE
un7C/Gtgaz+XNPxWQCaza+oZWcL5VEOxRrdorq4I3nzeviZs8KkywLYn2BXJjMzrM3roHZb1AFBe
+M98kQeQEgnfD1om9GKFXB0LNcabGbk1uf8nr7Rdp+k0BTOMGZYeYPrxv1+y3/1dr5fZs4IXu1wR
6u/CUQDIBnB3m2Xiars5ut/NNZ+yvpMn71UNioh+WdW9d3agEqLfWLhdJHzMO0HG0hbF4cd8mJCk
ozFIjyjCVNoJUfz48utCItL3TqsriOxyhNipEAT+TZeItJoFYPijQ3TN+m/HswSmGqGeO62PNFGz
CfQzzY5JTe9ywFeC+LTpUYb/Ct8hOtL75OpvaA2CGTi0JWLb0psFTma8GPplzCqdvtXaErA/sHty
j+uyCm5PUp7zONfvtK3AIzI+vcpgkBZeNX6j/GaKv8SrajFuVkZjil4JbudKZlg7cQ7QYK9fver2
Wwyc3F0JWP6nGmcNqFHLxO37BsycnJH2hu9UvSjqJxbEGri+mncTgkDeCXSQRpXJ2DBKdBk0TaFm
T3lSMVIv5OkHYhPESE9vC8FnlnVET3vVhuh6Rwp8z7lpttVvMmL13F/LZSs9gG4BXagtnbkr0C7y
60F22pT/1A1HRpfvQ8AQ5HOXdmZJ0a2+xbRH6Zfy7TBQGQyyzCiCxrDwGqeCu/ZgafgCY4NdMsel
idYxOYnsfCL1MZla1e94JuT9+LW5DRp93XvpzT+6Tf9ta0KNjWTWPy3yd/0TcRfFYG/bukqYo0JX
NrDmbbWiDXAuSCZFmXqnM1TMJv+b2T8MhF/vYtz6j8HvMnkqxR1aLbe98IP4FMiAEvps/VtFLubP
aQ91RqzrJ6jFUcl6UZCk5JI9U4reUWZ77Ti+eQ4414WEB1Zp+f4OQiALL4R15oZ673qyM9nFgprJ
ZbarmvyIc8TGCd3wBPgHk182BnkhMVjvmNJbRgUakfrraywgBR7s+yf5VaUQ14gsCdoPboDhyXaO
936ynG3Xsmw0MYKyPXRGcBC26Jo+T3qX8GWSPByyxJ2zQ/HjBWbiNkZ8cqGGo7Ww0X2zgFF71+I1
R11wur5Jlrg931wMBBK40H5QrW0IJxKcl8o2RwI6K0Zc4BD6up6RLKmVTWkLCzZSYmvmsL8VFZi6
/0oCip00pfAu5E6rjP6BgmYJq75YNDJHtSj7sXG3yuiTVMVioKVbF9MjHe5onYK/oXThB1Pz5qzC
2FRdEvgaVxV4OfsHHZS689M2JmIVQuVz9bpWq4t/v3NywZBO3Zh5O1Yyk1KxJG2amqn2c646z+ug
ZZ3cODjd7Dx8WFJVxvkeAEQj4PdSEfp/DHCqtrf5YLyU2Zz1FyNG7ZRtxQO8TTs1VLn+7vqP+ZNq
k1edYppV1NcewUsJ3jQ+k+ftX3BiZwveY1OatGh4aSwntSwfQQZntm8s+EF3V34hfbf7/9Qo91S1
1MWSMHYmVabDbid0h/AQqK+/wr+IZ0ElCQCxtgQ5Uxv856NZ0FSSef+F8ALASqc3EEw7CZV52zlQ
sMqhshgZXSiRK3LmCTbxUq8QS6mzbYII2awNJbqaLoGGSElsETCob2fIn3BAC81/q0n0Prn8UmIA
d0uWRvqWNytLUcxdPhSPhVODBTniziw/gIv444t4YbERGqixcgALF322/YM/nfeE/VCzUkjnw91s
9+xObQ7VLEaTQc3VAh0FiT0RvtmlGr5sUXmSdPCrU9Uxxq+CbGIbYTL8uwskTuLrgq9IzXBfOUvx
DLW+jAj0jaByjvSWHTQVEkY7MsQfpPDmrKD0xq7zpJ7nhmrGU1DNc90LcsbNV281QR6LkUnSRuRx
scuKSe7LtOSnR2Q0nrdw32Mhj5pcvgyAFss4ArdLWkz1t/wiJHaIwHPIf+ZXTg7I5vfMDkGtK+4Y
WoVy66MeZNjIADWopvmyzh1mM1IHV7+SE2/saTH4VFAskWy6EcBdlvcud3zS5YYZFJUUhJ2FKESe
H7K84KbxW6pcWmtXCirW/esihtH2EYrilHWa33d+Q+K6Zp6CyGOvNY5DRsVre2lWHLr3F88QbIpf
1bD1zAnY7ihUY2Y2c6KV9u4P9rmN4IS+rqh12MOY4qkKtcCUSleH2VblNR9UVuJjDMQXzxavvPqQ
+gMm77ql4Uk7tlPIugGpQTOXWn85S4qeyJGp+VhypeCiPYIGiJLkBQSihJ/I1L3iZ0Cv+F9zUrup
Zja/yOG+YQafLUPyfAGKTgUEKKnDWcgr5rXTQA+vyg87jhaZkKQhOUcfra7h14KE3o8X8UvLytWS
HYRVaMh1tYYGxJShT4cRUIq1rNs0iAmdcjgqp2+T9afZ4/QRvlakn6lwTOxwIrkUMyKDwRxDWy8N
eoZQ5r6xZ4O0GCmDN0QLbT1qpcS/g72vcAExdKaUnyptg+UWaW7gqrnw5A+qb8inxeF3MH3vlQCL
cjETCXvlepm1SP3ahhut33nW0up39wlafMLAVlu5jqufSyKHSG6uOrrNsMWV2anW8F/aUO7582E6
LCy8UDRqcnJ9aFRt6lKOv6S7C1YxtaUUzpfqcq19n6pJiX2PSJLL/LosPzu7HUUlSDNACioAWO4k
/YfZOgYmau71cs4pY7LxY6xitjcxnAK71OgUYj/E/L3/c6lkT6KDZSfix0givJZXDW5Eja+ZzXnv
cYaRzuayFd1cczg+ujpyr4K3c4c1SyCgLueuE44Kctq0H41Je2m9man77b4Inziv7XFQYS69FnjK
/S6wRPi6AQq1cjlJa6x0sJGRdYevTR3wXzIa1QTmaHhuSUcIQo0UOsO/avM89qUS97XovDeC5b26
K6L1y2jSNt3kqXmWHSwFAwsA6Q56gdY8Cjql9PjSxAxrRYtBpGP4MpCdllHl8/E5MBcw7IKK/ZeZ
bF6rQ8h22KCYndCuqMYlXGqYGGmrvRDeNKwjYp7opHecjlmu6nnwBvxEMFoomQ5TTstyCuCiniGK
ljT9BV0zByRS4J7SgU4oUlWFIauHLoPGgnQSrZ6iOsmP2J/d/NgT77H1Ql9ljTeajazTh7HKsH50
aobE54OyLWyaaztRh9CCaKmepTskhvQOV5aNMR0jicI/QIiPUgCIdan33xcQXVv3AEhxk254qOio
f39qfnVlwlTE3iuSJWJA0sLQcRFxctHaUUZV0vuPISUzQ4J4iqLhVE6BoLcFZv3x5dgMBMbx6Jee
KLBkmDPTy/FlXuYf/1+7+09PtqBQoOXKoRxAfkCM5SlTY8UzgwiCoKzP+J2Wm4ZOxa6ao/M8jyzK
DmOLCcuAXddlQCZdZ8eJkUaKBddnro2WmkkxE8sQSsacYnbUsBPuwmfRLZ16rau+zTTEwR4Z5cte
nY548t1B7hh1jV1c5JOMuz2dR+4BY3RFXef/yO2bBSxQ02Wlq1j9WfKzrp8jjD52YE/SsbSLSAyq
9GX5C5O3AILFP/s5OVb8RkuUb4FJpDYr5OjpKZmsNC80VVvStM8F2ljn47i6+NcKkOrnXWV62pMA
TM4Pa8M3iW/L2Lh2cMx0eyypXzss5xLyInYgG0lQLJHDlYKOrziyecQuAcLYShe/3kqfaBz/Cxuh
YYWJqozw8C8hT9UorR7HzADfS8Co48tGFE6HClTEbCzkJS5mtelXwBUlSpa2gYrZ+DuxB2eFb4G6
5YCuZpEJSAo1uxd4kXkYbECVAKEeXjGxFl0zYE5Rk1uwdgIZ3RiDmzAjiSqLBiZLJS//7a+2LI0h
Hj9cIxwT5wfJBhIcuO6LnQ3SjIoI20JjPNtQVJdLEp4HsVWj9M1Ayx8+hQ7+nHA6BnIKPTukvCvN
JKZqCtfOIp0Oz8NWpCb20SNJcTsc0YWKsJ6iu9wKHLriM7iGmQ1mkxfN8M+RnF+feC2TxLkg73vo
wQNiSwX+dWEqp3dcqLwo3WeVB/t/qmDnN3yAj3idDkPqaR2zcvQp9pQlN3w5pPYOH+2pPNQDTjlU
X/KGLKVItMgQP+sA3wQLkADFbxPDc/DuhLl4kk5V5qe6XAUnXqzGmJZwx7uoF03rCLMMqQyvmpZW
SBog6LdOZgiypkekAMInqlzormIxkqodtQlIM19vJkKCJm/YcAdS2pjnf9swBPUHd/LhokGzGELU
DI2x2geeo99prxgW7IfvalUT8Trn73K5GqdaTkbFrMeezYjGL534dIoQ32+bKH34pAXlU/lR/jHX
TWvRchqR2gzjz3zFlKbpES/P1YvUZC9kkPgxcF6pBefsNWv55HXeFLub8a93vyzYjzCSn/RfMMh9
MNjcJKSwj6dTOlQaikDM7yaF66MgZff50QbSgQjvI37levC1Jx2U0e18wjxcxNAryVbg0/8ST1nm
o4V1LKixtu+aUpFbRhQfPQFvZIORg/rAaqGTRdHfvaJce/Pwwv+5WBlYSLCw8yFyWUFo4uT87wBK
Jm+ozhQNuO5BoZnM71N//L7yboc+DZbdF25lVt3+HBtNa/1XQ4d1GswyJiK42IjOSDsGIyYB+46a
vu9b9quI9cpgVTZxNaYIXX9oGQj+wy8ejA5IuSNIGgkPI9aLCfQzd7u4k9sByo2H7PvfbxS9lMEq
ozRVwSOz8S30bJ5orpg/+LOTTckaeV+86Oyj/j8mlWQys2X9IoR/EYLokF+Pno3dgLGMG/KYCxU5
U/jV3JS+YqePHNRwawNeLKg2THBHvOMWdYUbdqbqaqMtqujrxzoKc2pnyivQdTtqtlmFCvMUkVfJ
cOQwfv7BOzf2yBXXs5wLU3NLRlRK0gTD+z1OH8K3mkloonyaI2jVmmPLij1+XVz8VdpHxQC1lGVh
Qlr/sbBWR5avleAinwuORV1LnYBTRNNGqfAlWhOpxphEnYNPdVQuHPuyVnc/uMpMXNFUnAEp3yh4
bp91n5g6THnCWv/fHlXTj8PlOTlhdblPmkW4qPk5qbkZ/B69rsdVocbFZofmmx7u1nY+2UpKNSJi
zBJFAG636FsPSIC9LJqwZsMswgxZ0zTJmL4VHJrQDNAuRAHMsNR6YDdRn4Hhc9xJZlwg3k/IWCab
qfBOUO2o3kfyzFDhxr0ky76C7dhNpBqLMCh8OY0jNmVSNNN2jrWqZFFUOVMB6/lU/zeSNqNTDDKP
tcQme48pXvEsCJhJeWLMnS1aKwJJkR8zYc0aVwBw9b9mLrpsbPESjWgWMymmX32N8O7JOXjQfCJI
atvfmmYWt2YR1Jbp/wx4JFaJzZbtNZmkQyuoH3cMAOeIPgIOzwAPyb3nm9GSBBzsAgIeufPfM6Ha
2DDSsdPIGQ1rUwJCK9phcCUk51T1Qt5fEuxI/1TRGsqJp1YDuwCKeTazrtyWJ11Khy6MNzvRtZQf
wVFZvDAxWuvvEjaAy7RVY4V0h1+4Kf+hGOjhgzKJoiPzf1ZVBl2Sl1A13e/d0pm9pWpqilATzhE3
Deg7uWdfeces4c7lZNughU3yHqSMYeo3jL9Fx0WERnDObD0X1qmAamuSNJBZeL2l8wCOLSzhzqmJ
qehIhHeK9gO2QOdJDqVN6ORWuiIW1NxOor5+UkNk4IdG+VtWD0sxhxPA9+MlIl2Z8DiBdmJrzN7n
kXnskd8PNy6RL/L20TMzFklUmvk5XUIcnwIIu3tpbpisfUeF7bULLCv1VpRLpxc+zxAiP6HSaM6S
zEHxj2wUf3bLyI9JUHa+XP8aqwB29NxknRQLoULpoWweb4Fs65eAvuu9GhCoX8ZEvl/K3byltAWd
KGuW/pGLQ4JK+BaA54dWUvWw+rmMxZjmy/WSQqB6VYYsBwza/Y2ePQj8J+GOqeFXphNzZHWaypM9
7j5WTD+2NF5lnV7SaMIcaj/Bd4HavfMM/Bx01bdCBjWD1PtZJa4xCjmUNq/KOEU63dOhsKoIKf/c
FWtNQrlnkGXl7Iz16TekBR0PSwxLN75cQC5ltHcAeu+YV2OBgw6hv/JtWZ/wO4XKI6raw7nlontM
UBP79j+EZTkqbQpMcuQHF7OllhWpVqWh7nHFA2S+Q0uc3OVj17OzOJh3GDe2v0B9aCKn0CyBfDPy
fvm47g+Jjdsz5Ck0hlmFYAyZ6zXZe0m9/onhDNP3avEEs8BjO6K+9TX/l+FvJdx2U8xuio+Uemfq
+yQFSBOZ8B4fUY62DiV/WO1PVuGcsoClfnXxx/q8os6ihC5KLVLRQ3vt2tYAPDAbQtKytXOZxkMK
fFesLDwedWqZYltJ8uwJMMjrrRH5ja5XFoOgYRfY/7esFIm3q8c+fl2mSfB43NAgpowf86T963lv
HipYrzqnrfXoA6mU1T/hT9rysjKZY/A4mHzjifFIrBr3LgBlb5OVFGEG47l+/GMI+hPuGURzNYSq
cQoSrImXCf4Y0ALhtyJTv0Z97dyF5NulPozEnz55f+U4UXht2DdGye106V6H48y83TelYj30okbY
3IJg3LIrFUsVpOC9zcPb5qLMj8XHhB73ps1UWXsJD2rtJk1RFHoQPGhM2sXTMw8IiLiwaigSRlHJ
itBUvBHeEHW1kf2jmbPBWDuTmuQwqY/CUJZtPGjfosMHYzIWcXqyoPX7yM98ngDKe4qnQ+J/fYhy
ya4Ts7TxxtxWSi0TS1ETfWhTdsE2c7YjJqYZjmjZpaZOJCjdE753N0wvpI0vjbOdv05kdsARuT81
/sgXJ1GVqQXWsTtUHoEtbdkdevoJn5YcOGJKeyKPfRQhZYsTsu0+OHyi0fBhu/XTYg3tM2qJUqmn
kir271HGC/kdc2oHT8i4ivRUOXecLIE/ewHeQCCOA3rxzMYI1iK57f9jcTUBxevcjrI6AZLewjKD
UmaKycYgK36BsNmqTU5U+8oZmuV7cxB6ZTI8zIE+YzgSPStd1MGWCAu2Rw9DAp5tA3ODeK4aVKqz
3f5x9f/JHYIXAKZO14rdFrx2Ky3ykei/+J1hYShq2K3wtgioz6xfINpPb7vrOPsstj5X2L4TbGpD
ws0mm9Jicb5arN3kP9+EDxkitUXQ5s4VtJT3/eANJFtMGLfoKZACWA6gDMhkKK2EK348ZJiqD9Wl
/nzsSKVe2XOB2KFHLT/6t6kdFph1Sh0k3pQ5L/Zc4tA52vIWNbM8N/NCDloO4mz5yIEo+8Vo0sTq
T6c80SwrGEQ+eD8rugA9/hiyBt8tlKNxenpEQYOiYpE2UjKGp13+vcoTLCUmuWJsw4RoPAMqA04R
zc1MeV6cDCnx4XqDnc5ecnqBYxQ5t4G9Tiw7ZIW85N1/4kfpcQbZ1ttUKzAuls6zaa92FN4i5btB
fYCCEDLEDX/cLuDkzBZCOXMYcYjcxnf8MioJ/nNoWUy92Wdp++K2irv2m2UN83VWCZ8q20r6B5bJ
cQgNKdZn8vL1XJlq6uHhaI2aen6sDaEiJzS2VNJjkSJ9HHQppdW5Y8naa4g0RWrHlsez7+7R5Lvb
WKZ31aGbiE30clVu/fFC2A18EshlX2a3B62eixxbmyM3rf3llCgCr0so3Ergx8kLw6Fl+exCF9o1
lAELHjGX+YZvdvlTJvxbBYtP3FF5YqZSOHq+QKN6nXUvl7aDgZAJ5SNlN1zfqBcJDut/WNrp4BbX
cOexw3p20cpZFysWfM/6vAUpdaSnulapwh4jC+i4V3dC62A/HeDbWLhU5dIQSlwSfSs4sdfbl0DN
Lj89oRvUwW57Vf2wI6Xy0tAzqJbvgDZqUTz0HVbpb5kQ1Mr3bPWiKY9XJFx3RjFtzoxcV2HWBEfT
DXwhG2xEpdpNPIFIexJXPKspZajv/0/5z4Zjkxs4XLBo8WpiZeZ3tVm0c32qsOJeI5HcZXOK9IBe
8SWuGZcTj4jBRjt+JbOROsgWNpOqTnrzSHo0eGSy4L8P63M6tp1/3ar2HanUtxKtzfB25tv1T1NA
mBDNAm3jIrAcyckkoYPC1hyATWOYtvJUsTvJuIzyVlzcnKhAj93RAXXX5Z9gJ9QPwlQrIoL0cIeQ
JmU0k8BGtgu2iqlc47KJXk0dZJb22xc54IlX01Y/6fUjSQQHHnCgSMWh24eOdugJnQMD4BY6XJ5M
6eFlysA7+Fmtdiv+SzS0FvvQcfevZFSh/DGpj7u4SL840i6Afd2+aQuVFHPqPD6HmxqRgSgrZVYi
//APdrwHdE0EmvswDuNi6qE+ciUQWfApefU4LGeVLr3KVQCRaNFjR3FDAVr3jaS+x2Y6BD2KcfJJ
LQzlq0Ss+2C/ME1X2uXXfWc/NAhLoW/EO91yMQaQ2LPpKMfRWeyMcoHK3cmtvs1ChcUuzLH+ZG4I
FyPWBTat9Vm0qRvjqunMKnRR/bGA+wyWX9xhnCw5Awn6Y8XmHXWHEUBYk8u9Nq7q7sMrQcfG0Bab
qJanL6xsvbr62gTB1xxUiB9ODC3WpiRSy2z/d/7C3NIh3IKvYw2/qonTFFUFvJOty13UTUk/rpL9
EEdjqJpD3Z6MlOYFxDsOgRWr1+UVoekgopjSCatUxtjmhtPzPRR6VHDdLo4pLPc6h3mhfLQLXIYW
xOZRqXqklY+XPP3MdHpOskZe+JdJogQMmxgF6i3H/GP2sKo2FmcKmQ7qEg0n74R0k5WmJ35Sn95R
uH+EgGiqXf65whJwOWnKTE9ZnhhA9FUVgY8Bs+5R+xgES9BrXKLNpX5KPQZaF9pxJU4o/emdoyUl
6K/qRgMIBqr7w7xBehPyBh0mQdxY8oWdVlXvtifDHt+P/1dNiUYOjEISrFXWtfTZw8vG4PlsOrpt
N57F7J6rDNMNvNVnaXoPGjm2Ytkc96e194ybPUskU8cd2oN2jDqCvLQGPDOTCGtDfC2aGpMSvhOB
6NWMZxkrsrimRSyjZrUWCV3dhRhQoXk00nqC+BHEyvmrXu0U9biIrLKe5/MD9gGQE+srF94QItTF
ky+jZW2eeNvKuJ/dpMLguXmR2oBYlmADkIh6F2K3Y14Q3hqBHDiwiqzsXa6UfI8bc8kIiM8gW/+z
wH173MsCGkEL+aYISmiNeCIAUz1sI8y1GMtrAOfsx3i1F8LW8606ozpRdhmOZ0y5QbOEGxmB08wv
joHSnLHDs1nEd41A5RepbYx8jNfPtuWKhJo1y27pIfsplV0yJlF3gZD+Esme3XUPSyi4OHt523lI
yzEXZL/FyAvX0XWpG1sH8bW1ny0+x6YFLwZT3fO6u3T8zZmdSIHp6Z8XRB6PsQZRiQHwNVY2d+RR
g6o6O93HG4coK2PH+LeOKN0HHMhc/oQ8tXpXop3kJEfzTllVbvgeKLCltJiiRrjhIaHaA+xfvkYJ
NSgnG8WMOcjbG4ZSAYnKkZ7kap0yNB87ir7jvwZGfZ96GFjiCiRx2c4l6CaWgQ5nBZcjmw3kCi/W
xRoAe17iiqv4+OVwZm/2OnLEOD44pXs6mCfBQwf6zF+0Cleo6GYUsyeLLAqixHse+q/oBrHOW3R9
OthfQYhfwN+p3Js6wzFD0SbXWVJeSDE/JDhjf9tVMObINnzWGNDyv0t48R5j/PtSKCRKtcUFVHf3
g7sVawkO44GjfMDDItt1mw+5dGTHC4Pkw1pU/TYhciaZG2fWofd3O4Oe8Hy7tQc5zc5Pwdn07iU3
08ln8Fv5Glv4uJB+Qwki5GfWYz5ouRlZcUEeRwl2SCgSAAONipLw0WtPQoQpzAPn+dL+e7U5KSrh
fSgMM2Yp2fvW4N+qxaVF16u1O2Gy1NgeTGk/V5+0KMCoaK/byfPQxus4Y1ms4R0OB3NYdWCJIvij
WPiPAlAQbvd0mrM8/WKwFXUPG8+RLlaBrA1uSs/T955YyEnkVGFmLHm0DUFQyZPmdPm9RwsvT16N
QMES0eUOuDe8QaXtXEWSIEt6dRXtwcafqHaGIj99ZSobo6/6gzYFt34J8kqxre5jao55T3Zp9P8Z
f78VqJ9tgmJJAhvq6AgbmHMzltzgh0cuDJtfMLODYcMxaM7IxK87BeO9iezLA/eiKiOc3NeOkXIS
g6bhdkq7IWpAaZOgkZg0nvW9VOKG9NUfRZSr5l9GFYiM7swH06ub76SSmWOFFozzi8cvHi+V0jbP
c0DVLiidMK3joBgWw+V6hYbSfwMcD6YE+/MZyxW6McjxR6A7BKx3rS4zr8ppG6Kgnq388b6N4IvN
07W680KrQ5BX2A2mYCmfg06q2uKC9GQ8xXszT+0CgF5/aoKKdJNMDGaIZ85IHwJAkOE0H5pZ40z1
oOVZD/JMRDk888V8HQAALPXXf+VJRqGZKHMjc3guk1pMP3EkgKfD+FU3nRuGx2We90qSH4if83/R
8iqDTMGr7QN38oc4O+XumI1zI+N4IFPilAPdsGJ3wQSvaqW+DD8bSwdaRZvoKbTLnkZXo00gtqRW
2lsAoro251YXh47EaWqB7JAuzkldT1PB4FWoshAPArFa28t0pP3veZQIp0RdyXFSyELFpabM/VPK
r2BGk3mB2lXJCMnm28PZouuAsTliqpp/NnKWh9kbTb+zrMK85xBuT9xhlFeI0DKjpgRCvE1/1fIv
9dNXx1yfNsqaRAHDW8GfMFFstcsr0myYns+Mbu7GSdfv/Vj3aJ/vDcDpxPHeK+VsvGGPYae9auxI
b+ldEA+oVa6SUWA1DoNtPdesdD+3D46JY9tn4KkGGg9paz4aFNsGEiNQNusUNMUetdE2htRTG8KJ
WJDq/OZDDE6kc5LpiiMumaYD1jgzKicSANaPL0N7Xr5darkbLQxT7hO5Czr+G/uiXzwqY8BzsZxE
7lfQjV9IElfemHuM9o9fDoOaG8ap64xMvdCbaL1ZbRAwV++RLdDqT5NGrQ0fwSY5Qw8kjwtKU8PE
iizilSg+s/9jbbgs7auhC4BRa85GHaln4EuAfyWdyQunMa0Uy92qhBPWjgZeYNnONCtMeOxKMdKN
lEvMk0wGGePBPcHc2UIizTVeohKFLXJ5mksSa2FBALtnxY3rYNA+sqzHjv4zLaot4YgNYJaot1WW
bg7ZeQqFxD4Q42zSrQw+/GzZo0SoSeIsWjzf+9XfyVT6lyLAG9w9nXVnWEVGGYvKZt14GSUPs+MX
VI9HuTs+/nbCwc0N1uw46zVaifSBuKWJVZccA1TgKamUohIsdtAJDbMb+m5PLQg+HGyBo5hrdNsl
FKvHzVQt2bOlRqYZqaqDP71yeJNyyWSp+jlCJFLdLo36mnDS8ypWOyfcvWpA20JqSwNQ7zJOLlcf
Eex938lIPqhgfctave1rDHZDrqJLmGT73v5q0fO9VJRapyLdZ0poRz+hFDWPZ8cQbjyMlX7dD5GE
cJFzX90gyFxPxMOtvVMf7LZviOoGyQTlu2tWIi1BT4xurXpTZ4IvcWVajHT5vvKTJkCudjn9rDCg
gEwBICPtOokJmlDnvjg+us5/WMpHA2z0jBVbTDoV8lqXrhHY2swXTQTsDEqq2O+ioBtPfK9IHpFL
NgKc2Go1Q3O3lPKAKLB2P54084J7YY3+euTInE0tYCe7hnfeV2kIqU+TCaAvSq1p1Lq9C1hdej7z
Oia2gUGROSHJ0RZXk4P1xR/Mled/jt2zG5wDAKD5lHA4HftapG8xuB0EuP8x4C5QvQ2J1a+bGXO3
GBklndyjh/MGKn3rWcSPE1Oy6SV/czkHBtrsTlLk5OcGq8iCoKBqotCApMNkuJ2qHYyqhP6FIHFw
33uVgIak7vzgiYdj4jUHyIWxfjZxIGjrYH7ZehKcpeAoPYLeOSWuPBdpTSIOHn5fl/H6TlRAjI5A
7awV2+gkDDwsqXmziuSnnhrW9dfKJs4zqKv52IQ8E6hD0uJJUOSYYvbOA/TC90mzUdB+Lho9stk3
2vo7f0+9E4mrzqpnPRsX8Hjp/A3jZL2cVR1balQFYNz820dyv6hDkPiLH4pZsztW1ogM4tHYiGTn
QBmYfPGgXXjgzNIBa0VhcZd7XurTT/lVVJ+XyieFZ4msKbXhjxNKYeliKcSAj3k6Bkk+7qfM5mlL
ETDwWz2xwxQ5OlpfoV1io5tcRYpLTAqWcNXZx/WTMkEQDSmkipDlsGV07tX6MjqlK0Dx08Z05auZ
5Pl1JSUy5BoS/tPeFV+UUC+yUY/6ojfmR1/SbQus89xTU8cocgb9CPj8pA+Ufn2VUH6xHfLVhSlp
xOmB1QAd56SZO/+BbW7jxQuNf4/kZyeWpoY0fVVbgq/vqzbmbFAY5wU6IIbtaOdablj7Lq/b7CKs
3EpJAACRsO0vLJO70zD9pMrgYjE5nasKJIgMLUFfv8qYJcoAj0Zx8IlFm0EmEkY6HEPQ3jogCZlo
hcONnlDh70dhgCr5U1MQcUJsTwruEmBymAcoKhR7annR9no32Pyo2lWa+9hbu4iFlkO0Eo9qaO5A
twBvoJchRScpnxrsHEQUk+ct8o0Pbuja6mP4E5v7wrf4Vba8QYzHUgb0FeYxSYV9g23V+VNB+DWe
Oez/qb9HJr4D8WkX+LMQHuK6JRoMgQpLOaCxkyu5wlT7up6pUJqYrwzVOyYjTRr6teWM3wNP2JIR
0mOKTKf5T2WHEK2ZaRvATnz8jOPC21bzS03goST3pOtUwJq99rM+HeejOJrX9lmFsYh1zT4p1Lj/
mplOZ5zOSuyIkeSmohRDmhAZUnsqnEK3skv+w8kc83ZxuLrK/B1tU9qYcGD/NNXfMo5Yf5a6al3f
tCysLsxAWNflq4/0arbRepQeCOHqU9vTdROfz4nJaUAh6z5SrRfPK4mxWIno55m2+QEkpkPdc0n2
noiIsb/tKghqHm4ODhxZ0IPFijCRzN29Y03cBuJkrOudKbVgl2i00c0IqZYS6fppexAtFdGmZaMg
7BfNVLz4XMbB6v0pTWbBHS5UC7cX+OeZ3I2LLZ/PpO3/YGfOG/V20QGVh+UtdBt6lLzpWtDXJpHc
DtXBYFq+uK+RnUCsZ/JFIPN8kFWS2x6u/15ABuZu1qbnlol0mmb7M+V489ryN2KsLn+vITrMCSJZ
FdRaLgH/tPRG+cnSXHOD0+uOqpbH8h7vuI0vvDxp1SbhgNkUOdGrJmvgSFQibzNF7+7zDOnbBftm
U9SnSozq95Fwmv5gviqbZwdw8aPz3hJBDq9qTtA8hqpsvsCycB4THq62PYINmjFlz5mHyKC/jljl
F2WI+z5sz13MclofPL5rxWMi3A2i4EHg51Bg1tChQof6cKx2BwBzy7D7TPj7AsvuLoXobM97kabU
5Hgu4EHJQ40NvCTWA1rEWGS3pqiB+F1IYrGiQNkXb5vIQjHKchaLBtLJGicwTygSnP+lCzx6Sy+Z
RN2LIR4s1SQb8HN4mTAT1OT2BhfnwdXZhz3mUNAQKp2cF2ZeM8nmYIjQaQQwlEBl1DruhiT0ppBf
YNqpjzfYNqI5V7c9VkPR9/FnkxV0+zOK0yzZb/FzyhQ211lb6AQfrlHLS0zV/Q5r/c/lvyvUSFaU
XF5x6NJXLt5U0rDNvbJ/gPQfHUX4y95WF054FKmqAVnPIeTWwZ+xxCzJJJLI3iV7Vlgm5oGlitrw
7+kXeWnYgPcgS9d6rWXc/nhF9t2aaSYLn5gLolrpXfXeUtri24uHz35L3A44sYFRMdDltYw2inhF
nE+gjc6Fdy1TfU1FNNPmnHpX5qFCRMd4STzvssw8I+jZ1WnawFesDpN+cSV7yCZQLbN0aUVAJq7W
Teut7irUNJrmXvMkAQ6M7LVWQz801bwkZGOLLQIDom78P+b0x4qxPzh+EG82S2y3Y55zjWAxJuE+
cx/YH+czf/UFKsLgkF6Pyr3lkOwBKacbXp2l4fV7JVpUIa1d/5xmPz38OUFq9TgjOoDywQf+PFro
X6oODFmiC5/tE1yJi+31qxYcDrk7G00YXm6ioycNwdMa7ZnNyCO4Muu3f9ycr9NyT1/oI3di5ILk
CoS+/aG57nXSJw4h+OjJBw6Pal+8Ujz9oPr5VIk7rKPmxhfkoo4h6mw+s12VPLP/Jf+5pM14HzfU
AZi7GOQbl2wOgJSRo+a3m6Yioyuy3V+xYEwYTle1zhntwpgVm7Spcg4sDNcV0Y3Bv4zc3OOKOwSf
dUC7pS//AbKGOFcStrY6vmUuyilNGlHSJ8wXM1vHoG8HRMKEG5Xs9xbHu77F0pBRvEnETsKPbQKt
FRojDGFHbxPHm4g2fsnIIxWHL9jaAu2fLwVNIsdlo6CR7+UZj7n3sy5IVrQejvZVxDZ1Q+1gHcJ6
0ubG21zLQky00qs4Wx3Uobe8QcOdGfInNHEG9mDWW+pUmRiFlg25xTyxXfvxtNWId8cX6tKz8KM7
pd4t362OwiU2W17Er2PcSMpar2YshTHZ3h+7CCyYWGM8a2dgsb0pP4BoveT9zrFJ7YTZogXPOp05
kxXYH2Ww+LBRkYuFdGN2T1W47Vi1OK4mX3yuNPSMzMftIqz4MLSZW1l9PyEQJBilY0Y13vrSnxvD
r3SrAMorvfbaIdgo3Rpyhu3EwYBLufakDkPtWhwcBgM8N57ou6LKXMcdiezKo4hzU1ofNI/pjpem
sQYdFI5+xm86+Xj9hI0xQoEGiZCH5SysSYyr2lzPl7CeyMfqrKX6+hutUxr6sIE2J2ECqxo/gzt9
uD8IoSj8/bPUutlWozzQd2fl6XPuDwGRjLLsjhwDXCIwAfJrRSBN31klDfAg4dTyiyPf6n9Anr+h
bgECFvCP4DXQ9Abfmyq7E+U9rsf/TDp2XlduDqNNFH2L4oL0ek9cM7MDxkyAAVDodm/twYtbZZYu
eS/om+TFrh7YsVaLCUqTDYpObCDn82BGDGkC/3ogHaPfnY4vvViJX2IUUIiJnFEJDB9OL6T1ABUZ
aWjE7v0BUrzN02OcxnIJ6P5TC03NahjIgEe6TpbXY076ztpOF+LaU6fqpfXAdKF31edr12CmpbAG
yNmjIJBtZjou5IChda5SVZ6GFYbwppFdi9wcVxXYWMdooTCoOuBFbaFsYvyprUmSC/upVxNQKGjI
RtD5rvJNYMQNU0dLWEFCzKdhHHagQrs7/9v/X4qMX/ln9yFUbyIAryFA2vlrsCNQoLR4N47ZIOJ+
G5GZBKLX1w8a379Pr4ZXrw+HsNvnf6z193hmgnBT/FV485O8DaPo9NPfSHCvvsJctfT1a281igdw
lneND5+9l0RspgnOOEd9HEqixPACCCjF4LhtcQDcLBB4nxUhRbfTDA7IhW/1m9hv8+ZfdTxJiVX5
8X8JN4YjP9dJS7osOOXv+lfJzYMqsOm43tITldSgC3j3aNni3gl1XNWBfKVV7dJz/ABvAATsKoTg
kV+w5ybnkGiuMWnsFLYAynNcgbWCY0BENfU3wG6YxtvB6cqMYFIbpR2rnfHXLXTsYlJ1u7Te0tyS
AmJ1Q+MEXU0YvETYnFd7QOWQZlEUNUH16/TMt0PCykhKs6JnHOi/KvuxU/g5WEMACCn/cnK7xIx1
Q9KpdzgfGqCwejwTvMC01R6C/uMf3d9hxRJ/a+00/eVM+BhE/2iY8Bm9ixpAVEU0RvjnLDwWtNsN
am6SuGrlQgcXRQ/WeZQEUqmpxTzSGLpQxkAPfkkwETigpFLVy/7J8x/Qh/l8tlbhSDM9Mdn2cTHz
KCeY8MXHUc+yQ2FD8BZ2nR1TdY5EFx6Co1rRcEQCThBMl78g7sh5LdtpUxcpfnKDW+ASRR76P0BK
qwlo6HktNC0cqSe3bLW+aKknkLTlsUOgUhZ4BeO9F4hAIv4Jo82Y3q93wMZSGteSdog3scmFRfCB
Or9sP3cLqtbqyrx2J/K96gsQ5p/gjfiSIYNDL8d5jnbGhqwWxWQ4B58uuQ3eF0abnQCP+5tBCbY8
F36PQC4ESdBUxwPp/v7R0k35txN0J8joZXMhsiLcTy1aiyZSSheScas0PGKK+AkdwB3yxvLWjv7F
uZBIh4+NZnCWM6/dQmaNefwlmC62e0JfGHx4lTBPLbn7tf6J5bgO1pe2vAnIy0Dyf4i65EV0Zjuj
Pn44wTEi56E6cvPX02xGDgG5Q3qUlqL+G8mTlgvGywjYskV608RfYMNqxE9bDPeTa/dlM5OF8bA3
pAIskI/o0xGxuK3/SS0D/FkNuOzLSgjJrIR7ZyU8faviWS6Nw+rZ5zfZPizA6kBG/xlkFBr+qgEm
FqfJOw1UD5KRgv4jVwjFockueFWOA3nc/WR7inIzn5AOT6u+l7hJ2Zx9WvDmD3+xK3OZ+MTIUcPx
bsdqvHpb/j0Zav2bg11lVJsiBtScWSI8PLsTfy+yL5xr+oKYXKm5N/uS6uiD8heSuCekBzrLXduL
0IKOsXZZ0AWDN77KWrOuXzpOY95cNU2n4v/V9LvP/eLmXuLp8ZoD2gOI3lI+b1vWEU0fOuCciHMF
0b7v57H3f0OVWe3ffhSO7US+c0B65B4Fl0yW/+ZPVLt4ewi6X4peUWsulSkyOYkLeQCULRB80iW5
73iw0Yez5lTcWHdapXHOFz2fSh5i5CrrQf/0hWf8JXqT9JnbzS0vys3PMZLB0c/Xg5W5hQDlZNme
ntie+0ftdSswwA28rteiQXvMAUgsdDd+jzg4I7nJNLiaBMhS9ZY04MEXhDmbOdml+JDdlLgsL+ZS
6ySjiCCyevv2IxR5jVU5+ojtcRvzwAmNzIwWZAfmnHRrUYW1hJdMktGqyVD/vw+GuE+X15pkrLmV
ryEiyquxleRf74xABWTt9hpmkg/3qTZwFxi6aWEiC5H/ZRusYvTkFssmKwCFlRv5DZN+P0vuTAvk
T8R/74vTj1UsZ/HQWk60LmF8VjXauo/4rvtzpZkUgJwlsUq5L7zZcvHwd27lCOVKZfN4wZIusGmw
xtVCLUpQjObWnJ5a81/J9w2Vs/nBeHjeuOHaPf6Kk3texWlyvqLN/WNpAE6aA23az+5H8A/+DoXH
hl5g9PFyPx7x3CQNgLg//o91AjkaA+y16Vn9TEW68Y9eW6pHmmJBuBy1o/a9TxFnVLfNQi7p/3Mg
Ya8eZIHKv09KpnBj3PxhIAiyi2mwTliF5KAMzeqJTXHrPz0QMx7S9tUwd24LGwLLk9EseYYHcMC8
GoGeXgYMuRxj4QfgorfMsin0TA9AYhh/ifmb0VSg83364pJUb9PWjYwWpcuuvgXVzry+S1pTTR94
wuTSUVHZJHnpsQ8S+6aRYroNb/2ZRz2468CcDKVVgXDmcWlVNBfl1UoSgr1dZ9UzNxC8C3+4lprj
e4qzqGMXbzghEmYhwmDtWZ0GJsxzJFxrfGhsjKbF27qJUc9EKxj+RfRnGVagAKUxjE2S8Za02CaM
Ixl3tPoGB16bjj+w2JqTBtBeuS3H3ywbaB6z41A21kSqAXSudWHjRatNvi2JElMwKdbem1HWIWUp
rpqhoNQ8BcDq41TWylei34bRqc1uTFFgbXl/ZiQbRbO+UBzPoNerPAt63nnXspgNgJ1kPRmD7srQ
MVhuoQEFlKs9/Wnu4cADZdXcH7ZWBOnfwJwPugviLmYR81UGdEhxTtvuF0Z/JpSMumHzmtaNZEnA
Dt58Dwun0TssKucBCVZ0D997t4B+cWdk24P7OzhHCd9HNwHsm36zFgAvgkMgGM3Hyco7wZx3AFhQ
61pLJXXwwIXygTSNV3m1vAsgjASkpr3HVGe+8kKVNdsIFtShcJywrn4LTlcTyjL+oQe0PnoScqby
UsUGBa9AXoJwDo00Of2KGzdMwae6HPyLRyj8pUJH7T5hAaz3r9y/Ws9eOKLQGwXJpyBDZFfl8wxm
tmK1ZMTpPHowVLtJCNTQWnOd7a+8lB2uvB7z+DBiX25gVHMGWGoMqabes1khs9L2hgslxWjFZw/l
bXC1q8N4suvp4LwM3KM8/gLtm1ogtIJs879Epqc/spCWCMoMxjZUjHeq6DZEje/SmW10REyKsIHL
8B/cmMtnNhZTaVi8sBvIM9dAI5g75WJAXpMRmmYwArQc1wWdPi5ZwENavlwnXFA/iGer0PFtAU/S
yAl5XSYaz9A3ho61ljQrcK9sft+HJ7euq2qg+SbzXC9WYdZpZK3YOYv9nBKgQxhoVPoNj/NGOps9
L5HMFnBqR1A2e8B+g6HsC+CWY4eP39CZVEMU/tGqYKc3iZt51oAhi7Tv5Ta+E9igmPa50mKRde8h
VbH0fKlLoYAkTqkJlqaEC2iXHXctP/ynn/BgH9mwuhdXXvKmOPsKlu4vsh8z2HD/mRYIEHBW4AcW
xeSSBIO3uwv9a7KjYd9MEuYCrL8+sYGT39X4tkLmeyISl/02uu5di49Xk44mvbhttVJo/lu2+r2x
LLXT4WeMlKwCfCr3vuLvSs00+5fS7Up1RVe4EO9DSp3o/n/OsmIqQERdH1IkxWmk0snGOkTtjyzG
t8X0H/uXzwoogoqMEh1zOa/KUiRAgkPtj0etAnEfdVhaieq9Jt5MKPrgdp5XW/BDPcKaz82eIwPF
Akhk8xOWLNLzOhjZraoqXhsgg0XDHGUVFlRtHEEgNcEOBjcl7Hs07ETF8Q/QHBA6/2QjSpscnUbr
GEOo0mp1sm1WVxKBvgwNt26sfi2/mSF7QCFKpsIALgese4p9/gf8kFxR8snQYfVoVNgBzALXFtEq
LPsVmUbBNqjh1Bz7zwcmU6DZ9tSWTi9WO2H5GCMk2D3NIboOTZ6DxsP2gH1/E1K0SAtu6WjyIFFR
a77L6WHIbDLsJb9kQBK7yzwj4pZ3eKUif7mMA3RELlZU1enYT0rEYKz592xKC+58dlMd6uUFahpA
xFVZespj1HlxHo3OtbFFNKbhkPxpxrwjdUTSpQwbRFaHfhJODOO/QL4pO9nfaVtHEqK/IkbA1a3r
2yY1UEksJCHwGijwCRLdRcWIEq0enw/7uBVfsTLdnG5fkKIGLxwtRlcj3n5tI+Gp9upRAA+6tbzy
UoX8QECVJR0y0FU8qHaKAjohQL5LaGUM/Vj6IEa/j8HQB75ET+N6/fJESwygll/JPd5CJpBpVfPO
zJCZxcnzWU494mBIbBxjjM/U7eIUYBP/ms1nI+7ve34KbWskQdz7oWg6oYodZKrA8/qFrIlqKe95
wwo6//sIKZqX/f7+1qOvNnO24oRBabero/GVe/5Tn9Czv5UEho+5XWNZRSGVy8Znl1iCXWGIUgrf
XJOVkAUuad9HV95oLv+paARewa8rLbW6MXd4x4D2wul+LfwjUiUHV0EwcykTvhElrtEYjwlLQfMJ
+xFSKlGhXdRESPbaJWxcW6XTp1r9PsGKaTZR2rdNMHZPaCsaGfmpEq3Bz+ND6hLW2jzaFuBTVEFF
8ikqOReTBHPSLobY0aSb1tnMkIjevpOScPVxRvTjJve5u6u22or20eaxxmJONgkoMiCjQmI984yx
pBnrPff38tOuOlx0cim2ZOk+PHFw837bfuP3v7QPNdKhbursHXipX7l3dcQLZhkxo/NAWz78VUOw
LsrP7uNhRpTcXWiv5rpke84+bEe4PG5E1HBVEb6NoMTKXZviPVs57AHk2JK3v5HE+G6Zm1Ndunq3
KHfE5i5AEiYDRl4xkRSxckYGukWWcHjJYqbjVT22zWmPw/h/tBmPFCeqdUTIdjzUKTdSyhE+AzaH
+yxTs87yRvZiIE3HvFjqEFRwbNNbYnfhDEk3cuBAJaIWC5J+yuXv74VFFN904yaA1m6hP9nmDV8V
equGSbkzM/ki0zJy6CSAKbQODrM4NZWJSv626WGCXklMnVlxdgf4bKcBo9km1dyd0AEvKEeOpy17
q1vnDYTL29Ek3hwLBSmPPqWNZLa6iMJCSy6OWQAF3JqlOeZl2OgJq1eMa5FutSWae/VFqAOt18Po
7ya9V8L7tqiNY1pcke/sK16WXGDVxo/vztDqEX5GhuuPqIuIAzPpzidH8NihD4e64deY3dnmLoSg
mrj46CcX1yRWo31CsMtcYKiv02+XORb6kBZER87sJLmyznpn6jCnf4gZywfJILkYfjYUhArKBVg7
sE5MgnCAuYIMpfiDDZz9PZGniuNja3RkV/Qst8QJkJT9tws5DaTmS5QZ+1rYA/uScf/8ZEV4352A
LTzAgyosrceeVgw7/z2P0YSQJ4uR50EXFPyaDFposmlI95pNgSKeOLXdpan1TI2gnXqSyErnSpUT
e4wRkdiqFVpVVmqAfQ3v74Lhqxm66AchnytAJTiREDPhqmPh8Z4vHtpGibgBq/y0rPYLNQyBlOtH
hmm965l+Nbir/8VratmIX2Aku+pSYLpKHNxPbxacoEaon5pm1DSjkJAlKm0E/v3ofFPNb2KxfChM
I5c9vkTG7OoR5Y4csg1wCItqTdvIBzJ5S9/4vsTfRE6VkXn3n2cduS2k653tlA3MUUbjCO5DPu2h
a9d1zMCpB1i56DL7/9RA0Sqo2QoKiEXrMc6L7Rr7PgFLTKbs2DqXRDrMVvMnC1cruOCZvJr50hyJ
mqzeYDUkUEXHB9iroAlr4dNzX0OAnnfF8rrtkYJiMl7KiJf5rRhrLtRYaeRwbJtjYeHKWy9dEgWs
vs7FYGtB/JNqCJ3OY3ccZ7Y0VRWglP1KzHvFLlx4mfxX08oroyB863UDqTzmKCpzP2JaMv6+duPJ
6RWhc8cPWuj7KR2i3WVdN+QFW4lS4jnANdl/ma9xUiGqxiT+45DRNp0AGqPTpTo9QPz/EWypCF+S
iBnp/m7OTrLS5eEbAhWRSF3Ob2wXfIRZ2azM6S/JqB4QexH3sBUg+YIxlqsPyQeZZya10r6avsLd
OqqLaVyZ9b+6N2moN4UM9s1zc8T+0pzjg2l0OxxgI5HpLDvtpMuB6CCoBikoc+2GTKiJbnJzPcyH
y2k/3cHLYE7q1joFNWSyuD3IZoaJYh7XqFQ30QvAzEPsOvOWWMwiL64tWSWiVNcmu/CHY4K+1sv1
UozGXK4jVi/ti/5ng/PaIGJiT0MZKaYPU+JYxRUwupdCBEmgP5kIwboKvU0uyIumbUSnBUhz/0eJ
69o8vWvXIInlhc0wVETNuvw99ibDJCREDyQkAnijiCEa33nb35otHIRzDFk9TNcn+bfrr/TG6QQ/
Xw1xyDQvS30YIUabSeRVv1Zocds/HAUD0dijlPEDh73ixtBK90S0kOf+RwGYSO12Z/LzDLR9yO4f
VI3a66WhKar6igPdvNhX+3tT0biCRI2U1fVN5eP92lGYe5MYZNeokW2dQr+x1EgtTeJfKaLznzPD
sU9qJwDJWPR8Dhpdp+m19pGNUFNEBslkGGMoBP0Y03AVqZXXS5m9tUJK9EfZNbnAE5/GwJNyZjpz
FcLhDvca5zuOBkBQpLg9cZpzrzd3E15VfJj1iUyUVEkMv4Xs39JMkrJ5XQTQ+cpTVfZVpRDn7g9i
OB9KzO2JPuvJBkynPto83JIdD9UHQ12ZUmy/ZXBwWJOph0o+2w7xq6vMWz9yhYUD1bF2KprwgwWh
w6r0Z3r70Y6+0Se01RkiJ58MZY2+MqbzeMBYl2+wZtaTbsMI+wSxeam7RjqCCAjdjK7cVdtxbtuP
14+JBf/MiXscwhP9Ay028Boj91aI6GNkHKqnedJroC2nE0bppkuRqpk7y1WklZTwMbC1VlpR9AbQ
tCvVh4XM2e5vyLEj2aAjMf2GeOFrg51030Q0DfsmUND6UZgqNhdOBKbK/NgOC6OuXo6dJlL7Wt88
KTWagp4u7oEFD9/+C8hcB6RdsysDN0YwR39zEvOFP75y0wZThzgKhNyFYj4lA20fNwss8BH4uuy2
bzDVxTEaYzWuXUmCzzGsmF0MYNF/7nlAyKc2FPut96vR0GslnYZbLtOPxtqMDpKWLr3FVbhyyVOS
MP0HpZmYH1PrWaaKQPL/2oEC3D/5XML/dRewKj4iNElU58c/mjXIUEg9vR/LQt8G9RPRddgN4quK
NV8YVWqNCm6qqj2lOnaPwfUHVeUtfkrcVaxgSSl9cZd1dRdLLjF4bqeUG1ep+ynG/jrg4lpQ/OSv
oOwIn789ByY/Lz/qRuayCtcVaw+pqqPIprISBtMAOTzT4iZFtmaFqmkeMyEuqAWP1I2LTzcaMC5v
urqW7F1z2WLbRqX2GAhzRjCDDQJP500q5wVZhKFMw4rwv7dtBQ9jITK9jAnjChvAAzshGH9GEHZI
SXgrh21eep8V6z+4c95QFpvNHbCusLN5JIXbfEhxJszCDGX9wE/6tKBhcsKdALuO/n/Oes7fNYMo
xU9Fkqgy2qHbaL+qg0C0gKdkghdx//s0hoykWO9Q2m6wrwHNFtM6wtTo7ziPoQKS+6635cro/NtE
WxZXGCx/R+/I1Wugi1yg3fBWnhdG9iXuEQBuryHFSZTMMfZe37qsUlZAQOgLLwfesLoEHfXeHivA
TYBvkH/D6tWXzNZ0YAt5Zmk2RZlDpsVIAtJYF4DNTGqhaand6oOy2GoPQoG3KdzzbH/X6K0HhhgI
V10e6srZIuGP9aJHg+UnPiwYiWfsTjZrCD8lafoWiLeng24pv8izIih2m3xpR+vzUaF2AUtQH56G
yBVq+dBke6LeG1Ohmm4PIedIoDiY1uv3uU15xlkqOBhzv8/yOsJtehTmK7XcExpYuN1jyLApUcz/
5WA6uPadHi7rEl6BnH8LqXSReS/cVaGSC16T704OLkafKktNV8aEtxQxV/EYWlwBlpE4KuHa3CtS
9kuVNM1VNNCMdVKLZyoSeaukTdWCY5MGjbiVN7JlTjea8/dqYL6cQwxiBVS9SIgYiohaB4VBZQ0m
Rr8l7VFSRsDOhlMJI3erUp00V8V4VcHGH1J2FasAyr6rQDjUmgOZUFUyoFD114kpc1XStewBm9sK
qKYTOtj6SSkVfnz87jEri01AgUaSOoiS9t6VZrr5G6IXOcZwzzKQfC6fZij/hYBjvET27bI6wuKA
svL2wEg28Ur5JwWg/j4G7wX03iRn1ssmXKqSme9woucKiKTT3PZJ22HxCDs2jPAGEc8vWaxC+YXB
y05zkSzW9ms9wGR06y9ymNJMIzF39VdIIZMsBfxarqrKcOTHqozyDm7K+Eyg5NpEHWBqYYjms3mJ
V1KJFU7AOHIrWavckwloowCwqnpx60HncR0QcAuXq8PHYvUvAz1G5WXHrMI8X43UpEweZYYTiKfP
EiLJ5dJTg/bG3oMMZOjwZVVEzbjO7eImZjoqHBc1i+90Y62YVXfc78NlNx2/b82z7fowOW7bIT99
iko9RuFPtp3Qmgbg46hd5MsGMQBS+Q8fN1Urvy6AMgS66bO7WkYoGeNgEwVNzU0xdog4pVkbtHZl
U7yBzBZaf7J+m/wpqwTIoHuF0lFCAMiTRnCMpnwQccqIgeJT2UytjfPJ53qEEx7uyX74LvZL1iji
/zYJl+gUtVy2UpLviYFj7GkUpo2PZO1u0avrsFQMnSYwadtUojlgKQK8TOXWdH+SpT1SKrtfeydE
ADi6OVCXQi3nT90ky9gmOa3mBvR0/cHDnogxtp0daA44TM3Wn67s+4lgcVTFCQtAdVJlvEqKm8N9
qNFqh4D99YImZFlXr3FQ6Edqatmj25bJ1cLBUN1ZA3kK6rqRP0k0KeIg+Z6QmyoyDz/7Vo4EI9k6
aNqcAxVjsAjKojsMisD/H6b1eHbM9/mQf91m7I5Yfy27YYiRuL/esx7HYAcSIf/j6rZf5FUSASrw
fIDFi1o1q0c38bDPU55m+EHdq89fIgpc0pFD1/EAq+Hs8ilJ4TR8AMSJ1Dt0G6g7UMtNuDucfBjC
eM6nScj0E7AGNDSDyCssRM7DVlc0cBIg9TdSot2S+J3480Xi+nc/zWiaW+W40OCX+SdW90JpPXOq
NwUAOSPQ5QPYf8qkry7CvhYGLxGboOjFRGVr+8de+WNOSMqN/U6E6N1JWz8f9EuwH0P/I9pHxXka
DYOA0yjQLkC8SY4hkGgTh6OhwZwXOvr2UlDlvCa/qQUApw6mhF57DVc8m3ZgYS9VwW9Ve9RAoCuf
0cHDaKn2zrTWKvVKWk8kj65YXr0GunsVP9JHnKM1bmVItkX4ewTqxBi0g1gBHnGwNnYU6TwKXQVy
9BkyVHvYYYTGSZjyWxe79L+ZZBqf4RnRZiDQEidIs3EmjW+MTYJ8D1CC1rNMckml4cgWFaDcB2qx
G5syveyeSUVBwO2Gt68bb7CB5KV9Lv+CU/y3KyD93GE193T5oF0ZhU4MD8oxlWU/tMaGJHWlFOuh
wOe2a14RICYqp/l9xAt71x90PPnuDUP9q3Gc/T+8OnyMom2+q8fmlRRR48Aac8zHqsLuAglFGN5n
uEl/mEYgZMJLa70wwtkQKhIvYOIW6BTezW+U86tBQlZEtDhNuMKUU7l0Lsl10Hik1Y5iYcppmFRG
e6w5qyxoio+Q9OIFvWCkVAO0si3p6lqJktv0HiUB351DLO2fNNUECJT6kpspu06K4AAAUEDWVWeZ
Pf4VzrZXO99s/tZ0Z9E8O0nIsp9x+RXeoALAfhwHYjf7iKoy1jlzE8tM81U+mqvrukg5nbrAN4GH
BCLafkLOfy3KCDOlxEbqWVT1ffJ23jYBvpySRg/HtAV4orYA8V7v8uztmhjWRKh2gLaKDo39n48k
zlBnWKHzJfSt+aYeOi8B+sGXJf+5n0mLoCcQVUtt8zaQeLvHFsooD7HT0rs0qY9s+49GOnd3blsR
9hx0IZiXo6siGFcnJk9U0yMN0Tnm2tolPyawouuKpMVNiGdCQOc8mx+C1/ox5eIDRVrJfU35rGe+
mTm1GxCPVSx2ww02aLFaaVvXxSbc8EpQ7w9oyYem/JOCpTNYuzm3Vyv+vd2tzK0jJJkqQdP9VQc+
PXUWLsSVvpEYHNIrvx0VF1tZLP/Nj7/zVjPZ9xQhOXdyZb+XHMu8If2pOGnjTZsBub1pdx5NzMW8
YIh9/5u+OAALoU7FjNasMh/yZLe5d+H8Z2+x+JJTMziSr5sf1tSS0kq+5vXe+tjduqpX6QQHZ5tG
LJxCJjNl8iZMKx1OUG5lg1IbOslOULNsSjc0fvqmiC9axecviip34DqoSfzSwR3CJr6IdfZj+8NZ
ZOZUO5uDW3U8rMi86mnSCYpQrmOV50qQD5MBKoFTH0D5Fp+xnxKtiYh7jjR2JkgIID6ElhHhAPrx
OnAgNUADxjI/Y8IgT9oZ9iWoaOshM44Rv3MPDChqhhLYBAtkE0DPjHrNC+9QK5rmdoyVs2Ged1eX
6y/sbNrIJ6Bvz8RzAM4EaKsEjQBPNMotORtg2UT1csSQKdoqzGfyqFs8HXh5Y+2tZLKAqEMUMU0C
TZoJjaXUtvRk6zQTLObJR9EiB35J0daiCjSjvAyfWYQ59jxGjhbSOohtqIdUydh6H7Ux1DLH8mSl
dEzZ1jiKIosuxil0ucM6heVWK/1zAA17BhdJsp8GufORngiPoHW+YH7+v96wF4odNZOh6T8TKYaN
/tsAmuC1esDupLdJsrXvOK0cD/Hf+933AvnMWdQevz2d3LH/grnW36mlf4UIO9JgWZaBf7nD9Ehi
qcizmAR3kF5TVM+NAKhyAye1y5wpSqbRL5UhNgEwl/tnCHExpjl6qoR5v33ffCH7ZifqsopLEt9m
L5O/s8z39bZQvNIYmWeODw3QDcXdNfc/hZgzngvaS0/yhhG33KypQBAqjxVmKB1su0IWWdtHazQI
qtH0ZDC5/lUv9hkFeo8Aebfyb2Uvqqa6Z9mDLTa/nSgPt8gaA9obj922WnBzAJanQpYW1ZtM+1Na
TFSJp/0oKietaGrCS39ahG+NqJVPlNUGjdXBCzBYHXORMAJANBHYuAbSIafEX/YvkY9QcRg0QasX
a0Sxs+nEZ2JAosHMpg/Ls8K/ONk6W2PAqbbtNcH+qqpAsFFme855O8RNeZj7Jxax/+FS4T4dPL9q
wsrrZjb0Vi9kiiqHS9gxSqJSW5Pu4HHc6pLzPS3gOdvZvwv8YFiwmFm5rKANCjH/+XfOLVc9RYCB
de1Kh4RRHs5BRqoe1QWnlJUKYGvfZIIdtEDw6IblP5yVIsiB84TkvoClm7+BYi1n+mgE4DCYZ8cI
d0MDDsQQCaNAWfRGMUZGmIZCjAtg85rK2eMA85601qyPPat+LprYCxsu4Ng3+VJf2yB5HLttZZok
43CHY19x5ip5L67KFCXFuTYyXo/l+0T2BJo811/cNCecY7gJx4lLsxhZbTyN/zZ1UC31LXKI7Q8w
m5KrGdvSMJxntj1QpONhZQPOylS2BHilowKmVaSm8m2M5SRTDrt0pfhRMimCohDtl8tLHXfUxIu7
1rduZpMZeMFifAPwiidZpaoagjNQg2H4uBm+Bm68RA8NpWzKB+4KAE3ezEmtPtWbskI+PMf/ylmO
+o7oj7wKjWzII2xxyUfV9C37+DPIhw9DNryDD8O/T1cIVGcJEAoAjmc8V4nJw/T6rCdvEoi9iBIK
3rqktwWZa2m+MCYHNyWIbK5Wqd7CkNzENpHJpuanZQqL0mGAKZNwi83e0saaxpVtRqKTVuU6GRUd
J3MPXPeiy6rouog6aaiO9EMIPSHohZQOg40y2n9PXxJ6Lbj8RrVUzP54GQial/9WNgBFh0gYVr7C
rjpR0oUwZv6GQuYfMvmeq4B50CDjSB7w3skfZMS7xR81QIj5rbW0k1cH9BEgOOyjiN4bnqW05cE7
LScbD6zO3I8DNkLJlrTlHbzpFcKRYJSKjmt+vCvnH4XNKmuWzXxMCFcTFR8TXDO9oD935ySw3tDy
In2Q0Z/um48kYr/eKawkDccAdjU+pVqmlRoSO97I+mUcLRD+rEJLlvfGBeOFkU6DxWp5N6kdfRDV
aoluPg/cIaQqq2TvmEg5jcoWmI9KBCQfvUPS8fzYL5ZiuhZzn97d8AQl9tpXSYKE1xXtmO5oKU8K
i1Sj5MceW7jDjit1X4H2Q+XFsOCKnd3PJBgQiD6Vfv30Mu8HYFz/ytwr1Jipecru/RTND3RMlB0K
rLJpfOP3oEn2QrDxvdteIdiAJuYyGnChcvb9nx7PbS/kA1UiORVg1XXMd0AWZA/Rf57bdELiovtq
4w7IhTLyN9HHOLdbzYlBSF41Uq265hJ+sLP9MOBcm1x5AkTPIhRXWb+SBCpO4wUGFY9FlPstvNbU
ks3MXUea1R4kX2UP2jB/NzTBQK9Xg+hJY34Pb/YgXVA4BWtPJ4AOYstEM0xMhRFZgigEaC78EFJj
zTWO3dntvln2Er4z1BCkTNLCLYKGSnxBqGJgXNnirPG0BuHK15N/6PKgHj0X7g6piH8FZj0TFLws
G+/iP4h51dIrjy8sfvFlkG+c9KtBj+grCxGZAyxcwtGuHJVZafrjhtWQIiFF8kCNSeBPBT+eO1Wr
P5GEqYYon9Mo51hNoLNptYyZyrcWN7Rb08fX9BmV4t1NoQweVxYh2lMfpmLm83r/KDSWK8yTUL4c
ibNbxcLBKg37Ia7AlGrfSoYuoQrtAPfJ4Y+z4I7LqVqMZHEkNMSbHRe/gDDSYVt/V+WSNFmy1n9B
na1xRs2M8Im808l2mXFmtf34Gxsy1ukG25RLOjsPQsv8JFJTKWX/1G8g/fiqb4D6x5KpJVEEf8Ns
Bjl+KgkW4xFoFUHXQmltpGVVu5eBk4QuXyI5m6FNtuFkbr9iW5iQoNFpE3amW7N/3daGpxixffSy
awMLhjQNy+EopSKfDBt1XdsJKL3COam4WB57XWggItQGPb6YS3WQ9PnAAuq5Va8PT+beH5yT22PW
Ejd53ZNn5iwnVh9Ra2OKmbk7RKPP+uhxiryIQ9TljGQYcK1NUe5/fcD1eHMEyLfu9FOhBRbrx54b
wersVyjXA3BGCc97+iDkR8h7MVOl8ovq51MbqJ1Z6CcH1oXgTWcyQNZhwAxP6gIGSpO9Dc1eKta1
PnCsRIBUCDg8liwOp8CenSnpclV4YQeWL0ow1lzJh1KkKXrL9jGtZ/zfm46/9ckrIs+JpjIq1b6S
hFRB8vFbdtxfTKQOAK948d6qNqXvI+PKCkNt51HIF+3RmuApNsghdLdcW19olPGHgEmiPZ7U33fr
7TNMkNftYJ/SanLZBm3VQ7NkHO9e5Qukbv3cUCWtBsw4i7BlZ5ehp/mBQKmHVY+AUBRMPsd1F5TM
aXOzEjSmNBGaLcgdqsL6cW7BWfZfIDmVgXVXAVDHyTYqleSRp3HYLUamUJlKrEaVJSHWbxCjDKAv
sbNt/hxi7yzrznAzAmEqorPj42Q/5cUjv2wEMs8As6v09TuLTKwfA7atbY5y/oDK7HyDoCP/haNf
d6rpWp2E197wbxMIjjKMAlp9KDoBpw4D5oBJVL3n+sf9hqxGVx7EaMrxtshsNVnA6FC/drWipoIf
ZKMRUl01WDmPpheBH0ACeQ8D48ANjuQANkelReCvAHNfl9spzjvCHgAyxVLNOd8tW+KOgAddw8sG
QgtwTPMWUVo78vUqUwKWNZvA7oWZWyZc71bcHNnmJ2jlPgLoZV0zChNt4CG8L9kB8Q+Ld6Y4Jzso
G74Uld5jzzUMqnckGmyh2tTGR5iX6WD/m+oPhNNtygjt4rj7Vs6xfB4La7J+b2Js8ottpStpHbcM
wzKtM8UW0Nzyy++oyH0W/bEsSnHSPVS18Ib9jfOxrfCAVMncGPG6Rjyruca3DAiyx6Qp627eBNZC
atVzmT1+fk1DwyfHF4SAugJgkJqaQN3zey3sUh9Tjdd9ACld2z8blwG4lDDHlARRUu/vxT/O282I
ZSPHZEDUZbOc5P68NUY07qpBavM8qJbKJQoCsKVAKeBmb9pIuq4Dj4MuHJL+dM7C9TWhU8iklmIe
JIsGVwP2N7LSwkCvAjZHeSdmGbnOVvRKZiAj6e6isUNXynqVHWFT5L+0eojb8EfrRBSAqyY3jKkc
dI3IM6kl6ZvB1lTp8JfufoJZzXxYg4Q1W7lCEYZ2KZVDrG7738j4YoivOK4CiD4O8D5fM0l88obH
gA1AEhnehf3mzyraVtkQN48hK1YNKkC8yS02CgunVRwbN9ipQokfpb5Pw08jQBkadYCziDUj4Poi
o9K3Q5YVLoQ9PlWu+wx0eMPNxZMkub5HdHwG0dJOYJUWpfyRIjo2RwLi6oGwmIJdrveXaDKznG9F
3HqNkCjpq6890wJVgs+3kHFBC6kUr41aTpshzxQ39Mn55b4MS8xj5bhew7nra/VBz4uuOJ5yqcSk
rGFbCQcdH5pvhcNVff7nL0Y8O4Xi5VH4aizJzN0zMv6dCPSgFz3XwJv0dXWnNuaSB4DCfnbls11M
1/iArGuf4WYsa8axqD9+cPi/Bk6tJyYWEPAVUWtPZ0DVI9KYggyBhO8VBP8JgIm57HWCN+wOQ538
0ma/1/zZkL8x2Ci4L9Oc2RczfSMh4fV0BaxgQ7gyvmKynkhPqvO8FvM1I5M4R3a+ysN+jUNRH/u2
mPS5QXLMHXyWbFXNUK0n8ps2Johr/B0FZqRV4mUGl+X/najGq0QRJDbxZtBCJOiO+XNBg19uwDgd
9pfoUSoHbS95NbLdRQtuOd9YEeJgbTU1A+jIxIwSZprTxGAikRha0oc7rk/GCnFP3QhNuZJsIU/G
2emBg2pRd21X6XDNr+UOhS9TpksRuh44KI4OocNu+1YYZBdkTxmE7E1uD6IdxH/4I+tnPk3OQKTF
Lmaq9hrqyjEJv+vQtjxRn8D0B7O+nkn76MU435kiReMB9+YBFOVMoUmXl3RKB8U6iSnVvDdSj7O3
J9yQGvQqrzWsVhuFBLr96uwRSZPsMocxi/8veEZkeoUhH9AdCROtOMT9MxAvckk8bf2Ir2t9ID1s
BOjwq2MiOVeG29cwSSYm8PbccjSKoXS1amcRdUWvIG8AV9jHY+VkkfkaCm2iUOT6u8IOhlSFOAjf
Aov+EVYjyUsV/z1EBQB6GrafWW0jvKcPRR93bWoixorbF5+MFolqowoH3Sx0EKNa6ZQ+u1XI9Avy
/iMId9sy98XZ1/kwJthnuxO0Yf0ansM2g9kLA/IS2NPhQmaxde1z42o/koWC360FEyDFTV8P5c+s
gm2Bps0rwIo9SFE6nJIY/45Dme+D0ICzI4nC3mtSXTR5KbYB6R0Pu7w25THIxb7woERD1T3vVQmZ
u705XyZBgSHzi4tiIk5i2eGt/duqSfXh9Yfm8HuDhwCuZecLGGyQpJp/7ANb9IWMTfH/tD6wUOmt
yeAp0wqmG6X/BdxEkOOW9OlANRShgXZU/bIObjV+2wNk5xWmSZXTP5hs5BVCYV+k8ZF72tjH0kR3
McC26sAXnGZNlmwPTb1w2tsWQFo3EejgukMlmaB+MFQNd/GZnf/1dNNP1dKFppClIe9AL8k03lt5
M/ytLC1Xho7iLxknxvmQyUSw8lAgTD7KkXmc4jEae46Ys+DpQNFVQc0WbYvMr0/MXn/vN1KGYSHN
Nl/nq8Y569JsAuuV3ijwpHCyNrdkvKTxXhVslBzog1TR2+LU0evvkhSnnKZEsankIwN37cm6YMF2
x01bV9OgmqQqwFM8D59awbI2VUDIyCyYlH7dkU3LNfyErTmboZ/R2x4XbksvHqlQe1eq2sJqCKS/
Q0KVXgJX7YY/Gp0CAg+miyY3nTOwN/By9IQV6SiAHfZJg5YdSqPk9P+XUvQzHQCwZMf7Q3PqMXKd
f9OUlMJGvlfel53IXQevAgv8u97T88YO8pMaiD7a4VuV6rQ6JAX+c7n/+XZMrGTZDFoBRNvav1aN
0Z4o9GFYe9V+FOz0y4tCKCvuS75SuDFrJWXrGwLwHM98c1/OrX9ZC+VPi5wztOrnLNRTTalyPGxC
7y3ksKyEZZ4PI+8wajLq8sqXF3u0SjLo9TMr5I7h8Xn7vH14kBj2PljlDwNURkDMbZ+2vGsip1VY
muCeD/NJZRRNwVrfvc2llb4w5uijQNfJ3g3laeyd4k6/j6ccfrVOLLrb6GhLew/0vR+h96ZmBaED
59hlE+mvLQ5rhmaWZ2TwE7vpiYGHgNMKiKI01LBX4KrHG04+xVxWfCC0qf6E4L3bCZ50iCoAG5Zq
aIpJC1IHTB37qlj5dUFSd+taGku3wgX+gyJzz7pEpUIZ4Y89foAWjwI7fdBlQr5dB/82lAag5H/6
S2NsK6k+9DVq8l2VAVimDKvfcXqLiFK4dXRQMt6v7W3O0Ho/po4llpLBPifttGnQFGbuEAIPtExU
tyGhZbyN5RMQcC58da5uLkMgyLT/AqefcdUrld939izdFZVbcMK8+2rs7xBVzv/MZzRP6KDWa9MH
jM98230hwk/675EDgCug21/peUS03zEL5ro5pUWlXTxDNioNRdKleBFwfWbK+ZzS91CaFfreOZqy
Qg8hwZlacQspKz+I1gdOmqjE9DSJCcOx9AQHJxHbPFjJGDLoopZM0v8w6uBzP84uuwuvhJdXvQp9
GHCrIhnskECTfEcM64tLCQIGhKt3aBhocRgqcc8PgASODFGEWXkmsrLXTuvFQPIK3pl3dK7OBWoe
rj5ULY8zb3O1T7Rn5nv/O3Vpm5d7uDCqxQ/rQdfFf4G15Je7JPGhOdU9rHmTb3JM4wnCZOFfwWn/
A5LX1U5ehxxMl/Tnd8P+4HAu6BS9lD/4KXnZBn8ESPFvJ9fNc1YoMTz0cVskkyZf0LdWFq2iaaCj
UGrMQ9BwZdXYmkDcH/uS4gybBtByVH7t80vjc9tPurYCP2xdCc/Z6b6Z3zuPz5TITxkqcz+uvRbt
DKg5xFC3XJrSEbRgvBhYXv3TUmuxLQoxqEPIz3kiyvF/IRHOwwt1T4qvA0a901lwQ5HKUyEgoT1a
Beu2LBw2GKZ54CCtbyvdL/2L6eFOq1rMqCpaRR4mmU4xzAn3DI/x8llXutKnykb7lrMaeACRs2I7
hxFEcAzQCNh78D2QTHdHx0BhxZVe36RfJoMf9tP2m6xpcNy1suoJ8QLWp9NmswFHui0dVNFB38aB
qwMtLDjsOo6thlz3UHKP5+8v7yQy2iPNIRDn5+apNzxcR2uyvCgXcFWOf6j6gSmXjT8gxfCWPJyN
nezqgxXguzilI50fpzFX4rE9V+WRkWYxcqtnWRkbjF0fI6FGx5kp8D195YrBBL6RGW1bpW9YF5uo
rl806U/VvhcdrB5f/Q0PzzC8GuesFEUPtYHIo3xEUcOnfL/tS5UpGAjPLEWwR/a2ztMb2Mm1PKct
sW/db8MLO221dGxtov/MQC1S6qyf7aCU44MuSDF9IUkKk+nDBbejfKs+YmI9jqnmbTCkI6NDdkA/
xdMyxfurFYJ2l+dEUlnoOonOfNvgdBHtefnAWG45w/AtTDsboIWcCVcmFd5r7PPakYVUx/+bCoJi
3+KD15dre0T1eG/91LkWvp08wojIeSUBw15e6ViRHsG+a2jwMKRfA9ERtXI2gH8N/23ByO35YSRL
vznbtGlEZJwfn2FiI3gqTNumv6NwF5z63YAYAWnCTU2uwNwZ5H02u+b+pNmgqe7eP8TLOze9/IHM
/nsbIBaCqkbb3V8hAcgkrhjWAZKvDK+1oKSQWUulKPvD/R66nY3FJ9dxtDm1lt2y4fGeVbjEkGJu
1yHmbTf7ZPN9xmrmW8HcWF9B11VWALVVrQj5JSEdPS4cepNkJYsL+950ggNf7miFjx+PVD01cyaK
mdUqfhEZqOYeyyKUAL0jYbz5LS3N5CmzkjCDkeB6U7l1gKDiEnv3qt1qE4qks6jVG0nXkns5gRNJ
fTGjlBon/bajUPAXbIbZkKSI5UMZWEwQT4qKdxkcbXRBtuNer4u+C3ex3exYxXgkzuHqmWCnQaHO
pyb0+C2j4CU421uiWBjtHczza7unCN/ofzBwY9Q56Ss7SHt0tpHVUSq88Bbb/Bu4IHcNrZextr8+
d4rRBcaC95Qqni4qDbVuCOD2Xr0bes+f6Q/8bQc/dj2hbz6iPozEmj+/h73fFy42Mx4m75+ZIOXO
TQDe8gzbRIpPtujjmMGGYhebbWlojNwzquQK9XH1cfFJCLBYzEGa3aemYWrztVEY7vr6T6URyxMi
0EeuoW/T2b74qAHKdN87TL0OY+afyIdGhRftOKWbD1+p9E6igv2bKMe7KkNZebaah2LtTPrdb0JQ
v0dLSRR26aKHhpirsYWd/5sg//B7RN5fcQQu2S+lgfY+m2qMzvYPQgFn0gq2GkLefMqLk3isVqMx
/+EkytdDD3lRNsmtWXuVk9tSwA90DOWCf79DYyCxqKVUmEsYRTUYsMze4E3EKR6HhDts2Ly8UYe1
XanHgdqdhFGcstAN7wC1ocqPpB/i5k9TLqUYyazp3uRKvXt1atesp5lqXoaFfJNYZLbfOFmIbP+Q
DC+nDWXPwR7VhWQsWDq3zBK5hv3bwF8jKxWHGt4UC3NFmslyZw/zOPLRxp0fBOpMJIMd49K+RoA1
QgV6W0C8rygixExrgvszZz5fE3MLlJ6Vaqo8BbrWhz8LJpcl/1AplUqDkfly2vX+WA5IDASsGD+8
91WLVoVzGLqKkSv+RB2Mws+ghEnWkc/Gceb5kkYkXBjw+MvNn6d/Xz7eI4LsChGKt/2iTeeDYeVW
d8eLAahNfHrsaEK6UQy4QSBZNv7Vs3BJoPos6xLtWsLWUx7RSC6M7N/QQJTqgE0JvEfTSlHdXCUc
hX0OCmyZUtCapXj74RQqfUTl53AjYLLZqzWokvDyQJr7PBoSJMXZicAUMIZOZHNyb9WUgh8oarL7
5+TVouaSNZ8z1KtjA0Y+c6rbuM9WEQZ7W4YaZ1+z9Ymu5Bxe7abE6a8qnaFSmUNhzJPhw3KtHYDn
VNPM/u6b29c185gZpJSn0v6JiNs7PWkZnkPel7a+GQl1wXTGSlw0a+jhVeSL2frbP9wBIfRKSuzi
a/rCRlH9jr/4WmMWIDfOMMgfG47e7eFJY+2ghd+9Q4FuXTCpLxU32kVln5wzlGGd4OpGhU8j8Exo
QUHO6kFd+khi321xu55q/MyZVCqWD52DO7dLCYSeusj5co1uuX5k1CKyG590sRyTZhsiadYB2k1z
EsMQjcQcrPuWzrCkGvc/4zrEBrq7gR+N59rQXPlFQtVdUUDy1RD1UIDKD7jcF+pPGz9DDlFprJv/
saSKo843HOjjDFFnSq/MMliPM/Seu0P45bvNIYXQqHMtAMqTukTKxKKecomSDlpIU/uRhv/Cs2GD
O5BM0BM8olMDZh3Rc4ssb0/yw9QaXCf3RrGnbqZ9HKxurm3NMTJ9R6i9FKZvHEP1TT+p43GF+tR7
OR3UOV8jQLzi2j1pRXJR0AAtcKHQiiAj3umHAeGkxcj8Vzu3vBAhvFN8F4sAuH2MWywfpcU3CoUe
GTcYdXbJTC2Z9KMBGznqxtLHIYLlC9lzb8j9ZmXem7ceXLJfzB6D5LljYmcBednOpbaQw9yh73ep
391HSJ0YvkrFb1qU22DFs2BFQXugprJODaM8RhOuDUtl3o9J0i4auDIyzWIttzTboXELyYaL02BH
nat+4O1c2HQm9F1/55HqzY72o/UcTvOySjsiI3W9nqEm8PrXprRrJTCMD4ssETCZR+77Un9Iu0c5
mM3P1vbtJo5bx7QO0LDEiM4UTS/UhH+zUmfeBfKwvVg9TVs57W0Dj6QcZl/MBBjvKcA72NDGKefq
0uLTdKjB/afOji1xwqbO8bLLkMSnp6Ac0ctE7GBTLAkyzqWCVoWpaWv3cV6R2F7MW1oe6S/pWIT+
I8PzfUiQLimn1RBxhG+vSD6PKcCpr8P22AkC1y6cJvV4T5Mu8NS+HqQv/TCsG6rXKVzb2xXlYrxM
Sr3ZjEUFnW1gNU0j2A3tSbw2hR/nuXuS/1Ikq8xmdyeOzOqetq8v8D7vgG7Ds1/OITO0Xi/eLzPv
fPzH0aibiyV/wEIp6kGg5z9GWJcjDsxkOhhNxv9+RyE+vb1Ha+CbLALfYqiZhUpWrW2Iq1+w+21B
pZ5OOMmD5CwznPQ8juRgRSUKKJHnX23tfxNIoEY/NOD/geU50578D2TpBYHyJbaVtp7FfLwR65DQ
slrGbxr5mjJvh1jLbhVUYpq5BUYqEzj6y9RemeiGWMZaUtRGgr/p+DfJXbVlaxyrszYscap69iqa
60wuECKiLpc/8QdTuQrk51BK/BqSUBTl/LcWEGlKbwvHbe26d5r85pHhjQ+jOwdoCzhl4MzacWOU
uVk0mWASvzggzZW8AN5d7iTkuFMB4DnyHWflsdg54HMtcT6aQbuqyufajQAHwwf5XaXKEkVCBjdA
YdkGl0YK/E9iqvHpApUaCYWnXYFa2NgHtlNKlCKxDA7mhGREnBkzk0uY6uNugJpQR46WfeqPyLxV
6ysGV0eIIND7oyseq+pjKBpVrWTuMjr1xI9Ukv5p1D4OU65xd/Gf08nHLnjaq9+LgBHbJzvK8Tfv
17yhFFG+lYpQVYDaVAR1B8JsZHEmoA6AZUrov36nevox4gFtmbSh+7ct6x26zS/AhJxXyyDeGrwf
tJhITcRGHWUfG05vf5j1gDDi4ojsqF/ygw5cg2+aWjzh1pIl5SZYoM2QdREmmegaJjlf1r28zfMw
2ctIbquSF6seZJNXf/nJ01mCqwYlArfK27HNxPzOlmdPnx8BUzY/5MFrofl6e6H+k4wYnfTemLYE
FextXUs4dEdjPR5Vc/ky7cqI4H43qqLmcyldv7p7jb3DK8sUaS64s7i7GpXYUWyLY09l0ycwHSv6
f5L+Iw3nRIY+asg7fuvvNOt23xkkjPw1ih6MgVlabLF8KWRs10O/cl0B5E1k2b+abbEuOwwHRoM5
BHV6Aap/M4l93zwUp20uFjxUcPdGapGsQhVmo2tLDV0JaU3BqbQUS+Agb7qBUuC8D4/YXjtEd6f8
lafo94Y6OvEanO9XQI2jWa9EwUAcy1txnCNmNxTYiApdtiWmHkk8CjBCZGy6gur621ygzVKief5c
87nFf9Vtn34oq/hLMJk/td0aSdpFPjGPosUJJBu3T0tWrqvzAoyBFctghvhHAzZzWfr/aBknxyDW
Dbztpko2FOHNXlvKn+Lh9IVcAAbZ6FRLtSfZdTfv4JqFCnmFS6Y2x0FL9qlVTeUnubvExtpbytjm
bDcpWf3EVcEhxgojP2F4DyaXg/jDOTJMfcZrchIptMJZ0mzHvQUxcKhlPqoYSBLNMAFlTg/R0L9x
lRZZxxv0FsNToILiRrmEs1I5Pwq9yGoKWr9bfs+cw8Hpeqkw6buDs7wK3d6DMYiLn7hmsd83PXrG
vn4cgBgmBBHDcTYwJ9AZO2CDyChyZrlokr7ZpGSqxC7ir9CDuktINS2bqmwP030lp8uGLccpx7uP
/taEMK24gKGLayVrXzeP8pWgHfvbpNeO/YL3hCzRWqcGfZx0bu1puwpjLXvp6NDtWAraIHQ6Go+E
8ySNSeodzDHqcWyfgbkmXK0sPi64tEHJOiMkPM1SQftmdzL0c/tbh9J1AVNd5tbh15Oita7kFYEc
vzu+9t2TfhTfuOP+PF3aQ9vpeKEn+AhTI5Lw1aQgRdwAGMDTvsTmUg6VI9ab98P4BQbv1Kx27bmQ
PH8aKdElYSuSVmo9FvbiAE2zOW7aEB009EypdQaXj+3icQ/eyJ4PFZKScnVNJT2KPgv8lFmsUTGv
/QKBOMM4l/Eq3ruwLpGRoeHc+MgLBQkjt2nP1q2Yw2qo7ul+40lSwuKPXW4o1LlmzC/18L/ntijE
54TlzhAJRl2URPfvAT3JpplqrieH17K+Ku2rz2osdWXnKviZNn1fnHmnjSRBXUGrxADmOfs9gwGz
mafShczUZLBMkAByK7u23NKpeImLv95LVgnw0J0r9sDh0OeRjpJX8/+Xe3Sdpiu3fV7PlKMXMfX2
OSnb5+5AYwRSTH0a5oL5rfQDAPINNu3kRooxU3gtDTRcsBW3/JzZE1AC9PpPiS57No5eQCGLsDvU
xKljTcvt4/4PULYJPnJhwucoaNc0ouMSjHHe1UYAXydFafEZUJTG4+kUQIzld0oFQ7htuW5tc0LA
USZfOVSUCi0Si4NTPMbBNtz3hEE4vtRF8mZLG4yQKPPcJDX534E9Rio9CCTwSeRdKLf3u1IqOVfO
D2wgB5v6kbok2n3xKLdbxrTTh/rq9QbWS8yV7ekGL1/BeA9puL7D8/8WrxI6YQzXe46C1EQ68Mh2
octffSS3lpEBIg+0t0TA/4rmKnN4V3ncsD1ZybjXb+r90gObeneeCxA6BL7VeSZBmRD7I4KpwVAW
duCZ8rQHJM17c9gRcaROIVQSuVdAssTfeztmtrmK2wEPpiM/dcQGNOLae7X+l5jd/00PdGI5uVr8
7HjZDc2qCBjI4vRhHX8tiPvKo1rAq690JN1gdU05vEgLsR3Agolp+2Nbsy5ackC6r+BZ+/6m3PJ+
MRmpSMwXaPip/6rU00MYvg6xCyFzI+JFrDQSxsmITgrQRpsY8dgyvGyLLxmjNzGhqgcztPUJwtj2
BalqHV672sjlYP98ZSsUiUIUABtnl/j7HMHxgp6AflJaS5rWgUtG39Dd4mwWY7w7dUpMSsxjswsi
H2+NzdYNSf33Dl3LDLbfhzBxL6sRFaO6Y9+BGBQ3rvu/GCsDy6b75cPUF33XqpxcvqLXwxfQIIZH
TG3ord3emmLzs1e/Nvyl1FzLZ+ss8/31esU+BJRCx0gZY8m+InWGmVrKcMP8wKmjS6i05sr/1LRD
mf3mxzSUuPazJE3ZfH9WcBjvNPpo3wE9g+VtOnCKZ1EC9aP2PW11UJn91tVjPc80TnJqhDGl2Kra
+92aeOd9SWPMPPOdhiCIsw1GEtPSOpQGQQ00pHFONgtPHhtDnph0z1xFJyOm/q1BRQJGnGCqwIqW
7Yry4AwQWWgj8DiepLBDUwJHKaBC8uhCGNVdEkBU80wfZuByd1D7cCcpm1M6qROsgtD1EfcDcmzS
f+gg9F8frO/81i8gUtFQnBNRFGJstk27BXUyVkJmw/w450UhUuvQWKE4bpU/cCYb+YPizhZF+3//
x7DuQvgHPCPa8AQ9GP27yqJT+KEv4y1DA4SpU4v9t9S8zDho8VvEIMrEV0xZuE4WECw49npRrJ0d
VN2mR71yGNyEFsmvGm6Wo+nTpVqcH5yWKHWYFIPXfk2HDmV8KsoaiQ+zQuyTuW0eRdWHlODCil+Q
9R4tSb7wC6g/SqnYbr5itpYwJ7uAhdNquXiIPdcyJK3JDDQptLnive2mSEwOi6BHo7fXJ8A3TQl4
cAqM8lG4331wRmtvyuc+i6shuyml0bGI9sjWkfedaGdoXOoMYyJrzOEFVK5hV3VjNzhlteTwmf8L
VVoTSVNVNmfCjLr3sZFAhYbHn7+5ISamrSWZRVUVTUA7ukIybAXqlbFn10DUZGO2cymWwGfa63kr
SAntuLeeS2D8R9WkR9cp+vpz0RgjxO0EAr5jUJn7sPvejgw4mqL8TQqqj6GRAWKRLoTq7xEPceyb
JNYIDLphEXjWCfUV34/yuDsr+IltSkJ1nJVrZjlhMjAv3Cz4zz/WDTA9QkZOaokJOjxtjIzq3786
Oy9os7Beu+YhQgeQYJ7AFAhWA50Wgbux+UzzWm1St7v6VJ2XfXZ06dJyu+oae83dEpUuE7IYC7ik
349oJQI/nBpVE5K63e9TdiS4GfWiN9tzEFP+ACo1iChaa0IFIIvn0ih4Ir7tjYcfYh37D2AzeT0T
eKSqQ7rVrlZU+A1iZczVOoOCMVJm9hOZncbMFnXw2tzWMSJA1ElqpAQm9SVxho3QyV9GlmFnN0sN
JM4jh1O5WM/GpvxkGOk6njBV1rQkbpYnwpZRlhZQ97XQ4s2XXbrg1BBvQ1ali/DzzCe8gPEw3AeE
3VoPVbuUNUhvNFfejT+TORhN3oYHc61OT9TvbbfujEt/ISJ2mdiSFFMDOyw31wGqA0lraf9f30WZ
c+f01tqNfpPV+YKMcreb78wxCAxFZuZo4uwuFbaQxnOCUBKoVxXbUogPj+YFNZxQa0S8Z8c2rfxy
DcUf+hHzFqNRvYemQegzluo0GPYxs7kkgIcv3THEStWIlRUsQ0k0k+TRy3mNShQRt4SmmyxK9pzj
rJR0cru7GoqISLsXwKwMiDThTnq8t34hX4tEBpUFtASn63ukmVF8CQVZE7BKJScG3lts+gM9CtOa
wmumHY3jIIUE70EIlTyE5TtpmQzKAIflwBmbmJz4muhertBtBuwUsn9c7R9D9mMDP0VNCfhssk6M
KBxdkrnzIfESaKyXwz7vUvRR0XaHX5aiJlX4t9BACbk5YCpxQv199JJdhRhO6DKdf5/1XUDhmcS6
Cs0H4jgsvvp9qX4+wDRcfIDrskqsnpc4Lpf65yeEFAUBt9gjA3ZM4ACVrkv3FzoSzK76SVZ+iilg
Ko855lhBWkmNRa1efu1bJKsO/jGKolf8lNeO8QUbQcmgYEblQayCgzDqP37N45QG1hc18w0CTMEt
p8MCQhlS8GTgR/7ymmvyqN/XPiSASJ87okfnieYOs7AK6UIS+KwsngIWg2C52LQQ32hjnKsn+fVQ
Pi3JDldDotdUpSm5c99PL93GAtd0Zg3ibhE4EtbUjLJdXFjvsWIt1t4ZVKd49AwKCtcodkAw1QM8
ExUwIXuKZV3XSnwgkxsVqq4te3pkK/xhoAzWxJJQp7v4ye83Rl90TGlxQH0z0YYEgoJhcqMlPtM4
lRIIPabQshQ5A/+Hjxkr+4ZNkUSj6z4dmbGqOPcHm1HJv3c/FCxZOZeQ073EDvpWXDQaoRLWMue/
klIxNCHvQyAuxwql87rQzCElIM721ii2pWocadijeupksU9JGWINEoLwc+c12fI5A3zJKWi4mV06
T8ZY6VBgitJBhvJ6HAjFT2yWw8WjUWFMH2sTeGZEbnZiGlBgxAFcNDCS/Ot1Alw3K2Ga6rOOXnJO
345i2tQLWCisCw4MOGjhaUPP7xjJQGhhodGH2sTUeeIhMS10hz+6gW66xi7Q3alfLR5SCBKyNoLh
W8L3gR92JrWOSZ3VQtOUluTz7K0209kEv0k7RoWVRWy8VSC+RNWyl/fDW4gHphaXsG6t4MF8Nuhd
d0fEzxAKwQ5tGwCkLyMhW9DHP4x0O5u9rvkVqEDyIw984Ww4XVd3skJ7DlGIwwOXJUkB4W6kTznD
pxBfhKLLhpLPz4SHKQTUGKJWXyF5Y6gaT3K9GLm5Zakx0EgcnA+5pGXqPjDuVSm9WYpFZtEFCowC
nOxpVwjzve74p4B79zK3VcpNfrU+Ha/IjrjHlB/rejGwLhOsM61Urx/llHo6kCoYOA8u+RoLlUts
aE6tbfeMJpsP3Xh0JV2eyinZgj4mL3MDP4AP2JxY1j64ZIg3LaJkyen0RcAZ1LUCwLqoZYKtfyIH
+ehJLkFgdffB81CkRRgXlrLaDa2lpuqnx0FO6hRENv0piS0hR5Q5MCvbrPKk827FDq/XOsa99SRb
3J0aTMCaVJvT2a1xpzMt7H5KfeqVbDxhsBmxHYIA4bWH97HhBPaRzxtJJ4so09vrnwM3m98VLE+C
iGnzNRPiu6eL3KKXEpL7/wEdi8P6ohqCmjdRNKKa76Y4bUiJdwgldS85vNgY9GZk6NIkHQHTuoMS
9kZx5gLqRdQAkZvYlCiET3kjn3GLfj8w54f29LsziBYmuIiT/ugEohJS2QpL4Ilyzulfh5ZNBMxC
9Dg3pEuu+pE4NCb+5ANqDca+LSYHUDH5tb/QORmASLBbfgf4D7QwXKXeL5vrbNYL3X/6EIDNNGo7
Y5/2HGj7fs9cEhzvlRAayjxvNgLC7Ay2jyL93KWtQAzs78iRI8yRyj5v4BdwAcdOzZiWqN17ri15
NgrsaVee+CIpdM7Rin+oNG5sKgcTElXTbTHPE8eS0Mq0sR6B2JkvnFIfNmPZ4hZrro2RChbxhL0s
x+NKTRpKlSuVai/BN239v2MH3EG83P8gUlXDQ+uxD+W+og2MAs3quvxdp2aN+i0ARsX9/XcZ6xSG
xk9SjKfb1//84eegXgZB1t15mTLSvUwf6yJYSjAycH6lLjKinfBzzmYPqAxn5APRoGrjTH4HPYis
EfjDgi3AVEJ7WCddH+/mgWmiYfmB9mTuwLMXrl/Clcgg4HWY73LcXgV1k04K50G/dJG+AydBZtLl
mSAgTQC2tXE96vYl5WNulwgVPe6qkcdRJyLXw02/8xD0f/Aeax4a2S2GeihVVtajVWEXhtD1M8ss
7RHjDLZeotSS5W2bPsiWO23dkgzE9/Ofg0l7OdyjyTJW45OFGyOomgVZoc92WwYGR1sH6hB4lEnQ
9qd1I0RopNNotBS/IPkEjciu4W7GB0/1e0mRWQEtxa7w7yfM6bvk+vjwNgN7yGsAK+13gOiuulrI
pqJ8n5WB7ve1l3UJ7LhuurytDv3fcZEUXr2r2vvGrCgNHcLzzxbRnEblKSWgwdA8zvM5nQ1VzSil
vIKUkpoU3fOvscT0PHbKOSDrvFxtlZLEUJel3gBWidQMIzxx7Zuwbodt52vRiMPOwIz5NnyyKgyH
qXycD4QvrtQ3bhmkOZ1ovi02orIDlRIXEctAL9G46wo8Hd1ztc49xKUXdbUWM4Bhl73fC2zrle6L
6w+Di/lTn0USRf6fV0jl7/qgZHWIEUOxvUy451UfVwK/sHK/c4TiNRWqvoofl5yC78lTBdB7/2Tp
u9X3kgsEkTD4dZKCz+MH/A0qG/iqibTWrDQ8Ig4R2MmOZA2xUzg9jNZ9U7Adtby2MpgXOiopMGNE
3r/6rwQvGM3qVcnQv0TsPbY8TaRamaBNl7h6LK/2Eox8NRRXWshIrEz7v7KOiKQN1X89aYORUqmu
ufvr0k+hO6eHLjYChvGBKXA51T0YgFCdTzGLe2eIIIJQmw39LWxaU0Tz4b0We0zJ5axAUoN94lCu
k0wDc4oczuJcQFa4hh5bRQP9oD8rVl2vXzHEvSEy/yuNuHNqfdVj9ef2Ac+IYH53pSpOanDPV0lG
JHlPIEAFVuPxKXT8CdDxMPfJE4D/NJnW99OtlRrLyiXTWzYb3BfA1+qAW7QtOpnwVYjmCJq/zD5U
fyQJYJpJlmJ6cWHvdOCCKDMwb/3SWiEuwL4lhkfqmKCF4cp/T7Dz4+6e0dWKCb/oemTtZX6nAvI7
Hq1jDgJWsMUt2WvGLNZ8BYcu/TaHNCqI0VKR7xtW6ZGsRywRpKw0rGh5ZC5YQpYuEtwngU50tzTE
lQVh7BrFmKNdYdf2H2NIiFw8N8dHwYfp3YkfFSTMeMNfCmYFoPcxcNhro9G+YJ9SYE8Uhr5kpRV3
zr1wbZiO5MMuPWdZZD5wO26Wj9Ejg+XVclPemxWnHeXnAeYqiQ0Z8QT7o+tASjVsGpXfeiLwaqy7
PTm3bQ6X49vcpLSzdpNS7XPZCEvHd//oXTm5x4BUi3y2FL4E6i1YIlaTX6uK2s9KDqNCwU4a4RbL
oS4G2biI3PaCERgJZXGgrdIsga0oIbdVJvFEJlZIrlG0lMTwq7wIq3UFlselOtct4WsZhYd87aFK
Y3ozsVcSFSYT65Z4JxEr0j5eZWmXYwVUn7b+cGCPXb1nGRs7xtBD7foEnd2tJe1+orJbzMHbegyO
01dL8nTv9YTisJbX16MmZidq7fdNPLN9RT36X/MNDyfP1+1vlWE5LSXF6lkLqXWbcqUbcKBkcxLP
HtnDaf8qoUN/Eqh7rINXiwnVS4eioumU/1sNUhIycB0WfQtdzS/EgKzd+6gCGKQjspK3MLDdkboe
rV0v06G3u4rD/zvv2nGXRMPO/LvPEhSM3yXpQuD4NbGHaL3RCALRyeCZ1l+MiFkFiHmcV7T+Md2U
KuxzV5ug3o9QF/KRHe3d7d6rMaCv5KzVnb0e7xVpTvQAUohFrg4ABen4dORw10V24lAE1qXWdfZU
/KJZR8SgD0+YRlF+AubxSfcP5ElVDxQlQTy5B5RIQAVLScBbfpSXR/Sr4Mi6ZuSS+hRUdMfl4kSc
4gQIpFlYnBvtoCvgylFHeaSKfsRsmQaWRWlfRwJrls96pJOSPsBjSkcr4JQipSoh21uyG80Ek7Ho
HxVS7iQePD2lziIXwMOZXbxo7CS5PtMFwYhgBfT6yD2vm6FRqFkhXIO+YvALDJj3cztj8brbFAuQ
KY4r5f8Lbgz4r16PFseu2X2ZqX8yR9VqTcwkQbtlwgR3n8SJ/g+eAUFzNqv0ni8Si8XObiyU+kDm
jWkGqqzBIP+s1/uuNJKKsZbgK/+eslazKD29EArJj4kMGlCHr5KV52vYjS861Qkzm2ivxbhYU7RX
9DPet7mcQFnk0cNMriUGXtpRr7pVkXMtJnIbO4g2lbBpqbmILVvFdyKqpp98meHT0IGxaBWubRv8
Epw355O6zsiohfp38zTE/JzKugHWLWO6IY4/KOOwhkrHVaBvkK2QeclOE0C2UyqKrz2XL4x8YN5d
F9Q33cwRwoHLVXXl7xTqx55DbajX0F46g+zhXnbZa7XXyDtKKDxFDAuqZaSAYsfr14P2yH+TGF04
yHoD7TZdhWBhHiMU0gIHGu6TXwroNcNqvy13nbPRNqBJVrQzh7bNk24Vi72g+wN799+adN82kyhA
xRoIg7PM58GePWuThw+4nYcHjQlwYqeAgIcalNsQ0cEfJio/l9MYDvFIpEPlxgQIAcOHcSdJU9k+
pZlhRz+eS2fumH91y+Z1F22mle52qNSF0i6gpTX55sZIiznU0UxZccl6cTfmhDYzuT3FadsFF+ot
vNHXpdcoBD77k7pkh37Ee3l78M2EqLkiEeM78ViPpAb/eiuNsM/r9hnkhoRL/U+PoPmRgr/nUH2S
gDnuv4bPqwgefT1w9nP7Q3MwPwm9FgmL1sI27UvC8/zQLRiPZ2Fh+VwghSZ4vCT6UkcdIeTsxNn1
C4OAlUq7dauWviKgltQEeEUitr72/pofba8G08Ndz91DSqrxBwVEUTUzfNYc+KHxLJ9oJUR3lCCT
bP9fGKzDtODTnNHWGMv/w3Ls8uV1YF1u53e6qkJGI2okMLSsj43LzyVBAD5bKHyGalun+yfkaQAf
wm6yZI+rgczO40t1atGU8JgWI57YaFG7ALujMetBTFytcpwS/OFzFddNWZHLjDPD9YdPIS71XXfC
xQt7WiHhs5i7NwSQn5kmJoEEp4DbnB5vx9jkSxxqvcfAbWGWnV+7MRtc7/Qb6DcKYI4hGlJES7mh
H666NAZnKhUQYqCA2WQ8M7g4urjerKTn1DkFmlAVsgw8sawvXya7pNSUnagXaLnrtH+Pr8mQA3Hc
Xj+H1ewbKsCcIQnUq3lFZAs9Hz/QF34x4yRK65wPC27LvdaqOdrthOTpFEgnZAlHeyAwzOB5iG3j
U1ngQ5OV6W5q13qrRELrCCj7kcPtDz7lYokxWj5S/zmdXqJsEvRIsXS3dNWZR3aZV1/KcneU8UFL
t94/zf8WNdgY0Xe/GLcLELW2XLFVmSj40/i8JzZbNZAZLicNzlYCAg7/Qi7BnXbnLs9CuQkmkZ56
pHufxMrnRgkYnf2ziCY4+ALoQm8ksGKQAAl1N00pqjvpyxnB1rmZ7ZByYJt8SETcJo5xIg4K4DDm
eGjsvM4VajqcmF6CQCgHWKTA8oa+MWtwcUisGTTNnAxSdwWlYtM8V5mHKyLs29kC108yWVpLu/Ir
KzXwSFm9Z5wLRamZuaQwsOvus+qZRs4vCtizoTfvXSXBzxi+r2OmlyoLPjk80XRzTKz1FuHz/ONB
TUeGr7bw5kaIgrzbFIleiHvBh2fDVmtf/1g2thbh8LFekDn6HRiS6yFatnpn8m2auNunn1ScFOQ/
ZxM/ityQ9FLLzsM8EXd8UHrTmQz0QQaxv9/yN6kGHls2K3yk1QtyHJMBr2l0bB7Eth9M1t/LMvG1
LDRQRrK4U7wUIcWhGmboceNW6VgnPDzmoCtItneoC4bTYP8ChYlbfAf/m6YQXfsd+NA8yjH5DzsV
PQDe+u70GlXehN20hKZ6bLzwMfv9TRCw2AHzX4C9mzB4uEdqO34zUaxzLc6ceY9MQ2F8igjLsJNK
tPg92TYCS+crwK04GOnOm19b0/vKiDUEbEBuEfn+lDRTeO9gk4bW6J1s8Hc7QXn7rB6rzfvSt4dy
82EJVk6rD9/LFAjMvX/Ef09u73oXRI6kuzDPzUStGQN3mcK2w5hWLecu8jjD91zIKNSsr6Q2fQIf
XdNw+G1r/MAIRcrFoRAuJFrGPXVKJTA0+8NIVPPBbj5H0ym/y19UeD8PJGwg8FYGq4wYjqX/e27/
ga88Rs6nptG8mwNKR0CnpEiV2pLuZ2c64BZ2Q0Wm/RP3iLUdP/W0ByuaIpBkafk9ofkavHzIKLlg
XxOe8vjLLv2FTiIsf3JGjeFNHwib4uTmUhBiusf5xMkXuk13m/EkyV6tssfrxJ1l8e/VF/S+aFXQ
4md+xaYNyCwdl/5JUuIgDKNzN3roS6xiSD3dylQ92Vqw9ixwcsWxY+gvT2zXRMznmQfxGN8JqfEd
VbONH0iuQ1W7+UfIs74n0QG2WCUDl3L21CGqqa0ZM0kymlwhuW62HDS786Wi6tSYOqNYB6s2x3tb
KyCp0kn98cPv+R7Bx3FCNTgtCCeK4dcso+X4wb6KwUDvqIWuSzGwBNFBeab/pyl5Ch/ZvdqMQgLk
WCNnK3j/lLWv6pVqwLaRV4S90yGGzAwTKGuKdW7GYP3gUeEC9iHTqUZ6j9GB7tsiTgp/cs4g8n58
MvJQJPuLi/YvGYrK6oghimY5QsH/nPF6+pHrDsY6NoWAF2753mQfnM5LQWSyWXIoaNbiMZsdTp3Q
l0TjM0L2VkhckzM/Nm7V7AGIw8dNl97yLigz3iTaQgiSkTxkZUFUfZFDjL7Pgb3Ky7mj8+63RIfu
RJlcAUh1Sms1Fqo89jomDksSxbqmQfRVSwtcBeag6Aj0nZHB/pqFg5sZS3U+TgL1ROkPJbeLgw8k
v9oorsTOI8+qztTfD6pqKBp9bATzzer6ds+W+d98Mh7kf0f2XTGjEPjmoMkj377rAQRHEHCh8lSL
Ybwn1QG35wWw9UbUPaLoVRVc2wuytFlLvJX1+/bQL87bDMKANvzUcBQY69ZsIOjIrhzvo14xxqze
X0TbAOXzG+Ypk98bA+vlXqSeV2fJ0p9XLyILZdwvTfHgyEpXe7T6HAVM0owygsm8Pi0HiAs5K/h+
zWE7l6QuGBwzLZZVek0J5bYbfKTnHB/IfQGaoTbEmkmWMr7pEO/B7EWDXBiaXaLQHXFo/rlp0kRw
HlYn2Ytty8pdAXVHMU12wRN+dGiT8KUDvCZBxGP+of5j1cZXL/XWd4FD6AJGV7mKUGn65sO892FI
ecUfO8T1WTTuTFphNCMjShfPLNlnaRTYNjJuhOGC9VzJyaNNKsPSl5V4o+NfW7YM/FOL970cleQP
+EGeMJJIhKTJSiSHZc4Chj8RbdpTWV6TnpeAAg0EdfY6X/ZiinS8wn8x/Xr49kj2y5Z2ElKRnfma
52YnQ+Oly5iqduMTkSNgw/S6Wmw9qIkC3aBnBjDma0q0AHw7HabO+cUPqeUgB7PTusoNKmQwyKGO
nIUQ6o5+0WnWbnudNTm5024znt+6eS7T/7WpCgFw1Hng2+PQDKB0TsbdG2TBCkZs1GK3QjGY7txi
zISHzU6fkOIfmXnD2BojP+7PUq8IUXHyG3So2QrInFzdvM3Nj+UCfgpNn21HF6V4sZQFafEnMSgi
xaIUvKP4+uXGLarqna2uIDjuN0fyiRumrmzVx30WAiCc2OpXf+5kuLBENdJGmAzTK97Wj3tUswGl
htdZlzsuMcASrPIQImDjtadlCNgGIfAhV09SxuOjdo9MmFm8xoc9pte94GlfBBdhEhASY7bHf0rz
Kb1IwPSv2fSujVWyWgtpH6a82PDcD3iYoI4VuJOyruq3ZnC1QNFLcicnG8oQAfLXxe0lEUZzikmJ
nM/JTFDOh4Nrgxt66eGhycTxEFgoXX0MCJzoeNNovtJYkBp1lcVT7iQDxas9huGezrRYPhty4XNp
f+0xScFBXHhGXQ/dOWjddwkLsILpFYR66RhjVyP+tORE8dQrzitp0tZYFM4IbZrtOfktT8Weliv/
EhOCfOB0l5y6wgucXXGgCDrW1OmBThwQ0Y2HOJ5WGXoqIrOEpZzyk13KSLecYPBVq+bW8RNi8g7H
jBjU5QNdPVYjgw1QBfSdHmL9Mu6w4Iy9FCGW+mE4gTzST3OA5m5gaHiw4C05lJctr7phf/OhshvS
BbPAQKid1+OVeq3MNNNlIdBfUblgfgDxzNp+rWhilSq9K1O4EK7KBpddN8AwqgdPLqyNEnfk3/iu
7BMajFzydgpmld7rU/xqIRwcZApOIJebeYkNNkvOfXGUc7DMxNlLyK5Io1UMTW7z+vKNLWxX/XsY
Yq8TQJ4hzxigrwmSw2inEsY7m9cqU1QRsiALeJr+3cqByLo5hYj9hmtq6y9L7uM7SzK3jjcf0R9X
3WX/LYhQnYlU7En1npYSsvArEY3ACodaFN7BxCErvGZYIzHrd/nry658lUnkCkgSyMjvBCXV5tfe
pRVh42uhBkursXubXrgPmAgy7RD/q36FQ62QjYQxHUwv9xsYcPbOoyB0uIsaSmv5lCmYm+g96VlG
IV0gEVU3TcsbQxmd0zJb5r6Dr9wbaDZKc0YQ2WyZmTxA+b9oLknFq9bpcIN5KLLatO+IPlyyuWbN
cx+bQC+fL6tIg3gSrU0886NG56t1PODnuJ0SUtY3s++8qu2koyP5X2apponZ8ZbBRupG6687oyLU
q/wNTvwT/RNj0aVGHVo2inCqPn3jQxn26/kQMcBPVJNPCu/63u9aHHKL+oRrhVZGSBI4Xo3z8g5G
zJnxLjeTRaDEf1ebz/UoIKo53JE02d1+p+z+xQFSZX0dAi1Dge8q7UGiq8B0TysxcUo9d0mbcsR5
AgbG3owQp9rIp+N81Pa1qVFOl5JTs6dtVJHNCjCoP36PT0RAlGfkTfIIhLrDeqM0rLBDjOUxpDKY
VXBfXgs7JaarmOk8JfoknjgLChrDD4tD/oxJOtRM9hJiyTfyYA2wkb3isa36sGz5twatG0kzR7LE
7GWRN5F1vOGp5+Y72LIwMvnyVSjUXPoINlf+sSTUU04G/nxmET8h8dPLUxZC/49twBfM0PrTjk6W
uSQFKtEhNcCJK9SsBrBhHldbLTRyBIDpRCnoBIUqYecgA52C5jJbZUFIDU+vunh6GOIhAUTZ0pR3
7QS52lAvizU8roVgPjGZmz1rp0WTGVlMsHMR8rqWFcahgkGeEDfVRbS3fE0n1BSsL4NGPjOWLPU9
RYblb/zDa8HmMBNvTMFHW2YtdNyVBki8IvtvfsE0bIaNY8szt/o8qDO5JL8t0edbQNR5e/rnYNc7
dIWVYgBdAlRwSLAFs5nC7DwosWjjU5ONf8CWzF5ivZK2YrQ3h8y1okEijFQyDXv/+KmIbsOOMI73
Bpuz1nDPbqPTXT+9xDv/WgpiS62kBZV+dj7ZMsEsuMZYHhu6nwqMp97RGpwFtpx7apwxytQ489YN
mLwP4wf5apKmiJn2/h5XXOuanAILHGHXVQqdDO4q5PEoEinju2afqHWYidETTUnY9LGL4udzaKz4
tMfjwWJ9SR5fxs72quYI278SuMUZM68uoxgFB4At+6v7/GmF63Gu48wHtz4Rtm/vwM967pvWx3u3
Ya3abfZZ09XCrho7LvPEdh3ztNTQnzsDlm0ROrWGCKHXfpiEx1TTnLWk8CKHvGidYr94RAnGBHVJ
2+31FTWGhhGy3tYttKuA96OkWi3e+Ew1XPiOvEDLi/j43FHDCJVt4/pIBcH36k5B96xR9x6IEhVm
c8cfpWLyWQI42h/tEyhsa16gYdCn2vTgiqdIrjat/Uuy3WquUISWmV1aYx4TvtISqNZMdrkNhwtt
hUiViGQQEOmlx3VszhjKLkU0lztVNOsKUvRq8jux/3Q+uXIlz5alFo2hDsTHQSZPo0owLo/nEsNI
p2WNNfZv7NjgNGNqDNVrdPMyPtq3FxizA3Oa/D8ByIuJs8/R+rcehS5ESoMfpewLqEb8xUqNVqQy
45/Zqgzv8ZVJ6NArh9rKsWi9MaIJSJ+jfAhtgRxw5z+IxIoMxfzJioM9JZSasjchaaUz2cIPhnbB
7nwlClzpDXjVdpbqCDKYMizhQx4gmOwEziOcD9Do712PPlH8q2Fakhf5Rz2RR6vWTNfDABbglD+9
BAF+c/glu789Hlh/febJ3Ci+BXmCE2IoxZ0/dVNzgRelH0e61tlnC+L4Bw5JHu4evxnkZ4N1jnOl
RtQx+HSgSxmgzijy2o1ZUmrAAt1ZFsCR3aEusE1NcknMEG3SYfCh3+iLAclMwBD6I91XaNg0v9Jb
x7w5ZmxBh7SXe2LuZW6LpuPK76IWI7E2G9L7ALz2iStTd/EAmA3wf3+qaJhOmtC8TQG4ZI0pSa95
gX1ew3MHd4AuSLLCrJl6HuiTYQrIsCdHc0Cki5yoCHP62DbvJton2cVmdp8B4zML5P86RVVJYO5P
M9c3pWuYcVk6ajWsNqwJ5AtonZ1l2QSfLV01W3W2gqW5blR3XDkYt68d8pDPbx2tgRM1bCT0Kt5u
NlmCbNvm7gzwD/bIFHy6KjdvJdVyvFuVeS896nC3Rf7J2tKvRJpa3PGZmYc5JcWu5logTszqi6/b
59cXKnIL8/EnA0QW6KOQNXi2AWLTjLEZnqwQgmmkvYLvNdFE6JiEd32c3tQiYxC70D5kYo1Iyz6L
ddeJLEC/GuDRVZe4CB0PudnX5unnm43Eyfr5VKyTQOisFRxQpPrJ4MFt7zKQONHFrsyiQ/adCl4u
sJruAatoIobKwJn83qSQFS/4+nwz5e9o6DKK/hj7kRxRy3B9FWsZYL+1yYtceS1a550ugJY7Yh8L
qDxbCr5KtETQc/6l6FqdhH9CE9s8Vpj0VZesQWJbeOb9nhniMsq+uZsL7RVV6nMKdmElnHoAmgrP
ot8NsQhLLD1cSpK2+bV3xMXfcyQS3Px5wPunjUSgNe6H/uXSgDLV1PyF6D3TxawxmRxuTtMPPvQd
4+aDkhuZILSIxx8ccP0ghJbW7NLsxRxsG5YTEQfxW3Bd4awPiqBmj9DY1EWXdsrJqMfRkd/vrcx9
NuvWsiFI46GFCrWIEUGhl21yYnUGMYuFy6ntBkG6ohub9i+5EVe928LkeOg9cI3N5t+aTFdHJ2H5
42Hrr8/526ppyAqqWwbdqZurJSFelvk0oOLMEeZcazf5oMhW8AvYjOnvTIKS1OeSB2awXlat2OoE
D4dxdi4e3GTKdjlECFwwRHcOOvalSHtvprxW1luW6uCghzexUDSNQx3WHYuKelYCKEyplqDwuWpj
1zY2sM1kapC14IocTNpbM9rHX3ddvjpTgBcY0plMUPrtnO9xvBgEJM71YHrVPy/VcYQSmIZe73Ls
LkWSLxjBoEK/4LpjmyVZ4ehQQHo+Rjsahf9e+PjwyTYAHBItdbR7j87bkyONETTczUa6bdQnqyZj
RtZMu8WU4jerhwBwysssu9h4Xvm/CxL8Cz8SYSU8m9wnb03rNIz332E7wpedaSrQaeSib44vZDhf
CSX2gfiXRutyNxNW5q2aiFpeWbHRrctBwBK8pZk3oQMZ/mcxZ6Gcr8rgu0PNGalWzFzBFTktIAKu
pHv/Kqs5utCP0CyvZ+zze7LbWMv18jlao0Oy6aPtufpecrvuzo9S6iAxmOWiwRLnKqbUWrXo3eGy
JQNSWV92OGBdCz6A0iH4qjI+WMdI8WpQ8vhFU9swacIQyEAXx7coQ+Za7LOFrOevw4JmdeJXFdwZ
wDqIcyJsjg6vyQacGaHlROKC98+ERwTyRfXPkCJSXKGkmncqIRgeoQEo5BiLG/R4YCKs8oHgorSm
cbOCt8XK65J9vL/KhJI4kur6JnRZLJWI+XhEWDcsL1iFJYpIDy9JV4Pm5Mqu5v3/3Txk+Q3BFI1Y
q8AmQ1YEmtZXALqUIEpbfoudsON0u4pqBLV8sMuMqlw05oPZRFYTSZi12fFyHnTaCf6yy6O3r03P
/kKODO0s5YppyfABD2M/R9PLx2Rs74UxnGo0fA93tcMutB3BhQ4NB5SAiwma+zJV4hLVuClqpL20
Hr7gpy6BSY7ffOwy8Fj73Z1/qCx5hpVxSaMrD8GEQYVTaETb7zkb1cNQ+n/Rd0V/mpOMX0bAh08C
hf9s+DADmkc8rbYpm/csXTMo52Eg1xWQnLxUKtrgLNpRLdlZBWGdAtX6Ns75BS4BXjUOZhBLG/a0
AKcQfGeJ0aSn0OUErGQ9zasBimVtcTBxP/ubMPdU6MUZmPHOtTp59DyOp1c0a3QR0rjPT9kRC1Zm
QEaxcBiE3I/KXgYd5C92rLeq87D2bghlovkMgMOgaF87937wQcWmqWKlG5eOEw3mX9BzCoDlyuZh
c1sFQVRLg83ZZsf/m0v122dkP7XcwAkEzr28TveiasmBZzUphMjROxL9ZETIzt0qht6BqvnMSsna
2OsgUy43OiaP6WjLwWPjzRovj9Csdf3UdyHIwZS7A90l6N0O+M8wnoYBU4jiBbnKOrQA/MHCRi1L
WrcMTM6FKuXMYSUery0bQolfFiRVbaPwvrOuL9HUXhjlXBsDOXLfbbC02iaQqNWbHRm2h2ShnNys
LdLzl3UyK0XRWMaG//69Yew4JhESByinyOiRtL2gNLbQNumvzCMuuhOhGIkGnPrnZ32zi9ng8XzT
o2n3bsENmy4zVZQI2uZbCzGbgV81gkfh1rVD8HtqpJwyv8+iymYXN/m4EuvP/qtZ8Sz4Y8rOcmWP
UkD0Cnlgufuts7bQ3RjrCYQ1htRGQmJc8ziaKevYgohWRc6g63HGM70PTCLDO3GoxdrusNAhVrdw
r4rW2SCxuBLS7aYyLudcBRXkKkuYI0vOY3Wz8izodSmK9nnxPtAdX8hEM4MZA5fX7GfamSpUgF4g
cZXxDYK34XZNQG8/yhIO/zvi9VHsPnbhC2j5bQmvefs83jqcmesfeUut3Nq0rmWCq6MzWiGYtAa8
o/lpZQSbuDuMpIjDwM3hQ7KnQg2FZHMA2YQo/Nn0Mm3zIuiy7fALbaUFo6NUFA2VXmOZ/Vj4JLUu
vAJdQD+6VBGIJxhs9JyqepHFPqhFotSMeoJHzihX+v2ULw9RvkQSvUnNYoUWEuEatGSBvrmElswA
LBqKkuwKvzW4mgGDco4I4saiG+inXhF4fEXJstaksUtrSKd1aYaWb5iifuD/1BoGgKLk0Pwaiwj0
EqTTWIAJ5yHKk4FepBGfeZfwJKmv5XcCrVXAPLz28AxriFlkRGRzAa1gOfSaggrNdiffn0Whdcp6
EJh1E5eg6g4eUT/pOKKVTk1/y4bBWazPAP5xUIYVEdKnNOLuNFTlud8RG2y1M7IJonUqcvVqBrZ5
2H+LdJMLUvFP7QaiHSY7vCGopV3ylv2aQf5lM9iQnREMwe7EYWIYCKyynC5qwDRRcuOkIpx0l3Nx
GEWOuYCRofM5akMcUoqef1ahxC6qs30JB8l/E4asRjKfhTktgDJEfYG3ZAceHmYp/PeRELk3lmRX
l+geAKW9R1eXDXceKHoSeC3HOveGzqDz+Xl80TeZSJ/2a/lyUDCs3JuTzpUwH1dl6jECDJRWZemw
TtWG5toDaW++QHQzEPES4AbEZSTlC8s4dQ7RYhXI4OEOjPE3IDqoXR+hK8IGde/3qGq93uHlTzmv
c2HUSbHYdJTNaOzeMQUYdXhO66zltqgIYcDwSUJpXM2sidRFBKlstnLjG2WHezrDd/fAM0mvdR1A
uo//PV+yN4V4Y/aMTHwOaxolO+6CIslq/k3ltdAzFOYkNhOptg8iad9XLQo7Ppd2Lm4QTM9Kp1/m
0Sgd0aQ69hCCjYHDrU8zWPrtV28FNCPpk3IdMICxRHtu+AWn7OCAgHN1OoJdig+pKGuCF9cPBZwb
j7GQHE/aEK8KitlBM9o1i3grSNHJBdcLAkfdkV+xLwGyJGrwG9iKzRXVoV8nv86RNMnNxl0kNbm9
Wv/JEU82q9Fgs/S1js2z2fGg1U+VWiO7yu36Ul0h3WLkc+7UizzHIzCMvCmtHB8K5pDZW/7DplVe
Jf4CGd+ejaKOKBdCbO60o3KSBRpwmf+V5TzBU/lOQmTfMeRPqG2jPPo8pFHSKw8FTZNFifoXzNTi
bkFo4ZDCeYSgl8ydGN/U2s0jKzZXepA4Xx8MJCV0sdnm2eBEXlwsvvsiXhJ3OkArjjg2nOW5GpAn
+HUFj9KJwyWdYY2deIhBzEHeobSVo5mW4lfheoxxYqN8krHrV8geKpYKXGt+B1ETvVhbOBtR3/O1
eS/g0w1D/GDa99DDaPYWNIZ1vYukoBHimBjXXi0L/GjNXEG2z9a6ucnZE44e+8kSJz1G6AmIxxTO
ffyNTvRWVo50YY9wVZCHkCpHGN94TvPTE+0R2qcGyS3XeEnzYNpAkJyI08fmEciUUb0zxqpj02Xd
l4NTA3UZcrYCmFtzPQHo18Stqrw7VGLdjNIiD2qWlIvjPFBIPyiuX1WwtsE+VgHOYE8bxiJpXYlS
65JgcBLksSJfpw6IcnOEh////49sF7K+DahdqgevOIVKmptjR/6gvekbTQUzqrHiqmO+xOetvJpD
Wpa0MCwEB+jYT2XX9iDMNgnMpVvWw88kfGfx09a0sZc2JH73PYxyM0Yvkk9FcGl4Kl06h8AE/PwD
nxePMXG9J21EBx8/O0egJIy16Y2dVxwkxBklHNJqCdKGj5zBgUaXt+wOSOZ/am+JaktCv2nVSi9x
sby8VB44dHjdCJIxBQqcjJCTcJ4VHFZlPaGa7DNuNl/nz/rhOH2PArGWEQDaYT1LeKZN46jAg5Y5
ffQYF5CLu+TTi5L6wHjQp9FClKRh6Vg9W0PazO1AfBgY1hU4tIEnjH6zpn7IjUC2iQnuSvReYg12
WkCFkFMqnm2hahsCljOVRMlzHh1RyAXC4cTpAP9uQAtCqYmlOCfBzcy+cwwEk76uh19/EEHyh38I
SSz5Gk1SiQZ5VfCjZ/dOmBNzhpyi+0pkflOjKqzhY2Nk/LhiOkR6z0E4x+XxvO7cVsah4EAARfHD
Kw9aAnOGGhzyedPQ3PWT4QjgEguRspn8QJn+SUNs5zL/FlUELYhdP59+zHbJoJZaGyGSAMGafXdD
Ku9kVXduxnmJfyQXiImqqsIVR/kQ7DhZCKOLuEh5gY6OY8rX/1GvOyPhe4NbpE+et72JY5mvBj61
8j/m+xg+piqJRWCaTO+U6Y48Zop2IrnaCvqgB6gbRK42TeWxsHLFbKzFVhx+Ye8Hf3bIOSG1uzRM
uhoMqdxOZLan3Z2MpLV+dLkOdKHa+jrSMc0HzDTegDoEqpdEyrnl5EMkA1ejHCYLM51C+lDkKSRi
C3Y1OGNYF2jM85w2KVJwK7qvTaMsG72e1MPPo/CWEA5CmwoTRfqB9SWyP3Sorf/R8m4vBYqaOg5Z
mUUMPGDrG4huYCm7MYxq7+6bO0zCvfJpfOHbxe8+53qyqp1lFje+Oonzl1TNEWlr8jA1NCMKkQBY
hjfZyKonJd1wzOlYdKD/rCoRxRRo1Iq68cC/29M5csIVKLmWYueYsy2efija5AUZ7hLlpdQmsuQe
PUJcfwq/OSKCsLQgolNVOGmS7Xhb2Mh8tQ90H0eYrmqy6aWpGzaCOXpc1FS4LuJc+evQtg/+3Fdg
SkTYgVMr/Dwah4AGrdYxjJudO60QBVOOrUkP+vC81y0YTY82s9SESaQYJHfxBZ1F7TPWuuKxkCsS
zradFw0rq3wJXXmklZxoEhIjyu12H//T0mv8nQcWbXZPygXLbNGCKktG/zCFlHkqde02Wq6tkGkQ
vIlszMjp2c8yQOWyoRW00atTCh8QEjydrpEwB/FuOSFDS0yrRX83HgXKrEZ55G3lkv5kAAq5NNLN
09gPeoLzhHH75939TNWK5WkQae08KlanAPuiWOA3z9uVzHAqH+9BlrTYQLgiNIxFZLEi3NxpEbKt
n3OYJBUKi1sylV73fUaq+yt34+CyzIaCrNUDQRUcom7kXBEacV/V0CfnQjDFtkCCCP7zvQ9TaG5Z
XY9n7xc7T8R8iagj20L5aD0VOf8Lacu1XhPhGxpmJLs2g5hHn5SD91tmX6xcWDn35En5pgZmmzMb
V3dNaSnE3iCIQxTQoVt+s2NDt9gACvl14hClAlyumq2KmMmfTRPna/tS6278TCWWCSdudHg2ITGi
1oqNn8kZiMa7FDQKMSP3A0tALOrS5soUXVoA/ybAzbWMc1h98eYKbF1RVx2oJK7MFgJJSwu0nmSF
JJ1JiDrivMRTMVqE7vihybPPK4a+9Ib3oiYh65hKFndy+MKcj7d9wcBlg02xlM2qTBMdXh4v/QRi
EdvNIQ/te03YuhrT6AWAHcHDST1UkhrJy1UHTt0zQG/DY4rJOEMU42j9vDY4FmII0+7RVSyHif4F
iLMjHX9NcCgcSYF0CtNatR4Tu+Bw2RYKTWgrQvtrvR0pQYoU7QW5gjPR1Zjk6RRZ0GEQAZOXN514
umVZhS/BRaq2Xvzyl8+xytw1aNPdlz9H3SCMQbTBh8SSFYjHd06jz+83BgL/TbRJNIft2BZVMfPi
oi8EhXpC6hGw9mCAes5XfBKJYVULb7mN6dlfshYiFg21XEfiJO7gcIiRjP/lknrhoJqpJHpudXeB
0aefk5vTa924Tg+AYAlTMArPyjAEGcJWBaTJhJd4BFxh7oS4vpitV0iiIa9lqiOOs/h2HlwqBIMa
js0FH8isMAfumPuu0lc8G1kKzkFpGenyydDWzWUprDyn5ueYQzQjGfSQg8mlYTvUDU4gOAr10sgb
sQqqyTwJOun2LdGlPDWHzxyP5ShuMVQ8w30R9h0+M/AfiHdvuYokz9klnHG/mfObLBfqPcC+/ESQ
BtNkXejLA4rs8VsGqKhDxkWyCSbon0N/Q0wg4xJeUnY7AS7fFHjJM8sqjNNFdYf9O/nNlXDAYDet
R7k1bKVLefjrBBZ1zCYJvLT7cKuwZr1kcq4vO2w9Pu6uZNZ6N06BRrSLPscGkeSOMNWMcI/4eLWS
5NCgiELZ5/xz+Y3xP1uDqRX8PNwXum/K8q/8gamAYQJYNCFDUWcx1GJey9zaNKwumGyLTp4TJK0Z
fGsdQwEahMsOim4uMMfpdQvow7ogu/rSws8vx0MfEsS21ZpaxrWDxoBoK7POsQGuiMw7Z7KCWn80
a/wObGeynPho/t0dK4H6OLG/S0J80ofGa3OhYCrQQyUwN5xQJz4FV4VSUQ/arr0TYgGNvloYMDea
YW1mWVSC8CfblqILK37LjPbv0L8WiEar7KRakua+4NuV1wI9UyDDrVAKmVbteLgr4WHFgiszs3bF
g3Jnc5QCq9uyicJ8Cl5nF4dt87kyVSCL0mMsi+buK0zp62BGRctcGS1UsR9PbwDO2cQSWNKiW/XN
iVeKEl3XHd0QTBVdhDKo6A5D4S3ZfAiyAdqPcCY19xx6zq5rK/XW4lMZo53AJuryCqdzNsh8+8Or
YZDfe4XELA63P+KF1GbzqTdpMXfro3NNY4jNmuQW4qDpwmhXFbP9BoI5hahXVqPVNg5acMMkUB+7
WheeiFuXcD5MJt0AYKk82Op5Gi3dG7/w0S0zIblUlHq7hAukZf1ulFmcXDPaEBuT4euK2zFHcfVt
8h1/svW3E7yvyf4ijmx4+GxtSG+t5z4oYBo1SAsWspVXWHknomNcjcGY0GPMh4xsoizGUkG2bN2R
7fM2YzHMj6nodTG3afSBB65BPrfyC7xJ8CthLU6swlqMm6biC/8g8h24/dEBdfbIuSMrLVUMuj9c
t/6UtQDbbQWc2BOn8Y/0ikLM8/GMHSJ+GZKFsHlnNxhvEG10SeaNtbwH2EYDWtbyFIKGVjILP0Qw
Qq3JGmEeRqSF+vYZ7N7kr9AQoOKOSsQcOC2/txhnvKTvMQCBujGG1myEr+T2E5oHxuSwd8yiWXuS
imsq48ARIY3VA4wu9X0K6XHhoN0A9fkBo9RfEDB96WQiowWAPvNS4F5RW7i1wNBuv9mifpqfQDKu
IktzYkMj8n7+AQN9RGAsjMQPEiMTRBuKa03heDEHTMAJV1ItD9VnGK12dYJM5UfuCVmgHyWbE6JY
32n/bhH8l0rJTkQz9MWAkvs8sHF6fEXhSXun3Y6f7lLIrpFQeeC//LqXRppdX6QVBeUKX5hkIk/U
gy2loiWFy9Sl4l97je4hxUWUch2kpb8jt+jM6w9lq8pGfKVUr1pb3ITltnys9L/uhGWgYGnVwADZ
FPwdRPeOR9upZ4XSgfKo/aME6lVaN9p2R0Ffru9Xxt0OADHdvHmDpeh/YiBz/BSEYw3kPtB5ZRoO
Vyb3EUG5uNIkRz4KG46gKkia8XqMV37PSjrZK/YdlRcHCxhVNgY1QqEHeNHKBrEc1Zcmd3Rd4onb
SqZULtu5bPLeIxp9ZSsQmQIR1wPH6v+FN6EWLUoP521Pf4e/Nu8QdwJqFiKSG/Y+HpBGgnNu0b2Y
13u5+/bFdEJ7hsLO53E+n8yc6LIHpo7jphMPXL+BrzaWMHtg0KAUB7X6gZmVZyZpsN7xns2fZiNR
/JkbEoTc1lt44koBEcqQXcIOm0M5OfLgHMbg0snv+vfipC1mpo0zNVnTUcsI7DkruEAlowHlV10p
CtHXVSxoDOG1gBAaxAMwgD6gESAXQtGjEo61quAHOlDbJXUZAA8Ufm4dsuWii+HsCnEZCcLgDKUS
XM9J5niX6LaXQGJ8/VhMLsDdYDmsgsvc1LWHN8ERxragQ/UhOVhYR9dJJposuimCYJ/nq1XKNNnW
7xZQny2RgxcCiYAOGQ9452cBybJIjxkPPV9Zc7cSEESTFwCFCsrNqa/1NH8Nai5q13eSJ7NfEzGC
9vCMxqiYiAQV12WjHwN2Q2EssQR23ch6xRg0ennAN02UlX2CwRWqf1cXKx2FXKDqisu4mqXDIhhq
WC0Iq4R1ggsybnnp+fsyQT1CDLxB3fOvMtIfxTDHmwlTeUyNVoBEq+OQojLPkQzx5PUHVJ0Sgurl
0unM6O+MwT57ffbEEHjfv+X9j1shrorUsXXoLur2jacCqqb0xaf94QdDCHJhd8VxrFHViyVR9/Hk
cSbP2cK4YEMNnMIm1/h/g/9+Yff2njoFw6Saoa+iqVKMo7GU1leaAuTxZVci1kYVl+YhrHvPHhCn
d0vvOYPpNGfo0mfregJNr/S3EiXcvkvYcEiy8bQ2T+Db0kPCWEz4xapcBrZZZyv5mA1WDMcx3GfC
8Tuk+MbtwHk1oDlumgZzFSelUcYDgLW3UrPxv+Nvibs/GcOgZFTIUPXNNEK/xQTPEoZR8mCobvWh
sbqihsgDtUekPY16fuZxqSW1F/2pNWoRamqeAQpcIoD9flpPildmeQUkriDsgFzmDgpDJ+yoEAWB
yw06uCEKk14hJ7hw2IKi5dIrkk6Gpdrm4ssHXnZ7w/M4uFlG5VnFKtDmGYSkcXo8E2RWVMldgdNm
3GwRLsPUXisaRa9EvD0Giuf4mmL4lAh5ui17CleBZBXIK1DlG1778C4CpMiXwPVDPMn2rX6MZ77K
zRcF1Fe0HcsdsllGvJdVSJTT83Hs5fjlyIdlZSL+tXkc+n61lz9x64JHmZzFQ6akKMbxRiTDYY96
nYmfhdXhe6QXnu71xJ9i2AwRR76gBjruflzME7dKY/I+ThQVUf9KtmMnUANjBaFYGzhFe74nahQH
bYFgN5BEjNTVLONfWTHFpk1/8BXcMTKnfB4buKK+HyJh1Aans2OZTPKxCwvxcRZNLDRCMHNu6JBL
9xLD84VKHNsDCRh7G5Awkt2QU7PS+7NOe3p/POIPz/k9yulXQjLVg3B2fgo10CsMjwkBTZh+12UP
POn8irLMkUjXLXiUDaWmwuCeplJ49bE8XsmBUp3zD6IJ820pgfxK8psZYfpNUhwW76yb3tIScqAg
507QdvQwu9A+c8LvyFjVAx0/Io7yg59o7lMINvRkgdIzN9LqWXQpK7/CfcKI9S1/EmYyDwCbY3bS
TjlafRhIuTZ0MiNvVky9ffosNy0WjIOpMBbyz5MvSr5sTIiNJ0Y3oUygv3IPXzn1CBVgkOcco9CF
8ZPPqUg21rj51UpWSMqw6uWJ0+0P0aFCW1anj2pxj2aT4+r8JJWLpTfxM0AUw8h97afTJMPct1sj
8VQUFAq2TZPboxLH9RrRIi7VVzueF0NVe5abFT04foWbtTR5/KWd7xxvcNqAiXnz7KFGf2lbSNdj
RAP3eNrtnY87RdXycOlj5mHK6GNaqdZ3uTlMrUxgbQTY2AHIsBSEQjo3xTN+mJIpUMthksa3VKhA
xa2Ei3DV/F3ed1FDp0VuwgN3IwinpSfSz5wYodZ7qZJHPs4IcMSdIJqecAtz7IlVS9T12HPLfi2I
GKaNHzEAxmAg4Gs3FqXOrNuzKIe3SdzpAo4QvdTOT0Uzhq7fSLRRu24d7jGR4BP/Si8dnVCU8/K8
ZQnH9qhEx4DPNoGKWxhFBAWR6rSLZYHct7aEgj2m8HYZP6qpJMXuWQEJ+VMiV768w56+Hm+0E2ST
AprJcUHRaL12r4m4VMtDAIsTBOi0BFuUB3kkTAnctuwMH0RQlq+h4fG3Ya+qKV46PVO1mtkeE46D
VaKtavm36iTHWRnnptO8QWM8WSK8UhDbeBpkNouYGGRnwaVjULBj4a60lAsi4Cx/dn4y0wq7y6iv
/Pf/sxGWZKRKbKTYhyVr0UkLEjmW9d9bwXv+PZN+aXHnq+Fa13oeAJZP3r4dY2oMaXKtTXHmV+99
+/C7RNpoEc4xw11BBIn/9z4Dx53eXoEJImR8vjI1hY+CRaQNZYaWYfB3CD6hTv4FqHAXfz58PR+d
0/NZioBx81sP/yUknk+7BDI4jtEuWBs9KPElacGyDD0dwiNb+jdRn36rjeB2HdG30lr5dkieqh5H
7mrVhdSnq96HkMu5d82iZpXAoRHNuXCvlDuRlY9YVccGwjuN2FYO+x+BQ8AgFOfIEho5tPgrlknh
McvNH5f2E0jmXZM/NnmttgezZdyQLMikE5on3NtjW4AWS6XBXpK74OxIn+UORszFTr4xLCJ1Tmmy
dhUpnZ/GsVH9wGKK7w/CWWPhj99fJw/KNeStlMYaKfeZ5GZ5kZlRhwCOfu/wm175+asc5djx4Sjc
IybIPeAzOJ8RL00qtI8ceg11yNi/Na9WizBWm4+LW1nr6p90LLSifQvGRX39qdY/pcj8pUhKRzKm
T3hxBNfcZlfsaBDXMvQmRQ0eq/A7IQqNsU1CrL92S1paakeLL4Vt2oDCkqu3Kv9gH4rpqXF9KwAi
QcRKLqOiLxmKmwhR3bXBB4bV9vEUoVs4HpRPJSsQVQVxUbuWN3q20o1cvAdjwdwZJgGxIQKbXDBs
fUtVrIVDWP1Yv7BzHCd6rrgLiSDTbv8iuG1PKEHsMA+O7xeHLOSVB6MMM6JSUxL3KwkoIYWDNy3m
eWU043gIy4D2G+kGjo32TF4BdGpRybSscO3gAQSPJ0P/Mep9UZqcTAbHSz5ceuovMXfax0dS4xvI
lMfb2hTTZe92I+MeGbekfS2TyKe7BTMC6W8sQ/ZyVZNTFyoAk+qH1+RBAq0IooNPDMtwbbipLsNx
oDMJ+0rKEZT9Uzk6Rm7uBN3AnT46jlTtsP6gkkPuKL1jN5Z8mYpXQHWyqXaei0L7FGAWQ2FwuwWK
u19faLg83BoqpS/mq+0quVFZ+H4h/l5vHTaB9QwsXHEtUjOPIOgeArG6OVGw4OxhFA3Emen93B1w
n8CoAbTkK36h5o1LYkWbYW7mRJfkDZHzteNUuronM24FBcKiezjt5IZz6a2+RdnlNw0Usb0zd7ST
u51kXdZLtRlB9rVskKnDh9ZuOAAT933+gK7ZF3wjUhRfuRIl701xSfzLEaqztTTIRYBjAypp+QSf
+jcIxadbnSG2Da9a4B1K9PepySHhmrPo6UQHp+AWAjBIh2aPI1Isb+epyJm2xE9IPeOfk64xHj8W
fh/vNM6xOKmvlnQMRrq1SOSJOWeNyvIFjiSsFSJY+aWAU/a0z+G3zIP+k+QtYdcNGZxyz2uMoTIl
+Mhw6iox3Bnwo0QEVXm/52C432Mo3x62ja4GgqtghZrZXDY2gFXgVKGfbWyTZxS+gL2RPNn8yz3X
Y8470RkdTi4DvTeck7yE5UtliyZWCkiGyVyrGZkxAWOqdascBKXc0MZSzsIt0/e5l12wbpgA57lS
5TKxzS7r80+RwVY3g+gjT1rcCjUBunTRxtZMb7dbWvZBotsxyr0XMr/hgciZ/deUcRqcgiIcolCn
zHZgmDaosO/dKrXcccN/3ZEEO2177Ye1TdAHp4jvlmabHPpl8QQNaSAgneu5v1YXNWuxp0cfzBi7
TOwr8RZ7lUzGcR1Yzgo7CsIXPpa7L0vp4oS7tYPzzGFd1TqwsdOow0+3CHPzqMon300EyIluH1Wt
7rbra3oVBz8fBK71wMejovnRBOroIdLwWMWQugp4ENoawxqNjzXCIN2KYzP1OwFiKzee0CLn9L1I
Z/GQj5p4wnEgj+FONO5xkpQcqhjQT57ULZ1uQ1foVLDel6Cpw6E1RcPwPiUNuCbu9Bmhz19w5nJK
ZAJy/cWjxKHz94sT9THsGonRf0Xy4HIsqJbTZ3Ch7ma1qjwI5CrhSnv2KkDFeA99Ntp5s0jR5I5L
xQW1GR7UimLba/igMMEeGytjoFsU5iXiZgT3EXxfp4EsSnYzoeRM+ehHAmUFPDHeLSSBRiJVxeCA
hjk57qwJ7NnmhD7Egyy87BU1Gvg0CHz0gqh1bSLPwYiMSdbZDamnfQtP29/ztqNOz9mO/1A0kqT3
zSOGp5YbB77l6cHIbh8lQRKTcnMl3pruzvSoXMIcGxXOwyGgHKNON1WRZvGjj+b7Sqmj2VzF1Ng9
dOsjEjJvSXAGjadKAw4nFZm3M/+Vq71SEnOtiLCKJpmUONea1H/Wsi9aSIytvftw52ARwM4tAnrf
xcdxKA/hz+qa6xBLOOyMoud+YZv6Rz+XL51tzFDvnPXSjtI2q6pAJ6tBc7bvBl0eq8uW3AcgqAPO
qHJFM5UivUm/k2hlwU7QyaobpgAU3Mz/Lyc12o6SdH19IKTL21WVuTbwK4NnUYzTfZSEbPsQQMBd
alm0oOLT7sbmagmeFRwLZMe7NBjG6/v6siyW3BWsfmmZik9by1vTo0YcP8nOGU2S+C8KaYnL/vP0
sBQvzNGUO7AdNM5LMZO8wGlrJUA/8+Hclu54BQ/AKtFOtdtdypIX5zT/w+hOri/Esk3xxij2O7Bj
ANAkokpUNNl5XDpALDUQ+ZQjlc9zvWEF5rla0mhM3Asy9v9M9M/jPiA2t7ykgUxqLAR6YfnexoH4
qnNYkR217LknWcS/lJ0AmX5Eh/cZAV/GVYFFDE42OB87DQw9MpSf9CNHWxMEp1NaWee+yG+k0845
km2olBCw5BRLRxtqjLuiQJRloY6TdpWs25qc7ROHpOq2DStc2GmLePHwvG2WYQgrXbx2SfTZ+D7q
XQCPaP9cBZp0x99pLqkaQEJW2N+/fTbOOWYfIOK56NIO7krelHxm0N3uf2Ij1wgISVP4wDquRdp4
NrOJEbXYrAGO1Nu6PyRQpsOMLGuzyUmY5RXJy+c7hlKiplxBs1i2sGqRyA0AjbJtAsTlDVvBFw6U
ZKbSV/oldtgRdL56XowTWfJBvJ0BtKsPT8H5DsPcsXwkHM9Uevi4v1hcKmHg+1xQEGMoBMssjfOF
4eJi1Lr7uM9vkssyg6wN4Uk1v+KLApPQhwPbG5fSWKyB//XLIdvA9BHf1xLY3bVlj3sl7meezAw/
INJKK5+b+9xy89mjDBwe67rC1Hd3fF318Q4Z/zeqjdiCiuVHGulfT4xSYWwLwg3X9UlImvnDCF1p
SVXVjbr4EX143N2JyJs2/e9kpZJYns86QQ1LcxChreRApHD6UPj7ZKfY7c4rTtehxpK5ZjfPt5P9
KS2gjAqyL9rtvm3MOOaO7N9rWBIlZdjTyUvCLHGBDtA+smx+g4e5d6zF6PE+I8yXllcCCAYsNo3P
aia2VxOhbt4D0hjwsbYmH73BottAw5g724G/l/YtESKfpxegqlBrOxHxdf/I1NcX/c9awlcaU86J
azWZqouHLgjzXVYWkwaF8K8CYANaetZg3/FQkm5WJ0M1Bx1XWUWEtkCfm3SOy3XqTxl/T86X+jmm
6dGIYYtuHh2TV6QW9++bCEjCuF8SRW/pb7N/X03mQfDKKhgRPpAIO4yjgPEARwDb0RmUvzeXJysF
8V7hq7mXZW/WaxwIQdqHe6QJCjBQ6mntLY3BwxInIfh11Db+g+Y5B19nQCIcp0830g8jc/Z0mrs6
EvKDEfAtNUjNmNl0raHHMd9hIi61iTMWPQGgHKc8LI32jSJIuYaUH5bYNIoCJB68HfwmfH0HqvsJ
r018HmldkJlKF5pI/NApAc6sFGPpuJxxRQrCKCYUrMGVER2A7or/+WoJxh8vNv306sEQNNY63N/3
SsnFXnxoSdCpEvWvuMJ2nW1UBwvsG4hbpnfLokI1U11UXt1+9d/KBN3/JXtV2bfGwIm36ThDBZEp
/5K7DqwhBAr+t+A8B+uD/FXNjC8PbxJAjO1ZejEY2kTgk5WcPntBkn8LWnLP7Anl47DfcQRKnn4c
mWaozdn/FvssQZmLLXBMTE1ZrwjQ/ekJ8whbVFI/HyLWvMqGolgkBKO4JhdvZ3ThFghuahpinrT4
FSC2LLsQMFcBKvyIDCnaFiA4DQxxfMyeA0NIXOcaYA9S0iP+kEOhjKaSfAQlfPH/GLRTONd269xK
Dvg9N4dBDsWQ8PM9a/W9kmVwameRxmyiUbN+kJEfAbLWOqknS1VH+q9ZLUeInlxuXtB4Kwn5IRSy
gacqyAAE9H9LBvD4BjvJOAvUUasLaTSgO+9QbowlL8uEduGQLbsTPFUVkIMAmh3y50WhKv6/HmIb
AuQE5zJHnHeOMMl9qMEr7kbdMvLfRsCR+MEfCHajN0eH/qO1Ssy8akfmCS+CYGsrZLemJ4Ns4XZF
DRxZDgIk7q5I4ABeOAbc6fDsOgl0P5JRm8WkzZ1HzFhoCyuTBSu0aVjCCVDo5t1Dbwp7cirM6z1i
rFlMDVSHhtkBQYYAVJrvC/UXUfXKO0OMvELwtGg7FRMN1iBMM3J5azzKDfGfbxqwSim1EhBCEm3o
MRwluUIq5wKd7KT2IqrV5QBHZtSpubsNXBN/vQJa7Nfo15LLa+e7Nd7rY9zdGY9mrmuCjSlkZWBa
51afkmcr4zifPL0NG68xf1QaEmujkCLh3ZvTsliz27QZDClSdkyrSq0mexNsVY2Iu5MzXKk81WFI
mU9vN0+kBofCU6zDOi5OaDcY/9gWSZh/NzepIUkb2Aop59/8qDtS3athk+UkR4kDsUcAdd26cWyw
B/GmCAJoMcLAy6IDLieLczCD46dHe+kIFEZpgjioIN6+BHzQ8p0Myipv6CbOdlVgdO++GUdadU6L
vyNnlbtsBJg7d/QBxeqHBqt0fPIZKJQFBAPligc8KgTJ/FzAxgW0aGP+BESYeDVisFyah1m2rc6S
gllUrqx6fppB/wcwJYPkQGou0ZK7b4l3kM6Ejgi8/WjREvDNMGafFn3iHQIB4NpP9wE/AucCmb5+
d2ztb4OOmsz00QPSaTWKGIMdRClBoPnaB6kyHfFesTl4Oxueqe/1AT1nqqUDoL+p4R7sMNM+0kTe
SY49KV50iODqnzqzLVzriMTvQqZY0TUze4QCpNsgZ2jZ03zVC9KansHeukcbQTOrQqs5/jgim1Tw
VG4wQoPZuKvF6r871u6/SokBMsCZ5EXUAMifwLe5N55rwcoIu2TVlfOntEKcARrfYwvsfjtncq8Y
K7Bm6YVC/LIU3UHT+ApFUh8lYOfUsod5lQSL/2bpD4f+ZqA2SY/m6I+LDB8+hre3KrcYmXiXnU8+
h496uK2PkoIymEuX2wvrQTM4NbH9UMtBKe8VKBJRD3Iqk/Ba4IaQslvT/joBf/BCI77MPjiFdbHS
K00fdVk2vAZTZn4EGomDMBAOEhuM0u0I5lRuTqCOeQzSHrwF2cuZa1xY1abiGKaaRyb0jATlxFJA
MuJf5k4jzV6838OM0MWbpwpthFpUwh4M1N2OAe4o5qb2BtXaxbuLSUYgiiUqMzPD9ovN91j66qOa
NbNslRIxD4h8Uzr153AJTck6WqbueQoMje2VsVlyMKzE9q4Y8aSu5fAWNcmbBk9fBzNLX8tsrPYh
FcObkrMnovASBawRW8iL1VfbM+y7mQw1wK9QfLluR2PUVANyfbrchal2dMn9gv+RStDg1W/K1dmr
IIP6ufPd4/lxZBwZuOzV8jSKg7/b9YXTk4XUDoy2HjDpmN2Hjs6vKOTU/UJwQFgAjk1xSutZXspJ
dpCBiKXsjNa/ohLBRQCwPF0B5Obo/uFlnYasnTCPLbqRrZxFGfqg2WZcJLyu1TK5RCUDyjk6vEQU
KL/QtTAvJ66F0Q9ApLfwqRcq+MIUhX4h1zKTPmy0aw+0nFPRYKHDvN0DNxfShM40MIXOKMQqlhvg
GgOZIMn28nix3kVmdRYUYrZX8TTMLdtz3iEvGnDbGnkPiBQgcgn11CWhbpyFAyV08pkHHydtzZpJ
jzLg3VVG/4ei7xrvfN/USGZLQqOGFwlsYgbQ9ry4px8Bt+Rs568iy2qaIWgNCKOCg7kYXDKIuyyM
WtwX0I1vAmZwYkHlAtpNYoyAGvcqnwjqiurmhZ20vADD7S0929+clcxz7QZ/8OJDx0g1wgpBfsVy
GyZtabvwadFpb2TQ5olwW/CgY3iIgyGDTUU0eCPJfTySu4F5xsPS3Y6kgVdyN6b5TqY5Xq6P3NUT
NV5ZHk8OOa4CcNcZZV4E6QmBa940t6dao07Js/a1PNPvzHdumFEa1H5jRJkWmh3S8WlHEnbw6RkC
mlhR63onU/PwnUG3GPqqHEqHDcB8ZCBukkw2zzhjO28W/YIhjh7q4BC0eoYEGOsiJ8U7aE2UXNMc
EXLwd3As8FFJFT3BaHN1ohLhjEqCkWsM5PZkWCzIuGq7l7+svCCgaErer/XuL4pqm7o4TAnmROFJ
w7F7gXwN4qUTOvW07boLqrhufT4eBWwaYTsmymHjVhWLwrvdBBQUxjzxkwPEF4G2x6EyQZGsN5+j
A9aRRqTXPmgLmoQ7CYXxjKK4vs/brkMiAoP03b0q5N9fD5TMqWr8ulbIkBo6AajeUH6z4I7MBPft
wvl12VuhvUeuj99rlEqK5Y6N3xTmcga/M25FvLkwrF+QgHxA7PoVvO40kps9cjG1BlvmkWRMyINv
bKrrMeMf174Ghwtv0VTMn9wTFfRBoDDmwOmeoucyZUzHVt0BPpBK4oilNK9CTDEskqW8LYrryG1N
9Y78OHgnWO3eXx9HPAhcPXAJuaH1ELJqmv5qQ6j3E3CBIvuQHpZ9lsHsNM6MuTYoBTBfoQUFMXCC
xvG7AYWavX5hM15jCtdNWQGyNHsHNAwQvi1UGWZNY1qfZ5UsvpAN9rOwU3CyH0y05WwYbnM2yz/0
TCfe7A7qMXg3dvU9Cl72iLSJZ7jHXMeaLmLkvc7CE8HUPGpKE01qKnxCu9DyX3KVsR7q7I8N5mOX
jcupPzY4F+Dr/fzYIBR+zEbbAs5UxriOu+beihCFNJztBy36uE8Ukq357D8vIhHvjn1vEFRRQYKe
5L43rTU3gM9gM6AUvIvfiYwwewB2w7349vMFNiXFjV0DcMGWeOGYJgz6ZHfzI5C8QYE7MV02jL1n
QV7D3qMzlIiOaXqRr0EHP645gmyKBWL3RPQwERXbObpm1RFEwAWghZxDVl2Yy8EePhATxuRWmN+Q
os85cTlXCBWLoApnsQEp79DyEzvHvkfmkYiJlGinwclER137be4f/4N6SuSWUVUh+Hz1zFnbnMqK
Q6rNVPrrpN0I6FzVZ+PdntNUIdRQ6nCyO9b64Z3Y/w4OVBDCOrh4i+a5jeOfU8VSfdhUyeK97Bpn
kDWBTXVhZDUpqAYGzTN+WfwLfeGGd/nmUyzqExmDLxzDGmN8fMUqDikwG86cWv4z4lnY9/IFOOHS
AYlOKGckBJhuBNhAGqDpgrW0z4ypB5DN0ctda7NTEBVb8QAR9FIMec8tcfzAQY+G5S0H8uVCwC2o
M32+QPlx9oZZ8jJ9abro9Y7nuPoP1Khaioxbc6spE38sQzUUFDya5SPlh5zBoT8J0msuiYlIoLPq
S1eQbGmGSJ94niyszIcIq/Kv+PfISh6mQxRI2i7Nr0GSvM6fvYG0cgx6yEOnM3zw1UDZMWG6PjgR
3x9vc9pbE3P3LR/emEMqe44cpEOqxgNptlMNvgpov3fe7dq5Gr643aaSiTbybWDD9/gs5inlKa2y
xvpnBGQcl23tKiDCJzqiz7zceVooUsxDLXkjiv5XBZFWk8dZhU8jdk+uRJhAinpUVe/cTBlGbvn2
EQv1fQJOQlHC1xQCKIWFdGpw1apOdk73/rwLPYLwdm+55pw3VphTKfviXYvR297sCWzPZGrxW5yo
k7GIVUqfGQya3cKev+XURHGjH25FL+MsAvRvnlzdJamQw6UdDNXCmCgGGmwkxdpyNhBNPQHvlUzk
OesAyQPaVFkyunMsZuK7E4y6Lraap03DyHpHsiMYauSLG4iRRzIAeF5iSpr7HYhlt7cSMND6VEex
3wqHt50ogzyC6UdIHyymYRZy9NQPv7LfVGC07UMtWtIV8Uw4ykAWShVHZ6fvE1KqQbR5G+VQrgK5
s/bYk/qZI2fkYS0CZzvB951WG95Q8VbcqabXC+cOj7QDH132g9LHpEmuFGJ3A1JlaF2ZrW1U7PM1
zrrICa76t3XzRRaFZ3vgNKRU3FW/xKYfJ12Bm/0156/SaT3/yUh2pkm7gJIy/YMomhHtxitvYiYC
H7D6ekBHBeXlCJA3tJf7psXe7DMrEM2Q8ccAFI+4jib9xqxeyx2CJOb+tKZ1DKrUO1oT3xI6TXUQ
NWnJSdjWFBQzZnbNmm2gi/6ScoBfRxniqlk/lqV5wq1CFoU6sWie5Q2xGi3HweXlX9YL/GY40tys
v26KVii9nsJKld8xjPzjU5LFNMkwM8hwCwTS2RdvaU3T9Uob5PTZGu87P8pEIt85WxDfrHOBoWtb
+hJh2//xa2ooIOtVEfzkusiSdfIhFrn+i/efnGz8MELTF6Zqo2cbh2WlAPEfEjwiyP2VBbrsUat2
2iNfeeij8rCev2B69Tdlo8jSRkN5ooRLQQLl37tZpYI2LRjSqBwWIgRZZpxSaL4BFo16pJAeJ8cQ
EsMkiK5gq8qXJmwJ2zpAomTtjlVxVmHl8WiEI6igAzdrkfZDVSr7yTyuKTqTgjddj4NHMe/GDSV4
++buQWoievksO3pSHJ2RaMLfgoDhF8XWcw90dBniijGk+GSmBnDQRqzgoG5OxTN1yQnYb+iHy9rW
hoASRbR3E2OG30R6zS/M9RDQES6zKhRo600Nd1FrlT/6qhS9hWbIXEkiDFCy8uoqaw0ntbEXask8
IdVJstKkx6m7RY9Fj9BQfGW24dg2rIwTXgsu5NiIlJGfy3m82fA8Av84AUf9R1Wiv4xCip3jnsTR
hkEsLYyOO5SKaiAT5Qq6yG96gx1KVyuWXpE37Nf6hML4BQg54z4CVlmIfgZbwEJ5wj/yJEqX38rn
CYT0Z1rjR9DbAz+s3UjRkuwIOZJpwPYbT1aFVYkKoDYxLdU9Xnir+ykHMgOcvfOmcP9A8qSKYn1A
CLnRkfBgPe2hafYvAhgnS+xsRP2aAQGUipkagaU6H1RLbO4BKcNL7pij8EpvpkYfbaWaaPVTGzoP
VTxUedh8F9l7u1zTxpV3WlXPKah24Krq3t/gY+oivrwZUVjhPFy1cLjBiIJZHpbXX8eq7rkNNjkt
dko9gfP1Ar9r53xeY1JK2vcLPJtNlSOIAX+l4+PEtFQNlbXtGNkfwEqwDRF4k2fgQl/eHnyjnolJ
hKutM2P848yEayfaGlprZc/6TwogU25GuRZ40W0KNxWdIAbNfs90o8nS4lppgd7sW96dS2w8EHxl
clnrtapmUvFHfr0rJJ7c3N/FxQGwHxBH2iCyli3EWtNLvTSRdmOa9qCZwFtGSnVGq/C85V7B9Pr/
uTOBI4cZB6WLO+NgNNbyzNscVIBSaHnNpechlgOHH9qX6vYBmFYg+FYaHmw2pZNmxTGbpiALStil
iWFYg5ZdlqUo7Fs1IBW0uvHN1MacWeFSnoPyVE03J7l8KRQob9WmLiAXfkCm4Vd1/klnEpqs3nU4
PfwV4zmjbYCU1UkmSANmRPXvAc3NmBy/dxdPcuFqFXpuHIUNYNyfTGhcP76mw6UOBU6SEd+BwocO
pcL/+fa6sHT8sRq4B5h1gPxXy6PW0nN5Nz7yVKLQPQpteYuhel7BRlks4tJpUWxi7lgw/5xwS3VJ
/EstHmSAPUy4dpfCUMhJ7gx8U/uoyxF4yFCfJFqdYCaw6Ar4zpa/GtTD07/ejg/Mi4xUtgA8wmYm
lexnr3cMymX7IBziqJiGtv6T3cr+K0Mhfme+5ulXOJC2uIH58h15bHlQTp0nGrCKYMpInruwYkyZ
WWWgQ5/4NmlGU9lNpAYx0JB1o7yKlieMsJpAu78lq+jCvJqlLm6Kkcc+L7FZlbpurjhxpEwOvQ2U
W0WPOQXOgN1Qkq5rUQuP1m90LAonB7lyO2sdmAmqo0RTWn9GbRcQFJL6mG55kanOJoBcSFX7DMVX
sP84yfNO2+8uRzxTgxi2yCxudhKEAgOCaALnywIVSnmnmCVAu4VUnlbOcrNy+q/Umd4ZsnDSEQy8
z2MVaLeTk3HilwI79e3opTVzFcPH+wXVXY/aHkGPGTn4xEimvjXLaACpx5+DEcWnoAwXDQNKXqpR
H5DhX1oENdF7Ag2n+uYKNRiKu3mR7IFDA+3ojgicGGjvsRvRszzsOUx9i6KizEtyACtW9+kBXLKp
YRqUlzXEIRPhJyjcqIOaHlrqK+gIJKAbynk9ATx4Hu9q8DYQXR8Gk8Cr047qNWhmvTXGOLwsF1Iz
VldZfYEOqejYEF8/8DV7IAWi8lPEMvTBwcywc2l/qwPnrOtHGyLxxlJ+0vjrSWGKaVtHQVOrFGNA
ByPELFmBFSdV6scTiAURBY01cLwdeRdey+ntRHbd+jkUoD6z8nGvAz84ylYVKIszAxgXRX+O/1jS
6t3unTVfKMVRO0AfVeVMrE1Tbh+YbT8Eb7F6CUd0VsV/SMpHDR0cm6DXbwKsFWRuu31MKbXTstzP
EWuBksAJg97IeocH1NGBj6hLaY7AFd2NmRBDXB2zdWOVdFLD7OJbANhU824TUNI1TJWTpp9XKxNk
5+aI4iF5BSgRI+WD1KxGW7OEMEUDa5UtDSHEDv8Uo7Wv73Rkj0deLT7E8tIFUk/9vVh+a+KHtuKa
iUjrS89am26qivKnUoWLBWCfnGMhVo6nPde2oZk2ztEdqOaZogdCSfX6WCPrUjYY16BCjVUVn0FD
auzyL14urTac+uh/n6C2foioCdpvdMIVJcjsI9Op4q/SbpZR7IdhyGmWK6TwKAtPb/LgKPmUuesX
Dzum8Aks0qCG0sJ1frUth9Kaa6F07LVipDVq371ZpIbgLJXHQET6xS5y768Aa2RK01CLbFIsFty6
TzWFdAvsE42NEJvVaNogDyfRrqMkgLfPtVCNyA4xrROS+vJXDImIUXOs+S2pfnfFuDC0FkHZ2sim
MbS/2HjcygKTEoX1TJw54IQRn4Ee1/isx/L8+YGbR0wY5zugsi4GFG0hllvZ4xZgJEExSGyggIE+
azkN8PTAdMOLbuoGRubnyJBWIdCYMbnTvpJcBuMBYxfR+d0gbUqL55ZK38DYLp+GpJ+yAUQY/2FI
AzMe9WUhTll8xdvYKuwfqfzJNAlBPFqV7vKL9XxfpakSerkOwRvQdYG+TIdY0Qw0az0ANrvXvs29
XFs5TfiTAw4CIOr7mhmAjdO/lqXBNagofHVt64i65Kmg9W1LsvHRNed/LeKCoy1f/DBam7HI/QbS
0Jel1opoNzo8YrnHNsTwKhSs33p/Nl1kfMPAcxL9oS1WXaWJXsdPpOAgktLNtwAJLhG08LkpAoJu
vhxZCSN0Ak4nxTS3/8C/iH+NhVSgDOSGqMp1S5FUuL1rFWO9VF51VpOt1nKfWeHZZS6lFAZ5XWtg
vbbE+alR/OalmOl823USC9OyfAXcpIj6p76BdkLB9dn0+uXHS2z8b3x4aq+iGNy/lYskNrKkSKpM
L6yvZCjh2UComVpCa+DnyRa/mWtGPk8kpZKn4haINCsCG7UGAvLpFMWL03NWRjKwP1NcdIdf4PFa
VYS1carn1UlcMzI9yE5MAR7Q9cfVvztS5qWMm9VJ+aCY8kha2X1/iF+/Wf1kE6oiOdYJKF5xjzmQ
Xmy57tCZKj2kXeQYeiTzlx1sJzLMjAcbmzseoeVBF6/5cjh/Ougx9VhB7e4PTCCBanoc1Tfd56yf
1Anjy6R/HMiROr/iszA2+ppZ2M7EnsawBPjJtONUUHI5vfFIEnUDGyI/WuaZGQGqk1EJqFBjCzGW
QlKahOCxLWoT6+HVlFLiZqSzna2d+NOgPWwRajm2Jb2x3sBoMmxQo9Yo549MXm35tIhS7VVm7knL
2+5wa/F89hMiAN6aScU5jW5aGO/ID8NtC69mdjk9MHwK5SFsN7PJi1pyCPDRqbBMQV4EoIhtDZjm
EqsEBy8U2cvqwdZ/2QVkfcFlQE5grhr+9Odsnpb5n0l538jqQW+nriC6G8+oAD9Gc/awMrifZbjj
h9/2gynuwq+XOU1tPChY5i9DeW7L4pt/84rNds53C+psVM4DiwsPmNvFn2a2WxVxDGyzkYsLvfSF
CzqW0bL8QTy+e/PqS+LCdQR9tjkiN6yEbwCXdy5hqkj+/cfRxxhRvhdhmL9V7sp8RphrqKbLGvxE
i/R75XPdNjNv7QtRkef+WA4ugrGa1Avn0mhrKqHYHb55EdG1RopJSMmF3FAMGMmjnqbDfItVBTNH
IEwjsDZeyhPPQ9pcvhi2cWDV0SGXuacmtaG1f3FVW0VVHtvjg1knXXMrYacfjCK4NhJXmzK0Gjdn
VGNE+Bu+PcGB0iR+Uiid8kBtl7RQpmuwlTaX4KURE1Fv3uN07259PnMByJv44XbO3qIKBTcnHuWN
VyJM82JSSUGcPFygxSwBd4plhNLPFdrngsYNvKbas4KX7sC+5TDhsVnCa3BtVEHooF5GDrYdju+C
CzincV8/NFFe71uZFtuV+mZC8K4gcmDWj3OXffzKDf5j5SD4YousWSWeo6l+Yl4chvN8c7wfpj+C
kopuRi7Zt4hCgs+X47KZdPwGZhSsQ5ytqEGAwjf2Hd9v3U/j/GXcSMOanicr63zxbh8JIzzz6+7d
A98FH7r5TggqKJNuOs1xRMTJAmkkCLXoNxWAAb0CfiSF9QB/kMvFOPA3763pQ+c+5iruzwlzxfXw
JrEf4DbugEhLU8Fq9zkJwBcLZEPgo45NghbDvujkqEyhLfT3RN14I5cJd0Wq1A/lWoRrFGXLCrQR
301iN7wU7gaubuZumflSQZVD5JCS89nOUtNYzJCGFIxibmm9oqrs6RF+cWcUvuSCxk8w08bRi4RS
lE32krPzlCPKjIrp08UyY11zK6huBQHYznAN8Jc0TsZ8l3sTLrZfccDGnlt1qYgQmtvkj5sZMnE8
5r5NNygrPZG3FKNUwGM+qHos9N9EaRTrGplqoZgRe1sUCAKDngHzCYEB40yjdQsjINGsAGE0Wxmb
LUOfxkEd2zlZTTYn5aKCk58+L5Ts1gGEGGp30HXGviFVSOkkHOcldUXk4hVPx9c24TnF65I/+OFT
KAFyWE/dJjS46zXW2/pa2NQpewy7zg1f9iaxFcVialjj6wo8FUFkMeCPOTE+oK94ULCrd/saI7SV
B1RhzBMMUlBsxlPmq8LEH2ha6fO8HdResj+sAufrlM1nVn3Nd9SpNYZGlEoi/K+xE/yPzL3H4IKl
4zfAxaMEBGL1NC2rC9EOyEvQF5cvWkd6potaXgA9yjZpJ1KEYD6YnQKX16ZUyldbtJWbFwiXusyF
mwTyU9y4kvs/1GlhgfA5lLh0kYCHcYArLLie8b3cU3cyUPz1beqFkEmCZET85C+tqjxLcm1d+mmq
P8BXhYSVzeeJgDvdl+icHgfC92u+09eJVgAGc32NHwZdK98rPXspnc40Hgk07OwXJ/clIP5BAjwN
+PbIlZQRpVGPgWYIv3OwuRR2RuTs2cQ3lFgOCiobH54YEVqmcyHmSOknrTX0Gl5uiA5ubqKddyu3
jFqkqb+2/OS6XTI5KIs7b2sq6LhJh4BNYiywF39KEZBgClUfztl5FlQPV+CbPmEqDu1eahNEI+Zj
gxlU1yoAqtU4eebdVq6lWmKxNqRY+SYHo6JCUSwRp/CgMf8Y15mfxeK3CB8yO1ErdX2R5drvg/rx
KMeV3rXo7hpHviYDf6YrktHklX/jbKYziuneGNc4dqM5sULbe7v5XR0m3gVn0XXWuLr77QrNuLST
DNNkNI53Fh3vZiJul3IFh9/EcMZolGdYruHsJcqIuu7bhVhLaIbw4oxBohlmJ3UB5zqd0t82Si8H
9juOp5LkxMyMT+ODG4/AHfqYHIJY0Jf7xj3P5Ul4F+orf2AdLEvYhSZHrsBzFQwxAuIlJOjPW68Q
nR7sNYA5LGjAzpA/ZEMx9kyLdAF9mTXR4vD8cQcUpAO9mp2YgQAXSlDUri4aN5xK3RFRjorGQHHq
Cqw6HnuEwvizvrw/gpFGF+ip7c4p0gWyFdqAmWrBs6i8+7D5gRFWZFvgTBNgRqxaffgMw8WAj/zG
efroayOt7Av+vNliTrqb9YbX/w7/r6wJEoyj8KvoRm3zuF44zgyTNoKmCPH4oS6CwUgntczY4NXO
BtchQtTszGECOw42lTfT+tucB3C/K/QVB1r2Bz44yOL8ltdVydn3PDeCIfESeIPg5muoeltFRe7M
gvp1kBpKxO1bTx33X4wHr8xvokX54BuPnIF7pc5MSS3Wiui8jjpza6Glgh4qDqmQx7JYDtVS1kR+
ArrUN7PgXPyycK+CbLPAFlIcS9nQM2V8OHYPYHvvTPUEgmflVSo/shHREW0iZujmFOY5xhu/Fmvp
LpcO1o3nXYaMGKq3XISS4JWWEM6XBQSv6zxqmUIBeZXpNI+IoG5Gl3X3TTX9k9s14L1VG4hfhZfO
hwD5Pv3gMZWseTHOBO8/5GSdQ2POkU/LGXXysO15Iy2Tmd03/mpH8aknts8vjAZ+4coBzcIWW0jD
xKd5TCH3y43j++DkgEkWemBuJi03W2oGJ1kTMPFzWcXcoqwwRdh/GmDY8KtvkwYxalGanL8v+kxo
4aKATvVasvFgFCqeVqPrLiq1cliFgdxbDl2lsAaPWYF8xVMA2godo/dEVIVsWVDTMG/lyq9oL+DG
QfOgvyYWHhFyqom/DY82gaH3cB0OngISBIDgovbStI10JL+VwT8LEzha20AOu9/tZMJwunwx6wAz
w4sCfsgqP5z2RaRyEU4vcXK2J4NGTL7Lzri9cVVzQh3pYPn4+lvQV3X8pHwk+65SqMDHz+H5ynUH
o3V0FblJBSzephlb5a/8itCHiHKlKHeXgOHEltnE7SpdXMFj9lVIw1tWCMAx0KyJB480/Md8aDYe
nae65Z3XHkXn/5gpj9nEhW1W15vPjZ1eV0clDJZZXB1UuX4V04CuLU3rAlk2T6xRyHS9qpCEXjqN
NpOK2N14LE0GyBffRgPbt+McAPijJzwKrFHMoNO4zY7EelzScrT7OSPSDyzg+wUJLPf8mtqaljXp
EUfNj8S2Hp+xpjwBX4KizPFMRCLFyczjQfRPasyGatjxniD32dPej4AgTPmmCCnk4TFspxTmFhRo
AEND1iNTby3Y15lZcQCtnv7/Q/7RDRajYFN7vKBuyEkR4YCaaGKL5fjp0Ugotggb7NjAc0gMosMZ
LPOYVWb7qc/jZwDIPC8qlTnud36h9SEoH0m/e0PDsXdw2BUDtYaSvMSrNLbqui3jfJAFkMfiMi3w
Y4a+8y5bWqsdF0bIzf661feW8dbwpxTTPi1D9t1hE70gF7ZZMPZGLfsUuBMV56yFo/9ZYxf785Xg
guAjNsGA1sxTQSr4OMfjiweYYs+Gv+LX/On2ogwcqVh5z2FWv4KSNt24iN6vPv/B9qG8PKz+NDPz
Wp6FeQqKZ+GCGODT2jG2n9EmvSYVCriNH40am3Nt3+QtBjdy6F9s7VbxpD3NgatUQT98n14Sn0z1
5U9234vJVI0fx1nqd8eBt3ZtnhwI3k40PC6krWMiglkI74oSqweyz35Bhv0uAF9i0SxMnPiaaj1G
Y/EOuwj7TIx3JLr6BH65W8MqXL126QS5ldrbVqU8kV6pZl0cBRMpsn9FPx9Zzdk5xQxpIK2wIvtc
YeVR63mILYcMo16H1QzwPnGuD81rsB/E9Lg8pgNyv+aLSo9wtjvT9NAPwaxeIbLZkN54DzaVVTDz
KXiYGuzkTsuKt38RjNA9OZ60xq5HODaQmgzgIZ6GBh1NatKQRmMJtkmSxD51PMFzSLXih52D9/I7
Q0gVDMcL7M9lTFRoVhfwPp/Exh/eBrBVIXzOjggnZipD7soojVa5RNt4bJqxrLV+NKKvUNgoevAe
tcX4h1FUyRyLoYFawXcIsGvFjADxmxCgeXiRPuk+cWoa4c28NLGTP1dRYK/pE8/cRY0/5saHxI8N
IzZKIkwXIiEo78nUkzByU1SRMpHCzfZEx6iFw+UE3HSkyv1IJaAfOEhs/E+fleqG5lcC/k991net
rcmu+9PEuj0ruZuTLrbS7UTJKJc/KBfvsnTqFJ2cBvtMzcehbTsRXIS1216iDUst9/R+KMQxeJQ5
NbWYLCmwqbxGSa5T0ddkW1ExLYXg2PMcZMHT+8QfQ+scrWI1l0kjiOzRyRZv0K89QBbxZHtpOsi7
SdmaDZz0mubnLJB/T/8ZIE2/14oNEXSx3hnPDlne6wi8IIkDtFTp9nPCN6fbKbwkU9EBIDwfafDt
DLnE7h757dYhBNayY2wtZqCIAra1bIR6l2tJzXWJllE3DrNNdaHxf2ZZWy2iN+rgMYy5Pk7B3Lo9
YghgeZRu5jZZZ1T6xIGwaHfnEjJS67gY92bKMDpwbAY5Q+D/yaljUqKfIPsQV1B1yv3fkm6LxJTI
KuUuet3GPfe61HP+Yq3NdNFxDCQGpL2SD2uWMHNGu9TKphm8HcKGBI95DyHCYRV+a643y/x41z7/
9bqHigzBry2bk+dC08e4J/O52f+uoz6tPGfrDw07LzcMjM0iO4igFYzI/yAktDh90NNMzathFFXU
OEkXo2pk05vY8aZDS62To5LaNbv095MLaB0PTuaTYIDyx/tyXH/rqHX6AH9+tqOJVH8h5EcxGsBg
gHYcW88JiiUBE8sYFWoOpvIU7wLa34sPMJe/jdCrPa0YVowMeZBnrLHPSFy5E1vAcLkEjnQ0Sq40
8QT9iZSadEm6d9DI5Sf/YRolg2wsRPmRmfMN4jVgFbOXtAWQw5Oc09u+QkvWTt8AWm5on0KtsKxP
e8kJcVSF8e+si6V/V/kVLNqsEp2DlI3iCKeJhUoEyfkgtWrpN8RVqQF/Qfk37WFCF2f4uVzxBVoT
2L8L+V8mcgg3WsRK457kYXkd2ADHkKKKF0olYFtp7DF7LAV6d3LBDKMlbhFRR/aVCsUfNmUFKehN
rCU54HbBwdYogUcDWfjZSJAKklz/ArSBK6xJ6+NwAh7rMCYCJNSSKlZrQWXvAr2NM4WQOmMcB3b2
Acx88H6mH3jdUwUv4fC+O7ZecqKQVY0wE+eMzOe79i6cgGf69YIB0LgafoahvDZYb0QQT93loU85
lNM8teBan9F+5v8GJ3ljFRZGxR+/8A7QHr6sqlz6/lfgZjiwuwsFYJ3HNvl1jsVvoXRXqoGQLbiv
jJOknh1oEB6tORv4lvlfc92Ayg8dyYrjGfCc/ZeAR2ew3Z1gJqrHEDpg2z8cUsXpAdNz6KW0vxOf
g0gLCwtEkAZDAhLGuodjG41dv2aL0iIOnE9CTtustOALg7wLO0OVIXJRRHvApj2bfVpRTCL2Vv28
/5aIEyODII8PNdfmpdBuNxAq3TAMwFCP+83a5lWkC4ilApG5vfuqfk1taG8Obqg2i4HfS8eWqwQU
QCWk2eK6Q+8rIjboAyTx10BZ0MGiLEEG7A90ti4+dEX6RZJs3bjdnGRVzMlEzrtcByrs/a5U1asc
yO0R/IfRmGnm/edJ1xWHF1f99Kbtud+978IU/dE3I7vXpT72Na5Kr6gAu4JmIMg3O+WKwtfXXWas
XSFf0P3tP990tuM366ySpTImjMbk8Ib46RkXOraeu8CI3jjmVfsDGsjzv/D8y4W5PSIIHtsPi7eS
6bwXJySmlA6ZhvhqTEqKBNe84DLgwRg2Ivbtud4V7SLgpgRMQBW/dNY7UNTVsz2fOPbZ6aWOUgjx
wqlX1r710u/3pXi0qEnGUV1o01v6efWiF1depWv/ztZXnuL9E+AZgUXCf19PL800CFFMH8Q+jTmQ
V2+m8SPZW3goZiXWnXSX8YfBz3dTOdh856FHbObbZ44MAZSMihltB3aYA3OjRLz2a09IjHDKGGiy
mYK6RhrrDrfheEn3ACupE//KdfMDkcC5bGNhMqCVpwAMgF3DRbaF+vOU9H1R5gVxh3MqpCS/nZTU
tnMCKKO/muUqGvAHoGRsoPDRgS96L2OTcLj1wlAdtdiYeM7NowtSC2F7QbG2js4BnTBVjr1ojPT9
o1VjXxiKudu9jet5omcACEAHCq5qtd9h1ZYLr4NfoyW+xuLA80w1mNpv9bs4F0ZLyHkgZ27QGhjM
AssIZyEm1tN9GEOMsh5efDOa/dRQVRdls8Obwiqo/HnUaKCaBrSwwHyMu+o9sZX6m4Dy8GQOsNMx
gAE2SVKsso6rXOU6uB89Cnmn3NFyQQsSKUBj6M2oFhKabnFnM3QF9+bC0Bs1u7f4Li/hNxKG4fEw
thMKRrqHnZyPB8YteM2W3BdztAjSy3UnPYuJSDwU7Bhw9paGmbIgR+BIQ3CdSwM7qShphaIsFADE
WZ/N0QQtKIoB7ivsmWJrxv48w6kVLI+jtztBmkPd0Ph+wqu5X8kpmIKWECyZvBYmMUQ+2GI20oYD
ZtAdhZLnwwOpqMhNKB1e7WzeYwpuKQCRNQE7lgpIrrK1Sy2M32ldqRhmPubqwI5I+ISJziRzsVs8
lnHf+Zj2M39CXBrFGEb9uXx10o4zaxHPoKgGIK9C/LAu9bwLLYuwMHQkGT+uXZFTImDaGyON5YG+
lHZP0c1Ww6Fiud758vHrygt4Ua+HPi+XCUam7k6owQxJoLlH787xBPj5aAxnXFjThAzXBFGkV25u
U+4DNWOfrGRrKyhSuIIH3K+SfBxbVidpmd6Yafc3h3UkOYeR5IfFAdCG2of1WTWybsF0NKdQs7pH
NZGzFXSDqrn/OmVjZrAgRVlq6bRcLkcg9UOXFJq8GBDupHBELqb6aJRYliWk3aNUTe2CF2yitt56
j8ee+APiwx60fMPE5E/pvBFv939PL/4to0Q21kcHTUzKWSaog8cTgTtAY3QrC+YjcmnCG2IUpeWW
aNkSbzDe8J140Dh49O2EL+Ti3PM/2XNYuT+dsAMKyijN0UahRS2+3wNLzKUgOgwDP5Ib98WDMj91
fWj6D8fmrWtAhqHpywEH+qqCuwRr8aekjy6+7Uxw2cq1kS9nyIVga0XcobOByXSmh5NzxW0OLGDZ
MZk0JO2TWBhaFemUCmPz0gG3G85xXV5HCH6JOHSBrdnvs807chRegJKq4tmZqvLq52Ua4rmHM1lh
zFd+4z6mtCnzm3CVKEfmystT/jwwzN85HhnrqpbpMKRi4oZyjhJxhVQXyYJ19qJM1M9DHlRMa5Rz
ih3wSFjnNveFX2z4UHpKWBuHvDDytGqBxKz7C7vPkRBa3npM1IPXsQ7XRiTtH1xX3LJXpz7V2JwW
8tV7HNF6V83Xr5vkDJ0rD6TbLBAWc2WAFzg4gOivMhjXRk34m36y4ol1+dg/+ToHnChdD2wjiXh+
y21IFkTAg0B+WYBF38scRKQJzZaYGW+FKh6FAhDYNVn3whRgqmiwnTHPrwzX6NbZEvPeaeWxwnTH
19rAZjvmznpFce5k+7cRajwfF+zlehtiXSa7waPPyZt6/E4OKOk2EM9Ysz8EkFAdUvPKftxtmGTZ
Y/0qt2JmAqGOJm4CB7FmvNvAJSk9P/3T4lM7EMb0LwN+vqhSeOu84NTeGFTSlHviW+NxPpeMjzP2
Lw4l7Y3rXQAFcHAzwD/esGJzaWjFE5MRI65gYQUIRctElhEVeFqwxglAE/4+NPqvq5ZMVCJfFmMN
tp+KUT9/81Uf7gD5b+zWNStu+8POR8BCjfJg3VVmwcw5FobBja/bmJ7XjMzuNeoJEexFqK58M7rM
ZJKioHFJWhNS77u9XC3m7t6Vja012MPe2H0b+2AVsk/Uro6TGr5gT5CuS7VqmL3YatR4ZpDtTknE
bCqJxNp+FlFQHo3V2KMsIo8Scc80pvKN8Fyeeh+xQFHHrTEQ5bi0vmeiexKmcGJFUCO8JW0mIEyi
iQkpEFRhx+9a2AXMNf+0jmmUIQB5tCzyvDS/JPyLE5raRzs4+NY4bBkKABWsxPVvCHIK4Yk6PJaO
LHJoxv+OqBOllJm78BnOd/JlZwqAB5HUojt2wgqrgGzjnfF+eY3ZxO6t1mpq1Z3si5EclLms+x/p
71+AgtIdVqrliUI/abt3m0zidEjFzPpE3I/vGALhtdpSyDDR0FBOLqYDxXrIAhun77xny0xMXxy8
+kbDjP4X239xCd9k3I2gzGfY1WFL7Kw4AdxVpSMF1LHj4AlkIAwkre0tKANWlk00+aKbCKdgvzXX
7U/+hdHbN65rpRDMjJnnlmSgxFljbT+mdnBPV0tZPZTjhEZvpLtVY/q61hILn0BJ5/v5h7c5Cfkz
RHugbZ5io7ww1OvxRJvWQWUWcAgaO+ZZdjKMQ3vCH4ZdVgdfYMu8LRDA33Bi82vnskjEJUTYhPE0
DBqz/zFFzgHMDFXo0i5ZI+Qpt53MJSKYnw+svA4hf0XINgX0L8IDRSGcBaf/a1kjbUCeRZBf2CSQ
DAtRIuFuP9gmLmETt4BR/OJtmcCdciFCsy3JQlNGGlinhLs6GrxHYEc1qaQ3yeWIHPGWGlYFIpbL
KEVTLbb0LL+zJbrYDXlsWwvPzmZ9OTxF2IV0I7O01jKOXBx5HOSuYFvnEApQLSQ0mPUL/WGarvp9
VFdyJCwmjUnElHClFlYkb522q4471h0BDdj4HyEermpKDLtdlJKiJDyf+EjnBbYGPu22z0bGsr0i
mTR2FpFbak034n/QYrCbFMMreo47OTtT/TgxwNiSBFzUoKGpyy8rA2uDRgeY5ekMu1NJWDbwj6ez
ElcZluce47G/1J+oSL0laL2s0C+f2+gVZIOZuYG8iQsAL8j7p0TEjF4Y54GC5fhV9IvhPhTLu39H
u2A2G9c3W9cQ/ze6iUiQhuQlVZwneFY7UIftyzmJ+MHbLRppnJb5Bkg35HJHOBdtWileIWceyWIC
Tw9zNsX9nTfWSJY+eYSB/b3pGZg//ljicesXtOPFxSOnBuaTUkyKvX6Kr5kB86mQTjmEaBUy2LxK
LgMZQcdM6waWzQ9aGNU+tWoInzDso066JJ33ccxtFHo4ZpCOpIGsmSTEtwY5hNFdkeinv3VlLCFT
XZAk/LWY+fO0LWHA6HePYR+wgC+gKGCsQcloKx1xDWyarRkd0HPeQmIXPOhi6DfRyIhzcwdaYx7Z
3LmpqA/OJLPDgNZkDzbZuuoETtVfpkcbd5qhcfk5qHvj2oBo7ZaVqUC4bcrwGfCdpxzXZE1VZ91O
imGC7WidfcuM5NJYsy2BHR0xpiaQSUZ2zkOlpUkGw3uyxoERVbnXO7662So3u6CCHUof8n0iwt7P
PwoJR6viW288LWjesfIj1JCw6ztBUIjAIagY5VyPL8jrdgwkDr1tZ1H814CWsFYnRiNAj4LKFEf4
vToOJPsfsdjbbFIbiXmBuImjfHm/dpf3l3eiRXah7jPG2ZwGTI+uwKM4Zxp+pH/1yxPGb1J/Ctag
UjAIRpU7qOhvSvKRREvAwInGa9exBpiGEolPeN/P4/jPZYs91xgrL5hdliVgcR450DGxRir0nWAa
8T7dWvZIsgzQMF+yvLre74kVJEOcK8W8N+eMv0PzxnGH2UGeZeZ32MsqZ/R7vA+M7A90ZJAvYtEb
n+sWh8jcJTx/qiDcVYyPFUWSGYzMF5TEJSBz2bgZjDlPxAKKWz1uy7DGe+oSiwziDk8x/P31vHeF
U9rUdNpX5aS/H4YZYpTGBxBLlK9nQm7b3vZtL1PSQt/jvE5R9zCXHnIV7V58liSzss8EaCPYJKDo
zThoaJCs53YBHEaOzIFIhnT3fRkQUG3Hzo8n4NlHCLS+rgxnL1omozYu8GGUENDA57bFQhjI35UX
sTaix/WS+mNpTjNK4nnofwpkX8rKORPLFv/HM9vOtnQin/OqxUQQSIUt3xau4bwxoX16JzPvkc95
mkQlxo+dMqnJRP5e+/3/w3VuttzC3kKnw1mbOWHyhiTKYP+uvkF7pB+4f2sbhTT33enWv+XMVYU6
afLfRjZxh36HHRWaq4sKp8SuF5bHGjLzPsOc0OJLQImwDOD1gI7e8C8O4zag67+hvxSvOZA1N+lc
vav/Qaw6Pfb2xcQL0f2TtZlgFNY2+U2+o5FTP2SsFlnvw7qOHgso2lNXaevW2r9Ou5nu/7eUTaP7
UBA28E49aDNTKI398+CqieW1c76/qAMHGdcLWfiU9muZy0+bX5neg+/VHMDwUbjEdlFICZRE3Yr6
0wwAS+cVaZBrQf6y1wgv8Gi/4fZ9f7wXC0LO0WoseO0ZZA+y/1jwc4RCkuRD6Z5zflkVCtf7+QIa
0ei4R8v+aCasFMSTudGvuIC4qieC8t6X5KpLhhSPJALOzdpFU1nuCASII4pL/aIDtRBVlb/6U4e9
v1e8GwKu8cdaWsNPdUy22zh2QbMKgVJfS903CrUNx7YKJBImwqENvHOqnFBVLdCSkWUsino1FMG4
YxjcM/YxpUN6q/By+Qk8hlBuyHnlpOFukSQ9bKDuUXlKEI/XM7HKBghGFhJL+Qpbf+B+0XBpkLEa
LTHL6H1sg9CJxDL/H19k4L5x6sibBlE0U6Cv/irKUcgYqyNxBL6aX/UQ+8REXpkoc26I9lZ0pUqb
Rt4Y4W7KH3nPP1aKoWnMH53B+Agcb0jfJXUx66yxD+fibIoWfBYFjvwqakS60tPVzp1AkyBU3YTY
ogHQKdBwHVIk389oW2VjwZrgDmpEf8hUqI9yk5nug1uh2v2AyBRVoxL1GrkDtwpRM1hqXg0AtQ9+
x82hzIAehLLfr8poaOwdCXZNnzcvRuIDyFFTLtIeyHqviXVfrF4eAbCrr/L7uyeGlLl0zIfohCZB
v1grSi8gcO9xRoDcMM4MYaf2N5TtHl0T8yQ9z5FgGLNvHCMvfoFGE/W7dcZg4IFDTU7Iw1d4Ogy+
V1F9xvzQRYdVjb3CyTQ02RXKCoAq0jLefIsgneVPHURUFSG9f8bHukhhs/AslAkmSE2EnHTX47d0
IqNxqrB78CAq/Opix+zjQS/GqK23CiCSp+D8jGTf1ZVkNP6RGhy0ctPoxIwo3sCTHulVMTn/EsYE
hsTjriHggl+BfL+oiacdrSOuvJg+N2CbXmistiKbis5pusddxlXcgYr6sr0EH3FB9ST3Hu+vKtes
5+PQwT7/Jk9dcPwLnz7Qm81znK54O3jXwbWFUx3yfobn+mqxyzoWa8JqydXEmf6UEYO1GS7MYhqa
nc7607IaWyXFwwRnWg6nW1Pyn61fPvE4hrrd9AtndDgPKp1hVGFb1/G4igRxW3aRDeDCQqQCF/tl
HC2N9GGr8JJAXZM/4UMcg6O3sp5y61odg64Uu1OVXlci98I8B42tPcO1wAKVVHLZEsFAdrfLnNor
D4AdX3Um4ByLs8u2L7Sq21VRKZ5MC3DTvz6DE2YqFhO4+UnDNL6khy/nDPiKg3y8wzn+OFFpUvwp
e9U+6bvoaVWPCd2NaON5J9EHN4IGfTh0Z7f6NKTNeOWHQLJMeBIBClGIrvsSLqmH3LlUjr+87mKW
3JWz8t5tuHsukkB0YVoYvZiZQ2LQyfjNdf60FQhfd668O0Kn92BvOiC4WdItJHFNbiPHkqyfMou3
er177SPIA9lAwcvhzVa8jXmAmkCyXAuDDBbTl/IJEBoeEW8g2Y/pxCy3uXXn7QYUTUQu8AnXHZkT
o0wdXTLIHODLb7wXd2Q/caqNHFJlGUhS/QLD4TahzoGMdie2H0n19ovB2GjOhCOI0DoN9asvNzyQ
F9bBOOdUi7jvyBY58dXi2EdktK+z1mm/I4dll3AzIEf8HkpbqqsPOVnUwiqVydC8N2Kz4GYNX6Lf
mV5oLJvoHJRMyRg5miPpZL8zvk4jO8H6KyKED76Z1XHFNV7c4YnCP+YW416A5gKLhIRlBlLxTgfr
IETwvFCpC05yEnkm110wA1jOwgnseF45/VjRLJNvs+FpSsn+DW9ELS7IBjcy9T/qP6XoxCLlMbOZ
PnWCOm1BBA8RFRlOUhKqPu4pokNHyOXE8h3JC5AKnUcNf7jLPe+F+vj7EWYlTuYtpA8vl/aE2Zt4
So4dNXgzLgJoOW8ybU00PDDKYYR1KPYOwmqH5aHyhOTHqE7Jep2gQww1qgudBM/uqXU8CPmzByoG
StiC6R+z2IJ8twrveBmNfAbhnokAl4ap2G32QaN0Gu9WYwVnjIX1CTVtxt653fVhWvfxswHKqkIy
CLFsT+s9ETKmdnyBspPWuGu7Cb5tDvJMIUglKHoVIV4JMyT6v9FJ9kafABfyDuZe8ltPmyUhudx6
wwwMz446lXpa62uXhMaQPAC4fz9P9HOhQUiEJyapdBJKpGdt8K9n5t2h1IUPmRLUg1V/uPcJejg0
GMNOLl1dGdUpLSkM29qEcjSa9s+sKXE7hrMquWuqvoGGEDA6HoPL0QhYxSJsgZD0lG5aR9AoZVYf
0emAMUnNkiftdd7OlUKS7Ng4GS1gKBARUPq0URPSXQ7zm7rZ8BxUgqKJwfRAF1orKZTNaZBzWRsH
PqFAQg2LzI4VXi+zThga6YkQ0pPqKaY+ho4qCjysO6YTSnLylZNJISlSmcE+iqoBVRrDfJLZnWMn
LGUmv8T4GPq7p0GDVgIBWUZYoh0Sl4G2E5YeOVQ7bWjkKXSMgpnyPPwDdc0sPZcuiouKULmIwIh1
W7A26rU55Y2kCv6Vi4Jke1Yo6Cx3UvwVRisF46VPHaG2iXnfJOEEVDq5kJZI0PZLMyGdLMJ5J4Ko
ZC1u8T8TidL1lkeCsVRpN4PC/SOaeey72K6Ahkh6P8dbCMdQPjDKEVXgamhUtUgWBRC71y0BtX7O
7AxcBZvttiYOBlishFQ74AEGfwquUMjPH9CrtRX851YMHziQbreffAkBxUGGsocmx2GFFXLj1i6i
x+4k9GMAXCZ6Kv00/b9bzEC0jEGkBF7mJVaWaqdPeeeTiQE6DGxtuIiclZST/DR6QbuhmPr+/5+f
M5trqEyJrKqeQfMHelIqXzXb/tpkU786Y1yPElyewl49Lhhe+Ew/JZ3Exy+vsMz/7dTZumn8KlFF
564tOQHYA46O9wkjIZHrfh+ZtOLo3S5CxWd6Ona2PPaT4qvzT+yP6Kf6YzTz5VYK85Jw+cc7WWVg
WS8sJMghZ1VRl3KyGUS6Fqzjh5Yemj72pvqFn5jPwZ/nlaim8aokUgsY3i9WfoRJVb6HB9MqZbfD
uGsp47IrYI0jRLx7Cw9lVGN5zzF/iKRHv5m47HQ1HvTKp80tjnJnKE49/cAt1i46db946HiFU3Rn
qgcLRr5/VWWhsgwvsirckQWyDI0bPVBIA08gYv2w98cjMR04Emk/UoDOVyok6N3linVkPC+PFXN/
3rezp3ELo5LOOTpD0NExJSz0BnCB7P51DcjmQgLYPc2UUIj56qewnnFFtMFBz2i7+ILaMYrHQ40H
noCol7YUMT+Ht+I3f4VAIDZfYtmaeZBUMwi4dDb2l9WaBxhP0gg3MWmsmE55gWiUrhTRZEZ0YpFf
pqmwPMYp2Eiirqu4bv5yliT628vIsoGB5psIBoTcRj8d8Q18FGjLBarncJvpMfdkW2ME76sR3Yii
ZJfVGrj3zRKUj/zlogIubmyzjeOkHLMpHYLBTr9VwsN5V1LgTocoi48nVCeaBxIKecaagGQLGKYX
K5M3dSx9YnTmuWtgkOTG9DgjVUof1dmj4AZAQlWWGjDoe8jO9j7PQlZ4JKb0uBiiz5t2WozxtvUt
54JDpUHP+zymMB9hsW/OHKnsG+nsS8SzqdAmdQjdYVrQlwiDOYR6yXDtFHOK6DpPQoz2vmICKWqW
llxBa5aFjTI+BOajm0wnJT5ce7TSAPO9tNvA68PAQQFpzSchnBpa6/mhyBZ4mktFzZJNAg9j8Gu4
r417mp/WNr5VLJUKRS0t0aPmVMBXqn2W02wOjpFpKZuavpeFAp2scE5l2RVuZ69wAWsk33Y3yKPk
y0XWiBrlCUzdXc6AD3pYrl/fxPHKN67rJiynBICd2G334I75k5awHAJ2E1dJjYyL42Pbai7+vsao
unv7RNf3D/V4i47S2UEO3wkvNE/9/o973X8ETBMPHTvo9fpMvpD57cm3d/brccgpgemiPhA5oiNl
iGGTkq54cxTkPvABVQS+Fs9ir7XdyV4Sh/CcaLOvhuTborwgMjxwj7DbotK/d2shcxCSVbtfPro5
zKLgJsEgc62XrV4gM+h/aMnRJ7UMLg3mt5pp9m4q0hvLflnia9lEHp7Ns8iDkR4I3BKvpKssaoIJ
7TAThlDHT1l1D1I5zWa8owpLMI37SRtNSx/huzx2q11ujlM9HDFr7L6HUAm2GHrilb77BtNDfsTE
mXUur96y3bLtGNO+05niKUsXZH4GTyBfg/W852sMXyXUmAwD1GdEntGv5Vv7ezQY5ZRhRthM4ed7
QCf5O0NEu2edTCCZmeOXi8IdyELTUIQ9goDXU1gmYwYizDf9WVunsnug+rtNq2TE6RoD8uLWJWKo
DtnK1yjokgPEGqzkCm6ji9fNl/QbFzYRnFbfW1cjjzPCEgafvJuyhAw9Ujy9UBXv8RY+WA0XLI+X
oTtm6IOMEE8YjyUiN36xzymYIjp6wvKwTKYtPxqohDw1SxZx/B5NJpUP7vsd2UIdOLufqXF9DtrA
RX+GRx0co9ZVVqdJ8EhnmNzZwKXUXBJ3b9tAWeTBzDWIQnBnGm3Fxf5gTJFeX740gEIkXd4D6/4x
Fqh/urKXgosgvfP4c4g+quC5IH0iFupcqfItGhEFvHsSDqNw93mhMGK0K9k8YFe5G1tdCT4o1+6M
sf0NzVSoYNPpws2KCanOebvi/XLUn6rdJbWzqF1U5PCNEqsH0sTaEFLdex236qX7r+ngbokEdLxP
0NKUU527ciUm6PMqoSplkFVpsU+ldM+1VGTSlPRKQD+eucFEF/dumLfIBN6DGQbhz2muVXaumCkt
a87ozObv2K5Hf+KAXczEEeOkusZbTQ9ioeNCJAXiMHAne8lG7+Ix3Ah8UbdHmWKSLR4rOVeonVy4
3uxe9Y0sKmu7Y5OckUE2221z9f58cI4qdDR9fCZIrolDqskGQNLuA3Q6DDlIrbCRAIwxnV3s6OGQ
VLKqTUgbygBW4JqThj0MjqJmBNdXuF8OgoKTps0TIcLuFFm56GYvUIsLkYoWlrdbWgwYUW/RK8D6
jjOTNR1S0uZrHZ4eepjXwGVDASrXhhP9JZtzbkWz9sEGYR9ifuDbWkSefNxNiOJufrDgU6eeqX4m
/6rdA0hJV64RZ5Nxb4EZ39Cb1ewnFjJ1V78spmKWKWDU6Bg9TM1X6ZGNnHvrB7nxTETzbX52K8/S
/bUDNdMfSJ1YMCGG3jNkyKDN1UDPPOLTrvOtl+EAu1fe6M0tQwQSZCHBh3f2Qm6UxTz/1nuxAYQc
xEe9tWqrIpucVstsi+yAoG8jHE+YGYAyUTvzmLkyhReGMBm1YgMQ/Z5eM99DCIudWtWTmAiIBkeC
JIiGX/d5CEaEnQCSW7HD+kmJjnA69mAFICVY1Ase86qj52Eq/BiQ2WOlPNxBAVJGqI2gbxG87IXq
TNV/iLD+CnF23Xwj/i9eN7S4/2XO2BDqcGMQEqPGP3Dg1dyrbGqd4IuP6uzyK7biI6eQDaOHnpJZ
meCUyBUmI3piMW+2qLiK7YEZu9BKRc/iVJahHKC2EbvY/J/lIllnYi5jMUPI9hRXPMx7bibqbdvb
Da030o2tPP2lAItnWt3FO5qmsr/Bqxrv7zxaOzcIlA8NXqU3czBRBSnsjn/6iL9LKT2dNdMd6lbc
Ardgk+pDijPEnoHvPeigXpaktFGgaBwsP8e9BtI0+zhegWYBPWocc8DmAVpKK418VHvVoBR4Kbqy
bZXfQBULlyyT7YEwKuE9Z99qpvEr6yLEDjptxHXvJPUCedMEB5+Op5j9/K2/jxfaEympbvYvGRDX
+hMqIN0pFAFPb4Ml59iAUlSiE/Vm5prWTA4Y6wMyfQ4cmbVpJJKoiakaLfQMz8EEemfW1PrlqLXv
ariTqZDMKQfvXjKV7erdToPrCR8rx2m+DQYs+gZhbjGmzg4bmaBomTxxbRwyr9gwGXIn0ylJJXSX
ROqYDKs1DPMsaHvm+zr2QwEgz8SgnMGZDtVh10/xSfRedwszTpLiPbqCsXydOywchNY5HCwesPUA
hff7fmlUSGpk3oe6kZxJKlyl9Rin3uiSqARzDPbPaaXOr8bqGNpYZS9iLXwxvr/WSlwYr62N2dRF
y/AqqdofdjIjt0Qy/64clTm7H9kMKcM7cwI6UmgPFRLao8ubwu3IjSJ6uTrMFUzQBbuvR55sd24y
4nW/7iqgs1BvXVK0pOJnJELyEn+hVGZz05cHtgKL0jwNmzqhe3gKTDkzXi7b6E2+PP7C3vN6U2VZ
+B7hFOYq4W/SqfQo19uK3iqXQgk2k+CXoGfuOxqOPpLiHbOcHSiR3TfKmKvuv3H/O8nFC5nkrvlG
ebeOqD2QCFY8bqxlWy91JtSxtfC+H+gfjSx1MmfH8yKBQcYiD9F1Xh+IceXqhZcS7ZEbVPB0YTyY
Q8ZMeqeQEmxrtzdChdyb8LLg3DThSSRUop+As0yXv4jSVq9pKhJCvKsGHGjPoIavS8KPlw66dSIS
WTcezysppTuVkHOIKmrtMPHpWzysruf00Kttg/dn2g3mxjnVF0ul5Hom/9CriPbsXULBdkXCvtda
gucRIz6rvDeIF/rhnZTpOsU7Ak3IqqCRvQvrNsoiLo/9REzwvYJaDfwnxd06YV1DRzmUxMMEfuBR
UViySj5ZWSnJw6NRrMrXGpLVqFo4GBYdYrJrnTUZPT43+XPij6MEjYHuWren9RAIw+K2qbqzH7It
fvzUcNoM6F0PhJGAJBVlcLzfIz/1Rc/7XaFutDHxwlWb/ZanE854qDkaRkIZaVCCxWAFHiPzjVTT
RLqm/LJ7rRC/cw5FH4l9aRglH4EXI7Zsh5808erFQET68mXWeAUGXjH4Q4a/cBqm3GTHSNK6hNUT
tfKtbkOwfw+FQTCSS5iJLJ4RWpJ1stLGzyh9GXrJ8w9wygwwZGPjLk38cBAJHUy6NUxa48l61XTv
SHikD7ONnffa4aiq/sr9vReAHkQZ73M3r36p7PazFDhu+kz3nNMQ/JCyKaxmx+jzXLK20QvYRLj2
HoRldbIn1kyOb1f0xRZ4ciT+20AguY2coDLw3oB1SyI0XribDH9++L9ZsTG/MnxGfiL4ye1TA02b
rPdNnKwpdPSjp3fuDHetAMUrkBe8P2CLU+DAkUz/IBKxEwo4LS5r86vHhNrsilxpe0JBUEA6dYi0
4WN1DVEzHb1mxBrJe3X2DLHKss4X9AlIjLgY4t47qt4rop5UYIxkO0z6ABwS+lBz6gm4glFTp3s8
wh6eHx7oT1yHAetUH/7FK6AlQcmbk3BfRV5t+9VxUHwSZTzOggM1a/cf0PH4ougTTCoYFHYSV1rw
/hPbNF6Lms8ezKitoA3mNevmnPostfJWy/YASR/HUuxq/5ZTJL5aA0HGV7TAYYmbZy7YG0ohP1Xa
dAmRxvQNCO6Cdd/yw7asOUrwTE7vqPNmlmDMufGqqt3j5zN0BUTosllj++733FhK7M1ifd+SwaYt
Qi8gwR5PkHpiNEa/6MyvsIppCgq2tuVnEDFV9ko3GIvSj37dbNUj+f6S2eJfI7rZ/HIv6DuYRV8H
q52vNxQ5SmsEwDKNowFdrHWts9+eMLeWdSvKnGRpQ1TP8BPrzUu2oEj9eDxYXIOFk9aQKHX84RzH
Y1mY5H5eC09WqWAr4CrxKdyL79cwIn+wHmV/wBLPJ513q0P8ONxUggXel0FnUD5hAr4vBela9jny
Rz+m8nqGgVQuL6XEL9eUQIynEXfxi7c1B6N9WPZv68CpjV3qPz/TrAXZIA7DSX0IU+70WJQB+Noa
7vCVBS3YczeCFN8TUna4aqpOR/lz++wZLiiJXfTeyPG4YbRLuCtfjmEx2OeKnD25amLffWgCK4g6
cyh1+r1V2W8bd8rCD88NHIKqdgWAeCwet3l8njvZkOWJLfxSjrJXG1Py90cpK/UhSNVjIM6x0c6E
6v203jJIOTUaT62IHJLkXF0GkqSAzQIpvV+YuysQHgBnTt3qDVoevRQiRC8ggjwALQHSoTH4oAD4
5/LYQTJNcM6OFIuRakkUWqsB+OubPPurFZTaKkqVXtp4pEFjvnSmWxSeoYOCCCRToOfBFc58rLAf
xqb94SCv2n4HFZIAFD2Hf4K5AgzYm8z5Lt5J2Y0lvGAJlu/E5e9jyrT21nQwB1ddWmC9NGsAFQwn
1y0p79atkr0tWaUlPPQV9BwrxQCoabeEp3LQpoZBde0YOI1rFcN4D6+ltQv4c4FMpO2bMSqsIGq1
Y4qiLUoOdtzoudkWrJPZVuCV1rLwJfxoPQqIZkGWjd3XuftRzlfdD8XMRAt41iuFBFpSXHU/DuAS
QqJ/HyP4NyP29x5BFc2oJVlF572LP6molEjOMRd9NVAJ6snBazvSBlnGdBMNbHUsAaKeZqG2j9kE
ye8sVASabobYAJZGbqxfAU51m+Qd8WV+/JxobsJumoW69W3eL2zQZiQpNK8Eka9kadpeVgwFyV18
TX2TJVsEJGufInIr1eD1A0VEYZEPwCRS5mfj9MiPyEgkAzpGY+Dm2Y/mMJ+yRR1YiT3R/mZwZj7U
kfCeFUXzCqFptRGOzSV/p0zQkBZwjD2whMetxFicd9obWZ2GrAGyXkg0qdO6yk4XBRMHrKiAbKwn
1rhPAeyDpEX7x6WMilGTYXnTmNuo+kqulAwt18OU51shat3x1fbVzgqxcrPN1oKnUxOWH6rUifqN
oUpBy14rDTmBO+AC/+6mSUbJSJcvt/zN+NA5bvSegYV8rtro0SOoHMYPUTULDBMxdDQUxWM0oF+Y
NuCmR9WP+Kv7xF+DYY7QXP/sTgI91Lm7uQwR5i0ViTwf+PNcLPV0ZHWQU+qN+Uk3pImDSsnSMgmD
YV1FhDA2DrhsId9m0ZbA+lN/HXTi0XrOdgZ089AaKW402D5FnBLoJdgOIaMNDW5QpB4yUNJsNsXZ
J29N6VUCb0n0ET04XuY3HBVm9g5velr2Rqq++scNFzfdojkxJufWadwAbFvLtlxvzixZkEOnkGYj
uA0nap30hCoKwUZKUit7UMFzayCBWFfc+1hoTFgF06gokJjX+MnrCMJ7GYopkfSYJduxBi4v2Ir3
2pBgFae/Jvn+NLTFCry6GETDB6trcTEmuGO42glPwcQtABGpLXPqvAqaOxYbFpvOpaXSC3nbiwAY
Tx5C9Kzm6D+zLpL2aPZEwLGBAp3qE49nqGNdvuvfMBO2wXsBRqkwOTsHFYPoSbPz5L9+1mhm4EtC
kmaWxKqqFeN4NuSi+O3w31lrbxPEgtcJ9jTTfPaScZZPsczZwwYdVDYNr7RpauEJhg5PoVacaVYW
P8BPb7qR5EA54JFoZeUj/MM5UeCoqfKOAU3lZ9p5ZsGB4GY98lRMeveP+XM6pz8sN9jgzwkRI99S
iXMi1qEsJbcfTWIAH9rWQUk1WPnLuktc05GZuMN1qPMNjVYRV4Dok8mu7L2skvArn1PMg7RzWbbH
uZOIw8KREh8RcBvDf0CGGvkBdJ6taUDn+ZP5SdQuYkj4jruOcpWJ/7tAJjv7EMk5SyzrFpdmEJhQ
EvyEzsfbo+XEOMo/Vi5Vb5X3mdNvUWSEKrZC6tL8ysw3EeUO6xg1vJT/LQu52k34uI3/NLbJk1gl
nmJBsCFmSTK0tl7DiftphhSXcUSaKgyWJDcUTS+VgkjMyAxqGw4DPUuRMgIUgqElci+PmFPgh7vL
iIhWz2tiyrm0A2bZsZfgXA35W009WOwD9r4QL2j8O//Oa0nqs8ewBz9aF3pCCvyQOmz7NC0D4MpR
nwU/haD5Cm3wWRh7eLbJ4NiZBmBEyjbCPdjRe7W9o8P1iEIwkkFAugyXaimfcMBarY82ZdMfrPFq
9FobfpkVzkKBuDIqehOcaUBRwIAo9fIzBklJCCb0XCzyU9a81lxmlkAJ71NwAGUETIheKpNiSfjL
VhkjKZffcyDjVkIym/sRPjd87JepusfmYbglVprvy3/Uv6X1GgwSliINIisamdy/SvkjDlLWKbLU
eGpHjDtQg2JoEJFEZir92K+Cb0FD6GvDaldNoyK9S8p5KZo275hqZDa9WMLeyK/IizGBzwW7loq4
oa8OO77dgaCTDQuMnIRdsTF1hROKLw2wkdN216dozpo9rxZ1iRXbecRkvR8Lo9XqE6ik2LaLCJ2J
zjuSNYqLYNHIZH6/iSKA5PSUaXVnwS/3Iv64nxHkldAms6c0huXpT3vVSlhGcm8qL6f/cZcegYfC
Q7n/9VyotXOZ/cJ0eNk8NIBRnSSuDba0f6vKzt6l3aHUA3MY/TuHv4VzD+RYMjH+SqY0If4HL0lX
4IlnYGyItKFbc9iAnvuP4LjzFQOSdAbfqDBTKdiIErki5H75ogX0LQp+0aCFSZK+54ZkIIsfF6HP
a/3dG7q9a1lgaIav9YbJOMkdYllkK82qnCIMtorzRqtlXkye0Bj9rsC7B3qJKJD2ZPblbKeOqRBs
UYeCYxk3L/BvDqwfYpYau43Uy1du6C/WnP6QgcoShl1IbzvzIfAq7ooDurGY5UI2/uZDwOXh5+L5
uKq1IUVm/slF9jYYzhu9C0fqp9IxGyt9BWbDAvBjxA1Cpq6/rLnyZ92ptHZHqSsivs0dj22bRZwG
BwPXNY+Lv3xQxQDIDNknHWTu0+ZqyLVLyMKpx9Wp6u6Z1GEuEL78D0Ohz0Tkza84LVsSIEYqBRQ/
IJdjVF8d1Km8pFCjtDp3wAiFRcD2Mo+JYBrB116ZRK63fnIX35ZzdjSq8kL2O76JuVPevQL2VruT
KTQLCi+tiXVj9bumMGscKLfpqJ8teM0QIg9WCfBGQQz5JdPKfVZyOQa22jvO1q145BLATABZ33tT
RzDTCU/yORGrQu3Y3L6eFS0MZPrKMMGCu/Re7CZGNJLC4bvokG4GJG0ymwIHf3JpD3ypJ30DiUge
nYJtgZjdyhzdpJI+6lgqgoOaCoF0OaHfT9/6c7LlX/VCG7pFIq4nCMqWlZKkXhfyU8pHyIWaj6qA
kRFzBdIz+THuSau5/mS/U6G7wYr/pA5eS+oydPkzHLuQsNlBS0PhMnCwoojfWiLXPFW/Rin/w1mB
0s/602NjtnC/vjZ37568iDBdmahINXWymXCWn4Jeu8gpo6JSU+xZ7iYF9XrNJsq8YfoAo064Tn6M
/sAzFBraxKJAIRFKP5GZ+KnH9AVY3eTqQivFNWh1wtjGUsCUaa2h/x/OeT2S4H23aHaIS5f75AR4
UBwgqGwfJMBYkhkQmVT0MCHlFMBDO61JNe5cyvmwoqYwzZjFjisRybUSkEy7P4DZ3ws9hXwXuUcy
JOj6B2/sZORm8Zbq5aEqB7Bn9j5zA83QuzP/PWzyj4GffL1v2v/gAiZxP4NLjYKNj9Q8tAcEa8UL
/J+0VxtkPKHxKkYgK1CWBHN1ZEjt8ApaJZoZ8nMt9+Mz29a1E2/U5iyGKIoPkIl0Zjovb7LWnXIq
lGm8qTzfeM/8CEos2TpK9llTMfzILGXPic/7xRsqDV8x/z+MAQH6Cm/3/zY8wNOp7uhq/ueMSWBV
lXV8ZZCnnmGzeREOPQskjTIKr29Xii8JwORO5li9WY1206aC8vHw1wXZlNqEAAHLQmuLWC8cEOKr
uKfQz40D2p7TDsAifFFpybWLz3Z6ynqFMWEwCoZzKgeSuqWPT7VMcSwws7+qrjtZgW9LYBM69o31
K6jxS/CMqZrVjTaSFQQM3ooiGKNoN5y66RIYVoZ/q1uyHJGepK3i44BvR9PC1rJgv6rwwOgZbxSd
z3EcXm29z0naIGENsDKIjUDvkIjfwn71DDsi3x0J0ViZowC25C1Mkii3CHGVSn0A8K76H2WLGJ/E
1g8+6b39vUQ7RTONlX3HcimcgAtJejeSK6PkIj9AETUmaiL49s2DC2x9BiFZAo5Rm4BBhDj43Djn
hPPh34gAEmg8F50N9kaG9+bZ58iDJbKGPxZsekP5CeadFZHFExyNDpwCavj+8GxB0OTmlCGq96Pk
bv3uKJ8c7tIGoAhOm8PMujFiKMwU81Po98+AkhUlNIk5eOc0unNyq6dIo+acYavSxWCC1A2S8PRJ
qSK8C2D0TaFR5uZUllhSxwmIFgBDHb0DPpq2oodmj7Do3ntSDhd2scWf+8wUNPdsWEWzNuneMNIh
lzsML+Vkj9IXS+YVpqI1XOcrfr0wuwAeISuI8vgxDu0JCaEa+ZvCSSuLC9nwWQWV2dq8YaHARuk1
OHIWyKlQ6s+Lwwd3pOSjMYAMu0Yd1QmZkQNM/1FmxMzIBqcfgnpT0kjGm3Bp0YrqtnTDTiCj7jcb
tdkRhtjLuEzbPC5f8J3btmI0TKeGkATPpHCNkr0mURXBN735Mq3t7h0SGe30aTJQGDJpy92X9XYM
GcYvSKSMO5BdvTd6mCDlkeldxGFD0fdwcco0/sMtH6p/DXnGXtI+RJUtMOGzhklPAM6eNhUTGt5k
M1G0aR9BPqA5BGO26iFQREz/6rDaZZ88cgy+yu619Nt/3VCZYzb2zpKIh52MrKjyjf6jybAvgR/X
pHDB3DGcupUxPTPsbOegMvr72D9XJ8prsxwN6KRur+veftATqLmTSz6KHpcuKrjiffgSo0uVR20B
gf8pjCf3xxan1dRcyB4Vs0mQk9ljfX4HUhOMDBtkFIAZwuhZbrPTnM03Ql+ipB5fF/eTEwW1mHz6
ouUpum80iaZ/FU+Z5mum9FEHpgjmjZrdlbv+B4CzlhgqrWPdKLB0dufp6x1XtUzeOvJ3gVMwllGN
gM4Ne8TIqOfX2+zrg4kvKXb/QWIOqhP6/L+7FAt1ApMu9T9xWVUrwrjcpoaaoWn8yA5C2QLbRRjk
+id+4ScRftGiPxqC5gd4JjkER8LlotN2vvmAr55GlFmWBoJO/5Xme4Xd6MWPo7ej1f3WQK1YjxuO
JAYHAMTWNxXQDTJ3r8tMqIXy+GypXeR1RnDvDpcUNYibMoqFdmccBv7NAK9qHcT65kpPNkCXQO6v
hRmqyi2xyfTjph1lzEwmeWAdvum1ZHKwqvHPFt8dzpdKOUFRZqTwcevzl0R8iH+3ksysbHkWEhin
w/kYSEyqVYlzzmep4S6q2atOP1wBVmOEkCRoEwxmdzNVCkkUSv2pEDGtfsLca8T+T9GUktzQ6U9Q
chENtCN4e5ofK8p3HVu98U2VfglI3WYrGPrMYxfICbAuYBYaVAiCvcPXg2EEYim0CVlIpgfpiVpu
3xtoh+q+lCoyErNV8wmiXkmwia8l6EKvdDuy3Z01KaW2M1jQ72Z8hcdY/E+tWMO+OVVd0y5U9W6h
YYf1oHUeA80CZJdxzVVcH1193PJDHzOaJNP16gNY0dNlTU4kciVC0gvxFQFDSmuTJIuTwxG9+Fra
Nx3T7nBF+d17cn323T39FUref1I6UWMSmdnDyZZWjc6mRgP1LnvqgHUadG6ZLeVAnE4CS+GtkBtv
5d4rg/R6hoih81LN+Z/vsX9xueKAxmL/g/l8s+Bj6obKYHKlVge44eUvq3PwwoR1/MCNZGmkoRwi
B+QsfdqYHDRv6s/Gj+KuX2sVIWXsS9/uYKht1+/YOzwqK3gEXvKiLWy4GsvwTnPW/2AOx+p7wUmF
ArPdLUQOl+ypXPIsC0JlgpxYVMxLsD0OCTbAXmL+o3oQwFlq2FjTeeBZ0oWqQtrcrvX+0vkHKDns
fuTw6ee2t68VjI+5dhLHvq4BBNw9jCf24xczFkHpV78j0Np0ggoBCeO8XJGD7T8269Z3N01qa0Bk
SA9qO7AnzWEf7Dvv0aRShDBYTl1BBn9iBVB/14Ooof9Wa+ypVpODflRO60f5CN2nfHPGpOyhSCgj
AZfb8ern1rr7rAleAgxkCB9WwoQrlL7+K5Hoxop4jJzDUb5Mc3tuZeJNgGvmA63LL7b00gyu6E9B
jYW0ljeqS9+GJNCcTFWNwk8SSbhSxBNXbgLN6vrtpnk9fLvALOfkw8IZV5XIgfoDKecPGoZMdO+m
/PEjM5U3qOKC3NmindJVsE0pRkYuOU/kZdsdjhTpH3W5qE8iRug37qIJvPQkSc7N5xWDbIngu+sY
eTN4zkAomRFTZULUy25wI7dRvXIOW2b/ZZPsHruRb/M++RRG2zAoyC9Ob2FfJU08/IZ283gvNf23
GQtYjeE2KLWWrVB2D2dV5vuLgeF8alVFIZdX6sS7UcxVyWI399tfzvQiebLMfnUYcBneAtUG9ViA
SI4S1hyKLZF5beIfRC6tVL8iujYcJ1U3ki69GWfXNntagCMcl0zgizdeleGtiF3TUi2SGGSrSVeq
gbdpndIn2Vuo+LJ8Us1bY71M5FW//MtMYeLOTFVffZSLW59tMiSwp5QM0tag5UnVWZsT46079ik1
zlSttsBq7ynvMub1s5E34f9PUBeXOSRcbvPhIbr9Sry+YWGpYW1sSxzzopVsIEJkzg027Q9RGhPa
/ETivquQWZ23oplkcUKpuKi2P3eKEcZBIKqESnD6WGnMAc1zhIvoxIrd4qqRQZY7vdI6ZpyXiGMT
GaIZ3mUmiohnxQQ908k9rjPF1jBwYqmwRBB4mYiEtCvVwKrUkpOE2LeZ/ZpFXKAvGNEZsyEsdrJH
h2xgZy6lxtHj8yrPKKUEff4YnRQaWQXY305ybR5rV34fnR+S2dRupMuXLRW0HauDL7rEWFTlQ5zs
vnROaX91U5irqrVtVBsTFJfOn29JvcvVmUpTAGtdM692TffvyXj/5RBpKmisw/9rL9BW/ojQ2VXC
kVCi5pTSy56QCPBvw9iSHRTPsT6qtQgIj20DdsRdM4QWB5Clda6SROd/aF9k3bsJFFs6ag2mstDJ
ZmrZx395fS5AkyZim6mLfo0aLRGCFR81JHuqhMQthCDobpC8sVgMSzAR06g8xJyfyCW58M0Ux801
hxQS4pXOeiOIBFj7LOLghGonFQnOGupwaQi/43ZZCmVYS1y/fqxDOIaVZp9nz8vf5HJMC8cc/wYF
jvFmRB/ln8gsBJ7r9GD/27MU14NeGYDvQ6CEBkXCGa1mc4+Uve1oGy3Gqg5o2hzf7rL2nf+D4Cnc
a2TCBiR/Paw5wc6nIq59dbXeyOJcrjygmDZ1uio/2hSnNpRZKRSFqp9y3uaODMrTJQHbHU9BOFMA
MEOlstl4VEt3CZ19FJeCRE76RGBconEi5OuLsDG7trdrr6ldFU46f1xkds+vdE9xUsZluqC7WG6g
NqUVJ6Xz2X3NbYnfyOhH/3LyAzKaRezg7XKnmsYNMwvXu+0Ej8ffHqz7HGJvrpCh+AsHciC1PFt3
y7scwAxHBLpamZe4drblgdgVa3C7AieY7FdHa5n/sxY0918WGP8zotwttQdy9O1Qc9eQiXGQrMop
xA6BJpn1Dl5NRdNIV52I3f4gieQ7nL7MZYWjh75p1XukvVl8pva3HJaofQqMPSKCXQoeON+6dxWz
5eHnkSqSnbN3wpL4c2k+cjbqfBfs15X5uv8+cQO9RD7pASb3wZXwpEZsRBu5uI7Xd+4T5g6D3w0n
DsGNQYEfn3dQbsOylwM8WBsfKMkLsx1ACPK0y16R9+/y03+gKPKzH28YXPLqMnEMp1UEbL0B3EsT
qHALo4Dza3laEq/QzzlBRGKHLhF5kcioJDNdIJnW7JS/+oEkNk7FD+FTCYdyiwPoF3CksSFKU63E
3Mpg6xE+QQERh6nmASlzBNBmwP/zY0NuW446WKZnZ87KcP5auQJKrTcj6wY2u4OemTwe4qVnFDCp
C25AvzYebmyFapKnEhNZaAIuKSOzt7yH1b5KyAQJeMg9C6iE2XbXv0NAhWDLN5iwa+2jpWACCfrC
w5GzFLmu54GULf1p1qxBATPEnTQHanr34OMzQopeTw/eKfniaHf8ICMciWpjjpeMaDItW8xkqYyU
LxUdkoleW2GjeAerfOHqE5GAfNJ7PQwo/6jNcanhi57+PM8DrX3p/+ylIcU+ynu8+aVmlQc9X4F8
dUjuPerySlo5YLGJozaAB1dwU9pW+/F06UsWBkrLo94unftuZDaBXFU78t/YMyuMkBcUsYiAn+Vi
Urf577H2ZBBu9ZIMWVqpmSOLhw6jq0/IdqODqaHZtqG+a4fQtpdwffJLo9De9BpSsK5P+Stk7rle
4mtWfbupvQzh5ALFHmCPGWqw3c6a2SQc/912p2sa+KGrzufw1pY2H59W+VKr5ls5CiokBLDyPvuF
rgqD0oyB0G7CK98+uSkb66DoI/Yj26kh90vFGFHZ2HrSMA5zQ349I6m+VZg1Tqn4qdNqEQzjJNru
6VpRdZ+1I5iKRavsFnLFxHGJq/gExD5ccgqKHKivQabt4zXS/9PaMNnMmBeZeQ8MKmgvPuMTNw1q
cH+29zakuJl+u74i5wXnNnclMBI0wcFwjbtTZiVywuwZpk8xHLdgzrY3HwY3w/1UvEYwILrXtSg6
P3HfOTpEaMka7eoIuyJip7Ur9c1jsBniCW2/KtuLTyEOjW3Xpr0zufRADFCriJZFjTXxrPpV9RZ9
ZQVetGx3GAPQ6OT3qweTcPhd9iwVCA7cZCuzgCPuap5QbgwrnE3HLgMSuG+W3fbQgK9OI8HkqRQ4
aa7Egns/mAlb78vY1FkFvPSCmMmVIDQ7kHuVlyfD50INw0eWbsCGWMfUjfJycMkJSj36BiRg/wpj
NuAZelKH7SxXiQnb3P83OwsAc52Xwf/4dFy3fukOM8srtQUMKXibE6Vzmvq0iSZdWTZEjORAct9s
xqMaQ+FSRpaaui4exKga3KUeHcSDR2f5KIGX2e8B/AwXlsaRQZmPGjCLebCBI4QgGySMqM0zHXq2
o2Aji/oVBeBCR5KK5Us7TbtmnFJt6368C5iVRw+8uAKClq/IuMs61JWR06mb66NjmoiMP5mzwHH5
rH1BoJJ7mh//oJ/rZxKDFdDsUtVMA1MJSlYov5HbX6Wlu/YN2nuMqpTTTEAQiU1eSYLTE6vybkkE
5yj9nBB38bb4r6l8wmVSb8OpcE43UnQhiyVt6kCh4iKaLw5VxGth2yYuxo1f04uJjN+aa25kxlyM
MSE0GO4gGw2RgJNWUf+kojR6M0+7Jg/Re2xb94A27D8zGHQ0ytofnbB4g2gCjY8Qaa4ousq5uGIp
faRpEhU740CI7huhXyWauer2B0brduV7ryGPGxE0YUxre0tlvyvXa7rUxF/5RZG4450ajPIDyaLR
Bl2zyT2v29N0bBiNHP2YTTdvKhtxrWRQ6XBFHIvl5KMUGhkPxkmhcybGvxktIaLcrOOo/wxNgp8r
xCG+dfvtXRBxVX+GgaR07jRWrXfKMhn+Pn7o6+27yyQfoGWZ4o/WRUHrqBeHr/7+EtSzfGI7ewqg
WwhU9RrdUkWmqYWCLjDiVYtBacwlzJ8RRfhztu/HQVUX4bVR85FMnTAMoLH3hOiicGmaqFOlbCYs
lwoqKOJ35wN5chpTGI0cQrpQhBGQz74j6NMvN2mBJizIj6ZlQkPq2QYEUjfiCVYVHDDx7mFGgJpK
IrSSjaPrI5/9UwzFt+ZmN30kLEOjGEloW4ho2XEOUBUzD/eViVeMT4S3vXOVXDd3o+mFEytCV2n7
Tt7z/xTQ4b9jXa+cgkKncodU5jhfBzi78RLVp8yvJlvNzobCwHKMHtYg9vUaktQEkBJOBMvb7eLN
+sOrrxAgMB76Ew8gcOOKFd36tG1IT2Fr/5urV1c3BiI9hXqDosWjKxIhDJrdgXYQHFQQVVDib0X+
CilPpU5lQwi2uQr67vNr+HiSy66u9Cd4tSUBHpVI4ZFRQsV58R5BWpuEYBWOwtCBMjbnZEuPEvsW
PeCJ6P8HeSWebh3ikUTLmNjbiusi/FB2sLF3DBNNGOS77cIwNkFELRhga4mAYcCabR9pR/gzSZ99
Tp44v7YnuKvvKB2PhI/oUEhgAqViD5wbEyLFep6nwIWoHZTEihH0SMP6/enp1ViU4h2DNj5706WE
VloxcDORw5VxViqC8tsmIygoDhdzlxyoepy3OGCuuLi0h97RfVfa/Ce575dB9+M3fZ+KTvOzQHRE
jfalz1/VT8ptYeS7a8dap3GmcjleAW05ZB1HaHN+dxdwEkGTLPYbjAUzozGGevm0Ktd9iN+gO/9y
XBDidbyCDcQtNCz0UiXZwPPmNleCiBdYA8jsN+/J5NPbs30q7/eVMn5VlBNpXvMEQF4ulXeF5Xpv
NUk65hkSNrxZxAwpC2F4Tk7MMuOl6s4xebxavI0UEH8EomxGYxmRzfxo1eWBwnw2MoKX765ZABVL
YdCR1kQgIlfX6r6hA8SElsw3zBg4hVfpip9Dc0IwnCmsXl1S3cq0y+8JHxdqfqckvmNru5lE/rFk
HeS8k8iQRAyRyjobeBqy1khsc2IcDb7fmMXVZ7cBsmuImdzBWqxzJaTwbKsc0ngbMWbBc1xrz0xj
ht39ttz6FEJzTesfgf589padyDN2VbnLyhL9o/O+uQ5Z+EvoiWdY3YXmYZKl2yKQgZwvaO4rzKg5
8dvbwWt/r+Cq56pA/wR0Dtl6O0oEpxsy+fZrXz1KCWmimlonewW2PJLK7wsH2lLQB3piJCDmOCRM
A2mXm41DMq+iE7aoWg+KsP59pDnnrZJ03Dcaio2T2eR55TX3jmyVk9fG/vkDtKnPfdvfLp4iM+ZU
ORVf9qjlBs8iduF5wffz5DIY60AvUdME3CThknHDcCnKbNSWcJnefC2gFBYe5Tz6bWKrr7C1gNiy
L1Afrq5vC25SIPqAhhotBrk2W9oLvz6HnSLswKEc0IqpJKx56t8EU/myYMpb0JH1ovDQcBdXvLEr
yXApNIeVWKHQeyRQNLK/ts5pFk/lORssRMQE+Ox8MI+uMb5zHpsGqOojACMLG38aXC84RgeiNSVB
3Gjw8Xb0nxynjYHJ7MQbBlCuYtGBulwXJ4XgKLSULe3uuprnF16IKkwPI5kZkf+mcFj63xrwAOYy
qjQwhZaSsKMlTLQPA2YzFC3IbYE5jJbeciG8JyNilucpHKTuPzDSznIYQ75R5Xk8k0MhMswJOIgE
mDq31Gy28cVnDyDFm+gfZlM3jKEda0qOGwN1G8N+saaijYuTKDICy9OWp+efcboSIvDQRVtW0DXl
90f5z9nYqftWiIjjnh0nrN8BXFsqZsdYRHaADC9NxIy8FMx10iDfr+5xpS4SjnLLkFTQMYB7CmtG
SlBKbsm5sHOfy9p53XdZ574BymKxeyFQUwLScQJHC4K2ygIOTgMpqLySr+w1dcN1Ge2II02woKzI
WzL+jraVhq4/Bcr9JiSspLRBiztNmbz39LSYcW93S5U/QvXNRe9YWX+CBu0wNkJ1i6amcbIu1xsc
D4+bnO7hwkJyrf9sBHYJFlyeIFs/HqmUsnUMg7IvcBkl1GVfLa+bUNcvBE9h5MshJy9F2YwGnb6v
6EVsmua+UcPIuG89SNXhG9SPLn5NvuuH1NPMCPMd4azvZDDBY7+F/70L9+W2NvcEqi67Rp9bG7zU
Vbbnt8DYThLeSgL5UlKEr+1K6fsKf380EwJoNScvHeTYCRQomgGFHlh6R6PukUujkK0iPn0XCwHA
2ffMweXKUeFu0wStgi8lRFGczZpmQjwHesqkDr153WPFNDK5W7LMdKBw7DvVaoVMpifq0zwrTwKY
n4uA9ekdkMrt1uvUnMCqh9C1Q01aCfmvQBoWeAkjCqVqsIU2IP8ElCaoyYA31h3eFMskoDoLIqkH
4ACpmj0CEWGgmZREsvj6YUVng7aO6nUq9mXMJ0uXPRygulugpTFPbVtJwJWbxBf92zErEAs+vzD7
kPqe3FObW3vd/eMRgax4iJR9oYVLglxVDpexZbeUDZbSuhVM3qEix8KWnvEXfOjOo4NYQtshC12M
4ih1ZoPG/xZr/25+suT2Z7sZdJbI694hBZ2/bpSQPkk+5IRFZMUlf1q2y0DtAAkoPFhhhXrN7A94
JiHXNkm0VZSKsh033Hq5iwpTrZzBuPlO+LTu+jF2ZjFKJ5+PY5i8naJqyvKdgBg7yNnn/WrMFfuM
Rum4P7iSVS0NzjW23MX7+cgpxUInt//ZIKNMo1KwpY7Juh6tGBErv9JSO50M7lyFbeL0TbOCsupe
ZPI3gPwC03D1sv+V5tf97F7ShzoFx8i/WCCqJOIbA8rAvCRUl7x4sKylNMW6FvOeUYw/kaxraLso
FGJem0GZ561bJCxcJFnw81S4xAwWL9+oN7xNPy/hpu2zhxpurSyYtkmZ270eNZjLyUaZH+ryifyJ
In1zOIn1HPnv0DHNUDGRIB2mX6C7nE68xSvfzaxLE7kg7Z/ck3nMYcZYdK3i8wD9DSEjS+MIKF1S
Nc11UKvurAwCYww5vyk7v/+wK7/x2WUoDzsodTOCnU8iwZvETOO3tzSkl3Zelk4kmaQIG+iAgwVr
GHFyt68DErwoZYBWSGthTk6+inq024+/QpWvlAqE5wexiKDwN6bBnoA80ja1ff2ZV7ohhI3UDxVs
pBjHsTvRimVTD82F02VKw2y3eiwZtCpGbzft2o2IK3mWun45ouP28fSYgG7vEMm7aRw6LZ+goTkT
Y1UeWHjHXgkoFyebZx9KMMSQea9G2zQ9zrO1/CMv4Ie3dO37TfvWhjRtK5sWTBciWADNLYoRwZSM
isxky6OftqwxeygmR0aqjDNSwa2rnPvUK5I7fpOuo3wiwggtARhjJr0KcU4i0BM8sdsPW4DI7Npn
/8ThPogYTD9KlrEuVLQLFl0ulMDwWlkinZHT6sx4fCIZBuufbwepEVKxLcVCra3F/7KSCax6fCUB
xCLoOPLdITngSBsI//SunowujCwF3ChNcWoZrsh4Ie21jTklwAfpnGwJVvTeNBE4LXLMct1//sb3
K1zy1n/VbZaQcGFwR6IdPOSehuxCphLKjpz/TPNZkAiu4GMkX4WRD+hpk+YLFWXU+YhYzwvmgXRt
WGTNJUFNez2mRBUyphvuiJKR/izGhsEMtNCHZ192d+a5MAOyCYdbYrUTZeFz7Y1PJnC3ALauOaOO
y6lE1o9F4/lWTeuwhJEc6i0DMhHwOVgbg5ZKxZXV+8s/woz9l6FXTIwzfmKO+ATpQKsmgDMtsynZ
pQ+PC74HxFJ5CTynNxa8gAtl1rxybvGx1uCfVrzko9xIAZzNX142bmhBDIeX6xu+Yr71rJZSF2VO
esp1YDDXwBke3VMTOXouarraoBentApr620SbCzripG9lWvJT8hbRFV2B+w+p4aM25eanakdktYZ
rpDVLBzSH8NYTILyef2UkXWwOwCer5tZ8v6xn+X/spq9ekYNTLxPapOuXUuCsnzMDHiSTWcA/EzL
HzpsojaouC63ebi+KMhdPgIT+ZFGQs8hYe13LqexzxFYxZh0Mfov1BsxoovT1cyRumZ7NH3W1mYW
aaUDug4tl9V3NYNK2ZTUeQaa3UOYO8ye+ssimXcOOCoNOPz7RrgyYMV2u8JxRTRuG2nxNUZCYaaE
foPKyyZ7VGidZYGnvls22/xMA7fL6z8vgtOZHLU6mczKxmkMKxbYVA76ICzyegKAcro9WAf9AhEW
c00QumqQmoZ0mS4kbQxv/j8Yit6UNKgkRbDcMd9qPYrI5ctxu/4ClCWChQhdrHCQ3HO9DGeUY57c
WMlKLicNuoozSjqTxX/HCBC8IaRvwSgcZLwfBRUjQQCC2re8MaugqYQGVpzi5BYHxE0+SADZ5ZPl
rZmNwlKpqA0VyLiDbjo0GtR8S7ZMn4XZq+Hu6nalzxRFXMexy879qT3eI7YNjJdhFFPkJWcajTDv
tg4hyvvp/hpQh+Oy3AZCv58J7TSi2qd6uJaZzonsAKWcajUC+m8ui1W4YG4bW0jM2kcEHdQCc21s
oJM9HCJFneiT5HJw7yFj5/YCHcTAl5eEh8evEEjb8vksUIUULeWfbxkHTkwEGjqTmEq53wc3W0wO
MbX4K+hJQI4oIpIrr03eGJidhyp/PLjpNuflid2/6+S6qCqHlHslrDHFRJrnYzct/KBbWpNSTph8
4tAwmISZA4WORTxqpptbQJvvZjsKU5l+Z+ZeB8KGRhcKve0UTcJnOP1IozzUQO5X9X2l1HO1PWjv
R5yPEQeBnPnMmxW4FrUfjwCc0xkyQzyL7TkjDoupT8jxIUyP8xpsUNBAvR0Ji4AUH23pKplKAblP
dk4n6XAS/ScnP8Jv+fdmT8EpUJMGKWZ3p8IaelExk/2SAZHOPBse+YiSDSHygDEeKvBM1VtCd4mO
ly/6PVrOJnIvmNkJnwLzh5TESRpIal0FbAuud3gw+Gu2zV2wjS84e/wo5NFF8r6LRy/3eW8RfX1/
pKWgIGrfndMhuGk0e1k6BL9v92C3pT2fXrmjXp4j+7AdrLsFcea+/DYBfqFeMGQq24YdBQ6AhtsR
PX6fk85XQKH5tIJsu2HA6VEBf7eDUuIzwJbAH9+n2MADkCl2zL4ad4cXOQ5CjbgYD/nTM9ZGssJZ
OGUqcfEc2N85ejOxWnLV/3qajaQ+fqttjupC1a82pj7VvOlyrKRoq1wlhJR7cMSQHuVG4bwutVoK
zBmXDp86uavTiFwXLu1W74AMIDt7nJptd0tRdZix/BJX8cwLnG5aHrfu0hkmoR8E5t1p2GFha0DX
Uzugzq/4JsKUJMUUPZ7eGpZcZ8OUF5W21KMTq7mEKzWQMOql6CntYKws0mgg7J4EWU7xp6QfeECe
mIkmTcAqYqaPkvaxxwZfnDcdH1f7eaHw5GaG+sza9WD8ocfmzhn/1Fz1aoaRMEWpvoUnewoXN+GW
sd6Mn10aXd4W3WA2pJUaYrUa6QMzTDYCI4bxdDHsIsNSaPIvuM2CXbetDd8Yp1qA4ErhgEFCoSxx
lM1U9hZDKDIIQKC0YvZZU7m50SOvCoIkwWxEHJt+JD6pfAl8ai6DQng2cK9H3+C1Hiqc+8F5F6WQ
qafOtD+RgqQ4WYJ8Tm6CwS0yDBPnQCoOai/3PFjNblU8GrWodXY1TPurUlxU2Fzk9hXlJ4WLlW6g
b+HTHeuev78gDZZrwS3SCcr83Pr6abtV86ek+tZe6y5V3mPh9lArTAzLIZa1LxlNy0mU9Krn2UcD
BmYEZ5YRe8vMIXnjsK5Ldx4gxMTinMKmVGzwPt6OFoidhSkCXQsH3cC7bzkLegUdO6JGgz/AJnQJ
BpUY/d24lmkulnTORauRiwtebqKMXsVv4JjZq57tluyrFQaWykDX301rwtcO+6QP4+Z51jYt6ypp
XaRuUclLtBQit3rbrWE7mP6b4HM8V16UlyFOm/mv1Y7c5GRIkmlWX26/LaGkAbHH/eYiK14vuCtV
A+TKdHbEB8Rh9eqRbS2ZYF7OSZU0XZOWtpT0Ndn8kZDaG9NQwy0tkay7CI1MPhGubmB5LVx9wbFP
JRH/ZXHelBwdMQUAWN7WTPvcc2t4ye/kSp7dXovHaV1WoDhJuaO6kD3WE7uWkDsz1N2j9KeLb2Gf
D2jDZndPZlvER97g+AUxiGeyeyTa0zfXpKo9H+OzK0BYsUA0MRSKLuGDutXEcNJc/19Y7vbhk5pF
vEn7O4vX5eLE1F1aHujlqPjPlhcyELj6VA6g8iPeBMimG9Ed/Rs1OURw7fOjzlenvi2porDzypj2
0V/uWhywlW1oLLKk7dfokzOP89ozq9fzzTc73LvCwwo7b1xgMYabp7AAhpG+hiBJUwyo9SmYOZWv
1i8YwJwtLknaikgiCMOATQDjIBXU//gZMkKtafTFCv6TPu2OES3ooBalPa0bRdcxdnNHzItS1d+3
sjXojMJv8DK5/P8/XgxkBXo2PJnoczfLdoSFJ5zTlEpTZ9+6fnmb8GWc5S7KI76hIhFTHTiLe+Se
9e3WGV4MGmQLBXirfyb69tf+QGstdij9t6GxKt4JV2HYXJJuQ5bXr9JaocPSVuf0tNY+77BShLYu
kPoCvuPSUjBNaizvTWWSpuZ8SANQpqiXjdhLQtRVUR2QIzQrADx3icEx3vEmIXCnP7CwAq9sVXCy
5FTnpFu9opWhG8z4GOL6V1gZQ9JMR8O7pNoAQNv5+b24eh7jobCLROajkl4U7qwMMU85dJSMhgEi
nu9qOlhU+jSLxrcmlCe8oG3Dq+dbGV5tcFCT4455xLGQvQWcCQnpZSoYt6UxoCntEL8VJKxKXZKe
ahpJ495I5Q6O4aD9Skch9YCI0TrcDsG8cLTfG3d9Oigm0dNy/oo6PmIbr/wByYYGTZwfn8zrQQyV
PVKdDzSOaSUxJHNAq1D1DafdaFg6DSkyaN3WiQ6KZelRN4msjiPTmQgohpLuWeVxv15tiPu5tOnf
akMYbGoN6fRRRr8bP6tfjqByfBGL6AuBKpW9rRRe4nPqPQ/xJ/gHXyxD+stSbugUkuNSI8uzPNHL
JS1Ah/KFvs+IHYm/u/7i7h/uMkbJyEGnCdShhE6OHlHJLQXhGrGwXaRgs49UeRDPisCNcC7zcAhZ
WKJRr3AgHS5wSGfOttKi8qt8GgI79d/x9TD+gr1/As73b+H+Miu99NTwC2RIc8Mol4cdIhwttL4m
vS6W9SZPJSoveNovPy4F6gHdSFfZYeJCGc1/Q5C4YzUmL+SKH/+ZO+q7zRuQ//Nm12yuFyChJ9e1
T1qBesBl+GpyM2lMDomZzavIAtKEtthxPKC9X6hk15YtS87tZ9HA5AGJqo6wNa8DZbyakOdL836k
awa+SCCMU40CQiQmNxJ8AaqjRGOLrxkgLmatFNY+X2ClZBq3/qNEs/kVaxTV1ntmDb8nayVdqARq
U5AnGuGfpTd8M+wcTy6EVc4LGFa7JER5+GDMjd8dLfQWwQbs2WKUyaOZzlBYkacMm6qgcPaTCzn+
oWFuYLJ27HYUzXDOPOuHaU6a4SWZ8aRsDT8mIcuKT31mxVjerK4LK6vfVejC8rKuYS4OGU2m3vaP
6Ff2hbrjQoocWewbLjEKDR3dIBLsxLKx6CZcv82ux0xkWlefEv+W8s6bG8cqNuTrFt6myrKNYcTZ
disEtx+7IvWL8EXawtJtkFb45IF9PZyyHY6mz7bwi1JzZVYuEvWTMy4ngvHc+cWA+mugPfxNpEhO
j03f9MXZRaqYdWFqdg1F4U5mogxz6b0jnGG0zf6D92zxxRYzept3qQudz5RxUu8PUQF9i+c6QO1F
um8n4MY3AfTFiRC9C958e7mQRU5rP/nEQQOUZooYfagLl9Kw548k9AsMMYBElEZEToaVpx26VOGO
5JXW0POVOepbJG9Xx4+R82NQurlmv1x4q0fc7GDvXpbYvpSoyEhZK5R4W8qEUZiB2Ec6qg1ZtiH7
kLaaXj7FYN9y1/hNGJVOTvck2cSpRlhpYJBUbBSvd2f1I9GJ/tYKv4TXdoqTDMi6xs2AFD7IURJa
A0ZhJMwCR9KD6YgJvOykthFlj7POCNdmOa7GG9bHQfgebEHhc7SzPsc0f3a2HTp1xENskD5cwLP6
gYtkJOFkTd4lHdHFxah/myWKfXGxw8Z0dpqrkdQIMgV1WSEuzgakWmGP8ugCBubmwcoRzw4fPsuB
xXCC8FBKQidwooMsQcig4mVRIjS0G7K1YE2CdMWdsmoQmQHEDeMWbNI42HDGSwD/FcayLdOU82mB
ERQ6se4dkk8nl4YlyEpmpBtMnwf6oI43fWWhrg67i1n2jhsCjeGlBtZDypPLFKpDxEZpdUcsHgMj
QY2s/1B69Q3vMhiswaWRdCbBcVLFsBO9oZ5tx373V3GtT/fANesdgPGrKZfKZthGowImRQuGI8P3
UhcMnEj+PLxKx3AJQct5DcjbcMuONQPTziAIhNEpce0NMegN2atclz1YY36UdzD9AHwXagqN5N2P
R2f2ueJl4r27bMchq0xh1NTNHg/ZWyqrBUmNOJ6bh8Lu8Ck60cG1Ru5uDRaM5xXbOwD4U4TWKrBL
jntVe8K7y2oSA+maxpfnfEYPIKi70KTGk/MM6cGfzxNCFfsWSHy9eW6I6H30YKlxTYPIijRTRhY3
d6mx6xZZaiSIhfhOdXKwYgYf9MwvLPbp5VnlNHpLcmG8kqzQtdG1pPz90HUzsjVwS//TJEUBz/I9
/LuR7xaX2aLehr77Rm76X4FsE1tJoWUg51Jo9VMjbFElpVXjKJVIol0fjjwk+XX28T09lYZW6091
y+ApetLa7ZqPRViOMHFoVawsF/JbfuZrAR5oTHSEMo3JZZcRVVuJAIj0y3URhVEsMpxSi8a7oXWn
ytnIM527zQB83c3fH7V+1HKJP0rEQUjbha9FqeaxLbaMtpP/LlI24rUCMaCJjKqU2chkUrDjQaos
uUNNr0l//dbB6uWZJhochzq39/iQuKnXuOePJGf48iNMJJbZpo1aIPVztYnVA23hZe+uZJKijArj
OenLz095Thvvp/UgJB8dg3RvmfF5zWNykbVytgAFOp3QhEMVaLIRgPshZve7q7IMfJo6XRK2mmzG
N+K3EMrNb4j3gvaoHxG6+lJizv5u88wYKT4odV/GPQWiayP8cW0Hsto8z2OAqoKwYEr9h8AAysMP
zk69fAQALU2frQpdtU0+X5gic5IOiaSJG4uA0b0jFJGqCMQBsJz57Bko1QpZpVPKMCuEeftdx2FO
B4+9V2K3nCaQZTzPMr7qcdj3CMR7U1Ak6lqyGS2SADSLSh1H2VcM1Pjb9v/WMTrYIZwUojfGTtKB
O6tAUqJ1FzdExBYWSfRhjVe+Myn26EO1En8lRsyzb5k8ou1c2pWK5YpKLqXhvC48KPbJKpusImMF
nloaCV5VBgGMcpWCRVTyQoN1NJYcvUh42/03jLLu1BjduxssXzVygrhPxPzpryKk0aFEOduPBU2o
TrXnxOL89yv7J4vM4F7A1UEy8+5jqQoNTjy6KrztZ29YibsLtwd8vCkT5qF+vKAld7xIvvGDK0ui
ptuQ44v+NFaj7sc6X8pzwpevWrj9OPbIxKFWc5UhHHtw8fbM62D1HaRiPjjqHSfejkLHKrXC19cW
qVs+wYLJgiuDjxpTmowqpY1x1FSJS95Vbdfzy10ivwB+o9Ge5YFdlEFBG+TKb8OATKzKvf0vfAP8
trWO/fQALBREr6D3VeEBkzvdmnEUsKvILRIKIu4JhYpDLknCkXRjV3KQY5HGiwhgJa+r7PVAR5r3
2uiUd0FvKnrrJPTEhtuj0F6xA1xb6FoYFAZc1Ui1uDFz5OkfShA1P5x8jFnbVJsolDKB4RCA3Upo
/9Uvr4MpyRx5fZqmCriRuMoKhWwcrwHvt93C4OfKwxgTvUB/I1EISJJBycYFxXGyeTRim454YAjC
3KnysI+/InFiyYaq9Ezie6VUxmQBA5ez/XX+1qyhbnAA78b8pVFnvgBzCPEjJNfntu8VrIdaiXcV
I0VwhvBQSfd7DJefPFPIvOUg6hFI9GFO5Kf2OfFRGEqj+IwywB7AmwYaY3U4DWCGcRXeNu+HV2AC
BipUU+rBK+715zVP6W1idv/Muz/AyfD8EP8usg91dIqE0xgJJYq4K1kmgFVUBVU2KpBGnye1rZyd
6bOzMkFIAlidLSs7X9gl1h/2d0Ewnd+O54bDNpAwX0hkt1pd/gerP7IUlflP/aNwyl3FNnjh8y6V
bIRoBJSr3h0pnbMpk7B7XfGDT0o95l/7LCAy2fb2xJCTjld2gZFJz4JgDtOZoGSjbuvIPcvqIGK3
ofZNsBBqX5mfNK/S76XVovTpRu7Mr31Aw86J4E5cLwSYdZEvHquZQR9+WO0W4WiO6USKVFPvK8wp
i6zvlcnQW5pbknlGeb15imVdCiqdwx1sYMc71PIVOKAJZ0AKFxhSU9nrxEf4mx4a511JUPmKC/ud
UlMlcZmJnJmZa3K1iA6KatGOSITS+XV6/JcMNXpeRlKUB6voCEYgXigjTnqNdGEgPZg4l+7PHh/I
wwPToQ6bwO/h/sO6nYH7FEORH9+yGkORpqOz4WN4nAQFt8PBu1zbfWMENjnQbWojB1CmzOnk453X
5qLj4wj+W0ksz1WzeG+cAyiK3j82aCItXdEG6YICe8Dc51SQaZ9rfDAoBU8XZEnI4k9JJV7YLRGP
7bi7aO64cknEgfG9sxz1qWudPwdnFY4ydBdJZ+8PflI+veMU+n5qGhYi9HRvjJoCleDzCXUDldQ3
yWEtekxM7Iq8Z/rMYYlAx1VtMqgw0Eq5zPUqIukFeJbLGEcV5BgjLSXd7ilpb2M9PVl0unGdarNq
NIxAoPymGsJ6fgH+NYc9YGo1Mni3TwOurI83ptPolmh+kWbV8zerI0g7p6y7xFKRfkyk63e3l9gg
5DPdBJGUVzYuIe8/lyBx1KlUWnyQKrDCx5P4tAuzzSG0F1e+JRJRmK1XRBB4EgbY+7uFk8hX69Tx
leg6r8auFHJ8qDla2nDbAP2UtT/nwfUcR7C9csh619/5dfMwbEZAUesetL9OKz4sKdt3WUom6ByV
VzdywlnyDgsIdQc5l/rZPeva29StFE4ioTD55lJ++jAzL+WiiEgGtjQfRl+3knnAA+lk97TfCS8d
L/yNEeIeRD8mgpzwN+ffQInVzE8XFCuRrYOMVu+n0jm2ugC4VIuPn4gJa9n27GG17nkna7pW0jCi
cUJG/Ug5eUcAHIaBQsRiGuuh38hhrmIrhEKPg7WhNnmGz8fTbeZ5sHyY0P5QAfV6cbnuo1MRcPSb
hYqaKVMmNh8qYpFwU2BoL3Y5zjHh/eKB7lZrRb/f2g5bzEvgeE76qqUmSZA/mcpGyl5UM2hWabcE
BuO2FJ7HRYR7X2e1+B952BqqqQyIM9cw+q+xpEV6fN3ETUTDEdMkaR0iizpj2CBOAztow4MJ8gCd
QNyqX1bHZiFueNffTz1G0r5RQMX08UWPA5L9WbI1mBF3ZpfP+ECe7DXdsCxUjpAmRUzsqvLU+lF6
0dysm9y9xAn2z4Sa9HBNYfBy9oeCAa4sRh3HtrYrqvoWgxL2GjwZsgB5e2HwqVPGiHNlKi3OFxUk
sX/7UA7lxbnbYt8RRJx72aD1KklPZKGgv+qCoRZPVqgWWuc+hOcI1M9w2LZVlCqtiFTl/2YD026E
/uEkTul0GV6AVZbMiDklT0QPNX3NB9BPUZDvAnMZU0M5PUtc2zwjud59yZMK8WJIYt81ooB8o9hd
VRLQqMku5MYYTViGyLArZjNgazQXL6nVrM4dcgAs9uqLIu1+A6dS9BQLtFTs2vQRW4SFswOQ85Ee
KcjMZHbPNE8SYU1YKMAxPaoUa2QJwGTuOn+4cSDWUGltUWlutcOp9me26i8p+fIaWyfJEdKdU3Or
6LTl2RUJlDB6QPVkjCJ2dK+Ud2oKwpZTdOWtl7Cmz6rM/mXxWUMMKSXQD0tMswdHYUt8H+WKH93V
n5hBvhYigSiucwIKXT+XghC8+9GcBr+QG1474x3CJKXBKDM2s7bbYO/06uwRhfPVuOz1LuBRmoaC
QYRfvfpaOty32/5ve6IwxGPgAn4UMnOMuSCh7JtG3UWrPpifaiD7fPxzd8+JYz2PIqyFAfaKVVlS
VJRXagnoAlzB2fdZEKXshXS0VcDQdJo9xxy3y3SMYD92Ik5jL33mJVr0kW/7vykXuJlok64Jivo+
Ggv20nD0jUDheuMZV9fV1H26sM9eEEBxDU0QD6+k+ERCN7sd4+ufmeWe319ZSNjVWyXByjJxFZ1L
h/h8vqrCbPxs7uflMpVdD1zyDqbH3EJR8OiGED8RlOjFCpdBr8l8z7HXmAaqLdZ2rSlcdFG6Hl7Z
Cnjjo6U+X0lt36RtSgeV/Q5vs8ZHN08+ezI68qmGil5qrAmInDi8FZ867i4oa5zDjR4GSJzG9EYX
6WTOVBBmqzW60dRubMg8Mi1bm88up6Wj/+4yCjMupheJlqiVy2DJSfcCPFFEjsext0eFp2vUx4w6
+r/Z14ASF4dbro2XO9W/kC0McAB2sak0yJ+eZirL+M4Wc3RIhLedrvtOwU6RBXIdshigTW5sOgFV
1GpgyyP/A/0nQ0arKGtcDbWScR74ij+Uutu7WC0QyW00s7Deq1Q66PzJ77fQtSqqGJFHXeagjMEJ
i7LJlRsheSkj8RBrmQkJlbk5IRwPq6blYVXBO3870rwC81jMh4hGOMOLIXtiWFuhd8uTzzzZ60sD
be/9kpZ/eFNhHSnCEujxyZaox52H17b3RrSYJpJhboS2pBpD5mNqaJULuJ4UMuZSqAVuoGo2Uf0+
swY4WG5oDWyn81qYMjYuoSlZZA6V2n5+CTisxhvz/+hwHeCoq0lrs2yVxo4uSt+4MdHj1PbSZRIe
epdYse9kHvzL4xs5IyVC5+ebLS9NghRNmDEZf1u2FpW0FDzjkwYMeWmbFaSWQbw9JpCL48SvHWMd
kt64WfYgSXfdPJPpKn0ikx2mxP5TRRn7yDlV2daUQJPtNCaiJ4LA26BcGZUWNjbcJggSWfiuYSEs
ydpMLrcumLvKfETGisl3HqiGpcuAJGyA71HeB/eDH1xeYeavDrrK6IHLo1w9zpJTIsK5l7Kdp3nO
Chq+Vwu3Q+tDzn1o8TRI0h5mgaiNK+WDkMRcHVeU5tHjFU5e2J4my1P37XHh6qPjNe8CIHMdWnTM
nEwSpim7tPaNJkAxLRsJGwm64TJQ8oe2HNynXd8bsYjHWV3Ct6r10uA26QuugZPWketUEUEyl/Pk
mdtHq/opZCB0Ai8zWOeCFdBvy28ojd+PtlSWGyZeJWkjb078ic8Qg8k6xAHiv9OhkZTVYwXHzsvT
cSnPYkiZHKpyONkTaN+1p68D0Uer5tKwFeBpvQ6QXoeN2ppd7jp4HZDQA2pbIcQfDHVrfhrtz3eP
+vS0AIl6jOYR6Jtd14dQOq9hytQtX5wKuA5iTeNDnVQaP/mA3GZLuPp90POhj1qJ8XM5ngrrRDFv
wO0cLcgi65cM4r2EALW//sQootnCA/jIgKuF/Fq7KLMVZ2k/MX7siopI6o6qSfgZvoTGtA2VcfOu
T2jCmqGDFlMh99YEaRrXkLzgr6cJhhF0GYGFxNvVoDZJH/Vdq9erNCGYTxH/DnobVRW7mGOWnwHh
SF73yiTePuQjdkmvmSuiV5FrA0yHP/DSIlTc66PcSuHVa0zdGOPf6qkZDmEPalAZCFXC2utNJk6S
gWG4v/LExkk/et5gFbO6qUYHnkeG0rlVoZ/GZeyIpHhQQbovy0zIKS1vCYjd/50VR3whtFqSCG6Q
fdLhLqdfj8ZoLxZU+fnqSTVj4/4IKHPKzzJb0Gv5mlaz06040b8B5ytb1rGHHJtRTVT8rH8gNy49
N+K3xjgOYfRC81WaxaIWZEQSnHL+xF2j4USxGn0MAiK8pMfe4WMPAa6uT2YeHcx2VNpu3DxH29P+
u9EDx8sm1z5hIEcSQaShp7PHjIb4BDf/4giI6V6p9K7svDUu4uSlFgiuYETdTsb1WVOaPpfSPruK
Vo9z8lCuW95ojoNC8tfAwaRNTKKV9t0wA6fNMrvJ7bnJnRwlQbzCLGOuwP1t1JBV/7jSqoSUKOFV
eNdstdwHIis+GvH7KdY6S72opZfzkiphWPcirueV0NG/N7bctMRB0ehfsUc8h86jgq1M/vPHHWQZ
TIi+hlR8j605ORX3gGIxd+KuObI0wPliWLwOtwNptj+miTcYYj+InjoiAbHXu/ofNfqhDuQBVKjl
J/dQVqa2JLV8ah1e579SCoEZkM63TmfGZhiz1kXzqnmIzfG1m2oja5SYE/YoSpu2LYINhxOx9rxt
ZlVLm0/hzND2q+b5D2nvCzyHAerM+o5XxuC0yKcaV438g3qldqbK1HmFAo9B9UMWFHVwhYw3kL+6
Rx/UXjFRCbuaitGjtTETkrVrpqLfTJGSE0DVK38wrLzcwuO8D/0SZZUQcogM0gP7LWhOlRQTEA7O
Z/R9wYqv40lf9LFGAblOARWKjbqtnuHwi1dD8RYsP6TM0df4RfxmJnZ+f6faekv+/X9B9RaXq2As
llhbPvMpj8Bc0RxYONTCxi+/iu6YNshNoOdylxQczjhvaYbkE7fTAj21M6iA8DDXu2pjeW5yoO5U
qctZgqHeSIBAfEKibpp7IXROMu8tCcjjdDCL+FdT6xodEqj1Elj+pN9JpJdItNhxmLi5XnF7lPIp
5S8k/1Ft8ARdixrH9fNyafIb7IsOoCwFMJhcghg/8bUm9ucIgc+ONkgZsV6Y1seoa0znkAoaEXbR
Pums0AmcX79I2Om+PGUErAJECXPE1oWl4YE/o/C++Yx91/rg2vNTmnlQLtns9dHjJieEc/afYlck
C/mtdl0YDBn23dYPFNdtlD1TkZjkytoTfM4BnvbpdcClBJW2QE+B5EnthwH3YEzFsAH0ILr+B91y
slFIRuP15sb5RzXkd9fsWoQt7yksze8WIrbATV9Mv6SgdSOWLQI7n/FGVJF4/XeuRf4Ee6Oaa3Ws
NohFxQ76EwZmKQ9YuOEGy0p+njQ8fmDP+lQEYHYDUI/WaCHeH0+QxdsU49ai3vm3Qqs2TyRaIJGC
xi7t5/kwfXMC7WgTF+gw6nCKwTrcZ3HIX8oZvCIEYEVHPYuFvLcTt+laMd5QVyFODMtz+CG0cw3T
twmJfD6b/HLWLiBY/I7YWJWZxYyjdwZ1Q7JBkGrdkSVfZahV9LwYT8/dDkTxs5XHoXRNfqJjvjPQ
CwTtFIgViiTzDStUk8NXNDpdhesvv7TSuh1/HQeGkVFnNYYNCjkHjtd0GuQMwQCIzpxy79NwS6u8
l/cNsdRC+sJjFLoekDU+BVMy9fD+jIrj5/rgYAp6nm87OJDTTZpb2virC0NmyNuSY1X3AjeJbDHN
KF9Hu/13aSZhvpTddG6oEs2+ZGDmPVEibwY07zPD4krUBi3Aqz2yBCjUYZoohA5mrS/bW2Gob5QR
WQNFxweJCG0z60Iv6DHKLJXYu+Ly5wwF1RYUfOe45ncHngeqYN2ccBKUzETWFezyhytUZPYLemvF
kT21NrX7p8Pd0m+ycV5kxztTJF64E/I3taBExRLRFK0I5PILZKBBfnZc5GqOJy1pa5ywmpGQFr1r
g6Spl+wg66IFKB6VpMHBoSMIz0qfHctn7uQd3Pmh71r618r9iDhD67HJNt3elXY+tDbAEq8OMVkT
+a381q5H3dp1UPur02zSUZYzdtVOmn4bfqrQUGNZ5kIaJVqbstmXhJY6S88C8y5sIuMIMrO98woK
pazEMIFp6Y2gmoZ7HRF0pECD3iV+t6zzEukcWKUGEhPIPkKAPc1Iu/Gx4zgMFNJhia+nS19ILCVW
cLza/KUO9ZKOrLM5KboNmMBDeOVwm78yyzgi0OrWs9pNeVx4U2vmotwCYvQm/yKskKWCxRGixIE1
bcfhwyHMupohVXNjWaIqT72Ix3jNunNmJyoDZUJ6jro1/K7VpnF+fYiRk6KFYCQbwj0oSEuMVKL0
AuXuwCiF/SBHadCkUHGOrjcYHzGD6cccy/8nbFfHXFCLRmztIyF2Fk3TkbDK/mq4DEZatCMpdq50
xVlbbS7AXNzs4W4Y2LFgGUPpZjYmNiAAP2Zv8kv6xVmT8yekKPjldn6Yl87qyvLp01CPmR4uATKJ
q5bFR9IBodxYqIH5Ke8oCVNn1WFyke4x9vDCL37Dju/Mz+V8epQYYXe948TLV+16dNgSCCsdFFHD
+Drw8z1BR66Hv8obNoNTDY6R25nysF1ntz0Ymux/33fMwT35FR0cJaojGzzsqrRX04BcWrQUWMFG
vBWQ39Uz/BLVzybNrqRGMS6lyN9NcgmHNH6sQOS7fTuLswqRo13L0+f9K8kT2WVJwgq0p4/GePuM
qMVnXV83aQIhaPY66QFmCMWyWplel06Wvz7G7KCko+P186esLotX4AcTiInHWsVbYO8q+10D7zzK
+KQhdBNvyf80GKK4OHWJCmuOiNipbldkZKXZ8rLweBIBYrf5euEv1KvBUB1JacibHEgL7KxL5iLt
FKEybwVps3OLfgk8iI0EKm36sV3dbFdKvJbcsB4gYoEwZ5oh7E8fIP03cSDJKtPr2VYm6hPHGsEE
t6D0A2vjan/l44fYwytPpmRiHXcUS2xvE8OWiCc4tGGYh+6laaEEdvOIvrSDx1GOZdGNH8530Vv2
k4gIFzzhTS+z4BBA7XBRH3ZZnNBM7zcmugW1R5UtcRTJT31Au48uWJ9HHkovi/5ftF3LwXdyntAA
Or5mR2LQHucX4+WQ1hUSSAKZDPE+H/ju2bCDDKSahsOvbxmbIZ9JmMkMR4uLAwSQ1ktBDJY+WTA2
i8YKQ+Rbq87LgwN+U/qtxs9CkJwaDxPxBWbXBmu+qCL3fshUxYIIJGzs3jjUN7hm0K3EdxtT/BXy
1WirFMKUBSPFLZccAnQ9PAjc1yiY5oKV58XSb2TmQw+oSFruVh1Tupxh+FdXqoUmMXJ2n7xurWAO
u72V1Czr51uOuuNO5vFuhgZWz7FF/WWmt61wEbnJhPC2JMBWQKssp5BmmWPKnq+sxN6joxacZxgO
0VYWHuEKOcvsV5T54lt9UHetsND3X3L+Cr1XQE6M2QVV5gEF1O+tabSjWjyTllTRJKCesptcd2HZ
Zd5H8TlqKcvUMdGBjuJaub/5VnJZ0SqzJ1/u+THm2WsXscARJFkZZv/hKD+F5F9d306DBnvR6y8J
FZw5kOR9+A2Bc34Xe4FLpwyFGcoAM6x3oIGwsYzQC1YWpY0NZHU8bJc+PfJG5cVx5cAZFq102756
btIpbgiUkc9AGfnn2n9Ss8LR/IbfzkBFKEzAf8rGPT3h6xIcmMWNyEGHPDsV+rxW/2nmSnFhnFY6
lTtv6dqk/06Qs5QnN/VTvY1hSwFe6z9mwx0TgmvTHSRTUjEppgXb9wNKgaz+BF9QwwcFz3FQP2Uk
0kxpl28PQmuYEsPe9Xpbhg5wy09J4y0K0sVgqVSH4QKWs5UDx2APoPcoFSrziVElKeuI5/mNFZBB
5fdLeyBsUz8DEkVxH394lMdeO3WChEeASTvmO0lx9+tVxF4DA3EO4mYmY5ZIojtsJKVFhirwhkuV
LRVqlXt1Kt3n6mh5zrUlNxVU7BVbAGQzif7taH8XAXSpr98jof6IX0EKzS2I4b1vlpAM7c3kCrTg
QO4+ZBMrgRgTt+XcptylFpM2HTmWJJBJiZu+LQ2Jf/ttZ2Zh4LtatOVmh/VSKKi0vVKmhhms9+eY
OJjFYGU0ziLzpLNt8YEsmT9e6ncNN+m9SxC5ziMC8vwJhDa5d2Mdzl6LxvBKi6RLsp4ouuIRbswi
I3dLYnX9SO+xLOCkK9TtRWn/g66r3VUM14Bc4+pVqb2kgGwNTSEP8XZ5vkzrn/005YbLZoRNKelY
O8M9eHK0wCgG7h3N/PX0N4g7zR6DpBdvhezJySMUmGfOLfgffVLeamfWVy41nhTXr7u7sBla8wm4
madXJ1hLmT897GDQfKitfgeHVgF0H+iikKeq2M4xW8cG/h7/DfkQ7r1rV8rZW3v+nJvps/73cYFM
39lTsk7FfUCLGgNAKNdMLVx8mjhzaW/nDhmTiTRDbd/j8yTuOeFM+uTOFzCNJC2U2Na9N2+8Y641
ApZzqvhbGU+Q1jH9jRqno+jDYoD4Hv/wDtla48yCjOv3YAeByU/iIoXHVswQDXVEsAhD4zISa326
0qViUbAll58Q40ugCafu3k9oewO5Xg2D/vg5rhCxBr5slx7PjB/QW8Ta8KRhaaJn+9pLiAQThyF+
QtriBVvGOSNq27SJI8nFVS2Gix+dK52vxnzeGUbLjEYFR6sugiGZBGl6GZrRKKBcpK66OLxkZDcm
zdJbJYIG4DbiStcePO6FWXen2VLOZZW525YBvwZvtAXRXeDHfvqP4yZ4wf1MMcHxjLwyUEtJGe/0
9tBDW+EbgR9SdlqqbzSpn4W6eINGWl5KUD9Bh+IGmxsqwYhjaPejuwiqtB9/aPlqZoJr8X2fEWDD
Hz0dKshvmAtp0Mayx9dxr0xtWIMxDAbFUEud3dWQmx4kkJbZ9DWaCbkxD/D6wXn0S6XbTMSqfKHx
bQw7fAkjPkqqrtQSySiMVW0sMW9/2rVbpAJYw7Vpb1sAJSG5l0NrdaWxzmvD6CmUS31Z88lTMDZQ
iRdngxryyr/YzcoQvzrmDR8QC9ua1DnfTw19p6na3dEoc1/pWx6R2HvBnNoodjWbJOVKEZTXsesI
vsSJSx0dd+VCmd8AYcC8xNBUVnbYLJXU+IygOItnb2y0Oq8JAWKLIdeeigJyjX/fhgftL5paosWc
tOeSVO1shaBpHCr5hfVAt26rpNqsA37bix6YO1lClavDAbse/+1JN3MVFJgUgDXQf2wJ/scTcFPu
iIFzNpGTasiHxqtBHyIsEmeiGyYacWfUg+QzkUliY5WW4raT7oF1OJBcsUvmJwI1BhU5JhwaR+vQ
lyrUSD1CWF2Qq4fYm/uqdxbQ9Q7s0aMM1jXuJ/9KJtV6GVfz79DbiUAxTZN5U29RyquURwHQrmQb
za+SCLZBt8+wn/bR2D+Bp5xpfbABqA9IX9oC6M1Y+Kn+9MngJzP47G/ijnoO0v7rxTduZ0ntvRA+
6ScjK+oAmKEkO0YZwmDjkDBf/qQ/JKooeu639ZOpP0r04C8XFiSg0sgUWDn/OTlifryn4NO/pD5x
oevQ30ebq37RFiC7TKwlmuE2NW8zCM95KEuSjMZKFxyWaoYKsRc2RHrcZQQycJAG1yK7HCzw7vTt
Zt0WU1McS67/oZ4ETFXXUftSq53tF4I7Jkj/RBrEBxRf1DyIwQurvgcombrzqTNYXmXecCti7J/d
Q9Qf/9TrSlHdvguwQuVNm41GLTA9zGDg7qWY4Q8PdLkIUmlgmoX25uyu4Jmzv9ZFhddD5/QRrBTm
Z/F1y3/YE1+8DtlJdqAZ0a4l0IWiwKQQhhUFdY1enPgj70fVKagMFDHbwrXb0+ylNGWctTC1pB+9
7znMuI8G3YGfUvNabW+Q2u15eoH6yG23vfIGVY8SoHi+rOOSslsDPouPoyQuTq5QJ35G8F0ytiTj
FyJIz3M38Jk0caWhaZvjus1Lnk4pbCIGUXRE0VoinxsVeDkR3WCPnsf+J5Juuimgi0CWxBAUMzax
UJFamvjnaOA+9dJ5HsSJgdpsGPDo/v1w4w3XWfQc1HW3yWVkxs+FxT+lTZB9ej1+B1fEJknvs8BO
WMJAZA3YVcMPJJCj42cnqjSjauOMTiu8YpAkm12sfbwnMyaNfIYLUJi5QO/jGsitl/KQUZZdNswq
x0Hh+yPrMMr8rlOk7NbO3aM7NS/PvlL0UkOu+htF3F+Cp79QKPEysc01pSRGQlIGJ60mAF7b1+RM
B/FvAQx8nrnWeDkbPSdPjuKcZYxNN1KnRNeABzSVQEOs92E1Fw32h5Tt73tygslpTSYumGnHo2Hp
JsqvGoCWYt5xWWVHe0//p+PdW5u5NvBB2BMpKLrhQviuNBo3zIEOber6YYYa3L5jyGOO0mBG31It
Z5wvIXS9/GiEAa0kwS40xmF68cZA3DrIUVQDIOYnHyzWDBgoLDQ6lW+vu3kwWRDyhlJwehqgu/4H
y3pGmxHbMG4Px1UENsPhZp4yADjbgW7SbRWC/cGwlzhK259ZqL7/khPat/tgY3yIRVaXIbStzjrg
OlKcdMUk73SZXe4x/C3NBz0JiDahGp77bFOXEC3aIN67sZOCvLD+4XNhhykbmPaTLlAueR3JOTny
uUaZEFPQKEMvPEKesbDKgEzm4Nybsvbka3FBbkH1W+uI31d0sv9Rt/gVitJLf7QRNzpF16xpDSOp
3u0SHdNQIAPwvmUCiFBHptJ+kX/E0e8wMjrZQFDV6D/EB7crObkxg9ppjqMZDRpiFigdfqSX/Dt9
Q1EI1ipqTIz7XaYCyPW4HGi998MrOrUzecPhjqcmuz0PQD1EF1kSEsaBvjIMzhtf/zsyj8UoQ2kO
AQBatPHQTMoFNCQg++4/MoBsd50dTmLuf3oI6Y8GTd4TdJW8iPFu83p+KTrZ/bxqqdDxI/3FGOWj
eebh98UP0s+ynfObYs8TEddu+2/tWiztTwhC5q64pC4i9BELJ/O9SIDY4v3/mRfRy3imcnaChgud
9VMPFHMYlxBqXJ5XW1kRSJos79OxGD8GG1dNYbiICh/p3KrHyOJbr+34sePWGfxAGvwDCpQock1J
sbtvBhwXdIUkx/AnBZqwUsyp3TNVcm+t/MbryN8Xi98JlXDGZmuHoLq4YIWGixUR4L4b64tM4YPf
M8iEXJvpNMwOelh3pPIxfbBNw3IM7FvTGDnstVrjin5X/L1JbRtLVvpTOsxGd4DLz/U1D4PDDoU+
8OVclH0Q7bTtAiNMN1aztFNoxM5oGI3V100aZ0fjW5g+haF3r46PrdwmC8+Jt4nxp3bH2qFyXtzT
vML6ixQQ9XsKD8zvs8f6GV27IgiNsEc2p8bnQf/C5KQFPDsNeMUQvAACf8yNND9GkUokEVRn1c5d
AVJPomsR2eUb3kfcxkNlWCPeB/XMFHZhg6vJHIGppKLToHaVEUG22ZcpdUE/ORWAk6KcXcbPbAnk
HtbClS5OKgPwhGYJpDbPBG9gHntnhbrrEowPl1mbFgt1QzP5bxfi0CF5F4BXENfG/pgmzmNekGVq
mg6r+Dh3I8+E9t+QHCy0p7gHI2PHmHu4u+jwE5+42i32DOweoZCd8XMO9bbG+KFc9q0h6vjKH2jT
wxyeqqZPpYtIMPP/SVhYkltu0H7wPdWzM6QqgOhFgCchpp0j4siIxy9DTK1IiJFTAvOJEMM5UrTJ
ilJSMucUc2JLU0vn+2nF8tWbiaHCCbLpFoU/2werj+HcuFot0fxEK7O6eKt9VbMkw2RqILeHagNE
y1hNQF2p5sFK3bh8S5h9q42DvPnkYiX7T8yQ4HQmRkXpB4V1qSDEiKytfYoru0h5dwShsU/2iV2c
pt3ir+UvR9DN2wOkr2yDSxkAOzJHYeyY7W/f059aqV9Vtcoy8lqEY2U0EUypnF2wbeGkGh53ilQG
BtGRTgg03Z4dJS6pq8mLU23Ckl0Sx7BRJQTyJE0lLekJWXUpBwm1D6wHB7jU25sBsPZxfkZkaBE7
+fOtS4Gppso553lgtASLar2mLPG7BAblpJSKEtsyC1t7myIzMWp1zOoNNz7kCJ5ueWXsn26lmm7V
8gqGOZPUvOz7Mv1udUgIT+hS94sHMtvVPhErEwFz2IumuwC7Cb6Nq86dRuIfHUciU1MUq1RnEsIK
GHea8i7SisYg9qY8eUdonZ9SVD2d67Xu5iAh/3XcRsbIYoKKoPEUciIYvTvUGaSDoU5Btn9xRUYk
geNgaLQnkChxDToHK38ETi/P4j7b/s0HUI10BuTAZkF8546oDSe4RQvtJ+n83kNBIZCtL4cUoiuE
IJPOuikHQtHCGvFHafJQCFb+k3B7wWU9FV7Da216cv8L9C9iDIKYALXL6iQkD9Y7vXLDtpBzOrQl
bxLYigIdGsAwV9VOJHBsxwgxSmbTR+XKCHeHp9Yxkicb+dWNoWE8INe3ZV4IxX2LrcxO/f24yAB2
PnFY0azhLJ3367g6eMKt+xBeDFR8mOuJrcGSvJMql4hjAXfSK10/g2LjJlGbXrXXNzspcCqAxvVp
VNiH5p5Xz6r8dyYxJLZcbqBpYEQ7k3B2JAraqJp+aEzM/frdok6a6DDnM/cwAdJER69XUUiz1Wx5
6lZlqZBNtKjQmwUYzJ1o6EWqKGW9gbaJcqUH5bcABJ7CKEL9VOFVtrNXwEbe5ibyUfe6ituDh0Z1
KIGdoPMFKrAaub7Tl+u7nYu/eujRywTyste7E5EPJT6PBoIFcxxo00rayjddUgp9xGldN0ltGfwR
tJLSXUmYmA7JCL8ZnwpY8SCZlDD88aQa6kMnQ7tO32etCMvx/0UFVcbA7B8Kxb7Z1mgzG1pjOfcI
jyGkJe9Aok1PHe+4Usj2EnseeYhSeT4r9haHllsJhQm/OS8GHkDjZDLVxjc37gvCdNnO0dcOXMYK
8+GVZWD/je+aGCFnEI7xXjVt5IsXXPObDV1J5SExgBo8abpWbrw6qVDgY7n6nVSvOUNUNin3PBi0
OvIMeEFxpELqhvWrgbD1dcizxf0nc5nCvp+T2fwJ9CReZE0zpMpmUzqigk0HMfAtAhJMg51cPKWm
Wk8wj2BtqBPP43KrpJeSQSkajnCMghZDj2NYqcv4G57cMch4dKrRxUTQ2vt0CUrKzMcqfoQFWkSd
1Fuuxc2f4d3pkRNaWwTfGIR5+09zSteFzFkf1E7wF8k7+WAFFX4iZsuONJz676up3E7XR/nuH0HV
nUlgj7CYYC5XtysagNcIlcwVw1B9YFBR+pn9IwSSyeQm2n6neLsT78f4YFkeHNjxgp8lsLbEXl+o
mpGzYaBAHmNtVwGGRiC55OnIVcBmztYKbVmH7Jl7uMkmV9a8hzMTqO2XLizr5yhEesx/6pGJBnlS
TXzQxOBWVIP1xEW+0MOCvZlOou9YbqkIBy6WOwYQ/lZcz1/spRo8dRf1jJzpOeWVXy6k22t2o10b
ZOfhDw/SfzrzmZC2vPQ0zuZ/xXytecddSC+/aoMRK04oQQrZkuUKzJgXOD0QSwtgwlVZHpSaAizK
OslyGxSTA84+PBp4SH0cRs7LEW3izzmiQarTHFEfbLlm1jKIP/jfehsWgtg+Ujvr32myEQxkSXF6
JuXz5ew0kqweecEiPmBuSLcE2J9IVFa3cBDnAKtWz3mZp0lpYT+GcVx511erDBOQpl7EAlaLwfMU
rANIPvL45HEifyNSpTmWULDBInw87pKx1Azf5Vg5iZaYwP6BJAEvDyJh/yRZSplwJiHmqXC5NFpy
/92HmKcEsc7MPeuP1fPSp7LlBUr1EBOjkwqMh4UVoC26e5ODIxgjbuD2Cr1mKvjJDCE98EnGJA/t
jZRKlS9zftzdt9KHJ0VAUw3/7d54FZCaH7e8Hy4rPB1BUkzRxcbpccEQ2cfW4oB8ecHPfA56FgEs
2Zt2InLaNrVwLNhIB84nqZu3/PrHZZi2ZAhmUuW/HZBiYF++X8hUyujZ6Ggc/cG0J2Nw270nPjbl
7TTPWNYkXMUaT9OWJ7EKvAqvXzu3BjzgyGEqNqmNjx16SpKFMxPP7gb1Pj+SnLFse5Jw31YJNUuk
HZTXr1LgFQ+pPzZlBNU37L0jJU6n1yRbXYbNoOK7dvZv4/zXtABEeQcsRD3OdVN0a5RdCWGJ6uyg
iL8DSmjK+WV0OX7zBaTLBn62u7B2jBQk24RKdE0pqsboNW3DYjL0qiGbe+0UtLlZ8Kjq+tmfiZog
6yMdJ52jR6D5vYaUgzaY+plrD4sxcKwDFfR0Wii5BwtIF2SyZff7sNfeDeKBfa8Ncy6OJg45QuXt
Al/K2FjPdeZLgD14yXBSRT5HK/QHILnQ47K0mJ6q61Yf4TMNb/yMc6uZ2PEOzME63hAX2Z/RrNJM
9aD6hXLKQ0M3tssuS8Nbpq3W65QnRDV3zRkCM+X3wHwwj2meWzverpj+KwOwCvwnSU62IDv/2gsP
PV5rcUe5Rr3D1/ZJpvWjll0z4kINRfnpSmvBO16BeaTIu6MgETZMl4VnBkxlPOPozxd9ndsQyzAa
hPdbO+JLk5kpEZ+xh2LDj9zg4a5TMZ5mKyzzmR2hHHKgLOqyOnFYI9d+51eO2m97WVeNpD/DnDLA
RW+a3njmd5lPTvFCPshaQ8aZlUtnKb2z0UJ4lhUXnd7Z+2p9DGqEo7br/e2bZGMm9QGJbucbQiVR
I0UmSMhdMiu225hPb+/P92JKFtOR3sGnKimNqYHDsN7BQn8pieV5ipCBMoFJ5qQqwDdmro6JK5lY
ALvt1cjr0lT34KhCCdm8ZsmrFelzGxrkfqtifGfEZpGyqVg3bCRQnTBFJhhIO/UXOCbrsy4/S5/m
QK+asHn61mmqUbIWaZ/Wz0NnkcNf4l9uIHvrRoRWu6nFLxDZHFqU7TCzyu2P2xO/3h0r3bVf4PML
GC/+xfcQtOJmtdKZSmtu+9n3gsUnt4QoTLXPoDqqE3KNl5HbE7OjBgeGki2aLrMoI3KCnTOIskpf
or+RKjPeSSctiy8CVGWDHj4X150/IXViRs9dG+O3RB1/+T+f2pcGTRCWkLWiJ0/gR1gtETaNsQsK
OYAjyH9Vd1vXmVCgF02qai1vc9metYdGBo0F4DjYRKeDxzsJMNvTyacpyX9dhd7iwtfFqUe5ZFdu
nd2aGStHR+ytSQk6UFTrVQTxS6NmB7KyO4CKw53vsRyb4pQLYOCyFD0Prjo4KX8zqvRm/2BiB9wG
t4R/6XJqXHASeYMgMttg7RZzemRZKYOxkPSK4IKA1mi8APndEmR8L5JWo4o8NFociy6FQNUjBcZf
Tf33tiCoHHUrY7urEbtnF9C9TkAIO3OEW3ohK22iJVaozYkEaY+vJerdN0/taKB2/+OCjHmXx7bF
IyPedf005YI+83HDVdkIY+Fu0XjmMzZiyrP0ksJdo6xdihJukRehoYdg5dx0T8FK4SXchHnPAgWM
5OXA5TYFVSTyab0Wd/SQCEZljO2AgSTkmuq6qIYq9ATDy67oyRNdXaqelB2zmEPEq3p67YmVQZl+
5KFHa8lg8YFUFyMtDcJxtJyjGhhw3OUPqPQfnPrVi7iILUhS6rlvtJRcCYyJUWziXenB7X5qD96K
3qezg8X0rZpe0rEWCs70HZNKgfoGMcdsjo1EkbXxXZgbtp6QCnP/zio8/taqR+ZKST6jAUCzDiu8
/hvZFTNEd3NuPTaSXifEAU8IAj3xc8OO9RqjgUdsu1rLz4WJ1NxeYReiA8nNGWu/dRoKTVhhabjM
5UEvdnTmQuoxn0/jtYypF9z2Fl+RXBM7d0axdVxpF+YYuZHGpA6LMMZ0v3Yph0GxDzvDu1HP+pp6
PjqTGcWYvD78JuUisUaNSl32lcjs+qc4YCX2r3Z+mfWYbt72RUQQTlwoDaDKKS13qDtEOe8+vUsh
jNim28Q74YL1TFeZ7jONaUaBBa2h0feEu+YoXiU/H+DfWjv8Vt3ZdE9ZufFgjMZIEpnaLyYkBAih
Wo7uh97/IlCB1tbru8VNfPd97TevBHt0BR78dgmeFOyPEjm/fNFudKb63qJFLoBwRjZ06X1hW30S
goJO0ugp9TYcjkYRgRW/RLRkTCgBqlulZogWDZunXn0QrN0ac5u+hAOvV4v7xE8E8JPLDFoHgr9w
2SMVxG5BDnu5xX+U1Ldm6b6IeWOSX4cx4zIvAAVoaLTGmmNNNsJUnkphCnWiNRO16C6eW7VPdjBO
vB5E2FB6tprPDR8Wy3AF5YjKCqNlTJwC+JTKdLl7GK04L/P6ZrULz4q+mVAic51QKDuwJzVXXN5A
K2+P3SqOBt8dcqMzIb1aogVhXYWeDIM4kxg5y4vatLOCFi5VOhSihwUKcHr2PhlxwzVxADw9f5HN
slZ1kHeCZQeKY6A5YyoC3q45PxQ8cSDEfOUXWD1pCnPzA54e3+zO/MsrQKgCxPDFj+v6ngNencsh
BpbN0vaZo2Ix6F0yt3Dgliv+MztrWBmxn+c+uj+ooXJBjQZ3Icq0+c3/qbv22qVyB4LHbnUVa3Uq
Nx2Ue1vViCR1WtaKPU7hU19dYB7E6Ryno+Rnc4X0I6Mnul3LQJgjlGObtqUkIXJVkZX3wg42X36/
Y2EuHmuoUm9A2eV9ba/yBSKRYEHIOIkqtvYv9CeVz9TxXHOUcvfo/061Mvf2rdgvZCmgBp+47Amn
qa2cG7T0mD1+16ve+Sh/Ym8vt4v5jk8sK29MAP53RiL/Hb3ibXhfdEfosc6Tdqq5y4fs4CwlK9kd
Vk25Zhwfsz471j/Zo0kZWv2667BASOQnBOdawgrL+etME2uKLahjSFBNgxNtzdIaMvAXYMq3jSah
K0OUo94udi9GT6ONoTAF9nD5tSHI2DwZ9xyKJ/jRJB5jyW+RwmX2/YulifAXf+c5KKoPpDBwpyOo
e0q1+2ZZHBuYZVIjaTtdDvd63QjDljnq6zQUmi9TlnTZifPjPBWmNLm1l6NqMp3VmEgrF8fkPlSz
OcnDzjVeyclL3japkbSW7TXFG16Stwgx1Y7o625NesHlDe0poNTfeDdwwm5iMmPzNV0pGg9wIMyO
H92ayKkb58cYlT9a2ex+Peg4Zef60k1NeiWSTF/vKS9giO8eBZ/lbjYHlfzYtDOZ3L+ypGaVt3EF
cdF7yR/UW0aTZH4tsQqc3Xn3UVswOqt50i0hn9JCLgdQvYqMayTacvCKfefekyqHXMHiskBwXtFM
yRZ1FG1EpI5k9uAnFNnsyaaOX8W3MXoHi6auHKYfnjg3eBk6DII+AAaU75JrtGkyjuNCQHJRBHOj
0eyxamUP5MjOYUw7XolYe38Xet0qm/i0tWRbrBXRuTInJ/uvMNYNmRYiJ/YQ1R//DEVpKEqquCiq
EcP1NBy3iK3RLS/8mOFmzQ76nRo2BJz7KEXyrKe0LChSuy37Iyu1qGWQoXXZgiq0A9JuhO8/LwEp
5ztppBz1OakLx8FdzhaDxAdX2adTUzYSw0hUZadFt2X4jRGNoLiICRYGYFxPEvvhYuJGaMVHgVLn
iAK4rR4a7gjuZyI7qJ4Zp/5RwdvKop9HWfZxhwEWL8PK67Vosey2sEAgqRNs+D+CT01/hQCufED4
degSi2yLzRQQx/PKpQ1y/63IqCyhxAomIw0o7wlzW5HfQjYwE2vNlSiJ7T9M+5tuzzwhaeLfe/Ie
FJmRbup+SceeO3WiwW9PxRbLySrJ4HZdha7ptcUF8FogDUxYIuiaE1mNAo4UFcpitDtkIE3luDvk
MKkjTK4QKq/LkFEIKaNKn9jPldbQBwguGmEMdiEvDbFuY/2nXLiF/NxMtNXb4xz9V8DqDkuto4Lf
5apVDRM90bK3qHBF62Pwl4FuPlrn7v3jV+xdBzrGJ+LQpSpUDZiVLiyF7FS58JDKq1koxx1+RRoY
bBol9yjhXJiGlDFyvJCaCaVshfVsKGKfjimyzRoP2VoPyUGaFAZeUdQxmYz3b2PG2Wt/AKouDt7d
lZ+3voXZXJiwCAWfCbtQ4AP1t8hZWzhyTO+z+j+9oxec/RrbVvl+yZVvJjMNOMF10tXV+TPoBeNA
03suaQwtttglaZ1wZysA+CiXLyUaItHVXji5IPObe6o0caMPA9i6wRnnPEwXv6gP0DnayKZ5cWpq
JRWF+PecuLtqDyvElGtqrLDJ4ibOJWseBIQaX3OMks+mcx4cdvUrJt957JGEiGIllGwgWJ4WzRxi
kC851PjTXhqXMS2tnfQh9wnSCHvlXUsY2RPIIUkaZ/TQWE4q3QmiZ7QE2Itj4GCUEwAedNiyCGd4
rYPC7kgE/unzhtmEG3aCJTQ93vwPuQ9NTaJcNuZazm5KoiCeb3gVVuKJC2oqNkilLGjYapCJ7M0c
meQPfVBnJSCDYDhAaj8/0f5191+PnCY8wZxghQ8hcS9NPTip36o0RAaeBBQiTo2bDJ7uPHD9oH/f
2/qZCxqKD8bXYqp4jPuZvyY63AKlJQrtgN1mb24SCzEEixgy6mik8uJLsOBv2DIyJpgPcZ6VRi/U
cLm70QoD5W9vOkZcBfFb5SBDEeUMG4obNQMakZkcUvEfkc1OFP3cdip8NKPAXiK8P5r9QQuLk/TK
OtDgv/DFSulouh8kVH5h7gHZMt0pRapQbV9nScks2byKAQiTMDbQj7kaLjGDtXfbxsdU2lSOmqU5
8mii3HXjMn9SMIcp3sxQMbwEF8y7D7DkXomL5tJoikoh8gy6H0V011/Y0N0VOlN6NhI5K3hbtH0c
7oLsQXP7ozp3+iDNlIJe+9pyB/VsZZS5CVCV4ySUIimHi23p86GK3xb7h7lWRAngpcfyOSVbP4KP
3pEzc8C3WfQcroNShswbiO7YR1Vr5c6rThHdx91JyLf3crXfMTXj5yAOFOtEIAXWIzJ0Kp64SBOY
lC2dN/QeSmgr0EIGb8RCnIV4ItNd5h4AQsSJ9TW90EdhXYKooVg8RM6B8vncQgOUBrmIhtq0xPC+
FooKTvEDdLP54jtEWNJSAkonY/WvF6AAicBpWSHr4QH0MHy5/AvgD27+n35nYDaPjrLkD9Wjeaa7
eEUoZxFNMecsZoeKCtEeLznRtZKtuk5prw+Y6CCcxqIaEUGzUKyOMows5tnAHmeVbKrgrnSO+FyA
nUSPSMmHbNBlXUkqkuOdtnFxHM8zjHr4GzJYjuazKIUd/GJO947MJN0UJ88il/816U83OMgnBj6h
PPXM9nf2IruVL3P+tkKekAoBG4I7rl/388GKaKaP9//SmJiKmcCKjFFI0SgJmpiAqXtf5VnDQEcn
Hb2KjyGGfc3eAfPqz1i+6/I0WZ8l1K5R835QqGZrRR9b+QxkpGfsUPbO4BmA9cyQfg12TqKS3cYY
dcISFaFPOI19500+gCGrnq8uUeggx/G5IjRqFYTp+1jLaEOpYzn355pQTZOjqmxaQcX4yLmfk+sm
U18XIVpAYHzq74FpYxSy1v1Z+waIV+8S+vpsTdkeiE4EvsPavjR4wfSzFhkIXXVQKybImRjPi7HC
YtzaDH94nR7x9N2svakL8+MEVEznWTOrS6NFfSF4vrTfZyC1rEyU7GHW2aOKCyph32DIZfO2dlVg
HveNM6s+Ljh7onwxQC8=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
