// Seed: 1143143210
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  id_3(
      .id_0(id_1),
      .id_1(),
      .id_2(id_2),
      .id_3(1'b0),
      .id_4(-1'h0),
      .id_5(-1),
      .id_6(1),
      .id_7(1),
      .id_8(id_1),
      .id_9(-1'b0 == 1),
      .id_10(id_2),
      .id_11(1 ? -1 : 1'b0),
      .id_12(id_2),
      .id_13(-1),
      .id_14(id_2),
      .id_15(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56
);
  input wire id_56;
  inout wire id_55;
  inout wire id_54;
  input wire id_53;
  inout wire id_52;
  inout wire id_51;
  inout wire id_50;
  input wire id_49;
  output wire id_48;
  input wire id_47;
  inout wire id_46;
  inout wire id_45;
  input wire id_44;
  input wire id_43;
  input wire id_42;
  inout wire id_41;
  output wire id_40;
  input wire id_39;
  output wire id_38;
  inout wire id_37;
  input wire id_36;
  output wire id_35;
  inout wire id_34;
  input wire id_33;
  inout wire id_32;
  input wire id_31;
  input wire id_30;
  output wire id_29;
  output wire id_28;
  input wire id_27;
  output wire id_26;
  input wire id_25;
  output wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_57;
  module_0 modCall_1 (
      id_41,
      id_41
  );
  wire id_58;
  assign id_7  = -1 == -1 & id_51 & id_50;
  assign id_50 = 1;
  always id_20 = id_27;
endmodule
