# SETTINGS ../simusched tareas.tsk 3 1 2 SchedRR 3 6 8 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
BLOCK 2 1
CPU 2 0 0
# CONTEXT CPU 1 2
CPU 2 2 2
UNBLOCK 3 1
CPU 3 0 0
CPU 3 3 1
CPU 3 2 2
BLOCK 4 3
CPU 4 0 0
# CONTEXT CPU 1 4
CPU 4 2 2
UNBLOCK 5 3
# CONTEXT CPU 0 5
CPU 5 4 1
CPU 5 2 2
CPU 6 5 0
CPU 6 4 1
CPU 6 2 2
CPU 7 5 0
CPU 7 4 1
CPU 7 2 2
BLOCK 8 2
CPU 8 5 0
CPU 8 4 1
# CONTEXT CPU 2 8
UNBLOCK 9 2
CPU 9 5 0
CPU 9 4 1
CPU 9 6 2
# CONTEXT CPU 0 10
CPU 10 4 1
CPU 10 6 2
CPU 11 7 0
CPU 11 4 1
CPU 11 6 2
CPU 12 7 0
# CONTEXT CPU 1 12
# CONTEXT CPU 2 12
CPU 13 7 0
CPU 13 8 1
CPU 13 9 2
CPU 14 7 0
CPU 14 8 1
CPU 14 9 2
BLOCK 15 9
# CONTEXT CPU 0 15
CPU 15 8 1
# CONTEXT CPU 2 15
UNBLOCK 16 9
CPU 16 10 0
CPU 16 8 1
CPU 16 11 2
CPU 17 10 0
CPU 17 8 1
CPU 17 11 2
BLOCK 18 10
# CONTEXT CPU 0 18
CPU 18 8 1
CPU 18 11 2
BLOCK 19 11
UNBLOCK 19 10
CPU 19 12 0
CPU 19 8 1
# CONTEXT CPU 2 19
BLOCK 20 12
BLOCK 20 8
UNBLOCK 20 11
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
CPU 20 13 2
UNBLOCK 21 8
UNBLOCK 21 12
CPU 21 14 0
CPU 21 1 1
CPU 21 13 2
BLOCK 22 14
BLOCK 22 13
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
# CONTEXT CPU 2 22
UNBLOCK 23 13
UNBLOCK 23 14
# CONTEXT CPU 0 23
# CONTEXT CPU 1 23
CPU 23 2 2
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
CPU 24 2 2
EXIT 25 2 2
CPU 25 3 0
CPU 25 0 1
# CONTEXT CPU 2 25
BLOCK 26 0
CPU 26 3 0
# CONTEXT CPU 1 26
# CONTEXT CPU 2 26
UNBLOCK 27 0
CPU 27 3 0
CPU 27 4 1
# CONTEXT CPU 2 27
BLOCK 28 4
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
CPU 28 5 2
UNBLOCK 29 4
# CONTEXT CPU 0 29
# CONTEXT CPU 1 29
CPU 29 5 2
BLOCK 30 5
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
UNBLOCK 31 5
CPU 31 6 0
CPU 31 7 1
CPU 31 9 2
CPU 32 6 0
CPU 32 7 1
CPU 32 9 2
BLOCK 33 9
CPU 33 6 0
CPU 33 7 1
# CONTEXT CPU 2 33
BLOCK 34 6
BLOCK 34 7
UNBLOCK 34 9
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
UNBLOCK 35 6
UNBLOCK 35 7
# CONTEXT CPU 0 35
CPU 35 8 1
# CONTEXT CPU 2 35
BLOCK 36 8
# CONTEXT CPU 0 36
# CONTEXT CPU 1 36
CPU 36 10 2
BLOCK 37 10
UNBLOCK 37 8
CPU 37 11 0
# CONTEXT CPU 1 37
# CONTEXT CPU 2 37
UNBLOCK 38 10
CPU 38 11 0
# CONTEXT CPU 1 38
# CONTEXT CPU 2 38
# CONTEXT CPU 0 39
CPU 39 12 1
# CONTEXT CPU 2 39
BLOCK 40 12
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
CPU 40 1 2
UNBLOCK 41 12
# CONTEXT CPU 0 41
# CONTEXT CPU 1 41
CPU 41 1 2
CPU 42 13 0
# CONTEXT CPU 1 42
CPU 42 1 2
CPU 43 13 0
CPU 43 14 1
CPU 43 1 2
BLOCK 44 13
BLOCK 44 14
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
CPU 44 1 2
UNBLOCK 45 13
UNBLOCK 45 14
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
CPU 45 1 2
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
CPU 46 1 2
EXIT 47 1 2
CPU 47 0 0
CPU 47 3 1
# CONTEXT CPU 2 47
CPU 48 0 0
CPU 48 3 1
# CONTEXT CPU 2 48
CPU 49 0 0
CPU 49 3 1
# CONTEXT CPU 2 49
# CONTEXT CPU 0 50
CPU 50 3 1
CPU 50 4 2
EXIT 51 4 2
# CONTEXT CPU 0 51
CPU 51 3 1
# CONTEXT CPU 2 51
EXIT 52 3 1
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
CPU 52 9 2
CPU 53 5 0
# CONTEXT CPU 1 53
CPU 53 9 2
CPU 54 5 0
# CONTEXT CPU 1 54
CPU 54 9 2
CPU 55 5 0
CPU 55 6 1
CPU 55 9 2
EXIT 56 5 0
# CONTEXT CPU 0 56
CPU 56 6 1
CPU 56 9 2
EXIT 57 9 2
# CONTEXT CPU 0 57
CPU 57 6 1
# CONTEXT CPU 2 57
EXIT 58 6 1
# CONTEXT CPU 0 58
# CONTEXT CPU 1 58
# CONTEXT CPU 2 58
CPU 59 7 0
# CONTEXT CPU 1 59
# CONTEXT CPU 2 59
CPU 60 7 0
# CONTEXT CPU 1 60
CPU 60 8 2
EXIT 61 7 0
EXIT 61 8 2
# CONTEXT CPU 0 61
CPU 61 10 1
# CONTEXT CPU 2 61
CPU 62 11 0
CPU 62 10 1
# CONTEXT CPU 2 62
CPU 63 11 0
CPU 63 10 1
# CONTEXT CPU 2 63
CPU 64 11 0
CPU 64 10 1
CPU 64 12 2
BLOCK 65 11
BLOCK 65 12
# CONTEXT CPU 0 65
CPU 65 10 1
# CONTEXT CPU 2 65
UNBLOCK 66 11
UNBLOCK 66 12
CPU 66 13 0
CPU 66 10 1
# CONTEXT CPU 2 66
EXIT 67 10 1
CPU 67 13 0
# CONTEXT CPU 1 67
# CONTEXT CPU 2 67
BLOCK 68 13
# CONTEXT CPU 0 68
# CONTEXT CPU 1 68
CPU 68 14 2
BLOCK 69 14
UNBLOCK 69 13
CPU 69 11 0
# CONTEXT CPU 1 69
# CONTEXT CPU 2 69
EXIT 70 11 0
UNBLOCK 70 14
# CONTEXT CPU 0 70
CPU 70 0 1
CPU 70 12 2
EXIT 71 0 1
CPU 71 13 0
# CONTEXT CPU 1 71
CPU 71 12 2
BLOCK 72 13
CPU 72 -1 0
# CONTEXT CPU 1 72
CPU 72 12 2
UNBLOCK 73 13
# CONTEXT CPU 0 73
# CONTEXT CPU 1 73
CPU 73 12 2
BLOCK 74 12
CPU 74 13 0
CPU 74 14 1
CPU 74 -1 2
BLOCK 75 14
UNBLOCK 75 12
CPU 75 13 0
# CONTEXT CPU 1 75
CPU 75 -1 2
EXIT 76 13 0
UNBLOCK 76 14
# CONTEXT CPU 0 76
# CONTEXT CPU 1 76
CPU 76 -1 2
# CONTEXT CPU 0 77
# CONTEXT CPU 1 77
CPU 77 -1 2
# CONTEXT CPU 0 78
CPU 78 12 1
CPU 78 -1 2
CPU 79 14 0
CPU 79 12 1
CPU 79 -1 2
BLOCK 80 14
EXIT 80 12 1
CPU 80 -1 0
CPU 80 -1 1
CPU 80 -1 2
UNBLOCK 81 14
# CONTEXT CPU 0 81
CPU 81 -1 1
CPU 81 -1 2
CPU 82 14 0
CPU 82 -1 1
CPU 82 -1 2
BLOCK 83 14
CPU 83 -1 0
CPU 83 -1 1
CPU 83 -1 2
UNBLOCK 84 14
# CONTEXT CPU 0 84
CPU 84 -1 1
CPU 84 -1 2
CPU 85 14 0
CPU 85 -1 1
CPU 85 -1 2
BLOCK 86 14
CPU 86 -1 0
CPU 86 -1 1
CPU 86 -1 2
UNBLOCK 87 14
# CONTEXT CPU 0 87
CPU 87 -1 1
CPU 87 -1 2
CPU 88 14 0
CPU 88 -1 1
CPU 88 -1 2
BLOCK 89 14
CPU 89 -1 0
CPU 89 -1 1
CPU 89 -1 2
UNBLOCK 90 14
# CONTEXT CPU 0 90
CPU 90 -1 1
CPU 90 -1 2
CPU 91 14 0
CPU 91 -1 1
CPU 91 -1 2
EXIT 92 14 0
CPU 92 -1 0
CPU 92 -1 1
CPU 92 -1 2
