{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769364060123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769364060127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 25 19:01:00 2026 " "Processing started: Sun Jan 25 19:01:00 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769364060127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364060127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Replica1 -c DE10_Replica1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Replica1 -c DE10_Replica1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364060127 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1769364060965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexto7seg-rtl " "Found design unit 1: hexto7seg-rtl" {  } { { "hexto7seg.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/hexto7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065591 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexto7seg " "Found entity 1: hexto7seg" {  } { { "hexto7seg.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/hexto7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu68-CPU_ARCH " "Found design unit 1: cpu68-CPU_ARCH" {  } { { "../../rtl/cpu/cpu68.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu68.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065615 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu68 " "Found entity 1: cpu68" {  } { { "../../rtl/cpu/cpu68.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu68.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu65xx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu65xx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu65xx-fast " "Found design unit 1: cpu65xx-fast" {  } { { "../../rtl/cpu/cpu65xx.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu65xx.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065638 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu65xx " "Found entity 1: cpu65xx" {  } { { "../../rtl/cpu/cpu65xx.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu65xx.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pia_uart-rtl " "Found design unit 1: pia_uart-rtl" {  } { { "../../rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065656 ""} { "Info" "ISGN_ENTITY_NAME" "1 pia_uart " "Found entity 1: pia_uart" {  } { { "../../rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/aci/aci.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/aci/aci.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aci-rtl " "Found design unit 1: aci-rtl" {  } { { "../../rtl/peripherals/aci/aci.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/aci/aci.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065675 ""} { "Info" "ISGN_ENTITY_NAME" "1 aci " "Found entity 1: aci" {  } { { "../../rtl/peripherals/aci/aci.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/aci/aci.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_8k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_8k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_8k-SYN " "Found design unit 1: ram_8k-SYN" {  } { { "ram_8k.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/ram_8k.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065691 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_8k " "Found entity 1: ram_8k" {  } { { "ram_8k.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/ram_8k.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_6800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_6800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_6800-MC6800_impl " "Found design unit 1: CPU_6800-MC6800_impl" {  } { { "../../rtl/cpu/CPU_6800.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6800.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065707 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_6800 " "Found entity 1: CPU_6800" {  } { { "../../rtl/cpu/CPU_6800.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6800.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_65xx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_65xx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_65XX-CPU65XX_impl " "Found design unit 1: CPU_65XX-CPU65XX_impl" {  } { { "../../rtl/cpu/CPU_65XX.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_65XX.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065724 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_65XX " "Found entity 1: CPU_65XX" {  } { { "../../rtl/cpu/CPU_65XX.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_65XX.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_de10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_de10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_DE10-rtl " "Found design unit 1: RAM_DE10-rtl" {  } { { "RAM_DE10.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/RAM_DE10.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065741 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_DE10 " "Found entity 1: RAM_DE10" {  } { { "RAM_DE10.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/RAM_DE10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZMON68-rtl " "Found design unit 1: WOZMON68-rtl" {  } { { "../../rtl/rom/WOZMON68.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON68.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065758 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZMON68 " "Found entity 1: WOZMON68" {  } { { "../../rtl/rom/WOZMON68.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON68.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZMON65-rtl " "Found design unit 1: WOZMON65-rtl" {  } { { "../../rtl/rom/WOZMON65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON65.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065776 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZMON65 " "Found entity 1: WOZMON65" {  } { { "../../rtl/rom/WOZMON65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON65.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozaci.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozaci.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZACI-rtl " "Found design unit 1: WOZACI-rtl" {  } { { "../../rtl/rom/WOZACI.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZACI.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065794 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZACI " "Found entity 1: WOZACI" {  } { { "../../rtl/rom/WOZACI.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZACI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/basic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/basic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BASIC-rtl " "Found design unit 1: BASIC-rtl" {  } { { "../../rtl/rom/BASIC.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/BASIC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065816 ""} { "Info" "ISGN_ENTITY_NAME" "1 BASIC " "Found entity 1: BASIC" {  } { { "../../rtl/rom/BASIC.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/BASIC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/core/replica1_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/core/replica1_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Replica1_CORE-rtl " "Found design unit 1: Replica1_CORE-rtl" {  } { { "../../rtl/core/Replica1_CORE.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065835 ""} { "Info" "ISGN_ENTITY_NAME" "1 Replica1_CORE " "Found entity 1: Replica1_CORE" {  } { { "../../rtl/core/Replica1_CORE.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fractional_clock_divider-rtl " "Found design unit 1: fractional_clock_divider-rtl" {  } { { "../../rtl/utils/fractional_clock_divider.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065854 ""} { "Info" "ISGN_ENTITY_NAME" "1 fractional_clock_divider " "Found entity 1: fractional_clock_divider" {  } { { "../../rtl/utils/fractional_clock_divider.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-rtl " "Found design unit 1: clock_divider-rtl" {  } { { "../../rtl/utils/clock_divider.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065872 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../../rtl/utils/clock_divider.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_clock_divider-Behavioral " "Found design unit 1: prog_clock_divider-Behavioral" {  } { { "../../rtl/utils/prog_clock_divider.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065890 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_clock_divider " "Found entity 1: prog_clock_divider" {  } { { "../../rtl/utils/prog_clock_divider.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/nor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/nor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_gate-Behavioral " "Found design unit 1: nor_gate-Behavioral" {  } { { "../../rtl/utils/nor_gate.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/nor_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065907 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_gate " "Found entity 1: nor_gate" {  } { { "../../rtl/utils/nor_gate.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/nor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/spi-master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/spi-master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-behavioral " "Found design unit 1: spi_master-behavioral" {  } { { "../../rtl/utils/spi-master.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/spi-master.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065924 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "../../rtl/utils/spi-master.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/spi-master.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/nand3_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/nand3_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand3_gate-Behavioral " "Found design unit 1: nand3_gate-Behavioral" {  } { { "../../rtl/utils/nand3_gate.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/nand3_gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065941 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand3_gate " "Found entity 1: nand3_gate" {  } { { "../../rtl/utils/nand3_gate.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/nand3_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/debug_clock_button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/debug_clock_button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug_clock_button-Behavioral " "Found design unit 1: debug_clock_button-Behavioral" {  } { { "../../rtl/utils/debug_clock_button.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/debug_clock_button.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065958 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug_clock_button " "Found entity 1: debug_clock_button" {  } { { "../../rtl/utils/debug_clock_button.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/debug_clock_button.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_clock_switch-Behavioral " "Found design unit 1: simple_clock_switch-Behavioral" {  } { { "../../rtl/utils/simple_clock_switch.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065973 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_clock_switch " "Found entity 1: simple_clock_switch" {  } { { "../../rtl/utils/simple_clock_switch.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mspi_iface-rtl " "Found design unit 1: mspi_iface-rtl" {  } { { "../../rtl/peripherals/mspi/mspi-iface.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065989 ""} { "Info" "ISGN_ENTITY_NAME" "1 mspi_iface " "Found entity 1: mspi_iface" {  } { { "../../rtl/peripherals/mspi/mspi-iface.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364065989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364065989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_timer-rtl " "Found design unit 1: simple_timer-rtl" {  } { { "../../rtl/peripherals/timer/simple_timer.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066004 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_timer " "Found entity 1: simple_timer" {  } { { "../../rtl/peripherals/timer/simple_timer.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364066004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_send-rtl " "Found design unit 1: uart_send-rtl" {  } { { "../../rtl/peripherals/pia/uart_send.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066020 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_send " "Found entity 1: uart_send" {  } { { "../../rtl/peripherals/pia/uart_send.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364066020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_receive-rtl " "Found design unit 1: uart_receive-rtl" {  } { { "../../rtl/peripherals/pia/uart_receive.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066036 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_receive " "Found entity 1: uart_receive" {  } { { "../../rtl/peripherals/pia/uart_receive.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364066036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_replica1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_replica1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Replica1-top " "Found design unit 1: DE10_Replica1-top" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066051 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_Replica1 " "Found entity 1: DE10_Replica1" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364066051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_clock-SYN " "Found design unit 1: main_clock-SYN" {  } { { "main_clock.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066066 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_clock " "Found entity 1: main_clock" {  } { { "main_clock.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364066066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon69.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon69.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZMON69-rtl " "Found design unit 1: WOZMON69-rtl" {  } { { "../../rtl/rom/WOZMON69.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON69.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066082 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZMON69 " "Found entity 1: WOZMON69" {  } { { "../../rtl/rom/WOZMON69.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON69.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364066082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu09.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu09.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu09-rtl " "Found design unit 1: cpu09-rtl" {  } { { "../../rtl/cpu/cpu09.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu09.vhd" 213 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066108 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu09 " "Found entity 1: cpu09" {  } { { "../../rtl/cpu/cpu09.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu09.vhd" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364066108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_6809.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_6809.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_6809-MC6809_impl " "Found design unit 1: CPU_6809-MC6809_impl" {  } { { "../../rtl/cpu/CPU_6809.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6809.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066123 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_6809 " "Found entity 1: CPU_6809" {  } { { "../../rtl/cpu/CPU_6809.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6809.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364066123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram-implementation " "Found design unit 1: sdram-implementation" {  } { { "sdram.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/sdram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066137 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/sdram.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364066137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdramctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_sdram_wrapper-implementation " "Found design unit 1: cpu_sdram_wrapper-implementation" {  } { { "sdramctrl.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/sdramctrl.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066152 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_sdram_wrapper " "Found entity 1: cpu_sdram_wrapper" {  } { { "sdramctrl.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/sdramctrl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364066152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/mon6809.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/mon6809.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MON6809-rtl " "Found design unit 1: MON6809-rtl" {  } { { "../../rtl/rom/MON6809.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/MON6809.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066167 ""} { "Info" "ISGN_ENTITY_NAME" "1 MON6809 " "Found entity 1: MON6809" {  } { { "../../rtl/rom/MON6809.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/MON6809.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364066167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sdram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-rtl " "Found design unit 1: sdram_controller-rtl" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066182 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364066182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_sdram_bridge-rtl " "Found design unit 1: sram_sdram_bridge-rtl" {  } { { "../../rtl/sdram/sram_sdram_bridge.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066199 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_sdram_bridge " "Found entity 1: sram_sdram_bridge" {  } { { "../../rtl/sdram/sram_sdram_bridge.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364066199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/clock_stretcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/clock_stretcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_stretcher-rtl " "Found design unit 1: clock_stretcher-rtl" {  } { { "../../rtl/cpu/clock_stretcher.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/clock_stretcher.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066216 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_stretcher " "Found entity 1: clock_stretcher" {  } { { "../../rtl/cpu/clock_stretcher.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/clock_stretcher.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769364066216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364066216 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "strch CPU_65XX.vhd(126) " "VHDL error at CPU_65XX.vhd(126): object \"strch\" is used but not declared" {  } { { "../../rtl/cpu/CPU_65XX.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_65XX.vhd" 126 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1769364066248 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out stretch_active CPU_65XX.vhd(126) " "VHDL error at CPU_65XX.vhd(126): cannot associate formal port \"stretch_active\" of mode \"out\" with an expression" {  } { { "../../rtl/cpu/CPU_65XX.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_65XX.vhd" 126 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1769364066248 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769364066428 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 25 19:01:06 2026 " "Processing ended: Sun Jan 25 19:01:06 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769364066428 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769364066428 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769364066428 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364066428 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769364067103 ""}
