--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml aula3_parte1.twx aula3_parte1.ncd -o aula3_parte1.twr
aula3_parte1.pcf -ucf aula3_parte1.ucf

Design file:              aula3_parte1.ncd
Physical constraint file: aula3_parte1.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
clkEnable   |    2.455(R)|    1.204(R)|clk_BUFGP         |   0.000|
dataIn<0>   |    4.676(R)|   -0.804(R)|clk_BUFGP         |   0.000|
dataIn<1>   |    4.667(R)|   -0.793(R)|clk_BUFGP         |   0.000|
dataIn<2>   |   -0.136(R)|    1.442(R)|clk_BUFGP         |   0.000|
dataIn<3>   |   -0.139(R)|    1.445(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dataOut<0>  |    7.853(R)|clk_BUFGP         |   0.000|
dataOut<1>  |    7.218(R)|clk_BUFGP         |   0.000|
dataOut<2>  |    6.164(R)|clk_BUFGP         |   0.000|
dataOut<3>  |    6.167(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Mon Feb 28 13:36:02 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 128 MB



