



//=============================================================================
//    Rtl Glue Logic
//============================================================================= 
        

   assign pg0_data      =   pg0_add[0]?mem_rdata[15:8]:mem_rdata[7:0];
   assign pg00_ram_rd   =   pg0_rd||(mem_cs && rd);
   assign pg00_ram_l_wr =  (pg0_wr||(mem_cs && wr)) && (!pg0_add[0]);
   assign pg00_ram_h_wr =  (pg0_wr||(mem_cs && wr)) && ( pg0_add[0]);



