
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.086741                       # Number of seconds simulated
sim_ticks                                 86740712000                       # Number of ticks simulated
final_tick                                86740712000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 233709                       # Simulator instruction rate (inst/s)
host_op_rate                                   256702                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26265443                       # Simulator tick rate (ticks/s)
host_mem_usage                                 722316                       # Number of bytes of host memory used
host_seconds                                  3302.47                       # Real time elapsed on the host
sim_insts                                   771817342                       # Number of instructions simulated
sim_ops                                     847750569                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst          5162496                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data           552576                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst          3591936                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data           102912                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst          3680768                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data           105792                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst          3684672                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data           113344                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst          3569536                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data           102784                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst          3620736                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data           113088                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst          3616448                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data           110336                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst          2321024                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data            65920                       # Number of bytes read from this memory
system.physmem.bytes_read::total             30514368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst      5162496                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst      3591936                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst      3680768                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst      3684672                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst      3569536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst      3620736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst      3616448                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst      2321024                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total        29247616                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       739584                       # Number of bytes written to this memory
system.physmem.bytes_written::total            739584                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst             80664                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              8634                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst             56124                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              1608                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst             57512                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data              1653                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst             57573                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data              1771                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst             55774                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data              1606                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst             56574                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data              1767                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst             56507                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data              1724                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst             36266                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data              1030                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                476787                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11556                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11556                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst            59516413                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             6370434                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst            41410036                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             1186433                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst            42434146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data             1219635                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst            42479153                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data             1306699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst            41151795                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data             1184957                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst            41742060                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data             1303748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst            41692625                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data             1272021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst            26758185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data              759966                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               351788304                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst       59516413                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst       41410036                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst       42434146                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst       42479153                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst       41151795                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst       41742060                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst       41692625                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst       26758185                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          337184412                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8526377                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8526377                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8526377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst           59516413                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            6370434                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst           41410036                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            1186433                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst           42434146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data            1219635                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst           42479153                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data            1306699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst           41151795                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data            1184957                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst           41742060                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data            1303748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst           41692625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data            1272021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst           26758185                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data             759966                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              360314681                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               18515013                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         11368562                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           434341                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            10060189                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8729448                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.772207                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                2298924                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             40063                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         569454                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            565026                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            4428                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         9461                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              252501                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    86740712000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        86740713                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          16843052                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     103759247                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   18515013                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          11593398                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     68615413                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 876203                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          178                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 14375724                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                82946                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          85896753                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.365198                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.867331                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                22351835     26.02%     26.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 9823754     11.44%     37.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                53721164     62.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            85896753                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.213452                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.196200                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                14607208                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             11699871                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 47152617                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             12031821                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                405236                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved             4921819                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                33139                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             114810028                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                57269                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                405236                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                17231064                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1337151                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        582430                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 56530391                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              9810481                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             114203670                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents               7461919                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 51483                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  1789                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          143358684                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            527448575                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       145730944                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            124242750                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                19115934                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             20009                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          8653                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 10536566                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            14767007                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9324515                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          4501682                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1683684                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 112991863                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              17513                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                102540338                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued          1458135                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       12358689                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     49590554                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           582                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     85896753                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.193763                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.535776                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            5619240      6.54%      6.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           58014688     67.54%     74.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           22262825     25.92%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       85896753                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               61716264     94.08%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2555291      3.90%     97.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              1325046      2.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             78915049     76.96%     76.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              523912      0.51%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         11308      0.01%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            14277739     13.92%     91.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8812314      8.59%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             102540338                       # Type of FU issued
system.cpu0.iq.rate                          1.182148                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   65596601                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.639715                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         358032133                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        125369870                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    102139857                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             168136923                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         1948547                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1166339                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          354                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         1835                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       667105                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads       179626                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          752                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                405236                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1313384                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                18123                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          113009412                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            78060                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             14767007                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             9324515                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              8585                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   226                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  103                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          1835                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        216054                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       208894                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              424948                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            102403811                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             14232535                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           136527                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           36                       # number of nop insts executed
system.cpu0.iew.exec_refs                    23017612                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                15973021                       # Number of branches executed
system.cpu0.iew.exec_stores                   8785077                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.180574                       # Inst execution rate
system.cpu0.iew.wb_sent                     102163313                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    102139873                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 74143691                       # num instructions producing a value
system.cpu0.iew.wb_consumers                171446011                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.177531                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.432461                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       12358719                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          16931                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           401476                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     84182838                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.195620                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.041144                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      9900090     11.76%     11.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     60845322     72.28%     84.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8037544      9.55%     93.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2484151      2.95%     96.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1036961      1.23%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       299175      0.36%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       557344      0.66%     98.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       887967      1.05%     99.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       134284      0.16%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     84182838                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            89081578                       # Number of instructions committed
system.cpu0.commit.committedOps             100650687                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      22258078                       # Number of memory references committed
system.cpu0.commit.loads                     13600668                       # Number of loads committed
system.cpu0.commit.membars                       8875                       # Number of memory barriers committed
system.cpu0.commit.branches                  15823493                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 90978794                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             2565578                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        77876152     77.37%     77.37% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         505149      0.50%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        11308      0.01%     77.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     77.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13600668     13.51%     91.40% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8657394      8.60%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        100650687                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               134284                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   197030394                       # The number of ROB reads
system.cpu0.rob.rob_writes                  227733186                       # The number of ROB writes
system.cpu0.timesIdled                          50280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         843960                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   89081578                       # Number of Instructions Simulated
system.cpu0.committedOps                    100650687                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.973722                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.973722                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.026987                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.026987                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               120290289                       # number of integer regfile reads
system.cpu0.int_regfile_writes               70988086                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1136                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                352368621                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                53393391                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               22816500                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 12705                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements             8524                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          239.303979                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20144322                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             8779                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          2294.603258                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle       1769000000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   239.303979                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.934781                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.934781                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        161306006                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       161306006                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     11640460                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11640460                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8492182                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8492182                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         5623                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5623                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         4901                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4901                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     20132642                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20132642                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     20132642                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20132642                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         7329                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7329                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        10234                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        10234                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          416                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          416                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          833                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          833                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        17563                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17563                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        17563                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17563                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    226918000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    226918000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    406620885                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    406620885                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data      7902000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7902000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     12288000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     12288000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data      1550000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1550000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    633538885                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    633538885                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    633538885                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    633538885                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11647789                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11647789                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8502416                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8502416                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         6039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         5734                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5734                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     20150205                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     20150205                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     20150205                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     20150205                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000629                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000629                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.001204                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001204                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.068886                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.068886                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.145274                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.145274                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000872                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000872                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000872                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000872                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 30961.659162                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30961.659162                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 39732.351475                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39732.351475                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 18995.192308                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 18995.192308                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 14751.500600                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 14751.500600                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 36072.361499                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36072.361499                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 36072.361499                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36072.361499                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         2026                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              210                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.647619                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         6998                       # number of writebacks
system.cpu0.dcache.writebacks::total             6998                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         4518                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         4518                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         3003                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3003                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          172                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         7521                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7521                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         7521                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7521                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         2811                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2811                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         7231                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7231                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          244                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          244                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          833                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          833                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        10042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        10042                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10042                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     96432001                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     96432001                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    292900929                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    292900929                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      4786000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4786000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     10715996                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     10715996                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data      1456000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1456000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    389332930                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    389332930                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    389332930                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    389332930                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000241                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000241                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000850                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.040404                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.040404                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.145274                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.145274                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000498                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000498                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000498                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000498                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 34305.229811                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34305.229811                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 40506.282534                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40506.282534                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 19614.754098                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19614.754098                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 12864.340936                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12864.340936                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 38770.457080                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38770.457080                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 38770.457080                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38770.457080                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            80410                       # number of replacements
system.cpu0.icache.tags.tagsinuse          255.976863                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           14282915                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            80666                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           177.062393                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle         20788000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   255.976863                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999910                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        115086458                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       115086458                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     14282915                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       14282915                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     14282915                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        14282915                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     14282915                       # number of overall hits
system.cpu0.icache.overall_hits::total       14282915                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        92809                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        92809                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        92809                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         92809                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        92809                       # number of overall misses
system.cpu0.icache.overall_misses::total        92809                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   3911515999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3911515999                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   3911515999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3911515999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   3911515999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3911515999                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     14375724                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     14375724                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     14375724                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     14375724                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     14375724                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     14375724                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.006456                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006456                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.006456                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006456                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.006456                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006456                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 42145.869463                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 42145.869463                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 42145.869463                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 42145.869463                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 42145.869463                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 42145.869463                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs     9.200000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        80410                       # number of writebacks
system.cpu0.icache.writebacks::total            80410                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        12143                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        12143                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst        12143                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        12143                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst        12143                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        12143                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        80666                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        80666                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        80666                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        80666                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        80666                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        80666                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   3512177999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3512177999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   3512177999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3512177999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   3512177999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3512177999                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.005611                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005611                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.005611                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005611                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.005611                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005611                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 43539.756515                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43539.756515                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 43539.756515                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43539.756515                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 43539.756515                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43539.756515                       # average overall mshr miss latency
system.cpu1.branchPred.lookups               14625838                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          8389185                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           356135                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             8025790                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                6927358                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.313721                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                2029658                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             39108                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         454393                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            449891                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            4502                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         2914                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON    86740712000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        70627228                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          13555092                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      84206587                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   14625838                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           9406907                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     56213072                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 718785                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         4778                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                 11742130                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                70640                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          70132341                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.357452                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.867072                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                18309216     26.11%     26.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8444972     12.04%     38.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43378153     61.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            70132341                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.207085                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.192268                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                11464960                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             10491795                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 36663699                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles             11179960                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                331927                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             4344443                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                27696                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              93201076                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                47385                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                331927                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                13833117                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1088797                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        385438                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 45458697                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              9034365                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              92702503                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               6897535                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 51434                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                   742                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          118593271                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            431566407                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       120642165                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps            102566320                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                16026949                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             13111                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          7658                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  9719826                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            11408759                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6920531                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          4212962                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1584577                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  91714018                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              15948                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 83142498                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued          1202156                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       10068320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     40997678                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           364                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     70132341                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.185509                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.523015                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            4293829      6.12%      6.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           48534526     69.20%     75.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17303986     24.67%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       70132341                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               51522141     95.04%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1989830      3.67%     98.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               698224      1.29%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             65076652     78.27%     78.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              484071      0.58%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11059414     13.30%     92.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6516955      7.84%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              83142498                       # Type of FU issued
system.cpu1.iq.rate                          1.177202                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   54210195                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.652015                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         291829686                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes        101799602                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     82877091                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             137352693                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1727341                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       810058                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          349                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1323                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       535595                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads       106473                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          780                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                331927                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1068802                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                14079                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           91730000                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            68730                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             11408759                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             6920531                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              7627                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   223                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                  182                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1323                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        173792                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       175425                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              349217                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             83040559                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             11026462                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           101937                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           34                       # number of nop insts executed
system.cpu1.iew.exec_refs                    17528648                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                12655272                       # Number of branches executed
system.cpu1.iew.exec_stores                   6502186                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.175758                       # Inst execution rate
system.cpu1.iew.wb_sent                      82890788                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     82877091                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 62099576                       # num instructions producing a value
system.cpu1.iew.wb_consumers                148715561                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.173444                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.417573                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts       10068352                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          15584                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           328670                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     68735900                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.188049                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.037371                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      7715785     11.23%     11.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     50724072     73.80%     85.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6189123      9.00%     94.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1801254      2.62%     96.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       778373      1.13%     97.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       137214      0.20%     97.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       457800      0.67%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       849028      1.24%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        83251      0.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     68735900                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            72279605                       # Number of instructions committed
system.cpu1.commit.committedOps              81661646                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      16983637                       # Number of memory references committed
system.cpu1.commit.loads                     10598701                       # Number of loads committed
system.cpu1.commit.membars                       8164                       # Number of memory barriers committed
system.cpu1.commit.branches                  12533488                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 74647316                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             2318684                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        64206869     78.63%     78.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         465734      0.57%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10598701     12.98%     92.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6384936      7.82%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         81661646                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                83251                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   160356446                       # The number of ROB reads
system.cpu1.rob.rob_writes                  184856493                       # The number of ROB writes
system.cpu1.timesIdled                          31025                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         494887                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    16113484                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   72279605                       # Number of Instructions Simulated
system.cpu1.committedOps                     81661646                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.977139                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.977139                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.023396                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.023396                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                98629555                       # number of integer regfile reads
system.cpu1.int_regfile_writes               59476209                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                285210218                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                43141832                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               17216107                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 11896                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             1404                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          187.608513                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15226496                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1653                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          9211.431337                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle      30386810000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   187.608513                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.732846                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.732846                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121860903                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121860903                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      8840905                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8840905                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      6375307                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6375307                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         5012                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         5012                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         4279                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4279                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     15216212                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15216212                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     15216212                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15216212                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         3128                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3128                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         2215                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2215                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          482                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          482                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          873                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          873                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         5343                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5343                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         5343                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5343                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     95674000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     95674000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     74729894                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     74729894                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      8755000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8755000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     13285000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13285000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      1974000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1974000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    170403894                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    170403894                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    170403894                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    170403894                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      8844033                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8844033                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      6377522                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6377522                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         5494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         5152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         5152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     15221555                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15221555                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     15221555                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15221555                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.000354                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000354                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000347                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000347                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.087732                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.087732                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.169449                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.169449                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.000351                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000351                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.000351                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000351                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 30586.317136                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30586.317136                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 33738.101129                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33738.101129                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 18163.900415                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18163.900415                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 15217.640321                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 15217.640321                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 31892.924200                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31892.924200                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 31892.924200                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31892.924200                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         2017                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              195                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    10.343590                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks          665                       # number of writebacks
system.cpu1.dcache.writebacks::total              665                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         1036                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1036                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         1210                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1210                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          212                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          212                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         2246                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         2246                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         2246                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         2246                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         2092                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         2092                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1005                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1005                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          270                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          270                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          873                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          873                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         3097                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3097                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         3097                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3097                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     60039000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     60039000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     35229941                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     35229941                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      5051000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      5051000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     11648995                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11648995                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      1864000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1864000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     95268941                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     95268941                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     95268941                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     95268941                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000158                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000158                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.049145                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.049145                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.169449                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.169449                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000203                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000203                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000203                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000203                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 28699.330784                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28699.330784                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 35054.667662                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 35054.667662                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 18707.407407                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18707.407407                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 13343.636884                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 13343.636884                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 30761.685825                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30761.685825                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 30761.685825                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30761.685825                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            55869                       # number of replacements
system.cpu1.icache.tags.tagsinuse          208.205439                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11675533                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            56125                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           208.027314                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle      29706663000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   208.205439                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.813302                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.813302                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         93993166                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        93993166                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     11675533                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11675533                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     11675533                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11675533                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     11675533                       # number of overall hits
system.cpu1.icache.overall_hits::total       11675533                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        66597                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        66597                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        66597                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         66597                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        66597                       # number of overall misses
system.cpu1.icache.overall_misses::total        66597                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   2792826000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2792826000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   2792826000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2792826000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   2792826000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2792826000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     11742130                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11742130                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     11742130                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11742130                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     11742130                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11742130                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.005672                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005672                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.005672                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005672                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.005672                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005672                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 41936.213343                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41936.213343                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 41936.213343                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41936.213343                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 41936.213343                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41936.213343                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        55869                       # number of writebacks
system.cpu1.icache.writebacks::total            55869                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst        10471                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        10471                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst        10471                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        10471                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst        10471                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        10471                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        56126                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        56126                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        56126                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        56126                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        56126                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        56126                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   2482239000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2482239000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   2482239000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2482239000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   2482239000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2482239000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.004780                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004780                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.004780                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004780                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.004780                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004780                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 44226.187507                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44226.187507                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 44226.187507                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44226.187507                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 44226.187507                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44226.187507                       # average overall mshr miss latency
system.cpu2.branchPred.lookups               14608125                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          8348239                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           362851                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             8010167                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                6915845                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.338337                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                2036029                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             39480                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         455824                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            452254                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            3570                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         3000                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON    86740712000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        70626933                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          13620832                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      84177042                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   14608125                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           9404128                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     56131731                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 732259                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         6635                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                 11780314                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                74005                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          70125333                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.357787                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.866756                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                18284862     26.07%     26.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8465711     12.07%     38.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                43374760     61.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            70125333                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.206835                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.191855                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                11510640                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             10411935                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 36811370                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles             11052837                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                338551                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             4358935                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                27815                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              93191003                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                47234                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                338551                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                13858647                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1095925                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        400198                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 45499781                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              8932231                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              92681365                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents               6821549                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 51337                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                   884                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          118422475                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            431489544                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       120666356                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps            102269970                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                16152501                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             13616                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          8078                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  9603445                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            11403948                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6934108                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          4210089                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1572401                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  91681528                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              16221                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 83048923                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued          1209675                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       10161126                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     41314121                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           659                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     70125333                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.184293                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.524663                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            4380795      6.25%      6.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           48440153     69.08%     75.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           17304385     24.68%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       70125333                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu               51384697     95.06%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     95.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1979656      3.66%     98.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               692911      1.28%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             64980984     78.24%     78.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              483157      0.58%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11046891     13.30%     92.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            6532485      7.87%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              83048923                       # Type of FU issued
system.cpu2.iq.rate                          1.175882                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                   54057264                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.650909                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         291490117                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes        101860252                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     82777850                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             137106187                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         1730085                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       819202                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          308                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1384                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       539614                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads       105930                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         3190                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                338551                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1075621                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                14566                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           91697804                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            72650                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             11403948                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             6934108                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              8022                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   191                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                  372                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1384                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        178417                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       178024                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              356441                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             82943378                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             11011966                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           105544                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           55                       # number of nop insts executed
system.cpu2.iew.exec_refs                    17529819                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                12618445                       # Number of branches executed
system.cpu2.iew.exec_stores                   6517853                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.174387                       # Inst execution rate
system.cpu2.iew.wb_sent                      82791547                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     82777850                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 61985431                       # num instructions producing a value
system.cpu2.iew.wb_consumers                148460547                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.172044                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.417521                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts       10161113                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          15562                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           335273                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     68715435                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.186584                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.039284                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      7823231     11.38%     11.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     50604844     73.64%     85.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6180981      9.00%     94.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1796591      2.61%     96.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       784594      1.14%     97.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       131625      0.19%     97.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       457456      0.67%     98.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       850097      1.24%     99.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        86016      0.13%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     68715435                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            72144935                       # Number of instructions committed
system.cpu2.commit.committedOps              81536623                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      16979240                       # Number of memory references committed
system.cpu2.commit.loads                     10584746                       # Number of loads committed
system.cpu2.commit.membars                       7999                       # Number of memory barriers committed
system.cpu2.commit.branches                  12493244                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 74573600                       # Number of committed integer instructions.
system.cpu2.commit.function_calls             2323479                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64086286     78.60%     78.60% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         465691      0.57%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       10584746     12.98%     92.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       6394494      7.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         81536623                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                86016                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   160301344                       # The number of ROB reads
system.cpu2.rob.rob_writes                  184805497                       # The number of ROB writes
system.cpu2.timesIdled                          31677                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                         501600                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    16113779                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   72144935                       # Number of Instructions Simulated
system.cpu2.committedOps                     81536623                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.978959                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.978959                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.021493                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.021493                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                98534191                       # number of integer regfile reads
system.cpu2.int_regfile_writes               59472006                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                284882159                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                42875665                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               17221597                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 13529                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             1480                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          185.300295                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15211435                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             1731                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          8787.657423                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle      30497777000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   185.300295                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.723829                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.723829                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          131                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        121795161                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       121795161                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      8820311                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8820311                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      6379010                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6379010                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         5140                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5140                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         3710                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3710                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     15199321                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15199321                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     15199321                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15199321                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         5272                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         5272                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         7822                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         7822                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          688                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          688                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         1530                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1530                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        13094                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         13094                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        13094                       # number of overall misses
system.cpu2.dcache.overall_misses::total        13094                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    130110000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    130110000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    176168240                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    176168240                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     12220000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     12220000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     22959000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     22959000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data      2705000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2705000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    306278240                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    306278240                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    306278240                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    306278240                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      8825583                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8825583                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      6386832                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6386832                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         5828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         5828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         5240                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5240                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     15212415                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15212415                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     15212415                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15212415                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.000597                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000597                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.001225                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001225                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.118051                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.118051                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.291985                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.291985                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.000861                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000861                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.000861                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000861                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 24679.438543                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 24679.438543                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 22522.147788                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 22522.147788                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 17761.627907                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17761.627907                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 15005.882353                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15005.882353                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 23390.731633                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 23390.731633                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 23390.731633                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 23390.731633                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         7354                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1319                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     5.575436                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks          722                       # number of writebacks
system.cpu2.dcache.writebacks::total              722                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         1565                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1565                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         3408                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3408                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data          311                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          311                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         4973                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4973                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         4973                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4973                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         3707                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3707                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         4414                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4414                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          377                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          377                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         1530                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1530                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         8121                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         8121                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         8121                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         8121                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     84025000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     84025000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     93126565                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     93126565                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data      7107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      7107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     20058987                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     20058987                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data      2545000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2545000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    177151565                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    177151565                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    177151565                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    177151565                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000420                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000420                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000691                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000691                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.064688                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.064688                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.291985                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.291985                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.000534                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000534                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.000534                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000534                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 22666.576747                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22666.576747                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 21097.998414                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21097.998414                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 18851.458886                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18851.458886                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 13110.449020                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 13110.449020                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 21814.008743                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21814.008743                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 21814.008743                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21814.008743                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            57256                       # number of replacements
system.cpu2.icache.tags.tagsinuse          208.170729                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11711990                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            57512                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           203.644283                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle      29949215000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   208.170729                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.813167                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.813167                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         94300024                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        94300024                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     11711990                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11711990                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     11711990                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11711990                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     11711990                       # number of overall hits
system.cpu2.icache.overall_hits::total       11711990                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        68324                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        68324                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        68324                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         68324                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        68324                       # number of overall misses
system.cpu2.icache.overall_misses::total        68324                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   2858191000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2858191000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   2858191000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2858191000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   2858191000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2858191000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     11780314                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11780314                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     11780314                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11780314                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     11780314                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11780314                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.005800                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005800                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.005800                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005800                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.005800                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005800                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 41832.899128                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 41832.899128                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 41832.899128                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 41832.899128                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 41832.899128                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 41832.899128                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        57256                       # number of writebacks
system.cpu2.icache.writebacks::total            57256                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst        10812                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        10812                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst        10812                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        10812                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst        10812                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        10812                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        57512                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        57512                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        57512                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        57512                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        57512                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        57512                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   2536816000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2536816000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   2536816000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2536816000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   2536816000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2536816000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.004882                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004882                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.004882                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004882                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.004882                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004882                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 44109.333704                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44109.333704                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 44109.333704                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44109.333704                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 44109.333704                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44109.333704                       # average overall mshr miss latency
system.cpu3.branchPred.lookups               14603626                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          8326600                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           363705                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             8038844                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                6909567                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            85.952246                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                2044280                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             39607                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         457824                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            453570                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses            4254                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         3000                       # Number of mispredicted indirect branches.
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON    86740712000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        70626677                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          13659144                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      84270812                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   14603626                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           9407417                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     56094475                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 733437                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         2140                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                 11811601                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                72797                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          70122491                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.359721                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.865953                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                18216150     25.98%     25.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8465640     12.07%     38.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                43440701     61.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            70122491                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.206772                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.193187                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                11520507                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             10328711                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 36992113                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles             10942043                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                339117                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved             4369969                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                27813                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              93295436                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                47355                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                339117                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                13844227                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1113661                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        390390                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 45593792                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              8841304                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              92792834                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents               6752286                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 51303                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                  1022                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands          118482858                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            432072586                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       120855844                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps            102147309                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                16335544                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             13131                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          7553                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  9507980                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads            11417601                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6958944                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          4217500                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1614013                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  91788419                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              15432                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 83012690                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued          1221062                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined       10308638                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     42016712                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           579                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     70122491                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.183824                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.525149                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            4408905      6.29%      6.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           48414482     69.04%     75.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           17299104     24.67%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       70122491                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu               51321843     95.02%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     95.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1989507      3.68%     98.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               700769      1.30%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             64943098     78.23%     78.23% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              482948      0.58%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     78.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11042899     13.30%     92.12% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            6538339      7.88%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              83012690                       # Type of FU issued
system.cpu3.iq.rate                          1.175373                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                   54012119                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.650649                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         291381051                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes        102113836                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     82749622                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses             137024809                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         1731522                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       833262                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          391                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1353                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       560745                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads       100281                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         3203                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                339117                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1093168                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                14489                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           91803884                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            71004                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts             11417601                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             6958944                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts              7519                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   212                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                  228                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1353                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        176736                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       180528                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              357264                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             82909587                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts             11009508                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           103102                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           33                       # number of nop insts executed
system.cpu3.iew.exec_refs                    17533269                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                12602297                       # Number of branches executed
system.cpu3.iew.exec_stores                   6523761                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.173913                       # Inst execution rate
system.cpu3.iew.wb_sent                      82763056                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     82749622                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 61957984                       # num instructions producing a value
system.cpu3.iew.wb_consumers                148364676                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.171648                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.417606                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts       10308689                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          14853                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           336104                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     68694072                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.186350                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.039818                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      7840608     11.41%     11.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     50575890     73.62%     85.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6165891      8.98%     94.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1803196      2.62%     96.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       781814      1.14%     97.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       133019      0.19%     97.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       456587      0.66%     98.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       850456      1.24%     99.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        86611      0.13%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     68694072                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            72096639                       # Number of instructions committed
system.cpu3.commit.committedOps              81495213                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      16982538                       # Number of memory references committed
system.cpu3.commit.loads                     10584339                       # Number of loads committed
system.cpu3.commit.membars                       7767                       # Number of memory barriers committed
system.cpu3.commit.branches                  12476241                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 74556976                       # Number of committed integer instructions.
system.cpu3.commit.function_calls             2327012                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64041644     78.58%     78.58% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         465625      0.57%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       10584339     12.99%     92.15% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       6398199      7.85%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         81495213                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                86611                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   160388568                       # The number of ROB reads
system.cpu3.rob.rob_writes                  185036289                       # The number of ROB writes
system.cpu3.timesIdled                          31915                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                         504186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                    16114035                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   72096639                       # Number of Instructions Simulated
system.cpu3.committedOps                     81495213                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.979611                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.979611                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.020813                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.020813                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                98497838                       # number of integer regfile reads
system.cpu3.int_regfile_writes               59495749                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                284799420                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                42739154                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               17227018                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                 12419                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements             1462                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          173.582009                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15216589                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             1710                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          8898.590058                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle      39493798000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   173.582009                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.678055                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.678055                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        121840417                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       121840417                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      8822326                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8822326                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      6382483                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6382483                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         5093                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         5093                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         3564                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3564                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     15204809                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15204809                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     15204809                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15204809                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         5369                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5369                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         8294                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         8294                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          451                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          451                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data         1559                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1559                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        13663                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13663                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        13663                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13663                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    132740000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    132740000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    191450252                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    191450252                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      7991000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      7991000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     23885000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     23885000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data      1741000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1741000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    324190252                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    324190252                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    324190252                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    324190252                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      8827695                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8827695                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      6390777                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6390777                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         5544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         5544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         5123                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         5123                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     15218472                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15218472                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     15218472                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15218472                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.000608                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000608                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.001298                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001298                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.081349                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.081349                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.304314                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.304314                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.000898                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000898                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.000898                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000898                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 24723.412181                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 24723.412181                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 23082.981915                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 23082.981915                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 17718.403548                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17718.403548                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 15320.718409                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 15320.718409                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 23727.603894                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 23727.603894                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 23727.603894                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 23727.603894                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         7499                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1313                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     5.711348                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks          684                       # number of writebacks
system.cpu3.dcache.writebacks::total              684                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         1473                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1473                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         3866                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3866                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data          229                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          229                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         5339                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5339                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         5339                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5339                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         3896                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3896                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         4428                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4428                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          222                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          222                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data         1559                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1559                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         8324                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         8324                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         8324                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         8324                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     86876001                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     86876001                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     95728606                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     95728606                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      4169000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4169000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     20874980                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     20874980                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data      1633000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1633000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    182604607                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    182604607                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    182604607                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    182604607                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.000441                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000441                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.000693                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000693                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.040043                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.040043                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.304314                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.304314                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.000547                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000547                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.000547                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000547                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 22298.768224                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 22298.768224                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 21618.926378                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21618.926378                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 18779.279279                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18779.279279                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 13389.980757                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 13389.980757                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 21937.122417                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21937.122417                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 21937.122417                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21937.122417                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements            57319                       # number of replacements
system.cpu3.icache.tags.tagsinuse          208.360981                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11743209                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            57575                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           203.963682                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle      16454552000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   208.360981                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.813910                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.813910                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         94550391                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        94550391                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     11743209                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11743209                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     11743209                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11743209                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     11743209                       # number of overall hits
system.cpu3.icache.overall_hits::total       11743209                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        68392                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        68392                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        68392                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         68392                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        68392                       # number of overall misses
system.cpu3.icache.overall_misses::total        68392                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   2870552000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2870552000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   2870552000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2870552000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   2870552000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2870552000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     11811601                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11811601                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     11811601                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11811601                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     11811601                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11811601                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.005790                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005790                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.005790                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005790                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.005790                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005790                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 41972.043514                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 41972.043514                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 41972.043514                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 41972.043514                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 41972.043514                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 41972.043514                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks        57319                       # number of writebacks
system.cpu3.icache.writebacks::total            57319                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst        10809                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        10809                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst        10809                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        10809                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst        10809                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        10809                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        57583                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        57583                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        57583                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        57583                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        57583                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        57583                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   2545390000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   2545390000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   2545390000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   2545390000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   2545390000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   2545390000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.004875                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004875                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.004875                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004875                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.004875                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004875                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 44203.844885                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44203.844885                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 44203.844885                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44203.844885                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 44203.844885                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44203.844885                       # average overall mshr miss latency
system.cpu4.branchPred.lookups               26699737                       # Number of BP lookups
system.cpu4.branchPred.condPredicted         20093507                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           422571                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups            14355455                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits               13143670                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            91.558714                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                2148509                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             39110                       # Number of incorrect RAS predictions.
system.cpu4.branchPred.indirectLookups         548260                       # Number of indirect predictor lookups.
system.cpu4.branchPred.indirectHits            544614                       # Number of indirect target hits.
system.cpu4.branchPred.indirectMisses            3646                       # Number of indirect misses.
system.cpu4.branchPredindirectMispredicted         2887                       # Number of mispredicted indirect branches.
system.cpu4.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.pwrStateResidencyTicks::ON    86740712000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                        70626405                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles          14138336                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                     130945549                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                   26699737                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches          15836793                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     55172097                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 951615                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.TlbCycles                       102                       # Number of cycles fetch has spent waiting for tlb
system.cpu4.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles         7622                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                 12533656                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               109305                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          69793977                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             2.032106                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.231886                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                16171683     23.17%     23.17% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 3358226      4.81%     27.98% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                12321685     17.65%     45.64% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                37942383     54.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            69793977                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.378042                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.854059                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                14140884                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              4808553                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 48209495                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              2186662                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                448383                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved             4438064                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                27632                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts             137343142                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                65440                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                448383                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                15453702                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                1038791                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       1737591                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 49068374                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              2047136                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts             136314569                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                963981                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                166204                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                   944                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands          199451224                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            631931090                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups       168155627                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps            180872727                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                18578494                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts             63153                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts         57743                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  4004793                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads            17294792                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            6920901                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads           809628                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores         1126739                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                 134523038                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             116200                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                127810057                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued           912566                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined       10020385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     32668090                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved           355                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     69793977                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.831248                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.874295                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0            6907726      9.90%      9.90% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1           12834520     18.39%     28.29% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2           35179656     50.41%     78.69% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3           14872075     21.31%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       69793977                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu               29241752     80.63%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                    42      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMultAcc                0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMisc                   0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     80.63% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               4817528     13.28%     93.91% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite              2207730      6.09%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu            103499837     80.98%     80.98% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult              479763      0.38%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMultAcc              0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMisc                 0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.36% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     81.36% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.36% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.36% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead            17051687     13.34%     94.70% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            6773364      5.30%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total             127810057                       # Type of FU issued
system.cpu4.iq.rate                          1.809664                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                   36267052                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.283757                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads         362593708                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes        144660752                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses    127380372                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses             164077109                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         1750172                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads      1035805                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation         1130                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       275988                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        33925                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked          679                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                448383                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                1013473                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                19424                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts          134639380                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           112611                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts             17294792                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             6920901                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts             57679                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                   534                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                  267                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          1130                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        183102                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       235154                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              418256                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts            127555786                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts             17000564                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           254270                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                          142                       # number of nop insts executed
system.cpu4.iew.exec_refs                    23749421                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                23608215                       # Number of branches executed
system.cpu4.iew.exec_stores                   6748857                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.806064                       # Inst execution rate
system.cpu4.iew.wb_sent                     127450700                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                    127380372                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 88341460                       # num instructions producing a value
system.cpu4.iew.wb_consumers                187623073                       # num instructions consuming a value
system.cpu4.iew.wb_rate                      1.803580                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.470845                       # average fanout of values written-back
system.cpu4.commit.commitSquashedInsts       10020527                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         115845                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           395147                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     68336943                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.823594                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.908936                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     10104634     14.79%     14.79% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1     35448456     51.87%     66.66% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      8282612     12.12%     78.78% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3      3149302      4.61%     83.39% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4      5220043      7.64%     91.03% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       433161      0.63%     91.66% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6      1232011      1.80%     93.46% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7      3014568      4.41%     97.88% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8      1452156      2.12%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     68336943                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts           114870174                       # Number of instructions committed
system.cpu4.commit.committedOps             124618853                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                      22903900                       # Number of memory references committed
system.cpu4.commit.loads                     16258987                       # Number of loads committed
system.cpu4.commit.membars                      58358                       # Number of memory barriers committed
system.cpu4.commit.branches                  23221402                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                107134059                       # Number of committed integer instructions.
system.cpu4.commit.function_calls             2426570                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu       101243943     81.24%     81.24% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult         465604      0.37%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMultAcc            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMisc            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead       16258987     13.05%     94.67% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       6644913      5.33%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total        124618853                       # Class of committed instruction
system.cpu4.commit.bw_lim_events              1452156                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                   200845470                       # The number of ROB reads
system.cpu4.rob.rob_writes                  270738367                       # The number of ROB writes
system.cpu4.timesIdled                          45873                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                         832428                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                    16114307                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                  114870174                       # Number of Instructions Simulated
system.cpu4.committedOps                    124618853                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.614837                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.614837                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.626448                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.626448                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads               148009785                       # number of integer regfile reads
system.cpu4.int_regfile_writes               77498780                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                436834667                       # number of cc regfile reads
system.cpu4.cc_regfile_writes               105752165                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               23846472                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                 11453                       # number of misc regfile writes
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements             1398                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          189.089938                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           21471055                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             1618                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs         13270.120519                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle      25899786000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   189.089938                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.738633                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.738633                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          220                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        172128214                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       172128214                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::cpu4.data     14864076                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       14864076                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      6635709                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6635709                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data         4961                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         4961                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         4267                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         4267                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     21499785                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        21499785                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     21499785                       # number of overall hits
system.cpu4.dcache.overall_hits::total       21499785                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data         3442                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         3442                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         1929                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         1929                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          393                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          393                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data          785                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          785                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data         5371                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          5371                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data         5371                       # number of overall misses
system.cpu4.dcache.overall_misses::total         5371                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data    100741000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    100741000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data     67579893                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     67579893                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data      8024000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      8024000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data     11211000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     11211000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data      2195000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      2195000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data    168320893                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    168320893                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data    168320893                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    168320893                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data     14867518                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     14867518                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      6637638                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6637638                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data         5354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         5354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         5052                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         5052                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     21505156                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     21505156                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     21505156                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     21505156                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.000232                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.000232                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.000291                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000291                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.073403                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.073403                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.155384                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.155384                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.000250                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.000250                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.000250                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.000250                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 29268.158048                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 29268.158048                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 35033.640747                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 35033.640747                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 20417.302799                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 20417.302799                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 14281.528662                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 14281.528662                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 31338.836902                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 31338.836902                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 31338.836902                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 31338.836902                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs         2122                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs              188                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    11.287234                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks          639                       # number of writebacks
system.cpu4.dcache.writebacks::total              639                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data          910                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          910                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data          946                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          946                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data          129                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data         1856                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1856                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data         1856                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1856                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data         2532                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         2532                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data          983                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          983                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data          264                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          264                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data          785                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          785                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data         3515                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3515                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data         3515                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3515                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data     66427000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     66427000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data     34418938                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     34418938                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data      5317000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      5317000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data      9778996                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      9778996                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data      2057000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      2057000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data    100845938                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    100845938                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data    100845938                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    100845938                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.000148                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000148                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.049309                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.049309                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.155384                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.155384                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.000163                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.000163                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.000163                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.000163                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 26234.992101                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 26234.992101                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 35014.179044                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 35014.179044                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 20140.151515                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20140.151515                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 12457.319745                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 12457.319745                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 28690.167283                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 28690.167283                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 28690.167283                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 28690.167283                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements            55518                       # number of replacements
system.cpu4.icache.tags.tagsinuse          208.252257                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           12466018                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            55774                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           223.509485                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle      25328392000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   208.252257                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.813485                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.813485                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        100325023                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       100325023                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::cpu4.inst     12466018                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12466018                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     12466018                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12466018                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     12466018                       # number of overall hits
system.cpu4.icache.overall_hits::total       12466018                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst        67638                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        67638                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst        67638                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         67638                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst        67638                       # number of overall misses
system.cpu4.icache.overall_misses::total        67638                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst   2872803000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total   2872803000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst   2872803000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total   2872803000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst   2872803000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total   2872803000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst     12533656                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12533656                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     12533656                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12533656                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     12533656                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12533656                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.005397                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.005397                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.005397                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.005397                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.005397                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.005397                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 42473.210326                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 42473.210326                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 42473.210326                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 42473.210326                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 42473.210326                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 42473.210326                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks        55518                       # number of writebacks
system.cpu4.icache.writebacks::total            55518                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst        11863                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total        11863                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst        11863                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total        11863                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst        11863                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total        11863                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst        55775                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        55775                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst        55775                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        55775                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst        55775                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        55775                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst   2467748000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   2467748000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst   2467748000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   2467748000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst   2467748000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   2467748000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.004450                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.004450                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.004450                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.004450                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.004450                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.004450                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 44244.697445                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 44244.697445                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 44244.697445                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 44244.697445                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 44244.697445                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 44244.697445                       # average overall mshr miss latency
system.cpu5.branchPred.lookups               26561467                       # Number of BP lookups
system.cpu5.branchPred.condPredicted         19886599                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect           430322                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups            14275776                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits               13073362                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            91.577242                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                2165874                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect             40833                       # Number of incorrect RAS predictions.
system.cpu5.branchPred.indirectLookups         554609                       # Number of indirect predictor lookups.
system.cpu5.branchPred.indirectHits            550878                       # Number of indirect target hits.
system.cpu5.branchPred.indirectMisses            3731                       # Number of indirect misses.
system.cpu5.branchPredindirectMispredicted         3083                       # Number of mispredicted indirect branches.
system.cpu5.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.pwrStateResidencyTicks::ON    86740712000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                        70626130                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles          14249607                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                     130585810                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                   26561467                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches          15790114                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     55053290                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                 965355                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles         7136                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                 12628683                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes               117710                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          69792737                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             2.028242                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.234175                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                16279343     23.33%     23.33% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                 3357989      4.81%     28.14% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                12267651     17.58%     45.71% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                37887754     54.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            69792737                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.376086                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.848973                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                14231863                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles              4777217                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                 48169010                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles              2159521                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                455126                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved             4481626                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                27799                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts             137112664                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                65787                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                455126                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                15525003                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                1046363                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles       1733250                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                 49020296                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles              2012699                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts             136089489                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                943920                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                167918                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.SQFullEvents                  1481                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands          198538747                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups            630921223                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups       168016060                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps            179866890                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                18671855                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts             62764                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts         57366                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  3930451                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads            17259731                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            6983625                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads           836618                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores         1131551                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                 134268807                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded             114812                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                127536957                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued           907168                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined       10129352                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined     32782861                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved           658                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     69792737                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.827367                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.875719                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0            6964804      9.98%      9.98% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1           12931290     18.53%     28.51% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2           35084262     50.27%     78.78% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3           14812381     21.22%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       69792737                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu               28872178     80.29%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                    57      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMultAcc                0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMisc                   0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     80.29% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead               4858173     13.51%     93.80% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite              2228156      6.20%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu            103188298     80.91%     80.91% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult              479909      0.38%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMultAcc              0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMisc                 0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.29% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     81.29% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.29% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.29% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead            17026224     13.35%     94.64% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite            6837120      5.36%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total             127536957                       # Type of FU issued
system.cpu5.iq.rate                          1.805804                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                   35958564                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.281946                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads         361732382                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes        144514070                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses    127100566                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses             163495521                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads         1772396                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads      1024244                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation         1099                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       304078                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads        35807                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked         3648                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                455126                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                1020746                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                19788                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts          134383750                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts           113957                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts             17259731                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             6983625                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts             57233                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                   510                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                  774                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents          1099                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect        183748                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect       242092                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts              425840                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts            127280118                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts             16974257                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           256838                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                          131                       # number of nop insts executed
system.cpu5.iew.exec_refs                    23784588                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                23482546                       # Number of branches executed
system.cpu5.iew.exec_stores                   6810331                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.802168                       # Inst execution rate
system.cpu5.iew.wb_sent                     127169800                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                    127100566                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                 88023792                       # num instructions producing a value
system.cpu5.iew.wb_consumers                186976742                       # num instructions consuming a value
system.cpu5.iew.wb_rate                      1.799625                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.470774                       # average fanout of values written-back
system.cpu5.commit.commitSquashedInsts       10129495                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls         114154                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts           402771                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     68321735                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.818664                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.905114                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0     10202780     14.93%     14.93% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1     35336677     51.72%     66.65% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2      8328515     12.19%     78.84% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3      3175698      4.65%     83.49% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4      5180195      7.58%     91.07% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5       440788      0.65%     91.72% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6      1239180      1.81%     93.53% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7      2969550      4.35%     97.88% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8      1448352      2.12%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     68321735                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts           114454472                       # Number of instructions committed
system.cpu5.commit.committedOps             124254267                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                      22915034                       # Number of memory references committed
system.cpu5.commit.loads                     16235487                       # Number of loads committed
system.cpu5.commit.membars                      57389                       # Number of memory barriers committed
system.cpu5.commit.branches                  23083987                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                106967277                       # Number of committed integer instructions.
system.cpu5.commit.function_calls             2453376                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu       100868625     81.18%     81.18% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult         465202      0.37%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMultAcc            0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMisc            0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     81.55% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     81.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.56% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.56% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead       16235487     13.07%     94.62% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       6679547      5.38%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total        124254267                       # Class of committed instruction
system.cpu5.commit.bw_lim_events              1448352                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                   200589251                       # The number of ROB reads
system.cpu5.rob.rob_writes                  270241002                       # The number of ROB writes
system.cpu5.timesIdled                          46374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                         833393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                    16114582                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                  114454472                       # Number of Instructions Simulated
system.cpu5.committedOps                    124254267                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.617067                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.617067                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.620568                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.620568                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads               147700920                       # number of integer regfile reads
system.cpu5.int_regfile_writes               77561407                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                435991160                       # number of cc regfile reads
system.cpu5.cc_regfile_writes               104729535                       # number of cc regfile writes
system.cpu5.misc_regfile_reads               23874594                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                 12747                       # number of misc regfile writes
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements             1554                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          185.772055                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           21281703                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             1771                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs         12016.771880                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle      26329349000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   185.772055                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.725672                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.725672                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        171989745                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       171989745                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::cpu5.data     14809254                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       14809254                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      6665116                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6665116                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data         4882                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         4882                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         3887                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         3887                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     21474370                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        21474370                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     21474370                       # number of overall hits
system.cpu5.dcache.overall_hits::total       21474370                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data         5749                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         5749                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         6985                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         6985                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          755                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          755                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data         1211                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         1211                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        12734                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         12734                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data        12734                       # number of overall misses
system.cpu5.dcache.overall_misses::total        12734                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data    139289000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    139289000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data    163102271                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    163102271                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data     13530000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     13530000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data     18155000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total     18155000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data      1967000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      1967000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data    302391271                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    302391271                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data    302391271                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    302391271                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data     14815003                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     14815003                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      6672101                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6672101                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data         5637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         5637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data         5098                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         5098                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     21487104                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     21487104                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     21487104                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     21487104                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.000388                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.000388                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.001047                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.001047                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.133936                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.133936                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.237544                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.237544                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.000593                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.000593                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.000593                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.000593                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 24228.387546                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 24228.387546                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 23350.360916                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 23350.360916                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 17920.529801                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 17920.529801                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 14991.742362                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 14991.742362                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 23746.762290                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 23746.762290                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 23746.762290                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 23746.762290                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs         7174                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs             1245                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     5.762249                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks          758                       # number of writebacks
system.cpu5.dcache.writebacks::total              758                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data         1668                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1668                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data         3128                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         3128                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data          465                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          465                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data         4796                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         4796                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data         4796                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         4796                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data         4081                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         4081                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data         3857                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         3857                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data          290                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          290                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data         1211                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         1211                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data         7938                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7938                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data         7938                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7938                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data     89714001                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     89714001                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data     85383628                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     85383628                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data      5921000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      5921000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data     15856988                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total     15856988                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data      1843000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      1843000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data    175097629                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    175097629                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data    175097629                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    175097629                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.000275                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.000275                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.000578                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000578                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.051446                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.051446                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.237544                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.237544                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.000369                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.000369                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.000369                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.000369                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 21983.337662                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 21983.337662                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 22137.316049                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 22137.316049                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 20417.241379                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20417.241379                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 13094.127168                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 13094.127168                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 22058.154321                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 22058.154321                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 22058.154321                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 22058.154321                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements            56318                       # number of replacements
system.cpu5.icache.tags.tagsinuse          208.367494                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           12560183                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            56574                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           222.013345                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle      16326037000                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   208.367494                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.813936                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.813936                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        101086043                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       101086043                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::cpu5.inst     12560183                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12560183                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     12560183                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12560183                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     12560183                       # number of overall hits
system.cpu5.icache.overall_hits::total       12560183                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst        68500                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        68500                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst        68500                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         68500                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst        68500                       # number of overall misses
system.cpu5.icache.overall_misses::total        68500                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst   2907607000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   2907607000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst   2907607000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   2907607000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst   2907607000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   2907607000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst     12628683                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12628683                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     12628683                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12628683                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     12628683                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12628683                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.005424                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.005424                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.005424                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.005424                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.005424                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.005424                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 42446.817518                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 42446.817518                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 42446.817518                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 42446.817518                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 42446.817518                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 42446.817518                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks        56318                       # number of writebacks
system.cpu5.icache.writebacks::total            56318                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst        11921                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total        11921                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst        11921                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total        11921                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst        11921                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total        11921                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst        56579                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        56579                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst        56579                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        56579                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst        56579                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        56579                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst   2500191000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   2500191000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst   2500191000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   2500191000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst   2500191000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   2500191000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.004480                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.004480                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.004480                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.004480                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.004480                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.004480                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 44189.381219                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 44189.381219                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 44189.381219                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 44189.381219                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 44189.381219                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 44189.381219                       # average overall mshr miss latency
system.cpu6.branchPred.lookups               26614641                       # Number of BP lookups
system.cpu6.branchPred.condPredicted         19973663                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect           426894                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups            14314837                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits               13103402                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            91.537207                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                2155801                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect             40912                       # Number of incorrect RAS predictions.
system.cpu6.branchPred.indirectLookups         551885                       # Number of indirect predictor lookups.
system.cpu6.branchPred.indirectHits            547602                       # Number of indirect target hits.
system.cpu6.branchPred.indirectMisses            4283                       # Number of indirect misses.
system.cpu6.branchPredindirectMispredicted         3022                       # Number of mispredicted indirect branches.
system.cpu6.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.pwrStateResidencyTicks::ON    86740712000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                        70625845                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles          14198305                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                     130689450                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                   26614641                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches          15806805                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     55096952                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                 959751                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.TlbCycles                        31                       # Number of cycles fetch has spent waiting for tlb
system.cpu6.fetch.MiscStallCycles                  18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles        14643                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                 12579658                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes               114465                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.ItlbSquashes                      1                       # Number of outstanding ITLB misses that were squashed
system.cpu6.fetch.rateDist::samples          69789824                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             2.029084                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.233584                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                16251926     23.29%     23.29% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                 3359476      4.81%     28.10% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                12285328     17.60%     45.70% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                37893094     54.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            69789824                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.376840                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.850448                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                14189895                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              4818285                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                 48156419                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles              2172967                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                452258                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved             4459556                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                27840                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts             137135129                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                65922                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                452258                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                15492780                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                1042238                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles       1761545                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                 49011814                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles              2029189                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts             136107228                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                957080                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                164901                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.SQFullEvents                  1483                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands          198821253                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups            630967603                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups       167960047                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps            180226518                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                18594731                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts             63560                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts         58171                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  3968762                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads            17266092                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            6953957                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads           852387                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores         1118408                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                 134302022                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded             116182                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                127596006                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued           908526                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined       10062664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined     32664688                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved           727                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     69789824                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.828290                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.875803                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0            6967248      9.98%      9.98% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1           12884397     18.46%     28.44% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2           35102928     50.30%     78.74% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3           14835251     21.26%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       69789824                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu               29024913     80.43%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                    15      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMultAcc                0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMisc                   0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     80.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead               4838154     13.41%     93.83% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite              2225170      6.17%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu            103276007     80.94%     80.94% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult              479408      0.38%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMultAcc              0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMisc                 0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.32% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead            17028596     13.35%     94.67% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            6806589      5.33%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total             127596006                       # Type of FU issued
system.cpu6.iq.rate                          1.806647                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                   36088252                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.282832                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads         361978612                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes        144482082                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses    127158641                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses             163684258                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads         1760716                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads      1032061                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation         1216                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       291968                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads        35703                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked         3614                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                452258                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                1016166                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                19312                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts          134418402                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts           114348                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts             17266092                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             6953957                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts             58023                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                   546                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                  213                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents          1216                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect        184563                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect       237948                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts              422511                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts            127338370                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts             16975801                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           257634                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                          198                       # number of nop insts executed
system.cpu6.iew.exec_refs                    23756289                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                23527236                       # Number of branches executed
system.cpu6.iew.exec_stores                   6780488                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.803000                       # Inst execution rate
system.cpu6.iew.wb_sent                     127228848                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                    127158641                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                 88123408                       # num instructions producing a value
system.cpu6.iew.wb_consumers                187187254                       # num instructions consuming a value
system.cpu6.iew.wb_rate                      1.800455                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.470777                       # average fanout of values written-back
system.cpu6.commit.commitSquashedInsts       10062860                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls         115455                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts           399277                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     68326296                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.820025                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.907019                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0     10187730     14.91%     14.91% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1     35366899     51.76%     66.67% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2      8306703     12.16%     78.83% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3      3161334      4.63%     83.46% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4      5193920      7.60%     91.06% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5       433941      0.64%     91.69% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6      1236140      1.81%     93.50% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7      2988024      4.37%     97.88% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8      1451605      2.12%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     68326296                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts           114582647                       # Number of instructions committed
system.cpu6.commit.committedOps             124355540                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                      22896020                       # Number of memory references committed
system.cpu6.commit.loads                     16234031                       # Number of loads committed
system.cpu6.commit.membars                      57928                       # Number of memory barriers committed
system.cpu6.commit.branches                  23133575                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                106986876                       # Number of committed integer instructions.
system.cpu6.commit.function_calls             2439009                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu       100988492     81.21%     81.21% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult         465622      0.37%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMultAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMisc            0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     81.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.59% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     81.59% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead       16234031     13.05%     94.64% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       6661989      5.36%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total        124355540                       # Class of committed instruction
system.cpu6.commit.bw_lim_events              1451605                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                   200618346                       # The number of ROB reads
system.cpu6.rob.rob_writes                  270302736                       # The number of ROB writes
system.cpu6.timesIdled                          46261                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                         836021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                    16114867                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                  114582647                       # Number of Instructions Simulated
system.cpu6.committedOps                    124355540                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.616375                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.616375                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.622390                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.622390                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads               147763966                       # number of integer regfile reads
system.cpu6.int_regfile_writes               77488652                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                436130914                       # number of cc regfile reads
system.cpu6.cc_regfile_writes               105134532                       # number of cc regfile writes
system.cpu6.misc_regfile_reads               23851665                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                 13479                       # number of misc regfile writes
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements             1441                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          181.429401                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           21421411                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             1660                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs         12904.464458                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle      31830535000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   181.429401                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.708709                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.708709                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        171954624                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       171954624                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::cpu6.data     14821968                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       14821968                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      6647428                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6647428                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data         4922                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         4922                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         3723                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         3723                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     21469396                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        21469396                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     21469396                       # number of overall hits
system.cpu6.dcache.overall_hits::total       21469396                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data         5969                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5969                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         6890                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6890                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          994                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          994                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data         1501                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         1501                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data        12859                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12859                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data        12859                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12859                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data    143263000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    143263000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data    158271297                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    158271297                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data     17698000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     17698000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data     22429000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     22429000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data      2917000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      2917000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data    301534297                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    301534297                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data    301534297                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    301534297                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data     14827937                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     14827937                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      6654318                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6654318                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data         5916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         5916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data         5224                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         5224                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     21482255                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     21482255                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     21482255                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     21482255                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.000403                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.000403                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.001035                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.001035                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.168019                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.168019                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.287328                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.287328                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.000599                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.000599                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.000599                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.000599                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 24001.172726                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 24001.172726                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 22971.160668                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 22971.160668                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 17804.828974                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 17804.828974                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 14942.704863                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 14942.704863                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 23449.280426                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 23449.280426                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 23449.280426                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 23449.280426                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs         6728                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs             1202                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     5.597338                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks          658                       # number of writebacks
system.cpu6.dcache.writebacks::total              658                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data         1520                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1520                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data         3198                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         3198                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data          573                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          573                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data         4718                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         4718                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data         4718                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         4718                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data         4449                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         4449                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         3692                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         3692                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data          421                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          421                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data         1501                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         1501                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data         8141                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8141                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data         8141                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8141                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data     95926000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     95926000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data     80329629                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     80329629                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data      8367000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total      8367000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data     19608989                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     19608989                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data      2735000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      2735000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data    176255629                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    176255629                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data    176255629                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    176255629                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.000300                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.000300                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.000555                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000555                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.071163                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.071163                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.287328                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.287328                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.000379                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.000379                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.000379                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.000379                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 21561.249719                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 21561.249719                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 21757.754334                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 21757.754334                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 19874.109264                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19874.109264                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 13063.950033                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 13063.950033                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 21650.365926                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 21650.365926                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 21650.365926                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 21650.365926                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements            56260                       # number of replacements
system.cpu6.icache.tags.tagsinuse          208.328942                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           12511724                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            56516                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           221.383750                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle      16403488000                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   208.328942                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.813785                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.813785                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        100693789                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       100693789                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::cpu6.inst     12511724                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12511724                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst     12511724                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12511724                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst     12511724                       # number of overall hits
system.cpu6.icache.overall_hits::total       12511724                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst        67934                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        67934                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst        67934                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         67934                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst        67934                       # number of overall misses
system.cpu6.icache.overall_misses::total        67934                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst   2893074000                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total   2893074000                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst   2893074000                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total   2893074000                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst   2893074000                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total   2893074000                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst     12579658                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12579658                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst     12579658                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12579658                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst     12579658                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12579658                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.005400                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.005400                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.005400                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.005400                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.005400                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.005400                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 42586.539877                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 42586.539877                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 42586.539877                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 42586.539877                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 42586.539877                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 42586.539877                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs           54                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks        56260                       # number of writebacks
system.cpu6.icache.writebacks::total            56260                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst        11409                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total        11409                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst        11409                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total        11409                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst        11409                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total        11409                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst        56525                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total        56525                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst        56525                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total        56525                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst        56525                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total        56525                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst   2498094000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total   2498094000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst   2498094000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total   2498094000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst   2498094000                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total   2498094000                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.004493                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.004493                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.004493                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.004493                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.004493                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.004493                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 44194.498010                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 44194.498010                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 44194.498010                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 44194.498010                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 44194.498010                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 44194.498010                       # average overall mshr miss latency
system.cpu7.branchPred.lookups               31450942                       # Number of BP lookups
system.cpu7.branchPred.condPredicted         26460242                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect           334686                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups            16562359                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits               15691902                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            94.744366                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                1644779                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect             25869                       # Number of incorrect RAS predictions.
system.cpu7.branchPred.indirectLookups         474160                       # Number of indirect predictor lookups.
system.cpu7.branchPred.indirectHits            470786                       # Number of indirect target hits.
system.cpu7.branchPred.indirectMisses            3374                       # Number of indirect misses.
system.cpu7.branchPredindirectMispredicted         2048                       # Number of mispredicted indirect branches.
system.cpu7.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.pwrStateResidencyTicks::ON    86740712000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                        70625560                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles          10755764                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                     141107295                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                   31450942                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches          17807467                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     58890438                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                 849115                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles        14050                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                  9594856                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                70857                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          70084815                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             2.123565                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.164405                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                13609901     19.42%     19.42% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                 2887201      4.12%     23.54% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                14820711     21.15%     44.69% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                38767002     55.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            70084815                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.445320                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.997964                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                11139376                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles              7034500                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                 48149828                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles              3355192                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                405919                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved             3168139                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                18823                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts             142206712                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                44459                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                405919                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                13044250                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                1121555                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles       2713661                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                 49590138                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles              3209292                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts             141144220                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents               1565921                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                110289                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.SQFullEvents                   608                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands          224844319                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups            652809523                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups       167917902                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps            204733675                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                20110640                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts             96845                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts         93242                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  6522583                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads            18077453                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores            4881460                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads           698440                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores          744465                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                 139521816                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded             186607                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                132314834                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued          1040693                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined       10530683                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined     34908838                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved           366                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     70084815                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.887924                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.872570                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0            7264182     10.36%     10.36% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            9255532     13.21%     23.57% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2           37636001     53.70%     77.27% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3           15929100     22.73%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       70084815                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu               38570918     88.38%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                    59      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMultAcc                0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMisc                   0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     88.38% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead               3482707      7.98%     96.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite              1586064      3.63%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu            109287865     82.60%     82.60% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult              319923      0.24%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMultAcc              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMisc                 0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc          3604      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead            17920265     13.54%     96.39% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite            4783177      3.61%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total             132314834                       # Type of FU issued
system.cpu7.iq.rate                          1.873470                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                   43639748                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.329818                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads         379394922                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes        150239906                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses    131972643                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses             175954582                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads         1164469                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads      1175198                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation          802                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       179477                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads        24412                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked          461                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                405919                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                1104316                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                12859                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts          139708615                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts            78136                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts             18077453                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts             4881460                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts             93159                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                   348                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                   92                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents           802                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect        120130                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect       211224                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts              331354                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts            132145939                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts             17886323                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts           168893                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                          192                       # number of nop insts executed
system.cpu7.iew.exec_refs                    22653478                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                27390316                       # Number of branches executed
system.cpu7.iew.exec_stores                   4767155                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.871078                       # Inst execution rate
system.cpu7.iew.wb_sent                     132073793                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                    131972643                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                 92915574                       # num instructions producing a value
system.cpu7.iew.wb_consumers                192261600                       # num instructions consuming a value
system.cpu7.iew.wb_rate                      1.868624                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.483277                       # average fanout of values written-back
system.cpu7.commit.commitSquashedInsts       10530876                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls         186241                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts           316048                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     68577695                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.883670                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.000670                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0      9564628     13.95%     13.95% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1     37815977     55.14%     69.09% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2      5787501      8.44%     77.53% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3      2205777      3.22%     80.75% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4      6231284      9.09%     89.83% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5       406060      0.59%     90.42% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6       832613      1.21%     91.64% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7      4652524      6.78%     98.42% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8      1081331      1.58%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     68577695                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts           122307292                       # Number of instructions committed
system.cpu7.commit.committedOps             129177740                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                      21604238                       # Number of memory references committed
system.cpu7.commit.loads                     16902255                       # Number of loads committed
system.cpu7.commit.membars                      93258                       # Number of memory barriers committed
system.cpu7.commit.branches                  26972764                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                106237343                       # Number of committed integer instructions.
system.cpu7.commit.function_calls             1722098                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu       107259508     83.03%     83.03% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult         310390      0.24%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMisc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc         3604      0.00%     83.28% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     83.28% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.28% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.28% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead       16902255     13.08%     96.36% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       4701983      3.64%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total        129177740                       # Class of committed instruction
system.cpu7.commit.bw_lim_events              1081331                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                   206046104                       # The number of ROB reads
system.cpu7.rob.rob_writes                  280926101                       # The number of ROB writes
system.cpu7.timesIdled                          30017                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                         540745                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                    16115152                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                  122307292                       # Number of Instructions Simulated
system.cpu7.committedOps                    129177740                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.577444                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.577444                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.731771                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.731771                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads               150871837                       # number of integer regfile reads
system.cpu7.int_regfile_writes               70476680                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                452192036                       # number of cc regfile reads
system.cpu7.cc_regfile_writes               137230353                       # number of cc regfile writes
system.cpu7.misc_regfile_reads               23101220                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                  9003                       # number of misc regfile writes
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements              907                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          173.196818                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           21083429                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             1122                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs         18790.934938                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle      32223410000                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   173.196818                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.676550                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.676550                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        169351256                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       169351256                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::cpu7.data     16459966                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       16459966                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data      4695201                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       4695201                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data         3347                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         3347                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         2875                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2875                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data     21155167                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        21155167                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data     21155167                       # number of overall hits
system.cpu7.dcache.overall_hits::total       21155167                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data         4318                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         4318                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         1398                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         1398                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          593                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          593                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data          629                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          629                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data         5716                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          5716                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data         5716                       # number of overall misses
system.cpu7.dcache.overall_misses::total         5716                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data    101179000                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    101179000                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data     44974923                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     44974923                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data     11848000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     11848000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data      9068000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total      9068000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data      2424000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      2424000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data    146153923                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    146153923                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data    146153923                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    146153923                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data     16464284                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     16464284                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data      4696599                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      4696599                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data         3940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         3940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data         3504                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         3504                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data     21160883                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     21160883                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data     21160883                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     21160883                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.000262                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.000262                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.000298                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000298                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.150508                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.150508                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.179509                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.179509                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.000270                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.000270                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.000270                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.000270                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 23431.912923                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 23431.912923                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 32170.903433                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 32170.903433                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 19979.763912                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 19979.763912                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 14416.534181                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 14416.534181                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 25569.265745                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 25569.265745                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 25569.265745                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 25569.265745                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs         1267                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs              137                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     9.248175                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks          432                       # number of writebacks
system.cpu7.dcache.writebacks::total              432                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data          760                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          760                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data          680                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          680                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data          223                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          223                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data         1440                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1440                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data         1440                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1440                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data         3558                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3558                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data          718                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          718                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data          370                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          370                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data          629                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total          629                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data         4276                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4276                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data         4276                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4276                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data     71965001                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     71965001                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data     22200950                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     22200950                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data      7731000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total      7731000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data      7949998                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total      7949998                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data      2284000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      2284000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data     94165951                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     94165951                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data     94165951                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     94165951                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.000216                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.000216                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.000153                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000153                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.093909                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.093909                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.179509                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.179509                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.000202                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.000202                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.000202                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.000202                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 20226.250984                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 20226.250984                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 30920.543175                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 30920.543175                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 20894.594595                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20894.594595                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 12639.106518                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 12639.106518                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 22021.971703                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 22021.971703                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 22021.971703                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 22021.971703                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements            36010                       # number of replacements
system.cpu7.icache.tags.tagsinuse          208.323681                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            9551029                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            36266                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           263.360420                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle      16407677000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   208.323681                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.813764                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.813764                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         76795114                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        76795114                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::cpu7.inst      9551029                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        9551029                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      9551029                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         9551029                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      9551029                       # number of overall hits
system.cpu7.icache.overall_hits::total        9551029                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst        43827                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        43827                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst        43827                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         43827                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst        43827                       # number of overall misses
system.cpu7.icache.overall_misses::total        43827                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst   1858178000                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total   1858178000                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst   1858178000                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total   1858178000                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst   1858178000                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total   1858178000                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      9594856                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      9594856                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      9594856                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      9594856                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      9594856                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      9594856                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.004568                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.004568                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.004568                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.004568                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.004568                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.004568                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 42398.019486                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 42398.019486                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 42398.019486                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 42398.019486                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 42398.019486                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 42398.019486                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks        36010                       # number of writebacks
system.cpu7.icache.writebacks::total            36010                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst         7561                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total         7561                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst         7561                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total         7561                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst         7561                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total         7561                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst        36266                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        36266                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst        36266                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        36266                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst        36266                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        36266                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst   1599903000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total   1599903000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst   1599903000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total   1599903000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst   1599903000                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total   1599903000                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.003780                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.003780                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.003780                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.003780                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.003780                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.003780                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 44115.783378                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 44115.783378                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 44115.783378                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 44115.783378                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 44115.783378                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 44115.783378                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.membus.snoop_filter.tot_requests       1022367                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       158301                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests       786235                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  86740712000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             486678                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate           35                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11556                       # Transaction distribution
system.membus.trans_dist::WritebackClean       454960                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6614                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5692                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8393                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           11438                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          528                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp          528                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20725                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20725                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         457032                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         29681                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.physmem.port       241740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.physmem.port        28305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.physmem.port       168119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.physmem.port         7270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.physmem.port       172280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.physmem.port        13188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.physmem.port       172475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.physmem.port        13356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.physmem.port       167067                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.physmem.port         7591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.physmem.port       169471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.physmem.port        12781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.physmem.port       169292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.physmem.port        13252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.physmem.port       108542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.physmem.port         7239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1471968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.physmem.port     10308736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.physmem.port      1000448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.physmem.port      7167552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.physmem.port       145472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.physmem.port      7345152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.physmem.port       152000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.physmem.port      7353088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.physmem.port       157120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.physmem.port      7122688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.physmem.port       143680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.physmem.port      7225088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.physmem.port       161600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.physmem.port      7217088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.physmem.port       152448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.physmem.port      4625664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.physmem.port        93568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                60371392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            42617                       # Total snoops (count)
system.membus.snoopTraffic                    1995456                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            546415                       # Request fanout histogram
system.membus.snoop_fanout::mean             2.712233                       # Request fanout histogram
system.membus.snoop_fanout::stdev            2.183418                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   77863     14.25%     14.25% # Request fanout histogram
system.membus.snoop_fanout::1                   95822     17.54%     31.79% # Request fanout histogram
system.membus.snoop_fanout::2                  101627     18.60%     50.39% # Request fanout histogram
system.membus.snoop_fanout::3                  136276     24.94%     75.33% # Request fanout histogram
system.membus.snoop_fanout::4                   33711      6.17%     81.49% # Request fanout histogram
system.membus.snoop_fanout::5                   34378      6.29%     87.79% # Request fanout histogram
system.membus.snoop_fanout::6                   34810      6.37%     94.16% # Request fanout histogram
system.membus.snoop_fanout::7                   23398      4.28%     98.44% # Request fanout histogram
system.membus.snoop_fanout::8                    1433      0.26%     98.70% # Request fanout histogram
system.membus.snoop_fanout::9                    1255      0.23%     98.93% # Request fanout histogram
system.membus.snoop_fanout::10                   1112      0.20%     99.13% # Request fanout histogram
system.membus.snoop_fanout::11                   1205      0.22%     99.35% # Request fanout histogram
system.membus.snoop_fanout::12                    868      0.16%     99.51% # Request fanout histogram
system.membus.snoop_fanout::13                    908      0.17%     99.68% # Request fanout histogram
system.membus.snoop_fanout::14                    868      0.16%     99.84% # Request fanout histogram
system.membus.snoop_fanout::15                    881      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total              546415                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2897352339                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          403330000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy           51708846                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy          280630000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer6.occupancy           17467515                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy          287560000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer10.occupancy          38830175                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer13.occupancy         287915000                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer14.occupancy          38955543                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer17.occupancy         278875000                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer18.occupancy          19355469                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer21.occupancy         282895000                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer22.occupancy          37172190                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer25.occupancy         282627997                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer26.occupancy          39626416                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer29.occupancy         181330000                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer30.occupancy          23964435                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
