// Generated by CIRCT firtool-1.108.0
module AddressDecoder(	// @[src/main/scala/memctrl/AddressDecoder.scala:6:7]
  input  [31:0] io_addr,	// @[src/main/scala/memctrl/AddressDecoder.scala:7:14]
  output [2:0]  io_channelIndex,	// @[src/main/scala/memctrl/AddressDecoder.scala:7:14]
                io_bankIndex,	// @[src/main/scala/memctrl/AddressDecoder.scala:7:14]
  output        io_rankIndex	// @[src/main/scala/memctrl/AddressDecoder.scala:7:14]
);

  assign io_channelIndex = io_addr[2:0];	// @[src/main/scala/memctrl/AddressDecoder.scala:6:7, :20:31]
  assign io_bankIndex = io_addr[5:3];	// @[src/main/scala/memctrl/AddressDecoder.scala:6:7, :27:28]
  assign io_rankIndex = io_addr[6];	// @[src/main/scala/memctrl/AddressDecoder.scala:6:7, :34:28]
endmodule


// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
// VCS coverage exclude_file
module ram_256x100(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [7:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [99:0] R0_data,
  input  [7:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [99:0] W0_data
);

  reg [99:0] Memory[0:255];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [127:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [8:0] i = 9'h0; i < 9'h100; i += 9'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'h80; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[7:0]] = _RANDOM_MEM[99:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 100'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue256_PhysicalMemoryCommand(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_request_id	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [99:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [7:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [7:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][15:8];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][16];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_256x100 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_addr,
        io_enq_bits_data,
        io_enq_bits_cs,
        io_enq_bits_ras,
        io_enq_bits_cas,
        io_enq_bits_we,
        io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[99:68];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[67:36];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cs = _ram_ext_R0_data[35];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_ras = _ram_ext_R0_data[34];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cas = _ram_ext_R0_data[33];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_we = _ram_ext_R0_data[32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module MultiRankCmdQueue(	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:7:7]
                reset,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:7:7]
  output        io_enq_ready,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input         io_enq_valid,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_enq_bits_data,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input         io_enq_bits_cs,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_enq_bits_ras,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_enq_bits_cas,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_enq_bits_we,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input  [31:0] io_enq_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input         io_deq_0_ready,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output        io_deq_0_valid,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output [31:0] io_deq_0_bits_addr,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_0_bits_data,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output        io_deq_0_bits_cs,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_0_bits_ras,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_0_bits_cas,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_0_bits_we,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output [31:0] io_deq_0_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input         io_deq_1_ready,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output        io_deq_1_valid,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output [31:0] io_deq_1_bits_addr,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_1_bits_data,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output        io_deq_1_bits_cs,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_1_bits_ras,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_1_bits_cas,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_1_bits_we,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output [31:0] io_deq_1_bits_request_id	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
);

  wire _queues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
  wire _queues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
  wire _addrDec_io_rankIndex;	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:19:23]
  AddressDecoder addrDec (	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:19:23]
    .io_addr         (io_enq_bits_addr),
    .io_channelIndex (/* unused */),
    .io_bankIndex    (/* unused */),
    .io_rankIndex    (_addrDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:19:23]
  Queue256_PhysicalMemoryCommand queues_0 (	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_0_io_enq_ready),
    .io_enq_valid           (~_addrDec_io_rankIndex & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:19:23, :36:20, :41:{18,27}, :42:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_0_ready),
    .io_deq_valid           (io_deq_0_valid),
    .io_deq_bits_addr       (io_deq_0_bits_addr),
    .io_deq_bits_data       (io_deq_0_bits_data),
    .io_deq_bits_cs         (io_deq_0_bits_cs),
    .io_deq_bits_ras        (io_deq_0_bits_ras),
    .io_deq_bits_cas        (io_deq_0_bits_cas),
    .io_deq_bits_we         (io_deq_0_bits_we),
    .io_deq_bits_request_id (io_deq_0_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
  Queue256_PhysicalMemoryCommand queues_1 (	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_1_io_enq_ready),
    .io_enq_valid           (_addrDec_io_rankIndex & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:19:23, :36:20, :41:27, :42:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_1_ready),
    .io_deq_valid           (io_deq_1_valid),
    .io_deq_bits_addr       (io_deq_1_bits_addr),
    .io_deq_bits_data       (io_deq_1_bits_data),
    .io_deq_bits_cs         (io_deq_1_bits_cs),
    .io_deq_bits_ras        (io_deq_1_bits_ras),
    .io_deq_bits_cas        (io_deq_1_bits_cas),
    .io_deq_bits_we         (io_deq_1_bits_we),
    .io_deq_bits_request_id (io_deq_1_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
  assign io_enq_ready =
    ~_addrDec_io_rankIndex & _queues_0_io_enq_ready | _addrDec_io_rankIndex
    & _queues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:7:7, :19:23, :25:11, :41:18, :47:78, :48:15]
endmodule

module MultiBankCmdQueue(	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:8:7]
  output        io_enq_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_enq_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_enq_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_enq_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_enq_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_enq_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_enq_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input  [31:0] io_enq_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_0_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_0_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_0_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_0_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_0_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_0_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_0_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_0_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_0_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_1_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_1_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_1_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_1_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_1_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_1_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_1_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_1_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_1_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_2_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_2_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_2_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_2_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_2_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_2_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_2_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_2_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_2_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_3_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_3_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_3_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_3_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_3_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_3_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_3_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_3_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_3_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_4_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_4_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_4_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_4_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_4_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_4_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_4_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_4_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_4_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_5_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_5_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_5_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_5_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_5_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_5_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_5_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_5_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_5_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_6_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_6_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_6_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_6_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_6_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_6_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_6_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_6_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_6_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_7_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_7_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_7_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_7_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_7_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_7_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_7_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_7_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_7_bits_request_id	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
);

  wire       _queues_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_6_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_5_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_4_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_3_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire [2:0] _addrDec_io_bankIndex;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23]
  wire       _io_enq_ready_T = _addrDec_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  wire       _io_enq_ready_T_2 = _addrDec_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  wire       _io_enq_ready_T_4 = _addrDec_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  wire       _io_enq_ready_T_6 = _addrDec_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  wire       _io_enq_ready_T_8 = _addrDec_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  wire       _io_enq_ready_T_10 = _addrDec_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  wire       _io_enq_ready_T_12 = _addrDec_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  AddressDecoder addrDec (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23]
    .io_addr         (io_enq_bits_addr),
    .io_channelIndex (/* unused */),
    .io_bankIndex    (_addrDec_io_bankIndex),
    .io_rankIndex    (/* unused */)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23]
  Queue256_PhysicalMemoryCommand queues_0 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_0_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_0_ready),
    .io_deq_valid           (io_deq_0_valid),
    .io_deq_bits_addr       (io_deq_0_bits_addr),
    .io_deq_bits_data       (io_deq_0_bits_data),
    .io_deq_bits_cs         (io_deq_0_bits_cs),
    .io_deq_bits_ras        (io_deq_0_bits_ras),
    .io_deq_bits_cas        (io_deq_0_bits_cas),
    .io_deq_bits_we         (io_deq_0_bits_we),
    .io_deq_bits_request_id (io_deq_0_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_1 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_1_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_2 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_1_ready),
    .io_deq_valid           (io_deq_1_valid),
    .io_deq_bits_addr       (io_deq_1_bits_addr),
    .io_deq_bits_data       (io_deq_1_bits_data),
    .io_deq_bits_cs         (io_deq_1_bits_cs),
    .io_deq_bits_ras        (io_deq_1_bits_ras),
    .io_deq_bits_cas        (io_deq_1_bits_cas),
    .io_deq_bits_we         (io_deq_1_bits_we),
    .io_deq_bits_request_id (io_deq_1_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_2 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_2_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_4 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_2_ready),
    .io_deq_valid           (io_deq_2_valid),
    .io_deq_bits_addr       (io_deq_2_bits_addr),
    .io_deq_bits_data       (io_deq_2_bits_data),
    .io_deq_bits_cs         (io_deq_2_bits_cs),
    .io_deq_bits_ras        (io_deq_2_bits_ras),
    .io_deq_bits_cas        (io_deq_2_bits_cas),
    .io_deq_bits_we         (io_deq_2_bits_we),
    .io_deq_bits_request_id (io_deq_2_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_3 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_3_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_6 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_3_ready),
    .io_deq_valid           (io_deq_3_valid),
    .io_deq_bits_addr       (io_deq_3_bits_addr),
    .io_deq_bits_data       (io_deq_3_bits_data),
    .io_deq_bits_cs         (io_deq_3_bits_cs),
    .io_deq_bits_ras        (io_deq_3_bits_ras),
    .io_deq_bits_cas        (io_deq_3_bits_cas),
    .io_deq_bits_we         (io_deq_3_bits_we),
    .io_deq_bits_request_id (io_deq_3_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_4 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_4_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_8 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_4_ready),
    .io_deq_valid           (io_deq_4_valid),
    .io_deq_bits_addr       (io_deq_4_bits_addr),
    .io_deq_bits_data       (io_deq_4_bits_data),
    .io_deq_bits_cs         (io_deq_4_bits_cs),
    .io_deq_bits_ras        (io_deq_4_bits_ras),
    .io_deq_bits_cas        (io_deq_4_bits_cas),
    .io_deq_bits_we         (io_deq_4_bits_we),
    .io_deq_bits_request_id (io_deq_4_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_5 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_5_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_10 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_5_ready),
    .io_deq_valid           (io_deq_5_valid),
    .io_deq_bits_addr       (io_deq_5_bits_addr),
    .io_deq_bits_data       (io_deq_5_bits_data),
    .io_deq_bits_cs         (io_deq_5_bits_cs),
    .io_deq_bits_ras        (io_deq_5_bits_ras),
    .io_deq_bits_cas        (io_deq_5_bits_cas),
    .io_deq_bits_we         (io_deq_5_bits_we),
    .io_deq_bits_request_id (io_deq_5_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_6 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_6_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_12 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_6_ready),
    .io_deq_valid           (io_deq_6_valid),
    .io_deq_bits_addr       (io_deq_6_bits_addr),
    .io_deq_bits_data       (io_deq_6_bits_data),
    .io_deq_bits_cs         (io_deq_6_bits_cs),
    .io_deq_bits_ras        (io_deq_6_bits_ras),
    .io_deq_bits_cas        (io_deq_6_bits_cas),
    .io_deq_bits_we         (io_deq_6_bits_we),
    .io_deq_bits_request_id (io_deq_6_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_7 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_7_io_enq_ready),
    .io_enq_valid           ((&_addrDec_io_bankIndex) & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_7_ready),
    .io_deq_valid           (io_deq_7_valid),
    .io_deq_bits_addr       (io_deq_7_bits_addr),
    .io_deq_bits_data       (io_deq_7_bits_data),
    .io_deq_bits_cs         (io_deq_7_bits_cs),
    .io_deq_bits_ras        (io_deq_7_bits_ras),
    .io_deq_bits_cas        (io_deq_7_bits_cas),
    .io_deq_bits_we         (io_deq_7_bits_we),
    .io_deq_bits_request_id (io_deq_7_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  assign io_enq_ready =
    _io_enq_ready_T & _queues_0_io_enq_ready | _io_enq_ready_T_2 & _queues_1_io_enq_ready
    | _io_enq_ready_T_4 & _queues_2_io_enq_ready | _io_enq_ready_T_6
    & _queues_3_io_enq_ready | _io_enq_ready_T_8 & _queues_4_io_enq_ready
    | _io_enq_ready_T_10 & _queues_5_io_enq_ready | _io_enq_ready_T_12
    & _queues_6_io_enq_ready | (&_addrDec_io_bankIndex) & _queues_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:8:7, :20:23, :26:11, :39:18, :45:78, :46:15]
endmodule

module BankPerformanceStatistics(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_row,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_col	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id),
    .active_row  (io_active_row),
    .active_col  (io_active_col)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
endmodule

// VCS coverage exclude_file
module mem_67108864x32(	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  input  [25:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [25:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:67108863];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  always @(posedge W0_clk) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
    if (W0_en & 1'h1)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
    reg [31:0] _RANDOM_MEM;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
    initial begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
        for (logic [26:0] i = 27'h0; i < 27'h4000000; i += 27'h1) begin
          _RANDOM_MEM = `RANDOM;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
          Memory[i[25:0]] = _RANDOM_MEM;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
endmodule


// Users can define 'PRINTF_FD' to add a specified fd to prints.
`ifndef PRINTF_FD_
  `ifdef PRINTF_FD
    `define PRINTF_FD_ (`PRINTF_FD)
  `else  // PRINTF_FD
    `define PRINTF_FD_ 32'h80000002
  `endif // PRINTF_FD
`endif // not def PRINTF_FD_

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_
module DRAMBankWithWait(	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
                reset,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_waitCycles	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  reg  [1:0]  state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] timer;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
  wire        _doSrefEnter_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :44:15, :48:26]
  wire        doActivate = _doSrefEnter_T & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :48:{26,35,45}]
  wire        doRead = ~pending_cs & pending_ras & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :49:{26,36,45}]
  wire        doWrite = ~pending_cs & pending_ras & ~pending_cas & ~pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :46:15, :50:{26,36,45}]
  wire        _GEN = ~(|state) & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
  wire        _GEN_0 = state == 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_1 = timer == 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :79:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Received command. time = %d \n",
                io_waitCycles);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34, :67:17, :70:15, :79:{18,27}, :80:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Timer hit zero.\n");	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:80:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_2 = state == 2'h2;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_3 = ~(|state) | _GEN_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :37:26, :61:34, :67:17]
  wire [25:0] _GEN_4 = {activeRow, 11'h0};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :94:58]
  wire [25:0] _GEN_5 = {15'h0, pending_addr[10:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :94:58]
  wire        _GEN_6 = doActivate | doRead;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16, :48:{35,45}, :49:{26,36,45}, :89:24, :93:26, :97:27]
  wire [31:0] io_phyResp_bits_data_0 =
    _GEN_3 | ~_GEN_2 | doActivate | ~doRead ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :65:24, :67:17, :89:24, :93:26]
  wire        io_phyResp_valid_0 =
    ~_GEN_3 & _GEN_2
    & (_GEN_6 | doWrite | _doSrefEnter_T & pending_cas & ~pending_we | _doSrefEnter_T
       & ~pending_cas & pending_we | _doSrefEnter_T & ~pending_cas & ~pending_we
       | ~pending_cs & pending_ras & pending_cas & pending_we);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :43:15, :45:15, :46:15, :48:26, :50:{26,36,45}, :51:{35,45}, :52:{35,44}, :53:{35,44}, :54:{26,36,46}, :62:24, :67:17, :89:24, :92:20, :93:26, :96:24, :97:27, :101:24, :102:31, :104:20, :105:29, :107:20, :108:{30,45}]
  reg  [1:0]  casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:67:17, :79:27]
  always_comb begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    casez (state)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b00:
        casez_tmp = state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b01:
        casez_tmp = _GEN_1 ? 2'h2 : state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:{18,27}, :81:15, :112:23, :119:13]
      2'b10:
        casez_tmp = io_phyResp_ready & io_phyResp_valid_0 ? 2'h3 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :62:24, :67:17, :79:27, :89:24, :112:23, :113:15, :119:13]
      default:
        casez_tmp = 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    endcase	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
  end // always_comb
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      state <= 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
      timer <= 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
        state <= casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27]
        if (~_GEN_0 | _GEN_1) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:{18,27}]
        end
        else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:27]
          timer <= timer - 32'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :83:24]
      end
      else if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
        timer <= io_waitCycles;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      end
      if (_GEN_3 | ~(_GEN_2 & doActivate)) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :48:{35,45}, :67:17, :89:24, :91:20]
      end
      else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :67:17]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :57:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    initial begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        end	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        state = _RANDOM[3'h0][1:0];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56]
        pending_addr = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :30:20]
        pending_data = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cs = _RANDOM[3'h2][2];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_ras = _RANDOM[3'h2][3];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cas = _RANDOM[3'h2][4];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_we = _RANDOM[3'h2][5];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_request_id = {_RANDOM[3'h2][31:6], _RANDOM[3'h3][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        timer = {_RANDOM[3'h5][31:6], _RANDOM[3'h6][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22]
        activeRow = _RANDOM[3'h6][21:7];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22, :37:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_67108864x32 mem_ext (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
    .R0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58]
    .R0_en   (~_GEN_3 & _GEN_2 & ~doActivate & doRead),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :67:17, :89:24, :93:26]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58, :98:48]
    .W0_en   (~_GEN_3 & _GEN_2 & ~_GEN_6 & doWrite),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :50:{26,36,45}, :67:17, :89:24, :93:26, :97:27]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  BankPerformanceStatistics perf (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (~(|state) & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:62:24, :67:17, :89:24]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:65:24, :67:17]
    .io_mem_response_bits_request_id (pending_request_id),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_active_row                   ({17'h0, pending_addr[31:17]}),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :57:28, :94:58, :132:31]
    .io_active_col                   ({21'h0, pending_addr[10:0]})	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :133:31]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
  assign io_memCmd_ready = ~(|state);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :61:34]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :62:24, :67:17, :89:24]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :65:24, :67:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
endmodule

module TimingEngine(	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:27:7]
  input         clock,	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:27:7]
                reset,	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:27:7]
                io_cmd_valid,	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:28:14]
                io_cmd_bits_cs,	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:28:14]
                io_cmd_bits_ras,	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:28:14]
                io_cmd_bits_cas,	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:28:14]
                io_cmd_bits_we,	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:28:14]
  output [31:0] io_waitCycles	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:28:14]
);

  wire [31:0] io_waitCycles_0;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:156:64, :157:19, :159:19]
  reg  [3:0]  prevOp;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:34:23]
  wire [3:0]  _GEN =
    {~io_cmd_bits_cs, ~io_cmd_bits_ras, ~io_cmd_bits_cas, ~io_cmd_bits_we};	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:36:39, :37:39, :38:39, :39:39, :44:13]
  wire [2:0]  currOp =
    _GEN == 4'hC
      ? 3'h0
      : _GEN == 4'hA
          ? 3'h1
          : _GEN == 4'hB ? 3'h2 : _GEN == 4'hD ? 3'h5 : _GEN == 4'hE ? 3'h6 : {3{&_GEN}};	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:42:10, :44:{13,41}, :45:28, :46:28, :47:28, :48:28, :49:28, :50:28]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:55:11]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:55:11]
      if ((`PRINTF_COND_) & io_cmd_valid & ~reset) begin	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:55:11, :62:11]
        $fwrite(`PRINTF_FD_, "Received command - cs = %d ras = %d cas = %d we = %d\n",
                io_cmd_bits_cs, io_cmd_bits_ras, io_cmd_bits_cas, io_cmd_bits_we);	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:55:11]
        $fwrite(`PRINTF_FD_, "Prev = %d, Cur = %d Wait = %d\n", prevOp, currOp,
                io_waitCycles_0);	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:34:23, :44:41, :45:28, :62:11, :156:64, :157:19, :159:19]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg  [31:0] casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:159:19]
  always_comb begin
    casez (prevOp[2:0])	// @[<stdin>:16819:33, :17258:33, :17697:33, :18136:33, :18575:33, :19014:33, :19453:33, :19892:33, :21515:33, :21954:33, :22393:33, :22832:33, :23271:33, :23710:33, :24149:33, :24588:33, :26583:33, :27022:33, :27461:33, :27900:33, :28339:33, :28778:33, :29217:33, :29656:33, :31279:33, :31718:33, :32157:33, :32596:33, :33035:33, :33474:33, :33913:33, :34352:33, :36347:33, :36786:33, :37225:33, :37664:33, :38103:33, :38542:33, :38981:33, :39420:33, :41043:33, :41482:33, :41921:33, :42360:33, :42799:33, :43238:33, :43677:33, :44116:33, :46111:33, :46550:33, :46989:33, :47428:33, :47867:33, :48306:33, :48745:33, :49184:33, :50807:33, :51246:33, :51685:33, :52124:33, :52563:33, :53002:33, :53441:33, :53880:33, :55875:33, :56314:33, :56753:33, :57192:33, :57631:33, :58070:33, :58509:33, :58948:33, :60571:33, :61010:33, :61449:33, :61888:33, :62327:33, :62766:33, :63205:33, :63644:33, :65639:33, :66078:33, :66517:33, :66956:33, :67395:33, :67834:33, :68273:33, :68712:33, :70335:33, :70774:33, :71213:33, :71652:33, :72091:33, :72530:33, :72969:33, :73408:33, :75403:33, :75842:33, :76281:33, :76720:33, :77159:33, :77598:33, :78037:33, :78476:33, :80099:33, :80538:33, :80977:33, :81416:33, :81855:33, :82294:33, :82733:33, :83172:33, :85167:33, :85606:33, :86045:33, :86484:33, :86923:33, :87362:33, :87801:33, :88240:33, :89863:33, :90302:33, :90741:33, :91180:33, :91619:33, :92058:33, :92497:33, :92936:33, src/main/scala/memctrl/memories/bank/BankTiming.scala:34:23]
      3'b000:
        casez_tmp = 32'h6;
      3'b001:
        casez_tmp = 32'h1;
      3'b010:
        casez_tmp = 32'h1;
      3'b011:
        casez_tmp = 32'hE;
      3'b100:
        casez_tmp = 32'h1E;
      3'b101:
        casez_tmp = 32'hE;
      3'b110:
        casez_tmp = 32'h3;
      default:
        casez_tmp = 32'h1;
    endcase	// @[<stdin>:16819:33, :17258:33, :17697:33, :18136:33, :18575:33, :19014:33, :19453:33, :19892:33, :21515:33, :21954:33, :22393:33, :22832:33, :23271:33, :23710:33, :24149:33, :24588:33, :26583:33, :27022:33, :27461:33, :27900:33, :28339:33, :28778:33, :29217:33, :29656:33, :31279:33, :31718:33, :32157:33, :32596:33, :33035:33, :33474:33, :33913:33, :34352:33, :36347:33, :36786:33, :37225:33, :37664:33, :38103:33, :38542:33, :38981:33, :39420:33, :41043:33, :41482:33, :41921:33, :42360:33, :42799:33, :43238:33, :43677:33, :44116:33, :46111:33, :46550:33, :46989:33, :47428:33, :47867:33, :48306:33, :48745:33, :49184:33, :50807:33, :51246:33, :51685:33, :52124:33, :52563:33, :53002:33, :53441:33, :53880:33, :55875:33, :56314:33, :56753:33, :57192:33, :57631:33, :58070:33, :58509:33, :58948:33, :60571:33, :61010:33, :61449:33, :61888:33, :62327:33, :62766:33, :63205:33, :63644:33, :65639:33, :66078:33, :66517:33, :66956:33, :67395:33, :67834:33, :68273:33, :68712:33, :70335:33, :70774:33, :71213:33, :71652:33, :72091:33, :72530:33, :72969:33, :73408:33, :75403:33, :75842:33, :76281:33, :76720:33, :77159:33, :77598:33, :78037:33, :78476:33, :80099:33, :80538:33, :80977:33, :81416:33, :81855:33, :82294:33, :82733:33, :83172:33, :85167:33, :85606:33, :86045:33, :86484:33, :86923:33, :87362:33, :87801:33, :88240:33, :89863:33, :90302:33, :90741:33, :91180:33, :91619:33, :92058:33, :92497:33, :92936:33, src/main/scala/memctrl/memories/bank/BankTiming.scala:34:23]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:159:19]
  always_comb begin
    casez (prevOp[2:0])	// @[<stdin>:16819:33, :17258:33, :17697:33, :18136:33, :18575:33, :19014:33, :19453:33, :19892:33, :21515:33, :21954:33, :22393:33, :22832:33, :23271:33, :23710:33, :24149:33, :24588:33, :26583:33, :27022:33, :27461:33, :27900:33, :28339:33, :28778:33, :29217:33, :29656:33, :31279:33, :31718:33, :32157:33, :32596:33, :33035:33, :33474:33, :33913:33, :34352:33, :36347:33, :36786:33, :37225:33, :37664:33, :38103:33, :38542:33, :38981:33, :39420:33, :41043:33, :41482:33, :41921:33, :42360:33, :42799:33, :43238:33, :43677:33, :44116:33, :46111:33, :46550:33, :46989:33, :47428:33, :47867:33, :48306:33, :48745:33, :49184:33, :50807:33, :51246:33, :51685:33, :52124:33, :52563:33, :53002:33, :53441:33, :53880:33, :55875:33, :56314:33, :56753:33, :57192:33, :57631:33, :58070:33, :58509:33, :58948:33, :60571:33, :61010:33, :61449:33, :61888:33, :62327:33, :62766:33, :63205:33, :63644:33, :65639:33, :66078:33, :66517:33, :66956:33, :67395:33, :67834:33, :68273:33, :68712:33, :70335:33, :70774:33, :71213:33, :71652:33, :72091:33, :72530:33, :72969:33, :73408:33, :75403:33, :75842:33, :76281:33, :76720:33, :77159:33, :77598:33, :78037:33, :78476:33, :80099:33, :80538:33, :80977:33, :81416:33, :81855:33, :82294:33, :82733:33, :83172:33, :85167:33, :85606:33, :86045:33, :86484:33, :86923:33, :87362:33, :87801:33, :88240:33, :89863:33, :90302:33, :90741:33, :91180:33, :91619:33, :92058:33, :92497:33, :92936:33, src/main/scala/memctrl/memories/bank/BankTiming.scala:34:23]
      3'b000:
        casez_tmp_0 = 32'hE;
      3'b001:
        casez_tmp_0 = 32'h2;
      3'b010:
        casez_tmp_0 = 32'h0;
      3'b011:
        casez_tmp_0 = 32'h1;
      3'b100:
        casez_tmp_0 = 32'h1;
      3'b101:
        casez_tmp_0 = 32'h1;
      3'b110:
        casez_tmp_0 = 32'h1;
      default:
        casez_tmp_0 = 32'h1;
    endcase	// @[<stdin>:16819:33, :17258:33, :17697:33, :18136:33, :18575:33, :19014:33, :19453:33, :19892:33, :21515:33, :21954:33, :22393:33, :22832:33, :23271:33, :23710:33, :24149:33, :24588:33, :26583:33, :27022:33, :27461:33, :27900:33, :28339:33, :28778:33, :29217:33, :29656:33, :31279:33, :31718:33, :32157:33, :32596:33, :33035:33, :33474:33, :33913:33, :34352:33, :36347:33, :36786:33, :37225:33, :37664:33, :38103:33, :38542:33, :38981:33, :39420:33, :41043:33, :41482:33, :41921:33, :42360:33, :42799:33, :43238:33, :43677:33, :44116:33, :46111:33, :46550:33, :46989:33, :47428:33, :47867:33, :48306:33, :48745:33, :49184:33, :50807:33, :51246:33, :51685:33, :52124:33, :52563:33, :53002:33, :53441:33, :53880:33, :55875:33, :56314:33, :56753:33, :57192:33, :57631:33, :58070:33, :58509:33, :58948:33, :60571:33, :61010:33, :61449:33, :61888:33, :62327:33, :62766:33, :63205:33, :63644:33, :65639:33, :66078:33, :66517:33, :66956:33, :67395:33, :67834:33, :68273:33, :68712:33, :70335:33, :70774:33, :71213:33, :71652:33, :72091:33, :72530:33, :72969:33, :73408:33, :75403:33, :75842:33, :76281:33, :76720:33, :77159:33, :77598:33, :78037:33, :78476:33, :80099:33, :80538:33, :80977:33, :81416:33, :81855:33, :82294:33, :82733:33, :83172:33, :85167:33, :85606:33, :86045:33, :86484:33, :86923:33, :87362:33, :87801:33, :88240:33, :89863:33, :90302:33, :90741:33, :91180:33, :91619:33, :92058:33, :92497:33, :92936:33, src/main/scala/memctrl/memories/bank/BankTiming.scala:34:23]
  end // always_comb
  reg  [31:0] casez_tmp_1;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:159:19]
  always_comb begin
    casez (prevOp[2:0])	// @[<stdin>:16819:33, :17258:33, :17697:33, :18136:33, :18575:33, :19014:33, :19453:33, :19892:33, :21515:33, :21954:33, :22393:33, :22832:33, :23271:33, :23710:33, :24149:33, :24588:33, :26583:33, :27022:33, :27461:33, :27900:33, :28339:33, :28778:33, :29217:33, :29656:33, :31279:33, :31718:33, :32157:33, :32596:33, :33035:33, :33474:33, :33913:33, :34352:33, :36347:33, :36786:33, :37225:33, :37664:33, :38103:33, :38542:33, :38981:33, :39420:33, :41043:33, :41482:33, :41921:33, :42360:33, :42799:33, :43238:33, :43677:33, :44116:33, :46111:33, :46550:33, :46989:33, :47428:33, :47867:33, :48306:33, :48745:33, :49184:33, :50807:33, :51246:33, :51685:33, :52124:33, :52563:33, :53002:33, :53441:33, :53880:33, :55875:33, :56314:33, :56753:33, :57192:33, :57631:33, :58070:33, :58509:33, :58948:33, :60571:33, :61010:33, :61449:33, :61888:33, :62327:33, :62766:33, :63205:33, :63644:33, :65639:33, :66078:33, :66517:33, :66956:33, :67395:33, :67834:33, :68273:33, :68712:33, :70335:33, :70774:33, :71213:33, :71652:33, :72091:33, :72530:33, :72969:33, :73408:33, :75403:33, :75842:33, :76281:33, :76720:33, :77159:33, :77598:33, :78037:33, :78476:33, :80099:33, :80538:33, :80977:33, :81416:33, :81855:33, :82294:33, :82733:33, :83172:33, :85167:33, :85606:33, :86045:33, :86484:33, :86923:33, :87362:33, :87801:33, :88240:33, :89863:33, :90302:33, :90741:33, :91180:33, :91619:33, :92058:33, :92497:33, :92936:33, src/main/scala/memctrl/memories/bank/BankTiming.scala:34:23]
      3'b000:
        casez_tmp_1 = 32'hE;
      3'b001:
        casez_tmp_1 = 32'h0;
      3'b010:
        casez_tmp_1 = 32'h2;
      3'b011:
        casez_tmp_1 = 32'h1;
      3'b100:
        casez_tmp_1 = 32'h1;
      3'b101:
        casez_tmp_1 = 32'h1;
      3'b110:
        casez_tmp_1 = 32'h1;
      default:
        casez_tmp_1 = 32'h1;
    endcase	// @[<stdin>:16819:33, :17258:33, :17697:33, :18136:33, :18575:33, :19014:33, :19453:33, :19892:33, :21515:33, :21954:33, :22393:33, :22832:33, :23271:33, :23710:33, :24149:33, :24588:33, :26583:33, :27022:33, :27461:33, :27900:33, :28339:33, :28778:33, :29217:33, :29656:33, :31279:33, :31718:33, :32157:33, :32596:33, :33035:33, :33474:33, :33913:33, :34352:33, :36347:33, :36786:33, :37225:33, :37664:33, :38103:33, :38542:33, :38981:33, :39420:33, :41043:33, :41482:33, :41921:33, :42360:33, :42799:33, :43238:33, :43677:33, :44116:33, :46111:33, :46550:33, :46989:33, :47428:33, :47867:33, :48306:33, :48745:33, :49184:33, :50807:33, :51246:33, :51685:33, :52124:33, :52563:33, :53002:33, :53441:33, :53880:33, :55875:33, :56314:33, :56753:33, :57192:33, :57631:33, :58070:33, :58509:33, :58948:33, :60571:33, :61010:33, :61449:33, :61888:33, :62327:33, :62766:33, :63205:33, :63644:33, :65639:33, :66078:33, :66517:33, :66956:33, :67395:33, :67834:33, :68273:33, :68712:33, :70335:33, :70774:33, :71213:33, :71652:33, :72091:33, :72530:33, :72969:33, :73408:33, :75403:33, :75842:33, :76281:33, :76720:33, :77159:33, :77598:33, :78037:33, :78476:33, :80099:33, :80538:33, :80977:33, :81416:33, :81855:33, :82294:33, :82733:33, :83172:33, :85167:33, :85606:33, :86045:33, :86484:33, :86923:33, :87362:33, :87801:33, :88240:33, :89863:33, :90302:33, :90741:33, :91180:33, :91619:33, :92058:33, :92497:33, :92936:33, src/main/scala/memctrl/memories/bank/BankTiming.scala:34:23]
  end // always_comb
  reg  [31:0] casez_tmp_2;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:159:19]
  always_comb begin
    casez (prevOp[2:0])	// @[<stdin>:16819:33, :17258:33, :17697:33, :18136:33, :18575:33, :19014:33, :19453:33, :19892:33, :21515:33, :21954:33, :22393:33, :22832:33, :23271:33, :23710:33, :24149:33, :24588:33, :26583:33, :27022:33, :27461:33, :27900:33, :28339:33, :28778:33, :29217:33, :29656:33, :31279:33, :31718:33, :32157:33, :32596:33, :33035:33, :33474:33, :33913:33, :34352:33, :36347:33, :36786:33, :37225:33, :37664:33, :38103:33, :38542:33, :38981:33, :39420:33, :41043:33, :41482:33, :41921:33, :42360:33, :42799:33, :43238:33, :43677:33, :44116:33, :46111:33, :46550:33, :46989:33, :47428:33, :47867:33, :48306:33, :48745:33, :49184:33, :50807:33, :51246:33, :51685:33, :52124:33, :52563:33, :53002:33, :53441:33, :53880:33, :55875:33, :56314:33, :56753:33, :57192:33, :57631:33, :58070:33, :58509:33, :58948:33, :60571:33, :61010:33, :61449:33, :61888:33, :62327:33, :62766:33, :63205:33, :63644:33, :65639:33, :66078:33, :66517:33, :66956:33, :67395:33, :67834:33, :68273:33, :68712:33, :70335:33, :70774:33, :71213:33, :71652:33, :72091:33, :72530:33, :72969:33, :73408:33, :75403:33, :75842:33, :76281:33, :76720:33, :77159:33, :77598:33, :78037:33, :78476:33, :80099:33, :80538:33, :80977:33, :81416:33, :81855:33, :82294:33, :82733:33, :83172:33, :85167:33, :85606:33, :86045:33, :86484:33, :86923:33, :87362:33, :87801:33, :88240:33, :89863:33, :90302:33, :90741:33, :91180:33, :91619:33, :92058:33, :92497:33, :92936:33, src/main/scala/memctrl/memories/bank/BankTiming.scala:34:23]
      3'b000:
        casez_tmp_2 = 32'h1;
      3'b001:
        casez_tmp_2 = 32'h2;
      3'b010:
        casez_tmp_2 = 32'h0;
      3'b011:
        casez_tmp_2 = 32'h1;
      3'b100:
        casez_tmp_2 = 32'h1;
      3'b101:
        casez_tmp_2 = 32'h1;
      3'b110:
        casez_tmp_2 = 32'h1;
      default:
        casez_tmp_2 = 32'h1;
    endcase	// @[<stdin>:16819:33, :17258:33, :17697:33, :18136:33, :18575:33, :19014:33, :19453:33, :19892:33, :21515:33, :21954:33, :22393:33, :22832:33, :23271:33, :23710:33, :24149:33, :24588:33, :26583:33, :27022:33, :27461:33, :27900:33, :28339:33, :28778:33, :29217:33, :29656:33, :31279:33, :31718:33, :32157:33, :32596:33, :33035:33, :33474:33, :33913:33, :34352:33, :36347:33, :36786:33, :37225:33, :37664:33, :38103:33, :38542:33, :38981:33, :39420:33, :41043:33, :41482:33, :41921:33, :42360:33, :42799:33, :43238:33, :43677:33, :44116:33, :46111:33, :46550:33, :46989:33, :47428:33, :47867:33, :48306:33, :48745:33, :49184:33, :50807:33, :51246:33, :51685:33, :52124:33, :52563:33, :53002:33, :53441:33, :53880:33, :55875:33, :56314:33, :56753:33, :57192:33, :57631:33, :58070:33, :58509:33, :58948:33, :60571:33, :61010:33, :61449:33, :61888:33, :62327:33, :62766:33, :63205:33, :63644:33, :65639:33, :66078:33, :66517:33, :66956:33, :67395:33, :67834:33, :68273:33, :68712:33, :70335:33, :70774:33, :71213:33, :71652:33, :72091:33, :72530:33, :72969:33, :73408:33, :75403:33, :75842:33, :76281:33, :76720:33, :77159:33, :77598:33, :78037:33, :78476:33, :80099:33, :80538:33, :80977:33, :81416:33, :81855:33, :82294:33, :82733:33, :83172:33, :85167:33, :85606:33, :86045:33, :86484:33, :86923:33, :87362:33, :87801:33, :88240:33, :89863:33, :90302:33, :90741:33, :91180:33, :91619:33, :92058:33, :92497:33, :92936:33, src/main/scala/memctrl/memories/bank/BankTiming.scala:34:23]
  end // always_comb
  reg  [31:0] casez_tmp_3;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:159:19]
  always_comb begin
    casez (prevOp[2:0])	// @[<stdin>:16819:33, :17258:33, :17697:33, :18136:33, :18575:33, :19014:33, :19453:33, :19892:33, :21515:33, :21954:33, :22393:33, :22832:33, :23271:33, :23710:33, :24149:33, :24588:33, :26583:33, :27022:33, :27461:33, :27900:33, :28339:33, :28778:33, :29217:33, :29656:33, :31279:33, :31718:33, :32157:33, :32596:33, :33035:33, :33474:33, :33913:33, :34352:33, :36347:33, :36786:33, :37225:33, :37664:33, :38103:33, :38542:33, :38981:33, :39420:33, :41043:33, :41482:33, :41921:33, :42360:33, :42799:33, :43238:33, :43677:33, :44116:33, :46111:33, :46550:33, :46989:33, :47428:33, :47867:33, :48306:33, :48745:33, :49184:33, :50807:33, :51246:33, :51685:33, :52124:33, :52563:33, :53002:33, :53441:33, :53880:33, :55875:33, :56314:33, :56753:33, :57192:33, :57631:33, :58070:33, :58509:33, :58948:33, :60571:33, :61010:33, :61449:33, :61888:33, :62327:33, :62766:33, :63205:33, :63644:33, :65639:33, :66078:33, :66517:33, :66956:33, :67395:33, :67834:33, :68273:33, :68712:33, :70335:33, :70774:33, :71213:33, :71652:33, :72091:33, :72530:33, :72969:33, :73408:33, :75403:33, :75842:33, :76281:33, :76720:33, :77159:33, :77598:33, :78037:33, :78476:33, :80099:33, :80538:33, :80977:33, :81416:33, :81855:33, :82294:33, :82733:33, :83172:33, :85167:33, :85606:33, :86045:33, :86484:33, :86923:33, :87362:33, :87801:33, :88240:33, :89863:33, :90302:33, :90741:33, :91180:33, :91619:33, :92058:33, :92497:33, :92936:33, src/main/scala/memctrl/memories/bank/BankTiming.scala:34:23]
      3'b000:
        casez_tmp_3 = 32'h1;
      3'b001:
        casez_tmp_3 = 32'h0;
      3'b010:
        casez_tmp_3 = 32'h2;
      3'b011:
        casez_tmp_3 = 32'h1;
      3'b100:
        casez_tmp_3 = 32'h1;
      3'b101:
        casez_tmp_3 = 32'h1;
      3'b110:
        casez_tmp_3 = 32'h1;
      default:
        casez_tmp_3 = 32'h1;
    endcase	// @[<stdin>:16819:33, :17258:33, :17697:33, :18136:33, :18575:33, :19014:33, :19453:33, :19892:33, :21515:33, :21954:33, :22393:33, :22832:33, :23271:33, :23710:33, :24149:33, :24588:33, :26583:33, :27022:33, :27461:33, :27900:33, :28339:33, :28778:33, :29217:33, :29656:33, :31279:33, :31718:33, :32157:33, :32596:33, :33035:33, :33474:33, :33913:33, :34352:33, :36347:33, :36786:33, :37225:33, :37664:33, :38103:33, :38542:33, :38981:33, :39420:33, :41043:33, :41482:33, :41921:33, :42360:33, :42799:33, :43238:33, :43677:33, :44116:33, :46111:33, :46550:33, :46989:33, :47428:33, :47867:33, :48306:33, :48745:33, :49184:33, :50807:33, :51246:33, :51685:33, :52124:33, :52563:33, :53002:33, :53441:33, :53880:33, :55875:33, :56314:33, :56753:33, :57192:33, :57631:33, :58070:33, :58509:33, :58948:33, :60571:33, :61010:33, :61449:33, :61888:33, :62327:33, :62766:33, :63205:33, :63644:33, :65639:33, :66078:33, :66517:33, :66956:33, :67395:33, :67834:33, :68273:33, :68712:33, :70335:33, :70774:33, :71213:33, :71652:33, :72091:33, :72530:33, :72969:33, :73408:33, :75403:33, :75842:33, :76281:33, :76720:33, :77159:33, :77598:33, :78037:33, :78476:33, :80099:33, :80538:33, :80977:33, :81416:33, :81855:33, :82294:33, :82733:33, :83172:33, :85167:33, :85606:33, :86045:33, :86484:33, :86923:33, :87362:33, :87801:33, :88240:33, :89863:33, :90302:33, :90741:33, :91180:33, :91619:33, :92058:33, :92497:33, :92936:33, src/main/scala/memctrl/memories/bank/BankTiming.scala:34:23]
  end // always_comb
  reg  [31:0] casez_tmp_4;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:159:19]
  always_comb begin
    casez (prevOp[2:0])	// @[<stdin>:16819:33, :17258:33, :17697:33, :18136:33, :18575:33, :19014:33, :19453:33, :19892:33, :21515:33, :21954:33, :22393:33, :22832:33, :23271:33, :23710:33, :24149:33, :24588:33, :26583:33, :27022:33, :27461:33, :27900:33, :28339:33, :28778:33, :29217:33, :29656:33, :31279:33, :31718:33, :32157:33, :32596:33, :33035:33, :33474:33, :33913:33, :34352:33, :36347:33, :36786:33, :37225:33, :37664:33, :38103:33, :38542:33, :38981:33, :39420:33, :41043:33, :41482:33, :41921:33, :42360:33, :42799:33, :43238:33, :43677:33, :44116:33, :46111:33, :46550:33, :46989:33, :47428:33, :47867:33, :48306:33, :48745:33, :49184:33, :50807:33, :51246:33, :51685:33, :52124:33, :52563:33, :53002:33, :53441:33, :53880:33, :55875:33, :56314:33, :56753:33, :57192:33, :57631:33, :58070:33, :58509:33, :58948:33, :60571:33, :61010:33, :61449:33, :61888:33, :62327:33, :62766:33, :63205:33, :63644:33, :65639:33, :66078:33, :66517:33, :66956:33, :67395:33, :67834:33, :68273:33, :68712:33, :70335:33, :70774:33, :71213:33, :71652:33, :72091:33, :72530:33, :72969:33, :73408:33, :75403:33, :75842:33, :76281:33, :76720:33, :77159:33, :77598:33, :78037:33, :78476:33, :80099:33, :80538:33, :80977:33, :81416:33, :81855:33, :82294:33, :82733:33, :83172:33, :85167:33, :85606:33, :86045:33, :86484:33, :86923:33, :87362:33, :87801:33, :88240:33, :89863:33, :90302:33, :90741:33, :91180:33, :91619:33, :92058:33, :92497:33, :92936:33, src/main/scala/memctrl/memories/bank/BankTiming.scala:34:23]
      3'b000:
        casez_tmp_4 = 32'h22;
      3'b001:
        casez_tmp_4 = 32'h0;
      3'b010:
        casez_tmp_4 = 32'h10;
      3'b011:
        casez_tmp_4 = 32'h1;
      3'b100:
        casez_tmp_4 = 32'h1;
      3'b101:
        casez_tmp_4 = 32'h1;
      3'b110:
        casez_tmp_4 = 32'h1;
      default:
        casez_tmp_4 = 32'h1;
    endcase	// @[<stdin>:16819:33, :17258:33, :17697:33, :18136:33, :18575:33, :19014:33, :19453:33, :19892:33, :21515:33, :21954:33, :22393:33, :22832:33, :23271:33, :23710:33, :24149:33, :24588:33, :26583:33, :27022:33, :27461:33, :27900:33, :28339:33, :28778:33, :29217:33, :29656:33, :31279:33, :31718:33, :32157:33, :32596:33, :33035:33, :33474:33, :33913:33, :34352:33, :36347:33, :36786:33, :37225:33, :37664:33, :38103:33, :38542:33, :38981:33, :39420:33, :41043:33, :41482:33, :41921:33, :42360:33, :42799:33, :43238:33, :43677:33, :44116:33, :46111:33, :46550:33, :46989:33, :47428:33, :47867:33, :48306:33, :48745:33, :49184:33, :50807:33, :51246:33, :51685:33, :52124:33, :52563:33, :53002:33, :53441:33, :53880:33, :55875:33, :56314:33, :56753:33, :57192:33, :57631:33, :58070:33, :58509:33, :58948:33, :60571:33, :61010:33, :61449:33, :61888:33, :62327:33, :62766:33, :63205:33, :63644:33, :65639:33, :66078:33, :66517:33, :66956:33, :67395:33, :67834:33, :68273:33, :68712:33, :70335:33, :70774:33, :71213:33, :71652:33, :72091:33, :72530:33, :72969:33, :73408:33, :75403:33, :75842:33, :76281:33, :76720:33, :77159:33, :77598:33, :78037:33, :78476:33, :80099:33, :80538:33, :80977:33, :81416:33, :81855:33, :82294:33, :82733:33, :83172:33, :85167:33, :85606:33, :86045:33, :86484:33, :86923:33, :87362:33, :87801:33, :88240:33, :89863:33, :90302:33, :90741:33, :91180:33, :91619:33, :92058:33, :92497:33, :92936:33, src/main/scala/memctrl/memories/bank/BankTiming.scala:34:23]
  end // always_comb
  reg  [31:0] casez_tmp_5;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:159:19]
  always_comb begin
    casez (prevOp[2:0])	// @[<stdin>:16819:33, :17258:33, :17697:33, :18136:33, :18575:33, :19014:33, :19453:33, :19892:33, :21515:33, :21954:33, :22393:33, :22832:33, :23271:33, :23710:33, :24149:33, :24588:33, :26583:33, :27022:33, :27461:33, :27900:33, :28339:33, :28778:33, :29217:33, :29656:33, :31279:33, :31718:33, :32157:33, :32596:33, :33035:33, :33474:33, :33913:33, :34352:33, :36347:33, :36786:33, :37225:33, :37664:33, :38103:33, :38542:33, :38981:33, :39420:33, :41043:33, :41482:33, :41921:33, :42360:33, :42799:33, :43238:33, :43677:33, :44116:33, :46111:33, :46550:33, :46989:33, :47428:33, :47867:33, :48306:33, :48745:33, :49184:33, :50807:33, :51246:33, :51685:33, :52124:33, :52563:33, :53002:33, :53441:33, :53880:33, :55875:33, :56314:33, :56753:33, :57192:33, :57631:33, :58070:33, :58509:33, :58948:33, :60571:33, :61010:33, :61449:33, :61888:33, :62327:33, :62766:33, :63205:33, :63644:33, :65639:33, :66078:33, :66517:33, :66956:33, :67395:33, :67834:33, :68273:33, :68712:33, :70335:33, :70774:33, :71213:33, :71652:33, :72091:33, :72530:33, :72969:33, :73408:33, :75403:33, :75842:33, :76281:33, :76720:33, :77159:33, :77598:33, :78037:33, :78476:33, :80099:33, :80538:33, :80977:33, :81416:33, :81855:33, :82294:33, :82733:33, :83172:33, :85167:33, :85606:33, :86045:33, :86484:33, :86923:33, :87362:33, :87801:33, :88240:33, :89863:33, :90302:33, :90741:33, :91180:33, :91619:33, :92058:33, :92497:33, :92936:33, src/main/scala/memctrl/memories/bank/BankTiming.scala:34:23]
      3'b000:
        casez_tmp_5 = 32'h1;
      3'b001:
        casez_tmp_5 = 32'h1;
      3'b010:
        casez_tmp_5 = 32'h1;
      3'b011:
        casez_tmp_5 = 32'hE;
      3'b100:
        casez_tmp_5 = 32'h1E;
      3'b101:
        casez_tmp_5 = 32'hE;
      3'b110:
        casez_tmp_5 = 32'h1;
      default:
        casez_tmp_5 = 32'h1;
    endcase	// @[<stdin>:16819:33, :17258:33, :17697:33, :18136:33, :18575:33, :19014:33, :19453:33, :19892:33, :21515:33, :21954:33, :22393:33, :22832:33, :23271:33, :23710:33, :24149:33, :24588:33, :26583:33, :27022:33, :27461:33, :27900:33, :28339:33, :28778:33, :29217:33, :29656:33, :31279:33, :31718:33, :32157:33, :32596:33, :33035:33, :33474:33, :33913:33, :34352:33, :36347:33, :36786:33, :37225:33, :37664:33, :38103:33, :38542:33, :38981:33, :39420:33, :41043:33, :41482:33, :41921:33, :42360:33, :42799:33, :43238:33, :43677:33, :44116:33, :46111:33, :46550:33, :46989:33, :47428:33, :47867:33, :48306:33, :48745:33, :49184:33, :50807:33, :51246:33, :51685:33, :52124:33, :52563:33, :53002:33, :53441:33, :53880:33, :55875:33, :56314:33, :56753:33, :57192:33, :57631:33, :58070:33, :58509:33, :58948:33, :60571:33, :61010:33, :61449:33, :61888:33, :62327:33, :62766:33, :63205:33, :63644:33, :65639:33, :66078:33, :66517:33, :66956:33, :67395:33, :67834:33, :68273:33, :68712:33, :70335:33, :70774:33, :71213:33, :71652:33, :72091:33, :72530:33, :72969:33, :73408:33, :75403:33, :75842:33, :76281:33, :76720:33, :77159:33, :77598:33, :78037:33, :78476:33, :80099:33, :80538:33, :80977:33, :81416:33, :81855:33, :82294:33, :82733:33, :83172:33, :85167:33, :85606:33, :86045:33, :86484:33, :86923:33, :87362:33, :87801:33, :88240:33, :89863:33, :90302:33, :90741:33, :91180:33, :91619:33, :92058:33, :92497:33, :92936:33, src/main/scala/memctrl/memories/bank/BankTiming.scala:34:23]
  end // always_comb
  reg  [31:0] casez_tmp_6;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:159:19]
  always_comb begin
    casez (prevOp[2:0])	// @[<stdin>:16819:33, :17258:33, :17697:33, :18136:33, :18575:33, :19014:33, :19453:33, :19892:33, :21515:33, :21954:33, :22393:33, :22832:33, :23271:33, :23710:33, :24149:33, :24588:33, :26583:33, :27022:33, :27461:33, :27900:33, :28339:33, :28778:33, :29217:33, :29656:33, :31279:33, :31718:33, :32157:33, :32596:33, :33035:33, :33474:33, :33913:33, :34352:33, :36347:33, :36786:33, :37225:33, :37664:33, :38103:33, :38542:33, :38981:33, :39420:33, :41043:33, :41482:33, :41921:33, :42360:33, :42799:33, :43238:33, :43677:33, :44116:33, :46111:33, :46550:33, :46989:33, :47428:33, :47867:33, :48306:33, :48745:33, :49184:33, :50807:33, :51246:33, :51685:33, :52124:33, :52563:33, :53002:33, :53441:33, :53880:33, :55875:33, :56314:33, :56753:33, :57192:33, :57631:33, :58070:33, :58509:33, :58948:33, :60571:33, :61010:33, :61449:33, :61888:33, :62327:33, :62766:33, :63205:33, :63644:33, :65639:33, :66078:33, :66517:33, :66956:33, :67395:33, :67834:33, :68273:33, :68712:33, :70335:33, :70774:33, :71213:33, :71652:33, :72091:33, :72530:33, :72969:33, :73408:33, :75403:33, :75842:33, :76281:33, :76720:33, :77159:33, :77598:33, :78037:33, :78476:33, :80099:33, :80538:33, :80977:33, :81416:33, :81855:33, :82294:33, :82733:33, :83172:33, :85167:33, :85606:33, :86045:33, :86484:33, :86923:33, :87362:33, :87801:33, :88240:33, :89863:33, :90302:33, :90741:33, :91180:33, :91619:33, :92058:33, :92497:33, :92936:33, src/main/scala/memctrl/memories/bank/BankTiming.scala:34:23]
      3'b000:
        casez_tmp_6 = 32'h1;
      3'b001:
        casez_tmp_6 = 32'h1;
      3'b010:
        casez_tmp_6 = 32'h1;
      3'b011:
        casez_tmp_6 = 32'hE;
      3'b100:
        casez_tmp_6 = 32'h1E;
      3'b101:
        casez_tmp_6 = 32'hE;
      3'b110:
        casez_tmp_6 = 32'h3;
      default:
        casez_tmp_6 = 32'h10C;
    endcase	// @[<stdin>:16819:33, :17258:33, :17697:33, :18136:33, :18575:33, :19014:33, :19453:33, :19892:33, :21515:33, :21954:33, :22393:33, :22832:33, :23271:33, :23710:33, :24149:33, :24588:33, :26583:33, :27022:33, :27461:33, :27900:33, :28339:33, :28778:33, :29217:33, :29656:33, :31279:33, :31718:33, :32157:33, :32596:33, :33035:33, :33474:33, :33913:33, :34352:33, :36347:33, :36786:33, :37225:33, :37664:33, :38103:33, :38542:33, :38981:33, :39420:33, :41043:33, :41482:33, :41921:33, :42360:33, :42799:33, :43238:33, :43677:33, :44116:33, :46111:33, :46550:33, :46989:33, :47428:33, :47867:33, :48306:33, :48745:33, :49184:33, :50807:33, :51246:33, :51685:33, :52124:33, :52563:33, :53002:33, :53441:33, :53880:33, :55875:33, :56314:33, :56753:33, :57192:33, :57631:33, :58070:33, :58509:33, :58948:33, :60571:33, :61010:33, :61449:33, :61888:33, :62327:33, :62766:33, :63205:33, :63644:33, :65639:33, :66078:33, :66517:33, :66956:33, :67395:33, :67834:33, :68273:33, :68712:33, :70335:33, :70774:33, :71213:33, :71652:33, :72091:33, :72530:33, :72969:33, :73408:33, :75403:33, :75842:33, :76281:33, :76720:33, :77159:33, :77598:33, :78037:33, :78476:33, :80099:33, :80538:33, :80977:33, :81416:33, :81855:33, :82294:33, :82733:33, :83172:33, :85167:33, :85606:33, :86045:33, :86484:33, :86923:33, :87362:33, :87801:33, :88240:33, :89863:33, :90302:33, :90741:33, :91180:33, :91619:33, :92058:33, :92497:33, :92936:33, src/main/scala/memctrl/memories/bank/BankTiming.scala:34:23]
  end // always_comb
  reg  [31:0] casez_tmp_7;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:159:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:159:19]
    casez (currOp)	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:44:41, :45:28, :159:19]
      3'b000:
        casez_tmp_7 = casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:159:19]
      3'b001:
        casez_tmp_7 = casez_tmp_0;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:159:19]
      3'b010:
        casez_tmp_7 = casez_tmp_1;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:159:19]
      3'b011:
        casez_tmp_7 = casez_tmp_2;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:159:19]
      3'b100:
        casez_tmp_7 = casez_tmp_3;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:159:19]
      3'b101:
        casez_tmp_7 = casez_tmp_4;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:159:19]
      3'b110:
        casez_tmp_7 = casez_tmp_5;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:159:19]
      default:
        casez_tmp_7 = casez_tmp_6;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:159:19]
    endcase	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:44:41, :45:28, :159:19]
  end // always_comb
  assign io_waitCycles_0 = prevOp == 4'h8 ? 32'h0 : casez_tmp_7;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:34:23, :156:{15,64}, :157:19, :159:19]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:27:7]
    if (reset)	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:27:7]
      prevOp <= 4'h8;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:34:23]
    else if (io_cmd_valid)	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:28:14]
      prevOp <= {1'h0, currOp};	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:27:7, :34:23, :44:41, :45:28, :54:21, :63:12]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:27:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:27:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:27:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:27:7]
    initial begin	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:27:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:27:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:27:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:27:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:27:7]
        prevOp = _RANDOM[/*Zero width*/ 1'b0][3:0];	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:27:7, :34:23]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:27:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:27:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_waitCycles = io_waitCycles_0;	// @[src/main/scala/memctrl/memories/bank/BankTiming.scala:27:7, :156:64, :157:19, :159:19]
endmodule

// VCS coverage exclude_file
module ram_256x96(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [7:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [95:0] R0_data,
  input  [7:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [95:0] W0_data
);

  reg [95:0] Memory[0:255];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [95:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [8:0] i = 9'h0; i < 9'h100; i += 9'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[7:0]] = _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 96'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue256_BankMemoryResponse(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [95:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [7:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [7:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][15:8];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][16];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_256x96 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_addr, io_enq_bits_data, io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module BankPerformanceStatistics_1(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_row,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_col	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id),
    .active_row  (io_active_row),
    .active_col  (io_active_col)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
endmodule

module DRAMBankWithWait_1(	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
                reset,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_waitCycles	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  reg  [1:0]  state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] timer;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
  wire        _doSrefEnter_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :44:15, :48:26]
  wire        doActivate = _doSrefEnter_T & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :48:{26,35,45}]
  wire        doRead = ~pending_cs & pending_ras & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :49:{26,36,45}]
  wire        doWrite = ~pending_cs & pending_ras & ~pending_cas & ~pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :46:15, :50:{26,36,45}]
  wire        _GEN = ~(|state) & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
  wire        _GEN_0 = state == 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_1 = timer == 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :79:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Received command. time = %d \n",
                io_waitCycles);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34, :67:17, :70:15, :79:{18,27}, :80:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Timer hit zero.\n");	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:80:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_2 = state == 2'h2;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_3 = ~(|state) | _GEN_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :37:26, :61:34, :67:17]
  wire [25:0] _GEN_4 = {activeRow, 11'h0};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :94:58]
  wire [25:0] _GEN_5 = {15'h0, pending_addr[10:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :94:58]
  wire        _GEN_6 = doActivate | doRead;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16, :48:{35,45}, :49:{26,36,45}, :89:24, :93:26, :97:27]
  wire [31:0] io_phyResp_bits_data_0 =
    _GEN_3 | ~_GEN_2 | doActivate | ~doRead ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :65:24, :67:17, :89:24, :93:26]
  wire        io_phyResp_valid_0 =
    ~_GEN_3 & _GEN_2
    & (_GEN_6 | doWrite | _doSrefEnter_T & pending_cas & ~pending_we | _doSrefEnter_T
       & ~pending_cas & pending_we | _doSrefEnter_T & ~pending_cas & ~pending_we
       | ~pending_cs & pending_ras & pending_cas & pending_we);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :43:15, :45:15, :46:15, :48:26, :50:{26,36,45}, :51:{35,45}, :52:{35,44}, :53:{35,44}, :54:{26,36,46}, :62:24, :67:17, :89:24, :92:20, :93:26, :96:24, :97:27, :101:24, :102:31, :104:20, :105:29, :107:20, :108:{30,45}]
  reg  [1:0]  casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:67:17, :79:27]
  always_comb begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    casez (state)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b00:
        casez_tmp = state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b01:
        casez_tmp = _GEN_1 ? 2'h2 : state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:{18,27}, :81:15, :112:23, :119:13]
      2'b10:
        casez_tmp = io_phyResp_ready & io_phyResp_valid_0 ? 2'h3 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :62:24, :67:17, :79:27, :89:24, :112:23, :113:15, :119:13]
      default:
        casez_tmp = 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    endcase	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
  end // always_comb
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      state <= 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
      timer <= 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
        state <= casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27]
        if (~_GEN_0 | _GEN_1) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:{18,27}]
        end
        else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:27]
          timer <= timer - 32'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :83:24]
      end
      else if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
        timer <= io_waitCycles;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      end
      if (_GEN_3 | ~(_GEN_2 & doActivate)) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :48:{35,45}, :67:17, :89:24, :91:20]
      end
      else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :67:17]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :57:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    initial begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        end	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        state = _RANDOM[3'h0][1:0];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56]
        pending_addr = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :30:20]
        pending_data = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cs = _RANDOM[3'h2][2];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_ras = _RANDOM[3'h2][3];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cas = _RANDOM[3'h2][4];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_we = _RANDOM[3'h2][5];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_request_id = {_RANDOM[3'h2][31:6], _RANDOM[3'h3][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        timer = {_RANDOM[3'h5][31:6], _RANDOM[3'h6][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22]
        activeRow = _RANDOM[3'h6][21:7];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22, :37:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_67108864x32 mem_ext (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
    .R0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58]
    .R0_en   (~_GEN_3 & _GEN_2 & ~doActivate & doRead),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :67:17, :89:24, :93:26]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58, :98:48]
    .W0_en   (~_GEN_3 & _GEN_2 & ~_GEN_6 & doWrite),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :50:{26,36,45}, :67:17, :89:24, :93:26, :97:27]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  BankPerformanceStatistics_1 perf (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (~(|state) & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:62:24, :67:17, :89:24]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:65:24, :67:17]
    .io_mem_response_bits_request_id (pending_request_id),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_active_row                   ({17'h0, pending_addr[31:17]}),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :57:28, :94:58, :132:31]
    .io_active_col                   ({21'h0, pending_addr[10:0]})	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :133:31]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
  assign io_memCmd_ready = ~(|state);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :61:34]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :62:24, :67:17, :89:24]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :65:24, :67:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
endmodule

module BankPerformanceStatistics_2(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_row,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_col	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id),
    .active_row  (io_active_row),
    .active_col  (io_active_col)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
endmodule

module DRAMBankWithWait_2(	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
                reset,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_waitCycles	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  reg  [1:0]  state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] timer;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
  wire        _doSrefEnter_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :44:15, :48:26]
  wire        doActivate = _doSrefEnter_T & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :48:{26,35,45}]
  wire        doRead = ~pending_cs & pending_ras & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :49:{26,36,45}]
  wire        doWrite = ~pending_cs & pending_ras & ~pending_cas & ~pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :46:15, :50:{26,36,45}]
  wire        _GEN = ~(|state) & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
  wire        _GEN_0 = state == 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_1 = timer == 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :79:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Received command. time = %d \n",
                io_waitCycles);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34, :67:17, :70:15, :79:{18,27}, :80:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Timer hit zero.\n");	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:80:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_2 = state == 2'h2;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_3 = ~(|state) | _GEN_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :37:26, :61:34, :67:17]
  wire [25:0] _GEN_4 = {activeRow, 11'h0};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :94:58]
  wire [25:0] _GEN_5 = {15'h0, pending_addr[10:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :94:58]
  wire        _GEN_6 = doActivate | doRead;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16, :48:{35,45}, :49:{26,36,45}, :89:24, :93:26, :97:27]
  wire [31:0] io_phyResp_bits_data_0 =
    _GEN_3 | ~_GEN_2 | doActivate | ~doRead ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :65:24, :67:17, :89:24, :93:26]
  wire        io_phyResp_valid_0 =
    ~_GEN_3 & _GEN_2
    & (_GEN_6 | doWrite | _doSrefEnter_T & pending_cas & ~pending_we | _doSrefEnter_T
       & ~pending_cas & pending_we | _doSrefEnter_T & ~pending_cas & ~pending_we
       | ~pending_cs & pending_ras & pending_cas & pending_we);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :43:15, :45:15, :46:15, :48:26, :50:{26,36,45}, :51:{35,45}, :52:{35,44}, :53:{35,44}, :54:{26,36,46}, :62:24, :67:17, :89:24, :92:20, :93:26, :96:24, :97:27, :101:24, :102:31, :104:20, :105:29, :107:20, :108:{30,45}]
  reg  [1:0]  casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:67:17, :79:27]
  always_comb begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    casez (state)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b00:
        casez_tmp = state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b01:
        casez_tmp = _GEN_1 ? 2'h2 : state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:{18,27}, :81:15, :112:23, :119:13]
      2'b10:
        casez_tmp = io_phyResp_ready & io_phyResp_valid_0 ? 2'h3 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :62:24, :67:17, :79:27, :89:24, :112:23, :113:15, :119:13]
      default:
        casez_tmp = 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    endcase	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
  end // always_comb
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      state <= 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
      timer <= 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
        state <= casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27]
        if (~_GEN_0 | _GEN_1) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:{18,27}]
        end
        else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:27]
          timer <= timer - 32'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :83:24]
      end
      else if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
        timer <= io_waitCycles;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      end
      if (_GEN_3 | ~(_GEN_2 & doActivate)) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :48:{35,45}, :67:17, :89:24, :91:20]
      end
      else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :67:17]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :57:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    initial begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        end	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        state = _RANDOM[3'h0][1:0];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56]
        pending_addr = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :30:20]
        pending_data = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cs = _RANDOM[3'h2][2];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_ras = _RANDOM[3'h2][3];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cas = _RANDOM[3'h2][4];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_we = _RANDOM[3'h2][5];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_request_id = {_RANDOM[3'h2][31:6], _RANDOM[3'h3][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        timer = {_RANDOM[3'h5][31:6], _RANDOM[3'h6][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22]
        activeRow = _RANDOM[3'h6][21:7];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22, :37:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_67108864x32 mem_ext (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
    .R0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58]
    .R0_en   (~_GEN_3 & _GEN_2 & ~doActivate & doRead),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :67:17, :89:24, :93:26]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58, :98:48]
    .W0_en   (~_GEN_3 & _GEN_2 & ~_GEN_6 & doWrite),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :50:{26,36,45}, :67:17, :89:24, :93:26, :97:27]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  BankPerformanceStatistics_2 perf (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (~(|state) & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:62:24, :67:17, :89:24]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:65:24, :67:17]
    .io_mem_response_bits_request_id (pending_request_id),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_active_row                   ({17'h0, pending_addr[31:17]}),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :57:28, :94:58, :132:31]
    .io_active_col                   ({21'h0, pending_addr[10:0]})	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :133:31]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
  assign io_memCmd_ready = ~(|state);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :61:34]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :62:24, :67:17, :89:24]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :65:24, :67:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
endmodule

module BankPerformanceStatistics_3(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_row,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_col	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id),
    .active_row  (io_active_row),
    .active_col  (io_active_col)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
endmodule

module DRAMBankWithWait_3(	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
                reset,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_waitCycles	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  reg  [1:0]  state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] timer;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
  wire        _doSrefEnter_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :44:15, :48:26]
  wire        doActivate = _doSrefEnter_T & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :48:{26,35,45}]
  wire        doRead = ~pending_cs & pending_ras & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :49:{26,36,45}]
  wire        doWrite = ~pending_cs & pending_ras & ~pending_cas & ~pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :46:15, :50:{26,36,45}]
  wire        _GEN = ~(|state) & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
  wire        _GEN_0 = state == 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_1 = timer == 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :79:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Received command. time = %d \n",
                io_waitCycles);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34, :67:17, :70:15, :79:{18,27}, :80:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Timer hit zero.\n");	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:80:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_2 = state == 2'h2;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_3 = ~(|state) | _GEN_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :37:26, :61:34, :67:17]
  wire [25:0] _GEN_4 = {activeRow, 11'h0};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :94:58]
  wire [25:0] _GEN_5 = {15'h0, pending_addr[10:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :94:58]
  wire        _GEN_6 = doActivate | doRead;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16, :48:{35,45}, :49:{26,36,45}, :89:24, :93:26, :97:27]
  wire [31:0] io_phyResp_bits_data_0 =
    _GEN_3 | ~_GEN_2 | doActivate | ~doRead ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :65:24, :67:17, :89:24, :93:26]
  wire        io_phyResp_valid_0 =
    ~_GEN_3 & _GEN_2
    & (_GEN_6 | doWrite | _doSrefEnter_T & pending_cas & ~pending_we | _doSrefEnter_T
       & ~pending_cas & pending_we | _doSrefEnter_T & ~pending_cas & ~pending_we
       | ~pending_cs & pending_ras & pending_cas & pending_we);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :43:15, :45:15, :46:15, :48:26, :50:{26,36,45}, :51:{35,45}, :52:{35,44}, :53:{35,44}, :54:{26,36,46}, :62:24, :67:17, :89:24, :92:20, :93:26, :96:24, :97:27, :101:24, :102:31, :104:20, :105:29, :107:20, :108:{30,45}]
  reg  [1:0]  casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:67:17, :79:27]
  always_comb begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    casez (state)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b00:
        casez_tmp = state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b01:
        casez_tmp = _GEN_1 ? 2'h2 : state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:{18,27}, :81:15, :112:23, :119:13]
      2'b10:
        casez_tmp = io_phyResp_ready & io_phyResp_valid_0 ? 2'h3 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :62:24, :67:17, :79:27, :89:24, :112:23, :113:15, :119:13]
      default:
        casez_tmp = 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    endcase	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
  end // always_comb
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      state <= 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
      timer <= 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
        state <= casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27]
        if (~_GEN_0 | _GEN_1) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:{18,27}]
        end
        else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:27]
          timer <= timer - 32'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :83:24]
      end
      else if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
        timer <= io_waitCycles;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      end
      if (_GEN_3 | ~(_GEN_2 & doActivate)) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :48:{35,45}, :67:17, :89:24, :91:20]
      end
      else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :67:17]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :57:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    initial begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        end	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        state = _RANDOM[3'h0][1:0];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56]
        pending_addr = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :30:20]
        pending_data = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cs = _RANDOM[3'h2][2];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_ras = _RANDOM[3'h2][3];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cas = _RANDOM[3'h2][4];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_we = _RANDOM[3'h2][5];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_request_id = {_RANDOM[3'h2][31:6], _RANDOM[3'h3][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        timer = {_RANDOM[3'h5][31:6], _RANDOM[3'h6][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22]
        activeRow = _RANDOM[3'h6][21:7];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22, :37:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_67108864x32 mem_ext (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
    .R0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58]
    .R0_en   (~_GEN_3 & _GEN_2 & ~doActivate & doRead),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :67:17, :89:24, :93:26]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58, :98:48]
    .W0_en   (~_GEN_3 & _GEN_2 & ~_GEN_6 & doWrite),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :50:{26,36,45}, :67:17, :89:24, :93:26, :97:27]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  BankPerformanceStatistics_3 perf (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (~(|state) & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:62:24, :67:17, :89:24]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:65:24, :67:17]
    .io_mem_response_bits_request_id (pending_request_id),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_active_row                   ({17'h0, pending_addr[31:17]}),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :57:28, :94:58, :132:31]
    .io_active_col                   ({21'h0, pending_addr[10:0]})	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :133:31]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
  assign io_memCmd_ready = ~(|state);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :61:34]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :62:24, :67:17, :89:24]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :65:24, :67:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
endmodule

module BankPerformanceStatistics_4(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_row,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_col	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id),
    .active_row  (io_active_row),
    .active_col  (io_active_col)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
endmodule

module DRAMBankWithWait_4(	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
                reset,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_waitCycles	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  reg  [1:0]  state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] timer;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
  wire        _doSrefEnter_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :44:15, :48:26]
  wire        doActivate = _doSrefEnter_T & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :48:{26,35,45}]
  wire        doRead = ~pending_cs & pending_ras & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :49:{26,36,45}]
  wire        doWrite = ~pending_cs & pending_ras & ~pending_cas & ~pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :46:15, :50:{26,36,45}]
  wire        _GEN = ~(|state) & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
  wire        _GEN_0 = state == 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_1 = timer == 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :79:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Received command. time = %d \n",
                io_waitCycles);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34, :67:17, :70:15, :79:{18,27}, :80:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Timer hit zero.\n");	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:80:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_2 = state == 2'h2;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_3 = ~(|state) | _GEN_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :37:26, :61:34, :67:17]
  wire [25:0] _GEN_4 = {activeRow, 11'h0};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :94:58]
  wire [25:0] _GEN_5 = {15'h0, pending_addr[10:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :94:58]
  wire        _GEN_6 = doActivate | doRead;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16, :48:{35,45}, :49:{26,36,45}, :89:24, :93:26, :97:27]
  wire [31:0] io_phyResp_bits_data_0 =
    _GEN_3 | ~_GEN_2 | doActivate | ~doRead ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :65:24, :67:17, :89:24, :93:26]
  wire        io_phyResp_valid_0 =
    ~_GEN_3 & _GEN_2
    & (_GEN_6 | doWrite | _doSrefEnter_T & pending_cas & ~pending_we | _doSrefEnter_T
       & ~pending_cas & pending_we | _doSrefEnter_T & ~pending_cas & ~pending_we
       | ~pending_cs & pending_ras & pending_cas & pending_we);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :43:15, :45:15, :46:15, :48:26, :50:{26,36,45}, :51:{35,45}, :52:{35,44}, :53:{35,44}, :54:{26,36,46}, :62:24, :67:17, :89:24, :92:20, :93:26, :96:24, :97:27, :101:24, :102:31, :104:20, :105:29, :107:20, :108:{30,45}]
  reg  [1:0]  casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:67:17, :79:27]
  always_comb begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    casez (state)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b00:
        casez_tmp = state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b01:
        casez_tmp = _GEN_1 ? 2'h2 : state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:{18,27}, :81:15, :112:23, :119:13]
      2'b10:
        casez_tmp = io_phyResp_ready & io_phyResp_valid_0 ? 2'h3 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :62:24, :67:17, :79:27, :89:24, :112:23, :113:15, :119:13]
      default:
        casez_tmp = 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    endcase	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
  end // always_comb
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      state <= 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
      timer <= 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
        state <= casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27]
        if (~_GEN_0 | _GEN_1) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:{18,27}]
        end
        else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:27]
          timer <= timer - 32'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :83:24]
      end
      else if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
        timer <= io_waitCycles;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      end
      if (_GEN_3 | ~(_GEN_2 & doActivate)) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :48:{35,45}, :67:17, :89:24, :91:20]
      end
      else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :67:17]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :57:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    initial begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        end	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        state = _RANDOM[3'h0][1:0];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56]
        pending_addr = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :30:20]
        pending_data = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cs = _RANDOM[3'h2][2];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_ras = _RANDOM[3'h2][3];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cas = _RANDOM[3'h2][4];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_we = _RANDOM[3'h2][5];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_request_id = {_RANDOM[3'h2][31:6], _RANDOM[3'h3][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        timer = {_RANDOM[3'h5][31:6], _RANDOM[3'h6][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22]
        activeRow = _RANDOM[3'h6][21:7];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22, :37:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_67108864x32 mem_ext (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
    .R0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58]
    .R0_en   (~_GEN_3 & _GEN_2 & ~doActivate & doRead),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :67:17, :89:24, :93:26]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58, :98:48]
    .W0_en   (~_GEN_3 & _GEN_2 & ~_GEN_6 & doWrite),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :50:{26,36,45}, :67:17, :89:24, :93:26, :97:27]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  BankPerformanceStatistics_4 perf (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (~(|state) & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:62:24, :67:17, :89:24]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:65:24, :67:17]
    .io_mem_response_bits_request_id (pending_request_id),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_active_row                   ({17'h0, pending_addr[31:17]}),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :57:28, :94:58, :132:31]
    .io_active_col                   ({21'h0, pending_addr[10:0]})	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :133:31]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
  assign io_memCmd_ready = ~(|state);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :61:34]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :62:24, :67:17, :89:24]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :65:24, :67:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
endmodule

module BankPerformanceStatistics_5(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_row,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_col	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id),
    .active_row  (io_active_row),
    .active_col  (io_active_col)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
endmodule

module DRAMBankWithWait_5(	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
                reset,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_waitCycles	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  reg  [1:0]  state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] timer;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
  wire        _doSrefEnter_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :44:15, :48:26]
  wire        doActivate = _doSrefEnter_T & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :48:{26,35,45}]
  wire        doRead = ~pending_cs & pending_ras & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :49:{26,36,45}]
  wire        doWrite = ~pending_cs & pending_ras & ~pending_cas & ~pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :46:15, :50:{26,36,45}]
  wire        _GEN = ~(|state) & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
  wire        _GEN_0 = state == 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_1 = timer == 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :79:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Received command. time = %d \n",
                io_waitCycles);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34, :67:17, :70:15, :79:{18,27}, :80:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Timer hit zero.\n");	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:80:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_2 = state == 2'h2;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_3 = ~(|state) | _GEN_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :37:26, :61:34, :67:17]
  wire [25:0] _GEN_4 = {activeRow, 11'h0};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :94:58]
  wire [25:0] _GEN_5 = {15'h0, pending_addr[10:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :94:58]
  wire        _GEN_6 = doActivate | doRead;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16, :48:{35,45}, :49:{26,36,45}, :89:24, :93:26, :97:27]
  wire [31:0] io_phyResp_bits_data_0 =
    _GEN_3 | ~_GEN_2 | doActivate | ~doRead ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :65:24, :67:17, :89:24, :93:26]
  wire        io_phyResp_valid_0 =
    ~_GEN_3 & _GEN_2
    & (_GEN_6 | doWrite | _doSrefEnter_T & pending_cas & ~pending_we | _doSrefEnter_T
       & ~pending_cas & pending_we | _doSrefEnter_T & ~pending_cas & ~pending_we
       | ~pending_cs & pending_ras & pending_cas & pending_we);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :43:15, :45:15, :46:15, :48:26, :50:{26,36,45}, :51:{35,45}, :52:{35,44}, :53:{35,44}, :54:{26,36,46}, :62:24, :67:17, :89:24, :92:20, :93:26, :96:24, :97:27, :101:24, :102:31, :104:20, :105:29, :107:20, :108:{30,45}]
  reg  [1:0]  casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:67:17, :79:27]
  always_comb begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    casez (state)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b00:
        casez_tmp = state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b01:
        casez_tmp = _GEN_1 ? 2'h2 : state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:{18,27}, :81:15, :112:23, :119:13]
      2'b10:
        casez_tmp = io_phyResp_ready & io_phyResp_valid_0 ? 2'h3 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :62:24, :67:17, :79:27, :89:24, :112:23, :113:15, :119:13]
      default:
        casez_tmp = 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    endcase	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
  end // always_comb
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      state <= 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
      timer <= 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
        state <= casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27]
        if (~_GEN_0 | _GEN_1) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:{18,27}]
        end
        else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:27]
          timer <= timer - 32'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :83:24]
      end
      else if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
        timer <= io_waitCycles;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      end
      if (_GEN_3 | ~(_GEN_2 & doActivate)) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :48:{35,45}, :67:17, :89:24, :91:20]
      end
      else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :67:17]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :57:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    initial begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        end	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        state = _RANDOM[3'h0][1:0];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56]
        pending_addr = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :30:20]
        pending_data = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cs = _RANDOM[3'h2][2];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_ras = _RANDOM[3'h2][3];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cas = _RANDOM[3'h2][4];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_we = _RANDOM[3'h2][5];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_request_id = {_RANDOM[3'h2][31:6], _RANDOM[3'h3][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        timer = {_RANDOM[3'h5][31:6], _RANDOM[3'h6][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22]
        activeRow = _RANDOM[3'h6][21:7];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22, :37:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_67108864x32 mem_ext (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
    .R0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58]
    .R0_en   (~_GEN_3 & _GEN_2 & ~doActivate & doRead),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :67:17, :89:24, :93:26]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58, :98:48]
    .W0_en   (~_GEN_3 & _GEN_2 & ~_GEN_6 & doWrite),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :50:{26,36,45}, :67:17, :89:24, :93:26, :97:27]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  BankPerformanceStatistics_5 perf (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (~(|state) & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:62:24, :67:17, :89:24]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:65:24, :67:17]
    .io_mem_response_bits_request_id (pending_request_id),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_active_row                   ({17'h0, pending_addr[31:17]}),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :57:28, :94:58, :132:31]
    .io_active_col                   ({21'h0, pending_addr[10:0]})	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :133:31]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
  assign io_memCmd_ready = ~(|state);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :61:34]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :62:24, :67:17, :89:24]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :65:24, :67:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
endmodule

module BankPerformanceStatistics_6(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_row,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_col	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id),
    .active_row  (io_active_row),
    .active_col  (io_active_col)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
endmodule

module DRAMBankWithWait_6(	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
                reset,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_waitCycles	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  reg  [1:0]  state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] timer;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
  wire        _doSrefEnter_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :44:15, :48:26]
  wire        doActivate = _doSrefEnter_T & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :48:{26,35,45}]
  wire        doRead = ~pending_cs & pending_ras & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :49:{26,36,45}]
  wire        doWrite = ~pending_cs & pending_ras & ~pending_cas & ~pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :46:15, :50:{26,36,45}]
  wire        _GEN = ~(|state) & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
  wire        _GEN_0 = state == 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_1 = timer == 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :79:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Received command. time = %d \n",
                io_waitCycles);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34, :67:17, :70:15, :79:{18,27}, :80:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Timer hit zero.\n");	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:80:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_2 = state == 2'h2;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_3 = ~(|state) | _GEN_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :37:26, :61:34, :67:17]
  wire [25:0] _GEN_4 = {activeRow, 11'h0};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :94:58]
  wire [25:0] _GEN_5 = {15'h0, pending_addr[10:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :94:58]
  wire        _GEN_6 = doActivate | doRead;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16, :48:{35,45}, :49:{26,36,45}, :89:24, :93:26, :97:27]
  wire [31:0] io_phyResp_bits_data_0 =
    _GEN_3 | ~_GEN_2 | doActivate | ~doRead ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :65:24, :67:17, :89:24, :93:26]
  wire        io_phyResp_valid_0 =
    ~_GEN_3 & _GEN_2
    & (_GEN_6 | doWrite | _doSrefEnter_T & pending_cas & ~pending_we | _doSrefEnter_T
       & ~pending_cas & pending_we | _doSrefEnter_T & ~pending_cas & ~pending_we
       | ~pending_cs & pending_ras & pending_cas & pending_we);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :43:15, :45:15, :46:15, :48:26, :50:{26,36,45}, :51:{35,45}, :52:{35,44}, :53:{35,44}, :54:{26,36,46}, :62:24, :67:17, :89:24, :92:20, :93:26, :96:24, :97:27, :101:24, :102:31, :104:20, :105:29, :107:20, :108:{30,45}]
  reg  [1:0]  casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:67:17, :79:27]
  always_comb begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    casez (state)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b00:
        casez_tmp = state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b01:
        casez_tmp = _GEN_1 ? 2'h2 : state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:{18,27}, :81:15, :112:23, :119:13]
      2'b10:
        casez_tmp = io_phyResp_ready & io_phyResp_valid_0 ? 2'h3 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :62:24, :67:17, :79:27, :89:24, :112:23, :113:15, :119:13]
      default:
        casez_tmp = 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    endcase	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
  end // always_comb
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      state <= 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
      timer <= 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
        state <= casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27]
        if (~_GEN_0 | _GEN_1) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:{18,27}]
        end
        else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:27]
          timer <= timer - 32'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :83:24]
      end
      else if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
        timer <= io_waitCycles;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      end
      if (_GEN_3 | ~(_GEN_2 & doActivate)) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :48:{35,45}, :67:17, :89:24, :91:20]
      end
      else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :67:17]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :57:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    initial begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        end	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        state = _RANDOM[3'h0][1:0];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56]
        pending_addr = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :30:20]
        pending_data = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cs = _RANDOM[3'h2][2];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_ras = _RANDOM[3'h2][3];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cas = _RANDOM[3'h2][4];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_we = _RANDOM[3'h2][5];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_request_id = {_RANDOM[3'h2][31:6], _RANDOM[3'h3][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        timer = {_RANDOM[3'h5][31:6], _RANDOM[3'h6][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22]
        activeRow = _RANDOM[3'h6][21:7];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22, :37:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_67108864x32 mem_ext (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
    .R0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58]
    .R0_en   (~_GEN_3 & _GEN_2 & ~doActivate & doRead),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :67:17, :89:24, :93:26]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58, :98:48]
    .W0_en   (~_GEN_3 & _GEN_2 & ~_GEN_6 & doWrite),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :50:{26,36,45}, :67:17, :89:24, :93:26, :97:27]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  BankPerformanceStatistics_6 perf (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (~(|state) & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:62:24, :67:17, :89:24]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:65:24, :67:17]
    .io_mem_response_bits_request_id (pending_request_id),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_active_row                   ({17'h0, pending_addr[31:17]}),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :57:28, :94:58, :132:31]
    .io_active_col                   ({21'h0, pending_addr[10:0]})	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :133:31]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
  assign io_memCmd_ready = ~(|state);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :61:34]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :62:24, :67:17, :89:24]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :65:24, :67:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
endmodule

module BankPerformanceStatistics_7(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_row,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_col	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id),
    .active_row  (io_active_row),
    .active_col  (io_active_col)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
endmodule

module DRAMBankWithWait_7(	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
                reset,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_waitCycles	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  reg  [1:0]  state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] timer;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
  wire        _doSrefEnter_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :44:15, :48:26]
  wire        doActivate = _doSrefEnter_T & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :48:{26,35,45}]
  wire        doRead = ~pending_cs & pending_ras & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :49:{26,36,45}]
  wire        doWrite = ~pending_cs & pending_ras & ~pending_cas & ~pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :46:15, :50:{26,36,45}]
  wire        _GEN = ~(|state) & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
  wire        _GEN_0 = state == 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_1 = timer == 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :79:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Received command. time = %d \n",
                io_waitCycles);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34, :67:17, :70:15, :79:{18,27}, :80:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Timer hit zero.\n");	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:80:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_2 = state == 2'h2;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_3 = ~(|state) | _GEN_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :37:26, :61:34, :67:17]
  wire [25:0] _GEN_4 = {activeRow, 11'h0};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :94:58]
  wire [25:0] _GEN_5 = {15'h0, pending_addr[10:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :94:58]
  wire        _GEN_6 = doActivate | doRead;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16, :48:{35,45}, :49:{26,36,45}, :89:24, :93:26, :97:27]
  wire [31:0] io_phyResp_bits_data_0 =
    _GEN_3 | ~_GEN_2 | doActivate | ~doRead ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :65:24, :67:17, :89:24, :93:26]
  wire        io_phyResp_valid_0 =
    ~_GEN_3 & _GEN_2
    & (_GEN_6 | doWrite | _doSrefEnter_T & pending_cas & ~pending_we | _doSrefEnter_T
       & ~pending_cas & pending_we | _doSrefEnter_T & ~pending_cas & ~pending_we
       | ~pending_cs & pending_ras & pending_cas & pending_we);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :43:15, :45:15, :46:15, :48:26, :50:{26,36,45}, :51:{35,45}, :52:{35,44}, :53:{35,44}, :54:{26,36,46}, :62:24, :67:17, :89:24, :92:20, :93:26, :96:24, :97:27, :101:24, :102:31, :104:20, :105:29, :107:20, :108:{30,45}]
  reg  [1:0]  casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:67:17, :79:27]
  always_comb begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    casez (state)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b00:
        casez_tmp = state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b01:
        casez_tmp = _GEN_1 ? 2'h2 : state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:{18,27}, :81:15, :112:23, :119:13]
      2'b10:
        casez_tmp = io_phyResp_ready & io_phyResp_valid_0 ? 2'h3 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :62:24, :67:17, :79:27, :89:24, :112:23, :113:15, :119:13]
      default:
        casez_tmp = 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    endcase	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
  end // always_comb
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      state <= 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
      timer <= 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
        state <= casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27]
        if (~_GEN_0 | _GEN_1) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:{18,27}]
        end
        else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:27]
          timer <= timer - 32'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :83:24]
      end
      else if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
        timer <= io_waitCycles;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      end
      if (_GEN_3 | ~(_GEN_2 & doActivate)) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :48:{35,45}, :67:17, :89:24, :91:20]
      end
      else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :67:17]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :57:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    initial begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        end	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        state = _RANDOM[3'h0][1:0];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56]
        pending_addr = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :30:20]
        pending_data = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cs = _RANDOM[3'h2][2];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_ras = _RANDOM[3'h2][3];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cas = _RANDOM[3'h2][4];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_we = _RANDOM[3'h2][5];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_request_id = {_RANDOM[3'h2][31:6], _RANDOM[3'h3][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        timer = {_RANDOM[3'h5][31:6], _RANDOM[3'h6][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22]
        activeRow = _RANDOM[3'h6][21:7];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22, :37:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_67108864x32 mem_ext (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
    .R0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58]
    .R0_en   (~_GEN_3 & _GEN_2 & ~doActivate & doRead),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :67:17, :89:24, :93:26]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58, :98:48]
    .W0_en   (~_GEN_3 & _GEN_2 & ~_GEN_6 & doWrite),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :50:{26,36,45}, :67:17, :89:24, :93:26, :97:27]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  BankPerformanceStatistics_7 perf (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (~(|state) & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:62:24, :67:17, :89:24]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:65:24, :67:17]
    .io_mem_response_bits_request_id (pending_request_id),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_active_row                   ({17'h0, pending_addr[31:17]}),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :57:28, :94:58, :132:31]
    .io_active_col                   ({21'h0, pending_addr[10:0]})	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :133:31]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
  assign io_memCmd_ready = ~(|state);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :61:34]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :62:24, :67:17, :89:24]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :65:24, :67:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
endmodule

module RRArbiter(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_2_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_3_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_4_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_5_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_6_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_7_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_request_id	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire [2:0]  io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}]
  reg         casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp = io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp = io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp = io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp = io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp = io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp = io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp = io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp = io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_0 = io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_0 = io_in_1_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_0 = io_in_2_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_0 = io_in_3_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_0 = io_in_4_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_0 = io_in_5_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_0 = io_in_6_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_0 = io_in_7_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_1 = io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_1 = io_in_1_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_1 = io_in_2_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_1 = io_in_3_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_1 = io_in_4_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_1 = io_in_5_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_1 = io_in_6_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_1 = io_in_7_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_2 = io_in_0_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_2 = io_in_1_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_2 = io_in_2_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_2 = io_in_3_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_2 = io_in_4_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_2 = io_in_5_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_2 = io_in_6_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_2 = io_in_7_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [2:0]  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire        ctrl_validMask_grantMask_1 = ctrl_validMask_grantMask_lastGrant == 3'h0;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_2 = ctrl_validMask_grantMask_lastGrant < 3'h2;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_3 = ctrl_validMask_grantMask_lastGrant < 3'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_5 = ctrl_validMask_grantMask_lastGrant < 3'h5;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_6 =
    ctrl_validMask_grantMask_lastGrant[2:1] != 2'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_7 = ctrl_validMask_grantMask_lastGrant != 3'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_2 = io_in_2_valid & ctrl_validMask_grantMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_4 = io_in_4_valid & ~(ctrl_validMask_grantMask_lastGrant[2]);	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  wire        ctrl_validMask_5 = io_in_5_valid & ctrl_validMask_grantMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_6 = io_in_6_valid & ctrl_validMask_grantMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_7 = io_in_7_valid & ctrl_validMask_grantMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_3 = _ctrl_T_2 | ctrl_validMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_4 = _ctrl_T_3 | ctrl_validMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_5 = _ctrl_T_4 | ctrl_validMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_6 = _ctrl_T_5 | ctrl_validMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_7 = _ctrl_T_6 | io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_8 = _ctrl_T_7 | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_9 = _ctrl_T_8 | io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_10 = _ctrl_T_9 | io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_11 = _ctrl_T_10 | io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_12 = _ctrl_T_11 | io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  assign io_chosen_choice =
    ctrl_validMask_1
      ? 3'h1
      : ctrl_validMask_2
          ? 3'h2
          : ctrl_validMask_3
              ? 3'h3
              : ctrl_validMask_4
                  ? 3'h4
                  : ctrl_validMask_5
                      ? 3'h5
                      : ctrl_validMask_6
                          ? 3'h6
                          : ctrl_validMask_7
                              ? 3'h7
                              : io_in_0_valid
                                  ? 3'h0
                                  : io_in_1_valid
                                      ? 3'h1
                                      : io_in_2_valid
                                          ? 3'h2
                                          : io_in_3_valid
                                              ? 3'h3
                                              : io_in_4_valid
                                                  ? 3'h4
                                                  : io_in_5_valid
                                                      ? 3'h5
                                                      : {2'h3, ~io_in_6_valid};	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & casez_tmp)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][2:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~_ctrl_T_6 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :118:7]
  assign io_in_1_ready = (ctrl_validMask_grantMask_1 | ~_ctrl_T_7) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:50, :118:7]
  assign io_in_2_ready =
    (~ctrl_validMask_1 & ctrl_validMask_grantMask_2 | ~_ctrl_T_8) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :83:76, :87:{34,50}, :118:7]
  assign io_in_3_ready =
    (~_ctrl_T_1 & ctrl_validMask_grantMask_3 | ~_ctrl_T_9) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_4_ready =
    (~_ctrl_T_2 & ~(ctrl_validMask_grantMask_lastGrant[2]) | ~_ctrl_T_10) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :87:{34,50}, :118:7]
  assign io_in_5_ready =
    (~_ctrl_T_3 & ctrl_validMask_grantMask_5 | ~_ctrl_T_11) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_6_ready =
    (~_ctrl_T_4 & ctrl_validMask_grantMask_6 | ~_ctrl_T_12) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_7_ready =
    (~_ctrl_T_5 & ctrl_validMask_grantMask_7 | ~(_ctrl_T_12 | io_in_6_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_out_valid = casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_data = casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_request_id = casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
endmodule

module Rank(	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
  wire        _banksWithTiming_7_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire        _banksWithTiming_7_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_7_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_7_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_7_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _timer_7_io_waitCycles;	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  wire        _banksWithTiming_7_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_7_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_7_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_7_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_7_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_6_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire        _banksWithTiming_6_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_6_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_6_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_6_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _timer_6_io_waitCycles;	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  wire        _banksWithTiming_6_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_6_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_6_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_6_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_6_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_5_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire        _banksWithTiming_5_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_5_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_5_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_5_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _timer_5_io_waitCycles;	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  wire        _banksWithTiming_5_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_5_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_5_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_5_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_5_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_4_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire        _banksWithTiming_4_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_4_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_4_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_4_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _timer_4_io_waitCycles;	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  wire        _banksWithTiming_4_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_4_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_4_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_4_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_4_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_3_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire        _banksWithTiming_3_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_3_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_3_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_3_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _timer_3_io_waitCycles;	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  wire        _banksWithTiming_3_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_3_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_3_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_3_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_3_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_2_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire        _banksWithTiming_2_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_2_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_2_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_2_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _timer_2_io_waitCycles;	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  wire        _banksWithTiming_2_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_2_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_2_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_2_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_2_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_1_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire        _banksWithTiming_1_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_1_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_1_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_1_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _timer_1_io_waitCycles;	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  wire        _banksWithTiming_1_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_1_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_1_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_1_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_1_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_0_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire        _banksWithTiming_0_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_0_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_0_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_0_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _timer_io_waitCycles;	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  wire        _banksWithTiming_0_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_0_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_0_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_0_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_0_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _cmdDemux_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_0_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_0_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_0_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_0_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_0_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_1_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_1_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_1_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_1_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_1_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_2_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_2_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_2_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_2_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_2_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_3_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_3_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_3_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_3_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_3_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_4_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_4_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_4_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_4_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_4_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_5_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_5_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_5_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_5_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_5_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_6_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_6_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_6_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_6_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_6_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_7_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_7_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_7_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_7_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_7_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/memories/Rank.scala:17:29]
  wire        _GEN =
    _banksWithTiming_0_2_io_enq_ready & _banksWithTiming_0_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:34:25, :87:23]
  wire        _GEN_0 =
    _banksWithTiming_1_2_io_enq_ready & _banksWithTiming_1_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:34:25, :87:23]
  wire        _GEN_1 =
    _banksWithTiming_2_2_io_enq_ready & _banksWithTiming_2_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:34:25, :87:23]
  wire        _GEN_2 =
    _banksWithTiming_3_2_io_enq_ready & _banksWithTiming_3_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:34:25, :87:23]
  wire        _GEN_3 =
    _banksWithTiming_4_2_io_enq_ready & _banksWithTiming_4_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:34:25, :87:23]
  wire        _GEN_4 =
    _banksWithTiming_5_2_io_enq_ready & _banksWithTiming_5_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:34:25, :87:23]
  wire        _GEN_5 =
    _banksWithTiming_6_2_io_enq_ready & _banksWithTiming_6_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:34:25, :87:23]
  wire        _GEN_6 =
    _banksWithTiming_7_2_io_enq_ready & _banksWithTiming_7_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:34:25, :87:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/Rank.scala:29:11]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/Rank.scala:29:11]
      if ((`PRINTF_COND_) & _cmdDemux_io_enq_ready & io_memCmd_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:19:24, :29:11]
        $fwrite(`PRINTF_FD_, "Rank received request");	// @[src/main/scala/memctrl/memories/Rank.scala:29:11]
      if ((`PRINTF_COND_) & _banksWithTiming_0_1_io_memCmd_ready
          & _cmdDemux_io_deq_0_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:19:24, :29:11, :34:25, :60:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bank %d with addr 0x%x at cycle %d\n", 1'h0,
                _cmdDemux_io_deq_0_bits_addr, clock);	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :19:24, :60:13]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:29:11, :95:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 1'h0,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :17:29, :95:13]
      if ((`PRINTF_COND_) & _banksWithTiming_1_1_io_memCmd_ready
          & _cmdDemux_io_deq_1_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:19:24, :29:11, :34:25, :60:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bank %d with addr 0x%x at cycle %d\n", 1'h1,
                _cmdDemux_io_deq_1_bits_addr, clock);	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :19:24, :60:13]
      if ((`PRINTF_COND_) & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:29:11, :95:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 1'h1,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :17:29, :95:13]
      if ((`PRINTF_COND_) & _banksWithTiming_2_1_io_memCmd_ready
          & _cmdDemux_io_deq_2_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:19:24, :29:11, :34:25, :60:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bank %d with addr 0x%x at cycle %d\n", 2'h2,
                _cmdDemux_io_deq_2_bits_addr, clock);	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :19:24, :60:13]
      if ((`PRINTF_COND_) & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:29:11, :95:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 2'h2,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :17:29, :95:13]
      if ((`PRINTF_COND_) & _banksWithTiming_3_1_io_memCmd_ready
          & _cmdDemux_io_deq_3_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:19:24, :29:11, :34:25, :60:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bank %d with addr 0x%x at cycle %d\n", 2'h3,
                _cmdDemux_io_deq_3_bits_addr, clock);	// @[src/main/scala/memctrl/memories/Rank.scala:19:24, :60:13]
      if ((`PRINTF_COND_) & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:29:11, :95:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 2'h3,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:17:29, :95:13]
      if ((`PRINTF_COND_) & _banksWithTiming_4_1_io_memCmd_ready
          & _cmdDemux_io_deq_4_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:19:24, :29:11, :34:25, :60:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bank %d with addr 0x%x at cycle %d\n", 3'h4,
                _cmdDemux_io_deq_4_bits_addr, clock);	// @[src/main/scala/memctrl/memories/Rank.scala:19:24, :60:13]
      if ((`PRINTF_COND_) & _GEN_3 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:29:11, :95:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h4,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:17:29, :95:13]
      if ((`PRINTF_COND_) & _banksWithTiming_5_1_io_memCmd_ready
          & _cmdDemux_io_deq_5_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:19:24, :29:11, :34:25, :60:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bank %d with addr 0x%x at cycle %d\n", 3'h5,
                _cmdDemux_io_deq_5_bits_addr, clock);	// @[src/main/scala/memctrl/memories/Rank.scala:19:24, :60:13]
      if ((`PRINTF_COND_) & _GEN_4 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:29:11, :95:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h5,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:17:29, :95:13]
      if ((`PRINTF_COND_) & _banksWithTiming_6_1_io_memCmd_ready
          & _cmdDemux_io_deq_6_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:19:24, :29:11, :34:25, :60:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bank %d with addr 0x%x at cycle %d\n", 3'h6,
                _cmdDemux_io_deq_6_bits_addr, clock);	// @[src/main/scala/memctrl/memories/Rank.scala:19:24, :60:13]
      if ((`PRINTF_COND_) & _GEN_5 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:29:11, :95:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h6,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:17:29, :95:13]
      if ((`PRINTF_COND_) & _banksWithTiming_7_1_io_memCmd_ready
          & _cmdDemux_io_deq_7_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:19:24, :29:11, :34:25, :60:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bank %d with addr 0x%x at cycle %d\n", 3'h7,
                _cmdDemux_io_deq_7_bits_addr, clock);	// @[src/main/scala/memctrl/memories/Rank.scala:19:24, :60:13]
      if ((`PRINTF_COND_) & _GEN_6 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:29:11, :95:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h7,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:17:29, :95:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
    if (reset)	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/memories/Rank.scala:17:29]
    else if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:92:29, :94:20]
      lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/memories/Rank.scala:17:29, :94:20]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :17:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MultiBankCmdQueue cmdDemux (	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_ready             (_cmdDemux_io_enq_ready),
    .io_enq_valid             (io_memCmd_valid),
    .io_enq_bits_addr         (io_memCmd_bits_addr),
    .io_enq_bits_data         (io_memCmd_bits_data),
    .io_enq_bits_cs           (io_memCmd_bits_cs),
    .io_enq_bits_ras          (io_memCmd_bits_ras),
    .io_enq_bits_cas          (io_memCmd_bits_cas),
    .io_enq_bits_we           (io_memCmd_bits_we),
    .io_enq_bits_request_id   (io_memCmd_bits_request_id),
    .io_deq_0_ready           (_banksWithTiming_0_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_0_valid           (_cmdDemux_io_deq_0_valid),
    .io_deq_0_bits_addr       (_cmdDemux_io_deq_0_bits_addr),
    .io_deq_0_bits_data       (_cmdDemux_io_deq_0_bits_data),
    .io_deq_0_bits_cs         (_cmdDemux_io_deq_0_bits_cs),
    .io_deq_0_bits_ras        (_cmdDemux_io_deq_0_bits_ras),
    .io_deq_0_bits_cas        (_cmdDemux_io_deq_0_bits_cas),
    .io_deq_0_bits_we         (_cmdDemux_io_deq_0_bits_we),
    .io_deq_0_bits_request_id (_cmdDemux_io_deq_0_bits_request_id),
    .io_deq_1_ready           (_banksWithTiming_1_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_1_valid           (_cmdDemux_io_deq_1_valid),
    .io_deq_1_bits_addr       (_cmdDemux_io_deq_1_bits_addr),
    .io_deq_1_bits_data       (_cmdDemux_io_deq_1_bits_data),
    .io_deq_1_bits_cs         (_cmdDemux_io_deq_1_bits_cs),
    .io_deq_1_bits_ras        (_cmdDemux_io_deq_1_bits_ras),
    .io_deq_1_bits_cas        (_cmdDemux_io_deq_1_bits_cas),
    .io_deq_1_bits_we         (_cmdDemux_io_deq_1_bits_we),
    .io_deq_1_bits_request_id (_cmdDemux_io_deq_1_bits_request_id),
    .io_deq_2_ready           (_banksWithTiming_2_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_2_valid           (_cmdDemux_io_deq_2_valid),
    .io_deq_2_bits_addr       (_cmdDemux_io_deq_2_bits_addr),
    .io_deq_2_bits_data       (_cmdDemux_io_deq_2_bits_data),
    .io_deq_2_bits_cs         (_cmdDemux_io_deq_2_bits_cs),
    .io_deq_2_bits_ras        (_cmdDemux_io_deq_2_bits_ras),
    .io_deq_2_bits_cas        (_cmdDemux_io_deq_2_bits_cas),
    .io_deq_2_bits_we         (_cmdDemux_io_deq_2_bits_we),
    .io_deq_2_bits_request_id (_cmdDemux_io_deq_2_bits_request_id),
    .io_deq_3_ready           (_banksWithTiming_3_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_3_valid           (_cmdDemux_io_deq_3_valid),
    .io_deq_3_bits_addr       (_cmdDemux_io_deq_3_bits_addr),
    .io_deq_3_bits_data       (_cmdDemux_io_deq_3_bits_data),
    .io_deq_3_bits_cs         (_cmdDemux_io_deq_3_bits_cs),
    .io_deq_3_bits_ras        (_cmdDemux_io_deq_3_bits_ras),
    .io_deq_3_bits_cas        (_cmdDemux_io_deq_3_bits_cas),
    .io_deq_3_bits_we         (_cmdDemux_io_deq_3_bits_we),
    .io_deq_3_bits_request_id (_cmdDemux_io_deq_3_bits_request_id),
    .io_deq_4_ready           (_banksWithTiming_4_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_4_valid           (_cmdDemux_io_deq_4_valid),
    .io_deq_4_bits_addr       (_cmdDemux_io_deq_4_bits_addr),
    .io_deq_4_bits_data       (_cmdDemux_io_deq_4_bits_data),
    .io_deq_4_bits_cs         (_cmdDemux_io_deq_4_bits_cs),
    .io_deq_4_bits_ras        (_cmdDemux_io_deq_4_bits_ras),
    .io_deq_4_bits_cas        (_cmdDemux_io_deq_4_bits_cas),
    .io_deq_4_bits_we         (_cmdDemux_io_deq_4_bits_we),
    .io_deq_4_bits_request_id (_cmdDemux_io_deq_4_bits_request_id),
    .io_deq_5_ready           (_banksWithTiming_5_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_5_valid           (_cmdDemux_io_deq_5_valid),
    .io_deq_5_bits_addr       (_cmdDemux_io_deq_5_bits_addr),
    .io_deq_5_bits_data       (_cmdDemux_io_deq_5_bits_data),
    .io_deq_5_bits_cs         (_cmdDemux_io_deq_5_bits_cs),
    .io_deq_5_bits_ras        (_cmdDemux_io_deq_5_bits_ras),
    .io_deq_5_bits_cas        (_cmdDemux_io_deq_5_bits_cas),
    .io_deq_5_bits_we         (_cmdDemux_io_deq_5_bits_we),
    .io_deq_5_bits_request_id (_cmdDemux_io_deq_5_bits_request_id),
    .io_deq_6_ready           (_banksWithTiming_6_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_6_valid           (_cmdDemux_io_deq_6_valid),
    .io_deq_6_bits_addr       (_cmdDemux_io_deq_6_bits_addr),
    .io_deq_6_bits_data       (_cmdDemux_io_deq_6_bits_data),
    .io_deq_6_bits_cs         (_cmdDemux_io_deq_6_bits_cs),
    .io_deq_6_bits_ras        (_cmdDemux_io_deq_6_bits_ras),
    .io_deq_6_bits_cas        (_cmdDemux_io_deq_6_bits_cas),
    .io_deq_6_bits_we         (_cmdDemux_io_deq_6_bits_we),
    .io_deq_6_bits_request_id (_cmdDemux_io_deq_6_bits_request_id),
    .io_deq_7_ready           (_banksWithTiming_7_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_7_valid           (_cmdDemux_io_deq_7_valid),
    .io_deq_7_bits_addr       (_cmdDemux_io_deq_7_bits_addr),
    .io_deq_7_bits_data       (_cmdDemux_io_deq_7_bits_data),
    .io_deq_7_bits_cs         (_cmdDemux_io_deq_7_bits_cs),
    .io_deq_7_bits_ras        (_cmdDemux_io_deq_7_bits_ras),
    .io_deq_7_bits_cas        (_cmdDemux_io_deq_7_bits_cas),
    .io_deq_7_bits_we         (_cmdDemux_io_deq_7_bits_we),
    .io_deq_7_bits_request_id (_cmdDemux_io_deq_7_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  DRAMBankWithWait banksWithTiming_0_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_banksWithTiming_0_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_0_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_0_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_0_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_0_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_0_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_0_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_0_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_0_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_phyResp_ready           (_banksWithTiming_0_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_phyResp_valid           (_banksWithTiming_0_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_banksWithTiming_0_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_banksWithTiming_0_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_banksWithTiming_0_1_io_phyResp_bits_request_id),
    .io_waitCycles              (_timer_io_waitCycles)	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  );	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  TimingEngine timer (	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
    .clock           (clock),
    .reset           (reset),
    .io_cmd_valid    (_cmdDemux_io_deq_0_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cs  (_cmdDemux_io_deq_0_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_ras (_cmdDemux_io_deq_0_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cas (_cmdDemux_io_deq_0_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_we  (_cmdDemux_io_deq_0_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_waitCycles   (_timer_io_waitCycles)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  Queue256_BankMemoryResponse banksWithTiming_0_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_banksWithTiming_0_2_io_enq_ready),
    .io_enq_valid           (_banksWithTiming_0_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_addr       (_banksWithTiming_0_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_data       (_banksWithTiming_0_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_request_id (_banksWithTiming_0_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_ready           (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
    .io_deq_valid           (_banksWithTiming_0_2_io_deq_valid),
    .io_deq_bits_addr       (_banksWithTiming_0_2_io_deq_bits_addr),
    .io_deq_bits_data       (_banksWithTiming_0_2_io_deq_bits_data),
    .io_deq_bits_request_id (_banksWithTiming_0_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  DRAMBankWithWait_1 banksWithTiming_1_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_banksWithTiming_1_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_1_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_1_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_1_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_1_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_1_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_1_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_1_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_1_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_phyResp_ready           (_banksWithTiming_1_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_phyResp_valid           (_banksWithTiming_1_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_banksWithTiming_1_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_banksWithTiming_1_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_banksWithTiming_1_1_io_phyResp_bits_request_id),
    .io_waitCycles              (_timer_1_io_waitCycles)	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  );	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  TimingEngine timer_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
    .clock           (clock),
    .reset           (reset),
    .io_cmd_valid    (_cmdDemux_io_deq_1_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cs  (_cmdDemux_io_deq_1_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_ras (_cmdDemux_io_deq_1_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cas (_cmdDemux_io_deq_1_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_we  (_cmdDemux_io_deq_1_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_waitCycles   (_timer_1_io_waitCycles)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  Queue256_BankMemoryResponse banksWithTiming_1_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_banksWithTiming_1_2_io_enq_ready),
    .io_enq_valid           (_banksWithTiming_1_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_addr       (_banksWithTiming_1_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_data       (_banksWithTiming_1_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_request_id (_banksWithTiming_1_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_ready           (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
    .io_deq_valid           (_banksWithTiming_1_2_io_deq_valid),
    .io_deq_bits_addr       (_banksWithTiming_1_2_io_deq_bits_addr),
    .io_deq_bits_data       (_banksWithTiming_1_2_io_deq_bits_data),
    .io_deq_bits_request_id (_banksWithTiming_1_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  DRAMBankWithWait_2 banksWithTiming_2_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_banksWithTiming_2_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_2_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_2_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_2_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_2_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_2_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_2_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_2_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_2_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_phyResp_ready           (_banksWithTiming_2_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_phyResp_valid           (_banksWithTiming_2_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_banksWithTiming_2_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_banksWithTiming_2_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_banksWithTiming_2_1_io_phyResp_bits_request_id),
    .io_waitCycles              (_timer_2_io_waitCycles)	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  );	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  TimingEngine timer_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
    .clock           (clock),
    .reset           (reset),
    .io_cmd_valid    (_cmdDemux_io_deq_2_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cs  (_cmdDemux_io_deq_2_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_ras (_cmdDemux_io_deq_2_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cas (_cmdDemux_io_deq_2_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_we  (_cmdDemux_io_deq_2_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_waitCycles   (_timer_2_io_waitCycles)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  Queue256_BankMemoryResponse banksWithTiming_2_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_banksWithTiming_2_2_io_enq_ready),
    .io_enq_valid           (_banksWithTiming_2_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_addr       (_banksWithTiming_2_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_data       (_banksWithTiming_2_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_request_id (_banksWithTiming_2_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_ready           (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
    .io_deq_valid           (_banksWithTiming_2_2_io_deq_valid),
    .io_deq_bits_addr       (_banksWithTiming_2_2_io_deq_bits_addr),
    .io_deq_bits_data       (_banksWithTiming_2_2_io_deq_bits_data),
    .io_deq_bits_request_id (_banksWithTiming_2_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  DRAMBankWithWait_3 banksWithTiming_3_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_banksWithTiming_3_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_3_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_3_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_3_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_3_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_3_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_3_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_3_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_3_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_phyResp_ready           (_banksWithTiming_3_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_phyResp_valid           (_banksWithTiming_3_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_banksWithTiming_3_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_banksWithTiming_3_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_banksWithTiming_3_1_io_phyResp_bits_request_id),
    .io_waitCycles              (_timer_3_io_waitCycles)	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  );	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  TimingEngine timer_3 (	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
    .clock           (clock),
    .reset           (reset),
    .io_cmd_valid    (_cmdDemux_io_deq_3_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cs  (_cmdDemux_io_deq_3_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_ras (_cmdDemux_io_deq_3_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cas (_cmdDemux_io_deq_3_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_we  (_cmdDemux_io_deq_3_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_waitCycles   (_timer_3_io_waitCycles)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  Queue256_BankMemoryResponse banksWithTiming_3_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_banksWithTiming_3_2_io_enq_ready),
    .io_enq_valid           (_banksWithTiming_3_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_addr       (_banksWithTiming_3_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_data       (_banksWithTiming_3_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_request_id (_banksWithTiming_3_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_ready           (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
    .io_deq_valid           (_banksWithTiming_3_2_io_deq_valid),
    .io_deq_bits_addr       (_banksWithTiming_3_2_io_deq_bits_addr),
    .io_deq_bits_data       (_banksWithTiming_3_2_io_deq_bits_data),
    .io_deq_bits_request_id (_banksWithTiming_3_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  DRAMBankWithWait_4 banksWithTiming_4_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_banksWithTiming_4_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_4_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_4_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_4_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_4_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_4_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_4_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_4_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_4_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_phyResp_ready           (_banksWithTiming_4_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_phyResp_valid           (_banksWithTiming_4_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_banksWithTiming_4_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_banksWithTiming_4_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_banksWithTiming_4_1_io_phyResp_bits_request_id),
    .io_waitCycles              (_timer_4_io_waitCycles)	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  );	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  TimingEngine timer_4 (	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
    .clock           (clock),
    .reset           (reset),
    .io_cmd_valid    (_cmdDemux_io_deq_4_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cs  (_cmdDemux_io_deq_4_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_ras (_cmdDemux_io_deq_4_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cas (_cmdDemux_io_deq_4_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_we  (_cmdDemux_io_deq_4_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_waitCycles   (_timer_4_io_waitCycles)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  Queue256_BankMemoryResponse banksWithTiming_4_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_banksWithTiming_4_2_io_enq_ready),
    .io_enq_valid           (_banksWithTiming_4_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_addr       (_banksWithTiming_4_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_data       (_banksWithTiming_4_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_request_id (_banksWithTiming_4_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_ready           (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
    .io_deq_valid           (_banksWithTiming_4_2_io_deq_valid),
    .io_deq_bits_addr       (_banksWithTiming_4_2_io_deq_bits_addr),
    .io_deq_bits_data       (_banksWithTiming_4_2_io_deq_bits_data),
    .io_deq_bits_request_id (_banksWithTiming_4_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  DRAMBankWithWait_5 banksWithTiming_5_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_banksWithTiming_5_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_5_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_5_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_5_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_5_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_5_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_5_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_5_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_5_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_phyResp_ready           (_banksWithTiming_5_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_phyResp_valid           (_banksWithTiming_5_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_banksWithTiming_5_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_banksWithTiming_5_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_banksWithTiming_5_1_io_phyResp_bits_request_id),
    .io_waitCycles              (_timer_5_io_waitCycles)	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  );	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  TimingEngine timer_5 (	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
    .clock           (clock),
    .reset           (reset),
    .io_cmd_valid    (_cmdDemux_io_deq_5_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cs  (_cmdDemux_io_deq_5_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_ras (_cmdDemux_io_deq_5_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cas (_cmdDemux_io_deq_5_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_we  (_cmdDemux_io_deq_5_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_waitCycles   (_timer_5_io_waitCycles)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  Queue256_BankMemoryResponse banksWithTiming_5_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_banksWithTiming_5_2_io_enq_ready),
    .io_enq_valid           (_banksWithTiming_5_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_addr       (_banksWithTiming_5_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_data       (_banksWithTiming_5_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_request_id (_banksWithTiming_5_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_ready           (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
    .io_deq_valid           (_banksWithTiming_5_2_io_deq_valid),
    .io_deq_bits_addr       (_banksWithTiming_5_2_io_deq_bits_addr),
    .io_deq_bits_data       (_banksWithTiming_5_2_io_deq_bits_data),
    .io_deq_bits_request_id (_banksWithTiming_5_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  DRAMBankWithWait_6 banksWithTiming_6_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_banksWithTiming_6_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_6_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_6_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_6_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_6_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_6_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_6_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_6_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_6_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_phyResp_ready           (_banksWithTiming_6_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_phyResp_valid           (_banksWithTiming_6_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_banksWithTiming_6_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_banksWithTiming_6_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_banksWithTiming_6_1_io_phyResp_bits_request_id),
    .io_waitCycles              (_timer_6_io_waitCycles)	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  );	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  TimingEngine timer_6 (	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
    .clock           (clock),
    .reset           (reset),
    .io_cmd_valid    (_cmdDemux_io_deq_6_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cs  (_cmdDemux_io_deq_6_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_ras (_cmdDemux_io_deq_6_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cas (_cmdDemux_io_deq_6_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_we  (_cmdDemux_io_deq_6_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_waitCycles   (_timer_6_io_waitCycles)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  Queue256_BankMemoryResponse banksWithTiming_6_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_banksWithTiming_6_2_io_enq_ready),
    .io_enq_valid           (_banksWithTiming_6_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_addr       (_banksWithTiming_6_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_data       (_banksWithTiming_6_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_request_id (_banksWithTiming_6_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_ready           (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
    .io_deq_valid           (_banksWithTiming_6_2_io_deq_valid),
    .io_deq_bits_addr       (_banksWithTiming_6_2_io_deq_bits_addr),
    .io_deq_bits_data       (_banksWithTiming_6_2_io_deq_bits_data),
    .io_deq_bits_request_id (_banksWithTiming_6_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  DRAMBankWithWait_7 banksWithTiming_7_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_banksWithTiming_7_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_7_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_7_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_7_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_7_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_7_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_7_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_7_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_7_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_phyResp_ready           (_banksWithTiming_7_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_phyResp_valid           (_banksWithTiming_7_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_banksWithTiming_7_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_banksWithTiming_7_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_banksWithTiming_7_1_io_phyResp_bits_request_id),
    .io_waitCycles              (_timer_7_io_waitCycles)	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  );	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  TimingEngine timer_7 (	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
    .clock           (clock),
    .reset           (reset),
    .io_cmd_valid    (_cmdDemux_io_deq_7_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cs  (_cmdDemux_io_deq_7_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_ras (_cmdDemux_io_deq_7_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cas (_cmdDemux_io_deq_7_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_we  (_cmdDemux_io_deq_7_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_waitCycles   (_timer_7_io_waitCycles)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  Queue256_BankMemoryResponse banksWithTiming_7_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_banksWithTiming_7_2_io_enq_ready),
    .io_enq_valid           (_banksWithTiming_7_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_addr       (_banksWithTiming_7_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_data       (_banksWithTiming_7_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_request_id (_banksWithTiming_7_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_ready           (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
    .io_deq_valid           (_banksWithTiming_7_2_io_deq_valid),
    .io_deq_bits_addr       (_banksWithTiming_7_2_io_deq_bits_addr),
    .io_deq_bits_data       (_banksWithTiming_7_2_io_deq_bits_data),
    .io_deq_bits_request_id (_banksWithTiming_7_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  RRArbiter arb (	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
    .clock                   (clock),
    .io_in_0_ready           (_arb_io_in_0_ready),
    .io_in_0_valid           (_banksWithTiming_0_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_0_bits_addr       (_banksWithTiming_0_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_0_bits_data       (_banksWithTiming_0_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_0_bits_request_id (_banksWithTiming_0_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_1_ready           (_arb_io_in_1_ready),
    .io_in_1_valid           (_banksWithTiming_1_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_1_bits_addr       (_banksWithTiming_1_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_1_bits_data       (_banksWithTiming_1_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_1_bits_request_id (_banksWithTiming_1_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_2_ready           (_arb_io_in_2_ready),
    .io_in_2_valid           (_banksWithTiming_2_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_2_bits_addr       (_banksWithTiming_2_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_2_bits_data       (_banksWithTiming_2_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_2_bits_request_id (_banksWithTiming_2_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_3_ready           (_arb_io_in_3_ready),
    .io_in_3_valid           (_banksWithTiming_3_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_3_bits_addr       (_banksWithTiming_3_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_3_bits_data       (_banksWithTiming_3_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_3_bits_request_id (_banksWithTiming_3_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_4_ready           (_arb_io_in_4_ready),
    .io_in_4_valid           (_banksWithTiming_4_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_4_bits_addr       (_banksWithTiming_4_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_4_bits_data       (_banksWithTiming_4_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_4_bits_request_id (_banksWithTiming_4_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_5_ready           (_arb_io_in_5_ready),
    .io_in_5_valid           (_banksWithTiming_5_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_5_bits_addr       (_banksWithTiming_5_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_5_bits_data       (_banksWithTiming_5_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_5_bits_request_id (_banksWithTiming_5_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_6_ready           (_arb_io_in_6_ready),
    .io_in_6_valid           (_banksWithTiming_6_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_6_bits_addr       (_banksWithTiming_6_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_6_bits_data       (_banksWithTiming_6_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_6_bits_request_id (_banksWithTiming_6_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_7_ready           (_arb_io_in_7_ready),
    .io_in_7_valid           (_banksWithTiming_7_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_7_bits_addr       (_banksWithTiming_7_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_7_bits_data       (_banksWithTiming_7_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_7_bits_request_id (_banksWithTiming_7_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
  assign io_memCmd_ready = _cmdDemux_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :19:24]
endmodule

module BankPerformanceStatistics_8(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_row,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_col	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id),
    .active_row  (io_active_row),
    .active_col  (io_active_col)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
endmodule

module DRAMBankWithWait_8(	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
                reset,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_waitCycles	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  reg  [1:0]  state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] timer;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
  wire        _doSrefEnter_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :44:15, :48:26]
  wire        doActivate = _doSrefEnter_T & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :48:{26,35,45}]
  wire        doRead = ~pending_cs & pending_ras & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :49:{26,36,45}]
  wire        doWrite = ~pending_cs & pending_ras & ~pending_cas & ~pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :46:15, :50:{26,36,45}]
  wire        _GEN = ~(|state) & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
  wire        _GEN_0 = state == 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_1 = timer == 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :79:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Received command. time = %d \n",
                io_waitCycles);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34, :67:17, :70:15, :79:{18,27}, :80:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Timer hit zero.\n");	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:80:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_2 = state == 2'h2;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_3 = ~(|state) | _GEN_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :37:26, :61:34, :67:17]
  wire [25:0] _GEN_4 = {activeRow, 11'h0};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :94:58]
  wire [25:0] _GEN_5 = {15'h0, pending_addr[10:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :94:58]
  wire        _GEN_6 = doActivate | doRead;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16, :48:{35,45}, :49:{26,36,45}, :89:24, :93:26, :97:27]
  wire [31:0] io_phyResp_bits_data_0 =
    _GEN_3 | ~_GEN_2 | doActivate | ~doRead ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :65:24, :67:17, :89:24, :93:26]
  wire        io_phyResp_valid_0 =
    ~_GEN_3 & _GEN_2
    & (_GEN_6 | doWrite | _doSrefEnter_T & pending_cas & ~pending_we | _doSrefEnter_T
       & ~pending_cas & pending_we | _doSrefEnter_T & ~pending_cas & ~pending_we
       | ~pending_cs & pending_ras & pending_cas & pending_we);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :43:15, :45:15, :46:15, :48:26, :50:{26,36,45}, :51:{35,45}, :52:{35,44}, :53:{35,44}, :54:{26,36,46}, :62:24, :67:17, :89:24, :92:20, :93:26, :96:24, :97:27, :101:24, :102:31, :104:20, :105:29, :107:20, :108:{30,45}]
  reg  [1:0]  casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:67:17, :79:27]
  always_comb begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    casez (state)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b00:
        casez_tmp = state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b01:
        casez_tmp = _GEN_1 ? 2'h2 : state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:{18,27}, :81:15, :112:23, :119:13]
      2'b10:
        casez_tmp = io_phyResp_ready & io_phyResp_valid_0 ? 2'h3 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :62:24, :67:17, :79:27, :89:24, :112:23, :113:15, :119:13]
      default:
        casez_tmp = 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    endcase	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
  end // always_comb
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      state <= 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
      timer <= 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
        state <= casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27]
        if (~_GEN_0 | _GEN_1) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:{18,27}]
        end
        else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:27]
          timer <= timer - 32'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :83:24]
      end
      else if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
        timer <= io_waitCycles;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      end
      if (_GEN_3 | ~(_GEN_2 & doActivate)) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :48:{35,45}, :67:17, :89:24, :91:20]
      end
      else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :67:17]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :57:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    initial begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        end	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        state = _RANDOM[3'h0][1:0];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56]
        pending_addr = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :30:20]
        pending_data = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cs = _RANDOM[3'h2][2];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_ras = _RANDOM[3'h2][3];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cas = _RANDOM[3'h2][4];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_we = _RANDOM[3'h2][5];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_request_id = {_RANDOM[3'h2][31:6], _RANDOM[3'h3][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        timer = {_RANDOM[3'h5][31:6], _RANDOM[3'h6][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22]
        activeRow = _RANDOM[3'h6][21:7];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22, :37:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_67108864x32 mem_ext (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
    .R0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58]
    .R0_en   (~_GEN_3 & _GEN_2 & ~doActivate & doRead),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :67:17, :89:24, :93:26]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58, :98:48]
    .W0_en   (~_GEN_3 & _GEN_2 & ~_GEN_6 & doWrite),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :50:{26,36,45}, :67:17, :89:24, :93:26, :97:27]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  BankPerformanceStatistics_8 perf (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (~(|state) & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:62:24, :67:17, :89:24]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:65:24, :67:17]
    .io_mem_response_bits_request_id (pending_request_id),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_active_row                   ({17'h0, pending_addr[31:17]}),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :57:28, :94:58, :132:31]
    .io_active_col                   ({21'h0, pending_addr[10:0]})	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :133:31]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
  assign io_memCmd_ready = ~(|state);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :61:34]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :62:24, :67:17, :89:24]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :65:24, :67:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
endmodule

module BankPerformanceStatistics_9(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_row,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_col	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id),
    .active_row  (io_active_row),
    .active_col  (io_active_col)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
endmodule

module DRAMBankWithWait_9(	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
                reset,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_waitCycles	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  reg  [1:0]  state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] timer;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
  wire        _doSrefEnter_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :44:15, :48:26]
  wire        doActivate = _doSrefEnter_T & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :48:{26,35,45}]
  wire        doRead = ~pending_cs & pending_ras & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :49:{26,36,45}]
  wire        doWrite = ~pending_cs & pending_ras & ~pending_cas & ~pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :46:15, :50:{26,36,45}]
  wire        _GEN = ~(|state) & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
  wire        _GEN_0 = state == 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_1 = timer == 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :79:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Received command. time = %d \n",
                io_waitCycles);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34, :67:17, :70:15, :79:{18,27}, :80:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Timer hit zero.\n");	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:80:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_2 = state == 2'h2;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_3 = ~(|state) | _GEN_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :37:26, :61:34, :67:17]
  wire [25:0] _GEN_4 = {activeRow, 11'h0};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :94:58]
  wire [25:0] _GEN_5 = {15'h0, pending_addr[10:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :94:58]
  wire        _GEN_6 = doActivate | doRead;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16, :48:{35,45}, :49:{26,36,45}, :89:24, :93:26, :97:27]
  wire [31:0] io_phyResp_bits_data_0 =
    _GEN_3 | ~_GEN_2 | doActivate | ~doRead ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :65:24, :67:17, :89:24, :93:26]
  wire        io_phyResp_valid_0 =
    ~_GEN_3 & _GEN_2
    & (_GEN_6 | doWrite | _doSrefEnter_T & pending_cas & ~pending_we | _doSrefEnter_T
       & ~pending_cas & pending_we | _doSrefEnter_T & ~pending_cas & ~pending_we
       | ~pending_cs & pending_ras & pending_cas & pending_we);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :43:15, :45:15, :46:15, :48:26, :50:{26,36,45}, :51:{35,45}, :52:{35,44}, :53:{35,44}, :54:{26,36,46}, :62:24, :67:17, :89:24, :92:20, :93:26, :96:24, :97:27, :101:24, :102:31, :104:20, :105:29, :107:20, :108:{30,45}]
  reg  [1:0]  casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:67:17, :79:27]
  always_comb begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    casez (state)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b00:
        casez_tmp = state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b01:
        casez_tmp = _GEN_1 ? 2'h2 : state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:{18,27}, :81:15, :112:23, :119:13]
      2'b10:
        casez_tmp = io_phyResp_ready & io_phyResp_valid_0 ? 2'h3 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :62:24, :67:17, :79:27, :89:24, :112:23, :113:15, :119:13]
      default:
        casez_tmp = 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    endcase	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
  end // always_comb
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      state <= 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
      timer <= 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
        state <= casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27]
        if (~_GEN_0 | _GEN_1) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:{18,27}]
        end
        else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:27]
          timer <= timer - 32'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :83:24]
      end
      else if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
        timer <= io_waitCycles;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      end
      if (_GEN_3 | ~(_GEN_2 & doActivate)) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :48:{35,45}, :67:17, :89:24, :91:20]
      end
      else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :67:17]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :57:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    initial begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        end	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        state = _RANDOM[3'h0][1:0];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56]
        pending_addr = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :30:20]
        pending_data = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cs = _RANDOM[3'h2][2];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_ras = _RANDOM[3'h2][3];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cas = _RANDOM[3'h2][4];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_we = _RANDOM[3'h2][5];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_request_id = {_RANDOM[3'h2][31:6], _RANDOM[3'h3][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        timer = {_RANDOM[3'h5][31:6], _RANDOM[3'h6][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22]
        activeRow = _RANDOM[3'h6][21:7];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22, :37:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_67108864x32 mem_ext (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
    .R0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58]
    .R0_en   (~_GEN_3 & _GEN_2 & ~doActivate & doRead),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :67:17, :89:24, :93:26]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58, :98:48]
    .W0_en   (~_GEN_3 & _GEN_2 & ~_GEN_6 & doWrite),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :50:{26,36,45}, :67:17, :89:24, :93:26, :97:27]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  BankPerformanceStatistics_9 perf (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (~(|state) & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:62:24, :67:17, :89:24]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:65:24, :67:17]
    .io_mem_response_bits_request_id (pending_request_id),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_active_row                   ({17'h0, pending_addr[31:17]}),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :57:28, :94:58, :132:31]
    .io_active_col                   ({21'h0, pending_addr[10:0]})	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :133:31]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
  assign io_memCmd_ready = ~(|state);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :61:34]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :62:24, :67:17, :89:24]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :65:24, :67:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
endmodule

module BankPerformanceStatistics_10(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_row,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_col	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id),
    .active_row  (io_active_row),
    .active_col  (io_active_col)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
endmodule

module DRAMBankWithWait_10(	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
                reset,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_waitCycles	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  reg  [1:0]  state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] timer;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
  wire        _doSrefEnter_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :44:15, :48:26]
  wire        doActivate = _doSrefEnter_T & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :48:{26,35,45}]
  wire        doRead = ~pending_cs & pending_ras & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :49:{26,36,45}]
  wire        doWrite = ~pending_cs & pending_ras & ~pending_cas & ~pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :46:15, :50:{26,36,45}]
  wire        _GEN = ~(|state) & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
  wire        _GEN_0 = state == 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_1 = timer == 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :79:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Received command. time = %d \n",
                io_waitCycles);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34, :67:17, :70:15, :79:{18,27}, :80:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Timer hit zero.\n");	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:80:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_2 = state == 2'h2;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_3 = ~(|state) | _GEN_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :37:26, :61:34, :67:17]
  wire [25:0] _GEN_4 = {activeRow, 11'h0};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :94:58]
  wire [25:0] _GEN_5 = {15'h0, pending_addr[10:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :94:58]
  wire        _GEN_6 = doActivate | doRead;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16, :48:{35,45}, :49:{26,36,45}, :89:24, :93:26, :97:27]
  wire [31:0] io_phyResp_bits_data_0 =
    _GEN_3 | ~_GEN_2 | doActivate | ~doRead ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :65:24, :67:17, :89:24, :93:26]
  wire        io_phyResp_valid_0 =
    ~_GEN_3 & _GEN_2
    & (_GEN_6 | doWrite | _doSrefEnter_T & pending_cas & ~pending_we | _doSrefEnter_T
       & ~pending_cas & pending_we | _doSrefEnter_T & ~pending_cas & ~pending_we
       | ~pending_cs & pending_ras & pending_cas & pending_we);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :43:15, :45:15, :46:15, :48:26, :50:{26,36,45}, :51:{35,45}, :52:{35,44}, :53:{35,44}, :54:{26,36,46}, :62:24, :67:17, :89:24, :92:20, :93:26, :96:24, :97:27, :101:24, :102:31, :104:20, :105:29, :107:20, :108:{30,45}]
  reg  [1:0]  casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:67:17, :79:27]
  always_comb begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    casez (state)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b00:
        casez_tmp = state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b01:
        casez_tmp = _GEN_1 ? 2'h2 : state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:{18,27}, :81:15, :112:23, :119:13]
      2'b10:
        casez_tmp = io_phyResp_ready & io_phyResp_valid_0 ? 2'h3 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :62:24, :67:17, :79:27, :89:24, :112:23, :113:15, :119:13]
      default:
        casez_tmp = 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    endcase	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
  end // always_comb
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      state <= 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
      timer <= 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
        state <= casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27]
        if (~_GEN_0 | _GEN_1) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:{18,27}]
        end
        else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:27]
          timer <= timer - 32'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :83:24]
      end
      else if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
        timer <= io_waitCycles;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      end
      if (_GEN_3 | ~(_GEN_2 & doActivate)) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :48:{35,45}, :67:17, :89:24, :91:20]
      end
      else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :67:17]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :57:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    initial begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        end	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        state = _RANDOM[3'h0][1:0];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56]
        pending_addr = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :30:20]
        pending_data = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cs = _RANDOM[3'h2][2];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_ras = _RANDOM[3'h2][3];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cas = _RANDOM[3'h2][4];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_we = _RANDOM[3'h2][5];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_request_id = {_RANDOM[3'h2][31:6], _RANDOM[3'h3][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        timer = {_RANDOM[3'h5][31:6], _RANDOM[3'h6][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22]
        activeRow = _RANDOM[3'h6][21:7];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22, :37:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_67108864x32 mem_ext (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
    .R0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58]
    .R0_en   (~_GEN_3 & _GEN_2 & ~doActivate & doRead),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :67:17, :89:24, :93:26]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58, :98:48]
    .W0_en   (~_GEN_3 & _GEN_2 & ~_GEN_6 & doWrite),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :50:{26,36,45}, :67:17, :89:24, :93:26, :97:27]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  BankPerformanceStatistics_10 perf (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (~(|state) & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:62:24, :67:17, :89:24]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:65:24, :67:17]
    .io_mem_response_bits_request_id (pending_request_id),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_active_row                   ({17'h0, pending_addr[31:17]}),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :57:28, :94:58, :132:31]
    .io_active_col                   ({21'h0, pending_addr[10:0]})	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :133:31]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
  assign io_memCmd_ready = ~(|state);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :61:34]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :62:24, :67:17, :89:24]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :65:24, :67:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
endmodule

module BankPerformanceStatistics_11(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_row,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_col	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id),
    .active_row  (io_active_row),
    .active_col  (io_active_col)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
endmodule

module DRAMBankWithWait_11(	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
                reset,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_waitCycles	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  reg  [1:0]  state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] timer;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
  wire        _doSrefEnter_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :44:15, :48:26]
  wire        doActivate = _doSrefEnter_T & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :48:{26,35,45}]
  wire        doRead = ~pending_cs & pending_ras & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :49:{26,36,45}]
  wire        doWrite = ~pending_cs & pending_ras & ~pending_cas & ~pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :46:15, :50:{26,36,45}]
  wire        _GEN = ~(|state) & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
  wire        _GEN_0 = state == 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_1 = timer == 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :79:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Received command. time = %d \n",
                io_waitCycles);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34, :67:17, :70:15, :79:{18,27}, :80:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Timer hit zero.\n");	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:80:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_2 = state == 2'h2;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_3 = ~(|state) | _GEN_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :37:26, :61:34, :67:17]
  wire [25:0] _GEN_4 = {activeRow, 11'h0};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :94:58]
  wire [25:0] _GEN_5 = {15'h0, pending_addr[10:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :94:58]
  wire        _GEN_6 = doActivate | doRead;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16, :48:{35,45}, :49:{26,36,45}, :89:24, :93:26, :97:27]
  wire [31:0] io_phyResp_bits_data_0 =
    _GEN_3 | ~_GEN_2 | doActivate | ~doRead ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :65:24, :67:17, :89:24, :93:26]
  wire        io_phyResp_valid_0 =
    ~_GEN_3 & _GEN_2
    & (_GEN_6 | doWrite | _doSrefEnter_T & pending_cas & ~pending_we | _doSrefEnter_T
       & ~pending_cas & pending_we | _doSrefEnter_T & ~pending_cas & ~pending_we
       | ~pending_cs & pending_ras & pending_cas & pending_we);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :43:15, :45:15, :46:15, :48:26, :50:{26,36,45}, :51:{35,45}, :52:{35,44}, :53:{35,44}, :54:{26,36,46}, :62:24, :67:17, :89:24, :92:20, :93:26, :96:24, :97:27, :101:24, :102:31, :104:20, :105:29, :107:20, :108:{30,45}]
  reg  [1:0]  casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:67:17, :79:27]
  always_comb begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    casez (state)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b00:
        casez_tmp = state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b01:
        casez_tmp = _GEN_1 ? 2'h2 : state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:{18,27}, :81:15, :112:23, :119:13]
      2'b10:
        casez_tmp = io_phyResp_ready & io_phyResp_valid_0 ? 2'h3 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :62:24, :67:17, :79:27, :89:24, :112:23, :113:15, :119:13]
      default:
        casez_tmp = 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    endcase	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
  end // always_comb
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      state <= 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
      timer <= 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
        state <= casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27]
        if (~_GEN_0 | _GEN_1) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:{18,27}]
        end
        else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:27]
          timer <= timer - 32'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :83:24]
      end
      else if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
        timer <= io_waitCycles;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      end
      if (_GEN_3 | ~(_GEN_2 & doActivate)) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :48:{35,45}, :67:17, :89:24, :91:20]
      end
      else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :67:17]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :57:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    initial begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        end	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        state = _RANDOM[3'h0][1:0];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56]
        pending_addr = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :30:20]
        pending_data = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cs = _RANDOM[3'h2][2];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_ras = _RANDOM[3'h2][3];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cas = _RANDOM[3'h2][4];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_we = _RANDOM[3'h2][5];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_request_id = {_RANDOM[3'h2][31:6], _RANDOM[3'h3][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        timer = {_RANDOM[3'h5][31:6], _RANDOM[3'h6][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22]
        activeRow = _RANDOM[3'h6][21:7];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22, :37:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_67108864x32 mem_ext (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
    .R0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58]
    .R0_en   (~_GEN_3 & _GEN_2 & ~doActivate & doRead),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :67:17, :89:24, :93:26]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58, :98:48]
    .W0_en   (~_GEN_3 & _GEN_2 & ~_GEN_6 & doWrite),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :50:{26,36,45}, :67:17, :89:24, :93:26, :97:27]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  BankPerformanceStatistics_11 perf (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (~(|state) & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:62:24, :67:17, :89:24]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:65:24, :67:17]
    .io_mem_response_bits_request_id (pending_request_id),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_active_row                   ({17'h0, pending_addr[31:17]}),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :57:28, :94:58, :132:31]
    .io_active_col                   ({21'h0, pending_addr[10:0]})	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :133:31]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
  assign io_memCmd_ready = ~(|state);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :61:34]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :62:24, :67:17, :89:24]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :65:24, :67:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
endmodule

module BankPerformanceStatistics_12(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_row,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_col	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id),
    .active_row  (io_active_row),
    .active_col  (io_active_col)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
endmodule

module DRAMBankWithWait_12(	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
                reset,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_waitCycles	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  reg  [1:0]  state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] timer;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
  wire        _doSrefEnter_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :44:15, :48:26]
  wire        doActivate = _doSrefEnter_T & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :48:{26,35,45}]
  wire        doRead = ~pending_cs & pending_ras & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :49:{26,36,45}]
  wire        doWrite = ~pending_cs & pending_ras & ~pending_cas & ~pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :46:15, :50:{26,36,45}]
  wire        _GEN = ~(|state) & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
  wire        _GEN_0 = state == 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_1 = timer == 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :79:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Received command. time = %d \n",
                io_waitCycles);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34, :67:17, :70:15, :79:{18,27}, :80:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Timer hit zero.\n");	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:80:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_2 = state == 2'h2;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_3 = ~(|state) | _GEN_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :37:26, :61:34, :67:17]
  wire [25:0] _GEN_4 = {activeRow, 11'h0};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :94:58]
  wire [25:0] _GEN_5 = {15'h0, pending_addr[10:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :94:58]
  wire        _GEN_6 = doActivate | doRead;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16, :48:{35,45}, :49:{26,36,45}, :89:24, :93:26, :97:27]
  wire [31:0] io_phyResp_bits_data_0 =
    _GEN_3 | ~_GEN_2 | doActivate | ~doRead ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :65:24, :67:17, :89:24, :93:26]
  wire        io_phyResp_valid_0 =
    ~_GEN_3 & _GEN_2
    & (_GEN_6 | doWrite | _doSrefEnter_T & pending_cas & ~pending_we | _doSrefEnter_T
       & ~pending_cas & pending_we | _doSrefEnter_T & ~pending_cas & ~pending_we
       | ~pending_cs & pending_ras & pending_cas & pending_we);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :43:15, :45:15, :46:15, :48:26, :50:{26,36,45}, :51:{35,45}, :52:{35,44}, :53:{35,44}, :54:{26,36,46}, :62:24, :67:17, :89:24, :92:20, :93:26, :96:24, :97:27, :101:24, :102:31, :104:20, :105:29, :107:20, :108:{30,45}]
  reg  [1:0]  casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:67:17, :79:27]
  always_comb begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    casez (state)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b00:
        casez_tmp = state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b01:
        casez_tmp = _GEN_1 ? 2'h2 : state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:{18,27}, :81:15, :112:23, :119:13]
      2'b10:
        casez_tmp = io_phyResp_ready & io_phyResp_valid_0 ? 2'h3 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :62:24, :67:17, :79:27, :89:24, :112:23, :113:15, :119:13]
      default:
        casez_tmp = 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    endcase	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
  end // always_comb
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      state <= 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
      timer <= 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
        state <= casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27]
        if (~_GEN_0 | _GEN_1) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:{18,27}]
        end
        else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:27]
          timer <= timer - 32'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :83:24]
      end
      else if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
        timer <= io_waitCycles;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      end
      if (_GEN_3 | ~(_GEN_2 & doActivate)) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :48:{35,45}, :67:17, :89:24, :91:20]
      end
      else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :67:17]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :57:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    initial begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        end	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        state = _RANDOM[3'h0][1:0];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56]
        pending_addr = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :30:20]
        pending_data = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cs = _RANDOM[3'h2][2];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_ras = _RANDOM[3'h2][3];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cas = _RANDOM[3'h2][4];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_we = _RANDOM[3'h2][5];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_request_id = {_RANDOM[3'h2][31:6], _RANDOM[3'h3][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        timer = {_RANDOM[3'h5][31:6], _RANDOM[3'h6][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22]
        activeRow = _RANDOM[3'h6][21:7];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22, :37:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_67108864x32 mem_ext (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
    .R0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58]
    .R0_en   (~_GEN_3 & _GEN_2 & ~doActivate & doRead),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :67:17, :89:24, :93:26]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58, :98:48]
    .W0_en   (~_GEN_3 & _GEN_2 & ~_GEN_6 & doWrite),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :50:{26,36,45}, :67:17, :89:24, :93:26, :97:27]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  BankPerformanceStatistics_12 perf (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (~(|state) & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:62:24, :67:17, :89:24]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:65:24, :67:17]
    .io_mem_response_bits_request_id (pending_request_id),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_active_row                   ({17'h0, pending_addr[31:17]}),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :57:28, :94:58, :132:31]
    .io_active_col                   ({21'h0, pending_addr[10:0]})	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :133:31]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
  assign io_memCmd_ready = ~(|state);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :61:34]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :62:24, :67:17, :89:24]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :65:24, :67:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
endmodule

module BankPerformanceStatistics_13(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_row,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_col	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id),
    .active_row  (io_active_row),
    .active_col  (io_active_col)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
endmodule

module DRAMBankWithWait_13(	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
                reset,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_waitCycles	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  reg  [1:0]  state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] timer;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
  wire        _doSrefEnter_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :44:15, :48:26]
  wire        doActivate = _doSrefEnter_T & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :48:{26,35,45}]
  wire        doRead = ~pending_cs & pending_ras & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :49:{26,36,45}]
  wire        doWrite = ~pending_cs & pending_ras & ~pending_cas & ~pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :46:15, :50:{26,36,45}]
  wire        _GEN = ~(|state) & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
  wire        _GEN_0 = state == 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_1 = timer == 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :79:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Received command. time = %d \n",
                io_waitCycles);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34, :67:17, :70:15, :79:{18,27}, :80:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Timer hit zero.\n");	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:80:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_2 = state == 2'h2;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_3 = ~(|state) | _GEN_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :37:26, :61:34, :67:17]
  wire [25:0] _GEN_4 = {activeRow, 11'h0};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :94:58]
  wire [25:0] _GEN_5 = {15'h0, pending_addr[10:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :94:58]
  wire        _GEN_6 = doActivate | doRead;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16, :48:{35,45}, :49:{26,36,45}, :89:24, :93:26, :97:27]
  wire [31:0] io_phyResp_bits_data_0 =
    _GEN_3 | ~_GEN_2 | doActivate | ~doRead ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :65:24, :67:17, :89:24, :93:26]
  wire        io_phyResp_valid_0 =
    ~_GEN_3 & _GEN_2
    & (_GEN_6 | doWrite | _doSrefEnter_T & pending_cas & ~pending_we | _doSrefEnter_T
       & ~pending_cas & pending_we | _doSrefEnter_T & ~pending_cas & ~pending_we
       | ~pending_cs & pending_ras & pending_cas & pending_we);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :43:15, :45:15, :46:15, :48:26, :50:{26,36,45}, :51:{35,45}, :52:{35,44}, :53:{35,44}, :54:{26,36,46}, :62:24, :67:17, :89:24, :92:20, :93:26, :96:24, :97:27, :101:24, :102:31, :104:20, :105:29, :107:20, :108:{30,45}]
  reg  [1:0]  casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:67:17, :79:27]
  always_comb begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    casez (state)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b00:
        casez_tmp = state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b01:
        casez_tmp = _GEN_1 ? 2'h2 : state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:{18,27}, :81:15, :112:23, :119:13]
      2'b10:
        casez_tmp = io_phyResp_ready & io_phyResp_valid_0 ? 2'h3 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :62:24, :67:17, :79:27, :89:24, :112:23, :113:15, :119:13]
      default:
        casez_tmp = 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    endcase	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
  end // always_comb
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      state <= 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
      timer <= 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
        state <= casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27]
        if (~_GEN_0 | _GEN_1) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:{18,27}]
        end
        else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:27]
          timer <= timer - 32'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :83:24]
      end
      else if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
        timer <= io_waitCycles;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      end
      if (_GEN_3 | ~(_GEN_2 & doActivate)) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :48:{35,45}, :67:17, :89:24, :91:20]
      end
      else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :67:17]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :57:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    initial begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        end	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        state = _RANDOM[3'h0][1:0];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56]
        pending_addr = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :30:20]
        pending_data = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cs = _RANDOM[3'h2][2];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_ras = _RANDOM[3'h2][3];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cas = _RANDOM[3'h2][4];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_we = _RANDOM[3'h2][5];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_request_id = {_RANDOM[3'h2][31:6], _RANDOM[3'h3][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        timer = {_RANDOM[3'h5][31:6], _RANDOM[3'h6][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22]
        activeRow = _RANDOM[3'h6][21:7];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22, :37:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_67108864x32 mem_ext (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
    .R0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58]
    .R0_en   (~_GEN_3 & _GEN_2 & ~doActivate & doRead),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :67:17, :89:24, :93:26]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58, :98:48]
    .W0_en   (~_GEN_3 & _GEN_2 & ~_GEN_6 & doWrite),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :50:{26,36,45}, :67:17, :89:24, :93:26, :97:27]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  BankPerformanceStatistics_13 perf (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (~(|state) & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:62:24, :67:17, :89:24]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:65:24, :67:17]
    .io_mem_response_bits_request_id (pending_request_id),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_active_row                   ({17'h0, pending_addr[31:17]}),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :57:28, :94:58, :132:31]
    .io_active_col                   ({21'h0, pending_addr[10:0]})	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :133:31]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
  assign io_memCmd_ready = ~(|state);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :61:34]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :62:24, :67:17, :89:24]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :65:24, :67:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
endmodule

module BankPerformanceStatistics_14(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_row,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_col	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id),
    .active_row  (io_active_row),
    .active_col  (io_active_col)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
endmodule

module DRAMBankWithWait_14(	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
                reset,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_waitCycles	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  reg  [1:0]  state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] timer;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
  wire        _doSrefEnter_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :44:15, :48:26]
  wire        doActivate = _doSrefEnter_T & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :48:{26,35,45}]
  wire        doRead = ~pending_cs & pending_ras & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :49:{26,36,45}]
  wire        doWrite = ~pending_cs & pending_ras & ~pending_cas & ~pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :46:15, :50:{26,36,45}]
  wire        _GEN = ~(|state) & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
  wire        _GEN_0 = state == 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_1 = timer == 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :79:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Received command. time = %d \n",
                io_waitCycles);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34, :67:17, :70:15, :79:{18,27}, :80:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Timer hit zero.\n");	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:80:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_2 = state == 2'h2;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_3 = ~(|state) | _GEN_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :37:26, :61:34, :67:17]
  wire [25:0] _GEN_4 = {activeRow, 11'h0};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :94:58]
  wire [25:0] _GEN_5 = {15'h0, pending_addr[10:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :94:58]
  wire        _GEN_6 = doActivate | doRead;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16, :48:{35,45}, :49:{26,36,45}, :89:24, :93:26, :97:27]
  wire [31:0] io_phyResp_bits_data_0 =
    _GEN_3 | ~_GEN_2 | doActivate | ~doRead ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :65:24, :67:17, :89:24, :93:26]
  wire        io_phyResp_valid_0 =
    ~_GEN_3 & _GEN_2
    & (_GEN_6 | doWrite | _doSrefEnter_T & pending_cas & ~pending_we | _doSrefEnter_T
       & ~pending_cas & pending_we | _doSrefEnter_T & ~pending_cas & ~pending_we
       | ~pending_cs & pending_ras & pending_cas & pending_we);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :43:15, :45:15, :46:15, :48:26, :50:{26,36,45}, :51:{35,45}, :52:{35,44}, :53:{35,44}, :54:{26,36,46}, :62:24, :67:17, :89:24, :92:20, :93:26, :96:24, :97:27, :101:24, :102:31, :104:20, :105:29, :107:20, :108:{30,45}]
  reg  [1:0]  casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:67:17, :79:27]
  always_comb begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    casez (state)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b00:
        casez_tmp = state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b01:
        casez_tmp = _GEN_1 ? 2'h2 : state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:{18,27}, :81:15, :112:23, :119:13]
      2'b10:
        casez_tmp = io_phyResp_ready & io_phyResp_valid_0 ? 2'h3 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :62:24, :67:17, :79:27, :89:24, :112:23, :113:15, :119:13]
      default:
        casez_tmp = 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    endcase	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
  end // always_comb
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      state <= 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
      timer <= 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
        state <= casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27]
        if (~_GEN_0 | _GEN_1) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:{18,27}]
        end
        else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:27]
          timer <= timer - 32'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :83:24]
      end
      else if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
        timer <= io_waitCycles;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      end
      if (_GEN_3 | ~(_GEN_2 & doActivate)) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :48:{35,45}, :67:17, :89:24, :91:20]
      end
      else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :67:17]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :57:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    initial begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        end	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        state = _RANDOM[3'h0][1:0];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56]
        pending_addr = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :30:20]
        pending_data = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cs = _RANDOM[3'h2][2];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_ras = _RANDOM[3'h2][3];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cas = _RANDOM[3'h2][4];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_we = _RANDOM[3'h2][5];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_request_id = {_RANDOM[3'h2][31:6], _RANDOM[3'h3][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        timer = {_RANDOM[3'h5][31:6], _RANDOM[3'h6][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22]
        activeRow = _RANDOM[3'h6][21:7];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22, :37:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_67108864x32 mem_ext (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
    .R0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58]
    .R0_en   (~_GEN_3 & _GEN_2 & ~doActivate & doRead),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :67:17, :89:24, :93:26]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58, :98:48]
    .W0_en   (~_GEN_3 & _GEN_2 & ~_GEN_6 & doWrite),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :50:{26,36,45}, :67:17, :89:24, :93:26, :97:27]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  BankPerformanceStatistics_14 perf (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (~(|state) & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:62:24, :67:17, :89:24]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:65:24, :67:17]
    .io_mem_response_bits_request_id (pending_request_id),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_active_row                   ({17'h0, pending_addr[31:17]}),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :57:28, :94:58, :132:31]
    .io_active_col                   ({21'h0, pending_addr[10:0]})	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :133:31]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
  assign io_memCmd_ready = ~(|state);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :61:34]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :62:24, :67:17, :89:24]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :65:24, :67:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
endmodule

module BankPerformanceStatistics_15(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_mem_response_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_row,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
               io_active_col	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:82:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:81:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id),
    .active_row  (io_active_row),
    .active_col  (io_active_col)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:102:32]
endmodule

module DRAMBankWithWait_15(	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
                reset,	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
  input  [31:0] io_waitCycles	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:137:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  reg  [1:0]  state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  reg  [31:0] timer;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
  wire        _doSrefEnter_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :44:15, :48:26]
  wire        doActivate = _doSrefEnter_T & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :48:{26,35,45}]
  wire        doRead = ~pending_cs & pending_ras & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :49:{26,36,45}]
  wire        doWrite = ~pending_cs & pending_ras & ~pending_cas & ~pending_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :43:15, :45:15, :46:15, :50:{26,36,45}]
  wire        _GEN = ~(|state) & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
  wire        _GEN_0 = state == 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_1 = timer == 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :79:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Received command. time = %d \n",
                io_waitCycles);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:70:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34, :67:17, :70:15, :79:{18,27}, :80:15]
        $fwrite(`PRINTF_FD_, "[Bank Model] Timer hit zero.\n");	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:80:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_2 = state == 2'h2;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17]
  wire        _GEN_3 = ~(|state) | _GEN_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :37:26, :61:34, :67:17]
  wire [25:0] _GEN_4 = {activeRow, 11'h0};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :94:58]
  wire [25:0] _GEN_5 = {15'h0, pending_addr[10:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :94:58]
  wire        _GEN_6 = doActivate | doRead;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16, :48:{35,45}, :49:{26,36,45}, :89:24, :93:26, :97:27]
  wire [31:0] io_phyResp_bits_data_0 =
    _GEN_3 | ~_GEN_2 | doActivate | ~doRead ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :65:24, :67:17, :89:24, :93:26]
  wire        io_phyResp_valid_0 =
    ~_GEN_3 & _GEN_2
    & (_GEN_6 | doWrite | _doSrefEnter_T & pending_cas & ~pending_we | _doSrefEnter_T
       & ~pending_cas & pending_we | _doSrefEnter_T & ~pending_cas & ~pending_we
       | ~pending_cs & pending_ras & pending_cas & pending_we);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :40:16, :43:15, :45:15, :46:15, :48:26, :50:{26,36,45}, :51:{35,45}, :52:{35,44}, :53:{35,44}, :54:{26,36,46}, :62:24, :67:17, :89:24, :92:20, :93:26, :96:24, :97:27, :101:24, :102:31, :104:20, :105:29, :107:20, :108:{30,45}]
  reg  [1:0]  casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:67:17, :79:27]
  always_comb begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    casez (state)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b00:
        casez_tmp = state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
      2'b01:
        casez_tmp = _GEN_1 ? 2'h2 : state;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:{18,27}, :81:15, :112:23, :119:13]
      2'b10:
        casez_tmp = io_phyResp_ready & io_phyResp_valid_0 ? 2'h3 : state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :62:24, :67:17, :79:27, :89:24, :112:23, :113:15, :119:13]
      default:
        casez_tmp = 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
    endcase	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27, :112:23, :119:13]
  end // always_comb
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      state <= 2'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
      timer <= 32'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
        state <= casez_tmp;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :67:17, :79:27]
        if (~_GEN_0 | _GEN_1) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:{18,27}]
        end
        else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :67:17, :79:27]
          timer <= timer - 32'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22, :83:24]
      end
      else if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 2'h1;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:27:56]
        timer <= io_waitCycles;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:33:22]
      end
      if (_GEN_3 | ~(_GEN_2 & doActivate)) begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :48:{35,45}, :67:17, :89:24, :91:20]
      end
      else	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :67:17]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :37:26, :57:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    initial begin	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        end	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
        state = _RANDOM[3'h0][1:0];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56]
        pending_addr = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :30:20]
        pending_data = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][1:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cs = _RANDOM[3'h2][2];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_ras = _RANDOM[3'h2][3];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_cas = _RANDOM[3'h2][4];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_we = _RANDOM[3'h2][5];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        pending_request_id = {_RANDOM[3'h2][31:6], _RANDOM[3'h3][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
        timer = {_RANDOM[3'h5][31:6], _RANDOM[3'h6][5:0]};	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22]
        activeRow = _RANDOM[3'h6][21:7];	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :33:22, :37:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_67108864x32 mem_ext (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
    .R0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58]
    .R0_en   (~_GEN_3 & _GEN_2 & ~doActivate & doRead),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :48:{35,45}, :49:{26,36,45}, :67:17, :89:24, :93:26]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_4 + _GEN_5),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:94:58, :98:48]
    .W0_en   (~_GEN_3 & _GEN_2 & ~_GEN_6 & doWrite),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:37:26, :40:16, :50:{26,36,45}, :67:17, :89:24, :93:26, :97:27]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:40:16]
  BankPerformanceStatistics_15 perf (	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (~(|state) & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:27:56, :61:34]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/bank/BankModel.scala:62:24, :67:17, :89:24]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:65:24, :67:17]
    .io_mem_response_bits_request_id (pending_request_id),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20]
    .io_active_row                   ({17'h0, pending_addr[31:17]}),	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :57:28, :94:58, :132:31]
    .io_active_col                   ({21'h0, pending_addr[10:0]})	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:30:20, :58:28, :133:31]
  );	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:127:22]
  assign io_memCmd_ready = ~(|state);	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :27:56, :61:34]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :62:24, :67:17, :89:24]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :65:24, :67:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/bank/BankModel.scala:10:7, :30:20]
endmodule

module Rank_1(	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
  wire        _banksWithTiming_7_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire        _banksWithTiming_7_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_7_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_7_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_7_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _timer_7_io_waitCycles;	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  wire        _banksWithTiming_7_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_7_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_7_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_7_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_7_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_6_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire        _banksWithTiming_6_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_6_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_6_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_6_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _timer_6_io_waitCycles;	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  wire        _banksWithTiming_6_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_6_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_6_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_6_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_6_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_5_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire        _banksWithTiming_5_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_5_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_5_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_5_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _timer_5_io_waitCycles;	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  wire        _banksWithTiming_5_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_5_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_5_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_5_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_5_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_4_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire        _banksWithTiming_4_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_4_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_4_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_4_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _timer_4_io_waitCycles;	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  wire        _banksWithTiming_4_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_4_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_4_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_4_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_4_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_3_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire        _banksWithTiming_3_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_3_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_3_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_3_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _timer_3_io_waitCycles;	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  wire        _banksWithTiming_3_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_3_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_3_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_3_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_3_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_2_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire        _banksWithTiming_2_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_2_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_2_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_2_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _timer_2_io_waitCycles;	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  wire        _banksWithTiming_2_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_2_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_2_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_2_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_2_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_1_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire        _banksWithTiming_1_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_1_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_1_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_1_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _timer_1_io_waitCycles;	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  wire        _banksWithTiming_1_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_1_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_1_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_1_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_1_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_0_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire        _banksWithTiming_0_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_0_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_0_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _banksWithTiming_0_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  wire [31:0] _timer_io_waitCycles;	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  wire        _banksWithTiming_0_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _banksWithTiming_0_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_0_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_0_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire [31:0] _banksWithTiming_0_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  wire        _cmdDemux_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_0_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_0_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_0_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_0_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_0_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_1_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_1_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_1_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_1_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_1_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_2_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_2_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_2_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_2_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_2_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_3_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_3_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_3_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_3_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_3_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_4_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_4_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_4_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_4_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_4_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_5_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_5_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_5_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_5_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_5_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_6_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_6_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_6_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_6_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_6_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_7_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_7_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_7_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_7_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire        _cmdDemux_io_deq_7_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/memories/Rank.scala:17:29]
  wire        _GEN =
    _banksWithTiming_0_2_io_enq_ready & _banksWithTiming_0_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:34:25, :87:23]
  wire        _GEN_0 =
    _banksWithTiming_1_2_io_enq_ready & _banksWithTiming_1_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:34:25, :87:23]
  wire        _GEN_1 =
    _banksWithTiming_2_2_io_enq_ready & _banksWithTiming_2_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:34:25, :87:23]
  wire        _GEN_2 =
    _banksWithTiming_3_2_io_enq_ready & _banksWithTiming_3_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:34:25, :87:23]
  wire        _GEN_3 =
    _banksWithTiming_4_2_io_enq_ready & _banksWithTiming_4_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:34:25, :87:23]
  wire        _GEN_4 =
    _banksWithTiming_5_2_io_enq_ready & _banksWithTiming_5_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:34:25, :87:23]
  wire        _GEN_5 =
    _banksWithTiming_6_2_io_enq_ready & _banksWithTiming_6_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:34:25, :87:23]
  wire        _GEN_6 =
    _banksWithTiming_7_2_io_enq_ready & _banksWithTiming_7_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:34:25, :87:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/Rank.scala:29:11]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/Rank.scala:29:11]
      if ((`PRINTF_COND_) & _cmdDemux_io_enq_ready & io_memCmd_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:19:24, :29:11]
        $fwrite(`PRINTF_FD_, "Rank received request");	// @[src/main/scala/memctrl/memories/Rank.scala:29:11]
      if ((`PRINTF_COND_) & _banksWithTiming_0_1_io_memCmd_ready
          & _cmdDemux_io_deq_0_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:19:24, :29:11, :34:25, :60:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bank %d with addr 0x%x at cycle %d\n", 1'h0,
                _cmdDemux_io_deq_0_bits_addr, clock);	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :19:24, :60:13]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:29:11, :95:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 1'h0,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :17:29, :95:13]
      if ((`PRINTF_COND_) & _banksWithTiming_1_1_io_memCmd_ready
          & _cmdDemux_io_deq_1_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:19:24, :29:11, :34:25, :60:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bank %d with addr 0x%x at cycle %d\n", 1'h1,
                _cmdDemux_io_deq_1_bits_addr, clock);	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :19:24, :60:13]
      if ((`PRINTF_COND_) & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:29:11, :95:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 1'h1,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :17:29, :95:13]
      if ((`PRINTF_COND_) & _banksWithTiming_2_1_io_memCmd_ready
          & _cmdDemux_io_deq_2_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:19:24, :29:11, :34:25, :60:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bank %d with addr 0x%x at cycle %d\n", 2'h2,
                _cmdDemux_io_deq_2_bits_addr, clock);	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :19:24, :60:13]
      if ((`PRINTF_COND_) & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:29:11, :95:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 2'h2,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :17:29, :95:13]
      if ((`PRINTF_COND_) & _banksWithTiming_3_1_io_memCmd_ready
          & _cmdDemux_io_deq_3_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:19:24, :29:11, :34:25, :60:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bank %d with addr 0x%x at cycle %d\n", 2'h3,
                _cmdDemux_io_deq_3_bits_addr, clock);	// @[src/main/scala/memctrl/memories/Rank.scala:19:24, :60:13]
      if ((`PRINTF_COND_) & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:29:11, :95:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 2'h3,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:17:29, :95:13]
      if ((`PRINTF_COND_) & _banksWithTiming_4_1_io_memCmd_ready
          & _cmdDemux_io_deq_4_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:19:24, :29:11, :34:25, :60:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bank %d with addr 0x%x at cycle %d\n", 3'h4,
                _cmdDemux_io_deq_4_bits_addr, clock);	// @[src/main/scala/memctrl/memories/Rank.scala:19:24, :60:13]
      if ((`PRINTF_COND_) & _GEN_3 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:29:11, :95:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h4,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:17:29, :95:13]
      if ((`PRINTF_COND_) & _banksWithTiming_5_1_io_memCmd_ready
          & _cmdDemux_io_deq_5_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:19:24, :29:11, :34:25, :60:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bank %d with addr 0x%x at cycle %d\n", 3'h5,
                _cmdDemux_io_deq_5_bits_addr, clock);	// @[src/main/scala/memctrl/memories/Rank.scala:19:24, :60:13]
      if ((`PRINTF_COND_) & _GEN_4 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:29:11, :95:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h5,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:17:29, :95:13]
      if ((`PRINTF_COND_) & _banksWithTiming_6_1_io_memCmd_ready
          & _cmdDemux_io_deq_6_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:19:24, :29:11, :34:25, :60:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bank %d with addr 0x%x at cycle %d\n", 3'h6,
                _cmdDemux_io_deq_6_bits_addr, clock);	// @[src/main/scala/memctrl/memories/Rank.scala:19:24, :60:13]
      if ((`PRINTF_COND_) & _GEN_5 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:29:11, :95:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h6,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:17:29, :95:13]
      if ((`PRINTF_COND_) & _banksWithTiming_7_1_io_memCmd_ready
          & _cmdDemux_io_deq_7_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:19:24, :29:11, :34:25, :60:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bank %d with addr 0x%x at cycle %d\n", 3'h7,
                _cmdDemux_io_deq_7_bits_addr, clock);	// @[src/main/scala/memctrl/memories/Rank.scala:19:24, :60:13]
      if ((`PRINTF_COND_) & _GEN_6 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:29:11, :95:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h7,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:17:29, :95:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
    if (reset)	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/memories/Rank.scala:17:29]
    else if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:92:29, :94:20]
      lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/memories/Rank.scala:17:29, :94:20]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :17:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MultiBankCmdQueue cmdDemux (	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_ready             (_cmdDemux_io_enq_ready),
    .io_enq_valid             (io_memCmd_valid),
    .io_enq_bits_addr         (io_memCmd_bits_addr),
    .io_enq_bits_data         (io_memCmd_bits_data),
    .io_enq_bits_cs           (io_memCmd_bits_cs),
    .io_enq_bits_ras          (io_memCmd_bits_ras),
    .io_enq_bits_cas          (io_memCmd_bits_cas),
    .io_enq_bits_we           (io_memCmd_bits_we),
    .io_enq_bits_request_id   (io_memCmd_bits_request_id),
    .io_deq_0_ready           (_banksWithTiming_0_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_0_valid           (_cmdDemux_io_deq_0_valid),
    .io_deq_0_bits_addr       (_cmdDemux_io_deq_0_bits_addr),
    .io_deq_0_bits_data       (_cmdDemux_io_deq_0_bits_data),
    .io_deq_0_bits_cs         (_cmdDemux_io_deq_0_bits_cs),
    .io_deq_0_bits_ras        (_cmdDemux_io_deq_0_bits_ras),
    .io_deq_0_bits_cas        (_cmdDemux_io_deq_0_bits_cas),
    .io_deq_0_bits_we         (_cmdDemux_io_deq_0_bits_we),
    .io_deq_0_bits_request_id (_cmdDemux_io_deq_0_bits_request_id),
    .io_deq_1_ready           (_banksWithTiming_1_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_1_valid           (_cmdDemux_io_deq_1_valid),
    .io_deq_1_bits_addr       (_cmdDemux_io_deq_1_bits_addr),
    .io_deq_1_bits_data       (_cmdDemux_io_deq_1_bits_data),
    .io_deq_1_bits_cs         (_cmdDemux_io_deq_1_bits_cs),
    .io_deq_1_bits_ras        (_cmdDemux_io_deq_1_bits_ras),
    .io_deq_1_bits_cas        (_cmdDemux_io_deq_1_bits_cas),
    .io_deq_1_bits_we         (_cmdDemux_io_deq_1_bits_we),
    .io_deq_1_bits_request_id (_cmdDemux_io_deq_1_bits_request_id),
    .io_deq_2_ready           (_banksWithTiming_2_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_2_valid           (_cmdDemux_io_deq_2_valid),
    .io_deq_2_bits_addr       (_cmdDemux_io_deq_2_bits_addr),
    .io_deq_2_bits_data       (_cmdDemux_io_deq_2_bits_data),
    .io_deq_2_bits_cs         (_cmdDemux_io_deq_2_bits_cs),
    .io_deq_2_bits_ras        (_cmdDemux_io_deq_2_bits_ras),
    .io_deq_2_bits_cas        (_cmdDemux_io_deq_2_bits_cas),
    .io_deq_2_bits_we         (_cmdDemux_io_deq_2_bits_we),
    .io_deq_2_bits_request_id (_cmdDemux_io_deq_2_bits_request_id),
    .io_deq_3_ready           (_banksWithTiming_3_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_3_valid           (_cmdDemux_io_deq_3_valid),
    .io_deq_3_bits_addr       (_cmdDemux_io_deq_3_bits_addr),
    .io_deq_3_bits_data       (_cmdDemux_io_deq_3_bits_data),
    .io_deq_3_bits_cs         (_cmdDemux_io_deq_3_bits_cs),
    .io_deq_3_bits_ras        (_cmdDemux_io_deq_3_bits_ras),
    .io_deq_3_bits_cas        (_cmdDemux_io_deq_3_bits_cas),
    .io_deq_3_bits_we         (_cmdDemux_io_deq_3_bits_we),
    .io_deq_3_bits_request_id (_cmdDemux_io_deq_3_bits_request_id),
    .io_deq_4_ready           (_banksWithTiming_4_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_4_valid           (_cmdDemux_io_deq_4_valid),
    .io_deq_4_bits_addr       (_cmdDemux_io_deq_4_bits_addr),
    .io_deq_4_bits_data       (_cmdDemux_io_deq_4_bits_data),
    .io_deq_4_bits_cs         (_cmdDemux_io_deq_4_bits_cs),
    .io_deq_4_bits_ras        (_cmdDemux_io_deq_4_bits_ras),
    .io_deq_4_bits_cas        (_cmdDemux_io_deq_4_bits_cas),
    .io_deq_4_bits_we         (_cmdDemux_io_deq_4_bits_we),
    .io_deq_4_bits_request_id (_cmdDemux_io_deq_4_bits_request_id),
    .io_deq_5_ready           (_banksWithTiming_5_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_5_valid           (_cmdDemux_io_deq_5_valid),
    .io_deq_5_bits_addr       (_cmdDemux_io_deq_5_bits_addr),
    .io_deq_5_bits_data       (_cmdDemux_io_deq_5_bits_data),
    .io_deq_5_bits_cs         (_cmdDemux_io_deq_5_bits_cs),
    .io_deq_5_bits_ras        (_cmdDemux_io_deq_5_bits_ras),
    .io_deq_5_bits_cas        (_cmdDemux_io_deq_5_bits_cas),
    .io_deq_5_bits_we         (_cmdDemux_io_deq_5_bits_we),
    .io_deq_5_bits_request_id (_cmdDemux_io_deq_5_bits_request_id),
    .io_deq_6_ready           (_banksWithTiming_6_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_6_valid           (_cmdDemux_io_deq_6_valid),
    .io_deq_6_bits_addr       (_cmdDemux_io_deq_6_bits_addr),
    .io_deq_6_bits_data       (_cmdDemux_io_deq_6_bits_data),
    .io_deq_6_bits_cs         (_cmdDemux_io_deq_6_bits_cs),
    .io_deq_6_bits_ras        (_cmdDemux_io_deq_6_bits_ras),
    .io_deq_6_bits_cas        (_cmdDemux_io_deq_6_bits_cas),
    .io_deq_6_bits_we         (_cmdDemux_io_deq_6_bits_we),
    .io_deq_6_bits_request_id (_cmdDemux_io_deq_6_bits_request_id),
    .io_deq_7_ready           (_banksWithTiming_7_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_7_valid           (_cmdDemux_io_deq_7_valid),
    .io_deq_7_bits_addr       (_cmdDemux_io_deq_7_bits_addr),
    .io_deq_7_bits_data       (_cmdDemux_io_deq_7_bits_data),
    .io_deq_7_bits_cs         (_cmdDemux_io_deq_7_bits_cs),
    .io_deq_7_bits_ras        (_cmdDemux_io_deq_7_bits_ras),
    .io_deq_7_bits_cas        (_cmdDemux_io_deq_7_bits_cas),
    .io_deq_7_bits_we         (_cmdDemux_io_deq_7_bits_we),
    .io_deq_7_bits_request_id (_cmdDemux_io_deq_7_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
  DRAMBankWithWait_8 banksWithTiming_0_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_banksWithTiming_0_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_0_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_0_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_0_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_0_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_0_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_0_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_0_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_0_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_phyResp_ready           (_banksWithTiming_0_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_phyResp_valid           (_banksWithTiming_0_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_banksWithTiming_0_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_banksWithTiming_0_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_banksWithTiming_0_1_io_phyResp_bits_request_id),
    .io_waitCycles              (_timer_io_waitCycles)	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  );	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  TimingEngine timer (	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
    .clock           (clock),
    .reset           (reset),
    .io_cmd_valid    (_cmdDemux_io_deq_0_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cs  (_cmdDemux_io_deq_0_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_ras (_cmdDemux_io_deq_0_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cas (_cmdDemux_io_deq_0_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_we  (_cmdDemux_io_deq_0_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_waitCycles   (_timer_io_waitCycles)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  Queue256_BankMemoryResponse banksWithTiming_0_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_banksWithTiming_0_2_io_enq_ready),
    .io_enq_valid           (_banksWithTiming_0_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_addr       (_banksWithTiming_0_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_data       (_banksWithTiming_0_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_request_id (_banksWithTiming_0_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_ready           (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
    .io_deq_valid           (_banksWithTiming_0_2_io_deq_valid),
    .io_deq_bits_addr       (_banksWithTiming_0_2_io_deq_bits_addr),
    .io_deq_bits_data       (_banksWithTiming_0_2_io_deq_bits_data),
    .io_deq_bits_request_id (_banksWithTiming_0_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  DRAMBankWithWait_9 banksWithTiming_1_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_banksWithTiming_1_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_1_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_1_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_1_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_1_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_1_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_1_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_1_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_1_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_phyResp_ready           (_banksWithTiming_1_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_phyResp_valid           (_banksWithTiming_1_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_banksWithTiming_1_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_banksWithTiming_1_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_banksWithTiming_1_1_io_phyResp_bits_request_id),
    .io_waitCycles              (_timer_1_io_waitCycles)	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  );	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  TimingEngine timer_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
    .clock           (clock),
    .reset           (reset),
    .io_cmd_valid    (_cmdDemux_io_deq_1_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cs  (_cmdDemux_io_deq_1_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_ras (_cmdDemux_io_deq_1_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cas (_cmdDemux_io_deq_1_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_we  (_cmdDemux_io_deq_1_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_waitCycles   (_timer_1_io_waitCycles)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  Queue256_BankMemoryResponse banksWithTiming_1_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_banksWithTiming_1_2_io_enq_ready),
    .io_enq_valid           (_banksWithTiming_1_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_addr       (_banksWithTiming_1_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_data       (_banksWithTiming_1_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_request_id (_banksWithTiming_1_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_ready           (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
    .io_deq_valid           (_banksWithTiming_1_2_io_deq_valid),
    .io_deq_bits_addr       (_banksWithTiming_1_2_io_deq_bits_addr),
    .io_deq_bits_data       (_banksWithTiming_1_2_io_deq_bits_data),
    .io_deq_bits_request_id (_banksWithTiming_1_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  DRAMBankWithWait_10 banksWithTiming_2_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_banksWithTiming_2_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_2_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_2_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_2_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_2_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_2_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_2_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_2_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_2_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_phyResp_ready           (_banksWithTiming_2_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_phyResp_valid           (_banksWithTiming_2_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_banksWithTiming_2_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_banksWithTiming_2_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_banksWithTiming_2_1_io_phyResp_bits_request_id),
    .io_waitCycles              (_timer_2_io_waitCycles)	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  );	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  TimingEngine timer_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
    .clock           (clock),
    .reset           (reset),
    .io_cmd_valid    (_cmdDemux_io_deq_2_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cs  (_cmdDemux_io_deq_2_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_ras (_cmdDemux_io_deq_2_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cas (_cmdDemux_io_deq_2_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_we  (_cmdDemux_io_deq_2_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_waitCycles   (_timer_2_io_waitCycles)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  Queue256_BankMemoryResponse banksWithTiming_2_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_banksWithTiming_2_2_io_enq_ready),
    .io_enq_valid           (_banksWithTiming_2_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_addr       (_banksWithTiming_2_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_data       (_banksWithTiming_2_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_request_id (_banksWithTiming_2_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_ready           (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
    .io_deq_valid           (_banksWithTiming_2_2_io_deq_valid),
    .io_deq_bits_addr       (_banksWithTiming_2_2_io_deq_bits_addr),
    .io_deq_bits_data       (_banksWithTiming_2_2_io_deq_bits_data),
    .io_deq_bits_request_id (_banksWithTiming_2_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  DRAMBankWithWait_11 banksWithTiming_3_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_banksWithTiming_3_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_3_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_3_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_3_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_3_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_3_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_3_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_3_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_3_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_phyResp_ready           (_banksWithTiming_3_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_phyResp_valid           (_banksWithTiming_3_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_banksWithTiming_3_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_banksWithTiming_3_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_banksWithTiming_3_1_io_phyResp_bits_request_id),
    .io_waitCycles              (_timer_3_io_waitCycles)	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  );	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  TimingEngine timer_3 (	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
    .clock           (clock),
    .reset           (reset),
    .io_cmd_valid    (_cmdDemux_io_deq_3_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cs  (_cmdDemux_io_deq_3_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_ras (_cmdDemux_io_deq_3_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cas (_cmdDemux_io_deq_3_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_we  (_cmdDemux_io_deq_3_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_waitCycles   (_timer_3_io_waitCycles)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  Queue256_BankMemoryResponse banksWithTiming_3_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_banksWithTiming_3_2_io_enq_ready),
    .io_enq_valid           (_banksWithTiming_3_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_addr       (_banksWithTiming_3_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_data       (_banksWithTiming_3_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_request_id (_banksWithTiming_3_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_ready           (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
    .io_deq_valid           (_banksWithTiming_3_2_io_deq_valid),
    .io_deq_bits_addr       (_banksWithTiming_3_2_io_deq_bits_addr),
    .io_deq_bits_data       (_banksWithTiming_3_2_io_deq_bits_data),
    .io_deq_bits_request_id (_banksWithTiming_3_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  DRAMBankWithWait_12 banksWithTiming_4_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_banksWithTiming_4_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_4_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_4_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_4_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_4_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_4_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_4_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_4_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_4_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_phyResp_ready           (_banksWithTiming_4_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_phyResp_valid           (_banksWithTiming_4_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_banksWithTiming_4_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_banksWithTiming_4_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_banksWithTiming_4_1_io_phyResp_bits_request_id),
    .io_waitCycles              (_timer_4_io_waitCycles)	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  );	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  TimingEngine timer_4 (	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
    .clock           (clock),
    .reset           (reset),
    .io_cmd_valid    (_cmdDemux_io_deq_4_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cs  (_cmdDemux_io_deq_4_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_ras (_cmdDemux_io_deq_4_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cas (_cmdDemux_io_deq_4_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_we  (_cmdDemux_io_deq_4_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_waitCycles   (_timer_4_io_waitCycles)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  Queue256_BankMemoryResponse banksWithTiming_4_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_banksWithTiming_4_2_io_enq_ready),
    .io_enq_valid           (_banksWithTiming_4_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_addr       (_banksWithTiming_4_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_data       (_banksWithTiming_4_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_request_id (_banksWithTiming_4_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_ready           (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
    .io_deq_valid           (_banksWithTiming_4_2_io_deq_valid),
    .io_deq_bits_addr       (_banksWithTiming_4_2_io_deq_bits_addr),
    .io_deq_bits_data       (_banksWithTiming_4_2_io_deq_bits_data),
    .io_deq_bits_request_id (_banksWithTiming_4_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  DRAMBankWithWait_13 banksWithTiming_5_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_banksWithTiming_5_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_5_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_5_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_5_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_5_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_5_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_5_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_5_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_5_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_phyResp_ready           (_banksWithTiming_5_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_phyResp_valid           (_banksWithTiming_5_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_banksWithTiming_5_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_banksWithTiming_5_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_banksWithTiming_5_1_io_phyResp_bits_request_id),
    .io_waitCycles              (_timer_5_io_waitCycles)	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  );	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  TimingEngine timer_5 (	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
    .clock           (clock),
    .reset           (reset),
    .io_cmd_valid    (_cmdDemux_io_deq_5_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cs  (_cmdDemux_io_deq_5_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_ras (_cmdDemux_io_deq_5_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cas (_cmdDemux_io_deq_5_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_we  (_cmdDemux_io_deq_5_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_waitCycles   (_timer_5_io_waitCycles)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  Queue256_BankMemoryResponse banksWithTiming_5_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_banksWithTiming_5_2_io_enq_ready),
    .io_enq_valid           (_banksWithTiming_5_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_addr       (_banksWithTiming_5_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_data       (_banksWithTiming_5_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_request_id (_banksWithTiming_5_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_ready           (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
    .io_deq_valid           (_banksWithTiming_5_2_io_deq_valid),
    .io_deq_bits_addr       (_banksWithTiming_5_2_io_deq_bits_addr),
    .io_deq_bits_data       (_banksWithTiming_5_2_io_deq_bits_data),
    .io_deq_bits_request_id (_banksWithTiming_5_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  DRAMBankWithWait_14 banksWithTiming_6_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_banksWithTiming_6_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_6_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_6_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_6_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_6_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_6_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_6_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_6_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_6_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_phyResp_ready           (_banksWithTiming_6_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_phyResp_valid           (_banksWithTiming_6_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_banksWithTiming_6_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_banksWithTiming_6_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_banksWithTiming_6_1_io_phyResp_bits_request_id),
    .io_waitCycles              (_timer_6_io_waitCycles)	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  );	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  TimingEngine timer_6 (	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
    .clock           (clock),
    .reset           (reset),
    .io_cmd_valid    (_cmdDemux_io_deq_6_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cs  (_cmdDemux_io_deq_6_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_ras (_cmdDemux_io_deq_6_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cas (_cmdDemux_io_deq_6_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_we  (_cmdDemux_io_deq_6_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_waitCycles   (_timer_6_io_waitCycles)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  Queue256_BankMemoryResponse banksWithTiming_6_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_banksWithTiming_6_2_io_enq_ready),
    .io_enq_valid           (_banksWithTiming_6_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_addr       (_banksWithTiming_6_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_data       (_banksWithTiming_6_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_request_id (_banksWithTiming_6_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_ready           (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
    .io_deq_valid           (_banksWithTiming_6_2_io_deq_valid),
    .io_deq_bits_addr       (_banksWithTiming_6_2_io_deq_bits_addr),
    .io_deq_bits_data       (_banksWithTiming_6_2_io_deq_bits_data),
    .io_deq_bits_request_id (_banksWithTiming_6_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  DRAMBankWithWait_15 banksWithTiming_7_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_banksWithTiming_7_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_7_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_7_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_7_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_7_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_7_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_7_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_7_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_7_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_phyResp_ready           (_banksWithTiming_7_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_phyResp_valid           (_banksWithTiming_7_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_banksWithTiming_7_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_banksWithTiming_7_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_banksWithTiming_7_1_io_phyResp_bits_request_id),
    .io_waitCycles              (_timer_7_io_waitCycles)	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  );	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
  TimingEngine timer_7 (	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
    .clock           (clock),
    .reset           (reset),
    .io_cmd_valid    (_cmdDemux_io_deq_7_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cs  (_cmdDemux_io_deq_7_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_ras (_cmdDemux_io_deq_7_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_cas (_cmdDemux_io_deq_7_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_cmd_bits_we  (_cmdDemux_io_deq_7_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:19:24]
    .io_waitCycles   (_timer_7_io_waitCycles)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:35:25]
  Queue256_BankMemoryResponse banksWithTiming_7_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_banksWithTiming_7_2_io_enq_ready),
    .io_enq_valid           (_banksWithTiming_7_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_addr       (_banksWithTiming_7_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_data       (_banksWithTiming_7_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_enq_bits_request_id (_banksWithTiming_7_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:34:25]
    .io_deq_ready           (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
    .io_deq_valid           (_banksWithTiming_7_2_io_deq_valid),
    .io_deq_bits_addr       (_banksWithTiming_7_2_io_deq_bits_addr),
    .io_deq_bits_data       (_banksWithTiming_7_2_io_deq_bits_data),
    .io_deq_bits_request_id (_banksWithTiming_7_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
  RRArbiter arb (	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
    .clock                   (clock),
    .io_in_0_ready           (_arb_io_in_0_ready),
    .io_in_0_valid           (_banksWithTiming_0_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_0_bits_addr       (_banksWithTiming_0_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_0_bits_data       (_banksWithTiming_0_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_0_bits_request_id (_banksWithTiming_0_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_1_ready           (_arb_io_in_1_ready),
    .io_in_1_valid           (_banksWithTiming_1_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_1_bits_addr       (_banksWithTiming_1_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_1_bits_data       (_banksWithTiming_1_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_1_bits_request_id (_banksWithTiming_1_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_2_ready           (_arb_io_in_2_ready),
    .io_in_2_valid           (_banksWithTiming_2_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_2_bits_addr       (_banksWithTiming_2_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_2_bits_data       (_banksWithTiming_2_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_2_bits_request_id (_banksWithTiming_2_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_3_ready           (_arb_io_in_3_ready),
    .io_in_3_valid           (_banksWithTiming_3_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_3_bits_addr       (_banksWithTiming_3_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_3_bits_data       (_banksWithTiming_3_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_3_bits_request_id (_banksWithTiming_3_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_4_ready           (_arb_io_in_4_ready),
    .io_in_4_valid           (_banksWithTiming_4_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_4_bits_addr       (_banksWithTiming_4_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_4_bits_data       (_banksWithTiming_4_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_4_bits_request_id (_banksWithTiming_4_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_5_ready           (_arb_io_in_5_ready),
    .io_in_5_valid           (_banksWithTiming_5_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_5_bits_addr       (_banksWithTiming_5_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_5_bits_data       (_banksWithTiming_5_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_5_bits_request_id (_banksWithTiming_5_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_6_ready           (_arb_io_in_6_ready),
    .io_in_6_valid           (_banksWithTiming_6_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_6_bits_addr       (_banksWithTiming_6_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_6_bits_data       (_banksWithTiming_6_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_6_bits_request_id (_banksWithTiming_6_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_7_ready           (_arb_io_in_7_ready),
    .io_in_7_valid           (_banksWithTiming_7_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_7_bits_addr       (_banksWithTiming_7_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_7_bits_data       (_banksWithTiming_7_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_in_7_bits_request_id (_banksWithTiming_7_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:87:23]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:101:19]
  assign io_memCmd_ready = _cmdDemux_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :19:24]
endmodule

module Queue256_PhysicalMemoryResponse(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [95:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [7:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [7:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][15:8];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][16];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_256x96 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_addr, io_enq_bits_data, io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module RRArbiter_2(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_request_id	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:92:26, :94:{24,33}]
  wire io_out_valid_0 = io_chosen_choice ? io_in_1_valid : io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :92:26, :94:{24,33}]
  reg  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire ctrl_validMask_1 = io_in_1_valid & ~ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  assign io_chosen_choice = ctrl_validMask_1 | ~io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & io_out_valid_0)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :92:26, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~ctrl_validMask_1 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:78, :74:21, :83:76, :118:7]
  assign io_in_1_ready =
    (~ctrl_validMask_grantMask_lastGrant | ~(ctrl_validMask_1 | io_in_0_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :83:76, :87:50, :118:7]
  assign io_out_valid = io_out_valid_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = io_chosen_choice ? io_in_1_bits_addr : io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :92:26, :94:{24,33}, :118:7]
  assign io_out_bits_data = io_chosen_choice ? io_in_1_bits_data : io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :92:26, :94:{24,33}, :118:7]
  assign io_out_bits_request_id =
    io_chosen_choice ? io_in_1_bits_request_id : io_in_0_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :92:26, :94:{24,33}, :118:7]
endmodule

module Channel(	// @[src/main/scala/memctrl/memories/Channel.scala:6:7]
  input         clock,	// @[src/main/scala/memctrl/memories/Channel.scala:6:7]
                reset,	// @[src/main/scala/memctrl/memories/Channel.scala:6:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
);

  wire        _respArb_io_in_0_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:53:23]
  wire        _respArb_io_in_1_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:53:23]
  wire        _respQueues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire        _respQueues_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire        _respQueues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire        _respQueues_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire        _ranks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire        _ranks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire        _ranks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire        _ranks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire        _cmdDemux_io_deq_0_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_0_bits_cs;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_0_bits_ras;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_0_bits_cas;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_0_bits_we;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_1_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_1_bits_cs;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_1_bits_ras;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_1_bits_cas;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_1_bits_we;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/Channel.scala:43:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/Channel.scala:43:13]
      if ((`PRINTF_COND_) & _respQueues_0_io_enq_ready & _ranks_0_io_phyResp_valid
          & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Channel.scala:22:23, :33:11, :43:13, :44:13]
        $fwrite(`PRINTF_FD_, "[Channel] Response enqueued from Rank %d\n", 1'h0);	// @[src/main/scala/memctrl/memories/Channel.scala:43:13]
        $fwrite(`PRINTF_FD_, " [Channel]  -> request_id = %d, data = 0x%x\n",
                _ranks_0_io_phyResp_bits_request_id, _ranks_0_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Channel.scala:22:23, :44:13]
      end
      if ((`PRINTF_COND_) & _respQueues_1_io_enq_ready & _ranks_1_io_phyResp_valid
          & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Channel.scala:22:23, :33:11, :43:13, :44:13]
        $fwrite(`PRINTF_FD_, "[Channel] Response enqueued from Rank %d\n", 1'h1);	// @[src/main/scala/memctrl/memories/Channel.scala:43:13]
        $fwrite(`PRINTF_FD_, " [Channel]  -> request_id = %d, data = 0x%x\n",
                _ranks_1_io_phyResp_bits_request_id, _ranks_1_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Channel.scala:22:23, :44:13]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  MultiRankCmdQueue cmdDemux (	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_ready             (io_memCmd_ready),
    .io_enq_valid             (io_memCmd_valid),
    .io_enq_bits_addr         (io_memCmd_bits_addr),
    .io_enq_bits_data         (io_memCmd_bits_data),
    .io_enq_bits_cs           (io_memCmd_bits_cs),
    .io_enq_bits_ras          (io_memCmd_bits_ras),
    .io_enq_bits_cas          (io_memCmd_bits_cas),
    .io_enq_bits_we           (io_memCmd_bits_we),
    .io_enq_bits_request_id   (io_memCmd_bits_request_id),
    .io_deq_0_ready           (_ranks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_deq_0_valid           (_cmdDemux_io_deq_0_valid),
    .io_deq_0_bits_addr       (_cmdDemux_io_deq_0_bits_addr),
    .io_deq_0_bits_data       (_cmdDemux_io_deq_0_bits_data),
    .io_deq_0_bits_cs         (_cmdDemux_io_deq_0_bits_cs),
    .io_deq_0_bits_ras        (_cmdDemux_io_deq_0_bits_ras),
    .io_deq_0_bits_cas        (_cmdDemux_io_deq_0_bits_cas),
    .io_deq_0_bits_we         (_cmdDemux_io_deq_0_bits_we),
    .io_deq_0_bits_request_id (_cmdDemux_io_deq_0_bits_request_id),
    .io_deq_1_ready           (_ranks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_deq_1_valid           (_cmdDemux_io_deq_1_valid),
    .io_deq_1_bits_addr       (_cmdDemux_io_deq_1_bits_addr),
    .io_deq_1_bits_data       (_cmdDemux_io_deq_1_bits_data),
    .io_deq_1_bits_cs         (_cmdDemux_io_deq_1_bits_cs),
    .io_deq_1_bits_ras        (_cmdDemux_io_deq_1_bits_ras),
    .io_deq_1_bits_cas        (_cmdDemux_io_deq_1_bits_cas),
    .io_deq_1_bits_we         (_cmdDemux_io_deq_1_bits_we),
    .io_deq_1_bits_request_id (_cmdDemux_io_deq_1_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  Rank ranks_0 (	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_ranks_0_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_0_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_0_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_0_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_0_bits_cs),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_0_bits_ras),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_0_bits_cas),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_0_bits_we),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_0_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_phyResp_ready           (_respQueues_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_phyResp_valid           (_ranks_0_io_phyResp_valid),
    .io_phyResp_bits_addr       (_ranks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_ranks_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_ranks_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  Rank_1 ranks_1 (	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_ranks_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_1_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_1_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_1_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_1_bits_cs),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_1_bits_ras),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_1_bits_cas),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_1_bits_we),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_1_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_phyResp_ready           (_respQueues_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_phyResp_valid           (_ranks_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_ranks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_ranks_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_ranks_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  Queue256_PhysicalMemoryResponse respQueues_0 (	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueues_0_io_enq_ready),
    .io_enq_valid           (_ranks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_addr       (_ranks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_data       (_ranks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_request_id (_ranks_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_deq_ready           (_respArb_io_in_0_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:53:23]
    .io_deq_valid           (_respQueues_0_io_deq_valid),
    .io_deq_bits_addr       (_respQueues_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQueues_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQueues_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  Queue256_PhysicalMemoryResponse respQueues_1 (	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueues_1_io_enq_ready),
    .io_enq_valid           (_ranks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_addr       (_ranks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_data       (_ranks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_request_id (_ranks_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_deq_ready           (_respArb_io_in_1_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:53:23]
    .io_deq_valid           (_respQueues_1_io_deq_valid),
    .io_deq_bits_addr       (_respQueues_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQueues_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQueues_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  RRArbiter_2 respArb (	// @[src/main/scala/memctrl/memories/Channel.scala:53:23]
    .clock                   (clock),
    .io_in_0_ready           (_respArb_io_in_0_ready),
    .io_in_0_valid           (_respQueues_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_0_bits_addr       (_respQueues_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_0_bits_data       (_respQueues_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_0_bits_request_id (_respQueues_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_1_ready           (_respArb_io_in_1_ready),
    .io_in_1_valid           (_respQueues_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_1_bits_addr       (_respQueues_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_1_bits_data       (_respQueues_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_1_bits_request_id (_respQueues_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:53:23]
endmodule

// VCS coverage exclude_file
module ram_2x98(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input         R0_addr,
                R0_en,
                R0_clk,
  output [97:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [97:0] W0_data
);

  reg [97:0] Memory[0:1];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [127:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'h80; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[0]] = _RANDOM_MEM[97:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 98'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue2_ControllerRequest(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [1:0]  io_count	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [97:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg         wrap;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         wrap_1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = wrap == wrap_1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      wrap <= 1'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
      wrap_1 <= 1'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        wrap <= wrap - 1'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        wrap_1 <= wrap_1 - 1'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x98 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (wrap_1),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_rd_en,
        io_enq_bits_wr_en,
        io_enq_bits_addr,
        io_enq_bits_wdata,
        io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_rd_en = _ram_ext_R0_data[97];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wr_en = _ram_ext_R0_data[96];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_addr = _ram_ext_R0_data[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wdata = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_count = {full, wrap - wrap_1};	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :309:32, :312:62]
endmodule

// VCS coverage exclude_file
module ram_2x130(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input          R0_addr,
                 R0_en,
                 R0_clk,
  output [129:0] R0_data,
  input          W0_addr,
                 W0_en,
                 W0_clk,
  input  [129:0] W0_data
);

  reg [129:0] Memory[0:1];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [159:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'hA0; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[0]] = _RANDOM_MEM[129:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 130'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue2_ControllerResponse(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [1:0]  io_count	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [129:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg          wrap;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg          wrap_1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg          maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire         ptr_match = wrap == wrap_1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire         empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire         full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire         do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire         do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      wrap <= 1'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
      wrap_1 <= 1'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        wrap <= wrap - 1'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        wrap_1 <= wrap_1 - 1'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x130 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (wrap_1),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_rd_en,
        io_enq_bits_wr_en,
        io_enq_bits_addr,
        io_enq_bits_wdata,
        io_enq_bits_data,
        io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_rd_en = _ram_ext_R0_data[129];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wr_en = _ram_ext_R0_data[128];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_addr = _ram_ext_R0_data[127:96];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wdata = _ram_ext_R0_data[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_count = {full, wrap - wrap_1};	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :309:32, :312:62]
endmodule

// VCS coverage exclude_file
module ram_2x100(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input         R0_addr,
                R0_en,
                R0_clk,
  output [99:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [99:0] W0_data
);

  reg [99:0] Memory[0:1];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [127:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'h80; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[0]] = _RANDOM_MEM[99:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 100'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue2_PhysicalMemoryCommand(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_request_id	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [99:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg         wrap;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         wrap_1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = wrap == wrap_1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      wrap <= 1'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
      wrap_1 <= 1'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        wrap <= wrap - 1'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        wrap_1 <= wrap_1 - 1'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x100 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (wrap_1),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_addr,
        io_enq_bits_data,
        io_enq_bits_cs,
        io_enq_bits_ras,
        io_enq_bits_cas,
        io_enq_bits_we,
        io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[99:68];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[67:36];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cs = _ram_ext_R0_data[35];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_ras = _ram_ext_R0_data[34];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cas = _ram_ext_R0_data[33];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_we = _ram_ext_R0_data[32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module BankSchedulerPerformanceStatistics(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module OpenPageBankScheduler(	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
  reg  [27:0] openRow;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:64:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_3 = state == 4'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3)
    & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :97:21, :105:{40,60,66,69,78,81}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire        io_resp_valid_0 = state == 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :115:32]
  wire        _GEN = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
  wire        _GEN_0 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        _GEN_1 = ~(|state) | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :63:132, :93:26, :105:40, :122:17]
  wire        _GEN_2 = _GEN_0 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :161:20, :178:{39,63}]
  wire        _GEN_3 = state == 4'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
    wire _GEN_4 = (|state) & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_5 = (|state) & state != 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_6 = _GEN_5 & state != 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :157:28, :159:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :159:15, :161:{20,40}, :166:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :166:15]
      if ((`PRINTF_COND_) & _GEN_5 & _waitingForResp_T_1 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :178:{39,82}, :183:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :183:15]
      if ((`PRINTF_COND_) & _GEN_6 & _waitingForResp_T_2 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :161:20, :195:40, :199:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :199:15]
      if ((`PRINTF_COND_) & _GEN_6 & state != 4'h3 & _GEN_3 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17, :159:15, :161:20, :211:40, :215:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :215:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_7 = state == 4'h7;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_8 = state == 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_9 = state == 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_10 = io_resp_valid_0 | ~_waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :105:40, :115:32, :122:17, :255:22]
  assign cmdReg_cs =
    ~(|state)
    | ~(_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3 | _GEN_7)
    & (_GEN_8 | ~_GEN_9 & _GEN_10) | sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :97:21, :105:40, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_11 = _GEN_9 & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :105:69, :122:17, :237:22]
  wire        _GEN_12 = _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :220:22]
  wire        _GEN_13 = _GEN_3 | _GEN_12;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :205:22, :220:22]
  wire        _GEN_14 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :171:22, :188:22]
  wire        cmdReg_ras = ~_GEN_1 & (_GEN_14 ? ~sentCmd : ~_GEN_13 & _GEN_11);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :65:132, :98:21, :105:69, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_cas =
    (|state)
    & (_waitingForResp_T
         ? ~sentCmd
         : ~_GEN_14 & (_GEN_3 ? ~sentCmd : ~_GEN_12 & _GEN_11));	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :99:21, :105:{40,69}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_we =
    (|state)
    & (_waitingForResp_T | _waitingForResp_T_1 | ~(_waitingForResp_T_2 | _GEN_13)
       & (_GEN_9 | ~io_resp_valid_0 & _waitingForResp_T_3)) & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :100:21, :105:{40,69}, :115:32, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_15 =
    ~(|state) | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
    | _GEN_7 | _GEN_8 | _GEN_9 | io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :95:21, :105:40, :115:32, :122:17]
  wire        _GEN_16 = _GEN_15 | ~(_waitingForResp_T_3 & ~sentCmd);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :95:21, :105:{40,69}, :122:17, :255:22, :257:27]
  wire [31:0] cmdReg_addr = _GEN_16 ? reqAddrReg : 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :95:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_16 ? reqIDReg : 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32, :95:21, :101:21, :122:17]
  assign io_phyResp_ready_0 =
    ~_GEN_8
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
       | _waitingForResp_T_3) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h0 : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23, :53:32, :63:132, :65:132, :105:40, :122:17, :285:35, :286:{14,25}, :287:{20,61,67}, :289:38, :290:{33,40,47,62,71,111}, :291:{27,63}, :292:27]
  wire        _GEN_17 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37, :118:{59,68}]
  wire        _GEN_18 = idleCounter > 32'h3E7 & _GEN_17;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :118:68, :137:{26,50}]
  wire        _GEN_19 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132, :65:132, :66:{18,29,39}]
  wire        _GEN_20 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :124:24]
  wire        _GEN_21 = _GEN | _GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :66:{18,29,39}, :157:28, :158:17]
  wire        _GEN_22 = ~_GEN_0 & _GEN_21;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:66:29, :157:28, :158:17, :161:{20,40}, :164:22]
  wire        _GEN_23 = io_resp_ready & io_resp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
  wire        _GEN_24 = _waitingForResp_T_3 & _GEN_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :105:40, :122:17, :161:20, :261:40, :262:21]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
      openRow <= 28'hFFFFFFF;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :29:32]
      if (_GEN_15 | ~_GEN_24) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :95:21, :122:17, :261:40, :262:21]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37]
      if ((|state) & _waitingForResp_T & _GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :63:132, :93:26, :105:40, :122:17, :161:{20,40}, :162:22]
        openRow <= reqAddrReg[31:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :51:32, :86:9]
      if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      end
      if (|state) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
        if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32, :63:132, :145:31, :146:17, :148:17, :165:28]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_2)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:178:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_waitingForResp_T_2 | _GEN_3) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :195:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_7) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_8) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_9 ? _GEN_0 : io_resp_valid_0 ? _GEN_23 : _GEN_24)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :63:132, :115:32, :122:17, :161:20, :241:40, :242:17, :248:26, :250:23, :261:40, :262:21, :264:21]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      end
      else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:93:26]
        if (~requestActive | _GEN_18 | ~_GEN_17) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :118:68, :124:44, :136:27, :137:{50,91}, :139:58]
          if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
            reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
            reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
          end
        end
        else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:44, :136:27, :137:91, :139:58]
          reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
          reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
        end
        idleCounter <= _GEN_20 ? 32'h0 : idleCounter + 32'h1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :124:{24,44}, :132:23, :133:35, :134:36]
        if (requestActive)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
          state <=
            _GEN_18
              ? 4'h7
              : _GEN_17 ? 4'h6 : openRow == reqAddrReg[31:4] ? {3'h1, ~reqIsRead} : 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :49:32, :51:32, :63:132, :86:9, :118:68, :137:{50,91}, :138:17, :139:58, :142:22, :143:{28,40}, :144:17, :145:31, :146:17, :148:17]
      end
      requestActive <=
        (|state)
          ? (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
             | _GEN_7 | _GEN_8 | _GEN_9 | ~_GEN_23) & requestActive
          : _GEN_20 | requestActive;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :63:132, :93:26, :105:40, :122:17, :124:{24,44}, :131:23, :248:26, :249:23]
      if (_GEN_1 | ~(_waitingForResp_T_1 & _GEN)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :105:40, :122:17, :174:28, :176:23]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :55:32]
      if (_GEN_1 | ~(_waitingForResp_T_1 ? _GEN_2 : _waitingForResp_T_2 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :56:32, :105:40, :122:17, :161:20, :178:{39,82}, :179:25, :195:40, :197:25]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      sentCmd <=
        (|state)
          ? (_waitingForResp_T
               ? _GEN_22
               : _waitingForResp_T_1
                   ? ~_GEN_2 & _GEN_21
                   : _waitingForResp_T_2 | _GEN_3 | _GEN_7
                     | ~(_GEN_8 | ~(_GEN_9 | ~_GEN_10))
                       ? _GEN_22
                       : _GEN_19)
          : _GEN_19;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :66:{18,29,39}, :93:26, :97:21, :105:40, :122:17, :157:28, :158:17, :161:40, :164:22, :174:28, :178:{39,82}, :181:25, :195:40, :211:40, :226:40, :241:40, :255:22]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :35:37]
        openRow = _RANDOM[6'h1C][30:3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :44:27]
        reqIsRead = _RANDOM[6'h20][1];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
        reqIsWrite = _RANDOM[6'h20][2];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :50:32]
        reqAddrReg = {_RANDOM[6'h20][31:3], _RANDOM[6'h21][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :51:32]
        reqWdataReg = {_RANDOM[6'h21][31:3], _RANDOM[6'h22][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32, :52:32]
        reqIDReg = {_RANDOM[6'h22][31:3], _RANDOM[6'h23][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32, :53:32]
        requestActive = _RANDOM[6'h23][3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :54:32]
        issuedAddrReg = {_RANDOM[6'h23][31:4], _RANDOM[6'h24][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :55:32]
        responseDataReg = {_RANDOM[6'h24][31:4], _RANDOM[6'h25][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :55:32, :56:32]
        idleCounter = {_RANDOM[6'h25][31:4], _RANDOM[6'h26][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32, :57:32]
        state = _RANDOM[6'h26][7:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :63:132]
        prevState = _RANDOM[6'h26][11:8];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :64:132]
        sentCmd = _RANDOM[6'h26][12];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :65:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
    .io_addr         (io_phyResp_bits_addr),
    .io_channelIndex (/* unused */),
    .io_bankIndex    (_respDec_io_bankIndex),
    .io_rankIndex    (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics perf (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:95:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :154:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:99:21, :122:17]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:100:21, :122:17, :154:22, :171:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:101:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :93:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :105:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :95:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :98:21, :122:17, :154:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :99:21, :122:17]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :100:21, :122:17, :154:22, :171:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :101:21, :122:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :67:15]
endmodule

module BankSchedulerPerformanceStatistics_1(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module OpenPageBankScheduler_1(	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
  reg  [27:0] openRow;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:64:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_3 = state == 4'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3)
    & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :97:21, :105:{40,60,66,69,78,81}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire        io_resp_valid_0 = state == 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :115:32]
  wire        _GEN = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
  wire        _GEN_0 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        _GEN_1 = ~(|state) | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :63:132, :93:26, :105:40, :122:17]
  wire        _GEN_2 = _GEN_0 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :161:20, :178:{39,63}]
  wire        _GEN_3 = state == 4'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
    wire _GEN_4 = (|state) & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_5 = (|state) & state != 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_6 = _GEN_5 & state != 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :157:28, :159:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :159:15, :161:{20,40}, :166:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :166:15]
      if ((`PRINTF_COND_) & _GEN_5 & _waitingForResp_T_1 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :178:{39,82}, :183:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :183:15]
      if ((`PRINTF_COND_) & _GEN_6 & _waitingForResp_T_2 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :161:20, :195:40, :199:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :199:15]
      if ((`PRINTF_COND_) & _GEN_6 & state != 4'h3 & _GEN_3 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17, :159:15, :161:20, :211:40, :215:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :215:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_7 = state == 4'h7;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_8 = state == 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_9 = state == 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_10 = io_resp_valid_0 | ~_waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :105:40, :115:32, :122:17, :255:22]
  assign cmdReg_cs =
    ~(|state)
    | ~(_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3 | _GEN_7)
    & (_GEN_8 | ~_GEN_9 & _GEN_10) | sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :97:21, :105:40, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_11 = _GEN_9 & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :105:69, :122:17, :237:22]
  wire        _GEN_12 = _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :220:22]
  wire        _GEN_13 = _GEN_3 | _GEN_12;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :205:22, :220:22]
  wire        _GEN_14 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :171:22, :188:22]
  wire        cmdReg_ras = ~_GEN_1 & (_GEN_14 ? ~sentCmd : ~_GEN_13 & _GEN_11);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :65:132, :98:21, :105:69, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_cas =
    (|state)
    & (_waitingForResp_T
         ? ~sentCmd
         : ~_GEN_14 & (_GEN_3 ? ~sentCmd : ~_GEN_12 & _GEN_11));	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :99:21, :105:{40,69}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_we =
    (|state)
    & (_waitingForResp_T | _waitingForResp_T_1 | ~(_waitingForResp_T_2 | _GEN_13)
       & (_GEN_9 | ~io_resp_valid_0 & _waitingForResp_T_3)) & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :100:21, :105:{40,69}, :115:32, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_15 =
    ~(|state) | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
    | _GEN_7 | _GEN_8 | _GEN_9 | io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :95:21, :105:40, :115:32, :122:17]
  wire        _GEN_16 = _GEN_15 | ~(_waitingForResp_T_3 & ~sentCmd);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :95:21, :105:{40,69}, :122:17, :255:22, :257:27]
  wire [31:0] cmdReg_addr = _GEN_16 ? reqAddrReg : 32'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :95:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_16 ? reqIDReg : 32'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32, :95:21, :101:21, :122:17]
  assign io_phyResp_ready_0 =
    ~_GEN_8
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
       | _waitingForResp_T_3) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h1 : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23, :53:32, :63:132, :65:132, :105:40, :122:17, :285:35, :286:{14,25}, :287:{20,61,67}, :289:38, :290:{33,40,47,62,71,111}, :291:{27,63}, :292:27]
  wire        _GEN_17 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37, :118:{59,68}]
  wire        _GEN_18 = idleCounter > 32'h3E7 & _GEN_17;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :118:68, :137:{26,50}]
  wire        _GEN_19 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132, :65:132, :66:{18,29,39}]
  wire        _GEN_20 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :124:24]
  wire        _GEN_21 = _GEN | _GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :66:{18,29,39}, :157:28, :158:17]
  wire        _GEN_22 = ~_GEN_0 & _GEN_21;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:66:29, :157:28, :158:17, :161:{20,40}, :164:22]
  wire        _GEN_23 = io_resp_ready & io_resp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
  wire        _GEN_24 = _waitingForResp_T_3 & _GEN_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :105:40, :122:17, :161:20, :261:40, :262:21]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
      openRow <= 28'hFFFFFFF;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :29:32]
      if (_GEN_15 | ~_GEN_24) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :95:21, :122:17, :261:40, :262:21]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37]
      if ((|state) & _waitingForResp_T & _GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :63:132, :93:26, :105:40, :122:17, :161:{20,40}, :162:22]
        openRow <= reqAddrReg[31:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :51:32, :86:9]
      if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      end
      if (|state) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
        if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32, :63:132, :145:31, :146:17, :148:17, :165:28]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_2)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:178:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_waitingForResp_T_2 | _GEN_3) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :195:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_7) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_8) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_9 ? _GEN_0 : io_resp_valid_0 ? _GEN_23 : _GEN_24)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :63:132, :115:32, :122:17, :161:20, :241:40, :242:17, :248:26, :250:23, :261:40, :262:21, :264:21]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      end
      else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:93:26]
        if (~requestActive | _GEN_18 | ~_GEN_17) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :118:68, :124:44, :136:27, :137:{50,91}, :139:58]
          if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
            reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
            reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
          end
        end
        else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:44, :136:27, :137:91, :139:58]
          reqAddrReg <= 32'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
          reqIDReg <= 32'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
        end
        idleCounter <= _GEN_20 ? 32'h0 : idleCounter + 32'h1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :124:{24,44}, :132:23, :133:35, :134:36]
        if (requestActive)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
          state <=
            _GEN_18
              ? 4'h7
              : _GEN_17 ? 4'h6 : openRow == reqAddrReg[31:4] ? {3'h1, ~reqIsRead} : 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :49:32, :51:32, :63:132, :86:9, :118:68, :137:{50,91}, :138:17, :139:58, :142:22, :143:{28,40}, :144:17, :145:31, :146:17, :148:17]
      end
      requestActive <=
        (|state)
          ? (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
             | _GEN_7 | _GEN_8 | _GEN_9 | ~_GEN_23) & requestActive
          : _GEN_20 | requestActive;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :63:132, :93:26, :105:40, :122:17, :124:{24,44}, :131:23, :248:26, :249:23]
      if (_GEN_1 | ~(_waitingForResp_T_1 & _GEN)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :105:40, :122:17, :174:28, :176:23]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :55:32]
      if (_GEN_1 | ~(_waitingForResp_T_1 ? _GEN_2 : _waitingForResp_T_2 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :56:32, :105:40, :122:17, :161:20, :178:{39,82}, :179:25, :195:40, :197:25]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      sentCmd <=
        (|state)
          ? (_waitingForResp_T
               ? _GEN_22
               : _waitingForResp_T_1
                   ? ~_GEN_2 & _GEN_21
                   : _waitingForResp_T_2 | _GEN_3 | _GEN_7
                     | ~(_GEN_8 | ~(_GEN_9 | ~_GEN_10))
                       ? _GEN_22
                       : _GEN_19)
          : _GEN_19;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :66:{18,29,39}, :93:26, :97:21, :105:40, :122:17, :157:28, :158:17, :161:40, :164:22, :174:28, :178:{39,82}, :181:25, :195:40, :211:40, :226:40, :241:40, :255:22]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :35:37]
        openRow = _RANDOM[6'h1C][30:3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :44:27]
        reqIsRead = _RANDOM[6'h20][1];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
        reqIsWrite = _RANDOM[6'h20][2];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :50:32]
        reqAddrReg = {_RANDOM[6'h20][31:3], _RANDOM[6'h21][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :51:32]
        reqWdataReg = {_RANDOM[6'h21][31:3], _RANDOM[6'h22][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32, :52:32]
        reqIDReg = {_RANDOM[6'h22][31:3], _RANDOM[6'h23][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32, :53:32]
        requestActive = _RANDOM[6'h23][3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :54:32]
        issuedAddrReg = {_RANDOM[6'h23][31:4], _RANDOM[6'h24][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :55:32]
        responseDataReg = {_RANDOM[6'h24][31:4], _RANDOM[6'h25][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :55:32, :56:32]
        idleCounter = {_RANDOM[6'h25][31:4], _RANDOM[6'h26][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32, :57:32]
        state = _RANDOM[6'h26][7:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :63:132]
        prevState = _RANDOM[6'h26][11:8];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :64:132]
        sentCmd = _RANDOM[6'h26][12];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :65:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
    .io_addr         (io_phyResp_bits_addr),
    .io_channelIndex (/* unused */),
    .io_bankIndex    (_respDec_io_bankIndex),
    .io_rankIndex    (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_1 perf (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:95:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :154:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:99:21, :122:17]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:100:21, :122:17, :154:22, :171:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:101:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :93:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :105:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :95:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :98:21, :122:17, :154:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :99:21, :122:17]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :100:21, :122:17, :154:22, :171:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :101:21, :122:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :67:15]
endmodule

module BankSchedulerPerformanceStatistics_2(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(2),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(2),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module OpenPageBankScheduler_2(	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
  reg  [27:0] openRow;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:64:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_3 = state == 4'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3)
    & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :97:21, :105:{40,60,66,69,78,81}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire        io_resp_valid_0 = state == 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :115:32]
  wire        _GEN = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
  wire        _GEN_0 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        _GEN_1 = ~(|state) | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :63:132, :93:26, :105:40, :122:17]
  wire        _GEN_2 = _GEN_0 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :161:20, :178:{39,63}]
  wire        _GEN_3 = state == 4'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
    wire _GEN_4 = (|state) & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_5 = (|state) & state != 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_6 = _GEN_5 & state != 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :157:28, :159:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :159:15, :161:{20,40}, :166:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :166:15]
      if ((`PRINTF_COND_) & _GEN_5 & _waitingForResp_T_1 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :178:{39,82}, :183:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :183:15]
      if ((`PRINTF_COND_) & _GEN_6 & _waitingForResp_T_2 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :161:20, :195:40, :199:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :199:15]
      if ((`PRINTF_COND_) & _GEN_6 & state != 4'h3 & _GEN_3 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17, :159:15, :161:20, :211:40, :215:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :215:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_7 = state == 4'h7;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_8 = state == 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_9 = state == 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_10 = io_resp_valid_0 | ~_waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :105:40, :115:32, :122:17, :255:22]
  assign cmdReg_cs =
    ~(|state)
    | ~(_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3 | _GEN_7)
    & (_GEN_8 | ~_GEN_9 & _GEN_10) | sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :97:21, :105:40, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_11 = _GEN_9 & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :105:69, :122:17, :237:22]
  wire        _GEN_12 = _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :220:22]
  wire        _GEN_13 = _GEN_3 | _GEN_12;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :205:22, :220:22]
  wire        _GEN_14 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :171:22, :188:22]
  wire        cmdReg_ras = ~_GEN_1 & (_GEN_14 ? ~sentCmd : ~_GEN_13 & _GEN_11);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :65:132, :98:21, :105:69, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_cas =
    (|state)
    & (_waitingForResp_T
         ? ~sentCmd
         : ~_GEN_14 & (_GEN_3 ? ~sentCmd : ~_GEN_12 & _GEN_11));	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :99:21, :105:{40,69}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_we =
    (|state)
    & (_waitingForResp_T | _waitingForResp_T_1 | ~(_waitingForResp_T_2 | _GEN_13)
       & (_GEN_9 | ~io_resp_valid_0 & _waitingForResp_T_3)) & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :100:21, :105:{40,69}, :115:32, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_15 =
    ~(|state) | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
    | _GEN_7 | _GEN_8 | _GEN_9 | io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :95:21, :105:40, :115:32, :122:17]
  wire        _GEN_16 = _GEN_15 | ~(_waitingForResp_T_3 & ~sentCmd);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :95:21, :105:{40,69}, :122:17, :255:22, :257:27]
  wire [31:0] cmdReg_addr = _GEN_16 ? reqAddrReg : 32'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :95:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_16 ? reqIDReg : 32'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32, :95:21, :101:21, :122:17]
  assign io_phyResp_ready_0 =
    ~_GEN_8
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
       | _waitingForResp_T_3) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h2 : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23, :53:32, :63:132, :65:132, :105:40, :122:17, :285:35, :286:{14,25}, :287:{20,61,67}, :289:38, :290:{33,40,47,62,71,111}, :291:{27,63}, :292:27]
  wire        _GEN_17 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37, :118:{59,68}]
  wire        _GEN_18 = idleCounter > 32'h3E7 & _GEN_17;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :118:68, :137:{26,50}]
  wire        _GEN_19 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132, :65:132, :66:{18,29,39}]
  wire        _GEN_20 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :124:24]
  wire        _GEN_21 = _GEN | _GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :66:{18,29,39}, :157:28, :158:17]
  wire        _GEN_22 = ~_GEN_0 & _GEN_21;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:66:29, :157:28, :158:17, :161:{20,40}, :164:22]
  wire        _GEN_23 = io_resp_ready & io_resp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
  wire        _GEN_24 = _waitingForResp_T_3 & _GEN_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :105:40, :122:17, :161:20, :261:40, :262:21]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
      openRow <= 28'hFFFFFFF;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :29:32]
      if (_GEN_15 | ~_GEN_24) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :95:21, :122:17, :261:40, :262:21]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37]
      if ((|state) & _waitingForResp_T & _GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :63:132, :93:26, :105:40, :122:17, :161:{20,40}, :162:22]
        openRow <= reqAddrReg[31:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :51:32, :86:9]
      if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      end
      if (|state) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
        if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32, :63:132, :145:31, :146:17, :148:17, :165:28]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_2)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:178:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_waitingForResp_T_2 | _GEN_3) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :195:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_7) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_8) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_9 ? _GEN_0 : io_resp_valid_0 ? _GEN_23 : _GEN_24)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :63:132, :115:32, :122:17, :161:20, :241:40, :242:17, :248:26, :250:23, :261:40, :262:21, :264:21]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      end
      else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:93:26]
        if (~requestActive | _GEN_18 | ~_GEN_17) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :118:68, :124:44, :136:27, :137:{50,91}, :139:58]
          if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
            reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
            reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
          end
        end
        else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:44, :136:27, :137:91, :139:58]
          reqAddrReg <= 32'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
          reqIDReg <= 32'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
        end
        idleCounter <= _GEN_20 ? 32'h0 : idleCounter + 32'h1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :124:{24,44}, :132:23, :133:35, :134:36]
        if (requestActive)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
          state <=
            _GEN_18
              ? 4'h7
              : _GEN_17 ? 4'h6 : openRow == reqAddrReg[31:4] ? {3'h1, ~reqIsRead} : 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :49:32, :51:32, :63:132, :86:9, :118:68, :137:{50,91}, :138:17, :139:58, :142:22, :143:{28,40}, :144:17, :145:31, :146:17, :148:17]
      end
      requestActive <=
        (|state)
          ? (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
             | _GEN_7 | _GEN_8 | _GEN_9 | ~_GEN_23) & requestActive
          : _GEN_20 | requestActive;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :63:132, :93:26, :105:40, :122:17, :124:{24,44}, :131:23, :248:26, :249:23]
      if (_GEN_1 | ~(_waitingForResp_T_1 & _GEN)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :105:40, :122:17, :174:28, :176:23]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :55:32]
      if (_GEN_1 | ~(_waitingForResp_T_1 ? _GEN_2 : _waitingForResp_T_2 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :56:32, :105:40, :122:17, :161:20, :178:{39,82}, :179:25, :195:40, :197:25]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      sentCmd <=
        (|state)
          ? (_waitingForResp_T
               ? _GEN_22
               : _waitingForResp_T_1
                   ? ~_GEN_2 & _GEN_21
                   : _waitingForResp_T_2 | _GEN_3 | _GEN_7
                     | ~(_GEN_8 | ~(_GEN_9 | ~_GEN_10))
                       ? _GEN_22
                       : _GEN_19)
          : _GEN_19;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :66:{18,29,39}, :93:26, :97:21, :105:40, :122:17, :157:28, :158:17, :161:40, :164:22, :174:28, :178:{39,82}, :181:25, :195:40, :211:40, :226:40, :241:40, :255:22]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :35:37]
        openRow = _RANDOM[6'h1C][30:3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :44:27]
        reqIsRead = _RANDOM[6'h20][1];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
        reqIsWrite = _RANDOM[6'h20][2];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :50:32]
        reqAddrReg = {_RANDOM[6'h20][31:3], _RANDOM[6'h21][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :51:32]
        reqWdataReg = {_RANDOM[6'h21][31:3], _RANDOM[6'h22][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32, :52:32]
        reqIDReg = {_RANDOM[6'h22][31:3], _RANDOM[6'h23][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32, :53:32]
        requestActive = _RANDOM[6'h23][3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :54:32]
        issuedAddrReg = {_RANDOM[6'h23][31:4], _RANDOM[6'h24][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :55:32]
        responseDataReg = {_RANDOM[6'h24][31:4], _RANDOM[6'h25][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :55:32, :56:32]
        idleCounter = {_RANDOM[6'h25][31:4], _RANDOM[6'h26][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32, :57:32]
        state = _RANDOM[6'h26][7:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :63:132]
        prevState = _RANDOM[6'h26][11:8];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :64:132]
        sentCmd = _RANDOM[6'h26][12];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :65:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
    .io_addr         (io_phyResp_bits_addr),
    .io_channelIndex (/* unused */),
    .io_bankIndex    (_respDec_io_bankIndex),
    .io_rankIndex    (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_2 perf (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:95:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :154:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:99:21, :122:17]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:100:21, :122:17, :154:22, :171:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:101:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :93:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :105:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :95:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :98:21, :122:17, :154:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :99:21, :122:17]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :100:21, :122:17, :154:22, :171:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :101:21, :122:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :67:15]
endmodule

module BankSchedulerPerformanceStatistics_3(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(3),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(3),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module OpenPageBankScheduler_3(	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
  reg  [27:0] openRow;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:64:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_3 = state == 4'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3)
    & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :97:21, :105:{40,60,66,69,78,81}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire        io_resp_valid_0 = state == 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :115:32]
  wire        _GEN = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
  wire        _GEN_0 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        _GEN_1 = ~(|state) | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :63:132, :93:26, :105:40, :122:17]
  wire        _GEN_2 = _GEN_0 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :161:20, :178:{39,63}]
  wire        _GEN_3 = state == 4'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
    wire _GEN_4 = (|state) & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_5 = (|state) & state != 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_6 = _GEN_5 & state != 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :157:28, :159:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :159:15, :161:{20,40}, :166:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :166:15]
      if ((`PRINTF_COND_) & _GEN_5 & _waitingForResp_T_1 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :178:{39,82}, :183:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :183:15]
      if ((`PRINTF_COND_) & _GEN_6 & _waitingForResp_T_2 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :161:20, :195:40, :199:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :199:15]
      if ((`PRINTF_COND_) & _GEN_6 & state != 4'h3 & _GEN_3 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17, :159:15, :161:20, :211:40, :215:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :215:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_7 = state == 4'h7;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_8 = state == 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_9 = state == 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_10 = io_resp_valid_0 | ~_waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :105:40, :115:32, :122:17, :255:22]
  assign cmdReg_cs =
    ~(|state)
    | ~(_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3 | _GEN_7)
    & (_GEN_8 | ~_GEN_9 & _GEN_10) | sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :97:21, :105:40, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_11 = _GEN_9 & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :105:69, :122:17, :237:22]
  wire        _GEN_12 = _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :220:22]
  wire        _GEN_13 = _GEN_3 | _GEN_12;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :205:22, :220:22]
  wire        _GEN_14 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :171:22, :188:22]
  wire        cmdReg_ras = ~_GEN_1 & (_GEN_14 ? ~sentCmd : ~_GEN_13 & _GEN_11);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :65:132, :98:21, :105:69, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_cas =
    (|state)
    & (_waitingForResp_T
         ? ~sentCmd
         : ~_GEN_14 & (_GEN_3 ? ~sentCmd : ~_GEN_12 & _GEN_11));	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :99:21, :105:{40,69}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_we =
    (|state)
    & (_waitingForResp_T | _waitingForResp_T_1 | ~(_waitingForResp_T_2 | _GEN_13)
       & (_GEN_9 | ~io_resp_valid_0 & _waitingForResp_T_3)) & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :100:21, :105:{40,69}, :115:32, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_15 =
    ~(|state) | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
    | _GEN_7 | _GEN_8 | _GEN_9 | io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :95:21, :105:40, :115:32, :122:17]
  wire        _GEN_16 = _GEN_15 | ~(_waitingForResp_T_3 & ~sentCmd);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :95:21, :105:{40,69}, :122:17, :255:22, :257:27]
  wire [31:0] cmdReg_addr = _GEN_16 ? reqAddrReg : 32'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :95:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_16 ? reqIDReg : 32'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32, :95:21, :101:21, :122:17]
  assign io_phyResp_ready_0 =
    ~_GEN_8
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
       | _waitingForResp_T_3) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h3 : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23, :53:32, :63:132, :65:132, :105:40, :122:17, :285:35, :286:{14,25}, :287:{20,61,67}, :289:38, :290:{33,40,47,62,71,111}, :291:{27,63}, :292:27]
  wire        _GEN_17 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37, :118:{59,68}]
  wire        _GEN_18 = idleCounter > 32'h3E7 & _GEN_17;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :118:68, :137:{26,50}]
  wire        _GEN_19 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132, :65:132, :66:{18,29,39}]
  wire        _GEN_20 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :124:24]
  wire        _GEN_21 = _GEN | _GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :66:{18,29,39}, :157:28, :158:17]
  wire        _GEN_22 = ~_GEN_0 & _GEN_21;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:66:29, :157:28, :158:17, :161:{20,40}, :164:22]
  wire        _GEN_23 = io_resp_ready & io_resp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
  wire        _GEN_24 = _waitingForResp_T_3 & _GEN_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :105:40, :122:17, :161:20, :261:40, :262:21]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
      openRow <= 28'hFFFFFFF;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :29:32]
      if (_GEN_15 | ~_GEN_24) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :95:21, :122:17, :261:40, :262:21]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37]
      if ((|state) & _waitingForResp_T & _GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :63:132, :93:26, :105:40, :122:17, :161:{20,40}, :162:22]
        openRow <= reqAddrReg[31:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :51:32, :86:9]
      if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      end
      if (|state) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
        if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32, :63:132, :145:31, :146:17, :148:17, :165:28]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_2)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:178:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_waitingForResp_T_2 | _GEN_3) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :195:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_7) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_8) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_9 ? _GEN_0 : io_resp_valid_0 ? _GEN_23 : _GEN_24)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :63:132, :115:32, :122:17, :161:20, :241:40, :242:17, :248:26, :250:23, :261:40, :262:21, :264:21]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      end
      else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:93:26]
        if (~requestActive | _GEN_18 | ~_GEN_17) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :118:68, :124:44, :136:27, :137:{50,91}, :139:58]
          if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
            reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
            reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
          end
        end
        else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:44, :136:27, :137:91, :139:58]
          reqAddrReg <= 32'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
          reqIDReg <= 32'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
        end
        idleCounter <= _GEN_20 ? 32'h0 : idleCounter + 32'h1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :124:{24,44}, :132:23, :133:35, :134:36]
        if (requestActive)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
          state <=
            _GEN_18
              ? 4'h7
              : _GEN_17 ? 4'h6 : openRow == reqAddrReg[31:4] ? {3'h1, ~reqIsRead} : 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :49:32, :51:32, :63:132, :86:9, :118:68, :137:{50,91}, :138:17, :139:58, :142:22, :143:{28,40}, :144:17, :145:31, :146:17, :148:17]
      end
      requestActive <=
        (|state)
          ? (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
             | _GEN_7 | _GEN_8 | _GEN_9 | ~_GEN_23) & requestActive
          : _GEN_20 | requestActive;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :63:132, :93:26, :105:40, :122:17, :124:{24,44}, :131:23, :248:26, :249:23]
      if (_GEN_1 | ~(_waitingForResp_T_1 & _GEN)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :105:40, :122:17, :174:28, :176:23]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :55:32]
      if (_GEN_1 | ~(_waitingForResp_T_1 ? _GEN_2 : _waitingForResp_T_2 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :56:32, :105:40, :122:17, :161:20, :178:{39,82}, :179:25, :195:40, :197:25]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      sentCmd <=
        (|state)
          ? (_waitingForResp_T
               ? _GEN_22
               : _waitingForResp_T_1
                   ? ~_GEN_2 & _GEN_21
                   : _waitingForResp_T_2 | _GEN_3 | _GEN_7
                     | ~(_GEN_8 | ~(_GEN_9 | ~_GEN_10))
                       ? _GEN_22
                       : _GEN_19)
          : _GEN_19;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :66:{18,29,39}, :93:26, :97:21, :105:40, :122:17, :157:28, :158:17, :161:40, :164:22, :174:28, :178:{39,82}, :181:25, :195:40, :211:40, :226:40, :241:40, :255:22]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :35:37]
        openRow = _RANDOM[6'h1C][30:3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :44:27]
        reqIsRead = _RANDOM[6'h20][1];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
        reqIsWrite = _RANDOM[6'h20][2];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :50:32]
        reqAddrReg = {_RANDOM[6'h20][31:3], _RANDOM[6'h21][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :51:32]
        reqWdataReg = {_RANDOM[6'h21][31:3], _RANDOM[6'h22][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32, :52:32]
        reqIDReg = {_RANDOM[6'h22][31:3], _RANDOM[6'h23][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32, :53:32]
        requestActive = _RANDOM[6'h23][3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :54:32]
        issuedAddrReg = {_RANDOM[6'h23][31:4], _RANDOM[6'h24][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :55:32]
        responseDataReg = {_RANDOM[6'h24][31:4], _RANDOM[6'h25][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :55:32, :56:32]
        idleCounter = {_RANDOM[6'h25][31:4], _RANDOM[6'h26][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32, :57:32]
        state = _RANDOM[6'h26][7:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :63:132]
        prevState = _RANDOM[6'h26][11:8];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :64:132]
        sentCmd = _RANDOM[6'h26][12];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :65:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
    .io_addr         (io_phyResp_bits_addr),
    .io_channelIndex (/* unused */),
    .io_bankIndex    (_respDec_io_bankIndex),
    .io_rankIndex    (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_3 perf (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:95:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :154:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:99:21, :122:17]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:100:21, :122:17, :154:22, :171:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:101:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :93:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :105:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :95:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :98:21, :122:17, :154:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :99:21, :122:17]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :100:21, :122:17, :154:22, :171:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :101:21, :122:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :67:15]
endmodule

module BankSchedulerPerformanceStatistics_4(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(4),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(4),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module OpenPageBankScheduler_4(	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
  reg  [27:0] openRow;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:64:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_3 = state == 4'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3)
    & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :97:21, :105:{40,60,66,69,78,81}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire        io_resp_valid_0 = state == 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :115:32]
  wire        _GEN = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
  wire        _GEN_0 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        _GEN_1 = ~(|state) | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :63:132, :93:26, :105:40, :122:17]
  wire        _GEN_2 = _GEN_0 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :161:20, :178:{39,63}]
  wire        _GEN_3 = state == 4'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
    wire _GEN_4 = (|state) & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_5 = (|state) & state != 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_6 = _GEN_5 & state != 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :157:28, :159:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :159:15, :161:{20,40}, :166:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :166:15]
      if ((`PRINTF_COND_) & _GEN_5 & _waitingForResp_T_1 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :178:{39,82}, :183:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :183:15]
      if ((`PRINTF_COND_) & _GEN_6 & _waitingForResp_T_2 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :161:20, :195:40, :199:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :199:15]
      if ((`PRINTF_COND_) & _GEN_6 & state != 4'h3 & _GEN_3 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17, :159:15, :161:20, :211:40, :215:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :215:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_7 = state == 4'h7;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_8 = state == 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_9 = state == 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_10 = io_resp_valid_0 | ~_waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :105:40, :115:32, :122:17, :255:22]
  assign cmdReg_cs =
    ~(|state)
    | ~(_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3 | _GEN_7)
    & (_GEN_8 | ~_GEN_9 & _GEN_10) | sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :97:21, :105:40, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_11 = _GEN_9 & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :105:69, :122:17, :237:22]
  wire        _GEN_12 = _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :220:22]
  wire        _GEN_13 = _GEN_3 | _GEN_12;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :205:22, :220:22]
  wire        _GEN_14 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :171:22, :188:22]
  wire        cmdReg_ras = ~_GEN_1 & (_GEN_14 ? ~sentCmd : ~_GEN_13 & _GEN_11);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :65:132, :98:21, :105:69, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_cas =
    (|state)
    & (_waitingForResp_T
         ? ~sentCmd
         : ~_GEN_14 & (_GEN_3 ? ~sentCmd : ~_GEN_12 & _GEN_11));	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :99:21, :105:{40,69}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_we =
    (|state)
    & (_waitingForResp_T | _waitingForResp_T_1 | ~(_waitingForResp_T_2 | _GEN_13)
       & (_GEN_9 | ~io_resp_valid_0 & _waitingForResp_T_3)) & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :100:21, :105:{40,69}, :115:32, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_15 =
    ~(|state) | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
    | _GEN_7 | _GEN_8 | _GEN_9 | io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :95:21, :105:40, :115:32, :122:17]
  wire        _GEN_16 = _GEN_15 | ~(_waitingForResp_T_3 & ~sentCmd);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :95:21, :105:{40,69}, :122:17, :255:22, :257:27]
  wire [31:0] cmdReg_addr = _GEN_16 ? reqAddrReg : 32'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :95:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_16 ? reqIDReg : 32'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32, :95:21, :101:21, :122:17]
  assign io_phyResp_ready_0 =
    ~_GEN_8
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
       | _waitingForResp_T_3) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h4 : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23, :53:32, :63:132, :65:132, :105:40, :122:17, :285:35, :286:{14,25}, :287:{20,61,67}, :289:38, :290:{33,40,47,62,71,111}, :291:{27,63}, :292:27]
  wire        _GEN_17 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37, :118:{59,68}]
  wire        _GEN_18 = idleCounter > 32'h3E7 & _GEN_17;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :118:68, :137:{26,50}]
  wire        _GEN_19 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132, :65:132, :66:{18,29,39}]
  wire        _GEN_20 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :124:24]
  wire        _GEN_21 = _GEN | _GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :66:{18,29,39}, :157:28, :158:17]
  wire        _GEN_22 = ~_GEN_0 & _GEN_21;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:66:29, :157:28, :158:17, :161:{20,40}, :164:22]
  wire        _GEN_23 = io_resp_ready & io_resp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
  wire        _GEN_24 = _waitingForResp_T_3 & _GEN_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :105:40, :122:17, :161:20, :261:40, :262:21]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
      openRow <= 28'hFFFFFFF;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :29:32]
      if (_GEN_15 | ~_GEN_24) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :95:21, :122:17, :261:40, :262:21]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37]
      if ((|state) & _waitingForResp_T & _GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :63:132, :93:26, :105:40, :122:17, :161:{20,40}, :162:22]
        openRow <= reqAddrReg[31:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :51:32, :86:9]
      if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      end
      if (|state) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
        if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32, :63:132, :145:31, :146:17, :148:17, :165:28]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_2)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:178:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_waitingForResp_T_2 | _GEN_3) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :195:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_7) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_8) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_9 ? _GEN_0 : io_resp_valid_0 ? _GEN_23 : _GEN_24)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :63:132, :115:32, :122:17, :161:20, :241:40, :242:17, :248:26, :250:23, :261:40, :262:21, :264:21]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      end
      else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:93:26]
        if (~requestActive | _GEN_18 | ~_GEN_17) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :118:68, :124:44, :136:27, :137:{50,91}, :139:58]
          if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
            reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
            reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
          end
        end
        else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:44, :136:27, :137:91, :139:58]
          reqAddrReg <= 32'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
          reqIDReg <= 32'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
        end
        idleCounter <= _GEN_20 ? 32'h0 : idleCounter + 32'h1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :124:{24,44}, :132:23, :133:35, :134:36]
        if (requestActive)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
          state <=
            _GEN_18
              ? 4'h7
              : _GEN_17 ? 4'h6 : openRow == reqAddrReg[31:4] ? {3'h1, ~reqIsRead} : 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :49:32, :51:32, :63:132, :86:9, :118:68, :137:{50,91}, :138:17, :139:58, :142:22, :143:{28,40}, :144:17, :145:31, :146:17, :148:17]
      end
      requestActive <=
        (|state)
          ? (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
             | _GEN_7 | _GEN_8 | _GEN_9 | ~_GEN_23) & requestActive
          : _GEN_20 | requestActive;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :63:132, :93:26, :105:40, :122:17, :124:{24,44}, :131:23, :248:26, :249:23]
      if (_GEN_1 | ~(_waitingForResp_T_1 & _GEN)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :105:40, :122:17, :174:28, :176:23]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :55:32]
      if (_GEN_1 | ~(_waitingForResp_T_1 ? _GEN_2 : _waitingForResp_T_2 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :56:32, :105:40, :122:17, :161:20, :178:{39,82}, :179:25, :195:40, :197:25]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      sentCmd <=
        (|state)
          ? (_waitingForResp_T
               ? _GEN_22
               : _waitingForResp_T_1
                   ? ~_GEN_2 & _GEN_21
                   : _waitingForResp_T_2 | _GEN_3 | _GEN_7
                     | ~(_GEN_8 | ~(_GEN_9 | ~_GEN_10))
                       ? _GEN_22
                       : _GEN_19)
          : _GEN_19;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :66:{18,29,39}, :93:26, :97:21, :105:40, :122:17, :157:28, :158:17, :161:40, :164:22, :174:28, :178:{39,82}, :181:25, :195:40, :211:40, :226:40, :241:40, :255:22]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :35:37]
        openRow = _RANDOM[6'h1C][30:3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :44:27]
        reqIsRead = _RANDOM[6'h20][1];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
        reqIsWrite = _RANDOM[6'h20][2];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :50:32]
        reqAddrReg = {_RANDOM[6'h20][31:3], _RANDOM[6'h21][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :51:32]
        reqWdataReg = {_RANDOM[6'h21][31:3], _RANDOM[6'h22][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32, :52:32]
        reqIDReg = {_RANDOM[6'h22][31:3], _RANDOM[6'h23][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32, :53:32]
        requestActive = _RANDOM[6'h23][3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :54:32]
        issuedAddrReg = {_RANDOM[6'h23][31:4], _RANDOM[6'h24][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :55:32]
        responseDataReg = {_RANDOM[6'h24][31:4], _RANDOM[6'h25][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :55:32, :56:32]
        idleCounter = {_RANDOM[6'h25][31:4], _RANDOM[6'h26][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32, :57:32]
        state = _RANDOM[6'h26][7:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :63:132]
        prevState = _RANDOM[6'h26][11:8];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :64:132]
        sentCmd = _RANDOM[6'h26][12];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :65:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
    .io_addr         (io_phyResp_bits_addr),
    .io_channelIndex (/* unused */),
    .io_bankIndex    (_respDec_io_bankIndex),
    .io_rankIndex    (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_4 perf (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:95:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :154:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:99:21, :122:17]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:100:21, :122:17, :154:22, :171:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:101:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :93:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :105:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :95:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :98:21, :122:17, :154:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :99:21, :122:17]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :100:21, :122:17, :154:22, :171:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :101:21, :122:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :67:15]
endmodule

module BankSchedulerPerformanceStatistics_5(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(5),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(5),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module OpenPageBankScheduler_5(	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
  reg  [27:0] openRow;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:64:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_3 = state == 4'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3)
    & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :97:21, :105:{40,60,66,69,78,81}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire        io_resp_valid_0 = state == 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :115:32]
  wire        _GEN = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
  wire        _GEN_0 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        _GEN_1 = ~(|state) | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :63:132, :93:26, :105:40, :122:17]
  wire        _GEN_2 = _GEN_0 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :161:20, :178:{39,63}]
  wire        _GEN_3 = state == 4'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
    wire _GEN_4 = (|state) & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_5 = (|state) & state != 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_6 = _GEN_5 & state != 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :157:28, :159:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :159:15, :161:{20,40}, :166:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :166:15]
      if ((`PRINTF_COND_) & _GEN_5 & _waitingForResp_T_1 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :178:{39,82}, :183:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :183:15]
      if ((`PRINTF_COND_) & _GEN_6 & _waitingForResp_T_2 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :161:20, :195:40, :199:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :199:15]
      if ((`PRINTF_COND_) & _GEN_6 & state != 4'h3 & _GEN_3 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17, :159:15, :161:20, :211:40, :215:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :215:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_7 = state == 4'h7;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_8 = state == 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_9 = state == 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_10 = io_resp_valid_0 | ~_waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :105:40, :115:32, :122:17, :255:22]
  assign cmdReg_cs =
    ~(|state)
    | ~(_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3 | _GEN_7)
    & (_GEN_8 | ~_GEN_9 & _GEN_10) | sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :97:21, :105:40, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_11 = _GEN_9 & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :105:69, :122:17, :237:22]
  wire        _GEN_12 = _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :220:22]
  wire        _GEN_13 = _GEN_3 | _GEN_12;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :205:22, :220:22]
  wire        _GEN_14 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :171:22, :188:22]
  wire        cmdReg_ras = ~_GEN_1 & (_GEN_14 ? ~sentCmd : ~_GEN_13 & _GEN_11);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :65:132, :98:21, :105:69, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_cas =
    (|state)
    & (_waitingForResp_T
         ? ~sentCmd
         : ~_GEN_14 & (_GEN_3 ? ~sentCmd : ~_GEN_12 & _GEN_11));	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :99:21, :105:{40,69}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_we =
    (|state)
    & (_waitingForResp_T | _waitingForResp_T_1 | ~(_waitingForResp_T_2 | _GEN_13)
       & (_GEN_9 | ~io_resp_valid_0 & _waitingForResp_T_3)) & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :100:21, :105:{40,69}, :115:32, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_15 =
    ~(|state) | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
    | _GEN_7 | _GEN_8 | _GEN_9 | io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :95:21, :105:40, :115:32, :122:17]
  wire        _GEN_16 = _GEN_15 | ~(_waitingForResp_T_3 & ~sentCmd);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :95:21, :105:{40,69}, :122:17, :255:22, :257:27]
  wire [31:0] cmdReg_addr = _GEN_16 ? reqAddrReg : 32'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :95:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_16 ? reqIDReg : 32'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32, :95:21, :101:21, :122:17]
  assign io_phyResp_ready_0 =
    ~_GEN_8
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
       | _waitingForResp_T_3) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h5 : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23, :53:32, :63:132, :65:132, :105:40, :122:17, :285:35, :286:{14,25}, :287:{20,61,67}, :289:38, :290:{33,40,47,62,71,111}, :291:{27,63}, :292:27]
  wire        _GEN_17 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37, :118:{59,68}]
  wire        _GEN_18 = idleCounter > 32'h3E7 & _GEN_17;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :118:68, :137:{26,50}]
  wire        _GEN_19 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132, :65:132, :66:{18,29,39}]
  wire        _GEN_20 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :124:24]
  wire        _GEN_21 = _GEN | _GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :66:{18,29,39}, :157:28, :158:17]
  wire        _GEN_22 = ~_GEN_0 & _GEN_21;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:66:29, :157:28, :158:17, :161:{20,40}, :164:22]
  wire        _GEN_23 = io_resp_ready & io_resp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
  wire        _GEN_24 = _waitingForResp_T_3 & _GEN_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :105:40, :122:17, :161:20, :261:40, :262:21]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
      openRow <= 28'hFFFFFFF;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :29:32]
      if (_GEN_15 | ~_GEN_24) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :95:21, :122:17, :261:40, :262:21]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37]
      if ((|state) & _waitingForResp_T & _GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :63:132, :93:26, :105:40, :122:17, :161:{20,40}, :162:22]
        openRow <= reqAddrReg[31:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :51:32, :86:9]
      if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      end
      if (|state) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
        if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32, :63:132, :145:31, :146:17, :148:17, :165:28]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_2)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:178:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_waitingForResp_T_2 | _GEN_3) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :195:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_7) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_8) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_9 ? _GEN_0 : io_resp_valid_0 ? _GEN_23 : _GEN_24)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :63:132, :115:32, :122:17, :161:20, :241:40, :242:17, :248:26, :250:23, :261:40, :262:21, :264:21]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      end
      else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:93:26]
        if (~requestActive | _GEN_18 | ~_GEN_17) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :118:68, :124:44, :136:27, :137:{50,91}, :139:58]
          if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
            reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
            reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
          end
        end
        else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:44, :136:27, :137:91, :139:58]
          reqAddrReg <= 32'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
          reqIDReg <= 32'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
        end
        idleCounter <= _GEN_20 ? 32'h0 : idleCounter + 32'h1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :124:{24,44}, :132:23, :133:35, :134:36]
        if (requestActive)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
          state <=
            _GEN_18
              ? 4'h7
              : _GEN_17 ? 4'h6 : openRow == reqAddrReg[31:4] ? {3'h1, ~reqIsRead} : 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :49:32, :51:32, :63:132, :86:9, :118:68, :137:{50,91}, :138:17, :139:58, :142:22, :143:{28,40}, :144:17, :145:31, :146:17, :148:17]
      end
      requestActive <=
        (|state)
          ? (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
             | _GEN_7 | _GEN_8 | _GEN_9 | ~_GEN_23) & requestActive
          : _GEN_20 | requestActive;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :63:132, :93:26, :105:40, :122:17, :124:{24,44}, :131:23, :248:26, :249:23]
      if (_GEN_1 | ~(_waitingForResp_T_1 & _GEN)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :105:40, :122:17, :174:28, :176:23]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :55:32]
      if (_GEN_1 | ~(_waitingForResp_T_1 ? _GEN_2 : _waitingForResp_T_2 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :56:32, :105:40, :122:17, :161:20, :178:{39,82}, :179:25, :195:40, :197:25]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      sentCmd <=
        (|state)
          ? (_waitingForResp_T
               ? _GEN_22
               : _waitingForResp_T_1
                   ? ~_GEN_2 & _GEN_21
                   : _waitingForResp_T_2 | _GEN_3 | _GEN_7
                     | ~(_GEN_8 | ~(_GEN_9 | ~_GEN_10))
                       ? _GEN_22
                       : _GEN_19)
          : _GEN_19;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :66:{18,29,39}, :93:26, :97:21, :105:40, :122:17, :157:28, :158:17, :161:40, :164:22, :174:28, :178:{39,82}, :181:25, :195:40, :211:40, :226:40, :241:40, :255:22]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :35:37]
        openRow = _RANDOM[6'h1C][30:3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :44:27]
        reqIsRead = _RANDOM[6'h20][1];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
        reqIsWrite = _RANDOM[6'h20][2];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :50:32]
        reqAddrReg = {_RANDOM[6'h20][31:3], _RANDOM[6'h21][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :51:32]
        reqWdataReg = {_RANDOM[6'h21][31:3], _RANDOM[6'h22][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32, :52:32]
        reqIDReg = {_RANDOM[6'h22][31:3], _RANDOM[6'h23][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32, :53:32]
        requestActive = _RANDOM[6'h23][3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :54:32]
        issuedAddrReg = {_RANDOM[6'h23][31:4], _RANDOM[6'h24][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :55:32]
        responseDataReg = {_RANDOM[6'h24][31:4], _RANDOM[6'h25][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :55:32, :56:32]
        idleCounter = {_RANDOM[6'h25][31:4], _RANDOM[6'h26][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32, :57:32]
        state = _RANDOM[6'h26][7:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :63:132]
        prevState = _RANDOM[6'h26][11:8];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :64:132]
        sentCmd = _RANDOM[6'h26][12];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :65:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
    .io_addr         (io_phyResp_bits_addr),
    .io_channelIndex (/* unused */),
    .io_bankIndex    (_respDec_io_bankIndex),
    .io_rankIndex    (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_5 perf (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:95:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :154:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:99:21, :122:17]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:100:21, :122:17, :154:22, :171:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:101:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :93:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :105:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :95:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :98:21, :122:17, :154:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :99:21, :122:17]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :100:21, :122:17, :154:22, :171:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :101:21, :122:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :67:15]
endmodule

module BankSchedulerPerformanceStatistics_6(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(6),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(6),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module OpenPageBankScheduler_6(	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
  reg  [27:0] openRow;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:64:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_3 = state == 4'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3)
    & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :97:21, :105:{40,60,66,69,78,81}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire        io_resp_valid_0 = state == 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :115:32]
  wire        _GEN = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
  wire        _GEN_0 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        _GEN_1 = ~(|state) | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :63:132, :93:26, :105:40, :122:17]
  wire        _GEN_2 = _GEN_0 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :161:20, :178:{39,63}]
  wire        _GEN_3 = state == 4'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
    wire _GEN_4 = (|state) & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_5 = (|state) & state != 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_6 = _GEN_5 & state != 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :157:28, :159:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :159:15, :161:{20,40}, :166:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :166:15]
      if ((`PRINTF_COND_) & _GEN_5 & _waitingForResp_T_1 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :178:{39,82}, :183:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :183:15]
      if ((`PRINTF_COND_) & _GEN_6 & _waitingForResp_T_2 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :161:20, :195:40, :199:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :199:15]
      if ((`PRINTF_COND_) & _GEN_6 & state != 4'h3 & _GEN_3 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17, :159:15, :161:20, :211:40, :215:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :215:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_7 = state == 4'h7;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_8 = state == 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_9 = state == 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_10 = io_resp_valid_0 | ~_waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :105:40, :115:32, :122:17, :255:22]
  assign cmdReg_cs =
    ~(|state)
    | ~(_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3 | _GEN_7)
    & (_GEN_8 | ~_GEN_9 & _GEN_10) | sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :97:21, :105:40, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_11 = _GEN_9 & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :105:69, :122:17, :237:22]
  wire        _GEN_12 = _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :220:22]
  wire        _GEN_13 = _GEN_3 | _GEN_12;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :205:22, :220:22]
  wire        _GEN_14 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :171:22, :188:22]
  wire        cmdReg_ras = ~_GEN_1 & (_GEN_14 ? ~sentCmd : ~_GEN_13 & _GEN_11);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :65:132, :98:21, :105:69, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_cas =
    (|state)
    & (_waitingForResp_T
         ? ~sentCmd
         : ~_GEN_14 & (_GEN_3 ? ~sentCmd : ~_GEN_12 & _GEN_11));	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :99:21, :105:{40,69}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_we =
    (|state)
    & (_waitingForResp_T | _waitingForResp_T_1 | ~(_waitingForResp_T_2 | _GEN_13)
       & (_GEN_9 | ~io_resp_valid_0 & _waitingForResp_T_3)) & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :100:21, :105:{40,69}, :115:32, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_15 =
    ~(|state) | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
    | _GEN_7 | _GEN_8 | _GEN_9 | io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :95:21, :105:40, :115:32, :122:17]
  wire        _GEN_16 = _GEN_15 | ~(_waitingForResp_T_3 & ~sentCmd);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :95:21, :105:{40,69}, :122:17, :255:22, :257:27]
  wire [31:0] cmdReg_addr = _GEN_16 ? reqAddrReg : 32'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :95:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_16 ? reqIDReg : 32'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32, :95:21, :101:21, :122:17]
  assign io_phyResp_ready_0 =
    ~_GEN_8
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
       | _waitingForResp_T_3) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h6 : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23, :53:32, :63:132, :65:132, :105:40, :122:17, :285:35, :286:{14,25}, :287:{20,61,67}, :289:38, :290:{33,40,47,62,71,111}, :291:{27,63}, :292:27]
  wire        _GEN_17 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37, :118:{59,68}]
  wire        _GEN_18 = idleCounter > 32'h3E7 & _GEN_17;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :118:68, :137:{26,50}]
  wire        _GEN_19 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132, :65:132, :66:{18,29,39}]
  wire        _GEN_20 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :124:24]
  wire        _GEN_21 = _GEN | _GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :66:{18,29,39}, :157:28, :158:17]
  wire        _GEN_22 = ~_GEN_0 & _GEN_21;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:66:29, :157:28, :158:17, :161:{20,40}, :164:22]
  wire        _GEN_23 = io_resp_ready & io_resp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
  wire        _GEN_24 = _waitingForResp_T_3 & _GEN_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :105:40, :122:17, :161:20, :261:40, :262:21]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
      openRow <= 28'hFFFFFFF;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :29:32]
      if (_GEN_15 | ~_GEN_24) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :95:21, :122:17, :261:40, :262:21]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37]
      if ((|state) & _waitingForResp_T & _GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :63:132, :93:26, :105:40, :122:17, :161:{20,40}, :162:22]
        openRow <= reqAddrReg[31:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :51:32, :86:9]
      if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      end
      if (|state) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
        if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32, :63:132, :145:31, :146:17, :148:17, :165:28]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_2)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:178:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_waitingForResp_T_2 | _GEN_3) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :195:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_7) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_8) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_9 ? _GEN_0 : io_resp_valid_0 ? _GEN_23 : _GEN_24)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :63:132, :115:32, :122:17, :161:20, :241:40, :242:17, :248:26, :250:23, :261:40, :262:21, :264:21]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      end
      else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:93:26]
        if (~requestActive | _GEN_18 | ~_GEN_17) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :118:68, :124:44, :136:27, :137:{50,91}, :139:58]
          if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
            reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
            reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
          end
        end
        else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:44, :136:27, :137:91, :139:58]
          reqAddrReg <= 32'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
          reqIDReg <= 32'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
        end
        idleCounter <= _GEN_20 ? 32'h0 : idleCounter + 32'h1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :124:{24,44}, :132:23, :133:35, :134:36]
        if (requestActive)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
          state <=
            _GEN_18
              ? 4'h7
              : _GEN_17 ? 4'h6 : openRow == reqAddrReg[31:4] ? {3'h1, ~reqIsRead} : 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :49:32, :51:32, :63:132, :86:9, :118:68, :137:{50,91}, :138:17, :139:58, :142:22, :143:{28,40}, :144:17, :145:31, :146:17, :148:17]
      end
      requestActive <=
        (|state)
          ? (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
             | _GEN_7 | _GEN_8 | _GEN_9 | ~_GEN_23) & requestActive
          : _GEN_20 | requestActive;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :63:132, :93:26, :105:40, :122:17, :124:{24,44}, :131:23, :248:26, :249:23]
      if (_GEN_1 | ~(_waitingForResp_T_1 & _GEN)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :105:40, :122:17, :174:28, :176:23]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :55:32]
      if (_GEN_1 | ~(_waitingForResp_T_1 ? _GEN_2 : _waitingForResp_T_2 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :56:32, :105:40, :122:17, :161:20, :178:{39,82}, :179:25, :195:40, :197:25]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      sentCmd <=
        (|state)
          ? (_waitingForResp_T
               ? _GEN_22
               : _waitingForResp_T_1
                   ? ~_GEN_2 & _GEN_21
                   : _waitingForResp_T_2 | _GEN_3 | _GEN_7
                     | ~(_GEN_8 | ~(_GEN_9 | ~_GEN_10))
                       ? _GEN_22
                       : _GEN_19)
          : _GEN_19;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :66:{18,29,39}, :93:26, :97:21, :105:40, :122:17, :157:28, :158:17, :161:40, :164:22, :174:28, :178:{39,82}, :181:25, :195:40, :211:40, :226:40, :241:40, :255:22]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :35:37]
        openRow = _RANDOM[6'h1C][30:3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :44:27]
        reqIsRead = _RANDOM[6'h20][1];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
        reqIsWrite = _RANDOM[6'h20][2];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :50:32]
        reqAddrReg = {_RANDOM[6'h20][31:3], _RANDOM[6'h21][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :51:32]
        reqWdataReg = {_RANDOM[6'h21][31:3], _RANDOM[6'h22][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32, :52:32]
        reqIDReg = {_RANDOM[6'h22][31:3], _RANDOM[6'h23][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32, :53:32]
        requestActive = _RANDOM[6'h23][3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :54:32]
        issuedAddrReg = {_RANDOM[6'h23][31:4], _RANDOM[6'h24][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :55:32]
        responseDataReg = {_RANDOM[6'h24][31:4], _RANDOM[6'h25][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :55:32, :56:32]
        idleCounter = {_RANDOM[6'h25][31:4], _RANDOM[6'h26][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32, :57:32]
        state = _RANDOM[6'h26][7:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :63:132]
        prevState = _RANDOM[6'h26][11:8];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :64:132]
        sentCmd = _RANDOM[6'h26][12];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :65:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
    .io_addr         (io_phyResp_bits_addr),
    .io_channelIndex (/* unused */),
    .io_bankIndex    (_respDec_io_bankIndex),
    .io_rankIndex    (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_6 perf (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:95:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :154:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:99:21, :122:17]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:100:21, :122:17, :154:22, :171:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:101:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :93:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :105:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :95:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :98:21, :122:17, :154:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :99:21, :122:17]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :100:21, :122:17, :154:22, :171:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :101:21, :122:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :67:15]
endmodule

module BankSchedulerPerformanceStatistics_7(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(7),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(7),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module OpenPageBankScheduler_7(	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
  reg  [27:0] openRow;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:64:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_3 = state == 4'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3)
    & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :97:21, :105:{40,60,66,69,78,81}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire        io_resp_valid_0 = state == 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :115:32]
  wire        _GEN = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
  wire        _GEN_0 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        _GEN_1 = ~(|state) | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :63:132, :93:26, :105:40, :122:17]
  wire        _GEN_2 = _GEN_0 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :161:20, :178:{39,63}]
  wire        _GEN_3 = state == 4'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
    wire _GEN_4 = (|state) & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_5 = (|state) & state != 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_6 = _GEN_5 & state != 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :157:28, :159:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :159:15, :161:{20,40}, :166:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :166:15]
      if ((`PRINTF_COND_) & _GEN_5 & _waitingForResp_T_1 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :178:{39,82}, :183:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :183:15]
      if ((`PRINTF_COND_) & _GEN_6 & _waitingForResp_T_2 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :161:20, :195:40, :199:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :199:15]
      if ((`PRINTF_COND_) & _GEN_6 & state != 4'h3 & _GEN_3 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17, :159:15, :161:20, :211:40, :215:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :215:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_7 = state == 4'h7;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_8 = state == 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_9 = state == 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_10 = io_resp_valid_0 | ~_waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :105:40, :115:32, :122:17, :255:22]
  assign cmdReg_cs =
    ~(|state)
    | ~(_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3 | _GEN_7)
    & (_GEN_8 | ~_GEN_9 & _GEN_10) | sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :97:21, :105:40, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_11 = _GEN_9 & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :105:69, :122:17, :237:22]
  wire        _GEN_12 = _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :220:22]
  wire        _GEN_13 = _GEN_3 | _GEN_12;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :205:22, :220:22]
  wire        _GEN_14 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :171:22, :188:22]
  wire        cmdReg_ras = ~_GEN_1 & (_GEN_14 ? ~sentCmd : ~_GEN_13 & _GEN_11);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :65:132, :98:21, :105:69, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_cas =
    (|state)
    & (_waitingForResp_T
         ? ~sentCmd
         : ~_GEN_14 & (_GEN_3 ? ~sentCmd : ~_GEN_12 & _GEN_11));	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :99:21, :105:{40,69}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_we =
    (|state)
    & (_waitingForResp_T | _waitingForResp_T_1 | ~(_waitingForResp_T_2 | _GEN_13)
       & (_GEN_9 | ~io_resp_valid_0 & _waitingForResp_T_3)) & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :100:21, :105:{40,69}, :115:32, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_15 =
    ~(|state) | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
    | _GEN_7 | _GEN_8 | _GEN_9 | io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :95:21, :105:40, :115:32, :122:17]
  wire        _GEN_16 = _GEN_15 | ~(_waitingForResp_T_3 & ~sentCmd);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :95:21, :105:{40,69}, :122:17, :255:22, :257:27]
  wire [31:0] cmdReg_addr = _GEN_16 ? reqAddrReg : 32'h7;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :95:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_16 ? reqIDReg : 32'h7;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32, :95:21, :101:21, :122:17]
  assign io_phyResp_ready_0 =
    ~_GEN_8
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
       | _waitingForResp_T_3) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h7 : reqIDReg)
    & ~_respDec_io_rankIndex & (&_respDec_io_bankIndex);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23, :53:32, :63:132, :65:132, :105:40, :122:17, :285:35, :286:{14,25}, :287:{20,61,67}, :289:38, :290:{33,40,47,62,71,111}, :291:{27,63}, :292:27]
  wire        _GEN_17 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37, :118:{59,68}]
  wire        _GEN_18 = idleCounter > 32'h3E7 & _GEN_17;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :118:68, :137:{26,50}]
  wire        _GEN_19 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132, :65:132, :66:{18,29,39}]
  wire        _GEN_20 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :124:24]
  wire        _GEN_21 = _GEN | _GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :66:{18,29,39}, :157:28, :158:17]
  wire        _GEN_22 = ~_GEN_0 & _GEN_21;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:66:29, :157:28, :158:17, :161:{20,40}, :164:22]
  wire        _GEN_23 = io_resp_ready & io_resp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
  wire        _GEN_24 = _waitingForResp_T_3 & _GEN_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :105:40, :122:17, :161:20, :261:40, :262:21]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
      openRow <= 28'hFFFFFFF;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :29:32]
      if (_GEN_15 | ~_GEN_24) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :95:21, :122:17, :261:40, :262:21]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37]
      if ((|state) & _waitingForResp_T & _GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :63:132, :93:26, :105:40, :122:17, :161:{20,40}, :162:22]
        openRow <= reqAddrReg[31:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :51:32, :86:9]
      if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      end
      if (|state) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
        if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32, :63:132, :145:31, :146:17, :148:17, :165:28]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_2)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:178:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_waitingForResp_T_2 | _GEN_3) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :195:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_7) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_8) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_9 ? _GEN_0 : io_resp_valid_0 ? _GEN_23 : _GEN_24)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :63:132, :115:32, :122:17, :161:20, :241:40, :242:17, :248:26, :250:23, :261:40, :262:21, :264:21]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      end
      else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:93:26]
        if (~requestActive | _GEN_18 | ~_GEN_17) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :118:68, :124:44, :136:27, :137:{50,91}, :139:58]
          if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
            reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
            reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
          end
        end
        else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:44, :136:27, :137:91, :139:58]
          reqAddrReg <= 32'h7;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
          reqIDReg <= 32'h7;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
        end
        idleCounter <= _GEN_20 ? 32'h0 : idleCounter + 32'h1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :124:{24,44}, :132:23, :133:35, :134:36]
        if (requestActive)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
          state <=
            _GEN_18
              ? 4'h7
              : _GEN_17 ? 4'h6 : openRow == reqAddrReg[31:4] ? {3'h1, ~reqIsRead} : 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :49:32, :51:32, :63:132, :86:9, :118:68, :137:{50,91}, :138:17, :139:58, :142:22, :143:{28,40}, :144:17, :145:31, :146:17, :148:17]
      end
      requestActive <=
        (|state)
          ? (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
             | _GEN_7 | _GEN_8 | _GEN_9 | ~_GEN_23) & requestActive
          : _GEN_20 | requestActive;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :63:132, :93:26, :105:40, :122:17, :124:{24,44}, :131:23, :248:26, :249:23]
      if (_GEN_1 | ~(_waitingForResp_T_1 & _GEN)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :105:40, :122:17, :174:28, :176:23]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :55:32]
      if (_GEN_1 | ~(_waitingForResp_T_1 ? _GEN_2 : _waitingForResp_T_2 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :56:32, :105:40, :122:17, :161:20, :178:{39,82}, :179:25, :195:40, :197:25]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      sentCmd <=
        (|state)
          ? (_waitingForResp_T
               ? _GEN_22
               : _waitingForResp_T_1
                   ? ~_GEN_2 & _GEN_21
                   : _waitingForResp_T_2 | _GEN_3 | _GEN_7
                     | ~(_GEN_8 | ~(_GEN_9 | ~_GEN_10))
                       ? _GEN_22
                       : _GEN_19)
          : _GEN_19;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :66:{18,29,39}, :93:26, :97:21, :105:40, :122:17, :157:28, :158:17, :161:40, :164:22, :174:28, :178:{39,82}, :181:25, :195:40, :211:40, :226:40, :241:40, :255:22]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :35:37]
        openRow = _RANDOM[6'h1C][30:3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :44:27]
        reqIsRead = _RANDOM[6'h20][1];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
        reqIsWrite = _RANDOM[6'h20][2];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :50:32]
        reqAddrReg = {_RANDOM[6'h20][31:3], _RANDOM[6'h21][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :51:32]
        reqWdataReg = {_RANDOM[6'h21][31:3], _RANDOM[6'h22][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32, :52:32]
        reqIDReg = {_RANDOM[6'h22][31:3], _RANDOM[6'h23][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32, :53:32]
        requestActive = _RANDOM[6'h23][3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :54:32]
        issuedAddrReg = {_RANDOM[6'h23][31:4], _RANDOM[6'h24][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :55:32]
        responseDataReg = {_RANDOM[6'h24][31:4], _RANDOM[6'h25][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :55:32, :56:32]
        idleCounter = {_RANDOM[6'h25][31:4], _RANDOM[6'h26][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32, :57:32]
        state = _RANDOM[6'h26][7:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :63:132]
        prevState = _RANDOM[6'h26][11:8];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :64:132]
        sentCmd = _RANDOM[6'h26][12];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :65:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
    .io_addr         (io_phyResp_bits_addr),
    .io_channelIndex (/* unused */),
    .io_bankIndex    (_respDec_io_bankIndex),
    .io_rankIndex    (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_7 perf (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:95:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :154:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:99:21, :122:17]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:100:21, :122:17, :154:22, :171:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:101:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :93:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :105:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :95:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :98:21, :122:17, :154:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :99:21, :122:17]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :100:21, :122:17, :154:22, :171:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :101:21, :122:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :67:15]
endmodule

module BankSchedulerPerformanceStatistics_8(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module OpenPageBankScheduler_8(	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
  reg  [27:0] openRow;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:64:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_3 = state == 4'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3)
    & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :97:21, :105:{40,60,66,69,78,81}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire        io_resp_valid_0 = state == 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :115:32]
  wire        _GEN = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
  wire        _GEN_0 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        _GEN_1 = ~(|state) | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :63:132, :93:26, :105:40, :122:17]
  wire        _GEN_2 = _GEN_0 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :161:20, :178:{39,63}]
  wire        _GEN_3 = state == 4'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
    wire _GEN_4 = (|state) & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_5 = (|state) & state != 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_6 = _GEN_5 & state != 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :157:28, :159:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :159:15, :161:{20,40}, :166:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :166:15]
      if ((`PRINTF_COND_) & _GEN_5 & _waitingForResp_T_1 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :178:{39,82}, :183:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :183:15]
      if ((`PRINTF_COND_) & _GEN_6 & _waitingForResp_T_2 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :161:20, :195:40, :199:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :199:15]
      if ((`PRINTF_COND_) & _GEN_6 & state != 4'h3 & _GEN_3 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17, :159:15, :161:20, :211:40, :215:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :215:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_7 = state == 4'h7;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_8 = state == 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_9 = state == 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_10 = io_resp_valid_0 | ~_waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :105:40, :115:32, :122:17, :255:22]
  assign cmdReg_cs =
    ~(|state)
    | ~(_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3 | _GEN_7)
    & (_GEN_8 | ~_GEN_9 & _GEN_10) | sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :97:21, :105:40, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_11 = _GEN_9 & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :105:69, :122:17, :237:22]
  wire        _GEN_12 = _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :220:22]
  wire        _GEN_13 = _GEN_3 | _GEN_12;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :205:22, :220:22]
  wire        _GEN_14 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :171:22, :188:22]
  wire        cmdReg_ras = ~_GEN_1 & (_GEN_14 ? ~sentCmd : ~_GEN_13 & _GEN_11);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :65:132, :98:21, :105:69, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_cas =
    (|state)
    & (_waitingForResp_T
         ? ~sentCmd
         : ~_GEN_14 & (_GEN_3 ? ~sentCmd : ~_GEN_12 & _GEN_11));	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :99:21, :105:{40,69}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_we =
    (|state)
    & (_waitingForResp_T | _waitingForResp_T_1 | ~(_waitingForResp_T_2 | _GEN_13)
       & (_GEN_9 | ~io_resp_valid_0 & _waitingForResp_T_3)) & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :100:21, :105:{40,69}, :115:32, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_15 =
    ~(|state) | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
    | _GEN_7 | _GEN_8 | _GEN_9 | io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :95:21, :105:40, :115:32, :122:17]
  wire        _GEN_16 = _GEN_15 | ~(_waitingForResp_T_3 & ~sentCmd);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :95:21, :105:{40,69}, :122:17, :255:22, :257:27]
  wire [31:0] cmdReg_addr = _GEN_16 ? reqAddrReg : 32'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :95:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_16 ? reqIDReg : 32'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32, :95:21, :101:21, :122:17]
  assign io_phyResp_ready_0 =
    ~_GEN_8
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
       | _waitingForResp_T_3) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h8 : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23, :53:32, :63:132, :65:132, :105:40, :122:17, :285:35, :286:{14,25}, :287:{20,61,67}, :289:38, :290:{33,40,47,62,71,111}, :291:63, :292:27]
  wire        _GEN_17 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37, :118:{59,68}]
  wire        _GEN_18 = idleCounter > 32'h3E7 & _GEN_17;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :118:68, :137:{26,50}]
  wire        _GEN_19 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132, :65:132, :66:{18,29,39}]
  wire        _GEN_20 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :124:24]
  wire        _GEN_21 = _GEN | _GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :66:{18,29,39}, :157:28, :158:17]
  wire        _GEN_22 = ~_GEN_0 & _GEN_21;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:66:29, :157:28, :158:17, :161:{20,40}, :164:22]
  wire        _GEN_23 = io_resp_ready & io_resp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
  wire        _GEN_24 = _waitingForResp_T_3 & _GEN_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :105:40, :122:17, :161:20, :261:40, :262:21]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
      openRow <= 28'hFFFFFFF;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :29:32]
      if (_GEN_15 | ~_GEN_24) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :95:21, :122:17, :261:40, :262:21]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37]
      if ((|state) & _waitingForResp_T & _GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :63:132, :93:26, :105:40, :122:17, :161:{20,40}, :162:22]
        openRow <= reqAddrReg[31:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :51:32, :86:9]
      if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      end
      if (|state) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
        if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32, :63:132, :145:31, :146:17, :148:17, :165:28]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_2)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:178:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_waitingForResp_T_2 | _GEN_3) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :195:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_7) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_8) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_9 ? _GEN_0 : io_resp_valid_0 ? _GEN_23 : _GEN_24)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :63:132, :115:32, :122:17, :161:20, :241:40, :242:17, :248:26, :250:23, :261:40, :262:21, :264:21]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      end
      else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:93:26]
        if (~requestActive | _GEN_18 | ~_GEN_17) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :118:68, :124:44, :136:27, :137:{50,91}, :139:58]
          if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
            reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
            reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
          end
        end
        else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:44, :136:27, :137:91, :139:58]
          reqAddrReg <= 32'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
          reqIDReg <= 32'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
        end
        idleCounter <= _GEN_20 ? 32'h0 : idleCounter + 32'h1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :124:{24,44}, :132:23, :133:35, :134:36]
        if (requestActive)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
          state <=
            _GEN_18
              ? 4'h7
              : _GEN_17 ? 4'h6 : openRow == reqAddrReg[31:4] ? {3'h1, ~reqIsRead} : 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :49:32, :51:32, :63:132, :86:9, :118:68, :137:{50,91}, :138:17, :139:58, :142:22, :143:{28,40}, :144:17, :145:31, :146:17, :148:17]
      end
      requestActive <=
        (|state)
          ? (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
             | _GEN_7 | _GEN_8 | _GEN_9 | ~_GEN_23) & requestActive
          : _GEN_20 | requestActive;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :63:132, :93:26, :105:40, :122:17, :124:{24,44}, :131:23, :248:26, :249:23]
      if (_GEN_1 | ~(_waitingForResp_T_1 & _GEN)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :105:40, :122:17, :174:28, :176:23]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :55:32]
      if (_GEN_1 | ~(_waitingForResp_T_1 ? _GEN_2 : _waitingForResp_T_2 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :56:32, :105:40, :122:17, :161:20, :178:{39,82}, :179:25, :195:40, :197:25]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      sentCmd <=
        (|state)
          ? (_waitingForResp_T
               ? _GEN_22
               : _waitingForResp_T_1
                   ? ~_GEN_2 & _GEN_21
                   : _waitingForResp_T_2 | _GEN_3 | _GEN_7
                     | ~(_GEN_8 | ~(_GEN_9 | ~_GEN_10))
                       ? _GEN_22
                       : _GEN_19)
          : _GEN_19;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :66:{18,29,39}, :93:26, :97:21, :105:40, :122:17, :157:28, :158:17, :161:40, :164:22, :174:28, :178:{39,82}, :181:25, :195:40, :211:40, :226:40, :241:40, :255:22]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :35:37]
        openRow = _RANDOM[6'h1C][30:3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :44:27]
        reqIsRead = _RANDOM[6'h20][1];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
        reqIsWrite = _RANDOM[6'h20][2];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :50:32]
        reqAddrReg = {_RANDOM[6'h20][31:3], _RANDOM[6'h21][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :51:32]
        reqWdataReg = {_RANDOM[6'h21][31:3], _RANDOM[6'h22][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32, :52:32]
        reqIDReg = {_RANDOM[6'h22][31:3], _RANDOM[6'h23][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32, :53:32]
        requestActive = _RANDOM[6'h23][3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :54:32]
        issuedAddrReg = {_RANDOM[6'h23][31:4], _RANDOM[6'h24][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :55:32]
        responseDataReg = {_RANDOM[6'h24][31:4], _RANDOM[6'h25][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :55:32, :56:32]
        idleCounter = {_RANDOM[6'h25][31:4], _RANDOM[6'h26][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32, :57:32]
        state = _RANDOM[6'h26][7:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :63:132]
        prevState = _RANDOM[6'h26][11:8];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :64:132]
        sentCmd = _RANDOM[6'h26][12];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :65:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
    .io_addr         (io_phyResp_bits_addr),
    .io_channelIndex (/* unused */),
    .io_bankIndex    (_respDec_io_bankIndex),
    .io_rankIndex    (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_8 perf (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:95:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :154:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:99:21, :122:17]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:100:21, :122:17, :154:22, :171:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:101:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :93:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :105:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :95:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :98:21, :122:17, :154:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :99:21, :122:17]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :100:21, :122:17, :154:22, :171:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :101:21, :122:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :67:15]
endmodule

module BankSchedulerPerformanceStatistics_9(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module OpenPageBankScheduler_9(	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
  reg  [27:0] openRow;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:64:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_3 = state == 4'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3)
    & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :97:21, :105:{40,60,66,69,78,81}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire        io_resp_valid_0 = state == 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :115:32]
  wire        _GEN = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
  wire        _GEN_0 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        _GEN_1 = ~(|state) | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :63:132, :93:26, :105:40, :122:17]
  wire        _GEN_2 = _GEN_0 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :161:20, :178:{39,63}]
  wire        _GEN_3 = state == 4'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
    wire _GEN_4 = (|state) & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_5 = (|state) & state != 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_6 = _GEN_5 & state != 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :157:28, :159:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :159:15, :161:{20,40}, :166:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :166:15]
      if ((`PRINTF_COND_) & _GEN_5 & _waitingForResp_T_1 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :178:{39,82}, :183:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :183:15]
      if ((`PRINTF_COND_) & _GEN_6 & _waitingForResp_T_2 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :161:20, :195:40, :199:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :199:15]
      if ((`PRINTF_COND_) & _GEN_6 & state != 4'h3 & _GEN_3 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17, :159:15, :161:20, :211:40, :215:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :215:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_7 = state == 4'h7;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_8 = state == 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_9 = state == 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_10 = io_resp_valid_0 | ~_waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :105:40, :115:32, :122:17, :255:22]
  assign cmdReg_cs =
    ~(|state)
    | ~(_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3 | _GEN_7)
    & (_GEN_8 | ~_GEN_9 & _GEN_10) | sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :97:21, :105:40, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_11 = _GEN_9 & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :105:69, :122:17, :237:22]
  wire        _GEN_12 = _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :220:22]
  wire        _GEN_13 = _GEN_3 | _GEN_12;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :205:22, :220:22]
  wire        _GEN_14 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :171:22, :188:22]
  wire        cmdReg_ras = ~_GEN_1 & (_GEN_14 ? ~sentCmd : ~_GEN_13 & _GEN_11);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :65:132, :98:21, :105:69, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_cas =
    (|state)
    & (_waitingForResp_T
         ? ~sentCmd
         : ~_GEN_14 & (_GEN_3 ? ~sentCmd : ~_GEN_12 & _GEN_11));	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :99:21, :105:{40,69}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_we =
    (|state)
    & (_waitingForResp_T | _waitingForResp_T_1 | ~(_waitingForResp_T_2 | _GEN_13)
       & (_GEN_9 | ~io_resp_valid_0 & _waitingForResp_T_3)) & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :100:21, :105:{40,69}, :115:32, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_15 =
    ~(|state) | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
    | _GEN_7 | _GEN_8 | _GEN_9 | io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :95:21, :105:40, :115:32, :122:17]
  wire        _GEN_16 = _GEN_15 | ~(_waitingForResp_T_3 & ~sentCmd);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :95:21, :105:{40,69}, :122:17, :255:22, :257:27]
  wire [31:0] cmdReg_addr = _GEN_16 ? reqAddrReg : 32'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :95:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_16 ? reqIDReg : 32'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32, :95:21, :101:21, :122:17]
  assign io_phyResp_ready_0 =
    ~_GEN_8
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
       | _waitingForResp_T_3) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h9 : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23, :53:32, :63:132, :65:132, :105:40, :122:17, :285:35, :286:{14,25}, :287:{20,61,67}, :289:38, :290:{33,40,47,62,71,111}, :291:63, :292:27]
  wire        _GEN_17 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37, :118:{59,68}]
  wire        _GEN_18 = idleCounter > 32'h3E7 & _GEN_17;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :118:68, :137:{26,50}]
  wire        _GEN_19 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132, :65:132, :66:{18,29,39}]
  wire        _GEN_20 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :124:24]
  wire        _GEN_21 = _GEN | _GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :66:{18,29,39}, :157:28, :158:17]
  wire        _GEN_22 = ~_GEN_0 & _GEN_21;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:66:29, :157:28, :158:17, :161:{20,40}, :164:22]
  wire        _GEN_23 = io_resp_ready & io_resp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
  wire        _GEN_24 = _waitingForResp_T_3 & _GEN_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :105:40, :122:17, :161:20, :261:40, :262:21]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
      openRow <= 28'hFFFFFFF;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :29:32]
      if (_GEN_15 | ~_GEN_24) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :95:21, :122:17, :261:40, :262:21]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37]
      if ((|state) & _waitingForResp_T & _GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :63:132, :93:26, :105:40, :122:17, :161:{20,40}, :162:22]
        openRow <= reqAddrReg[31:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :51:32, :86:9]
      if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      end
      if (|state) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
        if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32, :63:132, :145:31, :146:17, :148:17, :165:28]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_2)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:178:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_waitingForResp_T_2 | _GEN_3) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :195:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_7) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_8) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_9 ? _GEN_0 : io_resp_valid_0 ? _GEN_23 : _GEN_24)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :63:132, :115:32, :122:17, :161:20, :241:40, :242:17, :248:26, :250:23, :261:40, :262:21, :264:21]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      end
      else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:93:26]
        if (~requestActive | _GEN_18 | ~_GEN_17) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :118:68, :124:44, :136:27, :137:{50,91}, :139:58]
          if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
            reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
            reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
          end
        end
        else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:44, :136:27, :137:91, :139:58]
          reqAddrReg <= 32'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
          reqIDReg <= 32'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
        end
        idleCounter <= _GEN_20 ? 32'h0 : idleCounter + 32'h1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :124:{24,44}, :132:23, :133:35, :134:36]
        if (requestActive)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
          state <=
            _GEN_18
              ? 4'h7
              : _GEN_17 ? 4'h6 : openRow == reqAddrReg[31:4] ? {3'h1, ~reqIsRead} : 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :49:32, :51:32, :63:132, :86:9, :118:68, :137:{50,91}, :138:17, :139:58, :142:22, :143:{28,40}, :144:17, :145:31, :146:17, :148:17]
      end
      requestActive <=
        (|state)
          ? (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
             | _GEN_7 | _GEN_8 | _GEN_9 | ~_GEN_23) & requestActive
          : _GEN_20 | requestActive;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :63:132, :93:26, :105:40, :122:17, :124:{24,44}, :131:23, :248:26, :249:23]
      if (_GEN_1 | ~(_waitingForResp_T_1 & _GEN)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :105:40, :122:17, :174:28, :176:23]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :55:32]
      if (_GEN_1 | ~(_waitingForResp_T_1 ? _GEN_2 : _waitingForResp_T_2 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :56:32, :105:40, :122:17, :161:20, :178:{39,82}, :179:25, :195:40, :197:25]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      sentCmd <=
        (|state)
          ? (_waitingForResp_T
               ? _GEN_22
               : _waitingForResp_T_1
                   ? ~_GEN_2 & _GEN_21
                   : _waitingForResp_T_2 | _GEN_3 | _GEN_7
                     | ~(_GEN_8 | ~(_GEN_9 | ~_GEN_10))
                       ? _GEN_22
                       : _GEN_19)
          : _GEN_19;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :66:{18,29,39}, :93:26, :97:21, :105:40, :122:17, :157:28, :158:17, :161:40, :164:22, :174:28, :178:{39,82}, :181:25, :195:40, :211:40, :226:40, :241:40, :255:22]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :35:37]
        openRow = _RANDOM[6'h1C][30:3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :44:27]
        reqIsRead = _RANDOM[6'h20][1];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
        reqIsWrite = _RANDOM[6'h20][2];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :50:32]
        reqAddrReg = {_RANDOM[6'h20][31:3], _RANDOM[6'h21][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :51:32]
        reqWdataReg = {_RANDOM[6'h21][31:3], _RANDOM[6'h22][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32, :52:32]
        reqIDReg = {_RANDOM[6'h22][31:3], _RANDOM[6'h23][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32, :53:32]
        requestActive = _RANDOM[6'h23][3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :54:32]
        issuedAddrReg = {_RANDOM[6'h23][31:4], _RANDOM[6'h24][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :55:32]
        responseDataReg = {_RANDOM[6'h24][31:4], _RANDOM[6'h25][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :55:32, :56:32]
        idleCounter = {_RANDOM[6'h25][31:4], _RANDOM[6'h26][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32, :57:32]
        state = _RANDOM[6'h26][7:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :63:132]
        prevState = _RANDOM[6'h26][11:8];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :64:132]
        sentCmd = _RANDOM[6'h26][12];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :65:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
    .io_addr         (io_phyResp_bits_addr),
    .io_channelIndex (/* unused */),
    .io_bankIndex    (_respDec_io_bankIndex),
    .io_rankIndex    (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_9 perf (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:95:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :154:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:99:21, :122:17]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:100:21, :122:17, :154:22, :171:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:101:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :93:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :105:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :95:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :98:21, :122:17, :154:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :99:21, :122:17]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :100:21, :122:17, :154:22, :171:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :101:21, :122:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :67:15]
endmodule

module BankSchedulerPerformanceStatistics_10(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(2),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(2),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module OpenPageBankScheduler_10(	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
  reg  [27:0] openRow;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:64:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_3 = state == 4'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3)
    & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :97:21, :105:{40,60,66,69,78,81}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire        io_resp_valid_0 = state == 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :115:32]
  wire        _GEN = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
  wire        _GEN_0 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        _GEN_1 = ~(|state) | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :63:132, :93:26, :105:40, :122:17]
  wire        _GEN_2 = _GEN_0 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :161:20, :178:{39,63}]
  wire        _GEN_3 = state == 4'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
    wire _GEN_4 = (|state) & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_5 = (|state) & state != 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_6 = _GEN_5 & state != 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :157:28, :159:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :159:15, :161:{20,40}, :166:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :166:15]
      if ((`PRINTF_COND_) & _GEN_5 & _waitingForResp_T_1 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :178:{39,82}, :183:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :183:15]
      if ((`PRINTF_COND_) & _GEN_6 & _waitingForResp_T_2 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :161:20, :195:40, :199:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :199:15]
      if ((`PRINTF_COND_) & _GEN_6 & state != 4'h3 & _GEN_3 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17, :159:15, :161:20, :211:40, :215:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :215:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_7 = state == 4'h7;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_8 = state == 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_9 = state == 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_10 = io_resp_valid_0 | ~_waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :105:40, :115:32, :122:17, :255:22]
  assign cmdReg_cs =
    ~(|state)
    | ~(_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3 | _GEN_7)
    & (_GEN_8 | ~_GEN_9 & _GEN_10) | sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :97:21, :105:40, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_11 = _GEN_9 & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :105:69, :122:17, :237:22]
  wire        _GEN_12 = _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :220:22]
  wire        _GEN_13 = _GEN_3 | _GEN_12;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :205:22, :220:22]
  wire        _GEN_14 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :171:22, :188:22]
  wire        cmdReg_ras = ~_GEN_1 & (_GEN_14 ? ~sentCmd : ~_GEN_13 & _GEN_11);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :65:132, :98:21, :105:69, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_cas =
    (|state)
    & (_waitingForResp_T
         ? ~sentCmd
         : ~_GEN_14 & (_GEN_3 ? ~sentCmd : ~_GEN_12 & _GEN_11));	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :99:21, :105:{40,69}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_we =
    (|state)
    & (_waitingForResp_T | _waitingForResp_T_1 | ~(_waitingForResp_T_2 | _GEN_13)
       & (_GEN_9 | ~io_resp_valid_0 & _waitingForResp_T_3)) & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :100:21, :105:{40,69}, :115:32, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_15 =
    ~(|state) | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
    | _GEN_7 | _GEN_8 | _GEN_9 | io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :95:21, :105:40, :115:32, :122:17]
  wire        _GEN_16 = _GEN_15 | ~(_waitingForResp_T_3 & ~sentCmd);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :95:21, :105:{40,69}, :122:17, :255:22, :257:27]
  wire [31:0] cmdReg_addr = _GEN_16 ? reqAddrReg : 32'hA;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :95:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_16 ? reqIDReg : 32'hA;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32, :95:21, :101:21, :122:17]
  assign io_phyResp_ready_0 =
    ~_GEN_8
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
       | _waitingForResp_T_3) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'hA : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23, :53:32, :63:132, :65:132, :105:40, :122:17, :285:35, :286:{14,25}, :287:{20,61,67}, :289:38, :290:{33,40,47,62,71,111}, :291:63, :292:27]
  wire        _GEN_17 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37, :118:{59,68}]
  wire        _GEN_18 = idleCounter > 32'h3E7 & _GEN_17;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :118:68, :137:{26,50}]
  wire        _GEN_19 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132, :65:132, :66:{18,29,39}]
  wire        _GEN_20 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :124:24]
  wire        _GEN_21 = _GEN | _GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :66:{18,29,39}, :157:28, :158:17]
  wire        _GEN_22 = ~_GEN_0 & _GEN_21;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:66:29, :157:28, :158:17, :161:{20,40}, :164:22]
  wire        _GEN_23 = io_resp_ready & io_resp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
  wire        _GEN_24 = _waitingForResp_T_3 & _GEN_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :105:40, :122:17, :161:20, :261:40, :262:21]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
      openRow <= 28'hFFFFFFF;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :29:32]
      if (_GEN_15 | ~_GEN_24) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :95:21, :122:17, :261:40, :262:21]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37]
      if ((|state) & _waitingForResp_T & _GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :63:132, :93:26, :105:40, :122:17, :161:{20,40}, :162:22]
        openRow <= reqAddrReg[31:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :51:32, :86:9]
      if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      end
      if (|state) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
        if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32, :63:132, :145:31, :146:17, :148:17, :165:28]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_2)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:178:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_waitingForResp_T_2 | _GEN_3) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :195:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_7) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_8) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_9 ? _GEN_0 : io_resp_valid_0 ? _GEN_23 : _GEN_24)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :63:132, :115:32, :122:17, :161:20, :241:40, :242:17, :248:26, :250:23, :261:40, :262:21, :264:21]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      end
      else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:93:26]
        if (~requestActive | _GEN_18 | ~_GEN_17) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :118:68, :124:44, :136:27, :137:{50,91}, :139:58]
          if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
            reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
            reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
          end
        end
        else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:44, :136:27, :137:91, :139:58]
          reqAddrReg <= 32'hA;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
          reqIDReg <= 32'hA;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
        end
        idleCounter <= _GEN_20 ? 32'h0 : idleCounter + 32'h1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :124:{24,44}, :132:23, :133:35, :134:36]
        if (requestActive)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
          state <=
            _GEN_18
              ? 4'h7
              : _GEN_17 ? 4'h6 : openRow == reqAddrReg[31:4] ? {3'h1, ~reqIsRead} : 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :49:32, :51:32, :63:132, :86:9, :118:68, :137:{50,91}, :138:17, :139:58, :142:22, :143:{28,40}, :144:17, :145:31, :146:17, :148:17]
      end
      requestActive <=
        (|state)
          ? (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
             | _GEN_7 | _GEN_8 | _GEN_9 | ~_GEN_23) & requestActive
          : _GEN_20 | requestActive;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :63:132, :93:26, :105:40, :122:17, :124:{24,44}, :131:23, :248:26, :249:23]
      if (_GEN_1 | ~(_waitingForResp_T_1 & _GEN)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :105:40, :122:17, :174:28, :176:23]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :55:32]
      if (_GEN_1 | ~(_waitingForResp_T_1 ? _GEN_2 : _waitingForResp_T_2 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :56:32, :105:40, :122:17, :161:20, :178:{39,82}, :179:25, :195:40, :197:25]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      sentCmd <=
        (|state)
          ? (_waitingForResp_T
               ? _GEN_22
               : _waitingForResp_T_1
                   ? ~_GEN_2 & _GEN_21
                   : _waitingForResp_T_2 | _GEN_3 | _GEN_7
                     | ~(_GEN_8 | ~(_GEN_9 | ~_GEN_10))
                       ? _GEN_22
                       : _GEN_19)
          : _GEN_19;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :66:{18,29,39}, :93:26, :97:21, :105:40, :122:17, :157:28, :158:17, :161:40, :164:22, :174:28, :178:{39,82}, :181:25, :195:40, :211:40, :226:40, :241:40, :255:22]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :35:37]
        openRow = _RANDOM[6'h1C][30:3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :44:27]
        reqIsRead = _RANDOM[6'h20][1];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
        reqIsWrite = _RANDOM[6'h20][2];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :50:32]
        reqAddrReg = {_RANDOM[6'h20][31:3], _RANDOM[6'h21][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :51:32]
        reqWdataReg = {_RANDOM[6'h21][31:3], _RANDOM[6'h22][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32, :52:32]
        reqIDReg = {_RANDOM[6'h22][31:3], _RANDOM[6'h23][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32, :53:32]
        requestActive = _RANDOM[6'h23][3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :54:32]
        issuedAddrReg = {_RANDOM[6'h23][31:4], _RANDOM[6'h24][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :55:32]
        responseDataReg = {_RANDOM[6'h24][31:4], _RANDOM[6'h25][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :55:32, :56:32]
        idleCounter = {_RANDOM[6'h25][31:4], _RANDOM[6'h26][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32, :57:32]
        state = _RANDOM[6'h26][7:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :63:132]
        prevState = _RANDOM[6'h26][11:8];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :64:132]
        sentCmd = _RANDOM[6'h26][12];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :65:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
    .io_addr         (io_phyResp_bits_addr),
    .io_channelIndex (/* unused */),
    .io_bankIndex    (_respDec_io_bankIndex),
    .io_rankIndex    (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_10 perf (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:95:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :154:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:99:21, :122:17]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:100:21, :122:17, :154:22, :171:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:101:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :93:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :105:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :95:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :98:21, :122:17, :154:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :99:21, :122:17]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :100:21, :122:17, :154:22, :171:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :101:21, :122:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :67:15]
endmodule

module BankSchedulerPerformanceStatistics_11(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(3),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(3),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module OpenPageBankScheduler_11(	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
  reg  [27:0] openRow;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:64:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_3 = state == 4'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3)
    & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :97:21, :105:{40,60,66,69,78,81}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire        io_resp_valid_0 = state == 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :115:32]
  wire        _GEN = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
  wire        _GEN_0 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        _GEN_1 = ~(|state) | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :63:132, :93:26, :105:40, :122:17]
  wire        _GEN_2 = _GEN_0 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :161:20, :178:{39,63}]
  wire        _GEN_3 = state == 4'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
    wire _GEN_4 = (|state) & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_5 = (|state) & state != 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_6 = _GEN_5 & state != 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :157:28, :159:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :159:15, :161:{20,40}, :166:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :166:15]
      if ((`PRINTF_COND_) & _GEN_5 & _waitingForResp_T_1 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :178:{39,82}, :183:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :183:15]
      if ((`PRINTF_COND_) & _GEN_6 & _waitingForResp_T_2 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :161:20, :195:40, :199:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :199:15]
      if ((`PRINTF_COND_) & _GEN_6 & state != 4'h3 & _GEN_3 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17, :159:15, :161:20, :211:40, :215:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :215:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_7 = state == 4'h7;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_8 = state == 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_9 = state == 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_10 = io_resp_valid_0 | ~_waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :105:40, :115:32, :122:17, :255:22]
  assign cmdReg_cs =
    ~(|state)
    | ~(_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3 | _GEN_7)
    & (_GEN_8 | ~_GEN_9 & _GEN_10) | sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :97:21, :105:40, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_11 = _GEN_9 & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :105:69, :122:17, :237:22]
  wire        _GEN_12 = _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :220:22]
  wire        _GEN_13 = _GEN_3 | _GEN_12;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :205:22, :220:22]
  wire        _GEN_14 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :171:22, :188:22]
  wire        cmdReg_ras = ~_GEN_1 & (_GEN_14 ? ~sentCmd : ~_GEN_13 & _GEN_11);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :65:132, :98:21, :105:69, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_cas =
    (|state)
    & (_waitingForResp_T
         ? ~sentCmd
         : ~_GEN_14 & (_GEN_3 ? ~sentCmd : ~_GEN_12 & _GEN_11));	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :99:21, :105:{40,69}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_we =
    (|state)
    & (_waitingForResp_T | _waitingForResp_T_1 | ~(_waitingForResp_T_2 | _GEN_13)
       & (_GEN_9 | ~io_resp_valid_0 & _waitingForResp_T_3)) & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :100:21, :105:{40,69}, :115:32, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_15 =
    ~(|state) | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
    | _GEN_7 | _GEN_8 | _GEN_9 | io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :95:21, :105:40, :115:32, :122:17]
  wire        _GEN_16 = _GEN_15 | ~(_waitingForResp_T_3 & ~sentCmd);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :95:21, :105:{40,69}, :122:17, :255:22, :257:27]
  wire [31:0] cmdReg_addr = _GEN_16 ? reqAddrReg : 32'hB;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :95:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_16 ? reqIDReg : 32'hB;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32, :95:21, :101:21, :122:17]
  assign io_phyResp_ready_0 =
    ~_GEN_8
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
       | _waitingForResp_T_3) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'hB : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23, :53:32, :63:132, :65:132, :105:40, :122:17, :285:35, :286:{14,25}, :287:{20,61,67}, :289:38, :290:{33,40,47,62,71,111}, :291:63, :292:27]
  wire        _GEN_17 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37, :118:{59,68}]
  wire        _GEN_18 = idleCounter > 32'h3E7 & _GEN_17;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :118:68, :137:{26,50}]
  wire        _GEN_19 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132, :65:132, :66:{18,29,39}]
  wire        _GEN_20 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :124:24]
  wire        _GEN_21 = _GEN | _GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :66:{18,29,39}, :157:28, :158:17]
  wire        _GEN_22 = ~_GEN_0 & _GEN_21;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:66:29, :157:28, :158:17, :161:{20,40}, :164:22]
  wire        _GEN_23 = io_resp_ready & io_resp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
  wire        _GEN_24 = _waitingForResp_T_3 & _GEN_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :105:40, :122:17, :161:20, :261:40, :262:21]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
      openRow <= 28'hFFFFFFF;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :29:32]
      if (_GEN_15 | ~_GEN_24) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :95:21, :122:17, :261:40, :262:21]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37]
      if ((|state) & _waitingForResp_T & _GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :63:132, :93:26, :105:40, :122:17, :161:{20,40}, :162:22]
        openRow <= reqAddrReg[31:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :51:32, :86:9]
      if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      end
      if (|state) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
        if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32, :63:132, :145:31, :146:17, :148:17, :165:28]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_2)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:178:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_waitingForResp_T_2 | _GEN_3) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :195:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_7) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_8) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_9 ? _GEN_0 : io_resp_valid_0 ? _GEN_23 : _GEN_24)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :63:132, :115:32, :122:17, :161:20, :241:40, :242:17, :248:26, :250:23, :261:40, :262:21, :264:21]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      end
      else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:93:26]
        if (~requestActive | _GEN_18 | ~_GEN_17) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :118:68, :124:44, :136:27, :137:{50,91}, :139:58]
          if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
            reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
            reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
          end
        end
        else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:44, :136:27, :137:91, :139:58]
          reqAddrReg <= 32'hB;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
          reqIDReg <= 32'hB;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
        end
        idleCounter <= _GEN_20 ? 32'h0 : idleCounter + 32'h1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :124:{24,44}, :132:23, :133:35, :134:36]
        if (requestActive)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
          state <=
            _GEN_18
              ? 4'h7
              : _GEN_17 ? 4'h6 : openRow == reqAddrReg[31:4] ? {3'h1, ~reqIsRead} : 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :49:32, :51:32, :63:132, :86:9, :118:68, :137:{50,91}, :138:17, :139:58, :142:22, :143:{28,40}, :144:17, :145:31, :146:17, :148:17]
      end
      requestActive <=
        (|state)
          ? (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
             | _GEN_7 | _GEN_8 | _GEN_9 | ~_GEN_23) & requestActive
          : _GEN_20 | requestActive;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :63:132, :93:26, :105:40, :122:17, :124:{24,44}, :131:23, :248:26, :249:23]
      if (_GEN_1 | ~(_waitingForResp_T_1 & _GEN)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :105:40, :122:17, :174:28, :176:23]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :55:32]
      if (_GEN_1 | ~(_waitingForResp_T_1 ? _GEN_2 : _waitingForResp_T_2 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :56:32, :105:40, :122:17, :161:20, :178:{39,82}, :179:25, :195:40, :197:25]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      sentCmd <=
        (|state)
          ? (_waitingForResp_T
               ? _GEN_22
               : _waitingForResp_T_1
                   ? ~_GEN_2 & _GEN_21
                   : _waitingForResp_T_2 | _GEN_3 | _GEN_7
                     | ~(_GEN_8 | ~(_GEN_9 | ~_GEN_10))
                       ? _GEN_22
                       : _GEN_19)
          : _GEN_19;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :66:{18,29,39}, :93:26, :97:21, :105:40, :122:17, :157:28, :158:17, :161:40, :164:22, :174:28, :178:{39,82}, :181:25, :195:40, :211:40, :226:40, :241:40, :255:22]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :35:37]
        openRow = _RANDOM[6'h1C][30:3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :44:27]
        reqIsRead = _RANDOM[6'h20][1];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
        reqIsWrite = _RANDOM[6'h20][2];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :50:32]
        reqAddrReg = {_RANDOM[6'h20][31:3], _RANDOM[6'h21][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :51:32]
        reqWdataReg = {_RANDOM[6'h21][31:3], _RANDOM[6'h22][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32, :52:32]
        reqIDReg = {_RANDOM[6'h22][31:3], _RANDOM[6'h23][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32, :53:32]
        requestActive = _RANDOM[6'h23][3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :54:32]
        issuedAddrReg = {_RANDOM[6'h23][31:4], _RANDOM[6'h24][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :55:32]
        responseDataReg = {_RANDOM[6'h24][31:4], _RANDOM[6'h25][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :55:32, :56:32]
        idleCounter = {_RANDOM[6'h25][31:4], _RANDOM[6'h26][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32, :57:32]
        state = _RANDOM[6'h26][7:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :63:132]
        prevState = _RANDOM[6'h26][11:8];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :64:132]
        sentCmd = _RANDOM[6'h26][12];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :65:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
    .io_addr         (io_phyResp_bits_addr),
    .io_channelIndex (/* unused */),
    .io_bankIndex    (_respDec_io_bankIndex),
    .io_rankIndex    (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_11 perf (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:95:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :154:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:99:21, :122:17]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:100:21, :122:17, :154:22, :171:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:101:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :93:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :105:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :95:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :98:21, :122:17, :154:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :99:21, :122:17]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :100:21, :122:17, :154:22, :171:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :101:21, :122:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :67:15]
endmodule

module BankSchedulerPerformanceStatistics_12(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(4),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(4),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module OpenPageBankScheduler_12(	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
  reg  [27:0] openRow;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:64:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_3 = state == 4'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3)
    & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :97:21, :105:{40,60,66,69,78,81}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire        io_resp_valid_0 = state == 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :115:32]
  wire        _GEN = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
  wire        _GEN_0 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        _GEN_1 = ~(|state) | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :63:132, :93:26, :105:40, :122:17]
  wire        _GEN_2 = _GEN_0 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :161:20, :178:{39,63}]
  wire        _GEN_3 = state == 4'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
    wire _GEN_4 = (|state) & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_5 = (|state) & state != 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_6 = _GEN_5 & state != 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :157:28, :159:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :159:15, :161:{20,40}, :166:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :166:15]
      if ((`PRINTF_COND_) & _GEN_5 & _waitingForResp_T_1 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :178:{39,82}, :183:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :183:15]
      if ((`PRINTF_COND_) & _GEN_6 & _waitingForResp_T_2 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :161:20, :195:40, :199:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :199:15]
      if ((`PRINTF_COND_) & _GEN_6 & state != 4'h3 & _GEN_3 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17, :159:15, :161:20, :211:40, :215:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :215:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_7 = state == 4'h7;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_8 = state == 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_9 = state == 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_10 = io_resp_valid_0 | ~_waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :105:40, :115:32, :122:17, :255:22]
  assign cmdReg_cs =
    ~(|state)
    | ~(_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3 | _GEN_7)
    & (_GEN_8 | ~_GEN_9 & _GEN_10) | sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :97:21, :105:40, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_11 = _GEN_9 & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :105:69, :122:17, :237:22]
  wire        _GEN_12 = _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :220:22]
  wire        _GEN_13 = _GEN_3 | _GEN_12;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :205:22, :220:22]
  wire        _GEN_14 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :171:22, :188:22]
  wire        cmdReg_ras = ~_GEN_1 & (_GEN_14 ? ~sentCmd : ~_GEN_13 & _GEN_11);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :65:132, :98:21, :105:69, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_cas =
    (|state)
    & (_waitingForResp_T
         ? ~sentCmd
         : ~_GEN_14 & (_GEN_3 ? ~sentCmd : ~_GEN_12 & _GEN_11));	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :99:21, :105:{40,69}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_we =
    (|state)
    & (_waitingForResp_T | _waitingForResp_T_1 | ~(_waitingForResp_T_2 | _GEN_13)
       & (_GEN_9 | ~io_resp_valid_0 & _waitingForResp_T_3)) & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :100:21, :105:{40,69}, :115:32, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_15 =
    ~(|state) | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
    | _GEN_7 | _GEN_8 | _GEN_9 | io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :95:21, :105:40, :115:32, :122:17]
  wire        _GEN_16 = _GEN_15 | ~(_waitingForResp_T_3 & ~sentCmd);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :95:21, :105:{40,69}, :122:17, :255:22, :257:27]
  wire [31:0] cmdReg_addr = _GEN_16 ? reqAddrReg : 32'hC;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :95:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_16 ? reqIDReg : 32'hC;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32, :95:21, :101:21, :122:17]
  assign io_phyResp_ready_0 =
    ~_GEN_8
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
       | _waitingForResp_T_3) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'hC : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23, :53:32, :63:132, :65:132, :105:40, :122:17, :285:35, :286:{14,25}, :287:{20,61,67}, :289:38, :290:{33,40,47,62,71,111}, :291:63, :292:27]
  wire        _GEN_17 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37, :118:{59,68}]
  wire        _GEN_18 = idleCounter > 32'h3E7 & _GEN_17;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :118:68, :137:{26,50}]
  wire        _GEN_19 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132, :65:132, :66:{18,29,39}]
  wire        _GEN_20 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :124:24]
  wire        _GEN_21 = _GEN | _GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :66:{18,29,39}, :157:28, :158:17]
  wire        _GEN_22 = ~_GEN_0 & _GEN_21;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:66:29, :157:28, :158:17, :161:{20,40}, :164:22]
  wire        _GEN_23 = io_resp_ready & io_resp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
  wire        _GEN_24 = _waitingForResp_T_3 & _GEN_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :105:40, :122:17, :161:20, :261:40, :262:21]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
      openRow <= 28'hFFFFFFF;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :29:32]
      if (_GEN_15 | ~_GEN_24) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :95:21, :122:17, :261:40, :262:21]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37]
      if ((|state) & _waitingForResp_T & _GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :63:132, :93:26, :105:40, :122:17, :161:{20,40}, :162:22]
        openRow <= reqAddrReg[31:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :51:32, :86:9]
      if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      end
      if (|state) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
        if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32, :63:132, :145:31, :146:17, :148:17, :165:28]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_2)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:178:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_waitingForResp_T_2 | _GEN_3) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :195:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_7) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_8) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_9 ? _GEN_0 : io_resp_valid_0 ? _GEN_23 : _GEN_24)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :63:132, :115:32, :122:17, :161:20, :241:40, :242:17, :248:26, :250:23, :261:40, :262:21, :264:21]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      end
      else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:93:26]
        if (~requestActive | _GEN_18 | ~_GEN_17) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :118:68, :124:44, :136:27, :137:{50,91}, :139:58]
          if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
            reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
            reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
          end
        end
        else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:44, :136:27, :137:91, :139:58]
          reqAddrReg <= 32'hC;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
          reqIDReg <= 32'hC;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
        end
        idleCounter <= _GEN_20 ? 32'h0 : idleCounter + 32'h1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :124:{24,44}, :132:23, :133:35, :134:36]
        if (requestActive)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
          state <=
            _GEN_18
              ? 4'h7
              : _GEN_17 ? 4'h6 : openRow == reqAddrReg[31:4] ? {3'h1, ~reqIsRead} : 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :49:32, :51:32, :63:132, :86:9, :118:68, :137:{50,91}, :138:17, :139:58, :142:22, :143:{28,40}, :144:17, :145:31, :146:17, :148:17]
      end
      requestActive <=
        (|state)
          ? (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
             | _GEN_7 | _GEN_8 | _GEN_9 | ~_GEN_23) & requestActive
          : _GEN_20 | requestActive;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :63:132, :93:26, :105:40, :122:17, :124:{24,44}, :131:23, :248:26, :249:23]
      if (_GEN_1 | ~(_waitingForResp_T_1 & _GEN)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :105:40, :122:17, :174:28, :176:23]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :55:32]
      if (_GEN_1 | ~(_waitingForResp_T_1 ? _GEN_2 : _waitingForResp_T_2 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :56:32, :105:40, :122:17, :161:20, :178:{39,82}, :179:25, :195:40, :197:25]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      sentCmd <=
        (|state)
          ? (_waitingForResp_T
               ? _GEN_22
               : _waitingForResp_T_1
                   ? ~_GEN_2 & _GEN_21
                   : _waitingForResp_T_2 | _GEN_3 | _GEN_7
                     | ~(_GEN_8 | ~(_GEN_9 | ~_GEN_10))
                       ? _GEN_22
                       : _GEN_19)
          : _GEN_19;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :66:{18,29,39}, :93:26, :97:21, :105:40, :122:17, :157:28, :158:17, :161:40, :164:22, :174:28, :178:{39,82}, :181:25, :195:40, :211:40, :226:40, :241:40, :255:22]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :35:37]
        openRow = _RANDOM[6'h1C][30:3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :44:27]
        reqIsRead = _RANDOM[6'h20][1];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
        reqIsWrite = _RANDOM[6'h20][2];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :50:32]
        reqAddrReg = {_RANDOM[6'h20][31:3], _RANDOM[6'h21][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :51:32]
        reqWdataReg = {_RANDOM[6'h21][31:3], _RANDOM[6'h22][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32, :52:32]
        reqIDReg = {_RANDOM[6'h22][31:3], _RANDOM[6'h23][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32, :53:32]
        requestActive = _RANDOM[6'h23][3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :54:32]
        issuedAddrReg = {_RANDOM[6'h23][31:4], _RANDOM[6'h24][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :55:32]
        responseDataReg = {_RANDOM[6'h24][31:4], _RANDOM[6'h25][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :55:32, :56:32]
        idleCounter = {_RANDOM[6'h25][31:4], _RANDOM[6'h26][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32, :57:32]
        state = _RANDOM[6'h26][7:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :63:132]
        prevState = _RANDOM[6'h26][11:8];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :64:132]
        sentCmd = _RANDOM[6'h26][12];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :65:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
    .io_addr         (io_phyResp_bits_addr),
    .io_channelIndex (/* unused */),
    .io_bankIndex    (_respDec_io_bankIndex),
    .io_rankIndex    (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_12 perf (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:95:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :154:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:99:21, :122:17]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:100:21, :122:17, :154:22, :171:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:101:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :93:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :105:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :95:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :98:21, :122:17, :154:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :99:21, :122:17]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :100:21, :122:17, :154:22, :171:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :101:21, :122:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :67:15]
endmodule

module BankSchedulerPerformanceStatistics_13(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(5),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(5),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module OpenPageBankScheduler_13(	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
  reg  [27:0] openRow;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:64:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_3 = state == 4'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3)
    & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :97:21, :105:{40,60,66,69,78,81}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire        io_resp_valid_0 = state == 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :115:32]
  wire        _GEN = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
  wire        _GEN_0 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        _GEN_1 = ~(|state) | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :63:132, :93:26, :105:40, :122:17]
  wire        _GEN_2 = _GEN_0 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :161:20, :178:{39,63}]
  wire        _GEN_3 = state == 4'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
    wire _GEN_4 = (|state) & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_5 = (|state) & state != 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_6 = _GEN_5 & state != 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :157:28, :159:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :159:15, :161:{20,40}, :166:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :166:15]
      if ((`PRINTF_COND_) & _GEN_5 & _waitingForResp_T_1 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :178:{39,82}, :183:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :183:15]
      if ((`PRINTF_COND_) & _GEN_6 & _waitingForResp_T_2 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :161:20, :195:40, :199:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :199:15]
      if ((`PRINTF_COND_) & _GEN_6 & state != 4'h3 & _GEN_3 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17, :159:15, :161:20, :211:40, :215:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :215:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_7 = state == 4'h7;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_8 = state == 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_9 = state == 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_10 = io_resp_valid_0 | ~_waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :105:40, :115:32, :122:17, :255:22]
  assign cmdReg_cs =
    ~(|state)
    | ~(_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3 | _GEN_7)
    & (_GEN_8 | ~_GEN_9 & _GEN_10) | sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :97:21, :105:40, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_11 = _GEN_9 & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :105:69, :122:17, :237:22]
  wire        _GEN_12 = _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :220:22]
  wire        _GEN_13 = _GEN_3 | _GEN_12;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :205:22, :220:22]
  wire        _GEN_14 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :171:22, :188:22]
  wire        cmdReg_ras = ~_GEN_1 & (_GEN_14 ? ~sentCmd : ~_GEN_13 & _GEN_11);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :65:132, :98:21, :105:69, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_cas =
    (|state)
    & (_waitingForResp_T
         ? ~sentCmd
         : ~_GEN_14 & (_GEN_3 ? ~sentCmd : ~_GEN_12 & _GEN_11));	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :99:21, :105:{40,69}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_we =
    (|state)
    & (_waitingForResp_T | _waitingForResp_T_1 | ~(_waitingForResp_T_2 | _GEN_13)
       & (_GEN_9 | ~io_resp_valid_0 & _waitingForResp_T_3)) & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :100:21, :105:{40,69}, :115:32, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_15 =
    ~(|state) | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
    | _GEN_7 | _GEN_8 | _GEN_9 | io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :95:21, :105:40, :115:32, :122:17]
  wire        _GEN_16 = _GEN_15 | ~(_waitingForResp_T_3 & ~sentCmd);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :95:21, :105:{40,69}, :122:17, :255:22, :257:27]
  wire [31:0] cmdReg_addr = _GEN_16 ? reqAddrReg : 32'hD;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :95:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_16 ? reqIDReg : 32'hD;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32, :95:21, :101:21, :122:17]
  assign io_phyResp_ready_0 =
    ~_GEN_8
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
       | _waitingForResp_T_3) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'hD : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23, :53:32, :63:132, :65:132, :105:40, :122:17, :285:35, :286:{14,25}, :287:{20,61,67}, :289:38, :290:{33,40,47,62,71,111}, :291:63, :292:27]
  wire        _GEN_17 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37, :118:{59,68}]
  wire        _GEN_18 = idleCounter > 32'h3E7 & _GEN_17;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :118:68, :137:{26,50}]
  wire        _GEN_19 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132, :65:132, :66:{18,29,39}]
  wire        _GEN_20 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :124:24]
  wire        _GEN_21 = _GEN | _GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :66:{18,29,39}, :157:28, :158:17]
  wire        _GEN_22 = ~_GEN_0 & _GEN_21;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:66:29, :157:28, :158:17, :161:{20,40}, :164:22]
  wire        _GEN_23 = io_resp_ready & io_resp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
  wire        _GEN_24 = _waitingForResp_T_3 & _GEN_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :105:40, :122:17, :161:20, :261:40, :262:21]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
      openRow <= 28'hFFFFFFF;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :29:32]
      if (_GEN_15 | ~_GEN_24) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :95:21, :122:17, :261:40, :262:21]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37]
      if ((|state) & _waitingForResp_T & _GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :63:132, :93:26, :105:40, :122:17, :161:{20,40}, :162:22]
        openRow <= reqAddrReg[31:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :51:32, :86:9]
      if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      end
      if (|state) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
        if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32, :63:132, :145:31, :146:17, :148:17, :165:28]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_2)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:178:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_waitingForResp_T_2 | _GEN_3) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :195:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_7) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_8) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_9 ? _GEN_0 : io_resp_valid_0 ? _GEN_23 : _GEN_24)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :63:132, :115:32, :122:17, :161:20, :241:40, :242:17, :248:26, :250:23, :261:40, :262:21, :264:21]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      end
      else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:93:26]
        if (~requestActive | _GEN_18 | ~_GEN_17) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :118:68, :124:44, :136:27, :137:{50,91}, :139:58]
          if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
            reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
            reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
          end
        end
        else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:44, :136:27, :137:91, :139:58]
          reqAddrReg <= 32'hD;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
          reqIDReg <= 32'hD;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
        end
        idleCounter <= _GEN_20 ? 32'h0 : idleCounter + 32'h1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :124:{24,44}, :132:23, :133:35, :134:36]
        if (requestActive)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
          state <=
            _GEN_18
              ? 4'h7
              : _GEN_17 ? 4'h6 : openRow == reqAddrReg[31:4] ? {3'h1, ~reqIsRead} : 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :49:32, :51:32, :63:132, :86:9, :118:68, :137:{50,91}, :138:17, :139:58, :142:22, :143:{28,40}, :144:17, :145:31, :146:17, :148:17]
      end
      requestActive <=
        (|state)
          ? (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
             | _GEN_7 | _GEN_8 | _GEN_9 | ~_GEN_23) & requestActive
          : _GEN_20 | requestActive;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :63:132, :93:26, :105:40, :122:17, :124:{24,44}, :131:23, :248:26, :249:23]
      if (_GEN_1 | ~(_waitingForResp_T_1 & _GEN)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :105:40, :122:17, :174:28, :176:23]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :55:32]
      if (_GEN_1 | ~(_waitingForResp_T_1 ? _GEN_2 : _waitingForResp_T_2 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :56:32, :105:40, :122:17, :161:20, :178:{39,82}, :179:25, :195:40, :197:25]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      sentCmd <=
        (|state)
          ? (_waitingForResp_T
               ? _GEN_22
               : _waitingForResp_T_1
                   ? ~_GEN_2 & _GEN_21
                   : _waitingForResp_T_2 | _GEN_3 | _GEN_7
                     | ~(_GEN_8 | ~(_GEN_9 | ~_GEN_10))
                       ? _GEN_22
                       : _GEN_19)
          : _GEN_19;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :66:{18,29,39}, :93:26, :97:21, :105:40, :122:17, :157:28, :158:17, :161:40, :164:22, :174:28, :178:{39,82}, :181:25, :195:40, :211:40, :226:40, :241:40, :255:22]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :35:37]
        openRow = _RANDOM[6'h1C][30:3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :44:27]
        reqIsRead = _RANDOM[6'h20][1];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
        reqIsWrite = _RANDOM[6'h20][2];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :50:32]
        reqAddrReg = {_RANDOM[6'h20][31:3], _RANDOM[6'h21][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :51:32]
        reqWdataReg = {_RANDOM[6'h21][31:3], _RANDOM[6'h22][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32, :52:32]
        reqIDReg = {_RANDOM[6'h22][31:3], _RANDOM[6'h23][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32, :53:32]
        requestActive = _RANDOM[6'h23][3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :54:32]
        issuedAddrReg = {_RANDOM[6'h23][31:4], _RANDOM[6'h24][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :55:32]
        responseDataReg = {_RANDOM[6'h24][31:4], _RANDOM[6'h25][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :55:32, :56:32]
        idleCounter = {_RANDOM[6'h25][31:4], _RANDOM[6'h26][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32, :57:32]
        state = _RANDOM[6'h26][7:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :63:132]
        prevState = _RANDOM[6'h26][11:8];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :64:132]
        sentCmd = _RANDOM[6'h26][12];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :65:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
    .io_addr         (io_phyResp_bits_addr),
    .io_channelIndex (/* unused */),
    .io_bankIndex    (_respDec_io_bankIndex),
    .io_rankIndex    (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_13 perf (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:95:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :154:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:99:21, :122:17]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:100:21, :122:17, :154:22, :171:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:101:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :93:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :105:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :95:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :98:21, :122:17, :154:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :99:21, :122:17]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :100:21, :122:17, :154:22, :171:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :101:21, :122:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :67:15]
endmodule

module BankSchedulerPerformanceStatistics_14(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(6),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(6),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module OpenPageBankScheduler_14(	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
  reg  [27:0] openRow;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:64:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_3 = state == 4'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3)
    & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :97:21, :105:{40,60,66,69,78,81}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire        io_resp_valid_0 = state == 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :115:32]
  wire        _GEN = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
  wire        _GEN_0 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        _GEN_1 = ~(|state) | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :63:132, :93:26, :105:40, :122:17]
  wire        _GEN_2 = _GEN_0 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :161:20, :178:{39,63}]
  wire        _GEN_3 = state == 4'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
    wire _GEN_4 = (|state) & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_5 = (|state) & state != 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_6 = _GEN_5 & state != 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :157:28, :159:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :159:15, :161:{20,40}, :166:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :166:15]
      if ((`PRINTF_COND_) & _GEN_5 & _waitingForResp_T_1 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :178:{39,82}, :183:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :183:15]
      if ((`PRINTF_COND_) & _GEN_6 & _waitingForResp_T_2 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :161:20, :195:40, :199:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :199:15]
      if ((`PRINTF_COND_) & _GEN_6 & state != 4'h3 & _GEN_3 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17, :159:15, :161:20, :211:40, :215:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :215:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_7 = state == 4'h7;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_8 = state == 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_9 = state == 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_10 = io_resp_valid_0 | ~_waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :105:40, :115:32, :122:17, :255:22]
  assign cmdReg_cs =
    ~(|state)
    | ~(_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3 | _GEN_7)
    & (_GEN_8 | ~_GEN_9 & _GEN_10) | sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :97:21, :105:40, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_11 = _GEN_9 & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :105:69, :122:17, :237:22]
  wire        _GEN_12 = _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :220:22]
  wire        _GEN_13 = _GEN_3 | _GEN_12;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :205:22, :220:22]
  wire        _GEN_14 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :171:22, :188:22]
  wire        cmdReg_ras = ~_GEN_1 & (_GEN_14 ? ~sentCmd : ~_GEN_13 & _GEN_11);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :65:132, :98:21, :105:69, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_cas =
    (|state)
    & (_waitingForResp_T
         ? ~sentCmd
         : ~_GEN_14 & (_GEN_3 ? ~sentCmd : ~_GEN_12 & _GEN_11));	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :99:21, :105:{40,69}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_we =
    (|state)
    & (_waitingForResp_T | _waitingForResp_T_1 | ~(_waitingForResp_T_2 | _GEN_13)
       & (_GEN_9 | ~io_resp_valid_0 & _waitingForResp_T_3)) & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :100:21, :105:{40,69}, :115:32, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_15 =
    ~(|state) | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
    | _GEN_7 | _GEN_8 | _GEN_9 | io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :95:21, :105:40, :115:32, :122:17]
  wire        _GEN_16 = _GEN_15 | ~(_waitingForResp_T_3 & ~sentCmd);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :95:21, :105:{40,69}, :122:17, :255:22, :257:27]
  wire [31:0] cmdReg_addr = _GEN_16 ? reqAddrReg : 32'hE;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :95:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_16 ? reqIDReg : 32'hE;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32, :95:21, :101:21, :122:17]
  assign io_phyResp_ready_0 =
    ~_GEN_8
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
       | _waitingForResp_T_3) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'hE : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23, :53:32, :63:132, :65:132, :105:40, :122:17, :285:35, :286:{14,25}, :287:{20,61,67}, :289:38, :290:{33,40,47,62,71,111}, :291:63, :292:27]
  wire        _GEN_17 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37, :118:{59,68}]
  wire        _GEN_18 = idleCounter > 32'h3E7 & _GEN_17;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :118:68, :137:{26,50}]
  wire        _GEN_19 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132, :65:132, :66:{18,29,39}]
  wire        _GEN_20 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :124:24]
  wire        _GEN_21 = _GEN | _GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :66:{18,29,39}, :157:28, :158:17]
  wire        _GEN_22 = ~_GEN_0 & _GEN_21;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:66:29, :157:28, :158:17, :161:{20,40}, :164:22]
  wire        _GEN_23 = io_resp_ready & io_resp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
  wire        _GEN_24 = _waitingForResp_T_3 & _GEN_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :105:40, :122:17, :161:20, :261:40, :262:21]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
      openRow <= 28'hFFFFFFF;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :29:32]
      if (_GEN_15 | ~_GEN_24) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :95:21, :122:17, :261:40, :262:21]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37]
      if ((|state) & _waitingForResp_T & _GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :63:132, :93:26, :105:40, :122:17, :161:{20,40}, :162:22]
        openRow <= reqAddrReg[31:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :51:32, :86:9]
      if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      end
      if (|state) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
        if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32, :63:132, :145:31, :146:17, :148:17, :165:28]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_2)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:178:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_waitingForResp_T_2 | _GEN_3) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :195:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_7) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_8) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_9 ? _GEN_0 : io_resp_valid_0 ? _GEN_23 : _GEN_24)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :63:132, :115:32, :122:17, :161:20, :241:40, :242:17, :248:26, :250:23, :261:40, :262:21, :264:21]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      end
      else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:93:26]
        if (~requestActive | _GEN_18 | ~_GEN_17) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :118:68, :124:44, :136:27, :137:{50,91}, :139:58]
          if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
            reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
            reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
          end
        end
        else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:44, :136:27, :137:91, :139:58]
          reqAddrReg <= 32'hE;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
          reqIDReg <= 32'hE;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
        end
        idleCounter <= _GEN_20 ? 32'h0 : idleCounter + 32'h1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :124:{24,44}, :132:23, :133:35, :134:36]
        if (requestActive)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
          state <=
            _GEN_18
              ? 4'h7
              : _GEN_17 ? 4'h6 : openRow == reqAddrReg[31:4] ? {3'h1, ~reqIsRead} : 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :49:32, :51:32, :63:132, :86:9, :118:68, :137:{50,91}, :138:17, :139:58, :142:22, :143:{28,40}, :144:17, :145:31, :146:17, :148:17]
      end
      requestActive <=
        (|state)
          ? (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
             | _GEN_7 | _GEN_8 | _GEN_9 | ~_GEN_23) & requestActive
          : _GEN_20 | requestActive;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :63:132, :93:26, :105:40, :122:17, :124:{24,44}, :131:23, :248:26, :249:23]
      if (_GEN_1 | ~(_waitingForResp_T_1 & _GEN)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :105:40, :122:17, :174:28, :176:23]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :55:32]
      if (_GEN_1 | ~(_waitingForResp_T_1 ? _GEN_2 : _waitingForResp_T_2 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :56:32, :105:40, :122:17, :161:20, :178:{39,82}, :179:25, :195:40, :197:25]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      sentCmd <=
        (|state)
          ? (_waitingForResp_T
               ? _GEN_22
               : _waitingForResp_T_1
                   ? ~_GEN_2 & _GEN_21
                   : _waitingForResp_T_2 | _GEN_3 | _GEN_7
                     | ~(_GEN_8 | ~(_GEN_9 | ~_GEN_10))
                       ? _GEN_22
                       : _GEN_19)
          : _GEN_19;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :66:{18,29,39}, :93:26, :97:21, :105:40, :122:17, :157:28, :158:17, :161:40, :164:22, :174:28, :178:{39,82}, :181:25, :195:40, :211:40, :226:40, :241:40, :255:22]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :35:37]
        openRow = _RANDOM[6'h1C][30:3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :44:27]
        reqIsRead = _RANDOM[6'h20][1];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
        reqIsWrite = _RANDOM[6'h20][2];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :50:32]
        reqAddrReg = {_RANDOM[6'h20][31:3], _RANDOM[6'h21][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :51:32]
        reqWdataReg = {_RANDOM[6'h21][31:3], _RANDOM[6'h22][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32, :52:32]
        reqIDReg = {_RANDOM[6'h22][31:3], _RANDOM[6'h23][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32, :53:32]
        requestActive = _RANDOM[6'h23][3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :54:32]
        issuedAddrReg = {_RANDOM[6'h23][31:4], _RANDOM[6'h24][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :55:32]
        responseDataReg = {_RANDOM[6'h24][31:4], _RANDOM[6'h25][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :55:32, :56:32]
        idleCounter = {_RANDOM[6'h25][31:4], _RANDOM[6'h26][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32, :57:32]
        state = _RANDOM[6'h26][7:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :63:132]
        prevState = _RANDOM[6'h26][11:8];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :64:132]
        sentCmd = _RANDOM[6'h26][12];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :65:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
    .io_addr         (io_phyResp_bits_addr),
    .io_channelIndex (/* unused */),
    .io_bankIndex    (_respDec_io_bankIndex),
    .io_rankIndex    (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_14 perf (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:95:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :154:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:99:21, :122:17]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:100:21, :122:17, :154:22, :171:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:101:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :93:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :105:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :95:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :98:21, :122:17, :154:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :99:21, :122:17]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :100:21, :122:17, :154:22, :171:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :101:21, :122:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :67:15]
endmodule

module BankSchedulerPerformanceStatistics_15(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(7),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(7),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module OpenPageBankScheduler_15(	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
  reg  [27:0] openRow;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:64:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        _waitingForResp_T_3 = state == 4'h6;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3)
    & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :97:21, :105:{40,60,66,69,78,81}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  wire        io_resp_valid_0 = state == 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :115:32]
  wire        _GEN = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
  wire        _GEN_0 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  wire        _GEN_1 = ~(|state) | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :63:132, :93:26, :105:40, :122:17]
  wire        _GEN_2 = _GEN_0 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :161:20, :178:{39,63}]
  wire        _GEN_3 = state == 4'h5;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
    wire _GEN_4 = (|state) & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_5 = (|state) & state != 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :105:40, :122:17]
    wire _GEN_6 = _GEN_5 & state != 4'h2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :157:28, :159:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:159:15]
      if ((`PRINTF_COND_) & _GEN_4 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17, :159:15, :161:{20,40}, :166:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :166:15]
      if ((`PRINTF_COND_) & _GEN_5 & _waitingForResp_T_1 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :178:{39,82}, :183:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :183:15]
      if ((`PRINTF_COND_) & _GEN_6 & _waitingForResp_T_2 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :159:15, :161:20, :195:40, :199:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :199:15]
      if ((`PRINTF_COND_) & _GEN_6 & state != 4'h3 & _GEN_3 & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :105:40, :122:17, :159:15, :161:20, :211:40, :215:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE\n", cycleCounter);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :215:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_7 = state == 4'h7;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_8 = state == 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_9 = state == 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :122:17]
  wire        _GEN_10 = io_resp_valid_0 | ~_waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :105:40, :115:32, :122:17, :255:22]
  assign cmdReg_cs =
    ~(|state)
    | ~(_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3 | _GEN_7)
    & (_GEN_8 | ~_GEN_9 & _GEN_10) | sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :97:21, :105:40, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_11 = _GEN_9 & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :105:69, :122:17, :237:22]
  wire        _GEN_12 = _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :220:22]
  wire        _GEN_13 = _GEN_3 | _GEN_12;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :205:22, :220:22]
  wire        _GEN_14 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :171:22, :188:22]
  wire        cmdReg_ras = ~_GEN_1 & (_GEN_14 ? ~sentCmd : ~_GEN_13 & _GEN_11);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :65:132, :98:21, :105:69, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_cas =
    (|state)
    & (_waitingForResp_T
         ? ~sentCmd
         : ~_GEN_14 & (_GEN_3 ? ~sentCmd : ~_GEN_12 & _GEN_11));	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :99:21, :105:{40,69}, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22]
  wire        cmdReg_we =
    (|state)
    & (_waitingForResp_T | _waitingForResp_T_1 | ~(_waitingForResp_T_2 | _GEN_13)
       & (_GEN_9 | ~io_resp_valid_0 & _waitingForResp_T_3)) & ~sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :93:26, :98:21, :100:21, :105:{40,69}, :115:32, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22, :237:22, :255:22]
  wire        _GEN_15 =
    ~(|state) | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
    | _GEN_7 | _GEN_8 | _GEN_9 | io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :95:21, :105:40, :115:32, :122:17]
  wire        _GEN_16 = _GEN_15 | ~(_waitingForResp_T_3 & ~sentCmd);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :95:21, :105:{40,69}, :122:17, :255:22, :257:27]
  wire [31:0] cmdReg_addr = _GEN_16 ? reqAddrReg : 32'hF;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :95:21, :122:17]
  wire [31:0] cmdReg_request_id = _GEN_16 ? reqIDReg : 32'hF;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32, :95:21, :101:21, :122:17]
  assign io_phyResp_ready_0 =
    ~_GEN_8
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
       | _waitingForResp_T_3) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'hF : reqIDReg)
    & _respDec_io_rankIndex & (&_respDec_io_bankIndex);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23, :53:32, :63:132, :65:132, :105:40, :122:17, :285:35, :286:{14,25}, :287:{20,61,67}, :289:38, :290:{33,40,47,62,71,111}, :291:63, :292:27]
  wire        _GEN_17 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37, :118:{59,68}]
  wire        _GEN_18 = idleCounter > 32'h3E7 & _GEN_17;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :118:68, :137:{26,50}]
  wire        _GEN_19 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132, :65:132, :66:{18,29,39}]
  wire        _GEN_20 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26, :124:24]
  wire        _GEN_21 = _GEN | _GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132, :66:{18,29,39}, :157:28, :158:17]
  wire        _GEN_22 = ~_GEN_0 & _GEN_21;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:66:29, :157:28, :158:17, :161:{20,40}, :164:22]
  wire        _GEN_23 = io_resp_ready & io_resp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
  wire        _GEN_24 = _waitingForResp_T_3 & _GEN_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :105:40, :122:17, :161:20, :261:40, :262:21]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37]
      openRow <= 28'hFFFFFFF;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:65:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :29:32]
      if (_GEN_15 | ~_GEN_24) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :95:21, :122:17, :261:40, :262:21]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :122:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:28:29, :35:37]
      if ((|state) & _waitingForResp_T & _GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :63:132, :93:26, :105:40, :122:17, :161:{20,40}, :162:22]
        openRow <= reqAddrReg[31:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :51:32, :86:9]
      if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
      end
      if (|state) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
        if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32, :63:132, :145:31, :146:17, :148:17, :165:28]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40]
          if (_GEN_2)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:178:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_waitingForResp_T_2 | _GEN_3) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:40, :122:17, :195:40]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_7) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:161:20]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_8) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:122:17]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
        end
        else if (_GEN_9 ? _GEN_0 : io_resp_valid_0 ? _GEN_23 : _GEN_24)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:35:37, :63:132, :115:32, :122:17, :161:20, :241:40, :242:17, :248:26, :250:23, :261:40, :262:21, :264:21]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132]
      end
      else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:93:26]
        if (~requestActive | _GEN_18 | ~_GEN_17) begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :118:68, :124:44, :136:27, :137:{50,91}, :139:58]
          if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:24]
            reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
            reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
          end
        end
        else begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:124:44, :136:27, :137:91, :139:58]
          reqAddrReg <= 32'hF;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
          reqIDReg <= 32'hF;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
        end
        idleCounter <= _GEN_20 ? 32'h0 : idleCounter + 32'h1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:57:32, :124:{24,44}, :132:23, :133:35, :134:36]
        if (requestActive)	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32]
          state <=
            _GEN_18
              ? 4'h7
              : _GEN_17 ? 4'h6 : openRow == reqAddrReg[31:4] ? {3'h1, ~reqIsRead} : 4'h1;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:44:27, :49:32, :51:32, :63:132, :86:9, :118:68, :137:{50,91}, :138:17, :139:58, :142:22, :143:{28,40}, :144:17, :145:31, :146:17, :148:17]
      end
      requestActive <=
        (|state)
          ? (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _GEN_3
             | _GEN_7 | _GEN_8 | _GEN_9 | ~_GEN_23) & requestActive
          : _GEN_20 | requestActive;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:54:32, :63:132, :93:26, :105:40, :122:17, :124:{24,44}, :131:23, :248:26, :249:23]
      if (_GEN_1 | ~(_waitingForResp_T_1 & _GEN)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :105:40, :122:17, :174:28, :176:23]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :122:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32, :55:32]
      if (_GEN_1 | ~(_waitingForResp_T_1 ? _GEN_2 : _waitingForResp_T_2 & _GEN_0)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:55:32, :56:32, :105:40, :122:17, :161:20, :178:{39,82}, :179:25, :195:40, :197:25]
      end
      else	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32, :122:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:56:32]
      sentCmd <=
        (|state)
          ? (_waitingForResp_T
               ? _GEN_22
               : _waitingForResp_T_1
                   ? ~_GEN_2 & _GEN_21
                   : _waitingForResp_T_2 | _GEN_3 | _GEN_7
                     | ~(_GEN_8 | ~(_GEN_9 | ~_GEN_10))
                       ? _GEN_22
                       : _GEN_19)
          : _GEN_19;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :65:132, :66:{18,29,39}, :93:26, :97:21, :105:40, :122:17, :157:28, :158:17, :161:40, :164:22, :174:28, :178:{39,82}, :181:25, :195:40, :211:40, :226:40, :241:40, :255:22]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :64:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :35:37]
        openRow = _RANDOM[6'h1C][30:3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :44:27]
        reqIsRead = _RANDOM[6'h20][1];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
        reqIsWrite = _RANDOM[6'h20][2];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :50:32]
        reqAddrReg = {_RANDOM[6'h20][31:3], _RANDOM[6'h21][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32, :51:32]
        reqWdataReg = {_RANDOM[6'h21][31:3], _RANDOM[6'h22][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32, :52:32]
        reqIDReg = {_RANDOM[6'h22][31:3], _RANDOM[6'h23][2:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32, :53:32]
        requestActive = _RANDOM[6'h23][3];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :54:32]
        issuedAddrReg = {_RANDOM[6'h23][31:4], _RANDOM[6'h24][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32, :55:32]
        responseDataReg = {_RANDOM[6'h24][31:4], _RANDOM[6'h25][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :55:32, :56:32]
        idleCounter = {_RANDOM[6'h25][31:4], _RANDOM[6'h26][3:0]};	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32, :57:32]
        state = _RANDOM[6'h26][7:4];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :63:132]
        prevState = _RANDOM[6'h26][11:8];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :64:132]
        sentCmd = _RANDOM[6'h26][12];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :57:32, :65:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
    .io_addr         (io_phyResp_bits_addr),
    .io_channelIndex (/* unused */),
    .io_bankIndex    (_respDec_io_bankIndex),
    .io_rankIndex    (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_15 perf (	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:63:132, :93:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:115:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:49:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:50:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:51:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:53:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:105:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:95:21, :122:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:52:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:98:21, :122:17, :154:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:99:21, :122:17]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:100:21, :122:17, :154:22, :171:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:101:21, :122:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:272:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :93:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :115:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :49:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :51:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :56:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :53:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :105:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :95:21, :122:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :52:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :97:21, :122:17, :154:22, :171:22, :188:22, :205:22, :220:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :98:21, :122:17, :154:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :99:21, :122:17]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :100:21, :122:17, :154:22, :171:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :101:21, :122:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :285:35, :286:{14,25}, :287:{20,67}, :289:38, :290:111, :291:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/schedulers/OpenPageBankScheduler.scala:7:7, :63:132, :67:15]
endmodule

module MultiDeqQueue(	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:7:7]
  output        io_enq_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  input         io_enq_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_enq_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_enq_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_enq_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_enq_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  input         io_deq_0_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output        io_deq_0_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_0_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_0_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output [31:0] io_deq_0_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_0_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_0_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  input         io_deq_1_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output        io_deq_1_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_1_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_1_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output [31:0] io_deq_1_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_1_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_1_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  input         io_deq_2_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output        io_deq_2_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_2_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_2_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output [31:0] io_deq_2_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_2_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_2_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  input         io_deq_3_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output        io_deq_3_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_3_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_3_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output [31:0] io_deq_3_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_3_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_3_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  input         io_deq_4_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output        io_deq_4_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_4_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_4_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output [31:0] io_deq_4_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_4_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_4_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  input         io_deq_5_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output        io_deq_5_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_5_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_5_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output [31:0] io_deq_5_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_5_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_5_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  input         io_deq_6_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output        io_deq_6_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_6_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_6_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output [31:0] io_deq_6_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_6_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_6_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  input         io_deq_7_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output        io_deq_7_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_7_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_7_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output [31:0] io_deq_7_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_7_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_7_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  input         io_deq_8_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output        io_deq_8_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_8_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_8_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output [31:0] io_deq_8_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_8_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_8_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  input         io_deq_9_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output        io_deq_9_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_9_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_9_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output [31:0] io_deq_9_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_9_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_9_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  input         io_deq_10_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output        io_deq_10_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_10_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_10_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output [31:0] io_deq_10_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_10_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_10_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  input         io_deq_11_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output        io_deq_11_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_11_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_11_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output [31:0] io_deq_11_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_11_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_11_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  input         io_deq_12_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output        io_deq_12_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_12_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_12_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output [31:0] io_deq_12_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_12_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_12_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  input         io_deq_13_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output        io_deq_13_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_13_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_13_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output [31:0] io_deq_13_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_13_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_13_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  input         io_deq_14_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output        io_deq_14_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_14_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_14_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output [31:0] io_deq_14_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_14_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_14_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  input         io_deq_15_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output        io_deq_15_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_15_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_15_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output [31:0] io_deq_15_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_15_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_deq_15_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
  output [1:0]  io_counts_0,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_counts_1,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_counts_2,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_counts_3,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_counts_4,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_counts_5,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_counts_6,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_counts_7,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_counts_8,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_counts_9,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_counts_10,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_counts_11,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_counts_12,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_counts_13,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_counts_14,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
                io_counts_15	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:13:14]
);

  wire       _queues_15_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  wire       _queues_14_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  wire       _queues_13_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  wire       _queues_12_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  wire       _queues_11_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  wire       _queues_10_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  wire       _queues_9_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  wire       _queues_8_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  wire       _queues_7_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  wire       _queues_6_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  wire       _queues_5_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  wire       _queues_4_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  wire       _queues_3_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  wire       _queues_2_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  wire       _queues_1_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  wire       _queues_0_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  wire [2:0] _addrDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:20:23]
  wire       _addrDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:20:23]
  wire [4:0] _flatIdx_T_1 =
    {1'h0, _addrDec_io_rankIndex, 3'h0} + {2'h0, _addrDec_io_bankIndex};	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:20:23, :24:55]
  wire       _io_enq_ready_T = _flatIdx_T_1 == 5'h0;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:24:55, :48:18]
  wire       _io_enq_ready_T_2 = _flatIdx_T_1 == 5'h1;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:24:55, :48:18]
  wire       _io_enq_ready_T_4 = _flatIdx_T_1 == 5'h2;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:24:55, :48:18]
  wire       _io_enq_ready_T_6 = _flatIdx_T_1 == 5'h3;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:24:55, :48:18]
  wire       _io_enq_ready_T_8 = _flatIdx_T_1 == 5'h4;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:24:55, :48:18]
  wire       _io_enq_ready_T_10 = _flatIdx_T_1 == 5'h5;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:24:55, :48:18]
  wire       _io_enq_ready_T_12 = _flatIdx_T_1 == 5'h6;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:24:55, :48:18]
  wire       _io_enq_ready_T_14 = _flatIdx_T_1 == 5'h7;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:24:55, :48:18]
  wire       _io_enq_ready_T_16 = _flatIdx_T_1 == 5'h8;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:24:55, :48:18]
  wire       _io_enq_ready_T_18 = _flatIdx_T_1 == 5'h9;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:24:55, :48:18]
  wire       _io_enq_ready_T_20 = _flatIdx_T_1 == 5'hA;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:24:55, :48:18]
  wire       _io_enq_ready_T_22 = _flatIdx_T_1 == 5'hB;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:24:55, :48:18]
  wire       _io_enq_ready_T_24 = _flatIdx_T_1 == 5'hC;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:24:55, :48:18]
  wire       _io_enq_ready_T_26 = _flatIdx_T_1 == 5'hD;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:24:55, :48:18]
  wire       _io_enq_ready_T_28 = _flatIdx_T_1 == 5'hE;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:24:55, :48:18]
  wire       _io_enq_ready_T_30 = _flatIdx_T_1 == 5'hF;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:24:55, :48:18]
  AddressDecoder addrDec (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:20:23]
    .io_addr         (io_enq_bits_addr),
    .io_channelIndex (/* unused */),
    .io_bankIndex    (_addrDec_io_bankIndex),
    .io_rankIndex    (_addrDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:20:23]
  Queue2_ControllerRequest queues_0 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_0_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:43:20, :48:{18,27}, :49:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_0_ready),
    .io_deq_valid           (io_deq_0_valid),
    .io_deq_bits_rd_en      (io_deq_0_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_0_bits_wr_en),
    .io_deq_bits_addr       (io_deq_0_bits_addr),
    .io_deq_bits_wdata      (io_deq_0_bits_wdata),
    .io_deq_bits_request_id (io_deq_0_bits_request_id),
    .io_count               (io_counts_0)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  Queue2_ControllerRequest queues_1 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_1_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_2 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:43:20, :48:{18,27}, :49:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_1_ready),
    .io_deq_valid           (io_deq_1_valid),
    .io_deq_bits_rd_en      (io_deq_1_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_1_bits_wr_en),
    .io_deq_bits_addr       (io_deq_1_bits_addr),
    .io_deq_bits_wdata      (io_deq_1_bits_wdata),
    .io_deq_bits_request_id (io_deq_1_bits_request_id),
    .io_count               (io_counts_1)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  Queue2_ControllerRequest queues_2 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_2_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_4 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:43:20, :48:{18,27}, :49:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_2_ready),
    .io_deq_valid           (io_deq_2_valid),
    .io_deq_bits_rd_en      (io_deq_2_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_2_bits_wr_en),
    .io_deq_bits_addr       (io_deq_2_bits_addr),
    .io_deq_bits_wdata      (io_deq_2_bits_wdata),
    .io_deq_bits_request_id (io_deq_2_bits_request_id),
    .io_count               (io_counts_2)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  Queue2_ControllerRequest queues_3 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_3_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_6 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:43:20, :48:{18,27}, :49:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_3_ready),
    .io_deq_valid           (io_deq_3_valid),
    .io_deq_bits_rd_en      (io_deq_3_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_3_bits_wr_en),
    .io_deq_bits_addr       (io_deq_3_bits_addr),
    .io_deq_bits_wdata      (io_deq_3_bits_wdata),
    .io_deq_bits_request_id (io_deq_3_bits_request_id),
    .io_count               (io_counts_3)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  Queue2_ControllerRequest queues_4 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_4_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_8 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:43:20, :48:{18,27}, :49:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_4_ready),
    .io_deq_valid           (io_deq_4_valid),
    .io_deq_bits_rd_en      (io_deq_4_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_4_bits_wr_en),
    .io_deq_bits_addr       (io_deq_4_bits_addr),
    .io_deq_bits_wdata      (io_deq_4_bits_wdata),
    .io_deq_bits_request_id (io_deq_4_bits_request_id),
    .io_count               (io_counts_4)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  Queue2_ControllerRequest queues_5 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_5_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_10 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:43:20, :48:{18,27}, :49:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_5_ready),
    .io_deq_valid           (io_deq_5_valid),
    .io_deq_bits_rd_en      (io_deq_5_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_5_bits_wr_en),
    .io_deq_bits_addr       (io_deq_5_bits_addr),
    .io_deq_bits_wdata      (io_deq_5_bits_wdata),
    .io_deq_bits_request_id (io_deq_5_bits_request_id),
    .io_count               (io_counts_5)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  Queue2_ControllerRequest queues_6 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_6_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_12 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:43:20, :48:{18,27}, :49:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_6_ready),
    .io_deq_valid           (io_deq_6_valid),
    .io_deq_bits_rd_en      (io_deq_6_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_6_bits_wr_en),
    .io_deq_bits_addr       (io_deq_6_bits_addr),
    .io_deq_bits_wdata      (io_deq_6_bits_wdata),
    .io_deq_bits_request_id (io_deq_6_bits_request_id),
    .io_count               (io_counts_6)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  Queue2_ControllerRequest queues_7 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_7_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_14 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:43:20, :48:{18,27}, :49:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_7_ready),
    .io_deq_valid           (io_deq_7_valid),
    .io_deq_bits_rd_en      (io_deq_7_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_7_bits_wr_en),
    .io_deq_bits_addr       (io_deq_7_bits_addr),
    .io_deq_bits_wdata      (io_deq_7_bits_wdata),
    .io_deq_bits_request_id (io_deq_7_bits_request_id),
    .io_count               (io_counts_7)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  Queue2_ControllerRequest queues_8 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_8_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_16 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:43:20, :48:{18,27}, :49:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_8_ready),
    .io_deq_valid           (io_deq_8_valid),
    .io_deq_bits_rd_en      (io_deq_8_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_8_bits_wr_en),
    .io_deq_bits_addr       (io_deq_8_bits_addr),
    .io_deq_bits_wdata      (io_deq_8_bits_wdata),
    .io_deq_bits_request_id (io_deq_8_bits_request_id),
    .io_count               (io_counts_8)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  Queue2_ControllerRequest queues_9 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_9_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_18 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:43:20, :48:{18,27}, :49:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_9_ready),
    .io_deq_valid           (io_deq_9_valid),
    .io_deq_bits_rd_en      (io_deq_9_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_9_bits_wr_en),
    .io_deq_bits_addr       (io_deq_9_bits_addr),
    .io_deq_bits_wdata      (io_deq_9_bits_wdata),
    .io_deq_bits_request_id (io_deq_9_bits_request_id),
    .io_count               (io_counts_9)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  Queue2_ControllerRequest queues_10 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_10_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_20 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:43:20, :48:{18,27}, :49:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_10_ready),
    .io_deq_valid           (io_deq_10_valid),
    .io_deq_bits_rd_en      (io_deq_10_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_10_bits_wr_en),
    .io_deq_bits_addr       (io_deq_10_bits_addr),
    .io_deq_bits_wdata      (io_deq_10_bits_wdata),
    .io_deq_bits_request_id (io_deq_10_bits_request_id),
    .io_count               (io_counts_10)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  Queue2_ControllerRequest queues_11 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_11_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_22 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:43:20, :48:{18,27}, :49:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_11_ready),
    .io_deq_valid           (io_deq_11_valid),
    .io_deq_bits_rd_en      (io_deq_11_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_11_bits_wr_en),
    .io_deq_bits_addr       (io_deq_11_bits_addr),
    .io_deq_bits_wdata      (io_deq_11_bits_wdata),
    .io_deq_bits_request_id (io_deq_11_bits_request_id),
    .io_count               (io_counts_11)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  Queue2_ControllerRequest queues_12 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_12_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_24 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:43:20, :48:{18,27}, :49:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_12_ready),
    .io_deq_valid           (io_deq_12_valid),
    .io_deq_bits_rd_en      (io_deq_12_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_12_bits_wr_en),
    .io_deq_bits_addr       (io_deq_12_bits_addr),
    .io_deq_bits_wdata      (io_deq_12_bits_wdata),
    .io_deq_bits_request_id (io_deq_12_bits_request_id),
    .io_count               (io_counts_12)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  Queue2_ControllerRequest queues_13 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_13_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_26 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:43:20, :48:{18,27}, :49:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_13_ready),
    .io_deq_valid           (io_deq_13_valid),
    .io_deq_bits_rd_en      (io_deq_13_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_13_bits_wr_en),
    .io_deq_bits_addr       (io_deq_13_bits_addr),
    .io_deq_bits_wdata      (io_deq_13_bits_wdata),
    .io_deq_bits_request_id (io_deq_13_bits_request_id),
    .io_count               (io_counts_13)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  Queue2_ControllerRequest queues_14 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_14_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_28 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:43:20, :48:{18,27}, :49:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_14_ready),
    .io_deq_valid           (io_deq_14_valid),
    .io_deq_bits_rd_en      (io_deq_14_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_14_bits_wr_en),
    .io_deq_bits_addr       (io_deq_14_bits_addr),
    .io_deq_bits_wdata      (io_deq_14_bits_wdata),
    .io_deq_bits_request_id (io_deq_14_bits_request_id),
    .io_count               (io_counts_14)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  Queue2_ControllerRequest queues_15 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_15_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_30 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:43:20, :48:{18,27}, :49:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_15_ready),
    .io_deq_valid           (io_deq_15_valid),
    .io_deq_bits_rd_en      (io_deq_15_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_15_bits_wr_en),
    .io_deq_bits_addr       (io_deq_15_bits_addr),
    .io_deq_bits_wdata      (io_deq_15_bits_wdata),
    .io_deq_bits_request_id (io_deq_15_bits_request_id),
    .io_count               (io_counts_15)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:28:11]
  assign io_enq_ready =
    _io_enq_ready_T & _queues_0_io_enq_ready | _io_enq_ready_T_2 & _queues_1_io_enq_ready
    | _io_enq_ready_T_4 & _queues_2_io_enq_ready | _io_enq_ready_T_6
    & _queues_3_io_enq_ready | _io_enq_ready_T_8 & _queues_4_io_enq_ready
    | _io_enq_ready_T_10 & _queues_5_io_enq_ready | _io_enq_ready_T_12
    & _queues_6_io_enq_ready | _io_enq_ready_T_14 & _queues_7_io_enq_ready
    | _io_enq_ready_T_16 & _queues_8_io_enq_ready | _io_enq_ready_T_18
    & _queues_9_io_enq_ready | _io_enq_ready_T_20 & _queues_10_io_enq_ready
    | _io_enq_ready_T_22 & _queues_11_io_enq_ready | _io_enq_ready_T_24
    & _queues_12_io_enq_ready | _io_enq_ready_T_26 & _queues_13_io_enq_ready
    | _io_enq_ready_T_28 & _queues_14_io_enq_ready | _io_enq_ready_T_30
    & _queues_15_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:7:7, :28:11, :48:18, :55:23, :56:14]
endmodule

module RRArbiter_24(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_2_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_3_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_4_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_5_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_6_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_7_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_8_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_8_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_8_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_8_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_8_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_9_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_9_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_9_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_9_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_9_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_10_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_10_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_10_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_10_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_10_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_11_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_11_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_11_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_11_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_11_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_12_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_12_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_12_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_12_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_12_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_13_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_13_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_13_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_13_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_13_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_14_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_14_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_14_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_14_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_14_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_15_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_15_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_15_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_15_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_15_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_request_id	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire [3:0]  io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}]
  reg         casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      4'b0000:
        casez_tmp = io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0001:
        casez_tmp = io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0010:
        casez_tmp = io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0011:
        casez_tmp = io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0100:
        casez_tmp = io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0101:
        casez_tmp = io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0110:
        casez_tmp = io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0111:
        casez_tmp = io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1000:
        casez_tmp = io_in_8_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1001:
        casez_tmp = io_in_9_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1010:
        casez_tmp = io_in_10_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1011:
        casez_tmp = io_in_11_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1100:
        casez_tmp = io_in_12_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1101:
        casez_tmp = io_in_13_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1110:
        casez_tmp = io_in_14_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp = io_in_15_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      4'b0000:
        casez_tmp_0 = io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0001:
        casez_tmp_0 = io_in_1_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0010:
        casez_tmp_0 = io_in_2_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0011:
        casez_tmp_0 = io_in_3_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0100:
        casez_tmp_0 = io_in_4_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0101:
        casez_tmp_0 = io_in_5_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0110:
        casez_tmp_0 = io_in_6_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0111:
        casez_tmp_0 = io_in_7_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1000:
        casez_tmp_0 = io_in_8_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1001:
        casez_tmp_0 = io_in_9_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1010:
        casez_tmp_0 = io_in_10_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1011:
        casez_tmp_0 = io_in_11_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1100:
        casez_tmp_0 = io_in_12_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1101:
        casez_tmp_0 = io_in_13_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1110:
        casez_tmp_0 = io_in_14_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_0 = io_in_15_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      4'b0000:
        casez_tmp_1 = io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0001:
        casez_tmp_1 = io_in_1_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0010:
        casez_tmp_1 = io_in_2_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0011:
        casez_tmp_1 = io_in_3_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0100:
        casez_tmp_1 = io_in_4_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0101:
        casez_tmp_1 = io_in_5_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0110:
        casez_tmp_1 = io_in_6_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0111:
        casez_tmp_1 = io_in_7_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1000:
        casez_tmp_1 = io_in_8_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1001:
        casez_tmp_1 = io_in_9_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1010:
        casez_tmp_1 = io_in_10_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1011:
        casez_tmp_1 = io_in_11_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1100:
        casez_tmp_1 = io_in_12_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1101:
        casez_tmp_1 = io_in_13_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1110:
        casez_tmp_1 = io_in_14_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_1 = io_in_15_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      4'b0000:
        casez_tmp_2 = io_in_0_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0001:
        casez_tmp_2 = io_in_1_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0010:
        casez_tmp_2 = io_in_2_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0011:
        casez_tmp_2 = io_in_3_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0100:
        casez_tmp_2 = io_in_4_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0101:
        casez_tmp_2 = io_in_5_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0110:
        casez_tmp_2 = io_in_6_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0111:
        casez_tmp_2 = io_in_7_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1000:
        casez_tmp_2 = io_in_8_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1001:
        casez_tmp_2 = io_in_9_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1010:
        casez_tmp_2 = io_in_10_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1011:
        casez_tmp_2 = io_in_11_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1100:
        casez_tmp_2 = io_in_12_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1101:
        casez_tmp_2 = io_in_13_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1110:
        casez_tmp_2 = io_in_14_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_2 = io_in_15_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      4'b0000:
        casez_tmp_3 = io_in_0_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0001:
        casez_tmp_3 = io_in_1_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0010:
        casez_tmp_3 = io_in_2_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0011:
        casez_tmp_3 = io_in_3_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0100:
        casez_tmp_3 = io_in_4_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0101:
        casez_tmp_3 = io_in_5_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0110:
        casez_tmp_3 = io_in_6_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0111:
        casez_tmp_3 = io_in_7_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1000:
        casez_tmp_3 = io_in_8_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1001:
        casez_tmp_3 = io_in_9_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1010:
        casez_tmp_3 = io_in_10_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1011:
        casez_tmp_3 = io_in_11_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1100:
        casez_tmp_3 = io_in_12_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1101:
        casez_tmp_3 = io_in_13_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1110:
        casez_tmp_3 = io_in_14_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_3 = io_in_15_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      4'b0000:
        casez_tmp_4 = io_in_0_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0001:
        casez_tmp_4 = io_in_1_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0010:
        casez_tmp_4 = io_in_2_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0011:
        casez_tmp_4 = io_in_3_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0100:
        casez_tmp_4 = io_in_4_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0101:
        casez_tmp_4 = io_in_5_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0110:
        casez_tmp_4 = io_in_6_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0111:
        casez_tmp_4 = io_in_7_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1000:
        casez_tmp_4 = io_in_8_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1001:
        casez_tmp_4 = io_in_9_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1010:
        casez_tmp_4 = io_in_10_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1011:
        casez_tmp_4 = io_in_11_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1100:
        casez_tmp_4 = io_in_12_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1101:
        casez_tmp_4 = io_in_13_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1110:
        casez_tmp_4 = io_in_14_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_4 = io_in_15_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      4'b0000:
        casez_tmp_5 = io_in_0_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0001:
        casez_tmp_5 = io_in_1_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0010:
        casez_tmp_5 = io_in_2_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0011:
        casez_tmp_5 = io_in_3_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0100:
        casez_tmp_5 = io_in_4_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0101:
        casez_tmp_5 = io_in_5_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0110:
        casez_tmp_5 = io_in_6_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0111:
        casez_tmp_5 = io_in_7_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1000:
        casez_tmp_5 = io_in_8_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1001:
        casez_tmp_5 = io_in_9_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1010:
        casez_tmp_5 = io_in_10_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1011:
        casez_tmp_5 = io_in_11_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1100:
        casez_tmp_5 = io_in_12_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1101:
        casez_tmp_5 = io_in_13_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1110:
        casez_tmp_5 = io_in_14_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_5 = io_in_15_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      4'b0000:
        casez_tmp_6 = io_in_0_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0001:
        casez_tmp_6 = io_in_1_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0010:
        casez_tmp_6 = io_in_2_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0011:
        casez_tmp_6 = io_in_3_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0100:
        casez_tmp_6 = io_in_4_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0101:
        casez_tmp_6 = io_in_5_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0110:
        casez_tmp_6 = io_in_6_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0111:
        casez_tmp_6 = io_in_7_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1000:
        casez_tmp_6 = io_in_8_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1001:
        casez_tmp_6 = io_in_9_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1010:
        casez_tmp_6 = io_in_10_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1011:
        casez_tmp_6 = io_in_11_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1100:
        casez_tmp_6 = io_in_12_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1101:
        casez_tmp_6 = io_in_13_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1110:
        casez_tmp_6 = io_in_14_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_6 = io_in_15_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [3:0]  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire        ctrl_validMask_grantMask_1 = ctrl_validMask_grantMask_lastGrant == 4'h0;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_2 = ctrl_validMask_grantMask_lastGrant < 4'h2;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_3 = ctrl_validMask_grantMask_lastGrant < 4'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_4 = ctrl_validMask_grantMask_lastGrant < 4'h4;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_5 = ctrl_validMask_grantMask_lastGrant < 4'h5;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_6 = ctrl_validMask_grantMask_lastGrant < 4'h6;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_7 = ctrl_validMask_grantMask_lastGrant < 4'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_9 = ctrl_validMask_grantMask_lastGrant < 4'h9;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_10 = ctrl_validMask_grantMask_lastGrant < 4'hA;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_11 = ctrl_validMask_grantMask_lastGrant < 4'hB;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_12 =
    ctrl_validMask_grantMask_lastGrant[3:2] != 2'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_13 = ctrl_validMask_grantMask_lastGrant < 4'hD;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_14 =
    ctrl_validMask_grantMask_lastGrant[3:1] != 3'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_15 = ctrl_validMask_grantMask_lastGrant != 4'hF;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_2 = io_in_2_valid & ctrl_validMask_grantMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_4 = io_in_4_valid & ctrl_validMask_grantMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_5 = io_in_5_valid & ctrl_validMask_grantMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_6 = io_in_6_valid & ctrl_validMask_grantMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_7 = io_in_7_valid & ctrl_validMask_grantMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_8 = io_in_8_valid & ~(ctrl_validMask_grantMask_lastGrant[3]);	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  wire        ctrl_validMask_9 = io_in_9_valid & ctrl_validMask_grantMask_9;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_10 = io_in_10_valid & ctrl_validMask_grantMask_10;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_11 = io_in_11_valid & ctrl_validMask_grantMask_11;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_12 = io_in_12_valid & ctrl_validMask_grantMask_12;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_13 = io_in_13_valid & ctrl_validMask_grantMask_13;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_14 = io_in_14_valid & ctrl_validMask_grantMask_14;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_15 = io_in_15_valid & ctrl_validMask_grantMask_15;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_3 = _ctrl_T_2 | ctrl_validMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_4 = _ctrl_T_3 | ctrl_validMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_5 = _ctrl_T_4 | ctrl_validMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_6 = _ctrl_T_5 | ctrl_validMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_7 = _ctrl_T_6 | ctrl_validMask_8;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_8 = _ctrl_T_7 | ctrl_validMask_9;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_9 = _ctrl_T_8 | ctrl_validMask_10;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_10 = _ctrl_T_9 | ctrl_validMask_11;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_11 = _ctrl_T_10 | ctrl_validMask_12;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_12 = _ctrl_T_11 | ctrl_validMask_13;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_13 = _ctrl_T_12 | ctrl_validMask_14;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_14 = _ctrl_T_13 | ctrl_validMask_15;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_15 = _ctrl_T_14 | io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_16 = _ctrl_T_15 | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_17 = _ctrl_T_16 | io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_18 = _ctrl_T_17 | io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_19 = _ctrl_T_18 | io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_20 = _ctrl_T_19 | io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_21 = _ctrl_T_20 | io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_22 = _ctrl_T_21 | io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_23 = _ctrl_T_22 | io_in_8_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_24 = _ctrl_T_23 | io_in_9_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_25 = _ctrl_T_24 | io_in_10_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_26 = _ctrl_T_25 | io_in_11_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_27 = _ctrl_T_26 | io_in_12_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_28 = _ctrl_T_27 | io_in_13_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  assign io_chosen_choice =
    ctrl_validMask_1
      ? 4'h1
      : ctrl_validMask_2
          ? 4'h2
          : ctrl_validMask_3
              ? 4'h3
              : ctrl_validMask_4
                  ? 4'h4
                  : ctrl_validMask_5
                      ? 4'h5
                      : ctrl_validMask_6
                          ? 4'h6
                          : ctrl_validMask_7
                              ? 4'h7
                              : ctrl_validMask_8
                                  ? 4'h8
                                  : ctrl_validMask_9
                                      ? 4'h9
                                      : ctrl_validMask_10
                                          ? 4'hA
                                          : ctrl_validMask_11
                                              ? 4'hB
                                              : ctrl_validMask_12
                                                  ? 4'hC
                                                  : ctrl_validMask_13
                                                      ? 4'hD
                                                      : ctrl_validMask_14
                                                          ? 4'hE
                                                          : ctrl_validMask_15
                                                              ? 4'hF
                                                              : io_in_0_valid
                                                                  ? 4'h0
                                                                  : io_in_1_valid
                                                                      ? 4'h1
                                                                      : io_in_2_valid
                                                                          ? 4'h2
                                                                          : io_in_3_valid
                                                                              ? 4'h3
                                                                              : io_in_4_valid
                                                                                  ? 4'h4
                                                                                  : io_in_5_valid
                                                                                      ? 4'h5
                                                                                      : io_in_6_valid
                                                                                          ? 4'h6
                                                                                          : io_in_7_valid
                                                                                              ? 4'h7
                                                                                              : io_in_8_valid
                                                                                                  ? 4'h8
                                                                                                  : io_in_9_valid
                                                                                                      ? 4'h9
                                                                                                      : io_in_10_valid
                                                                                                          ? 4'hA
                                                                                                          : io_in_11_valid
                                                                                                              ? 4'hB
                                                                                                              : io_in_12_valid
                                                                                                                  ? 4'hC
                                                                                                                  : io_in_13_valid
                                                                                                                      ? 4'hD
                                                                                                                      : {3'h7,
                                                                                                                         ~io_in_14_valid};	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & casez_tmp)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][3:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~_ctrl_T_14 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :118:7]
  assign io_in_1_ready = (ctrl_validMask_grantMask_1 | ~_ctrl_T_15) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:50, :118:7]
  assign io_in_2_ready =
    (~ctrl_validMask_1 & ctrl_validMask_grantMask_2 | ~_ctrl_T_16) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :83:76, :87:{34,50}, :118:7]
  assign io_in_3_ready =
    (~_ctrl_T_1 & ctrl_validMask_grantMask_3 | ~_ctrl_T_17) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_4_ready =
    (~_ctrl_T_2 & ctrl_validMask_grantMask_4 | ~_ctrl_T_18) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_5_ready =
    (~_ctrl_T_3 & ctrl_validMask_grantMask_5 | ~_ctrl_T_19) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_6_ready =
    (~_ctrl_T_4 & ctrl_validMask_grantMask_6 | ~_ctrl_T_20) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_7_ready =
    (~_ctrl_T_5 & ctrl_validMask_grantMask_7 | ~_ctrl_T_21) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_8_ready =
    (~_ctrl_T_6 & ~(ctrl_validMask_grantMask_lastGrant[3]) | ~_ctrl_T_22) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :87:{34,50}, :118:7]
  assign io_in_9_ready =
    (~_ctrl_T_7 & ctrl_validMask_grantMask_9 | ~_ctrl_T_23) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_10_ready =
    (~_ctrl_T_8 & ctrl_validMask_grantMask_10 | ~_ctrl_T_24) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_11_ready =
    (~_ctrl_T_9 & ctrl_validMask_grantMask_11 | ~_ctrl_T_25) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_12_ready =
    (~_ctrl_T_10 & ctrl_validMask_grantMask_12 | ~_ctrl_T_26) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_13_ready =
    (~_ctrl_T_11 & ctrl_validMask_grantMask_13 | ~_ctrl_T_27) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_14_ready =
    (~_ctrl_T_12 & ctrl_validMask_grantMask_14 | ~_ctrl_T_28) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_15_ready =
    (~_ctrl_T_13 & ctrl_validMask_grantMask_15 | ~(_ctrl_T_28 | io_in_14_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_out_valid = casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_data = casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_cs = casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_ras = casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_cas = casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_we = casez_tmp_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_request_id = casez_tmp_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
endmodule

module RRArbiter_25(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_2_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_3_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_4_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_5_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_6_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_7_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_8_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_8_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_8_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_9_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_9_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_9_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_10_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_10_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_10_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_11_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_11_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_11_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_12_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_12_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_12_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_13_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_13_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_13_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_14_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_14_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_14_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_15_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_15_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_15_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_request_id	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire [3:0]  io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}]
  reg         casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      4'b0000:
        casez_tmp = io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0001:
        casez_tmp = io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0010:
        casez_tmp = io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0011:
        casez_tmp = io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0100:
        casez_tmp = io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0101:
        casez_tmp = io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0110:
        casez_tmp = io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0111:
        casez_tmp = io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1000:
        casez_tmp = io_in_8_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1001:
        casez_tmp = io_in_9_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1010:
        casez_tmp = io_in_10_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1011:
        casez_tmp = io_in_11_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1100:
        casez_tmp = io_in_12_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1101:
        casez_tmp = io_in_13_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1110:
        casez_tmp = io_in_14_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp = io_in_15_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      4'b0000:
        casez_tmp_0 = io_in_0_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0001:
        casez_tmp_0 = io_in_1_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0010:
        casez_tmp_0 = io_in_2_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0011:
        casez_tmp_0 = io_in_3_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0100:
        casez_tmp_0 = io_in_4_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0101:
        casez_tmp_0 = io_in_5_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0110:
        casez_tmp_0 = io_in_6_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0111:
        casez_tmp_0 = io_in_7_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1000:
        casez_tmp_0 = io_in_8_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1001:
        casez_tmp_0 = io_in_9_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1010:
        casez_tmp_0 = io_in_10_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1011:
        casez_tmp_0 = io_in_11_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1100:
        casez_tmp_0 = io_in_12_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1101:
        casez_tmp_0 = io_in_13_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1110:
        casez_tmp_0 = io_in_14_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_0 = io_in_15_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      4'b0000:
        casez_tmp_1 = io_in_0_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0001:
        casez_tmp_1 = io_in_1_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0010:
        casez_tmp_1 = io_in_2_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0011:
        casez_tmp_1 = io_in_3_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0100:
        casez_tmp_1 = io_in_4_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0101:
        casez_tmp_1 = io_in_5_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0110:
        casez_tmp_1 = io_in_6_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0111:
        casez_tmp_1 = io_in_7_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1000:
        casez_tmp_1 = io_in_8_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1001:
        casez_tmp_1 = io_in_9_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1010:
        casez_tmp_1 = io_in_10_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1011:
        casez_tmp_1 = io_in_11_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1100:
        casez_tmp_1 = io_in_12_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1101:
        casez_tmp_1 = io_in_13_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1110:
        casez_tmp_1 = io_in_14_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_1 = io_in_15_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      4'b0000:
        casez_tmp_2 = io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0001:
        casez_tmp_2 = io_in_1_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0010:
        casez_tmp_2 = io_in_2_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0011:
        casez_tmp_2 = io_in_3_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0100:
        casez_tmp_2 = io_in_4_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0101:
        casez_tmp_2 = io_in_5_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0110:
        casez_tmp_2 = io_in_6_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0111:
        casez_tmp_2 = io_in_7_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1000:
        casez_tmp_2 = io_in_8_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1001:
        casez_tmp_2 = io_in_9_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1010:
        casez_tmp_2 = io_in_10_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1011:
        casez_tmp_2 = io_in_11_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1100:
        casez_tmp_2 = io_in_12_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1101:
        casez_tmp_2 = io_in_13_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1110:
        casez_tmp_2 = io_in_14_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_2 = io_in_15_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      4'b0000:
        casez_tmp_3 = io_in_0_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0001:
        casez_tmp_3 = io_in_1_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0010:
        casez_tmp_3 = io_in_2_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0011:
        casez_tmp_3 = io_in_3_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0100:
        casez_tmp_3 = io_in_4_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0101:
        casez_tmp_3 = io_in_5_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0110:
        casez_tmp_3 = io_in_6_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0111:
        casez_tmp_3 = io_in_7_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1000:
        casez_tmp_3 = io_in_8_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1001:
        casez_tmp_3 = io_in_9_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1010:
        casez_tmp_3 = io_in_10_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1011:
        casez_tmp_3 = io_in_11_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1100:
        casez_tmp_3 = io_in_12_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1101:
        casez_tmp_3 = io_in_13_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1110:
        casez_tmp_3 = io_in_14_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_3 = io_in_15_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      4'b0000:
        casez_tmp_4 = io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0001:
        casez_tmp_4 = io_in_1_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0010:
        casez_tmp_4 = io_in_2_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0011:
        casez_tmp_4 = io_in_3_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0100:
        casez_tmp_4 = io_in_4_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0101:
        casez_tmp_4 = io_in_5_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0110:
        casez_tmp_4 = io_in_6_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0111:
        casez_tmp_4 = io_in_7_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1000:
        casez_tmp_4 = io_in_8_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1001:
        casez_tmp_4 = io_in_9_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1010:
        casez_tmp_4 = io_in_10_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1011:
        casez_tmp_4 = io_in_11_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1100:
        casez_tmp_4 = io_in_12_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1101:
        casez_tmp_4 = io_in_13_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1110:
        casez_tmp_4 = io_in_14_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_4 = io_in_15_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      4'b0000:
        casez_tmp_5 = io_in_0_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0001:
        casez_tmp_5 = io_in_1_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0010:
        casez_tmp_5 = io_in_2_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0011:
        casez_tmp_5 = io_in_3_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0100:
        casez_tmp_5 = io_in_4_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0101:
        casez_tmp_5 = io_in_5_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0110:
        casez_tmp_5 = io_in_6_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b0111:
        casez_tmp_5 = io_in_7_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1000:
        casez_tmp_5 = io_in_8_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1001:
        casez_tmp_5 = io_in_9_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1010:
        casez_tmp_5 = io_in_10_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1011:
        casez_tmp_5 = io_in_11_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1100:
        casez_tmp_5 = io_in_12_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1101:
        casez_tmp_5 = io_in_13_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      4'b1110:
        casez_tmp_5 = io_in_14_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_5 = io_in_15_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [3:0]  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire        ctrl_validMask_grantMask_1 = ctrl_validMask_grantMask_lastGrant == 4'h0;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_2 = ctrl_validMask_grantMask_lastGrant < 4'h2;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_3 = ctrl_validMask_grantMask_lastGrant < 4'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_4 = ctrl_validMask_grantMask_lastGrant < 4'h4;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_5 = ctrl_validMask_grantMask_lastGrant < 4'h5;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_6 = ctrl_validMask_grantMask_lastGrant < 4'h6;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_7 = ctrl_validMask_grantMask_lastGrant < 4'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_9 = ctrl_validMask_grantMask_lastGrant < 4'h9;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_10 = ctrl_validMask_grantMask_lastGrant < 4'hA;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_11 = ctrl_validMask_grantMask_lastGrant < 4'hB;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_12 =
    ctrl_validMask_grantMask_lastGrant[3:2] != 2'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_13 = ctrl_validMask_grantMask_lastGrant < 4'hD;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_14 =
    ctrl_validMask_grantMask_lastGrant[3:1] != 3'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_15 = ctrl_validMask_grantMask_lastGrant != 4'hF;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_2 = io_in_2_valid & ctrl_validMask_grantMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_4 = io_in_4_valid & ctrl_validMask_grantMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_5 = io_in_5_valid & ctrl_validMask_grantMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_6 = io_in_6_valid & ctrl_validMask_grantMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_7 = io_in_7_valid & ctrl_validMask_grantMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_8 = io_in_8_valid & ~(ctrl_validMask_grantMask_lastGrant[3]);	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  wire        ctrl_validMask_9 = io_in_9_valid & ctrl_validMask_grantMask_9;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_10 = io_in_10_valid & ctrl_validMask_grantMask_10;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_11 = io_in_11_valid & ctrl_validMask_grantMask_11;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_12 = io_in_12_valid & ctrl_validMask_grantMask_12;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_13 = io_in_13_valid & ctrl_validMask_grantMask_13;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_14 = io_in_14_valid & ctrl_validMask_grantMask_14;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_15 = io_in_15_valid & ctrl_validMask_grantMask_15;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_3 = _ctrl_T_2 | ctrl_validMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_4 = _ctrl_T_3 | ctrl_validMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_5 = _ctrl_T_4 | ctrl_validMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_6 = _ctrl_T_5 | ctrl_validMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_7 = _ctrl_T_6 | ctrl_validMask_8;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_8 = _ctrl_T_7 | ctrl_validMask_9;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_9 = _ctrl_T_8 | ctrl_validMask_10;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_10 = _ctrl_T_9 | ctrl_validMask_11;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_11 = _ctrl_T_10 | ctrl_validMask_12;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_12 = _ctrl_T_11 | ctrl_validMask_13;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_13 = _ctrl_T_12 | ctrl_validMask_14;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_14 = _ctrl_T_13 | ctrl_validMask_15;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_15 = _ctrl_T_14 | io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_16 = _ctrl_T_15 | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_17 = _ctrl_T_16 | io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_18 = _ctrl_T_17 | io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_19 = _ctrl_T_18 | io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_20 = _ctrl_T_19 | io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_21 = _ctrl_T_20 | io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_22 = _ctrl_T_21 | io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_23 = _ctrl_T_22 | io_in_8_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_24 = _ctrl_T_23 | io_in_9_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_25 = _ctrl_T_24 | io_in_10_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_26 = _ctrl_T_25 | io_in_11_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_27 = _ctrl_T_26 | io_in_12_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_28 = _ctrl_T_27 | io_in_13_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  assign io_chosen_choice =
    ctrl_validMask_1
      ? 4'h1
      : ctrl_validMask_2
          ? 4'h2
          : ctrl_validMask_3
              ? 4'h3
              : ctrl_validMask_4
                  ? 4'h4
                  : ctrl_validMask_5
                      ? 4'h5
                      : ctrl_validMask_6
                          ? 4'h6
                          : ctrl_validMask_7
                              ? 4'h7
                              : ctrl_validMask_8
                                  ? 4'h8
                                  : ctrl_validMask_9
                                      ? 4'h9
                                      : ctrl_validMask_10
                                          ? 4'hA
                                          : ctrl_validMask_11
                                              ? 4'hB
                                              : ctrl_validMask_12
                                                  ? 4'hC
                                                  : ctrl_validMask_13
                                                      ? 4'hD
                                                      : ctrl_validMask_14
                                                          ? 4'hE
                                                          : ctrl_validMask_15
                                                              ? 4'hF
                                                              : io_in_0_valid
                                                                  ? 4'h0
                                                                  : io_in_1_valid
                                                                      ? 4'h1
                                                                      : io_in_2_valid
                                                                          ? 4'h2
                                                                          : io_in_3_valid
                                                                              ? 4'h3
                                                                              : io_in_4_valid
                                                                                  ? 4'h4
                                                                                  : io_in_5_valid
                                                                                      ? 4'h5
                                                                                      : io_in_6_valid
                                                                                          ? 4'h6
                                                                                          : io_in_7_valid
                                                                                              ? 4'h7
                                                                                              : io_in_8_valid
                                                                                                  ? 4'h8
                                                                                                  : io_in_9_valid
                                                                                                      ? 4'h9
                                                                                                      : io_in_10_valid
                                                                                                          ? 4'hA
                                                                                                          : io_in_11_valid
                                                                                                              ? 4'hB
                                                                                                              : io_in_12_valid
                                                                                                                  ? 4'hC
                                                                                                                  : io_in_13_valid
                                                                                                                      ? 4'hD
                                                                                                                      : {3'h7,
                                                                                                                         ~io_in_14_valid};	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & casez_tmp)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][3:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~_ctrl_T_14 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :118:7]
  assign io_in_1_ready = (ctrl_validMask_grantMask_1 | ~_ctrl_T_15) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:50, :118:7]
  assign io_in_2_ready =
    (~ctrl_validMask_1 & ctrl_validMask_grantMask_2 | ~_ctrl_T_16) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :83:76, :87:{34,50}, :118:7]
  assign io_in_3_ready =
    (~_ctrl_T_1 & ctrl_validMask_grantMask_3 | ~_ctrl_T_17) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_4_ready =
    (~_ctrl_T_2 & ctrl_validMask_grantMask_4 | ~_ctrl_T_18) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_5_ready =
    (~_ctrl_T_3 & ctrl_validMask_grantMask_5 | ~_ctrl_T_19) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_6_ready =
    (~_ctrl_T_4 & ctrl_validMask_grantMask_6 | ~_ctrl_T_20) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_7_ready =
    (~_ctrl_T_5 & ctrl_validMask_grantMask_7 | ~_ctrl_T_21) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_8_ready =
    (~_ctrl_T_6 & ~(ctrl_validMask_grantMask_lastGrant[3]) | ~_ctrl_T_22) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :87:{34,50}, :118:7]
  assign io_in_9_ready =
    (~_ctrl_T_7 & ctrl_validMask_grantMask_9 | ~_ctrl_T_23) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_10_ready =
    (~_ctrl_T_8 & ctrl_validMask_grantMask_10 | ~_ctrl_T_24) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_11_ready =
    (~_ctrl_T_9 & ctrl_validMask_grantMask_11 | ~_ctrl_T_25) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_12_ready =
    (~_ctrl_T_10 & ctrl_validMask_grantMask_12 | ~_ctrl_T_26) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_13_ready =
    (~_ctrl_T_11 & ctrl_validMask_grantMask_13 | ~_ctrl_T_27) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_14_ready =
    (~_ctrl_T_12 & ctrl_validMask_grantMask_14 | ~_ctrl_T_28) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_15_ready =
    (~_ctrl_T_13 & ctrl_validMask_grantMask_15 | ~(_ctrl_T_28 | io_in_14_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_out_valid = casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_rd_en = casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_wr_en = casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_wdata = casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_data = casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_request_id = casez_tmp_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
endmodule

module CommandQueuePerformanceStatistics(	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
               reset,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
               io_in_bits_data,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
  input        io_in_bits_cs,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
               io_in_bits_ras,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
               io_in_bits_cas,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
               io_in_bits_we,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
  input [31:0] io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
               io_out_bits_data,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
               io_out_bits_request_id	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:68:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:68:29]
    else	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:68:29, :69:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
    initial begin	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
        end	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7, :68:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  CommandQueuePerformanceStatisticsInput perfIn (	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:72:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .addr        (io_in_bits_addr),
    .data        (io_in_bits_data),
    .cs          (io_in_bits_cs),
    .ras         (io_in_bits_ras),
    .cas         (io_in_bits_cas),
    .we          (io_in_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:68:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:72:23]
  CommandQueuePerformanceStatisticsOutput perfOut (	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:73:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .addr        (io_out_bits_addr),
    .data        (io_out_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:68:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:73:23]
endmodule

module MultiRankMemoryController(	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7]
  input         clock,	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7]
                reset,	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7]
  output        io_in_ready,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  input         io_in_valid,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_in_bits_rd_en,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_in_bits_wr_en,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  input  [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_in_bits_wdata,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_in_bits_request_id,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  input         io_out_ready,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output        io_out_valid,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_out_bits_rd_en,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_out_bits_wr_en,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_out_bits_wdata,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_out_bits_data,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_out_bits_request_id,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  input         io_memCmd_ready,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output        io_memCmd_valid,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output        io_memCmd_bits_cs,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output [2:0]  io_rankState_0,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_rankState_1,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output [1:0]  io_reqQueueCount,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output [3:0]  io_respQueueCount,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output [1:0]  io_fsmReqQueueCounts_0,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_1,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_2,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_3,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_4,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_5,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_6,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_7,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_8,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_9,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_10,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_11,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_12,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_13,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_14,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_15	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
);

  wire        _respArb_io_in_0_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire        _respArb_io_in_1_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire        _respArb_io_in_2_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire        _respArb_io_in_3_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire        _respArb_io_in_4_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire        _respArb_io_in_5_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire        _respArb_io_in_6_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire        _respArb_io_in_7_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire        _respArb_io_in_8_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire        _respArb_io_in_9_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire        _respArb_io_in_10_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire        _respArb_io_in_11_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire        _respArb_io_in_12_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire        _respArb_io_in_13_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire        _respArb_io_in_14_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire        _respArb_io_in_15_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire        _respArb_io_out_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire        _respArb_io_out_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire        _respArb_io_out_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire [31:0] _respArb_io_out_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire [31:0] _respArb_io_out_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire [31:0] _respArb_io_out_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire [31:0] _respArb_io_out_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  wire [2:0]  _respDecoder_io_bankIndex;	// @[src/main/scala/memctrl/controller/MemoryController.scala:79:27]
  wire        _respDecoder_io_rankIndex;	// @[src/main/scala/memctrl/controller/MemoryController.scala:79:27]
  wire        _cmdArb_io_in_0_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _cmdArb_io_in_1_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _cmdArb_io_in_2_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _cmdArb_io_in_3_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _cmdArb_io_in_4_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _cmdArb_io_in_5_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _cmdArb_io_in_6_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _cmdArb_io_in_7_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _cmdArb_io_in_8_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _cmdArb_io_in_9_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _cmdArb_io_in_10_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _cmdArb_io_in_11_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _cmdArb_io_in_12_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _cmdArb_io_in_13_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _cmdArb_io_in_14_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _cmdArb_io_in_15_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _cmdArb_io_out_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire [31:0] _cmdArb_io_out_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire [31:0] _cmdArb_io_out_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _cmdArb_io_out_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _cmdArb_io_out_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _cmdArb_io_out_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _cmdArb_io_out_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire [31:0] _cmdArb_io_out_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  wire        _multiDeq_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_0_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_0_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_0_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_0_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_0_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_0_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_1_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_1_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_1_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_1_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_1_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_1_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_2_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_2_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_2_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_2_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_2_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_2_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_3_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_3_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_3_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_3_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_3_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_3_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_4_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_4_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_4_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_4_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_4_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_4_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_5_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_5_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_5_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_5_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_5_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_5_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_6_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_6_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_6_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_6_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_6_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_6_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_7_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_7_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_7_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_7_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_7_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_7_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_8_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_8_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_8_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_8_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_8_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_8_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_9_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_9_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_9_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_9_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_9_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_9_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_10_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_10_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_10_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_10_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_10_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_10_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_11_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_11_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_11_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_11_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_11_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_11_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_12_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_12_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_12_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_12_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_12_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_12_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_13_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_13_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_13_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_13_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_13_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_13_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_14_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_14_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_14_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_14_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_14_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_14_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_15_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_15_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _multiDeq_io_deq_15_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_15_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_15_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire [31:0] _multiDeq_io_deq_15_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  wire        _OpenPageBankScheduler_15_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_15_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_15_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_15_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_15_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_15_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_15_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_15_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_15_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_15_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_15_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_15_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_15_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_15_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_15_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_15_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_15_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [2:0]  _OpenPageBankScheduler_15_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_14_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_14_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_14_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_14_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_14_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_14_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_14_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_14_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_14_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_14_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_14_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_14_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_14_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_14_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_14_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_14_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_14_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [2:0]  _OpenPageBankScheduler_14_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_13_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_13_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_13_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_13_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_13_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_13_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_13_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_13_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_13_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_13_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_13_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_13_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_13_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_13_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_13_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_13_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_13_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [2:0]  _OpenPageBankScheduler_13_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_12_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_12_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_12_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_12_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_12_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_12_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_12_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_12_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_12_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_12_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_12_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_12_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_12_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_12_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_12_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_12_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_12_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [2:0]  _OpenPageBankScheduler_12_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_11_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_11_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_11_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_11_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_11_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_11_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_11_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_11_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_11_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_11_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_11_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_11_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_11_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_11_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_11_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_11_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_11_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [2:0]  _OpenPageBankScheduler_11_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_10_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_10_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_10_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_10_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_10_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_10_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_10_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_10_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_10_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_10_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_10_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_10_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_10_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_10_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_10_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_10_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_10_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [2:0]  _OpenPageBankScheduler_10_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_9_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_9_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_9_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_9_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_9_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_9_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_9_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_9_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_9_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_9_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_9_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_9_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_9_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_9_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_9_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_9_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_9_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [2:0]  _OpenPageBankScheduler_9_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_8_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_8_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_8_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_8_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_8_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_8_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_8_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_8_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_8_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_8_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_8_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_8_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_8_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_8_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_8_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_8_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_8_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [2:0]  _OpenPageBankScheduler_8_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_7_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_7_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_7_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_7_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_7_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_7_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_7_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_7_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_7_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_7_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_7_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_7_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_7_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_7_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_7_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_7_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_7_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [2:0]  _OpenPageBankScheduler_7_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_6_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_6_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_6_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_6_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_6_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_6_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_6_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_6_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_6_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_6_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_6_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_6_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_6_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_6_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_6_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_6_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_6_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [2:0]  _OpenPageBankScheduler_6_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_5_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_5_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_5_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_5_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_5_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_5_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_5_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_5_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_5_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_5_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_5_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_5_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_5_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_5_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_5_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_5_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_5_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [2:0]  _OpenPageBankScheduler_5_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_4_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_4_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_4_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_4_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_4_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_4_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_4_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_4_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_4_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_4_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_4_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_4_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_4_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_4_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_4_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_4_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_4_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [2:0]  _OpenPageBankScheduler_4_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_3_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_3_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_3_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_3_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_3_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_3_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_3_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_3_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_3_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_3_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_3_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_3_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_3_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_3_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_3_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_3_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_3_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [2:0]  _OpenPageBankScheduler_3_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_2_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_2_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_2_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_2_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_2_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_2_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_2_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_2_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_2_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_2_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_2_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_2_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_2_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_2_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_2_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_2_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_2_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [2:0]  _OpenPageBankScheduler_2_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_1_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_1_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_1_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_1_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_1_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_1_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_1_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_1_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_1_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_1_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_1_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_1_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_1_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_1_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_1_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_1_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_1_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [2:0]  _OpenPageBankScheduler_1_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [31:0] _OpenPageBankScheduler_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _OpenPageBankScheduler_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire [2:0]  _OpenPageBankScheduler_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  wire        _cmdQueue_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:40:24]
  wire        _respQueue_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:33:25]
  wire [1:0]  _respQueue_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:33:25]
  wire        _reqQueue_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
  wire        _reqQueue_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
  wire        _reqQueue_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
  wire [31:0] _reqQueue_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
  wire [31:0] _reqQueue_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
  wire [31:0] _reqQueue_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
  wire [4:0]  _respFlat_T_1 =
    {1'h0, _respDecoder_io_rankIndex, 3'h0} + {2'h0, _respDecoder_io_bankIndex};	// @[src/main/scala/memctrl/controller/MemoryController.scala:79:27, :81:60]
  wire        isTgt = _respFlat_T_1 == 5'h0;	// @[src/main/scala/memctrl/controller/MemoryController.scala:81:60, :84:27]
  wire        isTgt_1 = _respFlat_T_1 == 5'h1;	// @[src/main/scala/memctrl/controller/MemoryController.scala:81:60, :84:27]
  wire        isTgt_2 = _respFlat_T_1 == 5'h2;	// @[src/main/scala/memctrl/controller/MemoryController.scala:81:60, :84:27]
  wire        isTgt_3 = _respFlat_T_1 == 5'h3;	// @[src/main/scala/memctrl/controller/MemoryController.scala:81:60, :84:27]
  wire        isTgt_4 = _respFlat_T_1 == 5'h4;	// @[src/main/scala/memctrl/controller/MemoryController.scala:81:60, :84:27]
  wire        isTgt_5 = _respFlat_T_1 == 5'h5;	// @[src/main/scala/memctrl/controller/MemoryController.scala:81:60, :84:27]
  wire        isTgt_6 = _respFlat_T_1 == 5'h6;	// @[src/main/scala/memctrl/controller/MemoryController.scala:81:60, :84:27]
  wire        isTgt_7 = _respFlat_T_1 == 5'h7;	// @[src/main/scala/memctrl/controller/MemoryController.scala:81:60, :84:27]
  wire        isTgt_8 = _respFlat_T_1 == 5'h8;	// @[src/main/scala/memctrl/controller/MemoryController.scala:81:60, :84:27]
  wire        isTgt_9 = _respFlat_T_1 == 5'h9;	// @[src/main/scala/memctrl/controller/MemoryController.scala:81:60, :84:27]
  wire        isTgt_10 = _respFlat_T_1 == 5'hA;	// @[src/main/scala/memctrl/controller/MemoryController.scala:81:60, :84:27]
  wire        isTgt_11 = _respFlat_T_1 == 5'hB;	// @[src/main/scala/memctrl/controller/MemoryController.scala:81:60, :84:27]
  wire        isTgt_12 = _respFlat_T_1 == 5'hC;	// @[src/main/scala/memctrl/controller/MemoryController.scala:81:60, :84:27]
  wire        isTgt_13 = _respFlat_T_1 == 5'hD;	// @[src/main/scala/memctrl/controller/MemoryController.scala:81:60, :84:27]
  wire        isTgt_14 = _respFlat_T_1 == 5'hE;	// @[src/main/scala/memctrl/controller/MemoryController.scala:81:60, :84:27]
  wire        isTgt_15 = _respFlat_T_1 == 5'hF;	// @[src/main/scala/memctrl/controller/MemoryController.scala:81:60, :84:27]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:13]
      if ((`PRINTF_COND_) & io_phyResp_valid & _OpenPageBankScheduler_io_phyResp_ready
          & isTgt & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :84:27, :85:{35,62}, :91:13, :97:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, bank %d) at cycle\n",
                1'h0, 1'h0, 1'h0);	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:97:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _OpenPageBankScheduler_1_io_phyResp_ready
          & isTgt_1 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :84:27, :85:{35,62}, :91:13, :97:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, bank %d) at cycle\n",
                1'h1, 1'h0, 1'h1);	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:97:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _OpenPageBankScheduler_2_io_phyResp_ready
          & isTgt_2 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :84:27, :85:{35,62}, :91:13, :97:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, bank %d) at cycle\n",
                2'h2, 1'h0, 2'h2);	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:97:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _OpenPageBankScheduler_3_io_phyResp_ready
          & isTgt_3 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :84:27, :85:{35,62}, :91:13, :97:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, bank %d) at cycle\n",
                2'h3, 1'h0, 2'h3);	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:97:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _OpenPageBankScheduler_4_io_phyResp_ready
          & isTgt_4 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :84:27, :85:{35,62}, :91:13, :97:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, bank %d) at cycle\n",
                3'h4, 1'h0, 3'h4);	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:97:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _OpenPageBankScheduler_5_io_phyResp_ready
          & isTgt_5 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :84:27, :85:{35,62}, :91:13, :97:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, bank %d) at cycle\n",
                3'h5, 1'h0, 3'h5);	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:97:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _OpenPageBankScheduler_6_io_phyResp_ready
          & isTgt_6 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :84:27, :85:{35,62}, :91:13, :97:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, bank %d) at cycle\n",
                3'h6, 1'h0, 3'h6);	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:97:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _OpenPageBankScheduler_7_io_phyResp_ready
          & isTgt_7 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :84:27, :85:{35,62}, :91:13, :97:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, bank %d) at cycle\n",
                3'h7, 1'h0, 3'h7);	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:97:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _OpenPageBankScheduler_8_io_phyResp_ready
          & isTgt_8 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :84:27, :85:{35,62}, :91:13, :97:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, bank %d) at cycle\n",
                4'h8, 1'h1, 1'h0);	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:97:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _OpenPageBankScheduler_9_io_phyResp_ready
          & isTgt_9 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :84:27, :85:{35,62}, :91:13, :97:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, bank %d) at cycle\n",
                4'h9, 1'h1, 1'h1);	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:97:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _OpenPageBankScheduler_10_io_phyResp_ready
          & isTgt_10 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :84:27, :85:{35,62}, :91:13, :97:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, bank %d) at cycle\n",
                4'hA, 1'h1, 2'h2);	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:97:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _OpenPageBankScheduler_11_io_phyResp_ready
          & isTgt_11 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :84:27, :85:{35,62}, :91:13, :97:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, bank %d) at cycle\n",
                4'hB, 1'h1, 2'h3);	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:97:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _OpenPageBankScheduler_12_io_phyResp_ready
          & isTgt_12 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :84:27, :85:{35,62}, :91:13, :97:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, bank %d) at cycle\n",
                4'hC, 1'h1, 3'h4);	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:97:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _OpenPageBankScheduler_13_io_phyResp_ready
          & isTgt_13 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :84:27, :85:{35,62}, :91:13, :97:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, bank %d) at cycle\n",
                4'hD, 1'h1, 3'h5);	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:97:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _OpenPageBankScheduler_14_io_phyResp_ready
          & isTgt_14 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :84:27, :85:{35,62}, :91:13, :97:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, bank %d) at cycle\n",
                4'hE, 1'h1, 3'h6);	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:97:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _OpenPageBankScheduler_15_io_phyResp_ready
          & isTgt_15 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :84:27, :85:{35,62}, :91:13, :97:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, bank %d) at cycle\n",
                4'hF, 1'h1, 3'h7);	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:97:13]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/MemoryController.scala:106:20]
  always_comb begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:106:20]
    casez (_respFlat_T_1[3:0])	// @[<stdin>:103942:32, :114178:32, :124414:32, :134650:32, :144886:32, :155122:32, :165358:32, :175594:32, src/main/scala/memctrl/controller/MemoryController.scala:81:60, :106:20]
      4'b0000:
        casez_tmp = _OpenPageBankScheduler_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :106:20]
      4'b0001:
        casez_tmp = _OpenPageBankScheduler_1_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :106:20]
      4'b0010:
        casez_tmp = _OpenPageBankScheduler_2_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :106:20]
      4'b0011:
        casez_tmp = _OpenPageBankScheduler_3_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :106:20]
      4'b0100:
        casez_tmp = _OpenPageBankScheduler_4_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :106:20]
      4'b0101:
        casez_tmp = _OpenPageBankScheduler_5_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :106:20]
      4'b0110:
        casez_tmp = _OpenPageBankScheduler_6_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :106:20]
      4'b0111:
        casez_tmp = _OpenPageBankScheduler_7_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :106:20]
      4'b1000:
        casez_tmp = _OpenPageBankScheduler_8_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :106:20]
      4'b1001:
        casez_tmp = _OpenPageBankScheduler_9_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :106:20]
      4'b1010:
        casez_tmp = _OpenPageBankScheduler_10_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :106:20]
      4'b1011:
        casez_tmp = _OpenPageBankScheduler_11_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :106:20]
      4'b1100:
        casez_tmp = _OpenPageBankScheduler_12_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :106:20]
      4'b1101:
        casez_tmp = _OpenPageBankScheduler_13_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :106:20]
      4'b1110:
        casez_tmp = _OpenPageBankScheduler_14_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :106:20]
      default:
        casez_tmp = _OpenPageBankScheduler_15_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :106:20]
    endcase	// @[<stdin>:103942:32, :114178:32, :124414:32, :134650:32, :144886:32, :155122:32, :165358:32, :175594:32, src/main/scala/memctrl/controller/MemoryController.scala:81:60, :106:20]
  end // always_comb
  wire [2:0]  _io_rankState_0_T_1 =
    _OpenPageBankScheduler_io_stateOut < _OpenPageBankScheduler_1_io_stateOut
      ? _OpenPageBankScheduler_1_io_stateOut
      : _OpenPageBankScheduler_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :129:55]
  wire [2:0]  _io_rankState_0_T_3 =
    _io_rankState_0_T_1 < _OpenPageBankScheduler_2_io_stateOut
      ? _OpenPageBankScheduler_2_io_stateOut
      : _io_rankState_0_T_1;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :129:55]
  wire [2:0]  _io_rankState_0_T_5 =
    _io_rankState_0_T_3 < _OpenPageBankScheduler_3_io_stateOut
      ? _OpenPageBankScheduler_3_io_stateOut
      : _io_rankState_0_T_3;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :129:55]
  wire [2:0]  _io_rankState_0_T_7 =
    _io_rankState_0_T_5 < _OpenPageBankScheduler_4_io_stateOut
      ? _OpenPageBankScheduler_4_io_stateOut
      : _io_rankState_0_T_5;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :129:55]
  wire [2:0]  _io_rankState_0_T_9 =
    _io_rankState_0_T_7 < _OpenPageBankScheduler_5_io_stateOut
      ? _OpenPageBankScheduler_5_io_stateOut
      : _io_rankState_0_T_7;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :129:55]
  wire [2:0]  _io_rankState_0_T_11 =
    _io_rankState_0_T_9 < _OpenPageBankScheduler_6_io_stateOut
      ? _OpenPageBankScheduler_6_io_stateOut
      : _io_rankState_0_T_9;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :129:55]
  wire [2:0]  _io_rankState_1_T_1 =
    _OpenPageBankScheduler_8_io_stateOut < _OpenPageBankScheduler_9_io_stateOut
      ? _OpenPageBankScheduler_9_io_stateOut
      : _OpenPageBankScheduler_8_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :129:55]
  wire [2:0]  _io_rankState_1_T_3 =
    _io_rankState_1_T_1 < _OpenPageBankScheduler_10_io_stateOut
      ? _OpenPageBankScheduler_10_io_stateOut
      : _io_rankState_1_T_1;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :129:55]
  wire [2:0]  _io_rankState_1_T_5 =
    _io_rankState_1_T_3 < _OpenPageBankScheduler_11_io_stateOut
      ? _OpenPageBankScheduler_11_io_stateOut
      : _io_rankState_1_T_3;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :129:55]
  wire [2:0]  _io_rankState_1_T_7 =
    _io_rankState_1_T_5 < _OpenPageBankScheduler_12_io_stateOut
      ? _OpenPageBankScheduler_12_io_stateOut
      : _io_rankState_1_T_5;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :129:55]
  wire [2:0]  _io_rankState_1_T_9 =
    _io_rankState_1_T_7 < _OpenPageBankScheduler_13_io_stateOut
      ? _OpenPageBankScheduler_13_io_stateOut
      : _io_rankState_1_T_7;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :129:55]
  wire [2:0]  _io_rankState_1_T_11 =
    _io_rankState_1_T_9 < _OpenPageBankScheduler_14_io_stateOut
      ? _OpenPageBankScheduler_14_io_stateOut
      : _io_rankState_1_T_9;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15, :129:55]
  Queue2_ControllerRequest reqQueue (	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (io_in_ready),
    .io_enq_valid           (io_in_valid),
    .io_enq_bits_rd_en      (io_in_bits_rd_en),
    .io_enq_bits_wr_en      (io_in_bits_wr_en),
    .io_enq_bits_addr       (io_in_bits_addr),
    .io_enq_bits_wdata      (io_in_bits_wdata),
    .io_enq_bits_request_id (io_in_bits_request_id),
    .io_deq_ready           (_multiDeq_io_enq_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_deq_valid           (_reqQueue_io_deq_valid),
    .io_deq_bits_rd_en      (_reqQueue_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_reqQueue_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_reqQueue_io_deq_bits_addr),
    .io_deq_bits_wdata      (_reqQueue_io_deq_bits_wdata),
    .io_deq_bits_request_id (_reqQueue_io_deq_bits_request_id),
    .io_count               (io_reqQueueCount)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
  Queue2_ControllerResponse respQueue (	// @[src/main/scala/memctrl/controller/MemoryController.scala:33:25]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueue_io_enq_ready),
    .io_enq_valid           (_respArb_io_out_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_enq_bits_rd_en      (_respArb_io_out_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_enq_bits_wr_en      (_respArb_io_out_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_enq_bits_addr       (_respArb_io_out_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_enq_bits_wdata      (_respArb_io_out_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_enq_bits_data       (_respArb_io_out_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_enq_bits_request_id (_respArb_io_out_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_deq_ready           (io_out_ready),
    .io_deq_valid           (io_out_valid),
    .io_deq_bits_rd_en      (io_out_bits_rd_en),
    .io_deq_bits_wr_en      (io_out_bits_wr_en),
    .io_deq_bits_addr       (io_out_bits_addr),
    .io_deq_bits_wdata      (io_out_bits_wdata),
    .io_deq_bits_data       (io_out_bits_data),
    .io_deq_bits_request_id (io_out_bits_request_id),
    .io_count               (_respQueue_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:33:25]
  Queue2_PhysicalMemoryCommand cmdQueue (	// @[src/main/scala/memctrl/controller/MemoryController.scala:40:24]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_cmdQueue_io_enq_ready),
    .io_enq_valid           (_cmdArb_io_out_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_enq_bits_addr       (_cmdArb_io_out_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_enq_bits_data       (_cmdArb_io_out_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_enq_bits_cs         (_cmdArb_io_out_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_enq_bits_ras        (_cmdArb_io_out_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_enq_bits_cas        (_cmdArb_io_out_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_enq_bits_we         (_cmdArb_io_out_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_enq_bits_request_id (_cmdArb_io_out_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_deq_ready           (io_memCmd_ready),
    .io_deq_valid           (io_memCmd_valid),
    .io_deq_bits_addr       (io_memCmd_bits_addr),
    .io_deq_bits_data       (io_memCmd_bits_data),
    .io_deq_bits_cs         (io_memCmd_bits_cs),
    .io_deq_bits_ras        (io_memCmd_bits_ras),
    .io_deq_bits_cas        (io_memCmd_bits_cas),
    .io_deq_bits_we         (io_memCmd_bits_we),
    .io_deq_bits_request_id (io_memCmd_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:40:24]
  OpenPageBankScheduler OpenPageBankScheduler (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_OpenPageBankScheduler_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_0_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_0_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_0_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_addr           (_multiDeq_io_deq_0_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_0_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_0_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_resp_ready              (_respArb_io_in_0_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_resp_valid              (_OpenPageBankScheduler_io_resp_valid),
    .io_resp_bits_rd_en         (_OpenPageBankScheduler_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_OpenPageBankScheduler_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_OpenPageBankScheduler_io_resp_bits_addr),
    .io_resp_bits_wdata         (_OpenPageBankScheduler_io_resp_bits_wdata),
    .io_resp_bits_data          (_OpenPageBankScheduler_io_resp_bits_data),
    .io_resp_bits_request_id    (_OpenPageBankScheduler_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_0_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_cmdOut_valid            (_OpenPageBankScheduler_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_OpenPageBankScheduler_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_OpenPageBankScheduler_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_OpenPageBankScheduler_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_OpenPageBankScheduler_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_OpenPageBankScheduler_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_OpenPageBankScheduler_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_OpenPageBankScheduler_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_OpenPageBankScheduler_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt),	// @[src/main/scala/memctrl/controller/MemoryController.scala:84:27, :87:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_OpenPageBankScheduler_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  OpenPageBankScheduler_1 OpenPageBankScheduler_1 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_OpenPageBankScheduler_1_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_1_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_1_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_1_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_addr           (_multiDeq_io_deq_1_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_1_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_1_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_resp_ready              (_respArb_io_in_1_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_resp_valid              (_OpenPageBankScheduler_1_io_resp_valid),
    .io_resp_bits_rd_en         (_OpenPageBankScheduler_1_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_OpenPageBankScheduler_1_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_OpenPageBankScheduler_1_io_resp_bits_addr),
    .io_resp_bits_wdata         (_OpenPageBankScheduler_1_io_resp_bits_wdata),
    .io_resp_bits_data          (_OpenPageBankScheduler_1_io_resp_bits_data),
    .io_resp_bits_request_id    (_OpenPageBankScheduler_1_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_1_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_cmdOut_valid            (_OpenPageBankScheduler_1_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_OpenPageBankScheduler_1_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_OpenPageBankScheduler_1_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_OpenPageBankScheduler_1_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_OpenPageBankScheduler_1_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_OpenPageBankScheduler_1_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_OpenPageBankScheduler_1_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_OpenPageBankScheduler_1_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_OpenPageBankScheduler_1_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_1),	// @[src/main/scala/memctrl/controller/MemoryController.scala:84:27, :87:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_OpenPageBankScheduler_1_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  OpenPageBankScheduler_2 OpenPageBankScheduler_2 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_OpenPageBankScheduler_2_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_2_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_2_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_2_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_addr           (_multiDeq_io_deq_2_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_2_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_2_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_resp_ready              (_respArb_io_in_2_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_resp_valid              (_OpenPageBankScheduler_2_io_resp_valid),
    .io_resp_bits_rd_en         (_OpenPageBankScheduler_2_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_OpenPageBankScheduler_2_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_OpenPageBankScheduler_2_io_resp_bits_addr),
    .io_resp_bits_wdata         (_OpenPageBankScheduler_2_io_resp_bits_wdata),
    .io_resp_bits_data          (_OpenPageBankScheduler_2_io_resp_bits_data),
    .io_resp_bits_request_id    (_OpenPageBankScheduler_2_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_2_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_cmdOut_valid            (_OpenPageBankScheduler_2_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_OpenPageBankScheduler_2_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_OpenPageBankScheduler_2_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_OpenPageBankScheduler_2_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_OpenPageBankScheduler_2_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_OpenPageBankScheduler_2_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_OpenPageBankScheduler_2_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_OpenPageBankScheduler_2_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_OpenPageBankScheduler_2_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_2),	// @[src/main/scala/memctrl/controller/MemoryController.scala:84:27, :87:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_OpenPageBankScheduler_2_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  OpenPageBankScheduler_3 OpenPageBankScheduler_3 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_OpenPageBankScheduler_3_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_3_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_3_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_3_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_addr           (_multiDeq_io_deq_3_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_3_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_3_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_resp_ready              (_respArb_io_in_3_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_resp_valid              (_OpenPageBankScheduler_3_io_resp_valid),
    .io_resp_bits_rd_en         (_OpenPageBankScheduler_3_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_OpenPageBankScheduler_3_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_OpenPageBankScheduler_3_io_resp_bits_addr),
    .io_resp_bits_wdata         (_OpenPageBankScheduler_3_io_resp_bits_wdata),
    .io_resp_bits_data          (_OpenPageBankScheduler_3_io_resp_bits_data),
    .io_resp_bits_request_id    (_OpenPageBankScheduler_3_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_3_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_cmdOut_valid            (_OpenPageBankScheduler_3_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_OpenPageBankScheduler_3_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_OpenPageBankScheduler_3_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_OpenPageBankScheduler_3_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_OpenPageBankScheduler_3_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_OpenPageBankScheduler_3_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_OpenPageBankScheduler_3_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_OpenPageBankScheduler_3_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_OpenPageBankScheduler_3_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_3),	// @[src/main/scala/memctrl/controller/MemoryController.scala:84:27, :87:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_OpenPageBankScheduler_3_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  OpenPageBankScheduler_4 OpenPageBankScheduler_4 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_OpenPageBankScheduler_4_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_4_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_4_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_4_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_addr           (_multiDeq_io_deq_4_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_4_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_4_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_resp_ready              (_respArb_io_in_4_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_resp_valid              (_OpenPageBankScheduler_4_io_resp_valid),
    .io_resp_bits_rd_en         (_OpenPageBankScheduler_4_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_OpenPageBankScheduler_4_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_OpenPageBankScheduler_4_io_resp_bits_addr),
    .io_resp_bits_wdata         (_OpenPageBankScheduler_4_io_resp_bits_wdata),
    .io_resp_bits_data          (_OpenPageBankScheduler_4_io_resp_bits_data),
    .io_resp_bits_request_id    (_OpenPageBankScheduler_4_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_4_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_cmdOut_valid            (_OpenPageBankScheduler_4_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_OpenPageBankScheduler_4_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_OpenPageBankScheduler_4_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_OpenPageBankScheduler_4_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_OpenPageBankScheduler_4_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_OpenPageBankScheduler_4_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_OpenPageBankScheduler_4_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_OpenPageBankScheduler_4_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_OpenPageBankScheduler_4_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_4),	// @[src/main/scala/memctrl/controller/MemoryController.scala:84:27, :87:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_OpenPageBankScheduler_4_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  OpenPageBankScheduler_5 OpenPageBankScheduler_5 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_OpenPageBankScheduler_5_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_5_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_5_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_5_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_addr           (_multiDeq_io_deq_5_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_5_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_5_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_resp_ready              (_respArb_io_in_5_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_resp_valid              (_OpenPageBankScheduler_5_io_resp_valid),
    .io_resp_bits_rd_en         (_OpenPageBankScheduler_5_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_OpenPageBankScheduler_5_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_OpenPageBankScheduler_5_io_resp_bits_addr),
    .io_resp_bits_wdata         (_OpenPageBankScheduler_5_io_resp_bits_wdata),
    .io_resp_bits_data          (_OpenPageBankScheduler_5_io_resp_bits_data),
    .io_resp_bits_request_id    (_OpenPageBankScheduler_5_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_5_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_cmdOut_valid            (_OpenPageBankScheduler_5_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_OpenPageBankScheduler_5_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_OpenPageBankScheduler_5_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_OpenPageBankScheduler_5_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_OpenPageBankScheduler_5_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_OpenPageBankScheduler_5_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_OpenPageBankScheduler_5_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_OpenPageBankScheduler_5_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_OpenPageBankScheduler_5_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_5),	// @[src/main/scala/memctrl/controller/MemoryController.scala:84:27, :87:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_OpenPageBankScheduler_5_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  OpenPageBankScheduler_6 OpenPageBankScheduler_6 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_OpenPageBankScheduler_6_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_6_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_6_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_6_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_addr           (_multiDeq_io_deq_6_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_6_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_6_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_resp_ready              (_respArb_io_in_6_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_resp_valid              (_OpenPageBankScheduler_6_io_resp_valid),
    .io_resp_bits_rd_en         (_OpenPageBankScheduler_6_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_OpenPageBankScheduler_6_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_OpenPageBankScheduler_6_io_resp_bits_addr),
    .io_resp_bits_wdata         (_OpenPageBankScheduler_6_io_resp_bits_wdata),
    .io_resp_bits_data          (_OpenPageBankScheduler_6_io_resp_bits_data),
    .io_resp_bits_request_id    (_OpenPageBankScheduler_6_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_6_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_cmdOut_valid            (_OpenPageBankScheduler_6_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_OpenPageBankScheduler_6_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_OpenPageBankScheduler_6_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_OpenPageBankScheduler_6_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_OpenPageBankScheduler_6_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_OpenPageBankScheduler_6_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_OpenPageBankScheduler_6_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_OpenPageBankScheduler_6_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_OpenPageBankScheduler_6_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_6),	// @[src/main/scala/memctrl/controller/MemoryController.scala:84:27, :87:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_OpenPageBankScheduler_6_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  OpenPageBankScheduler_7 OpenPageBankScheduler_7 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_OpenPageBankScheduler_7_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_7_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_7_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_7_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_addr           (_multiDeq_io_deq_7_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_7_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_7_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_resp_ready              (_respArb_io_in_7_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_resp_valid              (_OpenPageBankScheduler_7_io_resp_valid),
    .io_resp_bits_rd_en         (_OpenPageBankScheduler_7_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_OpenPageBankScheduler_7_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_OpenPageBankScheduler_7_io_resp_bits_addr),
    .io_resp_bits_wdata         (_OpenPageBankScheduler_7_io_resp_bits_wdata),
    .io_resp_bits_data          (_OpenPageBankScheduler_7_io_resp_bits_data),
    .io_resp_bits_request_id    (_OpenPageBankScheduler_7_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_7_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_cmdOut_valid            (_OpenPageBankScheduler_7_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_OpenPageBankScheduler_7_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_OpenPageBankScheduler_7_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_OpenPageBankScheduler_7_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_OpenPageBankScheduler_7_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_OpenPageBankScheduler_7_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_OpenPageBankScheduler_7_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_OpenPageBankScheduler_7_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_OpenPageBankScheduler_7_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_7),	// @[src/main/scala/memctrl/controller/MemoryController.scala:84:27, :87:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_OpenPageBankScheduler_7_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  OpenPageBankScheduler_8 OpenPageBankScheduler_8 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_OpenPageBankScheduler_8_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_8_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_8_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_8_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_addr           (_multiDeq_io_deq_8_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_8_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_8_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_resp_ready              (_respArb_io_in_8_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_resp_valid              (_OpenPageBankScheduler_8_io_resp_valid),
    .io_resp_bits_rd_en         (_OpenPageBankScheduler_8_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_OpenPageBankScheduler_8_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_OpenPageBankScheduler_8_io_resp_bits_addr),
    .io_resp_bits_wdata         (_OpenPageBankScheduler_8_io_resp_bits_wdata),
    .io_resp_bits_data          (_OpenPageBankScheduler_8_io_resp_bits_data),
    .io_resp_bits_request_id    (_OpenPageBankScheduler_8_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_8_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_cmdOut_valid            (_OpenPageBankScheduler_8_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_OpenPageBankScheduler_8_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_OpenPageBankScheduler_8_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_OpenPageBankScheduler_8_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_OpenPageBankScheduler_8_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_OpenPageBankScheduler_8_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_OpenPageBankScheduler_8_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_OpenPageBankScheduler_8_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_OpenPageBankScheduler_8_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_8),	// @[src/main/scala/memctrl/controller/MemoryController.scala:84:27, :87:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_OpenPageBankScheduler_8_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  OpenPageBankScheduler_9 OpenPageBankScheduler_9 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_OpenPageBankScheduler_9_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_9_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_9_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_9_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_addr           (_multiDeq_io_deq_9_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_9_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_9_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_resp_ready              (_respArb_io_in_9_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_resp_valid              (_OpenPageBankScheduler_9_io_resp_valid),
    .io_resp_bits_rd_en         (_OpenPageBankScheduler_9_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_OpenPageBankScheduler_9_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_OpenPageBankScheduler_9_io_resp_bits_addr),
    .io_resp_bits_wdata         (_OpenPageBankScheduler_9_io_resp_bits_wdata),
    .io_resp_bits_data          (_OpenPageBankScheduler_9_io_resp_bits_data),
    .io_resp_bits_request_id    (_OpenPageBankScheduler_9_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_9_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_cmdOut_valid            (_OpenPageBankScheduler_9_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_OpenPageBankScheduler_9_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_OpenPageBankScheduler_9_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_OpenPageBankScheduler_9_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_OpenPageBankScheduler_9_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_OpenPageBankScheduler_9_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_OpenPageBankScheduler_9_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_OpenPageBankScheduler_9_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_OpenPageBankScheduler_9_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_9),	// @[src/main/scala/memctrl/controller/MemoryController.scala:84:27, :87:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_OpenPageBankScheduler_9_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  OpenPageBankScheduler_10 OpenPageBankScheduler_10 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_OpenPageBankScheduler_10_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_10_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_10_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_10_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_addr           (_multiDeq_io_deq_10_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_10_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_10_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_resp_ready              (_respArb_io_in_10_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_resp_valid              (_OpenPageBankScheduler_10_io_resp_valid),
    .io_resp_bits_rd_en         (_OpenPageBankScheduler_10_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_OpenPageBankScheduler_10_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_OpenPageBankScheduler_10_io_resp_bits_addr),
    .io_resp_bits_wdata         (_OpenPageBankScheduler_10_io_resp_bits_wdata),
    .io_resp_bits_data          (_OpenPageBankScheduler_10_io_resp_bits_data),
    .io_resp_bits_request_id    (_OpenPageBankScheduler_10_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_10_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_cmdOut_valid            (_OpenPageBankScheduler_10_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_OpenPageBankScheduler_10_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_OpenPageBankScheduler_10_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_OpenPageBankScheduler_10_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_OpenPageBankScheduler_10_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_OpenPageBankScheduler_10_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_OpenPageBankScheduler_10_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_OpenPageBankScheduler_10_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_OpenPageBankScheduler_10_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_10),	// @[src/main/scala/memctrl/controller/MemoryController.scala:84:27, :87:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_OpenPageBankScheduler_10_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  OpenPageBankScheduler_11 OpenPageBankScheduler_11 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_OpenPageBankScheduler_11_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_11_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_11_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_11_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_addr           (_multiDeq_io_deq_11_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_11_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_11_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_resp_ready              (_respArb_io_in_11_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_resp_valid              (_OpenPageBankScheduler_11_io_resp_valid),
    .io_resp_bits_rd_en         (_OpenPageBankScheduler_11_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_OpenPageBankScheduler_11_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_OpenPageBankScheduler_11_io_resp_bits_addr),
    .io_resp_bits_wdata         (_OpenPageBankScheduler_11_io_resp_bits_wdata),
    .io_resp_bits_data          (_OpenPageBankScheduler_11_io_resp_bits_data),
    .io_resp_bits_request_id    (_OpenPageBankScheduler_11_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_11_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_cmdOut_valid            (_OpenPageBankScheduler_11_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_OpenPageBankScheduler_11_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_OpenPageBankScheduler_11_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_OpenPageBankScheduler_11_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_OpenPageBankScheduler_11_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_OpenPageBankScheduler_11_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_OpenPageBankScheduler_11_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_OpenPageBankScheduler_11_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_OpenPageBankScheduler_11_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_11),	// @[src/main/scala/memctrl/controller/MemoryController.scala:84:27, :87:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_OpenPageBankScheduler_11_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  OpenPageBankScheduler_12 OpenPageBankScheduler_12 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_OpenPageBankScheduler_12_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_12_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_12_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_12_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_addr           (_multiDeq_io_deq_12_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_12_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_12_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_resp_ready              (_respArb_io_in_12_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_resp_valid              (_OpenPageBankScheduler_12_io_resp_valid),
    .io_resp_bits_rd_en         (_OpenPageBankScheduler_12_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_OpenPageBankScheduler_12_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_OpenPageBankScheduler_12_io_resp_bits_addr),
    .io_resp_bits_wdata         (_OpenPageBankScheduler_12_io_resp_bits_wdata),
    .io_resp_bits_data          (_OpenPageBankScheduler_12_io_resp_bits_data),
    .io_resp_bits_request_id    (_OpenPageBankScheduler_12_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_12_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_cmdOut_valid            (_OpenPageBankScheduler_12_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_OpenPageBankScheduler_12_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_OpenPageBankScheduler_12_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_OpenPageBankScheduler_12_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_OpenPageBankScheduler_12_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_OpenPageBankScheduler_12_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_OpenPageBankScheduler_12_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_OpenPageBankScheduler_12_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_OpenPageBankScheduler_12_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_12),	// @[src/main/scala/memctrl/controller/MemoryController.scala:84:27, :87:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_OpenPageBankScheduler_12_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  OpenPageBankScheduler_13 OpenPageBankScheduler_13 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_OpenPageBankScheduler_13_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_13_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_13_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_13_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_addr           (_multiDeq_io_deq_13_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_13_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_13_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_resp_ready              (_respArb_io_in_13_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_resp_valid              (_OpenPageBankScheduler_13_io_resp_valid),
    .io_resp_bits_rd_en         (_OpenPageBankScheduler_13_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_OpenPageBankScheduler_13_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_OpenPageBankScheduler_13_io_resp_bits_addr),
    .io_resp_bits_wdata         (_OpenPageBankScheduler_13_io_resp_bits_wdata),
    .io_resp_bits_data          (_OpenPageBankScheduler_13_io_resp_bits_data),
    .io_resp_bits_request_id    (_OpenPageBankScheduler_13_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_13_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_cmdOut_valid            (_OpenPageBankScheduler_13_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_OpenPageBankScheduler_13_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_OpenPageBankScheduler_13_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_OpenPageBankScheduler_13_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_OpenPageBankScheduler_13_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_OpenPageBankScheduler_13_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_OpenPageBankScheduler_13_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_OpenPageBankScheduler_13_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_OpenPageBankScheduler_13_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_13),	// @[src/main/scala/memctrl/controller/MemoryController.scala:84:27, :87:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_OpenPageBankScheduler_13_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  OpenPageBankScheduler_14 OpenPageBankScheduler_14 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_OpenPageBankScheduler_14_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_14_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_14_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_14_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_addr           (_multiDeq_io_deq_14_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_14_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_14_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_resp_ready              (_respArb_io_in_14_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_resp_valid              (_OpenPageBankScheduler_14_io_resp_valid),
    .io_resp_bits_rd_en         (_OpenPageBankScheduler_14_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_OpenPageBankScheduler_14_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_OpenPageBankScheduler_14_io_resp_bits_addr),
    .io_resp_bits_wdata         (_OpenPageBankScheduler_14_io_resp_bits_wdata),
    .io_resp_bits_data          (_OpenPageBankScheduler_14_io_resp_bits_data),
    .io_resp_bits_request_id    (_OpenPageBankScheduler_14_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_14_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_cmdOut_valid            (_OpenPageBankScheduler_14_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_OpenPageBankScheduler_14_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_OpenPageBankScheduler_14_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_OpenPageBankScheduler_14_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_OpenPageBankScheduler_14_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_OpenPageBankScheduler_14_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_OpenPageBankScheduler_14_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_OpenPageBankScheduler_14_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_OpenPageBankScheduler_14_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_14),	// @[src/main/scala/memctrl/controller/MemoryController.scala:84:27, :87:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_OpenPageBankScheduler_14_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  OpenPageBankScheduler_15 OpenPageBankScheduler_15 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_OpenPageBankScheduler_15_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_15_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_15_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_15_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_addr           (_multiDeq_io_deq_15_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_15_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_15_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .io_resp_ready              (_respArb_io_in_15_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .io_resp_valid              (_OpenPageBankScheduler_15_io_resp_valid),
    .io_resp_bits_rd_en         (_OpenPageBankScheduler_15_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_OpenPageBankScheduler_15_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_OpenPageBankScheduler_15_io_resp_bits_addr),
    .io_resp_bits_wdata         (_OpenPageBankScheduler_15_io_resp_bits_wdata),
    .io_resp_bits_data          (_OpenPageBankScheduler_15_io_resp_bits_data),
    .io_resp_bits_request_id    (_OpenPageBankScheduler_15_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_15_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_cmdOut_valid            (_OpenPageBankScheduler_15_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_OpenPageBankScheduler_15_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_OpenPageBankScheduler_15_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_OpenPageBankScheduler_15_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_OpenPageBankScheduler_15_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_OpenPageBankScheduler_15_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_OpenPageBankScheduler_15_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_OpenPageBankScheduler_15_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_OpenPageBankScheduler_15_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_15),	// @[src/main/scala/memctrl/controller/MemoryController.scala:84:27, :87:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_OpenPageBankScheduler_15_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
  MultiDeqQueue multiDeq (	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
    .clock                     (clock),
    .reset                     (reset),
    .io_enq_ready              (_multiDeq_io_enq_ready),
    .io_enq_valid              (_reqQueue_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
    .io_enq_bits_rd_en         (_reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
    .io_enq_bits_wr_en         (_reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
    .io_enq_bits_addr          (_reqQueue_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
    .io_enq_bits_wdata         (_reqQueue_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
    .io_enq_bits_request_id    (_reqQueue_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
    .io_deq_0_ready            (_OpenPageBankScheduler_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_deq_0_valid            (_multiDeq_io_deq_0_valid),
    .io_deq_0_bits_rd_en       (_multiDeq_io_deq_0_bits_rd_en),
    .io_deq_0_bits_wr_en       (_multiDeq_io_deq_0_bits_wr_en),
    .io_deq_0_bits_addr        (_multiDeq_io_deq_0_bits_addr),
    .io_deq_0_bits_wdata       (_multiDeq_io_deq_0_bits_wdata),
    .io_deq_0_bits_request_id  (_multiDeq_io_deq_0_bits_request_id),
    .io_deq_1_ready            (_OpenPageBankScheduler_1_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_deq_1_valid            (_multiDeq_io_deq_1_valid),
    .io_deq_1_bits_rd_en       (_multiDeq_io_deq_1_bits_rd_en),
    .io_deq_1_bits_wr_en       (_multiDeq_io_deq_1_bits_wr_en),
    .io_deq_1_bits_addr        (_multiDeq_io_deq_1_bits_addr),
    .io_deq_1_bits_wdata       (_multiDeq_io_deq_1_bits_wdata),
    .io_deq_1_bits_request_id  (_multiDeq_io_deq_1_bits_request_id),
    .io_deq_2_ready            (_OpenPageBankScheduler_2_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_deq_2_valid            (_multiDeq_io_deq_2_valid),
    .io_deq_2_bits_rd_en       (_multiDeq_io_deq_2_bits_rd_en),
    .io_deq_2_bits_wr_en       (_multiDeq_io_deq_2_bits_wr_en),
    .io_deq_2_bits_addr        (_multiDeq_io_deq_2_bits_addr),
    .io_deq_2_bits_wdata       (_multiDeq_io_deq_2_bits_wdata),
    .io_deq_2_bits_request_id  (_multiDeq_io_deq_2_bits_request_id),
    .io_deq_3_ready            (_OpenPageBankScheduler_3_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_deq_3_valid            (_multiDeq_io_deq_3_valid),
    .io_deq_3_bits_rd_en       (_multiDeq_io_deq_3_bits_rd_en),
    .io_deq_3_bits_wr_en       (_multiDeq_io_deq_3_bits_wr_en),
    .io_deq_3_bits_addr        (_multiDeq_io_deq_3_bits_addr),
    .io_deq_3_bits_wdata       (_multiDeq_io_deq_3_bits_wdata),
    .io_deq_3_bits_request_id  (_multiDeq_io_deq_3_bits_request_id),
    .io_deq_4_ready            (_OpenPageBankScheduler_4_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_deq_4_valid            (_multiDeq_io_deq_4_valid),
    .io_deq_4_bits_rd_en       (_multiDeq_io_deq_4_bits_rd_en),
    .io_deq_4_bits_wr_en       (_multiDeq_io_deq_4_bits_wr_en),
    .io_deq_4_bits_addr        (_multiDeq_io_deq_4_bits_addr),
    .io_deq_4_bits_wdata       (_multiDeq_io_deq_4_bits_wdata),
    .io_deq_4_bits_request_id  (_multiDeq_io_deq_4_bits_request_id),
    .io_deq_5_ready            (_OpenPageBankScheduler_5_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_deq_5_valid            (_multiDeq_io_deq_5_valid),
    .io_deq_5_bits_rd_en       (_multiDeq_io_deq_5_bits_rd_en),
    .io_deq_5_bits_wr_en       (_multiDeq_io_deq_5_bits_wr_en),
    .io_deq_5_bits_addr        (_multiDeq_io_deq_5_bits_addr),
    .io_deq_5_bits_wdata       (_multiDeq_io_deq_5_bits_wdata),
    .io_deq_5_bits_request_id  (_multiDeq_io_deq_5_bits_request_id),
    .io_deq_6_ready            (_OpenPageBankScheduler_6_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_deq_6_valid            (_multiDeq_io_deq_6_valid),
    .io_deq_6_bits_rd_en       (_multiDeq_io_deq_6_bits_rd_en),
    .io_deq_6_bits_wr_en       (_multiDeq_io_deq_6_bits_wr_en),
    .io_deq_6_bits_addr        (_multiDeq_io_deq_6_bits_addr),
    .io_deq_6_bits_wdata       (_multiDeq_io_deq_6_bits_wdata),
    .io_deq_6_bits_request_id  (_multiDeq_io_deq_6_bits_request_id),
    .io_deq_7_ready            (_OpenPageBankScheduler_7_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_deq_7_valid            (_multiDeq_io_deq_7_valid),
    .io_deq_7_bits_rd_en       (_multiDeq_io_deq_7_bits_rd_en),
    .io_deq_7_bits_wr_en       (_multiDeq_io_deq_7_bits_wr_en),
    .io_deq_7_bits_addr        (_multiDeq_io_deq_7_bits_addr),
    .io_deq_7_bits_wdata       (_multiDeq_io_deq_7_bits_wdata),
    .io_deq_7_bits_request_id  (_multiDeq_io_deq_7_bits_request_id),
    .io_deq_8_ready            (_OpenPageBankScheduler_8_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_deq_8_valid            (_multiDeq_io_deq_8_valid),
    .io_deq_8_bits_rd_en       (_multiDeq_io_deq_8_bits_rd_en),
    .io_deq_8_bits_wr_en       (_multiDeq_io_deq_8_bits_wr_en),
    .io_deq_8_bits_addr        (_multiDeq_io_deq_8_bits_addr),
    .io_deq_8_bits_wdata       (_multiDeq_io_deq_8_bits_wdata),
    .io_deq_8_bits_request_id  (_multiDeq_io_deq_8_bits_request_id),
    .io_deq_9_ready            (_OpenPageBankScheduler_9_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_deq_9_valid            (_multiDeq_io_deq_9_valid),
    .io_deq_9_bits_rd_en       (_multiDeq_io_deq_9_bits_rd_en),
    .io_deq_9_bits_wr_en       (_multiDeq_io_deq_9_bits_wr_en),
    .io_deq_9_bits_addr        (_multiDeq_io_deq_9_bits_addr),
    .io_deq_9_bits_wdata       (_multiDeq_io_deq_9_bits_wdata),
    .io_deq_9_bits_request_id  (_multiDeq_io_deq_9_bits_request_id),
    .io_deq_10_ready           (_OpenPageBankScheduler_10_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_deq_10_valid           (_multiDeq_io_deq_10_valid),
    .io_deq_10_bits_rd_en      (_multiDeq_io_deq_10_bits_rd_en),
    .io_deq_10_bits_wr_en      (_multiDeq_io_deq_10_bits_wr_en),
    .io_deq_10_bits_addr       (_multiDeq_io_deq_10_bits_addr),
    .io_deq_10_bits_wdata      (_multiDeq_io_deq_10_bits_wdata),
    .io_deq_10_bits_request_id (_multiDeq_io_deq_10_bits_request_id),
    .io_deq_11_ready           (_OpenPageBankScheduler_11_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_deq_11_valid           (_multiDeq_io_deq_11_valid),
    .io_deq_11_bits_rd_en      (_multiDeq_io_deq_11_bits_rd_en),
    .io_deq_11_bits_wr_en      (_multiDeq_io_deq_11_bits_wr_en),
    .io_deq_11_bits_addr       (_multiDeq_io_deq_11_bits_addr),
    .io_deq_11_bits_wdata      (_multiDeq_io_deq_11_bits_wdata),
    .io_deq_11_bits_request_id (_multiDeq_io_deq_11_bits_request_id),
    .io_deq_12_ready           (_OpenPageBankScheduler_12_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_deq_12_valid           (_multiDeq_io_deq_12_valid),
    .io_deq_12_bits_rd_en      (_multiDeq_io_deq_12_bits_rd_en),
    .io_deq_12_bits_wr_en      (_multiDeq_io_deq_12_bits_wr_en),
    .io_deq_12_bits_addr       (_multiDeq_io_deq_12_bits_addr),
    .io_deq_12_bits_wdata      (_multiDeq_io_deq_12_bits_wdata),
    .io_deq_12_bits_request_id (_multiDeq_io_deq_12_bits_request_id),
    .io_deq_13_ready           (_OpenPageBankScheduler_13_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_deq_13_valid           (_multiDeq_io_deq_13_valid),
    .io_deq_13_bits_rd_en      (_multiDeq_io_deq_13_bits_rd_en),
    .io_deq_13_bits_wr_en      (_multiDeq_io_deq_13_bits_wr_en),
    .io_deq_13_bits_addr       (_multiDeq_io_deq_13_bits_addr),
    .io_deq_13_bits_wdata      (_multiDeq_io_deq_13_bits_wdata),
    .io_deq_13_bits_request_id (_multiDeq_io_deq_13_bits_request_id),
    .io_deq_14_ready           (_OpenPageBankScheduler_14_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_deq_14_valid           (_multiDeq_io_deq_14_valid),
    .io_deq_14_bits_rd_en      (_multiDeq_io_deq_14_bits_rd_en),
    .io_deq_14_bits_wr_en      (_multiDeq_io_deq_14_bits_wr_en),
    .io_deq_14_bits_addr       (_multiDeq_io_deq_14_bits_addr),
    .io_deq_14_bits_wdata      (_multiDeq_io_deq_14_bits_wdata),
    .io_deq_14_bits_request_id (_multiDeq_io_deq_14_bits_request_id),
    .io_deq_15_ready           (_OpenPageBankScheduler_15_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_deq_15_valid           (_multiDeq_io_deq_15_valid),
    .io_deq_15_bits_rd_en      (_multiDeq_io_deq_15_bits_rd_en),
    .io_deq_15_bits_wr_en      (_multiDeq_io_deq_15_bits_wr_en),
    .io_deq_15_bits_addr       (_multiDeq_io_deq_15_bits_addr),
    .io_deq_15_bits_wdata      (_multiDeq_io_deq_15_bits_wdata),
    .io_deq_15_bits_request_id (_multiDeq_io_deq_15_bits_request_id),
    .io_counts_0               (io_fsmReqQueueCounts_0),
    .io_counts_1               (io_fsmReqQueueCounts_1),
    .io_counts_2               (io_fsmReqQueueCounts_2),
    .io_counts_3               (io_fsmReqQueueCounts_3),
    .io_counts_4               (io_fsmReqQueueCounts_4),
    .io_counts_5               (io_fsmReqQueueCounts_5),
    .io_counts_6               (io_fsmReqQueueCounts_6),
    .io_counts_7               (io_fsmReqQueueCounts_7),
    .io_counts_8               (io_fsmReqQueueCounts_8),
    .io_counts_9               (io_fsmReqQueueCounts_9),
    .io_counts_10              (io_fsmReqQueueCounts_10),
    .io_counts_11              (io_fsmReqQueueCounts_11),
    .io_counts_12              (io_fsmReqQueueCounts_12),
    .io_counts_13              (io_fsmReqQueueCounts_13),
    .io_counts_14              (io_fsmReqQueueCounts_14),
    .io_counts_15              (io_fsmReqQueueCounts_15)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:62:24]
  RRArbiter_24 cmdArb (	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .clock                    (clock),
    .io_in_0_ready            (_cmdArb_io_in_0_ready),
    .io_in_0_valid            (_OpenPageBankScheduler_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_0_bits_addr        (_OpenPageBankScheduler_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_0_bits_data        (_OpenPageBankScheduler_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_0_bits_cs          (_OpenPageBankScheduler_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_0_bits_ras         (_OpenPageBankScheduler_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_0_bits_cas         (_OpenPageBankScheduler_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_0_bits_we          (_OpenPageBankScheduler_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_0_bits_request_id  (_OpenPageBankScheduler_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_1_ready            (_cmdArb_io_in_1_ready),
    .io_in_1_valid            (_OpenPageBankScheduler_1_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_1_bits_addr        (_OpenPageBankScheduler_1_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_1_bits_data        (_OpenPageBankScheduler_1_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_1_bits_cs          (_OpenPageBankScheduler_1_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_1_bits_ras         (_OpenPageBankScheduler_1_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_1_bits_cas         (_OpenPageBankScheduler_1_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_1_bits_we          (_OpenPageBankScheduler_1_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_1_bits_request_id  (_OpenPageBankScheduler_1_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_2_ready            (_cmdArb_io_in_2_ready),
    .io_in_2_valid            (_OpenPageBankScheduler_2_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_2_bits_addr        (_OpenPageBankScheduler_2_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_2_bits_data        (_OpenPageBankScheduler_2_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_2_bits_cs          (_OpenPageBankScheduler_2_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_2_bits_ras         (_OpenPageBankScheduler_2_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_2_bits_cas         (_OpenPageBankScheduler_2_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_2_bits_we          (_OpenPageBankScheduler_2_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_2_bits_request_id  (_OpenPageBankScheduler_2_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_3_ready            (_cmdArb_io_in_3_ready),
    .io_in_3_valid            (_OpenPageBankScheduler_3_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_3_bits_addr        (_OpenPageBankScheduler_3_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_3_bits_data        (_OpenPageBankScheduler_3_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_3_bits_cs          (_OpenPageBankScheduler_3_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_3_bits_ras         (_OpenPageBankScheduler_3_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_3_bits_cas         (_OpenPageBankScheduler_3_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_3_bits_we          (_OpenPageBankScheduler_3_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_3_bits_request_id  (_OpenPageBankScheduler_3_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_4_ready            (_cmdArb_io_in_4_ready),
    .io_in_4_valid            (_OpenPageBankScheduler_4_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_4_bits_addr        (_OpenPageBankScheduler_4_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_4_bits_data        (_OpenPageBankScheduler_4_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_4_bits_cs          (_OpenPageBankScheduler_4_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_4_bits_ras         (_OpenPageBankScheduler_4_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_4_bits_cas         (_OpenPageBankScheduler_4_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_4_bits_we          (_OpenPageBankScheduler_4_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_4_bits_request_id  (_OpenPageBankScheduler_4_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_5_ready            (_cmdArb_io_in_5_ready),
    .io_in_5_valid            (_OpenPageBankScheduler_5_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_5_bits_addr        (_OpenPageBankScheduler_5_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_5_bits_data        (_OpenPageBankScheduler_5_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_5_bits_cs          (_OpenPageBankScheduler_5_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_5_bits_ras         (_OpenPageBankScheduler_5_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_5_bits_cas         (_OpenPageBankScheduler_5_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_5_bits_we          (_OpenPageBankScheduler_5_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_5_bits_request_id  (_OpenPageBankScheduler_5_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_6_ready            (_cmdArb_io_in_6_ready),
    .io_in_6_valid            (_OpenPageBankScheduler_6_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_6_bits_addr        (_OpenPageBankScheduler_6_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_6_bits_data        (_OpenPageBankScheduler_6_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_6_bits_cs          (_OpenPageBankScheduler_6_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_6_bits_ras         (_OpenPageBankScheduler_6_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_6_bits_cas         (_OpenPageBankScheduler_6_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_6_bits_we          (_OpenPageBankScheduler_6_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_6_bits_request_id  (_OpenPageBankScheduler_6_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_7_ready            (_cmdArb_io_in_7_ready),
    .io_in_7_valid            (_OpenPageBankScheduler_7_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_7_bits_addr        (_OpenPageBankScheduler_7_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_7_bits_data        (_OpenPageBankScheduler_7_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_7_bits_cs          (_OpenPageBankScheduler_7_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_7_bits_ras         (_OpenPageBankScheduler_7_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_7_bits_cas         (_OpenPageBankScheduler_7_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_7_bits_we          (_OpenPageBankScheduler_7_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_7_bits_request_id  (_OpenPageBankScheduler_7_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_8_ready            (_cmdArb_io_in_8_ready),
    .io_in_8_valid            (_OpenPageBankScheduler_8_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_8_bits_addr        (_OpenPageBankScheduler_8_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_8_bits_data        (_OpenPageBankScheduler_8_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_8_bits_cs          (_OpenPageBankScheduler_8_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_8_bits_ras         (_OpenPageBankScheduler_8_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_8_bits_cas         (_OpenPageBankScheduler_8_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_8_bits_we          (_OpenPageBankScheduler_8_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_8_bits_request_id  (_OpenPageBankScheduler_8_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_9_ready            (_cmdArb_io_in_9_ready),
    .io_in_9_valid            (_OpenPageBankScheduler_9_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_9_bits_addr        (_OpenPageBankScheduler_9_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_9_bits_data        (_OpenPageBankScheduler_9_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_9_bits_cs          (_OpenPageBankScheduler_9_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_9_bits_ras         (_OpenPageBankScheduler_9_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_9_bits_cas         (_OpenPageBankScheduler_9_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_9_bits_we          (_OpenPageBankScheduler_9_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_9_bits_request_id  (_OpenPageBankScheduler_9_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_10_ready           (_cmdArb_io_in_10_ready),
    .io_in_10_valid           (_OpenPageBankScheduler_10_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_10_bits_addr       (_OpenPageBankScheduler_10_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_10_bits_data       (_OpenPageBankScheduler_10_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_10_bits_cs         (_OpenPageBankScheduler_10_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_10_bits_ras        (_OpenPageBankScheduler_10_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_10_bits_cas        (_OpenPageBankScheduler_10_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_10_bits_we         (_OpenPageBankScheduler_10_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_10_bits_request_id (_OpenPageBankScheduler_10_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_11_ready           (_cmdArb_io_in_11_ready),
    .io_in_11_valid           (_OpenPageBankScheduler_11_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_11_bits_addr       (_OpenPageBankScheduler_11_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_11_bits_data       (_OpenPageBankScheduler_11_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_11_bits_cs         (_OpenPageBankScheduler_11_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_11_bits_ras        (_OpenPageBankScheduler_11_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_11_bits_cas        (_OpenPageBankScheduler_11_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_11_bits_we         (_OpenPageBankScheduler_11_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_11_bits_request_id (_OpenPageBankScheduler_11_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_12_ready           (_cmdArb_io_in_12_ready),
    .io_in_12_valid           (_OpenPageBankScheduler_12_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_12_bits_addr       (_OpenPageBankScheduler_12_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_12_bits_data       (_OpenPageBankScheduler_12_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_12_bits_cs         (_OpenPageBankScheduler_12_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_12_bits_ras        (_OpenPageBankScheduler_12_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_12_bits_cas        (_OpenPageBankScheduler_12_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_12_bits_we         (_OpenPageBankScheduler_12_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_12_bits_request_id (_OpenPageBankScheduler_12_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_13_ready           (_cmdArb_io_in_13_ready),
    .io_in_13_valid           (_OpenPageBankScheduler_13_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_13_bits_addr       (_OpenPageBankScheduler_13_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_13_bits_data       (_OpenPageBankScheduler_13_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_13_bits_cs         (_OpenPageBankScheduler_13_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_13_bits_ras        (_OpenPageBankScheduler_13_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_13_bits_cas        (_OpenPageBankScheduler_13_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_13_bits_we         (_OpenPageBankScheduler_13_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_13_bits_request_id (_OpenPageBankScheduler_13_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_14_ready           (_cmdArb_io_in_14_ready),
    .io_in_14_valid           (_OpenPageBankScheduler_14_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_14_bits_addr       (_OpenPageBankScheduler_14_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_14_bits_data       (_OpenPageBankScheduler_14_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_14_bits_cs         (_OpenPageBankScheduler_14_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_14_bits_ras        (_OpenPageBankScheduler_14_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_14_bits_cas        (_OpenPageBankScheduler_14_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_14_bits_we         (_OpenPageBankScheduler_14_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_14_bits_request_id (_OpenPageBankScheduler_14_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_15_ready           (_cmdArb_io_in_15_ready),
    .io_in_15_valid           (_OpenPageBankScheduler_15_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_15_bits_addr       (_OpenPageBankScheduler_15_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_15_bits_data       (_OpenPageBankScheduler_15_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_15_bits_cs         (_OpenPageBankScheduler_15_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_15_bits_ras        (_OpenPageBankScheduler_15_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_15_bits_cas        (_OpenPageBankScheduler_15_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_15_bits_we         (_OpenPageBankScheduler_15_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_15_bits_request_id (_OpenPageBankScheduler_15_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_out_ready             (_cmdQueue_io_enq_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:40:24]
    .io_out_valid             (_cmdArb_io_out_valid),
    .io_out_bits_addr         (_cmdArb_io_out_bits_addr),
    .io_out_bits_data         (_cmdArb_io_out_bits_data),
    .io_out_bits_cs           (_cmdArb_io_out_bits_cs),
    .io_out_bits_ras          (_cmdArb_io_out_bits_ras),
    .io_out_bits_cas          (_cmdArb_io_out_bits_cas),
    .io_out_bits_we           (_cmdArb_io_out_bits_we),
    .io_out_bits_request_id   (_cmdArb_io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
  AddressDecoder respDecoder (	// @[src/main/scala/memctrl/controller/MemoryController.scala:79:27]
    .io_addr         (io_phyResp_bits_addr),
    .io_channelIndex (/* unused */),
    .io_bankIndex    (_respDecoder_io_bankIndex),
    .io_rankIndex    (_respDecoder_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:79:27]
  RRArbiter_25 respArb (	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
    .clock                    (clock),
    .io_in_0_ready            (_respArb_io_in_0_ready),
    .io_in_0_valid            (_OpenPageBankScheduler_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_0_bits_rd_en       (_OpenPageBankScheduler_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_0_bits_wr_en       (_OpenPageBankScheduler_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_0_bits_addr        (_OpenPageBankScheduler_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_0_bits_wdata       (_OpenPageBankScheduler_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_0_bits_data        (_OpenPageBankScheduler_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_0_bits_request_id  (_OpenPageBankScheduler_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_1_ready            (_respArb_io_in_1_ready),
    .io_in_1_valid            (_OpenPageBankScheduler_1_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_1_bits_rd_en       (_OpenPageBankScheduler_1_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_1_bits_wr_en       (_OpenPageBankScheduler_1_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_1_bits_addr        (_OpenPageBankScheduler_1_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_1_bits_wdata       (_OpenPageBankScheduler_1_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_1_bits_data        (_OpenPageBankScheduler_1_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_1_bits_request_id  (_OpenPageBankScheduler_1_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_2_ready            (_respArb_io_in_2_ready),
    .io_in_2_valid            (_OpenPageBankScheduler_2_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_2_bits_rd_en       (_OpenPageBankScheduler_2_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_2_bits_wr_en       (_OpenPageBankScheduler_2_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_2_bits_addr        (_OpenPageBankScheduler_2_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_2_bits_wdata       (_OpenPageBankScheduler_2_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_2_bits_data        (_OpenPageBankScheduler_2_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_2_bits_request_id  (_OpenPageBankScheduler_2_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_3_ready            (_respArb_io_in_3_ready),
    .io_in_3_valid            (_OpenPageBankScheduler_3_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_3_bits_rd_en       (_OpenPageBankScheduler_3_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_3_bits_wr_en       (_OpenPageBankScheduler_3_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_3_bits_addr        (_OpenPageBankScheduler_3_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_3_bits_wdata       (_OpenPageBankScheduler_3_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_3_bits_data        (_OpenPageBankScheduler_3_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_3_bits_request_id  (_OpenPageBankScheduler_3_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_4_ready            (_respArb_io_in_4_ready),
    .io_in_4_valid            (_OpenPageBankScheduler_4_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_4_bits_rd_en       (_OpenPageBankScheduler_4_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_4_bits_wr_en       (_OpenPageBankScheduler_4_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_4_bits_addr        (_OpenPageBankScheduler_4_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_4_bits_wdata       (_OpenPageBankScheduler_4_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_4_bits_data        (_OpenPageBankScheduler_4_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_4_bits_request_id  (_OpenPageBankScheduler_4_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_5_ready            (_respArb_io_in_5_ready),
    .io_in_5_valid            (_OpenPageBankScheduler_5_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_5_bits_rd_en       (_OpenPageBankScheduler_5_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_5_bits_wr_en       (_OpenPageBankScheduler_5_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_5_bits_addr        (_OpenPageBankScheduler_5_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_5_bits_wdata       (_OpenPageBankScheduler_5_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_5_bits_data        (_OpenPageBankScheduler_5_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_5_bits_request_id  (_OpenPageBankScheduler_5_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_6_ready            (_respArb_io_in_6_ready),
    .io_in_6_valid            (_OpenPageBankScheduler_6_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_6_bits_rd_en       (_OpenPageBankScheduler_6_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_6_bits_wr_en       (_OpenPageBankScheduler_6_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_6_bits_addr        (_OpenPageBankScheduler_6_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_6_bits_wdata       (_OpenPageBankScheduler_6_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_6_bits_data        (_OpenPageBankScheduler_6_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_6_bits_request_id  (_OpenPageBankScheduler_6_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_7_ready            (_respArb_io_in_7_ready),
    .io_in_7_valid            (_OpenPageBankScheduler_7_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_7_bits_rd_en       (_OpenPageBankScheduler_7_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_7_bits_wr_en       (_OpenPageBankScheduler_7_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_7_bits_addr        (_OpenPageBankScheduler_7_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_7_bits_wdata       (_OpenPageBankScheduler_7_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_7_bits_data        (_OpenPageBankScheduler_7_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_7_bits_request_id  (_OpenPageBankScheduler_7_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_8_ready            (_respArb_io_in_8_ready),
    .io_in_8_valid            (_OpenPageBankScheduler_8_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_8_bits_rd_en       (_OpenPageBankScheduler_8_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_8_bits_wr_en       (_OpenPageBankScheduler_8_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_8_bits_addr        (_OpenPageBankScheduler_8_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_8_bits_wdata       (_OpenPageBankScheduler_8_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_8_bits_data        (_OpenPageBankScheduler_8_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_8_bits_request_id  (_OpenPageBankScheduler_8_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_9_ready            (_respArb_io_in_9_ready),
    .io_in_9_valid            (_OpenPageBankScheduler_9_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_9_bits_rd_en       (_OpenPageBankScheduler_9_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_9_bits_wr_en       (_OpenPageBankScheduler_9_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_9_bits_addr        (_OpenPageBankScheduler_9_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_9_bits_wdata       (_OpenPageBankScheduler_9_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_9_bits_data        (_OpenPageBankScheduler_9_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_9_bits_request_id  (_OpenPageBankScheduler_9_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_10_ready           (_respArb_io_in_10_ready),
    .io_in_10_valid           (_OpenPageBankScheduler_10_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_10_bits_rd_en      (_OpenPageBankScheduler_10_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_10_bits_wr_en      (_OpenPageBankScheduler_10_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_10_bits_addr       (_OpenPageBankScheduler_10_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_10_bits_wdata      (_OpenPageBankScheduler_10_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_10_bits_data       (_OpenPageBankScheduler_10_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_10_bits_request_id (_OpenPageBankScheduler_10_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_11_ready           (_respArb_io_in_11_ready),
    .io_in_11_valid           (_OpenPageBankScheduler_11_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_11_bits_rd_en      (_OpenPageBankScheduler_11_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_11_bits_wr_en      (_OpenPageBankScheduler_11_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_11_bits_addr       (_OpenPageBankScheduler_11_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_11_bits_wdata      (_OpenPageBankScheduler_11_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_11_bits_data       (_OpenPageBankScheduler_11_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_11_bits_request_id (_OpenPageBankScheduler_11_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_12_ready           (_respArb_io_in_12_ready),
    .io_in_12_valid           (_OpenPageBankScheduler_12_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_12_bits_rd_en      (_OpenPageBankScheduler_12_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_12_bits_wr_en      (_OpenPageBankScheduler_12_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_12_bits_addr       (_OpenPageBankScheduler_12_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_12_bits_wdata      (_OpenPageBankScheduler_12_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_12_bits_data       (_OpenPageBankScheduler_12_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_12_bits_request_id (_OpenPageBankScheduler_12_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_13_ready           (_respArb_io_in_13_ready),
    .io_in_13_valid           (_OpenPageBankScheduler_13_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_13_bits_rd_en      (_OpenPageBankScheduler_13_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_13_bits_wr_en      (_OpenPageBankScheduler_13_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_13_bits_addr       (_OpenPageBankScheduler_13_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_13_bits_wdata      (_OpenPageBankScheduler_13_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_13_bits_data       (_OpenPageBankScheduler_13_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_13_bits_request_id (_OpenPageBankScheduler_13_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_14_ready           (_respArb_io_in_14_ready),
    .io_in_14_valid           (_OpenPageBankScheduler_14_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_14_bits_rd_en      (_OpenPageBankScheduler_14_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_14_bits_wr_en      (_OpenPageBankScheduler_14_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_14_bits_addr       (_OpenPageBankScheduler_14_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_14_bits_wdata      (_OpenPageBankScheduler_14_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_14_bits_data       (_OpenPageBankScheduler_14_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_14_bits_request_id (_OpenPageBankScheduler_14_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_15_ready           (_respArb_io_in_15_ready),
    .io_in_15_valid           (_OpenPageBankScheduler_15_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_15_bits_rd_en      (_OpenPageBankScheduler_15_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_15_bits_wr_en      (_OpenPageBankScheduler_15_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_15_bits_addr       (_OpenPageBankScheduler_15_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_15_bits_wdata      (_OpenPageBankScheduler_15_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_15_bits_data       (_OpenPageBankScheduler_15_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_in_15_bits_request_id (_OpenPageBankScheduler_15_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:15]
    .io_out_ready             (_respQueue_io_enq_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:33:25]
    .io_out_valid             (_respArb_io_out_valid),
    .io_out_bits_rd_en        (_respArb_io_out_bits_rd_en),
    .io_out_bits_wr_en        (_respArb_io_out_bits_wr_en),
    .io_out_bits_addr         (_respArb_io_out_bits_addr),
    .io_out_bits_wdata        (_respArb_io_out_bits_wdata),
    .io_out_bits_data         (_respArb_io_out_bits_data),
    .io_out_bits_request_id   (_respArb_io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:109:23]
  CommandQueuePerformanceStatistics tracker (	// @[src/main/scala/memctrl/controller/MemoryController.scala:119:25]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_fire             (_cmdQueue_io_enq_ready & _cmdArb_io_out_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/MemoryController.scala:40:24, :72:22]
    .io_in_bits_addr        (_cmdArb_io_out_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_in_bits_data        (_cmdArb_io_out_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_in_bits_cs          (_cmdArb_io_out_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_in_bits_ras         (_cmdArb_io_out_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_in_bits_cas         (_cmdArb_io_out_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_in_bits_we          (_cmdArb_io_out_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_in_bits_request_id  (_cmdArb_io_out_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:72:22]
    .io_out_fire            (casez_tmp & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/MemoryController.scala:106:20]
    .io_out_bits_addr       (io_phyResp_bits_addr),
    .io_out_bits_data       (io_phyResp_bits_data),
    .io_out_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:119:25]
  assign io_phyResp_ready = casez_tmp;	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :106:20]
  assign io_rankState_0 =
    _io_rankState_0_T_11 < _OpenPageBankScheduler_7_io_stateOut
      ? _OpenPageBankScheduler_7_io_stateOut
      : _io_rankState_0_T_11;	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :54:15, :129:55]
  assign io_rankState_1 =
    _io_rankState_1_T_11 < _OpenPageBankScheduler_15_io_stateOut
      ? _OpenPageBankScheduler_15_io_stateOut
      : _io_rankState_1_T_11;	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :54:15, :129:55]
  assign io_respQueueCount = {2'h0, _respQueue_io_count};	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :33:25, :37:21]
endmodule

module Arbiter8_ControllerResponse(	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_0_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_0_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_0_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_0_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_1_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_1_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_1_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_1_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output        io_in_2_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input         io_in_2_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_2_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_2_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [31:0] io_in_2_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_2_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_2_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_2_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output        io_in_3_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input         io_in_3_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_3_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_3_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [31:0] io_in_3_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_3_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_3_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_3_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output        io_in_4_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input         io_in_4_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_4_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_4_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [31:0] io_in_4_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_4_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_4_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_4_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output        io_in_5_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input         io_in_5_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_5_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_5_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [31:0] io_in_5_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_5_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_5_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_5_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output        io_in_6_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input         io_in_6_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_6_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_6_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [31:0] io_in_6_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_6_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_6_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_6_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output        io_in_7_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input         io_in_7_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_7_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_7_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [31:0] io_in_7_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_7_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_7_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_7_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_out_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_out_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_out_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_out_bits_request_id	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
);

  wire _grant_T = io_in_0_valid | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire _grant_T_1 = _grant_T | io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire _grant_T_2 = _grant_T_1 | io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire _grant_T_3 = _grant_T_2 | io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire _grant_T_4 = _grant_T_3 | io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire _io_out_valid_T = _grant_T_4 | io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  assign io_in_0_ready = io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7]
  assign io_in_1_ready = ~io_in_0_valid & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:78, :133:7, :153:19]
  assign io_in_2_ready = ~_grant_T & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :133:7, :153:19]
  assign io_in_3_ready = ~_grant_T_1 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :133:7, :153:19]
  assign io_in_4_ready = ~_grant_T_2 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :133:7, :153:19]
  assign io_in_5_ready = ~_grant_T_3 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :133:7, :153:19]
  assign io_in_6_ready = ~_grant_T_4 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :133:7, :153:19]
  assign io_in_7_ready = ~_io_out_valid_T & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :133:7, :153:19]
  assign io_out_valid = _io_out_valid_T | io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :133:7, :154:31]
  assign io_out_bits_rd_en =
    io_in_0_valid
      ? io_in_0_bits_rd_en
      : io_in_1_valid
          ? io_in_1_bits_rd_en
          : io_in_2_valid
              ? io_in_2_bits_rd_en
              : io_in_3_valid
                  ? io_in_3_bits_rd_en
                  : io_in_4_valid
                      ? io_in_4_bits_rd_en
                      : io_in_5_valid
                          ? io_in_5_bits_rd_en
                          : io_in_6_valid ? io_in_6_bits_rd_en : io_in_7_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
  assign io_out_bits_wr_en =
    io_in_0_valid
      ? io_in_0_bits_wr_en
      : io_in_1_valid
          ? io_in_1_bits_wr_en
          : io_in_2_valid
              ? io_in_2_bits_wr_en
              : io_in_3_valid
                  ? io_in_3_bits_wr_en
                  : io_in_4_valid
                      ? io_in_4_bits_wr_en
                      : io_in_5_valid
                          ? io_in_5_bits_wr_en
                          : io_in_6_valid ? io_in_6_bits_wr_en : io_in_7_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
  assign io_out_bits_addr =
    io_in_0_valid
      ? io_in_0_bits_addr
      : io_in_1_valid
          ? io_in_1_bits_addr
          : io_in_2_valid
              ? io_in_2_bits_addr
              : io_in_3_valid
                  ? io_in_3_bits_addr
                  : io_in_4_valid
                      ? io_in_4_bits_addr
                      : io_in_5_valid
                          ? io_in_5_bits_addr
                          : io_in_6_valid ? io_in_6_bits_addr : io_in_7_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
  assign io_out_bits_wdata =
    io_in_0_valid
      ? io_in_0_bits_wdata
      : io_in_1_valid
          ? io_in_1_bits_wdata
          : io_in_2_valid
              ? io_in_2_bits_wdata
              : io_in_3_valid
                  ? io_in_3_bits_wdata
                  : io_in_4_valid
                      ? io_in_4_bits_wdata
                      : io_in_5_valid
                          ? io_in_5_bits_wdata
                          : io_in_6_valid ? io_in_6_bits_wdata : io_in_7_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
  assign io_out_bits_data =
    io_in_0_valid
      ? io_in_0_bits_data
      : io_in_1_valid
          ? io_in_1_bits_data
          : io_in_2_valid
              ? io_in_2_bits_data
              : io_in_3_valid
                  ? io_in_3_bits_data
                  : io_in_4_valid
                      ? io_in_4_bits_data
                      : io_in_5_valid
                          ? io_in_5_bits_data
                          : io_in_6_valid ? io_in_6_bits_data : io_in_7_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
  assign io_out_bits_request_id =
    io_in_0_valid
      ? io_in_0_bits_request_id
      : io_in_1_valid
          ? io_in_1_bits_request_id
          : io_in_2_valid
              ? io_in_2_bits_request_id
              : io_in_3_valid
                  ? io_in_3_bits_request_id
                  : io_in_4_valid
                      ? io_in_4_bits_request_id
                      : io_in_5_valid
                          ? io_in_5_bits_request_id
                          : io_in_6_valid
                              ? io_in_6_bits_request_id
                              : io_in_7_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
endmodule

module SystemQueuePerformanceStatistics(	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:7]
               reset,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:63:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:63:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:63:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:63:14]
               io_in_bits_wdata,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:63:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:63:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:63:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:63:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:63:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:63:14]
               io_out_bits_wdata,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:63:14]
               io_out_bits_data,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:63:14]
               io_out_bits_request_id	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:63:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:71:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:71:29]
    else	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:71:29, :72:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:7]
    initial begin	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:7]
        end	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:7, :71:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SystemQueuePerformanceStatisticsInput perfIn (	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:75:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .wdata       (io_in_bits_wdata),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:71:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:75:23]
  SystemQueuePerformanceStatisticsOutput perfOut (	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:76:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .wdata       (io_out_bits_wdata),
    .data        (io_out_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:71:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:76:23]
endmodule

module MultiChannelSystem(	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7]
  input         clock,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7]
                reset,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7]
  output        io_in_ready,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
  input         io_in_valid,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_in_bits_rd_en,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_in_bits_wr_en,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
  input  [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_in_bits_wdata,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
  input         io_out_ready,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
  output        io_out_valid,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_out_bits_rd_en,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_out_bits_wr_en,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_out_bits_wdata,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_out_bits_data,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_out_bits_request_id,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
  output [2:0]  io_rankState_0,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_rankState_1,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
  output [3:0]  io_reqQueueCount,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_respQueueCount,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
  output [2:0]  io_fsmReqQueueCounts_0,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_fsmReqQueueCounts_1,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_fsmReqQueueCounts_2,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_fsmReqQueueCounts_3,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_fsmReqQueueCounts_4,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_fsmReqQueueCounts_5,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_fsmReqQueueCounts_6,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_fsmReqQueueCounts_7,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_fsmReqQueueCounts_8,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_fsmReqQueueCounts_9,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_fsmReqQueueCounts_10,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_fsmReqQueueCounts_11,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_fsmReqQueueCounts_12,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_fsmReqQueueCounts_13,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_fsmReqQueueCounts_14,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
                io_fsmReqQueueCounts_15,	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
  output [1:0]  io_activeRanks	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:15:14]
);

  reg         casez_tmp;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:73:43, :74:19]
  wire        _respArb_io_in_0_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  wire        _respArb_io_in_1_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  wire        _respArb_io_in_2_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  wire        _respArb_io_in_3_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  wire        _respArb_io_in_4_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  wire        _respArb_io_in_5_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  wire        _respArb_io_in_6_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  wire        _respArb_io_in_7_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  wire        _respArb_io_out_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  wire        _respArb_io_out_bits_rd_en;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  wire        _respArb_io_out_bits_wr_en;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  wire [31:0] _respArb_io_out_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  wire [31:0] _respArb_io_out_bits_wdata;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  wire [31:0] _respArb_io_out_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  wire [31:0] _respArb_io_out_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  wire        _controllers_7_io_in_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_7_io_out_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_7_io_out_bits_rd_en;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_7_io_out_bits_wr_en;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_7_io_out_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_7_io_out_bits_wdata;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_7_io_out_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_7_io_out_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_7_io_memCmd_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_7_io_memCmd_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_7_io_memCmd_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_7_io_memCmd_bits_cs;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_7_io_memCmd_bits_ras;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_7_io_memCmd_bits_cas;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_7_io_memCmd_bits_we;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_7_io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_7_io_phyResp_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_6_io_in_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_6_io_out_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_6_io_out_bits_rd_en;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_6_io_out_bits_wr_en;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_6_io_out_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_6_io_out_bits_wdata;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_6_io_out_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_6_io_out_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_6_io_memCmd_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_6_io_memCmd_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_6_io_memCmd_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_6_io_memCmd_bits_cs;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_6_io_memCmd_bits_ras;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_6_io_memCmd_bits_cas;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_6_io_memCmd_bits_we;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_6_io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_6_io_phyResp_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_5_io_in_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_5_io_out_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_5_io_out_bits_rd_en;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_5_io_out_bits_wr_en;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_5_io_out_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_5_io_out_bits_wdata;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_5_io_out_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_5_io_out_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_5_io_memCmd_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_5_io_memCmd_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_5_io_memCmd_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_5_io_memCmd_bits_cs;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_5_io_memCmd_bits_ras;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_5_io_memCmd_bits_cas;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_5_io_memCmd_bits_we;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_5_io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_5_io_phyResp_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_4_io_in_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_4_io_out_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_4_io_out_bits_rd_en;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_4_io_out_bits_wr_en;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_4_io_out_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_4_io_out_bits_wdata;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_4_io_out_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_4_io_out_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_4_io_memCmd_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_4_io_memCmd_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_4_io_memCmd_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_4_io_memCmd_bits_cs;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_4_io_memCmd_bits_ras;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_4_io_memCmd_bits_cas;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_4_io_memCmd_bits_we;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_4_io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_4_io_phyResp_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_3_io_in_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_3_io_out_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_3_io_out_bits_rd_en;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_3_io_out_bits_wr_en;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_3_io_out_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_3_io_out_bits_wdata;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_3_io_out_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_3_io_out_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_3_io_memCmd_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_3_io_memCmd_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_3_io_memCmd_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_3_io_memCmd_bits_cs;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_3_io_memCmd_bits_ras;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_3_io_memCmd_bits_cas;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_3_io_memCmd_bits_we;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_3_io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_3_io_phyResp_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_2_io_in_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_2_io_out_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_2_io_out_bits_rd_en;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_2_io_out_bits_wr_en;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_2_io_out_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_2_io_out_bits_wdata;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_2_io_out_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_2_io_out_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_2_io_memCmd_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_2_io_memCmd_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_2_io_memCmd_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_2_io_memCmd_bits_cs;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_2_io_memCmd_bits_ras;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_2_io_memCmd_bits_cas;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_2_io_memCmd_bits_we;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_2_io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_2_io_phyResp_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_1_io_in_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_1_io_out_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_1_io_out_bits_rd_en;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_1_io_out_bits_wr_en;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_1_io_out_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_1_io_out_bits_wdata;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_1_io_out_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_1_io_out_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_1_io_memCmd_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_1_io_memCmd_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_1_io_memCmd_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_1_io_memCmd_bits_cs;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_1_io_memCmd_bits_ras;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_1_io_memCmd_bits_cas;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_1_io_memCmd_bits_we;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_1_io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_1_io_phyResp_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_0_io_in_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_0_io_out_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_0_io_out_bits_rd_en;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_0_io_out_bits_wr_en;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_0_io_out_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_0_io_out_bits_wdata;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_0_io_out_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_0_io_out_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_0_io_memCmd_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_0_io_memCmd_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_0_io_memCmd_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_0_io_memCmd_bits_cs;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_0_io_memCmd_bits_ras;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_0_io_memCmd_bits_cas;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_0_io_memCmd_bits_we;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [31:0] _controllers_0_io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _controllers_0_io_phyResp_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [2:0]  _controllers_0_io_rankState_0;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [2:0]  _controllers_0_io_rankState_1;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [1:0]  _controllers_0_io_reqQueueCount;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [1:0]  _controllers_0_io_fsmReqQueueCounts_0;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [1:0]  _controllers_0_io_fsmReqQueueCounts_1;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [1:0]  _controllers_0_io_fsmReqQueueCounts_2;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [1:0]  _controllers_0_io_fsmReqQueueCounts_3;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [1:0]  _controllers_0_io_fsmReqQueueCounts_4;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [1:0]  _controllers_0_io_fsmReqQueueCounts_5;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [1:0]  _controllers_0_io_fsmReqQueueCounts_6;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [1:0]  _controllers_0_io_fsmReqQueueCounts_7;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [1:0]  _controllers_0_io_fsmReqQueueCounts_8;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [1:0]  _controllers_0_io_fsmReqQueueCounts_9;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [1:0]  _controllers_0_io_fsmReqQueueCounts_10;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [1:0]  _controllers_0_io_fsmReqQueueCounts_11;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [1:0]  _controllers_0_io_fsmReqQueueCounts_12;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [1:0]  _controllers_0_io_fsmReqQueueCounts_13;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [1:0]  _controllers_0_io_fsmReqQueueCounts_14;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire [1:0]  _controllers_0_io_fsmReqQueueCounts_15;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  wire        _channels_7_io_memCmd_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire        _channels_7_io_phyResp_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_7_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire        _channels_6_io_memCmd_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire        _channels_6_io_phyResp_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_6_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire        _channels_5_io_memCmd_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire        _channels_5_io_phyResp_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_5_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire        _channels_4_io_memCmd_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire        _channels_4_io_phyResp_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_4_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire        _channels_3_io_memCmd_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire        _channels_3_io_phyResp_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_3_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire        _channels_2_io_memCmd_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire        _channels_2_io_phyResp_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_2_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire        _channels_1_io_memCmd_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire        _channels_1_io_phyResp_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire        _channels_0_io_memCmd_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire        _channels_0_io_phyResp_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [31:0] _channels_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  wire [2:0]  _decoder_io_channelIndex;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:18:23]
  reg  [31:0] requestId;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:22:26]
  wire        inputFire = io_in_valid & casez_tmp;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:23:31, :73:43, :74:19]
  wire        _inFireCh_T_1 = _decoder_io_channelIndex == 3'h0;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:18:23, :58:56]
  wire        _inFireCh_T_3 = _decoder_io_channelIndex == 3'h1;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:18:23, :58:56]
  wire        _inFireCh_T_5 = _decoder_io_channelIndex == 3'h2;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:18:23, :58:56]
  wire        _inFireCh_T_7 = _decoder_io_channelIndex == 3'h3;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:18:23, :58:56]
  wire        _inFireCh_T_9 = _decoder_io_channelIndex == 3'h4;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:18:23, :58:56]
  wire        _inFireCh_T_11 = _decoder_io_channelIndex == 3'h5;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:18:23, :58:56]
  wire        _inFireCh_T_13 = _decoder_io_channelIndex == 3'h6;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:18:23, :58:56]
  always_comb begin	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:58:56, :73:43, :74:19]
    casez (_decoder_io_channelIndex)	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:18:23, :58:56, :73:43, :74:19]
      3'b000:
        casez_tmp = _inFireCh_T_1 & _controllers_0_io_in_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20, :58:56, :69:15, :73:43, :74:19]
      3'b001:
        casez_tmp = _controllers_1_io_in_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20, :58:56, :73:43, :74:19]
      3'b010:
        casez_tmp = _controllers_2_io_in_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20, :58:56, :73:43, :74:19]
      3'b011:
        casez_tmp = _controllers_3_io_in_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20, :58:56, :73:43, :74:19]
      3'b100:
        casez_tmp = _controllers_4_io_in_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20, :58:56, :73:43, :74:19]
      3'b101:
        casez_tmp = _controllers_5_io_in_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20, :58:56, :73:43, :74:19]
      3'b110:
        casez_tmp = _controllers_6_io_in_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20, :58:56, :73:43, :74:19]
      default:
        casez_tmp = _controllers_7_io_in_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20, :58:56, :73:43, :74:19]
    endcase	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:18:23, :58:56, :73:43, :74:19]
  end // always_comb
  wire        outFire = _respArb_io_out_valid & io_out_ready;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23, :90:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7]
    if (reset)	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7]
      requestId <= 32'h0;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:22:26]
    else if (inputFire)	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:23:31]
      requestId <= requestId + 32'h1;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:22:26, :24:44]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7]
    initial begin	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7]
        requestId = _RANDOM[/*Zero width*/ 1'b0];	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :22:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder decoder (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:18:23]
    .io_addr         (io_in_bits_addr),
    .io_channelIndex (_decoder_io_channelIndex),
    .io_bankIndex    (/* unused */),
    .io_rankIndex    (/* unused */)
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:18:23]
  Channel channels_0 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_channels_0_io_memCmd_ready),
    .io_memCmd_valid            (_controllers_0_io_memCmd_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_addr        (_controllers_0_io_memCmd_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_data        (_controllers_0_io_memCmd_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_cs          (_controllers_0_io_memCmd_bits_cs),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_ras         (_controllers_0_io_memCmd_bits_ras),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_cas         (_controllers_0_io_memCmd_bits_cas),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_we          (_controllers_0_io_memCmd_bits_we),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_request_id  (_controllers_0_io_memCmd_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_phyResp_ready           (_controllers_0_io_phyResp_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_phyResp_valid           (_channels_0_io_phyResp_valid),
    .io_phyResp_bits_addr       (_channels_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_channels_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_channels_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  Channel channels_1 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_channels_1_io_memCmd_ready),
    .io_memCmd_valid            (_controllers_1_io_memCmd_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_addr        (_controllers_1_io_memCmd_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_data        (_controllers_1_io_memCmd_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_cs          (_controllers_1_io_memCmd_bits_cs),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_ras         (_controllers_1_io_memCmd_bits_ras),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_cas         (_controllers_1_io_memCmd_bits_cas),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_we          (_controllers_1_io_memCmd_bits_we),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_request_id  (_controllers_1_io_memCmd_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_phyResp_ready           (_controllers_1_io_phyResp_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_phyResp_valid           (_channels_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_channels_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_channels_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_channels_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  Channel channels_2 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_channels_2_io_memCmd_ready),
    .io_memCmd_valid            (_controllers_2_io_memCmd_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_addr        (_controllers_2_io_memCmd_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_data        (_controllers_2_io_memCmd_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_cs          (_controllers_2_io_memCmd_bits_cs),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_ras         (_controllers_2_io_memCmd_bits_ras),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_cas         (_controllers_2_io_memCmd_bits_cas),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_we          (_controllers_2_io_memCmd_bits_we),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_request_id  (_controllers_2_io_memCmd_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_phyResp_ready           (_controllers_2_io_phyResp_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_phyResp_valid           (_channels_2_io_phyResp_valid),
    .io_phyResp_bits_addr       (_channels_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_channels_2_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_channels_2_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  Channel channels_3 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_channels_3_io_memCmd_ready),
    .io_memCmd_valid            (_controllers_3_io_memCmd_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_addr        (_controllers_3_io_memCmd_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_data        (_controllers_3_io_memCmd_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_cs          (_controllers_3_io_memCmd_bits_cs),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_ras         (_controllers_3_io_memCmd_bits_ras),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_cas         (_controllers_3_io_memCmd_bits_cas),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_we          (_controllers_3_io_memCmd_bits_we),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_request_id  (_controllers_3_io_memCmd_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_phyResp_ready           (_controllers_3_io_phyResp_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_phyResp_valid           (_channels_3_io_phyResp_valid),
    .io_phyResp_bits_addr       (_channels_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_channels_3_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_channels_3_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  Channel channels_4 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_channels_4_io_memCmd_ready),
    .io_memCmd_valid            (_controllers_4_io_memCmd_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_addr        (_controllers_4_io_memCmd_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_data        (_controllers_4_io_memCmd_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_cs          (_controllers_4_io_memCmd_bits_cs),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_ras         (_controllers_4_io_memCmd_bits_ras),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_cas         (_controllers_4_io_memCmd_bits_cas),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_we          (_controllers_4_io_memCmd_bits_we),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_request_id  (_controllers_4_io_memCmd_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_phyResp_ready           (_controllers_4_io_phyResp_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_phyResp_valid           (_channels_4_io_phyResp_valid),
    .io_phyResp_bits_addr       (_channels_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_channels_4_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_channels_4_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  Channel channels_5 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_channels_5_io_memCmd_ready),
    .io_memCmd_valid            (_controllers_5_io_memCmd_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_addr        (_controllers_5_io_memCmd_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_data        (_controllers_5_io_memCmd_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_cs          (_controllers_5_io_memCmd_bits_cs),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_ras         (_controllers_5_io_memCmd_bits_ras),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_cas         (_controllers_5_io_memCmd_bits_cas),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_we          (_controllers_5_io_memCmd_bits_we),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_request_id  (_controllers_5_io_memCmd_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_phyResp_ready           (_controllers_5_io_phyResp_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_phyResp_valid           (_channels_5_io_phyResp_valid),
    .io_phyResp_bits_addr       (_channels_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_channels_5_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_channels_5_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  Channel channels_6 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_channels_6_io_memCmd_ready),
    .io_memCmd_valid            (_controllers_6_io_memCmd_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_addr        (_controllers_6_io_memCmd_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_data        (_controllers_6_io_memCmd_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_cs          (_controllers_6_io_memCmd_bits_cs),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_ras         (_controllers_6_io_memCmd_bits_ras),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_cas         (_controllers_6_io_memCmd_bits_cas),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_we          (_controllers_6_io_memCmd_bits_we),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_request_id  (_controllers_6_io_memCmd_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_phyResp_ready           (_controllers_6_io_phyResp_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_phyResp_valid           (_channels_6_io_phyResp_valid),
    .io_phyResp_bits_addr       (_channels_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_channels_6_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_channels_6_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  Channel channels_7 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_channels_7_io_memCmd_ready),
    .io_memCmd_valid            (_controllers_7_io_memCmd_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_addr        (_controllers_7_io_memCmd_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_data        (_controllers_7_io_memCmd_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_cs          (_controllers_7_io_memCmd_bits_cs),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_ras         (_controllers_7_io_memCmd_bits_ras),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_cas         (_controllers_7_io_memCmd_bits_cas),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_we          (_controllers_7_io_memCmd_bits_we),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_memCmd_bits_request_id  (_controllers_7_io_memCmd_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_phyResp_ready           (_controllers_7_io_phyResp_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_phyResp_valid           (_channels_7_io_phyResp_valid),
    .io_phyResp_bits_addr       (_channels_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_channels_7_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_channels_7_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
  MultiRankMemoryController controllers_0 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_controllers_0_io_in_ready),
    .io_in_valid                (io_in_valid & _inFireCh_T_1),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:58:{28,56}]
    .io_in_bits_rd_en           (io_in_bits_rd_en),
    .io_in_bits_wr_en           (io_in_bits_wr_en),
    .io_in_bits_addr            (io_in_bits_addr),
    .io_in_bits_wdata           (io_in_bits_wdata),
    .io_in_bits_request_id      (requestId),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:22:26]
    .io_out_ready               (_respArb_io_in_0_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_valid               (_controllers_0_io_out_valid),
    .io_out_bits_rd_en          (_controllers_0_io_out_bits_rd_en),
    .io_out_bits_wr_en          (_controllers_0_io_out_bits_wr_en),
    .io_out_bits_addr           (_controllers_0_io_out_bits_addr),
    .io_out_bits_wdata          (_controllers_0_io_out_bits_wdata),
    .io_out_bits_data           (_controllers_0_io_out_bits_data),
    .io_out_bits_request_id     (_controllers_0_io_out_bits_request_id),
    .io_memCmd_ready            (_channels_0_io_memCmd_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_memCmd_valid            (_controllers_0_io_memCmd_valid),
    .io_memCmd_bits_addr        (_controllers_0_io_memCmd_bits_addr),
    .io_memCmd_bits_data        (_controllers_0_io_memCmd_bits_data),
    .io_memCmd_bits_cs          (_controllers_0_io_memCmd_bits_cs),
    .io_memCmd_bits_ras         (_controllers_0_io_memCmd_bits_ras),
    .io_memCmd_bits_cas         (_controllers_0_io_memCmd_bits_cas),
    .io_memCmd_bits_we          (_controllers_0_io_memCmd_bits_we),
    .io_memCmd_bits_request_id  (_controllers_0_io_memCmd_bits_request_id),
    .io_phyResp_ready           (_controllers_0_io_phyResp_ready),
    .io_phyResp_valid           (_channels_0_io_phyResp_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_addr       (_channels_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_data       (_channels_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_request_id (_channels_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_rankState_0             (_controllers_0_io_rankState_0),
    .io_rankState_1             (_controllers_0_io_rankState_1),
    .io_reqQueueCount           (_controllers_0_io_reqQueueCount),
    .io_respQueueCount          (io_respQueueCount),
    .io_fsmReqQueueCounts_0     (_controllers_0_io_fsmReqQueueCounts_0),
    .io_fsmReqQueueCounts_1     (_controllers_0_io_fsmReqQueueCounts_1),
    .io_fsmReqQueueCounts_2     (_controllers_0_io_fsmReqQueueCounts_2),
    .io_fsmReqQueueCounts_3     (_controllers_0_io_fsmReqQueueCounts_3),
    .io_fsmReqQueueCounts_4     (_controllers_0_io_fsmReqQueueCounts_4),
    .io_fsmReqQueueCounts_5     (_controllers_0_io_fsmReqQueueCounts_5),
    .io_fsmReqQueueCounts_6     (_controllers_0_io_fsmReqQueueCounts_6),
    .io_fsmReqQueueCounts_7     (_controllers_0_io_fsmReqQueueCounts_7),
    .io_fsmReqQueueCounts_8     (_controllers_0_io_fsmReqQueueCounts_8),
    .io_fsmReqQueueCounts_9     (_controllers_0_io_fsmReqQueueCounts_9),
    .io_fsmReqQueueCounts_10    (_controllers_0_io_fsmReqQueueCounts_10),
    .io_fsmReqQueueCounts_11    (_controllers_0_io_fsmReqQueueCounts_11),
    .io_fsmReqQueueCounts_12    (_controllers_0_io_fsmReqQueueCounts_12),
    .io_fsmReqQueueCounts_13    (_controllers_0_io_fsmReqQueueCounts_13),
    .io_fsmReqQueueCounts_14    (_controllers_0_io_fsmReqQueueCounts_14),
    .io_fsmReqQueueCounts_15    (_controllers_0_io_fsmReqQueueCounts_15)
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  MultiRankMemoryController controllers_1 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_controllers_1_io_in_ready),
    .io_in_valid                (io_in_valid & _inFireCh_T_3),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:58:{28,56}]
    .io_in_bits_rd_en           (io_in_bits_rd_en),
    .io_in_bits_wr_en           (io_in_bits_wr_en),
    .io_in_bits_addr            (io_in_bits_addr),
    .io_in_bits_wdata           (io_in_bits_wdata),
    .io_in_bits_request_id      (requestId),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:22:26]
    .io_out_ready               (_respArb_io_in_1_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_valid               (_controllers_1_io_out_valid),
    .io_out_bits_rd_en          (_controllers_1_io_out_bits_rd_en),
    .io_out_bits_wr_en          (_controllers_1_io_out_bits_wr_en),
    .io_out_bits_addr           (_controllers_1_io_out_bits_addr),
    .io_out_bits_wdata          (_controllers_1_io_out_bits_wdata),
    .io_out_bits_data           (_controllers_1_io_out_bits_data),
    .io_out_bits_request_id     (_controllers_1_io_out_bits_request_id),
    .io_memCmd_ready            (_channels_1_io_memCmd_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_memCmd_valid            (_controllers_1_io_memCmd_valid),
    .io_memCmd_bits_addr        (_controllers_1_io_memCmd_bits_addr),
    .io_memCmd_bits_data        (_controllers_1_io_memCmd_bits_data),
    .io_memCmd_bits_cs          (_controllers_1_io_memCmd_bits_cs),
    .io_memCmd_bits_ras         (_controllers_1_io_memCmd_bits_ras),
    .io_memCmd_bits_cas         (_controllers_1_io_memCmd_bits_cas),
    .io_memCmd_bits_we          (_controllers_1_io_memCmd_bits_we),
    .io_memCmd_bits_request_id  (_controllers_1_io_memCmd_bits_request_id),
    .io_phyResp_ready           (_controllers_1_io_phyResp_ready),
    .io_phyResp_valid           (_channels_1_io_phyResp_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_addr       (_channels_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_data       (_channels_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_request_id (_channels_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_rankState_0             (/* unused */),
    .io_rankState_1             (/* unused */),
    .io_reqQueueCount           (/* unused */),
    .io_respQueueCount          (/* unused */),
    .io_fsmReqQueueCounts_0     (/* unused */),
    .io_fsmReqQueueCounts_1     (/* unused */),
    .io_fsmReqQueueCounts_2     (/* unused */),
    .io_fsmReqQueueCounts_3     (/* unused */),
    .io_fsmReqQueueCounts_4     (/* unused */),
    .io_fsmReqQueueCounts_5     (/* unused */),
    .io_fsmReqQueueCounts_6     (/* unused */),
    .io_fsmReqQueueCounts_7     (/* unused */),
    .io_fsmReqQueueCounts_8     (/* unused */),
    .io_fsmReqQueueCounts_9     (/* unused */),
    .io_fsmReqQueueCounts_10    (/* unused */),
    .io_fsmReqQueueCounts_11    (/* unused */),
    .io_fsmReqQueueCounts_12    (/* unused */),
    .io_fsmReqQueueCounts_13    (/* unused */),
    .io_fsmReqQueueCounts_14    (/* unused */),
    .io_fsmReqQueueCounts_15    (/* unused */)
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  MultiRankMemoryController controllers_2 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_controllers_2_io_in_ready),
    .io_in_valid                (io_in_valid & _inFireCh_T_5),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:58:{28,56}]
    .io_in_bits_rd_en           (io_in_bits_rd_en),
    .io_in_bits_wr_en           (io_in_bits_wr_en),
    .io_in_bits_addr            (io_in_bits_addr),
    .io_in_bits_wdata           (io_in_bits_wdata),
    .io_in_bits_request_id      (requestId),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:22:26]
    .io_out_ready               (_respArb_io_in_2_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_valid               (_controllers_2_io_out_valid),
    .io_out_bits_rd_en          (_controllers_2_io_out_bits_rd_en),
    .io_out_bits_wr_en          (_controllers_2_io_out_bits_wr_en),
    .io_out_bits_addr           (_controllers_2_io_out_bits_addr),
    .io_out_bits_wdata          (_controllers_2_io_out_bits_wdata),
    .io_out_bits_data           (_controllers_2_io_out_bits_data),
    .io_out_bits_request_id     (_controllers_2_io_out_bits_request_id),
    .io_memCmd_ready            (_channels_2_io_memCmd_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_memCmd_valid            (_controllers_2_io_memCmd_valid),
    .io_memCmd_bits_addr        (_controllers_2_io_memCmd_bits_addr),
    .io_memCmd_bits_data        (_controllers_2_io_memCmd_bits_data),
    .io_memCmd_bits_cs          (_controllers_2_io_memCmd_bits_cs),
    .io_memCmd_bits_ras         (_controllers_2_io_memCmd_bits_ras),
    .io_memCmd_bits_cas         (_controllers_2_io_memCmd_bits_cas),
    .io_memCmd_bits_we          (_controllers_2_io_memCmd_bits_we),
    .io_memCmd_bits_request_id  (_controllers_2_io_memCmd_bits_request_id),
    .io_phyResp_ready           (_controllers_2_io_phyResp_ready),
    .io_phyResp_valid           (_channels_2_io_phyResp_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_addr       (_channels_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_data       (_channels_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_request_id (_channels_2_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_rankState_0             (/* unused */),
    .io_rankState_1             (/* unused */),
    .io_reqQueueCount           (/* unused */),
    .io_respQueueCount          (/* unused */),
    .io_fsmReqQueueCounts_0     (/* unused */),
    .io_fsmReqQueueCounts_1     (/* unused */),
    .io_fsmReqQueueCounts_2     (/* unused */),
    .io_fsmReqQueueCounts_3     (/* unused */),
    .io_fsmReqQueueCounts_4     (/* unused */),
    .io_fsmReqQueueCounts_5     (/* unused */),
    .io_fsmReqQueueCounts_6     (/* unused */),
    .io_fsmReqQueueCounts_7     (/* unused */),
    .io_fsmReqQueueCounts_8     (/* unused */),
    .io_fsmReqQueueCounts_9     (/* unused */),
    .io_fsmReqQueueCounts_10    (/* unused */),
    .io_fsmReqQueueCounts_11    (/* unused */),
    .io_fsmReqQueueCounts_12    (/* unused */),
    .io_fsmReqQueueCounts_13    (/* unused */),
    .io_fsmReqQueueCounts_14    (/* unused */),
    .io_fsmReqQueueCounts_15    (/* unused */)
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  MultiRankMemoryController controllers_3 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_controllers_3_io_in_ready),
    .io_in_valid                (io_in_valid & _inFireCh_T_7),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:58:{28,56}]
    .io_in_bits_rd_en           (io_in_bits_rd_en),
    .io_in_bits_wr_en           (io_in_bits_wr_en),
    .io_in_bits_addr            (io_in_bits_addr),
    .io_in_bits_wdata           (io_in_bits_wdata),
    .io_in_bits_request_id      (requestId),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:22:26]
    .io_out_ready               (_respArb_io_in_3_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_valid               (_controllers_3_io_out_valid),
    .io_out_bits_rd_en          (_controllers_3_io_out_bits_rd_en),
    .io_out_bits_wr_en          (_controllers_3_io_out_bits_wr_en),
    .io_out_bits_addr           (_controllers_3_io_out_bits_addr),
    .io_out_bits_wdata          (_controllers_3_io_out_bits_wdata),
    .io_out_bits_data           (_controllers_3_io_out_bits_data),
    .io_out_bits_request_id     (_controllers_3_io_out_bits_request_id),
    .io_memCmd_ready            (_channels_3_io_memCmd_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_memCmd_valid            (_controllers_3_io_memCmd_valid),
    .io_memCmd_bits_addr        (_controllers_3_io_memCmd_bits_addr),
    .io_memCmd_bits_data        (_controllers_3_io_memCmd_bits_data),
    .io_memCmd_bits_cs          (_controllers_3_io_memCmd_bits_cs),
    .io_memCmd_bits_ras         (_controllers_3_io_memCmd_bits_ras),
    .io_memCmd_bits_cas         (_controllers_3_io_memCmd_bits_cas),
    .io_memCmd_bits_we          (_controllers_3_io_memCmd_bits_we),
    .io_memCmd_bits_request_id  (_controllers_3_io_memCmd_bits_request_id),
    .io_phyResp_ready           (_controllers_3_io_phyResp_ready),
    .io_phyResp_valid           (_channels_3_io_phyResp_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_addr       (_channels_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_data       (_channels_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_request_id (_channels_3_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_rankState_0             (/* unused */),
    .io_rankState_1             (/* unused */),
    .io_reqQueueCount           (/* unused */),
    .io_respQueueCount          (/* unused */),
    .io_fsmReqQueueCounts_0     (/* unused */),
    .io_fsmReqQueueCounts_1     (/* unused */),
    .io_fsmReqQueueCounts_2     (/* unused */),
    .io_fsmReqQueueCounts_3     (/* unused */),
    .io_fsmReqQueueCounts_4     (/* unused */),
    .io_fsmReqQueueCounts_5     (/* unused */),
    .io_fsmReqQueueCounts_6     (/* unused */),
    .io_fsmReqQueueCounts_7     (/* unused */),
    .io_fsmReqQueueCounts_8     (/* unused */),
    .io_fsmReqQueueCounts_9     (/* unused */),
    .io_fsmReqQueueCounts_10    (/* unused */),
    .io_fsmReqQueueCounts_11    (/* unused */),
    .io_fsmReqQueueCounts_12    (/* unused */),
    .io_fsmReqQueueCounts_13    (/* unused */),
    .io_fsmReqQueueCounts_14    (/* unused */),
    .io_fsmReqQueueCounts_15    (/* unused */)
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  MultiRankMemoryController controllers_4 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_controllers_4_io_in_ready),
    .io_in_valid                (io_in_valid & _inFireCh_T_9),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:58:{28,56}]
    .io_in_bits_rd_en           (io_in_bits_rd_en),
    .io_in_bits_wr_en           (io_in_bits_wr_en),
    .io_in_bits_addr            (io_in_bits_addr),
    .io_in_bits_wdata           (io_in_bits_wdata),
    .io_in_bits_request_id      (requestId),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:22:26]
    .io_out_ready               (_respArb_io_in_4_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_valid               (_controllers_4_io_out_valid),
    .io_out_bits_rd_en          (_controllers_4_io_out_bits_rd_en),
    .io_out_bits_wr_en          (_controllers_4_io_out_bits_wr_en),
    .io_out_bits_addr           (_controllers_4_io_out_bits_addr),
    .io_out_bits_wdata          (_controllers_4_io_out_bits_wdata),
    .io_out_bits_data           (_controllers_4_io_out_bits_data),
    .io_out_bits_request_id     (_controllers_4_io_out_bits_request_id),
    .io_memCmd_ready            (_channels_4_io_memCmd_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_memCmd_valid            (_controllers_4_io_memCmd_valid),
    .io_memCmd_bits_addr        (_controllers_4_io_memCmd_bits_addr),
    .io_memCmd_bits_data        (_controllers_4_io_memCmd_bits_data),
    .io_memCmd_bits_cs          (_controllers_4_io_memCmd_bits_cs),
    .io_memCmd_bits_ras         (_controllers_4_io_memCmd_bits_ras),
    .io_memCmd_bits_cas         (_controllers_4_io_memCmd_bits_cas),
    .io_memCmd_bits_we          (_controllers_4_io_memCmd_bits_we),
    .io_memCmd_bits_request_id  (_controllers_4_io_memCmd_bits_request_id),
    .io_phyResp_ready           (_controllers_4_io_phyResp_ready),
    .io_phyResp_valid           (_channels_4_io_phyResp_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_addr       (_channels_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_data       (_channels_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_request_id (_channels_4_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_rankState_0             (/* unused */),
    .io_rankState_1             (/* unused */),
    .io_reqQueueCount           (/* unused */),
    .io_respQueueCount          (/* unused */),
    .io_fsmReqQueueCounts_0     (/* unused */),
    .io_fsmReqQueueCounts_1     (/* unused */),
    .io_fsmReqQueueCounts_2     (/* unused */),
    .io_fsmReqQueueCounts_3     (/* unused */),
    .io_fsmReqQueueCounts_4     (/* unused */),
    .io_fsmReqQueueCounts_5     (/* unused */),
    .io_fsmReqQueueCounts_6     (/* unused */),
    .io_fsmReqQueueCounts_7     (/* unused */),
    .io_fsmReqQueueCounts_8     (/* unused */),
    .io_fsmReqQueueCounts_9     (/* unused */),
    .io_fsmReqQueueCounts_10    (/* unused */),
    .io_fsmReqQueueCounts_11    (/* unused */),
    .io_fsmReqQueueCounts_12    (/* unused */),
    .io_fsmReqQueueCounts_13    (/* unused */),
    .io_fsmReqQueueCounts_14    (/* unused */),
    .io_fsmReqQueueCounts_15    (/* unused */)
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  MultiRankMemoryController controllers_5 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_controllers_5_io_in_ready),
    .io_in_valid                (io_in_valid & _inFireCh_T_11),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:58:{28,56}]
    .io_in_bits_rd_en           (io_in_bits_rd_en),
    .io_in_bits_wr_en           (io_in_bits_wr_en),
    .io_in_bits_addr            (io_in_bits_addr),
    .io_in_bits_wdata           (io_in_bits_wdata),
    .io_in_bits_request_id      (requestId),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:22:26]
    .io_out_ready               (_respArb_io_in_5_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_valid               (_controllers_5_io_out_valid),
    .io_out_bits_rd_en          (_controllers_5_io_out_bits_rd_en),
    .io_out_bits_wr_en          (_controllers_5_io_out_bits_wr_en),
    .io_out_bits_addr           (_controllers_5_io_out_bits_addr),
    .io_out_bits_wdata          (_controllers_5_io_out_bits_wdata),
    .io_out_bits_data           (_controllers_5_io_out_bits_data),
    .io_out_bits_request_id     (_controllers_5_io_out_bits_request_id),
    .io_memCmd_ready            (_channels_5_io_memCmd_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_memCmd_valid            (_controllers_5_io_memCmd_valid),
    .io_memCmd_bits_addr        (_controllers_5_io_memCmd_bits_addr),
    .io_memCmd_bits_data        (_controllers_5_io_memCmd_bits_data),
    .io_memCmd_bits_cs          (_controllers_5_io_memCmd_bits_cs),
    .io_memCmd_bits_ras         (_controllers_5_io_memCmd_bits_ras),
    .io_memCmd_bits_cas         (_controllers_5_io_memCmd_bits_cas),
    .io_memCmd_bits_we          (_controllers_5_io_memCmd_bits_we),
    .io_memCmd_bits_request_id  (_controllers_5_io_memCmd_bits_request_id),
    .io_phyResp_ready           (_controllers_5_io_phyResp_ready),
    .io_phyResp_valid           (_channels_5_io_phyResp_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_addr       (_channels_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_data       (_channels_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_request_id (_channels_5_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_rankState_0             (/* unused */),
    .io_rankState_1             (/* unused */),
    .io_reqQueueCount           (/* unused */),
    .io_respQueueCount          (/* unused */),
    .io_fsmReqQueueCounts_0     (/* unused */),
    .io_fsmReqQueueCounts_1     (/* unused */),
    .io_fsmReqQueueCounts_2     (/* unused */),
    .io_fsmReqQueueCounts_3     (/* unused */),
    .io_fsmReqQueueCounts_4     (/* unused */),
    .io_fsmReqQueueCounts_5     (/* unused */),
    .io_fsmReqQueueCounts_6     (/* unused */),
    .io_fsmReqQueueCounts_7     (/* unused */),
    .io_fsmReqQueueCounts_8     (/* unused */),
    .io_fsmReqQueueCounts_9     (/* unused */),
    .io_fsmReqQueueCounts_10    (/* unused */),
    .io_fsmReqQueueCounts_11    (/* unused */),
    .io_fsmReqQueueCounts_12    (/* unused */),
    .io_fsmReqQueueCounts_13    (/* unused */),
    .io_fsmReqQueueCounts_14    (/* unused */),
    .io_fsmReqQueueCounts_15    (/* unused */)
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  MultiRankMemoryController controllers_6 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_controllers_6_io_in_ready),
    .io_in_valid                (io_in_valid & _inFireCh_T_13),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:58:{28,56}]
    .io_in_bits_rd_en           (io_in_bits_rd_en),
    .io_in_bits_wr_en           (io_in_bits_wr_en),
    .io_in_bits_addr            (io_in_bits_addr),
    .io_in_bits_wdata           (io_in_bits_wdata),
    .io_in_bits_request_id      (requestId),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:22:26]
    .io_out_ready               (_respArb_io_in_6_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_valid               (_controllers_6_io_out_valid),
    .io_out_bits_rd_en          (_controllers_6_io_out_bits_rd_en),
    .io_out_bits_wr_en          (_controllers_6_io_out_bits_wr_en),
    .io_out_bits_addr           (_controllers_6_io_out_bits_addr),
    .io_out_bits_wdata          (_controllers_6_io_out_bits_wdata),
    .io_out_bits_data           (_controllers_6_io_out_bits_data),
    .io_out_bits_request_id     (_controllers_6_io_out_bits_request_id),
    .io_memCmd_ready            (_channels_6_io_memCmd_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_memCmd_valid            (_controllers_6_io_memCmd_valid),
    .io_memCmd_bits_addr        (_controllers_6_io_memCmd_bits_addr),
    .io_memCmd_bits_data        (_controllers_6_io_memCmd_bits_data),
    .io_memCmd_bits_cs          (_controllers_6_io_memCmd_bits_cs),
    .io_memCmd_bits_ras         (_controllers_6_io_memCmd_bits_ras),
    .io_memCmd_bits_cas         (_controllers_6_io_memCmd_bits_cas),
    .io_memCmd_bits_we          (_controllers_6_io_memCmd_bits_we),
    .io_memCmd_bits_request_id  (_controllers_6_io_memCmd_bits_request_id),
    .io_phyResp_ready           (_controllers_6_io_phyResp_ready),
    .io_phyResp_valid           (_channels_6_io_phyResp_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_addr       (_channels_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_data       (_channels_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_request_id (_channels_6_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_rankState_0             (/* unused */),
    .io_rankState_1             (/* unused */),
    .io_reqQueueCount           (/* unused */),
    .io_respQueueCount          (/* unused */),
    .io_fsmReqQueueCounts_0     (/* unused */),
    .io_fsmReqQueueCounts_1     (/* unused */),
    .io_fsmReqQueueCounts_2     (/* unused */),
    .io_fsmReqQueueCounts_3     (/* unused */),
    .io_fsmReqQueueCounts_4     (/* unused */),
    .io_fsmReqQueueCounts_5     (/* unused */),
    .io_fsmReqQueueCounts_6     (/* unused */),
    .io_fsmReqQueueCounts_7     (/* unused */),
    .io_fsmReqQueueCounts_8     (/* unused */),
    .io_fsmReqQueueCounts_9     (/* unused */),
    .io_fsmReqQueueCounts_10    (/* unused */),
    .io_fsmReqQueueCounts_11    (/* unused */),
    .io_fsmReqQueueCounts_12    (/* unused */),
    .io_fsmReqQueueCounts_13    (/* unused */),
    .io_fsmReqQueueCounts_14    (/* unused */),
    .io_fsmReqQueueCounts_15    (/* unused */)
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  MultiRankMemoryController controllers_7 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_controllers_7_io_in_ready),
    .io_in_valid                (io_in_valid & (&_decoder_io_channelIndex)),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:18:23, :58:{28,56}]
    .io_in_bits_rd_en           (io_in_bits_rd_en),
    .io_in_bits_wr_en           (io_in_bits_wr_en),
    .io_in_bits_addr            (io_in_bits_addr),
    .io_in_bits_wdata           (io_in_bits_wdata),
    .io_in_bits_request_id      (requestId),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:22:26]
    .io_out_ready               (_respArb_io_in_7_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_valid               (_controllers_7_io_out_valid),
    .io_out_bits_rd_en          (_controllers_7_io_out_bits_rd_en),
    .io_out_bits_wr_en          (_controllers_7_io_out_bits_wr_en),
    .io_out_bits_addr           (_controllers_7_io_out_bits_addr),
    .io_out_bits_wdata          (_controllers_7_io_out_bits_wdata),
    .io_out_bits_data           (_controllers_7_io_out_bits_data),
    .io_out_bits_request_id     (_controllers_7_io_out_bits_request_id),
    .io_memCmd_ready            (_channels_7_io_memCmd_ready),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_memCmd_valid            (_controllers_7_io_memCmd_valid),
    .io_memCmd_bits_addr        (_controllers_7_io_memCmd_bits_addr),
    .io_memCmd_bits_data        (_controllers_7_io_memCmd_bits_data),
    .io_memCmd_bits_cs          (_controllers_7_io_memCmd_bits_cs),
    .io_memCmd_bits_ras         (_controllers_7_io_memCmd_bits_ras),
    .io_memCmd_bits_cas         (_controllers_7_io_memCmd_bits_cas),
    .io_memCmd_bits_we          (_controllers_7_io_memCmd_bits_we),
    .io_memCmd_bits_request_id  (_controllers_7_io_memCmd_bits_request_id),
    .io_phyResp_ready           (_controllers_7_io_phyResp_ready),
    .io_phyResp_valid           (_channels_7_io_phyResp_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_addr       (_channels_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_data       (_channels_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_phyResp_bits_request_id (_channels_7_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:28:20]
    .io_rankState_0             (/* unused */),
    .io_rankState_1             (/* unused */),
    .io_reqQueueCount           (/* unused */),
    .io_respQueueCount          (/* unused */),
    .io_fsmReqQueueCounts_0     (/* unused */),
    .io_fsmReqQueueCounts_1     (/* unused */),
    .io_fsmReqQueueCounts_2     (/* unused */),
    .io_fsmReqQueueCounts_3     (/* unused */),
    .io_fsmReqQueueCounts_4     (/* unused */),
    .io_fsmReqQueueCounts_5     (/* unused */),
    .io_fsmReqQueueCounts_6     (/* unused */),
    .io_fsmReqQueueCounts_7     (/* unused */),
    .io_fsmReqQueueCounts_8     (/* unused */),
    .io_fsmReqQueueCounts_9     (/* unused */),
    .io_fsmReqQueueCounts_10    (/* unused */),
    .io_fsmReqQueueCounts_11    (/* unused */),
    .io_fsmReqQueueCounts_12    (/* unused */),
    .io_fsmReqQueueCounts_13    (/* unused */),
    .io_fsmReqQueueCounts_14    (/* unused */),
    .io_fsmReqQueueCounts_15    (/* unused */)
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
  Arbiter8_ControllerResponse respArb (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_in_0_ready           (_respArb_io_in_0_ready),
    .io_in_0_valid           (_controllers_0_io_out_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_0_bits_rd_en      (_controllers_0_io_out_bits_rd_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_0_bits_wr_en      (_controllers_0_io_out_bits_wr_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_0_bits_addr       (_controllers_0_io_out_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_0_bits_wdata      (_controllers_0_io_out_bits_wdata),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_0_bits_data       (_controllers_0_io_out_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_0_bits_request_id (_controllers_0_io_out_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_1_ready           (_respArb_io_in_1_ready),
    .io_in_1_valid           (_controllers_1_io_out_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_1_bits_rd_en      (_controllers_1_io_out_bits_rd_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_1_bits_wr_en      (_controllers_1_io_out_bits_wr_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_1_bits_addr       (_controllers_1_io_out_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_1_bits_wdata      (_controllers_1_io_out_bits_wdata),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_1_bits_data       (_controllers_1_io_out_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_1_bits_request_id (_controllers_1_io_out_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_2_ready           (_respArb_io_in_2_ready),
    .io_in_2_valid           (_controllers_2_io_out_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_2_bits_rd_en      (_controllers_2_io_out_bits_rd_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_2_bits_wr_en      (_controllers_2_io_out_bits_wr_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_2_bits_addr       (_controllers_2_io_out_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_2_bits_wdata      (_controllers_2_io_out_bits_wdata),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_2_bits_data       (_controllers_2_io_out_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_2_bits_request_id (_controllers_2_io_out_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_3_ready           (_respArb_io_in_3_ready),
    .io_in_3_valid           (_controllers_3_io_out_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_3_bits_rd_en      (_controllers_3_io_out_bits_rd_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_3_bits_wr_en      (_controllers_3_io_out_bits_wr_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_3_bits_addr       (_controllers_3_io_out_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_3_bits_wdata      (_controllers_3_io_out_bits_wdata),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_3_bits_data       (_controllers_3_io_out_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_3_bits_request_id (_controllers_3_io_out_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_4_ready           (_respArb_io_in_4_ready),
    .io_in_4_valid           (_controllers_4_io_out_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_4_bits_rd_en      (_controllers_4_io_out_bits_rd_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_4_bits_wr_en      (_controllers_4_io_out_bits_wr_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_4_bits_addr       (_controllers_4_io_out_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_4_bits_wdata      (_controllers_4_io_out_bits_wdata),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_4_bits_data       (_controllers_4_io_out_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_4_bits_request_id (_controllers_4_io_out_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_5_ready           (_respArb_io_in_5_ready),
    .io_in_5_valid           (_controllers_5_io_out_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_5_bits_rd_en      (_controllers_5_io_out_bits_rd_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_5_bits_wr_en      (_controllers_5_io_out_bits_wr_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_5_bits_addr       (_controllers_5_io_out_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_5_bits_wdata      (_controllers_5_io_out_bits_wdata),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_5_bits_data       (_controllers_5_io_out_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_5_bits_request_id (_controllers_5_io_out_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_6_ready           (_respArb_io_in_6_ready),
    .io_in_6_valid           (_controllers_6_io_out_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_6_bits_rd_en      (_controllers_6_io_out_bits_rd_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_6_bits_wr_en      (_controllers_6_io_out_bits_wr_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_6_bits_addr       (_controllers_6_io_out_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_6_bits_wdata      (_controllers_6_io_out_bits_wdata),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_6_bits_data       (_controllers_6_io_out_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_6_bits_request_id (_controllers_6_io_out_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_7_ready           (_respArb_io_in_7_ready),
    .io_in_7_valid           (_controllers_7_io_out_valid),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_7_bits_rd_en      (_controllers_7_io_out_bits_rd_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_7_bits_wr_en      (_controllers_7_io_out_bits_wr_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_7_bits_addr       (_controllers_7_io_out_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_7_bits_wdata      (_controllers_7_io_out_bits_wdata),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_7_bits_data       (_controllers_7_io_out_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_in_7_bits_request_id (_controllers_7_io_out_bits_request_id),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:38:20]
    .io_out_ready            (io_out_ready),
    .io_out_valid            (_respArb_io_out_valid),
    .io_out_bits_rd_en       (_respArb_io_out_bits_rd_en),
    .io_out_bits_wr_en       (_respArb_io_out_bits_wr_en),
    .io_out_bits_addr        (_respArb_io_out_bits_addr),
    .io_out_bits_wdata       (_respArb_io_out_bits_wdata),
    .io_out_bits_data        (_respArb_io_out_bits_data),
    .io_out_bits_request_id  (_respArb_io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  SystemQueuePerformanceStatistics perfStats (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:88:29]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_fire             (inputFire & _inFireCh_T_1),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:23:31, :58:56, :89:49]
    .io_in_bits_rd_en       (io_in_bits_rd_en),
    .io_in_bits_wr_en       (io_in_bits_wr_en),
    .io_in_bits_addr        (io_in_bits_addr),
    .io_in_bits_wdata       (io_in_bits_wdata),
    .io_in_bits_request_id  (requestId),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:22:26]
    .io_out_fire            (outFire),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:90:35]
    .io_out_bits_rd_en      (_respArb_io_out_bits_rd_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_wr_en      (_respArb_io_out_bits_wr_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_addr       (_respArb_io_out_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_wdata      (_respArb_io_out_bits_wdata),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_data       (_respArb_io_out_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_request_id (_respArb_io_out_bits_request_id)	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:88:29]
  SystemQueuePerformanceStatistics perfStats_1 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:88:29]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_fire             (inputFire & _inFireCh_T_3),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:23:31, :58:56, :89:49]
    .io_in_bits_rd_en       (io_in_bits_rd_en),
    .io_in_bits_wr_en       (io_in_bits_wr_en),
    .io_in_bits_addr        (io_in_bits_addr),
    .io_in_bits_wdata       (io_in_bits_wdata),
    .io_in_bits_request_id  (requestId),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:22:26]
    .io_out_fire            (outFire),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:90:35]
    .io_out_bits_rd_en      (_respArb_io_out_bits_rd_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_wr_en      (_respArb_io_out_bits_wr_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_addr       (_respArb_io_out_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_wdata      (_respArb_io_out_bits_wdata),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_data       (_respArb_io_out_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_request_id (_respArb_io_out_bits_request_id)	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:88:29]
  SystemQueuePerformanceStatistics perfStats_2 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:88:29]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_fire             (inputFire & _inFireCh_T_5),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:23:31, :58:56, :89:49]
    .io_in_bits_rd_en       (io_in_bits_rd_en),
    .io_in_bits_wr_en       (io_in_bits_wr_en),
    .io_in_bits_addr        (io_in_bits_addr),
    .io_in_bits_wdata       (io_in_bits_wdata),
    .io_in_bits_request_id  (requestId),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:22:26]
    .io_out_fire            (outFire),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:90:35]
    .io_out_bits_rd_en      (_respArb_io_out_bits_rd_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_wr_en      (_respArb_io_out_bits_wr_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_addr       (_respArb_io_out_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_wdata      (_respArb_io_out_bits_wdata),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_data       (_respArb_io_out_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_request_id (_respArb_io_out_bits_request_id)	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:88:29]
  SystemQueuePerformanceStatistics perfStats_3 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:88:29]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_fire             (inputFire & _inFireCh_T_7),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:23:31, :58:56, :89:49]
    .io_in_bits_rd_en       (io_in_bits_rd_en),
    .io_in_bits_wr_en       (io_in_bits_wr_en),
    .io_in_bits_addr        (io_in_bits_addr),
    .io_in_bits_wdata       (io_in_bits_wdata),
    .io_in_bits_request_id  (requestId),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:22:26]
    .io_out_fire            (outFire),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:90:35]
    .io_out_bits_rd_en      (_respArb_io_out_bits_rd_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_wr_en      (_respArb_io_out_bits_wr_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_addr       (_respArb_io_out_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_wdata      (_respArb_io_out_bits_wdata),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_data       (_respArb_io_out_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_request_id (_respArb_io_out_bits_request_id)	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:88:29]
  SystemQueuePerformanceStatistics perfStats_4 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:88:29]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_fire             (inputFire & _inFireCh_T_9),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:23:31, :58:56, :89:49]
    .io_in_bits_rd_en       (io_in_bits_rd_en),
    .io_in_bits_wr_en       (io_in_bits_wr_en),
    .io_in_bits_addr        (io_in_bits_addr),
    .io_in_bits_wdata       (io_in_bits_wdata),
    .io_in_bits_request_id  (requestId),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:22:26]
    .io_out_fire            (outFire),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:90:35]
    .io_out_bits_rd_en      (_respArb_io_out_bits_rd_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_wr_en      (_respArb_io_out_bits_wr_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_addr       (_respArb_io_out_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_wdata      (_respArb_io_out_bits_wdata),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_data       (_respArb_io_out_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_request_id (_respArb_io_out_bits_request_id)	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:88:29]
  SystemQueuePerformanceStatistics perfStats_5 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:88:29]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_fire             (inputFire & _inFireCh_T_11),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:23:31, :58:56, :89:49]
    .io_in_bits_rd_en       (io_in_bits_rd_en),
    .io_in_bits_wr_en       (io_in_bits_wr_en),
    .io_in_bits_addr        (io_in_bits_addr),
    .io_in_bits_wdata       (io_in_bits_wdata),
    .io_in_bits_request_id  (requestId),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:22:26]
    .io_out_fire            (outFire),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:90:35]
    .io_out_bits_rd_en      (_respArb_io_out_bits_rd_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_wr_en      (_respArb_io_out_bits_wr_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_addr       (_respArb_io_out_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_wdata      (_respArb_io_out_bits_wdata),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_data       (_respArb_io_out_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_request_id (_respArb_io_out_bits_request_id)	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:88:29]
  SystemQueuePerformanceStatistics perfStats_6 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:88:29]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_fire             (inputFire & _inFireCh_T_13),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:23:31, :58:56, :89:49]
    .io_in_bits_rd_en       (io_in_bits_rd_en),
    .io_in_bits_wr_en       (io_in_bits_wr_en),
    .io_in_bits_addr        (io_in_bits_addr),
    .io_in_bits_wdata       (io_in_bits_wdata),
    .io_in_bits_request_id  (requestId),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:22:26]
    .io_out_fire            (outFire),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:90:35]
    .io_out_bits_rd_en      (_respArb_io_out_bits_rd_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_wr_en      (_respArb_io_out_bits_wr_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_addr       (_respArb_io_out_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_wdata      (_respArb_io_out_bits_wdata),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_data       (_respArb_io_out_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_request_id (_respArb_io_out_bits_request_id)	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:88:29]
  SystemQueuePerformanceStatistics perfStats_7 (	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:88:29]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_fire             (inputFire & (&_decoder_io_channelIndex)),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:18:23, :23:31, :58:56, :89:49]
    .io_in_bits_rd_en       (io_in_bits_rd_en),
    .io_in_bits_wr_en       (io_in_bits_wr_en),
    .io_in_bits_addr        (io_in_bits_addr),
    .io_in_bits_wdata       (io_in_bits_wdata),
    .io_in_bits_request_id  (requestId),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:22:26]
    .io_out_fire            (outFire),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:90:35]
    .io_out_bits_rd_en      (_respArb_io_out_bits_rd_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_wr_en      (_respArb_io_out_bits_wr_en),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_addr       (_respArb_io_out_bits_addr),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_wdata      (_respArb_io_out_bits_wdata),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_data       (_respArb_io_out_bits_data),	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
    .io_out_bits_request_id (_respArb_io_out_bits_request_id)	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:79:23]
  );	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:88:29]
  assign io_in_ready = casez_tmp;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :73:43, :74:19]
  assign io_out_valid = _respArb_io_out_valid;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :79:23]
  assign io_out_bits_rd_en = _respArb_io_out_bits_rd_en;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :79:23]
  assign io_out_bits_wr_en = _respArb_io_out_bits_wr_en;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :79:23]
  assign io_out_bits_addr = _respArb_io_out_bits_addr;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :79:23]
  assign io_out_bits_wdata = _respArb_io_out_bits_wdata;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :79:23]
  assign io_out_bits_data = _respArb_io_out_bits_data;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :79:23]
  assign io_out_bits_request_id = _respArb_io_out_bits_request_id;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :79:23]
  assign io_rankState_0 = _controllers_0_io_rankState_0;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :38:20]
  assign io_rankState_1 = _controllers_0_io_rankState_1;	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :38:20]
  assign io_reqQueueCount = {2'h0, _controllers_0_io_reqQueueCount};	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :38:20, :58:56, :100:24]
  assign io_fsmReqQueueCounts_0 = {1'h0, _controllers_0_io_fsmReqQueueCounts_0};	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :38:20, :102:24]
  assign io_fsmReqQueueCounts_1 = {1'h0, _controllers_0_io_fsmReqQueueCounts_1};	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :38:20, :102:24]
  assign io_fsmReqQueueCounts_2 = {1'h0, _controllers_0_io_fsmReqQueueCounts_2};	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :38:20, :102:24]
  assign io_fsmReqQueueCounts_3 = {1'h0, _controllers_0_io_fsmReqQueueCounts_3};	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :38:20, :102:24]
  assign io_fsmReqQueueCounts_4 = {1'h0, _controllers_0_io_fsmReqQueueCounts_4};	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :38:20, :102:24]
  assign io_fsmReqQueueCounts_5 = {1'h0, _controllers_0_io_fsmReqQueueCounts_5};	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :38:20, :102:24]
  assign io_fsmReqQueueCounts_6 = {1'h0, _controllers_0_io_fsmReqQueueCounts_6};	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :38:20, :102:24]
  assign io_fsmReqQueueCounts_7 = {1'h0, _controllers_0_io_fsmReqQueueCounts_7};	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :38:20, :102:24]
  assign io_fsmReqQueueCounts_8 = {1'h0, _controllers_0_io_fsmReqQueueCounts_8};	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :38:20, :102:24]
  assign io_fsmReqQueueCounts_9 = {1'h0, _controllers_0_io_fsmReqQueueCounts_9};	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :38:20, :102:24]
  assign io_fsmReqQueueCounts_10 = {1'h0, _controllers_0_io_fsmReqQueueCounts_10};	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :38:20, :102:24]
  assign io_fsmReqQueueCounts_11 = {1'h0, _controllers_0_io_fsmReqQueueCounts_11};	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :38:20, :102:24]
  assign io_fsmReqQueueCounts_12 = {1'h0, _controllers_0_io_fsmReqQueueCounts_12};	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :38:20, :102:24]
  assign io_fsmReqQueueCounts_13 = {1'h0, _controllers_0_io_fsmReqQueueCounts_13};	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :38:20, :102:24]
  assign io_fsmReqQueueCounts_14 = {1'h0, _controllers_0_io_fsmReqQueueCounts_14};	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :38:20, :102:24]
  assign io_fsmReqQueueCounts_15 = {1'h0, _controllers_0_io_fsmReqQueueCounts_15};	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :38:20, :102:24]
  assign io_activeRanks =
    {1'h0, |_controllers_0_io_rankState_0} + {1'h0, |_controllers_0_io_rankState_1};	// @[src/main/scala/memctrl/systems/MultiChannelSystem.scala:11:7, :38:20, :103:{60,63}]
endmodule



// Generated by CIRCT firtool-1.108.0
module BankPhysicalMemoryRequestPerformanceStatistics #(
    parameter int RANK,
    parameter int BANK
)(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire cs,
    input wire ras,
    input wire cas,
    input wire we,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;
    
    initial begin
        $sformat(filename, "bank_req_queue_stats_rank%0d_bank%0d.csv", RANK, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (req_fire) begin
            if(cs == 0 && ras == 0 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "REFRESH", globalCycle);
            end
            else if(cs == 0 && ras == 0 && cas == 1 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "PRECHARGE", globalCycle);
            end 
            else if(cs == 0 && ras == 0 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "ACTIVATE", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "READ", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "WRITE", globalCycle);
            end 
            else if(cs == 0 && ras == 0 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "SELF REFRESH ENTER", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "SELF REFRESH EXIT", globalCycle);
            end 
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module BankPhysicalMemoryResponsePerformanceStatistics #(
    parameter int RANK,
    parameter int BANK
)(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id,
    input wire [31:0] active_row,
    input wire [31:0] active_col
);
    integer file;
    reg [1023:0] filename;

    initial begin
        $sformat(filename, "bank_resp_queue_stats_rank%0d_bank%0d.csv", RANK, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Data,Cycle,Active Row,Active Col\n");
    end

    always @(posedge clk) begin
        if (!reset && resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d,%d\n", request_id, addr, data, globalCycle, active_row, active_col);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module BankSchedulerPerformanceStatisticsInput #(
    parameter int RANK,
    parameter int BANK
)(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire rd_en,
    input wire wr_en,
    input wire [31:0] addr,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;

    initial begin
        $sformat(filename, "input_request_stats_scheduler_rank%0d_bank%0d.csv", RANK, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (req_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d\n", request_id, addr, rd_en, wr_en, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module BankSchedulerPerformanceStatisticsOutput #(
    parameter int RANK,
    parameter int BANK
)(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire rd_en,
    input wire wr_en,
    input wire [31:0] addr,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;

    initial begin
        $sformat(filename, "output_response_stats_scheduler_rank%0d_bank%0d.csv", RANK, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d\n", request_id, addr,rd_en, wr_en, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    parameter int RANK,
    parameter int BANK 
)(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire cs,
    input wire ras,
    input wire cas,
    input wire we,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;

    initial begin
        $sformat(filename, "memory_request_queue_stats_scheduler_rank%0d_bank%0d.csv", RANK, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle,Input Data\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (req_fire) begin
            if(cs == 0 && ras == 0 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d,%d\n", request_id, addr, "REFRESH", globalCycle, data);
            end
            else if(cs == 0 && ras == 0 && cas == 1 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d,%d\n", request_id, addr, "PRECHARGE", globalCycle, data);
            end 
            else if(cs == 0 && ras == 0 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d,%d\n", request_id, addr, "ACTIVATE", globalCycle, data);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d,%d\n", request_id, addr, "READ", globalCycle, data);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d,%d\n", request_id, addr, "WRITE", globalCycle, data);
            end 
            else if(cs == 0 && ras == 0 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d,%d\n", request_id, addr, "SELF REFRESH ENTER", globalCycle, data);
            end 
            else if(cs == 0 && ras == 1 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d,%d\n", request_id, addr, "SELF REFRESH EXIT", globalCycle, data);
            end 
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    parameter int RANK,
    parameter int BANK
)(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;

    initial begin
        $sformat(filename, "memory_response_queue_stats_scheduler_rank%0d_bank%0d.csv", RANK, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Cycle,Data\n");
    end

    always @(posedge clk) begin
        if (!reset && resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d\n", request_id, addr, globalCycle, data);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module CommandQueuePerformanceStatisticsInput(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire cs,
    input wire ras,
    input wire cas,
    input wire we,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    initial begin
        file = $fopen("memory_request_queue_stats.csv", "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (req_fire) begin
            if(cs == 0 && ras == 0 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "REFRESH", globalCycle);
            end
            else if(cs == 0 && ras == 0 && cas == 1 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "PRECHARGE", globalCycle);
            end 
            else if(cs == 0 && ras == 0 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "ACTIVATE", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "READ", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "WRITE", globalCycle);
            end 
            else if(cs == 0 && ras == 0 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "SELF REFRESH ENTER", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "SELF REFRESH EXIT", globalCycle);
            end 
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module CommandQueuePerformanceStatisticsOutput(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    initial begin
        file = $fopen("memory_response_queue_stats.csv", "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d\n", request_id, addr, data, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module SystemQueuePerformanceStatisticsInput(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire rd_en,
    input wire wr_en,
    input wire [31:0] addr,
    input wire [31:0] wdata,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    initial begin
        file = $fopen("input_request_stats.csv", "w");
        $fwrite(file, "RequestID,Address,Read,Write,Cycle,Write Data\n");
        $display("IN VERILOG INPUT");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (req_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d,%d\n", request_id, addr, rd_en, wr_en, globalCycle, wdata);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module SystemQueuePerformanceStatisticsOutput(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire rd_en,
    input wire wr_en,
    input wire [31:0] addr,
    input wire [31:0] wdata,
    input wire [31:0] data,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    initial begin
        file = $fopen("output_request_stats.csv", "w");
        $fwrite(file, "RequestID,Address,Read,Write,Cycle, Write Data,Response\n");
        $display("IN VERILOG OUTPUT");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d,%d,%d\n", request_id, addr,rd_en, wr_en, globalCycle, wdata, data);
        end
    end
endmodule
// ----- 8< ----- FILE "firrtl_black_box_resource_files.f" ----- 8< -----

