Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Wed Jul 20 11:27:56 2016
| Host             : heplnw236.pp.rl.ac.uk running 64-bit Scientific Linux release 6.8 (Carbon)
| Command          : report_power -file HoughFilter_power_routed.rpt -pb HoughFilter_power_summary_routed.pb
| Design           : HoughFilter
| Device           : xc7k480tffg901-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.992 |
| Dynamic (W)              | 0.767 |
| Device Static (W)        | 0.226 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 83.3  |
| Junction Temperature (C) | 26.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.319 |        3 |       --- |             --- |
| Slice Logic              |     0.236 |    58273 |       --- |             --- |
|   LUT as Logic           |     0.221 |    24016 |    298600 |            8.04 |
|   Register               |     0.009 |    26584 |    597200 |            4.45 |
|   CARRY4                 |     0.005 |     1240 |     74650 |            1.66 |
|   LUT as Shift Register  |    <0.001 |      128 |    108600 |            0.12 |
|   LUT as Distributed RAM |    <0.001 |       20 |    108600 |            0.02 |
|   F7/F8 Muxes            |    <0.001 |     1785 |    298600 |            0.60 |
|   Others                 |     0.000 |      546 |       --- |             --- |
| Signals                  |     0.185 |    35189 |       --- |             --- |
| I/O                      |     0.027 |       65 |       380 |           17.11 |
| Static Power             |     0.226 |          |           |                 |
| Total                    |     0.992 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.857 |       0.741 |      0.116 |
| Vccaux    |       1.800 |     0.040 |       0.002 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.013 |       0.012 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             3.3 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| HoughFilter                 |     0.767 |
|   columns[0].Column         |     0.046 |
|     rows[0].Cell            |     0.002 |
|     rows[10].Cell           |     0.002 |
|     rows[11].Cell           |     0.002 |
|     rows[12].Cell           |     0.002 |
|     rows[13].Cell           |     0.002 |
|     rows[14].Cell           |     0.002 |
|     rows[15].Cell           |     0.002 |
|     rows[1].Cell            |     0.002 |
|     rows[2].Cell            |     0.002 |
|     rows[3].Cell            |     0.002 |
|     rows[4].Cell            |     0.002 |
|     rows[5].Cell            |     0.002 |
|     rows[6].Cell            |     0.002 |
|     rows[7].Cell            |     0.002 |
|     rows[8].Cell            |     0.002 |
|     rows[9].Cell            |     0.002 |
|   columns[10].Column        |     0.045 |
|     rows[0].Cell            |     0.002 |
|     rows[10].Cell           |     0.002 |
|     rows[11].Cell           |     0.002 |
|     rows[12].Cell           |     0.002 |
|     rows[13].Cell           |     0.002 |
|     rows[14].Cell           |     0.002 |
|     rows[15].Cell           |     0.002 |
|     rows[1].Cell            |     0.002 |
|     rows[2].Cell            |     0.002 |
|     rows[3].Cell            |     0.002 |
|     rows[4].Cell            |     0.002 |
|     rows[5].Cell            |     0.002 |
|     rows[6].Cell            |     0.002 |
|     rows[7].Cell            |     0.002 |
|     rows[8].Cell            |     0.002 |
|     rows[9].Cell            |     0.002 |
|   columns[11].Column        |     0.046 |
|     rows[0].Cell            |     0.002 |
|     rows[10].Cell           |     0.002 |
|     rows[11].Cell           |     0.002 |
|     rows[12].Cell           |     0.002 |
|     rows[13].Cell           |     0.002 |
|     rows[14].Cell           |     0.002 |
|     rows[15].Cell           |     0.002 |
|     rows[1].Cell            |     0.002 |
|     rows[2].Cell            |     0.002 |
|     rows[3].Cell            |     0.002 |
|     rows[4].Cell            |     0.002 |
|     rows[5].Cell            |     0.002 |
|     rows[6].Cell            |     0.002 |
|     rows[7].Cell            |     0.002 |
|     rows[8].Cell            |     0.002 |
|     rows[9].Cell            |     0.002 |
|   columns[12].Column        |     0.046 |
|     rows[0].Cell            |     0.002 |
|     rows[10].Cell           |     0.002 |
|     rows[11].Cell           |     0.002 |
|     rows[12].Cell           |     0.002 |
|     rows[13].Cell           |     0.002 |
|     rows[14].Cell           |     0.002 |
|     rows[15].Cell           |     0.002 |
|     rows[1].Cell            |     0.002 |
|     rows[2].Cell            |     0.002 |
|     rows[3].Cell            |     0.002 |
|     rows[4].Cell            |     0.002 |
|     rows[5].Cell            |     0.002 |
|     rows[6].Cell            |     0.002 |
|     rows[7].Cell            |     0.002 |
|     rows[8].Cell            |     0.002 |
|     rows[9].Cell            |     0.002 |
|   columns[13].Column        |     0.046 |
|     rows[0].Cell            |     0.002 |
|     rows[10].Cell           |     0.002 |
|     rows[11].Cell           |     0.002 |
|     rows[12].Cell           |     0.002 |
|     rows[13].Cell           |     0.002 |
|     rows[14].Cell           |     0.002 |
|     rows[15].Cell           |     0.002 |
|     rows[1].Cell            |     0.002 |
|     rows[2].Cell            |     0.002 |
|     rows[3].Cell            |     0.002 |
|     rows[4].Cell            |     0.002 |
|     rows[5].Cell            |     0.002 |
|     rows[6].Cell            |     0.002 |
|     rows[7].Cell            |     0.002 |
|     rows[8].Cell            |     0.002 |
|     rows[9].Cell            |     0.002 |
|   columns[14].Column        |     0.047 |
|     rows[0].Cell            |     0.002 |
|     rows[10].Cell           |     0.002 |
|     rows[11].Cell           |     0.002 |
|     rows[12].Cell           |     0.002 |
|     rows[13].Cell           |     0.002 |
|     rows[14].Cell           |     0.002 |
|     rows[15].Cell           |     0.002 |
|     rows[1].Cell            |     0.002 |
|     rows[2].Cell            |     0.002 |
|     rows[3].Cell            |     0.002 |
|     rows[4].Cell            |     0.002 |
|     rows[5].Cell            |     0.002 |
|     rows[6].Cell            |     0.002 |
|     rows[7].Cell            |     0.002 |
|     rows[8].Cell            |     0.002 |
|     rows[9].Cell            |     0.002 |
|   columns[15].Column        |     0.045 |
|     rows[0].Cell            |     0.002 |
|     rows[10].Cell           |     0.002 |
|     rows[11].Cell           |     0.002 |
|     rows[12].Cell           |     0.002 |
|     rows[13].Cell           |     0.002 |
|     rows[14].Cell           |     0.002 |
|     rows[15].Cell           |     0.002 |
|     rows[1].Cell            |     0.002 |
|     rows[2].Cell            |     0.002 |
|     rows[3].Cell            |     0.002 |
|     rows[4].Cell            |     0.002 |
|     rows[5].Cell            |     0.002 |
|     rows[6].Cell            |     0.002 |
|     rows[7].Cell            |     0.002 |
|     rows[8].Cell            |     0.002 |
|     rows[9].Cell            |     0.002 |
|   columns[1].Column         |     0.047 |
|     rows[0].Cell            |     0.002 |
|     rows[10].Cell           |     0.002 |
|     rows[11].Cell           |     0.002 |
|     rows[12].Cell           |     0.002 |
|     rows[13].Cell           |     0.002 |
|     rows[14].Cell           |     0.002 |
|     rows[15].Cell           |     0.002 |
|     rows[1].Cell            |     0.002 |
|     rows[2].Cell            |     0.002 |
|     rows[3].Cell            |     0.002 |
|     rows[4].Cell            |     0.002 |
|     rows[5].Cell            |     0.002 |
|     rows[6].Cell            |     0.002 |
|     rows[7].Cell            |     0.002 |
|     rows[8].Cell            |     0.002 |
|     rows[9].Cell            |     0.002 |
|   columns[2].Column         |     0.049 |
|     rows[0].Cell            |     0.002 |
|     rows[10].Cell           |     0.002 |
|     rows[11].Cell           |     0.002 |
|     rows[12].Cell           |     0.002 |
|     rows[13].Cell           |     0.002 |
|     rows[14].Cell           |     0.002 |
|     rows[15].Cell           |     0.002 |
|     rows[1].Cell            |     0.002 |
|     rows[2].Cell            |     0.002 |
|     rows[3].Cell            |     0.002 |
|     rows[4].Cell            |     0.002 |
|     rows[5].Cell            |     0.002 |
|     rows[6].Cell            |     0.002 |
|     rows[7].Cell            |     0.002 |
|     rows[8].Cell            |     0.002 |
|     rows[9].Cell            |     0.002 |
|   columns[3].Column         |     0.047 |
|     rows[0].Cell            |     0.002 |
|     rows[10].Cell           |     0.002 |
|     rows[11].Cell           |     0.002 |
|     rows[12].Cell           |     0.002 |
|     rows[13].Cell           |     0.002 |
|     rows[14].Cell           |     0.002 |
|     rows[15].Cell           |     0.002 |
|     rows[1].Cell            |     0.002 |
|     rows[2].Cell            |     0.002 |
|     rows[3].Cell            |     0.002 |
|     rows[4].Cell            |     0.002 |
|     rows[5].Cell            |     0.002 |
|     rows[6].Cell            |     0.002 |
|     rows[7].Cell            |     0.002 |
|     rows[8].Cell            |     0.002 |
|     rows[9].Cell            |     0.002 |
|   columns[4].Column         |     0.046 |
|     rows[0].Cell            |     0.002 |
|     rows[10].Cell           |     0.002 |
|     rows[11].Cell           |     0.002 |
|     rows[12].Cell           |     0.002 |
|     rows[13].Cell           |     0.002 |
|     rows[14].Cell           |     0.002 |
|     rows[15].Cell           |     0.002 |
|     rows[1].Cell            |     0.002 |
|     rows[2].Cell            |     0.002 |
|     rows[3].Cell            |     0.002 |
|     rows[4].Cell            |     0.002 |
|     rows[5].Cell            |     0.002 |
|     rows[6].Cell            |     0.002 |
|     rows[7].Cell            |     0.002 |
|     rows[8].Cell            |     0.002 |
|     rows[9].Cell            |     0.002 |
|   columns[5].Column         |     0.045 |
|     rows[0].Cell            |     0.002 |
|     rows[10].Cell           |     0.002 |
|     rows[11].Cell           |     0.002 |
|     rows[12].Cell           |     0.002 |
|     rows[13].Cell           |     0.002 |
|     rows[14].Cell           |     0.002 |
|     rows[15].Cell           |     0.002 |
|     rows[1].Cell            |     0.002 |
|     rows[2].Cell            |     0.002 |
|     rows[3].Cell            |     0.002 |
|     rows[4].Cell            |     0.002 |
|     rows[5].Cell            |     0.002 |
|     rows[6].Cell            |     0.002 |
|     rows[7].Cell            |     0.002 |
|     rows[8].Cell            |     0.002 |
|     rows[9].Cell            |     0.002 |
|   columns[6].Column         |     0.045 |
|     rows[0].Cell            |     0.002 |
|     rows[10].Cell           |     0.002 |
|     rows[11].Cell           |     0.002 |
|     rows[12].Cell           |     0.002 |
|     rows[13].Cell           |     0.002 |
|     rows[14].Cell           |     0.002 |
|     rows[15].Cell           |     0.002 |
|     rows[1].Cell            |     0.002 |
|     rows[2].Cell            |     0.002 |
|     rows[3].Cell            |     0.002 |
|     rows[4].Cell            |     0.002 |
|     rows[5].Cell            |     0.002 |
|     rows[6].Cell            |     0.002 |
|     rows[7].Cell            |     0.002 |
|     rows[8].Cell            |     0.002 |
|     rows[9].Cell            |     0.002 |
|   columns[7].Column         |     0.043 |
|     rows[0].Cell            |     0.002 |
|     rows[10].Cell           |     0.002 |
|     rows[11].Cell           |     0.002 |
|     rows[12].Cell           |     0.002 |
|     rows[13].Cell           |     0.002 |
|     rows[14].Cell           |     0.002 |
|     rows[15].Cell           |     0.002 |
|     rows[1].Cell            |     0.002 |
|     rows[2].Cell            |     0.002 |
|     rows[3].Cell            |     0.002 |
|     rows[4].Cell            |     0.002 |
|     rows[5].Cell            |     0.002 |
|     rows[6].Cell            |     0.002 |
|     rows[7].Cell            |     0.002 |
|     rows[8].Cell            |     0.002 |
|     rows[9].Cell            |     0.002 |
|   columns[8].Column         |     0.042 |
|     rows[0].Cell            |     0.002 |
|     rows[10].Cell           |     0.002 |
|     rows[11].Cell           |     0.002 |
|     rows[12].Cell           |     0.002 |
|     rows[13].Cell           |     0.002 |
|     rows[14].Cell           |     0.002 |
|     rows[15].Cell           |     0.002 |
|     rows[1].Cell            |     0.002 |
|     rows[2].Cell            |     0.002 |
|     rows[3].Cell            |     0.002 |
|     rows[4].Cell            |     0.002 |
|     rows[5].Cell            |     0.002 |
|     rows[6].Cell            |     0.002 |
|     rows[7].Cell            |     0.002 |
|     rows[8].Cell            |     0.002 |
|     rows[9].Cell            |     0.002 |
|   columns[9].Column         |     0.043 |
|     rows[0].Cell            |     0.002 |
|     rows[10].Cell           |     0.002 |
|     rows[11].Cell           |     0.002 |
|     rows[12].Cell           |     0.002 |
|     rows[13].Cell           |     0.002 |
|     rows[14].Cell           |     0.002 |
|     rows[15].Cell           |     0.002 |
|     rows[1].Cell            |     0.002 |
|     rows[2].Cell            |     0.002 |
|     rows[3].Cell            |     0.002 |
|     rows[4].Cell            |     0.002 |
|     rows[5].Cell            |     0.002 |
|     rows[6].Cell            |     0.002 |
|     rows[7].Cell            |     0.002 |
|     rows[8].Cell            |     0.002 |
|     rows[9].Cell            |     0.002 |
|   stubBuffer_reg_0_31_0_5   |    <0.001 |
|   stubBuffer_reg_0_31_12_17 |    <0.001 |
|   stubBuffer_reg_0_31_18_23 |    <0.001 |
|   stubBuffer_reg_0_31_24_27 |    <0.001 |
|   stubBuffer_reg_0_31_6_11  |    <0.001 |
+-----------------------------+-----------+


