// Seed: 3644923706
`timescale 1ps / 1ps
`define pp_3 0
`timescale 1ps / 1ps
`define pp_4 0
`default_nettype id_1
`define pp_5 0
`timescale 1ps / 1ps
`define pp_6 0
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  input id_1;
  assign id_2 = id_1;
  assign id_2 = id_2;
  logic id_3;
  assign id_2[1 : 1] = id_3;
endmodule
