// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __predict_ensemble_eaO_H__
#define __predict_ensemble_eaO_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct predict_ensemble_eaO_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 195;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(predict_ensemble_eaO_ram) {
        ram[0] = "0b00111101001011000010100010110011";
        ram[1] = "0b10111000100110010001011110010100";
        ram[2] = "0b00111101011001100000111001010010";
        ram[3] = "0b00111110101011100010011000001011";
        ram[4] = "0b00111101100001000010011101000010";
        ram[5] = "0b00111000111110111010100010000010";
        ram[6] = "0b10111000010100011011011100010111";
        ram[7] = "0b00111111000110111101010111011100";
        ram[8] = "0b00111101100100001111111000000100";
        ram[9] = "0b00110111111100110100010100000111";
        ram[10] = "0b10111000110001010010000111011110";
        ram[11] = "0b00111000010100011011011100010111";
        ram[12] = "0b00111111011110000111011001111101";
        ram[13] = "0b00111111011011100101000000001101";
        ram[14] = "0b00111000001100000010100100101000";
        ram[15] = "0b00111101010111000100010101000110";
        ram[16] = "0b10111000000100101100110011110111";
        ram[17] = "0b10110111110010010101001110011100";
        ram[18] = "0b00111100010011110000001100001000";
        ram[19] = "0b00111000001001111100010110101100";
        ram[20] = "0b00111101101111001000001000010111";
        ram[21] = "0b10110111100101101111111010110101";
        ram[22] = "0b00111101110110001001100010110011";
        ram[23] = "0b00110111101110001000110010100100";
        ram[24] = "0b00111111001100000000000000000000";
        ram[25] = "0b00111111011101010110101001001000";
        ram[26] = "0b00111110001000110110111011111000";
        ram[27] = "0b00111101001010001001111010111010";
        ram[28] = "0b00110111010110100001101010010011";
        ram[29] = "0b10110111110000001111000000100000";
        ram[30] = "0b00111101110010011101011110111010";
        ram[31] = "0b10110111010110100001101010010011";
        ram[32] = "0b00111111011000011100000110110101";
        ram[33] = "0b10110111100101101111111010110101";
        ram[34] = "0b00111110100000111111110110010011";
        ram[35] = "0b00111101100000000000000000000000";
        ram[36] = "0b00110111001001111100010110101100";
        ram[37] = "0b00111110100000001011011101011111";
        ram[38] = "0b00111101110111110000011011110111";
        ram[39] = "0b00110111000101101111111010110101";
        ram[40] = "0b00111101111101010111000111010010";
        ram[41] = "0b00111110001110001001011001010111";
        ram[42] = "0b10110111101100000010100100101000";
        ram[43] = "0b00110111011010101110000110001011";
        ram[44] = "0b00111111000011011101101111001011";
        ram[45] = "0b00110111001001111100010110101100";
        ram[46] = "0b00111110100110001001110010000000";
        ram[47] = "0b10110110101001111100010110101100";
        ram[48] = "0b00110101100001100011011110111101";
        ram[49] = "0b00111110011000111010011010001011";
        ram[50] = "0b00111110010100111001000011001001";
        ram[51] = "0b00110111000101101111111010110101";
        ram[52] = "0b00111110000010001100101100001000";
        ram[53] = "0b00111110010100000101111000011100";
        ram[54] = "0b00111110010100011010100101110110";
        ram[55] = "0b00110111100001100011011110111101";
        ram[56] = "0b00111111001010010011010010001011";
        ram[57] = "0b10110111000001100011011110111101";
        ram[58] = "0b00111101101010010101000110000011";
        ram[59] = "0b10110111101100000010100100101000";
        ram[60] = "0b00111110111000110010010100101101";
        ram[61] = "0b00110110100001100011011110111101";
        ram[62] = "0b00111110100101101010011100100110";
        ram[63] = "0b00111110001111110111000110101000";
        ram[64] = "0b00110110110010010101001110011100";
        ram[65] = "0b00110111000001100011011110111101";
        ram[66] = "0b00111111011010011001101001010010";
        ram[67] = "0b10110110111010101110000110001011";
        ram[68] = "0b10110101100001100011011110111101";
        ram[69] = "0b10110110110010010101001110011100";
        ram[70] = "0b00111111010001110100010111010000";
        ram[71] = "0b00111110111011000100110011100000";
        ram[72] = "0b00110110000001100011011110111101";
        ram[73] = "0b00111101110010111100110011110011";
        ram[74] = "0b00111111000011100110100011100100";
        ram[75] = "0b00111110000011011110101001000110";
        ram[76] = "0b10110110000001100011011110111101";
        ram[77] = "0b10110110000001100011011110111101";
        ram[78] = "0b00111111000010100001100000010110";
        ram[79] = "0b10110110110010010101001110011100";
        ram[80] = "0b00111110010000111011010011110110";
        ram[81] = "0b10110111001001111100010110101100";
        ram[82] = "0b00111101101100111011011101010010";
        ram[83] = "0b00110110101001111100010110101100";
        ram[84] = "0b00111111000000000101100100100001";
        ram[85] = "0b10000000000000000000000000000000";
        ram[86] = "0b00110101100001100011011110111101";
        ram[87] = "0b00110110111010101110000110001011";
        ram[88] = "0b00111110011110100001010011001111";
        ram[89] = "0b00110101100001100011011110111101";
        ram[90] = "0b10110110100001100011011110111101";
        ram[91] = "0b00111110110001011010000111101100";
        ram[92] = "0b00111111001001100000110101111000";
        ram[93] = "0b10110110100001100011011110111101";
        ram[94] = "0b00111110001100110000100101000010";
        ram[95] = "0b10000000000000000000000000000000";
        ram[96] = "0b00000000000000000000000000000000";
        ram[97] = "0b00110110000001100011011110111101";
        ram[98] = "0b10000000000000000000000000000000";
        ram[99] = "0b00110110100001100011011110111101";
        ram[100] = "0b00111110010101100100000111110110";
        ram[101] = "0b10110110100001100011011110111101";
        ram[102] = "0b00111111010111110110101001110010";
        ram[103] = "0b00111111011100101010010000110011";
        ram[104] = "0b00110110100001100011011110111101";
        ram[105] = "0b00111110011101010100110000010010";
        ram[106] = "0b00110110010010010101001110011100";
        ram[107] = "0b00110110010010010101001110011100";
        ram[108] = "0b00111110011011000100100110111010";
        ram[109] = "0b10110110000001100011011110111101";
        ram[110] = "0b00111110010000111101000001111101";
        ram[111] = "0b00110110100001100011011110111101";
        ram[112] = "0b00111110101000111000000100110000";
        ram[113] = "0b00111110110011010100101000011011";
        ram[114] = "0b00111110101010101101111100001101";
        ram[115] = "0b10110110101001111100010110101100";
        ram[116] = "0b10110110010010010101001110011100";
        ram[117] = "0b00110110010010010101001110011100";
        ram[118] = "0b00111111010001101101110001111111";
        ram[119] = "0b00111111010111100010101101011010";
        ram[120] = "0b10110110000001100011011110111101";
        ram[121] = "0b00111111010100001101011011000011";
        ram[122] = "0b00110110000001100011011110111101";
        ram[123] = "0b00111111010100000101110010001001";
        ram[124] = "0b10110101100001100011011110111101";
        ram[125] = "0b00111111001011011101110010100101";
        ram[126] = "0b10110101100001100011011110111101";
        ram[127] = "0b00111111001000101100010011010110";
        ram[128] = "0b00111110101110111101101100011010";
        ram[129] = "0b00111110101110100001111110001110";
        ram[130] = "0b10110110000001100011011110111101";
        ram[131] = "0b00000000000000000000000000000000";
        ram[132] = "0b00110110000001100011011110111101";
        ram[133] = "0b00111111000000100110000111110010";
        ram[134] = "0b00111111010101000011010101111010";
        ram[135] = "0b00111110110110000111000001110110";
        ram[136] = "0b10000000000000000000000000000000";
        ram[137] = "0b00111110111011100001110111101011";
        ram[138] = "0b10110110000001100011011110111101";
        ram[139] = "0b00110110010010010101001110011100";
        ram[140] = "0b00000000000000000000000000000000";
        ram[141] = "0b00111110101111001111100000001110";
        ram[142] = "0b00111110111101001011111011000110";
        ram[143] = "0b10110101100001100011011110111101";
        ram[144] = "0b00111110101010000100010011010000";
        ram[145] = "0b10110101100001100011011110111101";
        ram[146] = "0b00111111001000010111101101010011";
        ram[147] = "0b00110101100001100011011110111101";
        ram[148] = "0b00111110110010010010100001011011";
        ram[149] = "0b00111111000111110011111001010111";
        ram[150] = "0b00111111011001111111010001010110";
        ram[151] = "0b00111111001101100110011111111001";
        ram[152] = "0b00111111010101111110101111110010";
        ram[153] = "0b00111111000110011100011100000100";
        ram[154] = "0b10110101100001100011011110111101";
        ram[155] = "0b00111111000110101111000110001000";
        ram[156] = "0b00110101100001100011011110111101";
        ram[157] = "0b10110101100001100011011110111101";
        ram[158] = "0b10000000000000000000000000000000";
        ram[159] = "0b00111111010001111000110101100001";
        ram[160] = "0b00111111011001010000101000110101";
        ram[161] = "0b00111111000000100100000001000010";
        ram[162] = "0b00110101100001100011011110111101";
        ram[163] = "0b10000000000000000000000000000000";
        ram[164] = "0b00110101100001100011011110111101";
        ram[165] = "0b00111110110111111000110110010011";
        ram[166] = "0b00110101100001100011011110111101";
        ram[167] = "0b10110101100001100011011110111101";
        ram[168] = "0b00000000000000000000000000000000";
        ram[169] = "0b00000000000000000000000000000000";
        ram[170] = "0b00111111001000111010001011100000";
        ram[171] = "0b00111110110110100010010001101000";
        ram[172] = "0b10000000000000000000000000000000";
        ram[173] = "0b10110101100001100011011110111101";
        ram[174] = "0b10000000000000000000000000000000";
        ram[175] = "0b00000000000000000000000000000000";
        ram[176] = "0b00110101100001100011011110111101";
        for (unsigned i = 177; i < 195 ; i = i + 1) {
            ram[i] = "0b00000000000000000000000000000000";
        }


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(predict_ensemble_eaO) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 195;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


predict_ensemble_eaO_ram* meminst;


SC_CTOR(predict_ensemble_eaO) {
meminst = new predict_ensemble_eaO_ram("predict_ensemble_eaO_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~predict_ensemble_eaO() {
    delete meminst;
}


};//endmodule
#endif
