 ==  Bambu executed with: bambu -O3 -falign-loops -fno-caller-saves -fno-cprop-registers -fno-if-conversion -fno-ivopts -freorder-blocks-and-partition -fno-tree-pre -funroll-all-loops -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/includes/values_57 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/kruskal/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    is_connected
    make_non_oriented
    kruskal
    main


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 16
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 40960
    Internally allocated memory: 40960
  Time to perform memory allocation: 0.01 seconds


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 16
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 40960
    Internally allocated memory: 40960
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function is_connected:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.72 seconds


  Module allocation information for function kruskal:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 1.47 seconds


  Module allocation information for function make_non_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.36 seconds


  Scheduling Information of function is_connected:
    Number of control steps: 61
    Minimum slack: 0.84159999099999905
    Estimated max frequency (MHz): 240.47710605899042
  Time to perform scheduling: 0.36 seconds


  State Transition Graph Information of function is_connected:
    Number of states: 59
    Done port is registered
  Time to perform creation of STG: 0.02 seconds


  Scheduling Information of function kruskal:
    Number of control steps: 270
    Minimum slack: 0.080899999000076162
    Estimated max frequency (MHz): 203.2892195313627
  Time to perform scheduling: 0.51 seconds


  State Transition Graph Information of function kruskal:
    Number of states: 268
    Done port is registered
  Time to perform creation of STG: 0.03 seconds


  Scheduling Information of function make_non_oriented:
    Number of control steps: 142
    Minimum slack: 0.84159999199999913
    Estimated max frequency (MHz): 240.47710611681967
  Time to perform scheduling: 0.17 seconds


  State Transition Graph Information of function make_non_oriented:
    Number of states: 140
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Easy binding information for function is_connected:
    Bound operations:140/349
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function kruskal:
    Bound operations:497/959
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_non_oriented:
    Bound operations:242/354
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function is_connected:
    Number of storage values inserted: 78
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function kruskal:
    Number of storage values inserted: 445
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_non_oriented:
    Number of storage values inserted: 164
  Time to compute storage value information: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 60 registers(LB:42)
  Time to perform register binding: 0.01 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 60 registers(LB:42)
  Time to perform register binding: 0.01 seconds


  Module binding information for function is_connected:
    Number of modules instantiated: 317
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1192
    Estimated area of MUX21: 266
    Total estimated area: 1458
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.02 seconds
  Time to perform module binding: 0.04 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 60 registers(LB:42)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function is_connected:
    Number of allocated multiplexers (2-to-1 equivalent): 40
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function is_connected: 648

  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 235 registers(LB:100)
  Time to perform register binding: 0.55 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 338 registers(LB:100)
  Time to perform register binding: 0.45 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 353 registers(LB:100)
  Time to perform register binding: 0.44 seconds


  Module binding information for function kruskal:
    Number of modules instantiated: 765
    Number of possible conflicts for possible false paths introduced by resource sharing: 6
    Estimated resources area (no Muxes and address logic): 10951
    Estimated area of MUX21: 1052.5999999999999
    Total estimated area: 12003.6
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.61 seconds
    Clique covering computation completed in 1.10 seconds
  Time to perform module binding: 1.75 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 353 registers(LB:100)
  Time to perform register binding: 0.44 seconds


  Connection Binding Information for function kruskal:
    Number of allocated multiplexers (2-to-1 equivalent): 224
  Time to perform interconnection binding: 0.04 seconds

  Total number of flip-flops in function kruskal: 4841

  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 113 registers(LB:106)
  Time to perform register binding: 0.06 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 114 registers(LB:106)
  Time to perform register binding: 0.07 seconds


  Module binding information for function make_non_oriented:
    Number of modules instantiated: 271
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1548
    Estimated area of MUX21: 726
    Total estimated area: 2274
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.10 seconds
    Clique covering computation completed in 0.16 seconds
  Time to perform module binding: 0.28 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 114 registers(LB:106)
  Time to perform register binding: 0.07 seconds


  Connection Binding Information for function make_non_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 105
  Time to perform interconnection binding: 0.02 seconds

  Total number of flip-flops in function make_non_oriented: 1491

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.06 seconds


  Scheduling Information of function main:
    Number of control steps: 17
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.02 seconds


  State Transition Graph Information of function main:
    Number of states: 18
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:29/46
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 19
  Time to compute storage value information: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 19 registers(LB:18)
  Time to perform register binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 19 registers(LB:18)
  Time to perform register binding: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 31
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 7385
    Estimated area of MUX21: 168
    Total estimated area: 7553
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 19 registers(LB:18)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function main:
    Number of allocated multiplexers (2-to-1 equivalent): 15
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function main: 253
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/files/values_57/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 70018 cycles
  Number of executions     : 1
  Average execution        : 70018 cycles
