Classic Timing Analyzer report for latch_d
Wed Mar 31 16:49:12 2010
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                             ;
+------------------------------+-------+---------------+-------------+------------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From       ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.184 ns   ; set        ; notq$latch ; --         ; set      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.619 ns    ; notq$latch ; notq       ; enable     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 5.002 ns    ; set        ; led        ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 2.104 ns    ; reset      ; notq$latch ; --         ; enable   ; 0            ;
; Total number of failed paths ;       ;               ;             ;            ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------+------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; set             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; enable          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; reset           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------+
; tsu                                                               ;
+-------+--------------+------------+-------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To         ; To Clock ;
+-------+--------------+------------+-------+------------+----------+
; N/A   ; None         ; -0.184 ns  ; set   ; notq$latch ; set      ;
; N/A   ; None         ; -0.187 ns  ; set   ; q$latch    ; set      ;
; N/A   ; None         ; -0.363 ns  ; reset ; notq$latch ; set      ;
; N/A   ; None         ; -0.368 ns  ; reset ; q$latch    ; set      ;
; N/A   ; None         ; -0.560 ns  ; set   ; notq$latch ; reset    ;
; N/A   ; None         ; -0.563 ns  ; set   ; q$latch    ; reset    ;
; N/A   ; None         ; -0.739 ns  ; reset ; notq$latch ; reset    ;
; N/A   ; None         ; -0.744 ns  ; reset ; q$latch    ; reset    ;
; N/A   ; None         ; -0.929 ns  ; set   ; notq$latch ; enable   ;
; N/A   ; None         ; -0.932 ns  ; set   ; q$latch    ; enable   ;
; N/A   ; None         ; -1.108 ns  ; reset ; notq$latch ; enable   ;
; N/A   ; None         ; -1.113 ns  ; reset ; q$latch    ; enable   ;
+-------+--------------+------------+-------+------------+----------+


+--------------------------------------------------------------------+
; tco                                                                ;
+-------+--------------+------------+------------+------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To   ; From Clock ;
+-------+--------------+------------+------------+------+------------+
; N/A   ; None         ; 8.619 ns   ; notq$latch ; notq ; enable     ;
; N/A   ; None         ; 8.250 ns   ; notq$latch ; notq ; reset      ;
; N/A   ; None         ; 8.246 ns   ; q$latch    ; q    ; enable     ;
; N/A   ; None         ; 7.877 ns   ; q$latch    ; q    ; reset      ;
; N/A   ; None         ; 7.874 ns   ; notq$latch ; notq ; set        ;
; N/A   ; None         ; 7.501 ns   ; q$latch    ; q    ; set        ;
+-------+--------------+------------+------------+------+------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To  ;
+-------+-------------------+-----------------+------+-----+
; N/A   ; None              ; 5.002 ns        ; set  ; led ;
+-------+-------------------+-----------------+------+-----+


+-------------------------------------------------------------------------+
; th                                                                      ;
+---------------+-------------+-----------+-------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To         ; To Clock ;
+---------------+-------------+-----------+-------+------------+----------+
; N/A           ; None        ; 2.104 ns  ; reset ; notq$latch ; enable   ;
; N/A           ; None        ; 1.925 ns  ; set   ; notq$latch ; enable   ;
; N/A           ; None        ; 1.917 ns  ; reset ; q$latch    ; enable   ;
; N/A           ; None        ; 1.736 ns  ; set   ; q$latch    ; enable   ;
; N/A           ; None        ; 1.735 ns  ; reset ; notq$latch ; reset    ;
; N/A           ; None        ; 1.556 ns  ; set   ; notq$latch ; reset    ;
; N/A           ; None        ; 1.548 ns  ; reset ; q$latch    ; reset    ;
; N/A           ; None        ; 1.367 ns  ; set   ; q$latch    ; reset    ;
; N/A           ; None        ; 1.359 ns  ; reset ; notq$latch ; set      ;
; N/A           ; None        ; 1.180 ns  ; set   ; notq$latch ; set      ;
; N/A           ; None        ; 1.172 ns  ; reset ; q$latch    ; set      ;
; N/A           ; None        ; 0.991 ns  ; set   ; q$latch    ; set      ;
+---------------+-------------+-----------+-------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Mar 31 16:49:11 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off latch_d -c latch_d --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "q$latch" is a latch
    Warning: Node "notq$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "set" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "enable" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "reset" is a latch enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "q~1" as buffer
Info: tsu for register "notq$latch" (data pin = "set", clock pin = "set") is -0.184 ns
    Info: + Longest pin to register delay is 2.615 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 4; CLK Node = 'set'
        Info: 2: + IC(0.447 ns) + CELL(0.521 ns) = 1.994 ns; Loc. = LCCOMB_X49_Y14_N16; Fanout = 1; COMB Node = 'notq~0'
        Info: 3: + IC(0.299 ns) + CELL(0.322 ns) = 2.615 ns; Loc. = LCCOMB_X49_Y14_N30; Fanout = 1; REG Node = 'notq$latch'
        Info: Total cell delay = 1.869 ns ( 71.47 % )
        Info: Total interconnect delay = 0.746 ns ( 28.53 % )
    Info: + Micro setup delay of destination is 0.996 ns
    Info: - Shortest clock path from clock "set" to destination register is 3.795 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 4; CLK Node = 'set'
        Info: 2: + IC(0.431 ns) + CELL(0.178 ns) = 1.635 ns; Loc. = LCCOMB_X49_Y14_N14; Fanout = 1; COMB Node = 'q~1'
        Info: 3: + IC(0.594 ns) + CELL(0.000 ns) = 2.229 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'q~1clkctrl'
        Info: 4: + IC(1.388 ns) + CELL(0.178 ns) = 3.795 ns; Loc. = LCCOMB_X49_Y14_N30; Fanout = 1; REG Node = 'notq$latch'
        Info: Total cell delay = 1.382 ns ( 36.42 % )
        Info: Total interconnect delay = 2.413 ns ( 63.58 % )
Info: tco from clock "enable" to destination pin "notq" through register "notq$latch" is 8.619 ns
    Info: + Longest clock path from clock "enable" to source register is 4.540 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'enable'
        Info: 2: + IC(1.197 ns) + CELL(0.319 ns) = 2.380 ns; Loc. = LCCOMB_X49_Y14_N14; Fanout = 1; COMB Node = 'q~1'
        Info: 3: + IC(0.594 ns) + CELL(0.000 ns) = 2.974 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'q~1clkctrl'
        Info: 4: + IC(1.388 ns) + CELL(0.178 ns) = 4.540 ns; Loc. = LCCOMB_X49_Y14_N30; Fanout = 1; REG Node = 'notq$latch'
        Info: Total cell delay = 1.361 ns ( 29.98 % )
        Info: Total interconnect delay = 3.179 ns ( 70.02 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.079 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X49_Y14_N30; Fanout = 1; REG Node = 'notq$latch'
        Info: 2: + IC(1.249 ns) + CELL(2.830 ns) = 4.079 ns; Loc. = PIN_R19; Fanout = 0; PIN Node = 'notq'
        Info: Total cell delay = 2.830 ns ( 69.38 % )
        Info: Total interconnect delay = 1.249 ns ( 30.62 % )
Info: Longest tpd from source pin "set" to destination pin "led" is 5.002 ns
    Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 4; CLK Node = 'set'
    Info: 2: + IC(1.126 ns) + CELL(2.850 ns) = 5.002 ns; Loc. = PIN_U22; Fanout = 0; PIN Node = 'led'
    Info: Total cell delay = 3.876 ns ( 77.49 % )
    Info: Total interconnect delay = 1.126 ns ( 22.51 % )
Info: th for register "notq$latch" (data pin = "reset", clock pin = "enable") is 2.104 ns
    Info: + Longest clock path from clock "enable" to destination register is 4.540 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'enable'
        Info: 2: + IC(1.197 ns) + CELL(0.319 ns) = 2.380 ns; Loc. = LCCOMB_X49_Y14_N14; Fanout = 1; COMB Node = 'q~1'
        Info: 3: + IC(0.594 ns) + CELL(0.000 ns) = 2.974 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'q~1clkctrl'
        Info: 4: + IC(1.388 ns) + CELL(0.178 ns) = 4.540 ns; Loc. = LCCOMB_X49_Y14_N30; Fanout = 1; REG Node = 'notq$latch'
        Info: Total cell delay = 1.361 ns ( 29.98 % )
        Info: Total interconnect delay = 3.179 ns ( 70.02 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.436 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 3; CLK Node = 'reset'
        Info: 2: + IC(0.467 ns) + CELL(0.322 ns) = 1.815 ns; Loc. = LCCOMB_X49_Y14_N16; Fanout = 1; COMB Node = 'notq~0'
        Info: 3: + IC(0.299 ns) + CELL(0.322 ns) = 2.436 ns; Loc. = LCCOMB_X49_Y14_N30; Fanout = 1; REG Node = 'notq$latch'
        Info: Total cell delay = 1.670 ns ( 68.56 % )
        Info: Total interconnect delay = 0.766 ns ( 31.44 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 147 megabytes
    Info: Processing ended: Wed Mar 31 16:49:12 2010
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


