Analysis & Synthesis report for jfegs
Tue Nov 08 10:31:03 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Nov 08 10:31:03 2022           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; jfegs                                       ;
; Top-level Entity Name       ; jfegs                                       ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; jfegs              ; jfegs              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Nov 08 10:30:53 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off jfegs -c jfegs
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file jfegs.vhd
    Info (12022): Found design unit 1: JFEGS-structure File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/JFEGS.vhd Line: 24
    Info (12023): Found entity 1: JFEGS File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/JFEGS.vhd Line: 4
Info (12021): Found 2 design units, including 0 entities, in source file utilities.vhd
    Info (12022): Found design unit 1: utilities File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/utilities.vhd Line: 5
    Info (12022): Found design unit 2: utilities-body File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/utilities.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: registerfile-bhv File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/registerfile.vhd Line: 21
    Info (12023): Found entity 1: registerfile File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/registerfile.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-structure File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/memory.vhd Line: 21
    Info (12023): Found entity 1: memory File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/memory.vhd Line: 8
Info (12021): Found 2 design units, including 0 entities, in source file io.vhd
    Info (12022): Found design unit 1: io File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/io.vhd Line: 7
    Info (12022): Found design unit 2: io-body File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/io.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file debugging_facilitators.vhd
    Info (12022): Found design unit 1: debugging_facilitator-bhv File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/debugging_facilitators.vhd Line: 23
    Info (12023): Found entity 1: debugging_facilitator File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/debugging_facilitators.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file debugging_display.vhd
    Info (12022): Found design unit 1: debugging_display-bhv File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/debugging_display.vhd Line: 44
    Info (12023): Found entity 1: debugging_display File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/debugging_display.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file debugging.vhd
    Info (12022): Found design unit 1: debugging-structure File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/debugging.vhd Line: 32
    Info (12023): Found entity 1: debugging File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/debugging.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-structure File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 43
    Info (12023): Found entity 1: datapath File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: controller-bhv File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/controller.vhd Line: 28
    Info (12023): Found entity 1: controller File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/controller.vhd Line: 5
Info (12127): Elaborating entity "jfegs" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at JFEGS.vhd(120): object "b" assigned a value but never read File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/JFEGS.vhd Line: 120
Warning (10036): Verilog HDL or VHDL warning at JFEGS.vhd(131): object "st" assigned a value but never read File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/JFEGS.vhd Line: 131
Warning (10036): Verilog HDL or VHDL warning at JFEGS.vhd(132): object "ld" assigned a value but never read File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/JFEGS.vhd Line: 132
Info (12128): Elaborating entity "controller" for hierarchy "controller:cntr" File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/JFEGS.vhd Line: 136
Warning (10492): VHDL Process Statement warning at controller.vhd(52): signal "halt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/controller.vhd Line: 52
Warning (10492): VHDL Process Statement warning at controller.vhd(52): signal "ACK_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/controller.vhd Line: 52
Warning (10492): VHDL Process Statement warning at controller.vhd(52): signal "sw" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/controller.vhd Line: 52
Warning (10492): VHDL Process Statement warning at controller.vhd(52): signal "DEBUG_NEXT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/controller.vhd Line: 52
Info (12128): Elaborating entity "memory" for hierarchy "memory:memo" File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/JFEGS.vhd Line: 137
Warning (10542): VHDL Variable Declaration warning at utilities.vhd(109): used initial value expression for variable "inp_align" because variable was never assigned a value File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/utilities.vhd Line: 109
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "memory_store_adr" into its bus
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:dp" File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/JFEGS.vhd Line: 139
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(62): object "IR" assigned a value but never read File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 62
Warning (10542): VHDL Variable Declaration warning at utilities.vhd(53): used initial value expression for variable "inp_align" because variable was never assigned a value File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/utilities.vhd Line: 53
Warning (10542): VHDL Variable Declaration warning at io.vhd(72): used initial value expression for variable "inp_align" because variable was never assigned a value File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/io.vhd Line: 72
Warning (10631): VHDL Process Statement warning at datapath.vhd(77): inferring latch(es) for signal or variable "BusA", which holds its previous value in one or more paths through the process File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[0]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[1]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[2]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[3]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[4]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[5]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[6]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[7]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[8]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[9]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[10]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[11]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[12]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[13]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[14]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[15]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[16]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[17]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[18]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[19]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[20]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[21]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[22]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[23]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[24]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[25]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[26]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[27]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[28]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[29]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[30]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (10041): Inferred latch for "BusA[31]" at datapath.vhd(77) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 77
Info (12128): Elaborating entity "registerfile" for hierarchy "datapath:dp|registerfile:reg_file" File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd Line: 74
Info (12128): Elaborating entity "debugging" for hierarchy "debugging:db" File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/JFEGS.vhd Line: 140
Info (12128): Elaborating entity "debugging_display" for hierarchy "debugging:db|debugging_display:dd" File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/debugging.vhd Line: 93
Warning (10542): VHDL Variable Declaration warning at utilities.vhd(53): used initial value expression for variable "inp_align" because variable was never assigned a value File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/utilities.vhd Line: 53
Warning (10542): VHDL Variable Declaration warning at io.vhd(72): used initial value expression for variable "inp_align" because variable was never assigned a value File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/io.vhd Line: 72
Warning (10873): Using initial value X (don't care) for net "led[9..6]" at debugging_display.vhd(14) File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/debugging_display.vhd Line: 14
Error (12006): Node instance "df" instantiates undefined entity "debugging_facilitators". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/debugging.vhd Line: 92
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 16 warnings
    Error: Peak virtual memory: 4901 megabytes
    Error: Processing ended: Tue Nov 08 10:31:03 2022
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:20


