Day 9 - 4-to-2 Priority Encoder ğŸ”¢

ğŸ“Œ Description
A **priority encoder** outputs the binary representation of the highest-priority active input.  
In this design:
- `I3` has the **highest priority**.
- `I0` has the **lowest priority**.
- If no inputs are active, `valid = 0`.

- 4 input lines â†’ Encoded into 2-bit output.
- Highest-priority active input determines output.
- Includes a `valid` signal to indicate activity.

 ğŸ“‚ Files
- `priority_encoder.v` â†’ Verilog code
- `tb_priority_encoder.v` â†’ Testbench for waveform simulation

â–¶ï¸ Simulation
- Tool: [EDA Playground](https://www.edaplayground.com/)
- Simulator: Icarus Verilog / Verilator
- View waveform with **EPWave**

## âœ… Expected Behavior
| Inputs (I3 I2 I1 I0) | Output (Y1 Y0) | Valid |
|----------------------|----------------|-------|
| 0000                 | 00             | 0     |
| 0001                 | 00             | 1     |
| 0010                 | 01             | 1     |
| 0100                 | 10             | 1     |
| 1000                 | 11             | 1     |
| 1010                 | 11             | 1     |
| 0111                 | 10             | 1     |
| 1111                 | 11             | 1     |
