<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="E:/ise_proj/lab5/maintest_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="maintest" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="14" />
   <wvobject fp_name="/maintest/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/maintest/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/maintest/period" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">period[31:0]</obj_property>
      <obj_property name="ObjectShortName">period[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/maintest/uut/curr_pc" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">curr_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">curr_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/maintest/uut/IR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">IR[31:0]</obj_property>
      <obj_property name="ObjectShortName">IR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/maintest/uut/RegDst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RegDst</obj_property>
      <obj_property name="ObjectShortName">RegDst</obj_property>
   </wvobject>
   <wvobject fp_name="/maintest/uut/ALUSrc" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ALUSrc</obj_property>
      <obj_property name="ObjectShortName">ALUSrc</obj_property>
   </wvobject>
   <wvobject fp_name="/maintest/uut/MemtoReg" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">MemtoReg</obj_property>
      <obj_property name="ObjectShortName">MemtoReg</obj_property>
   </wvobject>
   <wvobject fp_name="/maintest/uut/RegWrite" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/maintest/uut/MemWrite" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">MemWrite</obj_property>
      <obj_property name="ObjectShortName">MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/maintest/uut/Branch" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">Branch</obj_property>
      <obj_property name="ObjectShortName">Branch</obj_property>
   </wvobject>
   <wvobject fp_name="/maintest/uut/Jump" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">Jump</obj_property>
      <obj_property name="ObjectShortName">Jump</obj_property>
   </wvobject>
   <wvobject fp_name="/maintest/uut/ALUOp" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ALUOp[1:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/maintest/uut/ALUControl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ALUControl[2:0]</obj_property>
      <obj_property name="ObjectShortName">ALUControl[2:0]</obj_property>
   </wvobject>
</wave_config>
