<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub SystemVerilog Daily Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2023-06-18T01:45:24Z</updated>
  <subtitle>Daily Trending of SystemVerilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>estufa-cin-ufpe/RISC-V-Pipeline</title>
    <updated>2023-06-18T01:45:24Z</updated>
    <id>tag:github.com,2023-06-18:/estufa-cin-ufpe/RISC-V-Pipeline</id>
    <link href="https://github.com/estufa-cin-ufpe/RISC-V-Pipeline" rel="alternate"></link>
    <summary type="html">&lt;p&gt;32-bit 5-stage pipelined RISC-V processor in SystemVerilog&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>