

================================================================
== Vitis HLS Report for 'write_result_Pipeline_VITIS_LOOP_20_1'
================================================================
* Date:           Sun May 19 04:59:55 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    40963|    40963|  0.137 ms|  0.137 ms|  40963|  40963|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |    40961|    40961|         7|          5|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 5, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln20_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln20"   --->   Operation 11 'read' 'sext_ln20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln20_cast = sext i63 %sext_ln20_read"   --->   Operation 12 'sext' 'sext_ln20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_3, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i14 %i" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:20]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln20_cast" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:20]   --->   Operation 17 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.65ns)   --->   "%icmp_ln20 = icmp_eq  i14 %i_1, i14 8192" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:20]   --->   Operation 18 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.76ns)   --->   "%add_ln20 = add i14 %i_1, i14 1" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:20]   --->   Operation 20 'add' 'add_ln20' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc.split, void %for.end11.exitStub" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:20]   --->   Operation 21 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i14 %i_1" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:20]   --->   Operation 22 'zext' 'zext_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%out_buf_0_addr = getelementptr i16 %out_buf_0, i64 0, i64 %zext_ln20" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:24]   --->   Operation 23 'getelementptr' 'out_buf_0_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.24ns)   --->   "%out_buf_0_load = load i13 %out_buf_0_addr" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:24]   --->   Operation 24 'load' 'out_buf_0_load' <Predicate = (!icmp_ln20)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%out_buf_1_addr = getelementptr i16 %out_buf_1, i64 0, i64 %zext_ln20" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:24]   --->   Operation 25 'getelementptr' 'out_buf_1_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.24ns)   --->   "%out_buf_1_load = load i13 %out_buf_1_addr" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:24]   --->   Operation 26 'load' 'out_buf_1_load' <Predicate = (!icmp_ln20)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%out_buf_2_addr = getelementptr i16 %out_buf_2, i64 0, i64 %zext_ln20" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:24]   --->   Operation 27 'getelementptr' 'out_buf_2_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.24ns)   --->   "%out_buf_2_load = load i13 %out_buf_2_addr" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:24]   --->   Operation 28 'load' 'out_buf_2_load' <Predicate = (!icmp_ln20)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%out_buf_3_addr = getelementptr i16 %out_buf_3, i64 0, i64 %zext_ln20" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:24]   --->   Operation 29 'getelementptr' 'out_buf_3_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.24ns)   --->   "%out_buf_3_load = load i13 %out_buf_3_addr" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:24]   --->   Operation 30 'load' 'out_buf_3_load' <Predicate = (!icmp_ln20)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%out_buf_4_addr = getelementptr i16 %out_buf_4, i64 0, i64 %zext_ln20" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:24]   --->   Operation 31 'getelementptr' 'out_buf_4_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.24ns)   --->   "%out_buf_4_load = load i13 %out_buf_4_addr" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:24]   --->   Operation 32 'load' 'out_buf_4_load' <Predicate = (!icmp_ln20)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln20 = store i14 %add_ln20, i14 %i" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:20]   --->   Operation 33 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 34 [1/2] (1.24ns)   --->   "%out_buf_0_load = load i13 %out_buf_0_addr" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:24]   --->   Operation 34 'load' 'out_buf_0_load' <Predicate = (!icmp_ln20)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 35 [1/2] (1.24ns)   --->   "%out_buf_1_load = load i13 %out_buf_1_addr" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:24]   --->   Operation 35 'load' 'out_buf_1_load' <Predicate = (!icmp_ln20)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 36 [1/2] (1.24ns)   --->   "%out_buf_2_load = load i13 %out_buf_2_addr" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:24]   --->   Operation 36 'load' 'out_buf_2_load' <Predicate = (!icmp_ln20)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 37 [1/2] (1.24ns)   --->   "%out_buf_3_load = load i13 %out_buf_3_addr" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:24]   --->   Operation 37 'load' 'out_buf_3_load' <Predicate = (!icmp_ln20)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 38 [1/2] (1.24ns)   --->   "%out_buf_4_load = load i13 %out_buf_4_addr" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:24]   --->   Operation 38 'load' 'out_buf_4_load' <Predicate = (!icmp_ln20)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 39 [1/1] (2.43ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem1_addr, i16 %out_buf_0_load, i2 3" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:22]   --->   Operation 39 'write' 'write_ln22' <Predicate = (!icmp_ln20)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 40 [1/1] (2.43ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem1_addr, i16 %out_buf_1_load, i2 3" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:22]   --->   Operation 40 'write' 'write_ln22' <Predicate = (!icmp_ln20)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 41 [1/1] (2.43ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem1_addr, i16 %out_buf_2_load, i2 3" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:22]   --->   Operation 41 'write' 'write_ln22' <Predicate = (!icmp_ln20)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 42 [1/1] (2.43ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem1_addr, i16 %out_buf_3_load, i2 3" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:22]   --->   Operation 42 'write' 'write_ln22' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:21]   --->   Operation 43 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:20]   --->   Operation 44 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (2.43ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem1_addr, i16 %out_buf_4_load, i2 3" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:22]   --->   Operation 45 'write' 'write_ln22' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:20]   --->   Operation 46 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.25ns
The critical path consists of the following:
	'alloca' operation ('i') [8]  (0 ns)
	'load' operation ('i', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:20) on local variable 'i' [15]  (0 ns)
	'getelementptr' operation ('out_buf_0_addr', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:24) [25]  (0 ns)
	'load' operation ('out_buf_0_load', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:24) on array 'out_buf_0' [26]  (1.25 ns)

 <State 2>: 1.25ns
The critical path consists of the following:
	'load' operation ('out_buf_0_load', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:24) on array 'out_buf_0' [26]  (1.25 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln22', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:22) on port 'gmem1' (/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:22) [35]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln22', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:22) on port 'gmem1' (/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:22) [36]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln22', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:22) on port 'gmem1' (/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:22) [37]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln22', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:22) on port 'gmem1' (/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:22) [38]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln22', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:22) on port 'gmem1' (/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:22) [39]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
