<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="Hough" solutionName="solution1" date="2018-12-03T21:37:48.935+0800"/>
        <logs message="@E Simulation failed: Function 'main' returns nonzero value '3'." projectName="Hough" solutionName="solution1" date="2018-12-03T21:37:48.920+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="Hough" solutionName="solution1" date="2018-12-03T21:35:33.186+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="Hough" solutionName="solution1" date="2018-12-03T20:50:37.885+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="Hough" solutionName="solution1" date="2018-12-03T20:39:49.840+0800"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="Hough" solutionName="solution1" date="2018-09-25T14:17:56.114+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="Hough" solutionName="solution1" date="2018-09-25T14:17:55.967+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="Hough" solutionName="solution1" date="2018-09-25T14:17:50.015+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="Hough" solutionName="solution1" date="2018-09-25T14:17:49.727+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos&lt;float>' to 'sin_or_cos_float_s'." projectName="Hough" solutionName="solution1" date="2018-09-25T14:17:48.635+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit6_proc' to 'Block_Mat_exit6_proc'." projectName="Hough" solutionName="solution1" date="2018-09-25T14:17:48.591+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit6_proc146' to 'Block_Mat.exit6_proc' (image_core.cpp:20)" projectName="Hough" solutionName="solution1" date="2018-09-25T14:17:48.564+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat&lt;8, 240, 320, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)" projectName="Hough" solutionName="solution1" date="2018-09-25T14:17:46.844+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Array2Mat&lt;100, int, 1, 100, 2050>' to 'Array2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:49:46)" projectName="Hough" solutionName="solution1" date="2018-09-25T14:17:46.838+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::HoughLinesStandard&lt;1, 1, 99, 240, 320, unsigned char>' to 'HoughLinesStandard' (./hough.h:14:13)" projectName="Hough" solutionName="solution1" date="2018-09-25T14:17:46.832+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::HoughSortDescent&lt;204386>' to 'HoughSortDescent' (./hough.h:23:3)" projectName="Hough" solutionName="solution1" date="2018-09-25T14:17:46.827+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo&lt;32, 1, 100, 2050>' to 'Mat2AXIvideo' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:78:50)" projectName="Hough" solutionName="solution1" date="2018-09-25T14:17:46.821+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D&lt;240, 320, 0, unsigned char>' to 'Mat2Array2D' (./my_function.h:73:21)" projectName="Hough" solutionName="solution1" date="2018-09-25T14:17:46.815+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos&lt;float>' to 'sin_or_cos&lt;float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:235)" projectName="Hough" solutionName="solution1" date="2018-09-25T14:17:46.810+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (./hough.h:23:13) in function 'hls::HoughSortDescent&lt;204386>' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop." projectName="Hough" solutionName="solution1" date="2018-09-25T14:17:46.805+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'lines' should be updated in process function 'hls::HoughLinesStandard&lt;1, 1, 99, 240, 320, unsigned char>', otherwise it may not be synthesized correctly." projectName="Hough" solutionName="solution1" date="2018-09-25T14:17:43.998+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'edge.val' should be updated in process function 'hls::Mat2Array2D&lt;240, 320, 0, unsigned char>', otherwise it may not be synthesized correctly." projectName="Hough" solutionName="solution1" date="2018-09-25T14:17:43.975+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dst.data_stream.V' (image_core.cpp:23)." projectName="Hough" solutionName="solution1" date="2018-09-25T14:17:41.835+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src.data_stream.V' (image_core.cpp:20)." projectName="Hough" solutionName="solution1" date="2018-09-25T14:17:41.549+0800" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:296: variable-indexed range selection may cause suboptimal QoR." projectName="Hough" solutionName="solution1" date="2018-09-25T14:17:39.526+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [F:/FPGA/project/HLS/Hough_1.0/Hough/solution1/sim/verilog/ip/xil_defaultlib/HoughLines_Core_ap_fpext_0_no_dsp_32.vhd:184]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp&#xD;&#xA;Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg&#xD;&#xA;Compiling package floating_point_v7_1_6.flt_utils&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling package floating_point_v7_1_6.vt2mutils&#xD;&#xA;Compiling package floating_point_v7_1_6.vt2mcomps&#xD;&#xA;Compiling module xil_defaultlib.HoughLines_Core_ctrl_s_axi&#xD;&#xA;Compiling module xil_defaultlib.HoughLines_Core_etde_memcore_ram&#xD;&#xA;Compiling module xil_defaultlib.HoughLines_Core_etde_memcore&#xD;&#xA;Compiling module xil_defaultlib.HoughLines_Core_etde(AddressRang...&#xD;&#xA;Compiling module xil_defaultlib.HoughLines_Core_ludo_memcore_ram&#xD;&#xA;Compiling module xil_defaultlib.HoughLines_Core_ludo_memcore&#xD;&#xA;Compiling module xil_defaultlib.HoughLines_Core_ludo(AddressRang...&#xD;&#xA;Compiling module xil_defaultlib.Block_Mat_exit6_proc&#xD;&#xA;Compiling module xil_defaultlib.AXIvideo2Mat&#xD;&#xA;Compiling module xil_defaultlib.Mat2Array2D&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesStandarjbC_rom&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesStandarjbC(DataWidth=2...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesStandarkbM_rom&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesStandarkbM(DataWidth=2...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesStandarlbW_ram&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesStandarlbW(DataWidth=1...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesStandarncg_ram&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesStandarncg(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesStandarocq_ram&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesStandarocq(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.sin_or_cos_float_bkb_rom&#xD;&#xA;Compiling module xil_defaultlib.sin_or_cos_float_bkb(DataWidth=1...&#xD;&#xA;Compiling module xil_defaultlib.sin_or_cos_float_cud_rom&#xD;&#xA;Compiling module xil_defaultlib.sin_or_cos_float_cud(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.sin_or_cos_float_dEe_rom&#xD;&#xA;Compiling module xil_defaultlib.sin_or_cos_float_dEe(DataWidth=2...&#xD;&#xA;Compiling module xil_defaultlib.sin_or_cos_float_eOg_rom&#xD;&#xA;Compiling module xil_defaultlib.sin_or_cos_float_eOg(DataWidth=1...&#xD;&#xA;Compiling module xil_defaultlib.HoughLines_Core_mfYi(ID=1,din0_W...&#xD;&#xA;Compiling module xil_defaultlib.HoughLines_Core_mg8j(ID=1,din0_W...&#xD;&#xA;Compiling module xil_defaultlib.HoughLines_Core_mhbi_DSP48_0&#xD;&#xA;Compiling module xil_defaultlib.HoughLines_Core_mhbi(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.HoughLines_Core_mibs_DSP48_1&#xD;&#xA;Compiling module xil_defaultlib.HoughLines_Core_mibs(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.sin_or_cos_float_s&#xD;&#xA;Compiling module xil_defaultlib.HoughSortDescent&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily=&quot;virte...]&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;v...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily=&quot;virte...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture houghlines_core_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.HoughLines_Core_ap_fmul_0_max_dsp_32 [houghlines_core_ap_fmul_0_max_ds...]&#xD;&#xA;Compiling module xil_defaultlib.HoughLines_Core_fpcA(ID=1)&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=64,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0,fast_in...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=39,nor...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily=&quot;virtex7&quot;,...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily=&quot;virtex7&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily=&quot;virtex7&quot;,...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily=&quot;virtex7&quot;,...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=64,resu...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;vir...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture houghlines_core_ap_uitofp_0_no_dsp_32_arch of entity xil_defaultlib.HoughLines_Core_ap_uitofp_0_no_dsp_32 [houghlines_core_ap_uitofp_0_no_d...]&#xD;&#xA;Compiling module xil_defaultlib.HoughLines_Core_uqcK(ID=1)&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture houghlines_core_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.HoughLines_Core_ap_sitofp_0_no_dsp_32 [houghlines_core_ap_sitofp_0_no_d...]&#xD;&#xA;Compiling module xil_defaultlib.HoughLines_Core_srcU(ID=1)&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(a_fw=24,op_delay...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;vir...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture houghlines_core_ap_fpext_0_no_dsp_32_arch of entity xil_defaultlib.HoughLines_Core_ap_fpext_0_no_dsp_32 [houghlines_core_ap_fpext_0_no_ds...]&#xD;&#xA;Compiling module xil_defaultlib.HoughLines_Core_fsc4(ID=1)&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesStandard&#xD;&#xA;Compiling module xil_defaultlib.Array2Mat&#xD;&#xA;Compiling module xil_defaultlib.Mat2AXIvideo&#xD;&#xA;Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.fifo_w32_d2_A&#xD;&#xA;Compiling module xil_defaultlib.fifo_w32_d4_A_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.fifo_w32_d4_A&#xD;&#xA;Compiling module xil_defaultlib.fifo_w1_d5_A_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.fifo_w1_d5_A&#xD;&#xA;Compiling module xil_defaultlib.fifo_w8_d5_A_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.fifo_w8_d5_A&#xD;&#xA;Compiling module xil_defaultlib.fifo_w8_d2_A_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.fifo_w8_d2_A&#xD;&#xA;Compiling module xil_defaultlib.fifo_w16_d2_A_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.fifo_w16_d2_A&#xD;&#xA;Compiling module xil_defaultlib.fifo_w1_d2_A_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.fifo_w1_d2_A&#xD;&#xA;Compiling module xil_defaultlib.start_for_Mat2Arrvdy_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.start_for_Mat2Arrvdy&#xD;&#xA;Compiling module xil_defaultlib.start_for_Mat2AXIwdI_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.start_for_Mat2AXIwdI&#xD;&#xA;Compiling module xil_defaultlib.HoughLines_Core&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=75763)&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=75763,WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_src_axis&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=100,WIDTH=32)&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=100,WIDTH=4)&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=100,WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_dst_axis&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_ctrl&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detector_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_HoughLines_Core_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot HoughLines_Core&#xD;&#xA;&#xD;&#xA;****** Webtalk v2018.2 (64-bit)&#xD;&#xA;  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018&#xD;&#xA;  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018&#xD;&#xA;    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source F:/FPGA/project/HLS/Hough_1.0/Hough/solution1/sim/verilog/xsim.dir/HoughLines_Core/webtalk/xsim_webtalk.tcl -notrace" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:22.758+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:09.937+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:09.930+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:09.921+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:09.911+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:09.901+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:09.895+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:09.886+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [F:/FPGA/project/HLS/Hough_1.0/Hough/solution1/sim/verilog/ip/xil_defaultlib/HoughLines_Core_ap_sitofp_0_no_dsp_32.vhd:184]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:09.868+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:09.447+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:09.439+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:09.422+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [F:/FPGA/project/HLS/Hough_1.0/Hough/solution1/sim/verilog/ip/xil_defaultlib/HoughLines_Core_ap_uitofp_0_no_dsp_32.vhd:184]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:09.389+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:09.016+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:09.008+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:08.969+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [F:/FPGA/project/HLS/Hough_1.0/Hough/solution1/sim/verilog/ip/xil_defaultlib/HoughLines_Core_ap_fmul_0_max_dsp_32.vhd:189]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:08.925+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:08.623+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:08.615+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:08.545+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:08.537+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:08.527+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:08.517+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:08.510+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:08.502+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:08.496+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:08.489+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:08.483+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:08.475+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:08.111+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="Hough" solutionName="solution1" date="2018-09-25T14:31:07.355+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'HoughLines_Core_ap_uitofp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="Hough" solutionName="solution1" date="2018-09-25T14:37:56.158+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'HoughLines_Core_ap_sitofp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="Hough" solutionName="solution1" date="2018-09-25T14:37:54.897+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'HoughLines_Core_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="Hough" solutionName="solution1" date="2018-09-25T14:37:53.715+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'HoughLines_Core_ap_fmul_0_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="Hough" solutionName="solution1" date="2018-09-25T14:37:52.655+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
