<profile>

<ReportVersion>
<Version>2019.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg484-1</Part>
<TopModelName>mlp_monte_carlo</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.702</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>1126905</Best-caseLatency>
<Average-caseLatency>1126905</Average-caseLatency>
<Worst-caseLatency>1126905</Worst-caseLatency>
<Best-caseRealTimeLatency>11.269 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>11.269 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>11.269 ms</Worst-caseRealTimeLatency>
<Interval-min>1126905</Interval-min>
<Interval-max>1126905</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>100</TripCount>
<Latency>1126400</Latency>
<IterationLatency>11264</IterationLatency>
<memset_mask0>
<TripCount>64</TripCount>
<Latency>63</Latency>
<IterationLatency>1</IterationLatency>
</memset_mask0>
<memset_mask1>
<TripCount>32</TripCount>
<Latency>31</Latency>
<IterationLatency>1</IterationLatency>
</memset_mask1>
<memset_mask2>
<TripCount>16</TripCount>
<Latency>15</Latency>
<IterationLatency>1</IterationLatency>
</memset_mask2>
<memset_mask3>
<TripCount>16</TripCount>
<Latency>15</Latency>
<IterationLatency>1</IterationLatency>
</memset_mask3>
<Loop1.5>
<TripCount>64</TripCount>
<Latency>1920</Latency>
<IterationLatency>30</IterationLatency>
<Loop1.5.1>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.5.1>
</Loop1.5>
<Loop1.6>
<TripCount>64</TripCount>
<Latency>128</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.6>
<Loop1.7>
<TripCount>64</TripCount>
<Latency>128</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.7>
<Loop1.8>
<TripCount>32</TripCount>
<Latency>6240</Latency>
<IterationLatency>195</IterationLatency>
<Loop1.8.1>
<TripCount>64</TripCount>
<Latency>192</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.8.1>
</Loop1.8>
<Loop1.9>
<TripCount>32</TripCount>
<Latency>64</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.9>
<Loop1.10>
<TripCount>32</TripCount>
<Latency>64</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.10>
<Loop1.11>
<TripCount>16</TripCount>
<Latency>1584</Latency>
<IterationLatency>99</IterationLatency>
<Loop1.11.1>
<TripCount>32</TripCount>
<Latency>96</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.11.1>
</Loop1.11>
<Loop1.12>
<TripCount>16</TripCount>
<Latency>32</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.12>
<Loop1.13>
<TripCount>16</TripCount>
<Latency>816</Latency>
<IterationLatency>51</IterationLatency>
<Loop1.13.1>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.13.1>
</Loop1.13>
<Loop1.14>
<TripCount>16</TripCount>
<Latency>32</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.14>
<Loop1.15>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.15>
</Loop1>
<Loop2>
<TripCount>100</TripCount>
<Latency>200</Latency>
<IterationLatency>2</IterationLatency>
</Loop2>
<Loop3>
<TripCount>100</TripCount>
<Latency>300</Latency>
<IterationLatency>3</IterationLatency>
</Loop3>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>9</BRAM_18K>
<DSP48E>8</DSP48E>
<FF>981</FF>
<LUT>1770</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>mlp_monte_carlo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>mlp_monte_carlo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>mlp_monte_carlo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>mlp_monte_carlo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>mlp_monte_carlo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>mlp_monte_carlo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_0</name>
<Object>mlp_monte_carlo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_1</name>
<Object>mlp_monte_carlo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_V_address0</name>
<Object>input_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_V_ce0</name>
<Object>input_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_V_q0</name>
<Object>input_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
