module syncReset(clk, rstIn, rstOut);

input clk, rstIn;
output reg rstOut;

always @(posedge clk)
begin
	rstOut <= rstIn;
end

endmodule
