# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../System_8b10b.srcs/sources_1/imports/Trabajo_Final/Cod_8b10b/Cod_8b10b.srcs/sources_1/new/Cod_8b10b.vhd" \
"../../../../System_8b10b.srcs/sources_1/imports/Trabajo_Final/Dec_8b10b/Dec_8b10b.srcs/sources_1/new/Dec_8b10b.vhd" \
"../../../../System_8b10b.srcs/sources_1/new/Head.vhd" \
"../../../../System_8b10b.srcs/sim_1/new/Head_TB.vhd" \

# Do not sort compile order
nosort
