
*** Running vivado
    with args -log BlkGPIO_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source BlkGPIO_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source BlkGPIO_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/narendiran/ubuntu_install/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1425.910 ; gain = 52.664 ; free physical = 2827 ; free virtual = 12743
Command: link_design -top BlkGPIO_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_MasterReadFromBram_0_0/BlkGPIO_MasterReadFromBram_0_0.dcp' for cell 'BlkGPIO_i/MasterReadFromBram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_MasterWriteToBRAM_0_0/BlkGPIO_MasterWriteToBRAM_0_0.dcp' for cell 'BlkGPIO_i/MasterWriteToBRAM_0'
INFO: [Project 1-454] Reading design checkpoint '/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_ResetNotGate_0_0/BlkGPIO_ResetNotGate_0_0.dcp' for cell 'BlkGPIO_i/ResetNotGate_0'
INFO: [Project 1-454] Reading design checkpoint '/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_0_0/BlkGPIO_axi_gpio_0_0.dcp' for cell 'BlkGPIO_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_1_0/BlkGPIO_axi_gpio_1_0.dcp' for cell 'BlkGPIO_i/axi_gpio_1'
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_0_0/BlkGPIO_axi_gpio_0_0_board.xdc] for cell 'BlkGPIO_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_0_0/BlkGPIO_axi_gpio_0_0_board.xdc] for cell 'BlkGPIO_i/axi_gpio_0/U0'
Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_0_0/BlkGPIO_axi_gpio_0_0.xdc] for cell 'BlkGPIO_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_0_0/BlkGPIO_axi_gpio_0_0.xdc] for cell 'BlkGPIO_i/axi_gpio_0/U0'
Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_1_0/BlkGPIO_axi_gpio_1_0_board.xdc] for cell 'BlkGPIO_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_1_0/BlkGPIO_axi_gpio_1_0_board.xdc] for cell 'BlkGPIO_i/axi_gpio_1/U0'
Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_1_0/BlkGPIO_axi_gpio_1_0.xdc] for cell 'BlkGPIO_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_1_0/BlkGPIO_axi_gpio_1_0.xdc] for cell 'BlkGPIO_i/axi_gpio_1/U0'
Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/constrs_1/new/constFIle.xdc]
Finished Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/constrs_1/new/constFIle.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.258 ; gain = 0.000 ; free physical = 2518 ; free virtual = 12433
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1746.258 ; gain = 320.348 ; free physical = 2518 ; free virtual = 12433
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1825.867 ; gain = 79.609 ; free physical = 2513 ; free virtual = 12428

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 206983e52

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2243.727 ; gain = 417.859 ; free physical = 2146 ; free virtual = 12061

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1de092c4d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2359.664 ; gain = 0.000 ; free physical = 2027 ; free virtual = 11943
INFO: [Opt 31-389] Phase Retarget created 22 cells and removed 27 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c98d5a68

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2359.664 ; gain = 0.000 ; free physical = 2027 ; free virtual = 11942
INFO: [Opt 31-389] Phase Constant propagation created 12 cells and removed 118 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2334ac741

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2359.664 ; gain = 0.000 ; free physical = 2027 ; free virtual = 11942
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 11 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clkIn_IBUF_BUFG_inst to drive 91 load(s) on clock net clkIn_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1e395008c

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2359.664 ; gain = 0.000 ; free physical = 2027 ; free virtual = 11942
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e395008c

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2359.664 ; gain = 0.000 ; free physical = 2027 ; free virtual = 11942
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e395008c

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2359.664 ; gain = 0.000 ; free physical = 2027 ; free virtual = 11943
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              22  |              27  |                                              4  |
|  Constant propagation         |              12  |             118  |                                              0  |
|  Sweep                        |               0  |              11  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2359.664 ; gain = 0.000 ; free physical = 2027 ; free virtual = 11942
Ending Logic Optimization Task | Checksum: 179b2ab2f

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2359.664 ; gain = 0.000 ; free physical = 2027 ; free virtual = 11942

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 179b2ab2f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2359.664 ; gain = 0.000 ; free physical = 2027 ; free virtual = 11942

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 179b2ab2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2359.664 ; gain = 0.000 ; free physical = 2027 ; free virtual = 11942

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2359.664 ; gain = 0.000 ; free physical = 2027 ; free virtual = 11942
Ending Netlist Obfuscation Task | Checksum: 179b2ab2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2359.664 ; gain = 0.000 ; free physical = 2026 ; free virtual = 11942
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2359.664 ; gain = 613.406 ; free physical = 2026 ; free virtual = 11942
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2359.664 ; gain = 0.000 ; free physical = 2026 ; free virtual = 11941
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2391.680 ; gain = 0.000 ; free physical = 2023 ; free virtual = 11940
INFO: [Common 17-1381] The checkpoint '/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/impl_1/BlkGPIO_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file BlkGPIO_wrapper_drc_opted.rpt -pb BlkGPIO_wrapper_drc_opted.pb -rpx BlkGPIO_wrapper_drc_opted.rpx
Command: report_drc -file BlkGPIO_wrapper_drc_opted.rpt -pb BlkGPIO_wrapper_drc_opted.pb -rpx BlkGPIO_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/impl_1/BlkGPIO_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2014 ; free virtual = 11930
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 156836a18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2014 ; free virtual = 11930
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2014 ; free virtual = 11930

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 159cc5fec

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 1997 ; free virtual = 11913

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17d3b14ee

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2012 ; free virtual = 11927

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17d3b14ee

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2012 ; free virtual = 11927
Phase 1 Placer Initialization | Checksum: 17d3b14ee

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2012 ; free virtual = 11927

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fa3d8918

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2011 ; free virtual = 11927

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2008 ; free virtual = 11924

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1c0436bd2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2008 ; free virtual = 11924
Phase 2.2 Global Placement Core | Checksum: 18711f333

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2008 ; free virtual = 11924
Phase 2 Global Placement | Checksum: 18711f333

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2008 ; free virtual = 11924

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2027b4273

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2008 ; free virtual = 11924

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f281a341

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2008 ; free virtual = 11924

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b25e0b10

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2008 ; free virtual = 11924

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a024aae9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2008 ; free virtual = 11924

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15f165bcb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2007 ; free virtual = 11922

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1967be40a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2007 ; free virtual = 11922

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a0c48331

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2007 ; free virtual = 11922
Phase 3 Detail Placement | Checksum: 1a0c48331

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2007 ; free virtual = 11922

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b2fbbbde

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b2fbbbde

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2006 ; free virtual = 11922
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.582. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d46c6a9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2006 ; free virtual = 11922
Phase 4.1 Post Commit Optimization | Checksum: 1d46c6a9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2006 ; free virtual = 11922

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d46c6a9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2007 ; free virtual = 11923

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d46c6a9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2007 ; free virtual = 11923

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2007 ; free virtual = 11923
Phase 4.4 Final Placement Cleanup | Checksum: 1eeae8ed0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2007 ; free virtual = 11923
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1eeae8ed0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2007 ; free virtual = 11923
Ending Placer Task | Checksum: 136b94067

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2007 ; free virtual = 11923
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2010 ; free virtual = 11926
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2004 ; free virtual = 11921
INFO: [Common 17-1381] The checkpoint '/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/impl_1/BlkGPIO_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file BlkGPIO_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 1997 ; free virtual = 11913
INFO: [runtcl-4] Executing : report_utilization -file BlkGPIO_wrapper_utilization_placed.rpt -pb BlkGPIO_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file BlkGPIO_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 2006 ; free virtual = 11922
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: a453e025 ConstDB: 0 ShapeSum: 92656042 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: efb09d7c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 1932 ; free virtual = 11848
Post Restoration Checksum: NetGraph: a75241c1 NumContArr: 485e5bbb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: efb09d7c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2463.340 ; gain = 23.637 ; free physical = 1903 ; free virtual = 11819

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: efb09d7c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2477.340 ; gain = 37.637 ; free physical = 1888 ; free virtual = 11804

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: efb09d7c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2477.340 ; gain = 37.637 ; free physical = 1888 ; free virtual = 11805
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ced9f43b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2485.348 ; gain = 45.645 ; free physical = 1884 ; free virtual = 11801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.467  | TNS=0.000  | WHS=-0.134 | THS=-3.097 |

Phase 2 Router Initialization | Checksum: 1efc282ee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2485.348 ; gain = 45.645 ; free physical = 1884 ; free virtual = 11800

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 113
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 113
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 165516575

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2487.352 ; gain = 47.648 ; free physical = 1884 ; free virtual = 11800

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.300  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e2553405

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2487.352 ; gain = 47.648 ; free physical = 1883 ; free virtual = 11799

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.300  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13dacabf4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2487.352 ; gain = 47.648 ; free physical = 1883 ; free virtual = 11799
Phase 4 Rip-up And Reroute | Checksum: 13dacabf4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2487.352 ; gain = 47.648 ; free physical = 1883 ; free virtual = 11799

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13dacabf4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2487.352 ; gain = 47.648 ; free physical = 1883 ; free virtual = 11799

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13dacabf4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2487.352 ; gain = 47.648 ; free physical = 1883 ; free virtual = 11799
Phase 5 Delay and Skew Optimization | Checksum: 13dacabf4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2487.352 ; gain = 47.648 ; free physical = 1883 ; free virtual = 11799

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c1d90dcb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2487.352 ; gain = 47.648 ; free physical = 1883 ; free virtual = 11800
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.453  | TNS=0.000  | WHS=0.104  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1428d9584

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2487.352 ; gain = 47.648 ; free physical = 1883 ; free virtual = 11800
Phase 6 Post Hold Fix | Checksum: 1428d9584

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2487.352 ; gain = 47.648 ; free physical = 1883 ; free virtual = 11800

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0563063 %
  Global Horizontal Routing Utilization  = 0.0266544 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 981cdbd8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2487.352 ; gain = 47.648 ; free physical = 1883 ; free virtual = 11800

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 981cdbd8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2489.352 ; gain = 49.648 ; free physical = 1883 ; free virtual = 11799

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 5b4535b0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2489.352 ; gain = 49.648 ; free physical = 1883 ; free virtual = 11799

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.453  | TNS=0.000  | WHS=0.104  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 5b4535b0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2489.352 ; gain = 49.648 ; free physical = 1882 ; free virtual = 11798
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2489.352 ; gain = 49.648 ; free physical = 1898 ; free virtual = 11814

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2489.352 ; gain = 49.648 ; free physical = 1898 ; free virtual = 11814
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.352 ; gain = 0.000 ; free physical = 1898 ; free virtual = 11814
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2498.258 ; gain = 2.969 ; free physical = 1894 ; free virtual = 11812
INFO: [Common 17-1381] The checkpoint '/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/impl_1/BlkGPIO_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file BlkGPIO_wrapper_drc_routed.rpt -pb BlkGPIO_wrapper_drc_routed.pb -rpx BlkGPIO_wrapper_drc_routed.rpx
Command: report_drc -file BlkGPIO_wrapper_drc_routed.rpt -pb BlkGPIO_wrapper_drc_routed.pb -rpx BlkGPIO_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/impl_1/BlkGPIO_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file BlkGPIO_wrapper_methodology_drc_routed.rpt -pb BlkGPIO_wrapper_methodology_drc_routed.pb -rpx BlkGPIO_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file BlkGPIO_wrapper_methodology_drc_routed.rpt -pb BlkGPIO_wrapper_methodology_drc_routed.pb -rpx BlkGPIO_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/impl_1/BlkGPIO_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file BlkGPIO_wrapper_power_routed.rpt -pb BlkGPIO_wrapper_power_summary_routed.pb -rpx BlkGPIO_wrapper_power_routed.rpx
Command: report_power -file BlkGPIO_wrapper_power_routed.rpt -pb BlkGPIO_wrapper_power_summary_routed.pb -rpx BlkGPIO_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file BlkGPIO_wrapper_route_status.rpt -pb BlkGPIO_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file BlkGPIO_wrapper_timing_summary_routed.rpt -pb BlkGPIO_wrapper_timing_summary_routed.pb -rpx BlkGPIO_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file BlkGPIO_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file BlkGPIO_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file BlkGPIO_wrapper_bus_skew_routed.rpt -pb BlkGPIO_wrapper_bus_skew_routed.pb -rpx BlkGPIO_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force BlkGPIO_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./BlkGPIO_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jun  4 09:52:55 2021. For additional details about this file, please refer to the WebTalk help file at /media/narendiran/ubuntu_install/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2843.793 ; gain = 280.898 ; free physical = 1873 ; free virtual = 11792
INFO: [Common 17-206] Exiting Vivado at Fri Jun  4 09:52:55 2021...
