;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; A_Button
A_Button__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
A_Button__0__MASK EQU 0x04
A_Button__0__PC EQU CYREG_PRT0_PC2
A_Button__0__PORT EQU 0
A_Button__0__SHIFT EQU 2
A_Button__AG EQU CYREG_PRT0_AG
A_Button__AMUX EQU CYREG_PRT0_AMUX
A_Button__BIE EQU CYREG_PRT0_BIE
A_Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
A_Button__BYP EQU CYREG_PRT0_BYP
A_Button__CTL EQU CYREG_PRT0_CTL
A_Button__DM0 EQU CYREG_PRT0_DM0
A_Button__DM1 EQU CYREG_PRT0_DM1
A_Button__DM2 EQU CYREG_PRT0_DM2
A_Button__DR EQU CYREG_PRT0_DR
A_Button__INP_DIS EQU CYREG_PRT0_INP_DIS
A_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
A_Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
A_Button__LCD_EN EQU CYREG_PRT0_LCD_EN
A_Button__MASK EQU 0x04
A_Button__PORT EQU 0
A_Button__PRT EQU CYREG_PRT0_PRT
A_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
A_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
A_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
A_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
A_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
A_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
A_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
A_Button__PS EQU CYREG_PRT0_PS
A_Button__SHIFT EQU 2
A_Button__SLW EQU CYREG_PRT0_SLW

; B_Button
B_Button__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
B_Button__0__MASK EQU 0x08
B_Button__0__PC EQU CYREG_PRT0_PC3
B_Button__0__PORT EQU 0
B_Button__0__SHIFT EQU 3
B_Button__AG EQU CYREG_PRT0_AG
B_Button__AMUX EQU CYREG_PRT0_AMUX
B_Button__BIE EQU CYREG_PRT0_BIE
B_Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
B_Button__BYP EQU CYREG_PRT0_BYP
B_Button__CTL EQU CYREG_PRT0_CTL
B_Button__DM0 EQU CYREG_PRT0_DM0
B_Button__DM1 EQU CYREG_PRT0_DM1
B_Button__DM2 EQU CYREG_PRT0_DM2
B_Button__DR EQU CYREG_PRT0_DR
B_Button__INP_DIS EQU CYREG_PRT0_INP_DIS
B_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
B_Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
B_Button__LCD_EN EQU CYREG_PRT0_LCD_EN
B_Button__MASK EQU 0x08
B_Button__PORT EQU 0
B_Button__PRT EQU CYREG_PRT0_PRT
B_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
B_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
B_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
B_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
B_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
B_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
B_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
B_Button__PS EQU CYREG_PRT0_PS
B_Button__SHIFT EQU 3
B_Button__SLW EQU CYREG_PRT0_SLW

; DEBUG_UART_BUART
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
DEBUG_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
DEBUG_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
DEBUG_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
DEBUG_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
DEBUG_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
DEBUG_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
DEBUG_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
DEBUG_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
DEBUG_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
DEBUG_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
DEBUG_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
DEBUG_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
DEBUG_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
DEBUG_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
DEBUG_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
DEBUG_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
DEBUG_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
DEBUG_UART_BUART_sRX_RxSts__3__POS EQU 3
DEBUG_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
DEBUG_UART_BUART_sRX_RxSts__4__POS EQU 4
DEBUG_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
DEBUG_UART_BUART_sRX_RxSts__5__POS EQU 5
DEBUG_UART_BUART_sRX_RxSts__MASK EQU 0x38
DEBUG_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
DEBUG_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
DEBUG_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB11_A0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB11_A1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB11_D0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB11_D1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB11_F0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB11_F1
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
DEBUG_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
DEBUG_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
DEBUG_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
DEBUG_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
DEBUG_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
DEBUG_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
DEBUG_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
DEBUG_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
DEBUG_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
DEBUG_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
DEBUG_UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
DEBUG_UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
DEBUG_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
DEBUG_UART_BUART_sTX_TxSts__0__POS EQU 0
DEBUG_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
DEBUG_UART_BUART_sTX_TxSts__1__POS EQU 1
DEBUG_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
DEBUG_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
DEBUG_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
DEBUG_UART_BUART_sTX_TxSts__2__POS EQU 2
DEBUG_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
DEBUG_UART_BUART_sTX_TxSts__3__POS EQU 3
DEBUG_UART_BUART_sTX_TxSts__MASK EQU 0x0F
DEBUG_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
DEBUG_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
DEBUG_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST

; DEBUG_UART_IntClock
DEBUG_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
DEBUG_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
DEBUG_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
DEBUG_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
DEBUG_UART_IntClock__INDEX EQU 0x00
DEBUG_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DEBUG_UART_IntClock__PM_ACT_MSK EQU 0x01
DEBUG_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DEBUG_UART_IntClock__PM_STBY_MSK EQU 0x01

; Joystick_Button
Joystick_Button__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Joystick_Button__0__MASK EQU 0x01
Joystick_Button__0__PC EQU CYREG_PRT0_PC0
Joystick_Button__0__PORT EQU 0
Joystick_Button__0__SHIFT EQU 0
Joystick_Button__AG EQU CYREG_PRT0_AG
Joystick_Button__AMUX EQU CYREG_PRT0_AMUX
Joystick_Button__BIE EQU CYREG_PRT0_BIE
Joystick_Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Joystick_Button__BYP EQU CYREG_PRT0_BYP
Joystick_Button__CTL EQU CYREG_PRT0_CTL
Joystick_Button__DM0 EQU CYREG_PRT0_DM0
Joystick_Button__DM1 EQU CYREG_PRT0_DM1
Joystick_Button__DM2 EQU CYREG_PRT0_DM2
Joystick_Button__DR EQU CYREG_PRT0_DR
Joystick_Button__INP_DIS EQU CYREG_PRT0_INP_DIS
Joystick_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Joystick_Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Joystick_Button__LCD_EN EQU CYREG_PRT0_LCD_EN
Joystick_Button__MASK EQU 0x01
Joystick_Button__PORT EQU 0
Joystick_Button__PRT EQU CYREG_PRT0_PRT
Joystick_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Joystick_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Joystick_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Joystick_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Joystick_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Joystick_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Joystick_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Joystick_Button__PS EQU CYREG_PRT0_PS
Joystick_Button__SHIFT EQU 0
Joystick_Button__SLW EQU CYREG_PRT0_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Select_Button
Select_Button__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Select_Button__0__MASK EQU 0x80
Select_Button__0__PC EQU CYREG_PRT0_PC7
Select_Button__0__PORT EQU 0
Select_Button__0__SHIFT EQU 7
Select_Button__AG EQU CYREG_PRT0_AG
Select_Button__AMUX EQU CYREG_PRT0_AMUX
Select_Button__BIE EQU CYREG_PRT0_BIE
Select_Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Select_Button__BYP EQU CYREG_PRT0_BYP
Select_Button__CTL EQU CYREG_PRT0_CTL
Select_Button__DM0 EQU CYREG_PRT0_DM0
Select_Button__DM1 EQU CYREG_PRT0_DM1
Select_Button__DM2 EQU CYREG_PRT0_DM2
Select_Button__DR EQU CYREG_PRT0_DR
Select_Button__INP_DIS EQU CYREG_PRT0_INP_DIS
Select_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Select_Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Select_Button__LCD_EN EQU CYREG_PRT0_LCD_EN
Select_Button__MASK EQU 0x80
Select_Button__PORT EQU 0
Select_Button__PRT EQU CYREG_PRT0_PRT
Select_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Select_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Select_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Select_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Select_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Select_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Select_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Select_Button__PS EQU CYREG_PRT0_PS
Select_Button__SHIFT EQU 7
Select_Button__SLW EQU CYREG_PRT0_SLW

; Start_Button
Start_Button__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Start_Button__0__MASK EQU 0x40
Start_Button__0__PC EQU CYREG_PRT0_PC6
Start_Button__0__PORT EQU 0
Start_Button__0__SHIFT EQU 6
Start_Button__AG EQU CYREG_PRT0_AG
Start_Button__AMUX EQU CYREG_PRT0_AMUX
Start_Button__BIE EQU CYREG_PRT0_BIE
Start_Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Start_Button__BYP EQU CYREG_PRT0_BYP
Start_Button__CTL EQU CYREG_PRT0_CTL
Start_Button__DM0 EQU CYREG_PRT0_DM0
Start_Button__DM1 EQU CYREG_PRT0_DM1
Start_Button__DM2 EQU CYREG_PRT0_DM2
Start_Button__DR EQU CYREG_PRT0_DR
Start_Button__INP_DIS EQU CYREG_PRT0_INP_DIS
Start_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Start_Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Start_Button__LCD_EN EQU CYREG_PRT0_LCD_EN
Start_Button__MASK EQU 0x40
Start_Button__PORT EQU 0
Start_Button__PRT EQU CYREG_PRT0_PRT
Start_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Start_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Start_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Start_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Start_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Start_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Start_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Start_Button__PS EQU CYREG_PRT0_PS
Start_Button__SHIFT EQU 6
Start_Button__SLW EQU CYREG_PRT0_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; X_Button
X_Button__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
X_Button__0__MASK EQU 0x20
X_Button__0__PC EQU CYREG_PRT0_PC5
X_Button__0__PORT EQU 0
X_Button__0__SHIFT EQU 5
X_Button__AG EQU CYREG_PRT0_AG
X_Button__AMUX EQU CYREG_PRT0_AMUX
X_Button__BIE EQU CYREG_PRT0_BIE
X_Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
X_Button__BYP EQU CYREG_PRT0_BYP
X_Button__CTL EQU CYREG_PRT0_CTL
X_Button__DM0 EQU CYREG_PRT0_DM0
X_Button__DM1 EQU CYREG_PRT0_DM1
X_Button__DM2 EQU CYREG_PRT0_DM2
X_Button__DR EQU CYREG_PRT0_DR
X_Button__INP_DIS EQU CYREG_PRT0_INP_DIS
X_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
X_Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
X_Button__LCD_EN EQU CYREG_PRT0_LCD_EN
X_Button__MASK EQU 0x20
X_Button__PORT EQU 0
X_Button__PRT EQU CYREG_PRT0_PRT
X_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
X_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
X_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
X_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
X_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
X_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
X_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
X_Button__PS EQU CYREG_PRT0_PS
X_Button__SHIFT EQU 5
X_Button__SLW EQU CYREG_PRT0_SLW

; Y_Button
Y_Button__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Y_Button__0__MASK EQU 0x10
Y_Button__0__PC EQU CYREG_PRT0_PC4
Y_Button__0__PORT EQU 0
Y_Button__0__SHIFT EQU 4
Y_Button__AG EQU CYREG_PRT0_AG
Y_Button__AMUX EQU CYREG_PRT0_AMUX
Y_Button__BIE EQU CYREG_PRT0_BIE
Y_Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Y_Button__BYP EQU CYREG_PRT0_BYP
Y_Button__CTL EQU CYREG_PRT0_CTL
Y_Button__DM0 EQU CYREG_PRT0_DM0
Y_Button__DM1 EQU CYREG_PRT0_DM1
Y_Button__DM2 EQU CYREG_PRT0_DM2
Y_Button__DR EQU CYREG_PRT0_DR
Y_Button__INP_DIS EQU CYREG_PRT0_INP_DIS
Y_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Y_Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Y_Button__LCD_EN EQU CYREG_PRT0_LCD_EN
Y_Button__MASK EQU 0x10
Y_Button__PORT EQU 0
Y_Button__PRT EQU CYREG_PRT0_PRT
Y_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Y_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Y_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Y_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Y_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Y_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Y_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Y_Button__PS EQU CYREG_PRT0_PS
Y_Button__SHIFT EQU 4
Y_Button__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
