````markdown
# LSP ZkouÅ¡ka - 30. ledna 2015

> **CVUT FEL (ÄŒVUT) - ÄŒeskÃ© vysokÃ© uÄenÃ­ technickÃ© v Praze | Czech Technical University in Prague**
>
> ğŸ‡¨ğŸ‡³ [ä¸­æ–‡ç‰ˆ](2015-01-30_Exam_CN.md) | ğŸ‡¬ğŸ‡§ [English](2015-01-30_Exam_EN.md) | ğŸ‡¨ğŸ‡¿ [ÄŒeÅ¡tina](2015-01-30_Exam_CZ.md)

> ğŸ§  **AI-generovanÃ© Å™eÅ¡enÃ­** - ReferenÄnÃ­ analÃ½za nÃ­Å¾e

---

## Ãšloha 1: ZjednoduÅ¡enÃ­ logickÃ©ho vÃ½razu

**ZadÃ¡nÃ­**: PÅ™epiÅ¡te logickÃ½ vÃ½raz F tak, aby se operÃ¡tory NOT objevovaly pouze pÅ™ed promÄ›nnÃ½mi, ovÄ›Å™te Karnaughovou mapou!

```
F = not ( (A or not B or not C) or ( (A or B) and not (A or not C)) )
```

### Postup Å™eÅ¡enÃ­

1. Aplikujte De MorganÅ¯v zÃ¡kon: `not(X or Y) = not X and not Y`
2. PostupnÄ› zjednoduÅ¡ujte...

```
F = not(A or BÌ„ or CÌ„) and not((A or B) and not(A or CÌ„))
  = Ä€Â·BÂ·C and (not(A or B) or (A or CÌ„))
  = Ä€Â·BÂ·C and ((Ä€Â·BÌ„) or A or CÌ„)
```

PokraÄujte ve zjednoduÅ¡ovÃ¡nÃ­ pro zÃ­skÃ¡nÃ­ koneÄnÃ©ho vÃ½sledku...

### OvÄ›Å™enÃ­ Karnaughovou mapou

| F | C=0 | C=1 |
|---|-----|-----|
| AB=00 | | |
| AB=01 | | |
| AB=11 | | |
| AB=10 | | |

---

## Ãšloha 2: Simulace obvodu RS klopnÃ©ho obvodu â­ÄŒasto testovÃ¡no

**ZadÃ¡nÃ­**: PÅ™i hodnotÃ¡ch vstupÅ¯ A, B, C v Äasech t0, t1, t2, t3 zobrazenÃ½ch nÃ­Å¾e napiÅ¡te hodnotu vÃ½stupu Q.

```
A = ..0..|..1..|..1..|..1..|
B = ..0..|..0..|..0..|..1..|
C = ..1..|..1..|..0..|..0..|

t0   t1   t2   t3

Q = _____|_____|_____|_____|
```

PÅ™edpoklÃ¡dejte, Å¾e intervaly mezi zmÄ›nami vstupÅ¯ jsou dostateÄnÄ› dlouhÃ©, aby bylo moÅ¾nÃ© zanedbat zpoÅ¾dÄ›nÃ­ hradel.

---

## Ãšloha 3: ShannonÅ¯v rozklad â­ÄŒasto testovÃ¡no

**ZadÃ¡nÃ­**: RozloÅ¾te funkci `Q=f(A,B,C,Q)` z Ãºlohy 2 do tvaru:

```
Q = (not Q and f0(A,B,C)) or (Q and f1(A,B,C))
```

NapiÅ¡te Karnaughovy mapy pro f0 a f1.

### Postup Å™eÅ¡enÃ­
1. Nastavte Q=0, najdÄ›te f0
2. Nastavte Q=1, najdÄ›te f1
3. Nakreslete Karnaughovy mapy

---

## Ãšloha 4: ZnamÃ©nkovÃ©/NeznamÃ©nkovÃ© bitovÃ© hodnoty â­ÄŒasto testovÃ¡no

**ZadÃ¡nÃ­**: JakÃ¡ je desetinnÃ¡ hodnota 10bitovÃ©ho binÃ¡rnÃ­ho ÄÃ­sla `10 0000 1111`?

a) **NeznamÃ©nkovÃ© (unsigned)**: ____________________

b) **DvojkovÃ½ doplnÄ›k (signed)**: ____________________

### OdpovÄ›Ä

```
10 0000 1111 (binÃ¡rnÄ›)

a) NeznamÃ©nkovÃ©: 
   = 2^9 + 2^3 + 2^2 + 2^1 + 2^0 
   = 512 + 8 + 4 + 2 + 1 
   = 527

b) DvojkovÃ½ doplnÄ›k (znamÃ©nkovÃ©): 
   MSB je 1, coÅ¾ oznaÄuje zÃ¡pornÃ© ÄÃ­slo
   Metoda 1: = -2^9 + (hodnota zbÃ½vajÃ­cÃ­ch bitÅ¯)
           = -512 + 15 = -497
   
   Metoda 2: Invertovat a pÅ™iÄÃ­st 1
           01 1111 0000 + 1 = 01 1111 0001 = 497
           Tedy pÅ¯vodnÃ­ ÄÃ­slo = -497
```

---

## Ãšloha 5: EkvivalentnÃ­ logickÃ© funkce â­ÄŒasto testovÃ¡no

**ZadÃ¡nÃ­**: OznaÄte vÅ¡echny logickÃ© funkce, kterÃ© jsou ekvivalentnÃ­ s jinÃ½mi funkcemi:

```vhdl
f1 <= (A xor C) or (A and not C);
f2 <= (B or C) and (not A or B or C);
f3 <= ((C and not B) or (B and A));
f4 <= (A or C) and (not A or not C);
f5 <= (A and not B) xor (A and C);
f6 <= (A and not C) or (C and not A);
```

### Postup Å™eÅ¡enÃ­
Nakreslete Karnaughovy mapy pro kaÅ¾dou funkci:

**f1**: (A xor C) or (A and not C) = A or (A xor C) = A or CÌ„Â·C... 

**f4**: (A or C) and (not A or not C) = AâŠ•C

**f6**: (A and not C) or (C and not A) = AâŠ•C

**ZÃ¡vÄ›r**: f4 â‰¡ f6 (obÄ› jsou A XOR C)

---

## Ãšloha 6: KreslenÃ­ RS klopnÃ©ho obvodu â­ÄŒasto testovÃ¡no

**ZadÃ¡nÃ­**: Nakreslete RS klopnÃ½ obvod pouze pomocÃ­ hradel NOR a nakreslete RS klopnÃ½ obvod pouze pomocÃ­ hradel NAND.

### RS klopnÃ½ obvod typu NOR (aktivnÃ­ v vysokÃ© Ãºrovni)
```
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
S â”€â”€â”€â”¤>    NOR     â”œâ”€â”€â”€â”¬â”€â”€â”€ Q
     â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜   â”‚
            â”‚          â”‚
     â”Œâ”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”   â”‚
     â”‚             â”‚   â”‚
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”˜
                   â”‚
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
R â”€â”€â”€â”¤>    NOR     â”œâ”€â”€â”€â”¬â”€â”€â”€ QÌ„
     â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜   â”‚
            â”‚          â”‚
            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### RS klopnÃ½ obvod typu NAND (aktivnÃ­ v nÃ­zkÃ© Ãºrovni)
```
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
SÌ„ â”€â”€â”€â”¤>   NAND     â”œâ”€â”€â”€â”¬â”€â”€â”€ Q
     â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜   â”‚
            â”‚          â”‚
     â”Œâ”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”   â”‚
     â”‚             â”‚   â”‚
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”˜
                   â”‚
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
RÌ„ â”€â”€â”€â”¤>   NAND     â”œâ”€â”€â”€â”¬â”€â”€â”€ QÌ„
     â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜   â”‚
            â”‚          â”‚
            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## Ãšloha 7: NÃ¡vrh asynchronnÃ­ dÄ›liÄky 18

**ZadÃ¡nÃ­**: PÅ™idejte hradla a propojenÃ­ do neÃºplnÃ©ho diagramu pro vytvoÅ™enÃ­ asynchronnÃ­ dÄ›liÄky hodinovÃ©ho signÃ¡lu CLK dÄ›lenÃ­m 18 s asynchronnÃ­m resetem ACLRN.

### NÃ¡vrhovÃ½ pÅ™Ã­stup
- DÄ›lenÃ­ 18 vyÅ¾aduje poÄÃ­tÃ¡nÃ­ 0-17, celkem 18 stavÅ¯
- 17 v binÃ¡rnÃ­m tvaru: 10001
- Resetovat vÅ¡echny klopnÃ© obvody pÅ™i detekci 17

### KlÃ­ÄovÃ¡ propojenÃ­
- PouÅ¾ijte 5 D klopnÃ½ch obvodÅ¯ v kaskÃ¡dÄ›
- PouÅ¾ijte hradlo AND pro detekci stavu 10001
- PÅ™ipojte vÃ½stup detekce k CLRN vÅ¡ech DFF

---

## Ãšloha 8: AnalÃ½za VHDL kÃ³du

**ZadÃ¡nÃ­**: Analyzujte Å¡patnÄ› naformÃ¡tovanÃ½ VHDL kÃ³d a nakreslete odpovÃ­dajÃ­cÃ­ schÃ©ma logickÃ©ho obvodu.

```vhdl
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity test20140214 is port (a, b, c, d : in std_logic; e : out std_logic); end;
architecture rtl of test20140214 is begin
process(a, b) variable z:std_logic_vector(0 to 3); begin
if b = '0' then z:=(others=>'0'); 
elsif rising_edge(a) then
  if c='1' then z:=d & z(0 to 2); 
  else z:=z(3) & z(0 to 2); 
  end if; 
end if; 
e<=z(3); 
end process; 
end rtl;
```

### NaformÃ¡tovanÃ½ kÃ³d
```vhdl
library IEEE; 
use IEEE.STD_LOGIC_1164.all;

entity test20140214 is 
    port (a, b, c, d : in std_logic; 
          e : out std_logic); 
end;

architecture rtl of test20140214 is 
begin
    process(a, b) 
        variable z: std_logic_vector(0 to 3); 
    begin
        if b = '0' then 
            z := (others => '0');     -- AsynchronnÃ­ nulovÃ¡nÃ­
        elsif rising_edge(a) then
            if c = '1' then 
                z := d & z(0 to 2);   -- SÃ©riovÃ½ vstup d
            else 
                z := z(3) & z(0 to 2); -- KruhovÃ½ posun
            end if; 
        end if; 
        e <= z(3); 
    end process; 
end rtl;
```

### FunkÄnÃ­ analÃ½za
- **NÃ¡zev obvodu**: 4bitovÃ½ Å™iditelnÃ½ posuvnÃ½ registr
- **a**: HodinovÃ½ signÃ¡l (spouÅ¡tÄ›nÃ½ nÃ¡bÄ›Å¾nou hranou)
- **b**: AsynchronnÃ­ nulovÃ¡nÃ­ (nuluje kdyÅ¾ b='0')
- **c**: Å˜Ã­zenÃ­ reÅ¾imu
  - c='1': ReÅ¾im sÃ©riovÃ©ho vstupu, d vstupuje do z(0)
  - c='0': ReÅ¾im kruhovÃ©ho posunu
- **e**: VÃ½stup z(3)

---

## ShrnutÃ­ znalostÃ­

| Ãšloha | Typ | ObtÃ­Å¾nost |
|-------|-----|-----------|
| 1 | ZjednoduÅ¡enÃ­ logickÃ©ho vÃ½razu | â­â­ |
| 2 | Simulace RS klopnÃ©ho obvodu | â­â­â­ |
| 3 | ShannonÅ¯v rozklad | â­â­â­ |
| 4 | ZnamÃ©nkovÃ¡/NeznamÃ©nkovÃ¡ ÄÃ­sla | â­ |
| 5 | Identifikace ekvivalentnÃ­ch funkcÃ­ | â­â­ |
| 6 | KreslenÃ­ RS klopnÃ©ho obvodu | â­â­ |
| 7 | NÃ¡vrh dÄ›liÄky | â­â­â­ |
| 8 | AnalÃ½za VHDL | â­â­â­ |

````
