#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Dec 31 17:50:57 2023
# Process ID: 6044
# Current directory: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4192 E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\cpu_test.xpr
# Log file: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vivado.log
# Journal file: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test\vivado.jou
# Running On: xyh, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16889 MB
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.xpr
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv www.alientek.com:user:rgb2lcd:1.0 [get_ips  cpu_test_rgb2lcd_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips cpu_test_rgb2lcd_0_0] -no_script -sync -force -quiet
startgroup
set_property -dict [list \
  CONFIG.C_GPIO_WIDTH {1} \
  CONFIG.C_IS_DUAL {0} \
] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_nets axi_gpio_0_GPIO2]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/GPIO] [get_bd_intf_pins bluex_0/GPIO_r2r_control]
validate_bd_design
generate_target all [get_files  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
catch { config_ip_cache -export [get_ips -all cpu_test_rgb2lcd_0_0] }
catch { config_ip_cache -export [get_ips -all cpu_test_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_6] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_4] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_5] }
catch { config_ip_cache -export [get_ips -all cpu_test_auto_pc_7] }
export_ip_user_files -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd]
launch_runs cpu_test_axi_gpio_0_0_synth_1 cpu_test_rgb2lcd_0_0_synth_1 -jobs 12
wait_on_run cpu_test_axi_gpio_0_0_synth_1
wait_on_run cpu_test_rgb2lcd_0_0_synth_1
export_simulation -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.srcs/sources_1/bd/cpu_test/cpu_test.bd] -directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files -ipstatic_source_dir E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/modelsim} {questa=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/questa} {riviera=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
set_property CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
save_bd_design
