ARM GAS  /var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccWgyAve.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_GPIO_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_GPIO_Init:
  27              	.LFB123:
  28              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * File Name          : gpio.c
   4:Core/Src/gpio.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/gpio.c ****   *                      of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/gpio.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/gpio.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE END 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  27:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  30:Core/Src/gpio.c **** 
ARM GAS  /var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccWgyAve.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE END 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /** Configure pins as
  34:Core/Src/gpio.c ****         * Analog
  35:Core/Src/gpio.c ****         * Input
  36:Core/Src/gpio.c ****         * Output
  37:Core/Src/gpio.c ****         * EVENT_OUT
  38:Core/Src/gpio.c ****         * EXTI
  39:Core/Src/gpio.c **** */
  40:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  41:Core/Src/gpio.c **** {
  29              		.loc 1 41 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 4, -16
  37              		.cfi_offset 5, -12
  38              		.cfi_offset 6, -8
  39              		.cfi_offset 14, -4
  40 0002 8AB0     		sub	sp, sp, #40
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 56
  42:Core/Src/gpio.c **** 
  43:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 43 3 view .LVU1
  44              		.loc 1 43 20 is_stmt 0 view .LVU2
  45 0004 0024     		movs	r4, #0
  46 0006 0594     		str	r4, [sp, #20]
  47 0008 0694     		str	r4, [sp, #24]
  48 000a 0794     		str	r4, [sp, #28]
  49 000c 0894     		str	r4, [sp, #32]
  50 000e 0994     		str	r4, [sp, #36]
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  51              		.loc 1 46 3 is_stmt 1 view .LVU3
  52              	.LBB2:
  53              		.loc 1 46 3 view .LVU4
  54              		.loc 1 46 3 view .LVU5
  55 0010 204B     		ldr	r3, .L3
  56 0012 5A69     		ldr	r2, [r3, #20]
  57 0014 42F40022 		orr	r2, r2, #524288
  58 0018 5A61     		str	r2, [r3, #20]
  59              		.loc 1 46 3 view .LVU6
  60 001a 5A69     		ldr	r2, [r3, #20]
  61 001c 02F40022 		and	r2, r2, #524288
  62 0020 0192     		str	r2, [sp, #4]
  63              		.loc 1 46 3 view .LVU7
  64 0022 019A     		ldr	r2, [sp, #4]
  65              	.LBE2:
  66              		.loc 1 46 3 view .LVU8
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  67              		.loc 1 47 3 view .LVU9
  68              	.LBB3:
ARM GAS  /var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccWgyAve.s 			page 3


  69              		.loc 1 47 3 view .LVU10
  70              		.loc 1 47 3 view .LVU11
  71 0024 5A69     		ldr	r2, [r3, #20]
  72 0026 42F48002 		orr	r2, r2, #4194304
  73 002a 5A61     		str	r2, [r3, #20]
  74              		.loc 1 47 3 view .LVU12
  75 002c 5A69     		ldr	r2, [r3, #20]
  76 002e 02F48002 		and	r2, r2, #4194304
  77 0032 0292     		str	r2, [sp, #8]
  78              		.loc 1 47 3 view .LVU13
  79 0034 029A     		ldr	r2, [sp, #8]
  80              	.LBE3:
  81              		.loc 1 47 3 view .LVU14
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 48 3 view .LVU15
  83              	.LBB4:
  84              		.loc 1 48 3 view .LVU16
  85              		.loc 1 48 3 view .LVU17
  86 0036 5A69     		ldr	r2, [r3, #20]
  87 0038 42F40032 		orr	r2, r2, #131072
  88 003c 5A61     		str	r2, [r3, #20]
  89              		.loc 1 48 3 view .LVU18
  90 003e 5A69     		ldr	r2, [r3, #20]
  91 0040 02F40032 		and	r2, r2, #131072
  92 0044 0392     		str	r2, [sp, #12]
  93              		.loc 1 48 3 view .LVU19
  94 0046 039A     		ldr	r2, [sp, #12]
  95              	.LBE4:
  96              		.loc 1 48 3 view .LVU20
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  97              		.loc 1 49 3 view .LVU21
  98              	.LBB5:
  99              		.loc 1 49 3 view .LVU22
 100              		.loc 1 49 3 view .LVU23
 101 0048 5A69     		ldr	r2, [r3, #20]
 102 004a 42F48022 		orr	r2, r2, #262144
 103 004e 5A61     		str	r2, [r3, #20]
 104              		.loc 1 49 3 view .LVU24
 105 0050 5B69     		ldr	r3, [r3, #20]
 106 0052 03F48023 		and	r3, r3, #262144
 107 0056 0493     		str	r3, [sp, #16]
 108              		.loc 1 49 3 view .LVU25
 109 0058 049B     		ldr	r3, [sp, #16]
 110              	.LBE5:
 111              		.loc 1 49 3 view .LVU26
  50:Core/Src/gpio.c **** 
  51:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  52:Core/Src/gpio.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 112              		.loc 1 52 3 view .LVU27
 113 005a 0F4D     		ldr	r5, .L3+4
 114 005c 2246     		mov	r2, r4
 115 005e 4FF40051 		mov	r1, #8192
 116 0062 2846     		mov	r0, r5
 117 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 118              	.LVL0:
  53:Core/Src/gpio.c **** 
  54:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
ARM GAS  /var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccWgyAve.s 			page 4


  55:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = B1_Pin;
 119              		.loc 1 55 3 view .LVU28
 120              		.loc 1 55 23 is_stmt 0 view .LVU29
 121 0068 4FF40056 		mov	r6, #8192
 122 006c 0596     		str	r6, [sp, #20]
  56:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 123              		.loc 1 56 3 is_stmt 1 view .LVU30
 124              		.loc 1 56 24 is_stmt 0 view .LVU31
 125 006e 0B4B     		ldr	r3, .L3+8
 126 0070 0693     		str	r3, [sp, #24]
  57:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 127              		.loc 1 57 3 is_stmt 1 view .LVU32
 128              		.loc 1 57 24 is_stmt 0 view .LVU33
 129 0072 0794     		str	r4, [sp, #28]
  58:Core/Src/gpio.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 130              		.loc 1 58 3 is_stmt 1 view .LVU34
 131 0074 05A9     		add	r1, sp, #20
 132 0076 0A48     		ldr	r0, .L3+12
 133 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 134              	.LVL1:
  59:Core/Src/gpio.c **** 
  60:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 135              		.loc 1 61 3 view .LVU35
 136              		.loc 1 61 23 is_stmt 0 view .LVU36
 137 007c 0596     		str	r6, [sp, #20]
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 138              		.loc 1 62 3 is_stmt 1 view .LVU37
 139              		.loc 1 62 24 is_stmt 0 view .LVU38
 140 007e 0123     		movs	r3, #1
 141 0080 0693     		str	r3, [sp, #24]
  63:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 142              		.loc 1 63 3 is_stmt 1 view .LVU39
 143              		.loc 1 63 24 is_stmt 0 view .LVU40
 144 0082 0794     		str	r4, [sp, #28]
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 145              		.loc 1 64 3 is_stmt 1 view .LVU41
 146              		.loc 1 64 25 is_stmt 0 view .LVU42
 147 0084 0894     		str	r4, [sp, #32]
  65:Core/Src/gpio.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 148              		.loc 1 65 3 is_stmt 1 view .LVU43
 149 0086 05A9     		add	r1, sp, #20
 150 0088 2846     		mov	r0, r5
 151 008a FFF7FEFF 		bl	HAL_GPIO_Init
 152              	.LVL2:
  66:Core/Src/gpio.c **** 
  67:Core/Src/gpio.c **** }
 153              		.loc 1 67 1 is_stmt 0 view .LVU44
 154 008e 0AB0     		add	sp, sp, #40
 155              	.LCFI2:
 156              		.cfi_def_cfa_offset 16
 157              		@ sp needed
 158 0090 70BD     		pop	{r4, r5, r6, pc}
 159              	.L4:
 160 0092 00BF     		.align	2
 161              	.L3:
 162 0094 00100240 		.word	1073876992
ARM GAS  /var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccWgyAve.s 			page 5


 163 0098 00040048 		.word	1207960576
 164 009c 00002110 		.word	270598144
 165 00a0 00080048 		.word	1207961600
 166              		.cfi_endproc
 167              	.LFE123:
 169              		.text
 170              	.Letext0:
 171              		.file 2 "/usr/local/Cellar/arm-gcc-bin/9-2020-q2-update/arm-none-eabi/include/machine/_default_typ
 172              		.file 3 "/usr/local/Cellar/arm-gcc-bin/9-2020-q2-update/arm-none-eabi/include/sys/_stdint.h"
 173              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 174              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 175              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f302x8.h"
 176              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 177              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  /var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccWgyAve.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
/var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccWgyAve.s:18     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccWgyAve.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/2z/dq2vcccn00x51mycd001whc40000gn/T//ccWgyAve.s:162    .text.MX_GPIO_Init:0000000000000094 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
