# vsim -debugDB -l cnt_counting_chk.log -voptargs="+acc" -assertdebug -c test_bench -do "log -r /*;run -all;" 
# Start time: 08:05:54 on Oct 08,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading work.test_bench(fast)
# Loading work.timer_top(fast)
# Loading work.apbif(fast)
# Loading work.cnt_ctrl(fast)
# Loading work.counter(fast)
# Loading work.regset(fast)
# Loading work.mod_golden_cnt(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
# run -all
# ===============================================================
# ====== Test Case: check counter couting check =================
# ===============================================================
# check at boundary of TDR0
# t=       100 [TB_WRITE]: addr=00000004 data=ffffff00
# t=       276 [TB_WRITE]: addr=00000008 data=00000000
# t=       476 [TB_WRITE]: addr=00000000 data=00000001
# t=     13675 [TB_READ]: addr=00000004 rdata=00000003
# t=     13875 [TB_READ]: addr=00000008 rdata=00000001
# ------------------------------------------------
# t=     13875 PASSED: cnt matches expect value 
# Actual:           4294967299
# ------------------------------------------------
# t=     13875 [TB_WRITE]: addr=00000000 data=00000000
# check at boundary of TDR1
# t=     14076 [TB_WRITE]: addr=00000004 data=ffffff00
# t=     14276 [TB_WRITE]: addr=00000008 data=ffffffff
# t=     14476 [TB_WRITE]: addr=00000000 data=00000001
# t=     27675 [TB_READ]: addr=00000004 rdata=00000003
# t=     27875 [TB_READ]: addr=00000008 rdata=00000000
# ------------------------------------------------
# t=     27875 PASSED: cnt matches expect value 
# Actual:                    3
# ------------------------------------------------
# t=     27875 [TB_WRITE]: addr=00000000 data=00000000
# check writing to counter when counting
# t=     28076 [TB_WRITE]: addr=00000004 data=00000000
# t=     28276 [TB_WRITE]: addr=00000008 data=00000000
# t=     28476 [TB_WRITE]: addr=00000000 data=00000001
# t=     41675 [TB_READ]: addr=00000004 rdata=00000103
# t=     41875 [TB_READ]: addr=00000008 rdata=00000000
# t=     41875 [TB_WRITE]: addr=00000004 data=ffffff00
# t=     55075 [TB_READ]: addr=00000004 rdata=00000003
# t=     55275 [TB_READ]: addr=00000008 rdata=00000001
# ------------------------------------------------
# t=     55275 PASSED: cnt matches expect value 
# Actual:           4294967299
# ------------------------------------------------
# t=     55275 [TB_WRITE]: addr=00000000 data=00000000
# check timer_en = 0, cnt is 0
# t=     55675 [TB_READ]: addr=00000004 rdata=00000000
# t=     55875 [TB_READ]: addr=00000008 rdata=00000000
# --------------------------------------------------------
# t=     55875 PASSED: cnt is 0 when timer_en is 0 
# --------------------------------------------------------
# t=     55875 [TB_WRITE]: addr=00000000 data=00000001
# t=     69075 [TB_READ]: addr=00000004 rdata=00000103
# t=     69275 [TB_READ]: addr=00000008 rdata=00000000
# Test_result PASSED
# ** Note: $finish    : ../tb_golden/test_bench.v(94)
#    Time: 69375 ns  Iteration: 0  Instance: /test_bench
# End time: 08:05:56 on Oct 08,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
