Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,531
design__inferred_latch__count,0
design__instance__count,858
design__instance__area,7223.18
design__instance_unmapped__count,0
synthesis__check_error__count,4
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0007744552567601204
power__switching__total,0.0012399862753227353
power__leakage__total,7.555459369257278E-9
power__total,0.002014448866248131
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.13450754779593524
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.12467033314130176
timing__hold__ws__corner:nom_tt_025C_1v80,0.2796568056284756
timing__setup__ws__corner:nom_tt_025C_1v80,3.985714981982745
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.279657
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,3.985715
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.13435017367774377
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.12465789864307428
timing__hold__ws__corner:nom_ss_100C_1v60,0.6770955099359968
timing__setup__ws__corner:nom_ss_100C_1v60,1.529993064436569
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.677096
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,1.529993
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.13440501869671137
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.12448070704333278
timing__hold__ws__corner:nom_ff_n40C_1v95,0.14145435223536196
timing__setup__ws__corner:nom_ff_n40C_1v95,4.958502637723448
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.141454
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,4.958503
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.12336619575075448
clock__skew__worst_setup,0.11684684106568535
timing__hold__ws,0.14021327551439688
timing__setup__ws,1.4521002589151188
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.140213
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,1.452100
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 130.0 100.0
design__core__bbox,5.52 5.44 124.2 92.48
design__io,42
design__die__area,13000
design__core__area,10329.9
design__instance__count__stdcell,858
design__instance__area__stdcell,7223.18
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.699249
design__instance__utilization__stdcell,0.699249
design__instance__count__class:buffer,27
design__instance__count__class:inverter,31
design__instance__count__class:sequential_cell,74
design__instance__count__class:multi_input_combinational_cell,432
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1182
design__instance__count__class:tap_cell,153
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,1514.16
design__instance__displacement__mean,1.642
design__instance__displacement__max,53.32
route__wirelength__estimated,15354.9
design__violations,0
design__instance__count__class:timing_repair_buffer,102
design__instance__count__setup_buffer,10
design__instance__count__hold_buffer,0
design__instance__count__class:timing_repair_inverter,1
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
design__instance__count__class:antenna_cell,38
antenna_diodes_count,0
route__net,678
route__net__special,2
route__drc_errors__iter:1,342
route__wirelength__iter:1,18097
route__drc_errors__iter:2,211
route__wirelength__iter:2,18028
route__drc_errors__iter:3,205
route__wirelength__iter:3,17947
route__drc_errors__iter:4,12
route__wirelength__iter:4,17853
route__drc_errors__iter:5,0
route__wirelength__iter:5,17853
route__drc_errors,0
route__wirelength,17853
route__vias,4954
route__vias__singlecut,4954
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,667.365
timing__unannotated_net__count__corner:nom_tt_025C_1v80,1
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,1
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,1
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.12380183340015026
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.11712828261038753
timing__hold__ws__corner:min_tt_025C_1v80,0.2770911911683088
timing__setup__ws__corner:min_tt_025C_1v80,4.0208326695124645
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.277091
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,4.020833
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,1
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.12336619575075448
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.11684684106568535
timing__hold__ws__corner:min_ss_100C_1v60,0.6704172406982459
timing__setup__ws__corner:min_ss_100C_1v60,1.5895654131767267
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.670417
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,1.589565
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,1
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.12408212308843182
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.11729108294376532
timing__hold__ws__corner:min_ff_n40C_1v95,0.14021327551439688
timing__setup__ws__corner:min_ff_n40C_1v95,4.984248266303431
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.140213
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,4.984248
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,1
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.1665907597911404
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.1480242359472684
timing__hold__ws__corner:max_tt_025C_1v80,0.2792879340181115
timing__setup__ws__corner:max_tt_025C_1v80,3.939769511032231
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.279288
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,3.939770
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,1
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.16516465052010065
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.1461816820079139
timing__hold__ws__corner:max_ss_100C_1v60,0.681983044895533
timing__setup__ws__corner:max_ss_100C_1v60,1.4521002589151188
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.681983
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,1.452100
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,1
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.16872556607220512
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.1495562882534293
timing__hold__ws__corner:max_ff_n40C_1v95,0.14166701546174343
timing__setup__ws__corner:max_ff_n40C_1v95,4.9136092141408225
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.141667
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,4.913609
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,1
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,1
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79981
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000188117
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000433466
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000605709
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000433466
design_powergrid__voltage__worst,0.000433466
design_powergrid__voltage__worst__net:VPWR,1.79981
design_powergrid__drop__worst,0.000433466
design_powergrid__drop__worst__net:VPWR,0.000188117
design_powergrid__voltage__worst__net:VGND,0.000433466
design_powergrid__drop__worst__net:VGND,0.000433466
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000439000000000000032015189110889963330919272266328334808349609375
ir__drop__worst,0.00018799999999999998895154618150371561569045297801494598388671875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
