# compile vhdl design source files
vhdl xil_defaultlib  "../../../../assignment2.srcs/sources_1/new/ALU.vhd"
vhdl xil_defaultlib  "../../../../assignment2.srcs/sources_1/new/tb_ALU.vhd"

# Do not sort compile order
nosort
