$date
	Sun Oct 23 03:46:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#474380
b10011 !
1"
#474382
b10011 &
b10011 %
1$
#474383
0"
#474386
b111010 &
b111010 %
#474390
b11101 &
b11101 %
#474394
b1011000 &
b1011000 %
#474398
b101100 &
b101100 %
#474402
b10110 &
b10110 %
#474406
b1011 &
b1011 %
#474410
b100010 &
b100010 %
#474414
b10001 &
b10001 %
#474418
b110100 &
b110100 %
#474422
b11010 &
b11010 %
#474426
b1101 &
b1101 %
#474430
b101000 &
b101000 %
#474434
b10100 &
b10100 %
#474438
b1010 &
b1010 %
#474442
b101 &
b101 %
#474446
b10000 &
b10000 %
#474450
b1000 &
b1000 %
#474454
b100 &
b100 %
#474458
b10 &
b10 %
#474462
b1 &
1#
b1 %
#474466
b0 &
b0 %
0#
0$
#1439412
b1100 !
1"
#1439414
b1100 &
b1100 %
1$
#1439415
0"
#1439418
b110 &
b110 %
#1439422
b11 &
b11 %
#1439426
b1010 &
b1010 %
#1439430
b101 &
b101 %
#1439434
b10000 &
b10000 %
#1439438
b1000 &
b1000 %
#1439442
b100 &
b100 %
#1439446
b10 &
b10 %
#1439450
b1 &
b1 %
1#
#1439454
b0 &
0#
b0 %
0$
#2393769
b10011 !
1"
#2393770
b10011 &
b10011 %
1$
#2393771
0"
#2393774
b111010 &
b111010 %
#2393778
b11101 &
b11101 %
#2393782
b1011000 &
b1011000 %
#2393786
b101100 &
b101100 %
#2393790
b10110 &
b10110 %
#2393794
b1011 &
b1011 %
#2393798
b100010 &
b100010 %
#2393802
b10001 &
b10001 %
#2393806
b110100 &
b110100 %
#2393810
b11010 &
b11010 %
#2393814
b1101 &
b1101 %
#2393818
b101000 &
b101000 %
#2393822
b10100 &
b10100 %
#2393826
b1010 &
b1010 %
#2393830
b101 &
b101 %
#2393834
b10000 &
b10000 %
#2393838
b1000 &
b1000 %
#2393842
b100 &
b100 %
#2393846
b10 &
b10 %
#2393850
b1 &
b1 %
1#
#2393854
b0 &
0#
b0 %
0$
#4500012
