--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml fb_less_2d_gpu_standalone.twx
fb_less_2d_gpu_standalone.ncd -o fb_less_2d_gpu_standalone.twr
fb_less_2d_gpu_standalone.pcf -ucf battle_city_standalone.ucf

Design file:              fb_less_2d_gpu_standalone.ncd
Physical constraint file: fb_less_2d_gpu_standalone.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.889ns (period - min period limit)
  Period: 8.889ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: clk_gen/clk_fx
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min low pulse limit / (low pulse / period)))
  Period: 37.037ns
  Low pulse: 18.518ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min high pulse limit / (high pulse / period)))
  Period: 37.037ns
  High pulse: 18.518ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 
4.16666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4532 paths analyzed, 430 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.457ns.
--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/ram_i/Mram_mem10 (RAMB16_X3Y42.ADDRB1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/phase_reg/r_q_1 (FF)
  Destination:          fb_less_2d_gpu_i/ram_i/Mram_mem10 (RAM)
  Requirement:          8.888ns
  Data Path Delay:      5.176ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.583 - 0.629)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/phase_reg/r_q_1 to fb_less_2d_gpu_i/ram_i/Mram_mem10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.BQ      Tcko                  0.430   fb_less_2d_gpu_i/phase_reg/r_q<1>
                                                       fb_less_2d_gpu_i/phase_reg/r_q_1
    SLICE_X41Y97.C1      net (fanout=35)       0.765   fb_less_2d_gpu_i/phase_reg/r_q<1>
    SLICE_X41Y97.C       Tilo                  0.259   fb_less_2d_gpu_i/phase_reg/r_q<1>
                                                       fb_less_2d_gpu_i/rgb_s<1>_01
    RAMB16_X3Y42.ADDRB1  net (fanout=16)       3.322   fb_less_2d_gpu_i/rgb_s<1>_0
    RAMB16_X3Y42.CLKB    Trcck_ADDRB           0.400   fb_less_2d_gpu_i/ram_i/Mram_mem10
                                                       fb_less_2d_gpu_i/ram_i/Mram_mem10
    -------------------------------------------------  ---------------------------
    Total                                      5.176ns (1.089ns logic, 4.087ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/phase_reg/r_q_0 (FF)
  Destination:          fb_less_2d_gpu_i/ram_i/Mram_mem10 (RAM)
  Requirement:          8.888ns
  Data Path Delay:      4.807ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.583 - 0.629)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/phase_reg/r_q_0 to fb_less_2d_gpu_i/ram_i/Mram_mem10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.AQ      Tcko                  0.430   fb_less_2d_gpu_i/phase_reg/r_q<1>
                                                       fb_less_2d_gpu_i/phase_reg/r_q_0
    SLICE_X41Y97.C3      net (fanout=35)       0.396   fb_less_2d_gpu_i/phase_reg/r_q<0>
    SLICE_X41Y97.C       Tilo                  0.259   fb_less_2d_gpu_i/phase_reg/r_q<1>
                                                       fb_less_2d_gpu_i/rgb_s<1>_01
    RAMB16_X3Y42.ADDRB1  net (fanout=16)       3.322   fb_less_2d_gpu_i/rgb_s<1>_0
    RAMB16_X3Y42.CLKB    Trcck_ADDRB           0.400   fb_less_2d_gpu_i/ram_i/Mram_mem10
                                                       fb_less_2d_gpu_i/ram_i/Mram_mem10
    -------------------------------------------------  ---------------------------
    Total                                      4.807ns (1.089ns logic, 3.718ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/phase_reg/r_q_1 (SLICE_X41Y97.B3), 599 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_width_reg/r_q_5 (FF)
  Destination:          fb_less_2d_gpu_i/phase_reg/r_q_1 (FF)
  Requirement:          8.888ns
  Data Path Delay:      4.975ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.298 - 0.315)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_width_reg/r_q_5 to fb_less_2d_gpu_i/phase_reg/r_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y96.BMUX    Tshcko                0.518   fb_less_2d_gpu_i/rect_row_reg/r_q<7>
                                                       fb_less_2d_gpu_i/rect_width_reg/r_q_5
    SLICE_X34Y96.B1      net (fanout=2)        0.809   fb_less_2d_gpu_i/rect_width_reg/r_q<5>
    SLICE_X34Y96.COUT    Topcyb                0.483   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<7>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_lut<5>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<7>
    SLICE_X34Y97.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<7>
    SLICE_X34Y97.DMUX    Tcind                 0.320   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<11>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<11>
    SLICE_X32Y97.B1      net (fanout=1)        0.976   fb_less_2d_gpu_i/rect_col_r[15]_rect_width_r[15]_add_61_OUT<11>
    SLICE_X32Y97.BMUX    Topbb                 0.529   fb_less_2d_gpu_i/rect_col_r[15]_GND_6_o_LessThan_63_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_6_o_LessThan_63_o_lut<5>
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_6_o_LessThan_63_o_cy<5>
    SLICE_X41Y97.B3      net (fanout=3)        0.964   fb_less_2d_gpu_i/rect_col_r[15]_GND_6_o_LessThan_63_o
    SLICE_X41Y97.CLK     Tas                   0.373   fb_less_2d_gpu_i/phase_reg/r_q<1>
                                                       fb_less_2d_gpu_i/Mmux_phase_s21
                                                       fb_less_2d_gpu_i/phase_reg/r_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.975ns (2.223ns logic, 2.752ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_col_reg/r_q_11 (FF)
  Destination:          fb_less_2d_gpu_i/phase_reg/r_q_1 (FF)
  Requirement:          8.888ns
  Data Path Delay:      4.954ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.298 - 0.312)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_col_reg/r_q_11 to fb_less_2d_gpu_i/phase_reg/r_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y99.DQ      Tcko                  0.430   fb_less_2d_gpu_i/rect_col_reg/r_q<11>
                                                       fb_less_2d_gpu_i/rect_col_reg/r_q_11
    SLICE_X34Y97.D2      net (fanout=4)        1.219   fb_less_2d_gpu_i/rect_col_reg/r_q<11>
    SLICE_X34Y97.DMUX    Topdd                 0.463   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<11>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_lut<11>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<11>
    SLICE_X32Y97.B1      net (fanout=1)        0.976   fb_less_2d_gpu_i/rect_col_r[15]_rect_width_r[15]_add_61_OUT<11>
    SLICE_X32Y97.BMUX    Topbb                 0.529   fb_less_2d_gpu_i/rect_col_r[15]_GND_6_o_LessThan_63_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_6_o_LessThan_63_o_lut<5>
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_6_o_LessThan_63_o_cy<5>
    SLICE_X41Y97.B3      net (fanout=3)        0.964   fb_less_2d_gpu_i/rect_col_r[15]_GND_6_o_LessThan_63_o
    SLICE_X41Y97.CLK     Tas                   0.373   fb_less_2d_gpu_i/phase_reg/r_q<1>
                                                       fb_less_2d_gpu_i/Mmux_phase_s21
                                                       fb_less_2d_gpu_i/phase_reg/r_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.954ns (1.795ns logic, 3.159ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_col_reg/r_q_11 (FF)
  Destination:          fb_less_2d_gpu_i/phase_reg/r_q_1 (FF)
  Requirement:          8.888ns
  Data Path Delay:      4.912ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.298 - 0.312)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_col_reg/r_q_11 to fb_less_2d_gpu_i/phase_reg/r_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y99.DQ      Tcko                  0.430   fb_less_2d_gpu_i/rect_col_reg/r_q<11>
                                                       fb_less_2d_gpu_i/rect_col_reg/r_q_11
    SLICE_X34Y97.D2      net (fanout=4)        1.219   fb_less_2d_gpu_i/rect_col_reg/r_q<11>
    SLICE_X34Y97.COUT    Topcyd                0.312   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<11>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_lut<11>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<11>
    SLICE_X34Y98.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<11>
    SLICE_X34Y98.CMUX    Tcinc                 0.279   fb_less_2d_gpu_i/rect_col_r[15]_rect_width_r[15]_add_61_OUT<15>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_xor<15>
    SLICE_X32Y97.B2      net (fanout=1)        0.803   fb_less_2d_gpu_i/rect_col_r[15]_rect_width_r[15]_add_61_OUT<14>
    SLICE_X32Y97.BMUX    Topbb                 0.529   fb_less_2d_gpu_i/rect_col_r[15]_GND_6_o_LessThan_63_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_6_o_LessThan_63_o_lut<5>
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_6_o_LessThan_63_o_cy<5>
    SLICE_X41Y97.B3      net (fanout=3)        0.964   fb_less_2d_gpu_i/rect_col_r[15]_GND_6_o_LessThan_63_o
    SLICE_X41Y97.CLK     Tas                   0.373   fb_less_2d_gpu_i/phase_reg/r_q<1>
                                                       fb_less_2d_gpu_i/Mmux_phase_s21
                                                       fb_less_2d_gpu_i/phase_reg/r_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.912ns (1.923ns logic, 2.989ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/blue_7 (SLICE_X41Y98.D6), 599 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_width_reg/r_q_5 (FF)
  Destination:          vga_ctrl_i/blue_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      4.964ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.297 - 0.315)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_width_reg/r_q_5 to vga_ctrl_i/blue_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y96.BMUX    Tshcko                0.518   fb_less_2d_gpu_i/rect_row_reg/r_q<7>
                                                       fb_less_2d_gpu_i/rect_width_reg/r_q_5
    SLICE_X34Y96.B1      net (fanout=2)        0.809   fb_less_2d_gpu_i/rect_width_reg/r_q<5>
    SLICE_X34Y96.COUT    Topcyb                0.483   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<7>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_lut<5>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<7>
    SLICE_X34Y97.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<7>
    SLICE_X34Y97.DMUX    Tcind                 0.320   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<11>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<11>
    SLICE_X32Y97.B1      net (fanout=1)        0.976   fb_less_2d_gpu_i/rect_col_r[15]_rect_width_r[15]_add_61_OUT<11>
    SLICE_X32Y97.BMUX    Topbb                 0.529   fb_less_2d_gpu_i/rect_col_r[15]_GND_6_o_LessThan_63_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_6_o_LessThan_63_o_lut<5>
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_6_o_LessThan_63_o_cy<5>
    SLICE_X41Y98.D6      net (fanout=3)        0.953   fb_less_2d_gpu_i/rect_col_r[15]_GND_6_o_LessThan_63_o
    SLICE_X41Y98.CLK     Tas                   0.373   vga_ctrl_i/blue<7>
                                                       fb_less_2d_gpu_i/rgb_o<17>1
                                                       vga_ctrl_i/blue_7
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (2.223ns logic, 2.741ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_col_reg/r_q_11 (FF)
  Destination:          vga_ctrl_i/blue_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      4.943ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_col_reg/r_q_11 to vga_ctrl_i/blue_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y99.DQ      Tcko                  0.430   fb_less_2d_gpu_i/rect_col_reg/r_q<11>
                                                       fb_less_2d_gpu_i/rect_col_reg/r_q_11
    SLICE_X34Y97.D2      net (fanout=4)        1.219   fb_less_2d_gpu_i/rect_col_reg/r_q<11>
    SLICE_X34Y97.DMUX    Topdd                 0.463   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<11>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_lut<11>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<11>
    SLICE_X32Y97.B1      net (fanout=1)        0.976   fb_less_2d_gpu_i/rect_col_r[15]_rect_width_r[15]_add_61_OUT<11>
    SLICE_X32Y97.BMUX    Topbb                 0.529   fb_less_2d_gpu_i/rect_col_r[15]_GND_6_o_LessThan_63_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_6_o_LessThan_63_o_lut<5>
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_6_o_LessThan_63_o_cy<5>
    SLICE_X41Y98.D6      net (fanout=3)        0.953   fb_less_2d_gpu_i/rect_col_r[15]_GND_6_o_LessThan_63_o
    SLICE_X41Y98.CLK     Tas                   0.373   vga_ctrl_i/blue<7>
                                                       fb_less_2d_gpu_i/rgb_o<17>1
                                                       vga_ctrl_i/blue_7
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (1.795ns logic, 3.148ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_col_reg/r_q_11 (FF)
  Destination:          vga_ctrl_i/blue_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      4.901ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_col_reg/r_q_11 to vga_ctrl_i/blue_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y99.DQ      Tcko                  0.430   fb_less_2d_gpu_i/rect_col_reg/r_q<11>
                                                       fb_less_2d_gpu_i/rect_col_reg/r_q_11
    SLICE_X34Y97.D2      net (fanout=4)        1.219   fb_less_2d_gpu_i/rect_col_reg/r_q<11>
    SLICE_X34Y97.COUT    Topcyd                0.312   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<11>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_lut<11>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<11>
    SLICE_X34Y98.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_cy<11>
    SLICE_X34Y98.CMUX    Tcinc                 0.279   fb_less_2d_gpu_i/rect_col_r[15]_rect_width_r[15]_add_61_OUT<15>
                                                       fb_less_2d_gpu_i/Madd_rect_col_r[15]_rect_width_r[15]_add_61_OUT_xor<15>
    SLICE_X32Y97.B2      net (fanout=1)        0.803   fb_less_2d_gpu_i/rect_col_r[15]_rect_width_r[15]_add_61_OUT<14>
    SLICE_X32Y97.BMUX    Topbb                 0.529   fb_less_2d_gpu_i/rect_col_r[15]_GND_6_o_LessThan_63_o
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_6_o_LessThan_63_o_lut<5>
                                                       fb_less_2d_gpu_i/Mcompar_rect_col_r[15]_GND_6_o_LessThan_63_o_cy<5>
    SLICE_X41Y98.D6      net (fanout=3)        0.953   fb_less_2d_gpu_i/rect_col_r[15]_GND_6_o_LessThan_63_o
    SLICE_X41Y98.CLK     Tas                   0.373   vga_ctrl_i/blue<7>
                                                       fb_less_2d_gpu_i/rgb_o<17>1
                                                       vga_ctrl_i/blue_7
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (1.923ns logic, 2.978ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/pixel_x_7 (SLICE_X36Y100.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_ctrl_i/pixel_x_7 (FF)
  Destination:          vga_ctrl_i/pixel_x_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_ctrl_i/pixel_x_7 to vga_ctrl_i/pixel_x_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.DQ     Tcko                  0.200   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_7
    SLICE_X36Y100.D6     net (fanout=6)        0.030   vga_ctrl_i/pixel_x<7>
    SLICE_X36Y100.CLK    Tah         (-Th)    -0.190   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_7_rstpot
                                                       vga_ctrl_i/pixel_x_7
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.390ns logic, 0.030ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/pixel_x_4 (SLICE_X36Y100.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_ctrl_i/pixel_x_4 (FF)
  Destination:          vga_ctrl_i/pixel_x_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_ctrl_i/pixel_x_4 to vga_ctrl_i/pixel_x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.AQ     Tcko                  0.200   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_4
    SLICE_X36Y100.A6     net (fanout=6)        0.042   vga_ctrl_i/pixel_x<4>
    SLICE_X36Y100.CLK    Tah         (-Th)    -0.190   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_4_rstpot
                                                       vga_ctrl_i/pixel_x_4
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.390ns logic, 0.042ns route)
                                                       (90.3% logic, 9.7% route)

--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/phase_0 (SLICE_X37Y101.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_ctrl_i/phase_0 (FF)
  Destination:          vga_ctrl_i/phase_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_ctrl_i/phase_0 to vga_ctrl_i/phase_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y101.AQ     Tcko                  0.198   vga_ctrl_i/phase<1>
                                                       vga_ctrl_i/phase_0
    SLICE_X37Y101.A6     net (fanout=14)       0.038   vga_ctrl_i/phase<0>
    SLICE_X37Y101.CLK    Tah         (-Th)    -0.215   vga_ctrl_i/phase<1>
                                                       vga_ctrl_i/Mcount_phase_xor<0>11_INV_0
                                                       vga_ctrl_i/phase_0
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.413ns logic, 0.038ns route)
                                                       (91.6% logic, 8.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKA
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKA
  Location pin: RAMB16_X2Y40.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB)
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKB
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKB
  Location pin: RAMB16_X2Y40.CLKB
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem2/CLKA
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem2/CLKA
  Location pin: RAMB16_X2Y42.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK                         |     37.037ns|     16.000ns|     22.738ns|            0|            0|            0|         4532|
| TS_clk_gen_clk_fx             |      8.889ns|      5.457ns|          N/A|            0|            0|         4532|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_24MHz_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_24MHz_i    |    5.457|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4532 paths, 0 nets, and 591 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 18 12:23:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 266 MB



