<stg><name>fftStreamingKernel.2</name>


<trans_list>

<trans id="22" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="23" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="32">
<![CDATA[
:0 %fftn_01 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fftn_01"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelOut, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelIn, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelOut, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelIn, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %store_ln81 = store i4 0, i4 %fftn_01

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln81 = br void

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %fftn = load i4 %fftn_01

]]></Node>
<StgValue><ssdm name="fftn"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %icmp_ln81 = icmp_eq  i4 %fftn, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %fftn_3 = add i4 %fftn, i4 1

]]></Node>
<StgValue><ssdm name="fftn_3"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln81 = br i1 %icmp_ln81, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="1" op_7_bw="45" op_8_bw="45" op_9_bw="45" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="45" op_14_bw="45" op_15_bw="45" op_16_bw="18" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="1" op_21_bw="51" op_22_bw="51" op_23_bw="51" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="51" op_28_bw="51" op_29_bw="51">
<![CDATA[
.split:1 %call_ln82 = call void @fftStreamingKernelBody.2, i256 %ssrWideStream4kernelIn, i256 %ssrWideStream4kernelOut, i2 %control_count_V_7, i2 %control_bits_V_7, i2 %sample_in_read_count_V_7, i1 %delay_line_stall_7, i45 %delayline_Array_14, i45 %delayline_Array_16, i45 %delayline_Array_19, i32 %control_delayline_Array_17, i32 %control_delayline_Array_2, i32 %control_delayline_Array_18, i45 %delayline_Array_12, i45 %delayline_Array_15, i45 %delayline_Array_17, i18 %twiddleObj_twiddleTable_M_imag_V_2, i2 %control_count_V_6, i2 %control_bits_V_6, i2 %sample_in_read_count_V_6, i1 %delay_line_stall_6, i51 %delayline_Array_4, i51 %delayline_Array_8, i51 %delayline_Array_10, i32 %control_delayline_Array_14, i32 %control_delayline_Array_15, i32 %control_delayline_Array_16, i51 %delayline_Array_3, i51 %delayline_Array_7, i51 %delayline_Array_9

]]></Node>
<StgValue><ssdm name="call_ln82"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:2 %store_ln81 = store i4 %fftn_3, i4 %fftn_01

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
:0 %ret_ln84 = ret

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="1" op_7_bw="45" op_8_bw="45" op_9_bw="45" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="45" op_14_bw="45" op_15_bw="45" op_16_bw="18" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="1" op_21_bw="51" op_22_bw="51" op_23_bw="51" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="51" op_28_bw="51" op_29_bw="51">
<![CDATA[
.split:1 %call_ln82 = call void @fftStreamingKernelBody.2, i256 %ssrWideStream4kernelIn, i256 %ssrWideStream4kernelOut, i2 %control_count_V_7, i2 %control_bits_V_7, i2 %sample_in_read_count_V_7, i1 %delay_line_stall_7, i45 %delayline_Array_14, i45 %delayline_Array_16, i45 %delayline_Array_19, i32 %control_delayline_Array_17, i32 %control_delayline_Array_2, i32 %control_delayline_Array_18, i45 %delayline_Array_12, i45 %delayline_Array_15, i45 %delayline_Array_17, i18 %twiddleObj_twiddleTable_M_imag_V_2, i2 %control_count_V_6, i2 %control_bits_V_6, i2 %sample_in_read_count_V_6, i1 %delay_line_stall_6, i51 %delayline_Array_4, i51 %delayline_Array_8, i51 %delayline_Array_10, i32 %control_delayline_Array_14, i32 %control_delayline_Array_15, i32 %control_delayline_Array_16, i51 %delayline_Array_3, i51 %delayline_Array_7, i51 %delayline_Array_9

]]></Node>
<StgValue><ssdm name="call_ln82"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.split:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="26" name="ssrWideStream4kernelIn" dir="0" iftype="3">
<core>FIFO_LUTRAM</core><StgValue><ssdm name="ssrWideStream4kernelIn"/></StgValue>
</port>
<port id="27" name="ssrWideStream4kernelOut" dir="1" iftype="3">
<core>FIFO_LUTRAM</core><StgValue><ssdm name="ssrWideStream4kernelOut"/></StgValue>
</port>
<port id="28" name="control_count_V_7" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="control_count_V_7"/></StgValue>
</port>
<port id="29" name="control_bits_V_7" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="control_bits_V_7"/></StgValue>
</port>
<port id="30" name="sample_in_read_count_V_7" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="sample_in_read_count_V_7"/></StgValue>
</port>
<port id="31" name="delay_line_stall_7" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="delay_line_stall_7"/></StgValue>
</port>
<port id="32" name="delayline_Array_14" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="33" name="delayline_Array_16" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="34" name="delayline_Array_19" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_19"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="35" name="control_delayline_Array_17" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="control_delayline_Array_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="control_delayline_Array_2" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="control_delayline_Array_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="control_delayline_Array_18" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="control_delayline_Array_18"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="delayline_Array_12" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="delayline_Array_15" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="delayline_Array_17" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="twiddleObj_twiddleTable_M_imag_V_2" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V_2"/><MemPortTyVec>1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="control_count_V_6" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="control_count_V_6"/></StgValue>
</port>
<port id="43" name="control_bits_V_6" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="control_bits_V_6"/></StgValue>
</port>
<port id="44" name="sample_in_read_count_V_6" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="sample_in_read_count_V_6"/></StgValue>
</port>
<port id="45" name="delay_line_stall_6" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="delay_line_stall_6"/></StgValue>
</port>
<port id="46" name="delayline_Array_4" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="delayline_Array_8" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="delayline_Array_10" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_10"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="control_delayline_Array_14" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="control_delayline_Array_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="control_delayline_Array_15" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="control_delayline_Array_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="control_delayline_Array_16" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="control_delayline_Array_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="delayline_Array_3" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="delayline_Array_7" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="delayline_Array_9" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="56" from="StgValue_55" to="fftn_01" fromId="55" toId="4">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="57" toId="5">
</dataflow>
<dataflow id="59" from="ssrWideStream4kernelOut" to="specmemcore_ln0" fromId="27" toId="5">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specmemcore_ln0" fromId="60" toId="5">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specmemcore_ln0" fromId="62" toId="5">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specmemcore_ln0" fromId="64" toId="5">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="67" from="ssrWideStream4kernelIn" to="specmemcore_ln0" fromId="26" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_60" to="specmemcore_ln0" fromId="60" toId="6">
</dataflow>
<dataflow id="69" from="StgValue_62" to="specmemcore_ln0" fromId="62" toId="6">
</dataflow>
<dataflow id="70" from="StgValue_64" to="specmemcore_ln0" fromId="64" toId="6">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="7">
</dataflow>
<dataflow id="73" from="ssrWideStream4kernelOut" to="specinterface_ln0" fromId="27" toId="7">
</dataflow>
<dataflow id="75" from="empty_8" to="specinterface_ln0" fromId="74" toId="7">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="7">
</dataflow>
<dataflow id="78" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="7">
</dataflow>
<dataflow id="80" from="empty_13" to="specinterface_ln0" fromId="79" toId="7">
</dataflow>
<dataflow id="81" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="7">
</dataflow>
<dataflow id="82" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="7">
</dataflow>
<dataflow id="83" from="empty_13" to="specinterface_ln0" fromId="79" toId="7">
</dataflow>
<dataflow id="84" from="empty_13" to="specinterface_ln0" fromId="79" toId="7">
</dataflow>
<dataflow id="85" from="empty_13" to="specinterface_ln0" fromId="79" toId="7">
</dataflow>
<dataflow id="86" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="7">
</dataflow>
<dataflow id="87" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="7">
</dataflow>
<dataflow id="88" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="7">
</dataflow>
<dataflow id="89" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="7">
</dataflow>
<dataflow id="90" from="empty_13" to="specinterface_ln0" fromId="79" toId="7">
</dataflow>
<dataflow id="91" from="empty_13" to="specinterface_ln0" fromId="79" toId="7">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="8">
</dataflow>
<dataflow id="93" from="ssrWideStream4kernelIn" to="specinterface_ln0" fromId="26" toId="8">
</dataflow>
<dataflow id="94" from="empty_8" to="specinterface_ln0" fromId="74" toId="8">
</dataflow>
<dataflow id="95" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="96" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="97" from="empty_13" to="specinterface_ln0" fromId="79" toId="8">
</dataflow>
<dataflow id="98" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="99" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="100" from="empty_13" to="specinterface_ln0" fromId="79" toId="8">
</dataflow>
<dataflow id="101" from="empty_13" to="specinterface_ln0" fromId="79" toId="8">
</dataflow>
<dataflow id="102" from="empty_13" to="specinterface_ln0" fromId="79" toId="8">
</dataflow>
<dataflow id="103" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="104" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="105" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="106" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="107" from="empty_13" to="specinterface_ln0" fromId="79" toId="8">
</dataflow>
<dataflow id="108" from="empty_13" to="specinterface_ln0" fromId="79" toId="8">
</dataflow>
<dataflow id="110" from="StgValue_109" to="store_ln81" fromId="109" toId="9">
</dataflow>
<dataflow id="111" from="fftn_01" to="store_ln81" fromId="4" toId="9">
</dataflow>
<dataflow id="112" from="fftn_01" to="fftn" fromId="4" toId="11">
</dataflow>
<dataflow id="113" from="fftn" to="icmp_ln81" fromId="11" toId="12">
</dataflow>
<dataflow id="115" from="StgValue_114" to="icmp_ln81" fromId="114" toId="12">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="116" toId="13">
</dataflow>
<dataflow id="119" from="StgValue_118" to="empty" fromId="118" toId="13">
</dataflow>
<dataflow id="120" from="StgValue_118" to="empty" fromId="118" toId="13">
</dataflow>
<dataflow id="121" from="StgValue_118" to="empty" fromId="118" toId="13">
</dataflow>
<dataflow id="122" from="fftn" to="fftn_3" fromId="11" toId="14">
</dataflow>
<dataflow id="124" from="StgValue_123" to="fftn_3" fromId="123" toId="14">
</dataflow>
<dataflow id="125" from="icmp_ln81" to="br_ln81" fromId="12" toId="15">
</dataflow>
<dataflow id="127" from="fftStreamingKernelBody.2" to="call_ln82" fromId="126" toId="16">
</dataflow>
<dataflow id="128" from="ssrWideStream4kernelIn" to="call_ln82" fromId="26" toId="16">
</dataflow>
<dataflow id="129" from="ssrWideStream4kernelOut" to="call_ln82" fromId="27" toId="16">
</dataflow>
<dataflow id="130" from="control_count_V_7" to="call_ln82" fromId="28" toId="16">
</dataflow>
<dataflow id="131" from="control_bits_V_7" to="call_ln82" fromId="29" toId="16">
</dataflow>
<dataflow id="132" from="sample_in_read_count_V_7" to="call_ln82" fromId="30" toId="16">
</dataflow>
<dataflow id="133" from="delay_line_stall_7" to="call_ln82" fromId="31" toId="16">
</dataflow>
<dataflow id="134" from="delayline_Array_14" to="call_ln82" fromId="32" toId="16">
</dataflow>
<dataflow id="135" from="delayline_Array_16" to="call_ln82" fromId="33" toId="16">
</dataflow>
<dataflow id="136" from="delayline_Array_19" to="call_ln82" fromId="34" toId="16">
</dataflow>
<dataflow id="137" from="control_delayline_Array_17" to="call_ln82" fromId="35" toId="16">
</dataflow>
<dataflow id="138" from="control_delayline_Array_2" to="call_ln82" fromId="36" toId="16">
</dataflow>
<dataflow id="139" from="control_delayline_Array_18" to="call_ln82" fromId="37" toId="16">
</dataflow>
<dataflow id="140" from="delayline_Array_12" to="call_ln82" fromId="38" toId="16">
</dataflow>
<dataflow id="141" from="delayline_Array_15" to="call_ln82" fromId="39" toId="16">
</dataflow>
<dataflow id="142" from="delayline_Array_17" to="call_ln82" fromId="40" toId="16">
</dataflow>
<dataflow id="143" from="twiddleObj_twiddleTable_M_imag_V_2" to="call_ln82" fromId="41" toId="16">
</dataflow>
<dataflow id="144" from="control_count_V_6" to="call_ln82" fromId="42" toId="16">
</dataflow>
<dataflow id="145" from="control_bits_V_6" to="call_ln82" fromId="43" toId="16">
</dataflow>
<dataflow id="146" from="sample_in_read_count_V_6" to="call_ln82" fromId="44" toId="16">
</dataflow>
<dataflow id="147" from="delay_line_stall_6" to="call_ln82" fromId="45" toId="16">
</dataflow>
<dataflow id="148" from="delayline_Array_4" to="call_ln82" fromId="46" toId="16">
</dataflow>
<dataflow id="149" from="delayline_Array_8" to="call_ln82" fromId="47" toId="16">
</dataflow>
<dataflow id="150" from="delayline_Array_10" to="call_ln82" fromId="48" toId="16">
</dataflow>
<dataflow id="151" from="control_delayline_Array_14" to="call_ln82" fromId="49" toId="16">
</dataflow>
<dataflow id="152" from="control_delayline_Array_15" to="call_ln82" fromId="50" toId="16">
</dataflow>
<dataflow id="153" from="control_delayline_Array_16" to="call_ln82" fromId="51" toId="16">
</dataflow>
<dataflow id="154" from="delayline_Array_3" to="call_ln82" fromId="52" toId="16">
</dataflow>
<dataflow id="155" from="delayline_Array_7" to="call_ln82" fromId="53" toId="16">
</dataflow>
<dataflow id="156" from="delayline_Array_9" to="call_ln82" fromId="54" toId="16">
</dataflow>
<dataflow id="157" from="fftn_3" to="store_ln81" fromId="14" toId="17">
</dataflow>
<dataflow id="158" from="fftn_01" to="store_ln81" fromId="4" toId="17">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecLoopName" to="specloopname_ln81" fromId="159" toId="19">
</dataflow>
<dataflow id="162" from="empty_35" to="specloopname_ln81" fromId="161" toId="19">
</dataflow>
<dataflow id="163" from="fftStreamingKernelBody.2" to="call_ln82" fromId="126" toId="20">
</dataflow>
<dataflow id="164" from="ssrWideStream4kernelIn" to="call_ln82" fromId="26" toId="20">
</dataflow>
<dataflow id="165" from="ssrWideStream4kernelOut" to="call_ln82" fromId="27" toId="20">
</dataflow>
<dataflow id="166" from="control_count_V_7" to="call_ln82" fromId="28" toId="20">
</dataflow>
<dataflow id="167" from="control_bits_V_7" to="call_ln82" fromId="29" toId="20">
</dataflow>
<dataflow id="168" from="sample_in_read_count_V_7" to="call_ln82" fromId="30" toId="20">
</dataflow>
<dataflow id="169" from="delay_line_stall_7" to="call_ln82" fromId="31" toId="20">
</dataflow>
<dataflow id="170" from="delayline_Array_14" to="call_ln82" fromId="32" toId="20">
</dataflow>
<dataflow id="171" from="delayline_Array_16" to="call_ln82" fromId="33" toId="20">
</dataflow>
<dataflow id="172" from="delayline_Array_19" to="call_ln82" fromId="34" toId="20">
</dataflow>
<dataflow id="173" from="control_delayline_Array_17" to="call_ln82" fromId="35" toId="20">
</dataflow>
<dataflow id="174" from="control_delayline_Array_2" to="call_ln82" fromId="36" toId="20">
</dataflow>
<dataflow id="175" from="control_delayline_Array_18" to="call_ln82" fromId="37" toId="20">
</dataflow>
<dataflow id="176" from="delayline_Array_12" to="call_ln82" fromId="38" toId="20">
</dataflow>
<dataflow id="177" from="delayline_Array_15" to="call_ln82" fromId="39" toId="20">
</dataflow>
<dataflow id="178" from="delayline_Array_17" to="call_ln82" fromId="40" toId="20">
</dataflow>
<dataflow id="179" from="twiddleObj_twiddleTable_M_imag_V_2" to="call_ln82" fromId="41" toId="20">
</dataflow>
<dataflow id="180" from="control_count_V_6" to="call_ln82" fromId="42" toId="20">
</dataflow>
<dataflow id="181" from="control_bits_V_6" to="call_ln82" fromId="43" toId="20">
</dataflow>
<dataflow id="182" from="sample_in_read_count_V_6" to="call_ln82" fromId="44" toId="20">
</dataflow>
<dataflow id="183" from="delay_line_stall_6" to="call_ln82" fromId="45" toId="20">
</dataflow>
<dataflow id="184" from="delayline_Array_4" to="call_ln82" fromId="46" toId="20">
</dataflow>
<dataflow id="185" from="delayline_Array_8" to="call_ln82" fromId="47" toId="20">
</dataflow>
<dataflow id="186" from="delayline_Array_10" to="call_ln82" fromId="48" toId="20">
</dataflow>
<dataflow id="187" from="control_delayline_Array_14" to="call_ln82" fromId="49" toId="20">
</dataflow>
<dataflow id="188" from="control_delayline_Array_15" to="call_ln82" fromId="50" toId="20">
</dataflow>
<dataflow id="189" from="control_delayline_Array_16" to="call_ln82" fromId="51" toId="20">
</dataflow>
<dataflow id="190" from="delayline_Array_3" to="call_ln82" fromId="52" toId="20">
</dataflow>
<dataflow id="191" from="delayline_Array_7" to="call_ln82" fromId="53" toId="20">
</dataflow>
<dataflow id="192" from="delayline_Array_9" to="call_ln82" fromId="54" toId="20">
</dataflow>
<dataflow id="193" from="icmp_ln81" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
