Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jan 19 18:27:38 2023
| Host         : DESKTOP-7DLC06A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file VGA_ctrl_top_struc_cfg_timing_summary_routed.rpt -rpx VGA_ctrl_top_struc_cfg_timing_summary_routed.rpx
| Design       : VGA_ctrl_top_struc_cfg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 38 register/latch pins with no clock driven by root clock pin: i_mem_ctrl_1/s_clk_50M_reg/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: i_mem_ctrl_2/s_clk_50M_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 489 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.088        0.000                      0                  627        0.106        0.000                      0                  627        4.500        0.000                       0                   397  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               3.088        0.000                      0                  627        0.106        0.000                      0                  627        4.500        0.000                       0                   397  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        3.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 i_VGA_ctrl/pixel_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_move_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 2.131ns (32.495%)  route 4.427ns (67.505%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.562     5.083    i_VGA_ctrl/CLK
    SLICE_X51Y32         FDCE                                         r  i_VGA_ctrl/pixel_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  i_VGA_ctrl/pixel_o_reg[3]/Q
                         net (fo=18, routed)          1.709     7.248    i_VGA_ctrl/s_rom_addr_reg[16]_1[3]
    SLICE_X45Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.372 r  i_VGA_ctrl/rgb_o1_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.372    i_source_multiplexer/pixel_o_reg[7][1]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.922 r  i_source_multiplexer/rgb_o1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.922    i_source_multiplexer/rgb_o1_inferred__0_carry_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.193 r  i_source_multiplexer/rgb_o1_inferred__0_carry__0/CO[0]
                         net (fo=14, routed)          1.334     9.527    i_source_multiplexer/rgb_o1_inferred__0_carry__0_n_3
    SLICE_X45Y36         LUT4 (Prop_lut4_I2_O)        0.403     9.930 r  i_source_multiplexer/s_move_count[13]_i_3/O
                         net (fo=16, routed)          0.849    10.780    i_source_multiplexer/s_clk_count_reg[1]_1
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.327    11.107 r  i_source_multiplexer/s_move_count[13]_i_1/O
                         net (fo=14, routed)          0.535    11.641    i_source_multiplexer/s_move_count[13]_i_1_n_0
    SLICE_X32Y35         FDCE                                         r  i_source_multiplexer/s_move_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.440    14.781    i_source_multiplexer/CLK
    SLICE_X32Y35         FDCE                                         r  i_source_multiplexer/s_move_count_reg[0]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X32Y35         FDCE (Setup_fdce_C_CE)      -0.205    14.729    i_source_multiplexer/s_move_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -11.641    
  -------------------------------------------------------------------
                         slack                                  3.088    

Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 i_VGA_ctrl/pixel_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_move_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 2.131ns (32.495%)  route 4.427ns (67.505%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.562     5.083    i_VGA_ctrl/CLK
    SLICE_X51Y32         FDCE                                         r  i_VGA_ctrl/pixel_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  i_VGA_ctrl/pixel_o_reg[3]/Q
                         net (fo=18, routed)          1.709     7.248    i_VGA_ctrl/s_rom_addr_reg[16]_1[3]
    SLICE_X45Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.372 r  i_VGA_ctrl/rgb_o1_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.372    i_source_multiplexer/pixel_o_reg[7][1]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.922 r  i_source_multiplexer/rgb_o1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.922    i_source_multiplexer/rgb_o1_inferred__0_carry_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.193 r  i_source_multiplexer/rgb_o1_inferred__0_carry__0/CO[0]
                         net (fo=14, routed)          1.334     9.527    i_source_multiplexer/rgb_o1_inferred__0_carry__0_n_3
    SLICE_X45Y36         LUT4 (Prop_lut4_I2_O)        0.403     9.930 r  i_source_multiplexer/s_move_count[13]_i_3/O
                         net (fo=16, routed)          0.849    10.780    i_source_multiplexer/s_clk_count_reg[1]_1
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.327    11.107 r  i_source_multiplexer/s_move_count[13]_i_1/O
                         net (fo=14, routed)          0.535    11.641    i_source_multiplexer/s_move_count[13]_i_1_n_0
    SLICE_X32Y35         FDCE                                         r  i_source_multiplexer/s_move_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.440    14.781    i_source_multiplexer/CLK
    SLICE_X32Y35         FDCE                                         r  i_source_multiplexer/s_move_count_reg[12]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X32Y35         FDCE (Setup_fdce_C_CE)      -0.205    14.729    i_source_multiplexer/s_move_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -11.641    
  -------------------------------------------------------------------
                         slack                                  3.088    

Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 i_VGA_ctrl/pixel_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_move_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 2.131ns (32.495%)  route 4.427ns (67.505%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.562     5.083    i_VGA_ctrl/CLK
    SLICE_X51Y32         FDCE                                         r  i_VGA_ctrl/pixel_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  i_VGA_ctrl/pixel_o_reg[3]/Q
                         net (fo=18, routed)          1.709     7.248    i_VGA_ctrl/s_rom_addr_reg[16]_1[3]
    SLICE_X45Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.372 r  i_VGA_ctrl/rgb_o1_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.372    i_source_multiplexer/pixel_o_reg[7][1]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.922 r  i_source_multiplexer/rgb_o1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.922    i_source_multiplexer/rgb_o1_inferred__0_carry_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.193 r  i_source_multiplexer/rgb_o1_inferred__0_carry__0/CO[0]
                         net (fo=14, routed)          1.334     9.527    i_source_multiplexer/rgb_o1_inferred__0_carry__0_n_3
    SLICE_X45Y36         LUT4 (Prop_lut4_I2_O)        0.403     9.930 r  i_source_multiplexer/s_move_count[13]_i_3/O
                         net (fo=16, routed)          0.849    10.780    i_source_multiplexer/s_clk_count_reg[1]_1
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.327    11.107 r  i_source_multiplexer/s_move_count[13]_i_1/O
                         net (fo=14, routed)          0.535    11.641    i_source_multiplexer/s_move_count[13]_i_1_n_0
    SLICE_X32Y35         FDCE                                         r  i_source_multiplexer/s_move_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.440    14.781    i_source_multiplexer/CLK
    SLICE_X32Y35         FDCE                                         r  i_source_multiplexer/s_move_count_reg[13]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X32Y35         FDCE (Setup_fdce_C_CE)      -0.205    14.729    i_source_multiplexer/s_move_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -11.641    
  -------------------------------------------------------------------
                         slack                                  3.088    

Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 i_VGA_ctrl/pixel_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_move_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 2.131ns (32.495%)  route 4.427ns (67.505%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.562     5.083    i_VGA_ctrl/CLK
    SLICE_X51Y32         FDCE                                         r  i_VGA_ctrl/pixel_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  i_VGA_ctrl/pixel_o_reg[3]/Q
                         net (fo=18, routed)          1.709     7.248    i_VGA_ctrl/s_rom_addr_reg[16]_1[3]
    SLICE_X45Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.372 r  i_VGA_ctrl/rgb_o1_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.372    i_source_multiplexer/pixel_o_reg[7][1]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.922 r  i_source_multiplexer/rgb_o1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.922    i_source_multiplexer/rgb_o1_inferred__0_carry_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.193 r  i_source_multiplexer/rgb_o1_inferred__0_carry__0/CO[0]
                         net (fo=14, routed)          1.334     9.527    i_source_multiplexer/rgb_o1_inferred__0_carry__0_n_3
    SLICE_X45Y36         LUT4 (Prop_lut4_I2_O)        0.403     9.930 r  i_source_multiplexer/s_move_count[13]_i_3/O
                         net (fo=16, routed)          0.849    10.780    i_source_multiplexer/s_clk_count_reg[1]_1
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.327    11.107 r  i_source_multiplexer/s_move_count[13]_i_1/O
                         net (fo=14, routed)          0.535    11.641    i_source_multiplexer/s_move_count[13]_i_1_n_0
    SLICE_X32Y35         FDCE                                         r  i_source_multiplexer/s_move_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.440    14.781    i_source_multiplexer/CLK
    SLICE_X32Y35         FDCE                                         r  i_source_multiplexer/s_move_count_reg[9]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X32Y35         FDCE (Setup_fdce_C_CE)      -0.205    14.729    i_source_multiplexer/s_move_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -11.641    
  -------------------------------------------------------------------
                         slack                                  3.088    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 i_VGA_ctrl/pixel_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_move_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.131ns (32.538%)  route 4.418ns (67.462%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.562     5.083    i_VGA_ctrl/CLK
    SLICE_X51Y32         FDCE                                         r  i_VGA_ctrl/pixel_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  i_VGA_ctrl/pixel_o_reg[3]/Q
                         net (fo=18, routed)          1.709     7.248    i_VGA_ctrl/s_rom_addr_reg[16]_1[3]
    SLICE_X45Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.372 r  i_VGA_ctrl/rgb_o1_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.372    i_source_multiplexer/pixel_o_reg[7][1]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.922 r  i_source_multiplexer/rgb_o1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.922    i_source_multiplexer/rgb_o1_inferred__0_carry_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.193 r  i_source_multiplexer/rgb_o1_inferred__0_carry__0/CO[0]
                         net (fo=14, routed)          1.334     9.527    i_source_multiplexer/rgb_o1_inferred__0_carry__0_n_3
    SLICE_X45Y36         LUT4 (Prop_lut4_I2_O)        0.403     9.930 r  i_source_multiplexer/s_move_count[13]_i_3/O
                         net (fo=16, routed)          0.849    10.780    i_source_multiplexer/s_clk_count_reg[1]_1
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.327    11.107 r  i_source_multiplexer/s_move_count[13]_i_1/O
                         net (fo=14, routed)          0.526    11.633    i_source_multiplexer/s_move_count[13]_i_1_n_0
    SLICE_X30Y33         FDCE                                         r  i_source_multiplexer/s_move_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.438    14.779    i_source_multiplexer/CLK
    SLICE_X30Y33         FDCE                                         r  i_source_multiplexer/s_move_count_reg[1]/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X30Y33         FDCE (Setup_fdce_C_CE)      -0.169    14.763    i_source_multiplexer/s_move_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 i_VGA_ctrl/pixel_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_move_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.131ns (32.538%)  route 4.418ns (67.462%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.562     5.083    i_VGA_ctrl/CLK
    SLICE_X51Y32         FDCE                                         r  i_VGA_ctrl/pixel_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  i_VGA_ctrl/pixel_o_reg[3]/Q
                         net (fo=18, routed)          1.709     7.248    i_VGA_ctrl/s_rom_addr_reg[16]_1[3]
    SLICE_X45Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.372 r  i_VGA_ctrl/rgb_o1_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.372    i_source_multiplexer/pixel_o_reg[7][1]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.922 r  i_source_multiplexer/rgb_o1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.922    i_source_multiplexer/rgb_o1_inferred__0_carry_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.193 r  i_source_multiplexer/rgb_o1_inferred__0_carry__0/CO[0]
                         net (fo=14, routed)          1.334     9.527    i_source_multiplexer/rgb_o1_inferred__0_carry__0_n_3
    SLICE_X45Y36         LUT4 (Prop_lut4_I2_O)        0.403     9.930 r  i_source_multiplexer/s_move_count[13]_i_3/O
                         net (fo=16, routed)          0.849    10.780    i_source_multiplexer/s_clk_count_reg[1]_1
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.327    11.107 r  i_source_multiplexer/s_move_count[13]_i_1/O
                         net (fo=14, routed)          0.526    11.633    i_source_multiplexer/s_move_count[13]_i_1_n_0
    SLICE_X30Y33         FDCE                                         r  i_source_multiplexer/s_move_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.438    14.779    i_source_multiplexer/CLK
    SLICE_X30Y33         FDCE                                         r  i_source_multiplexer/s_move_count_reg[2]/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X30Y33         FDCE (Setup_fdce_C_CE)      -0.169    14.763    i_source_multiplexer/s_move_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 i_VGA_ctrl/pixel_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_move_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.131ns (32.538%)  route 4.418ns (67.462%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.562     5.083    i_VGA_ctrl/CLK
    SLICE_X51Y32         FDCE                                         r  i_VGA_ctrl/pixel_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  i_VGA_ctrl/pixel_o_reg[3]/Q
                         net (fo=18, routed)          1.709     7.248    i_VGA_ctrl/s_rom_addr_reg[16]_1[3]
    SLICE_X45Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.372 r  i_VGA_ctrl/rgb_o1_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.372    i_source_multiplexer/pixel_o_reg[7][1]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.922 r  i_source_multiplexer/rgb_o1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.922    i_source_multiplexer/rgb_o1_inferred__0_carry_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.193 r  i_source_multiplexer/rgb_o1_inferred__0_carry__0/CO[0]
                         net (fo=14, routed)          1.334     9.527    i_source_multiplexer/rgb_o1_inferred__0_carry__0_n_3
    SLICE_X45Y36         LUT4 (Prop_lut4_I2_O)        0.403     9.930 r  i_source_multiplexer/s_move_count[13]_i_3/O
                         net (fo=16, routed)          0.849    10.780    i_source_multiplexer/s_clk_count_reg[1]_1
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.327    11.107 r  i_source_multiplexer/s_move_count[13]_i_1/O
                         net (fo=14, routed)          0.526    11.633    i_source_multiplexer/s_move_count[13]_i_1_n_0
    SLICE_X30Y33         FDCE                                         r  i_source_multiplexer/s_move_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.438    14.779    i_source_multiplexer/CLK
    SLICE_X30Y33         FDCE                                         r  i_source_multiplexer/s_move_count_reg[3]/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X30Y33         FDCE (Setup_fdce_C_CE)      -0.169    14.763    i_source_multiplexer/s_move_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 i_VGA_ctrl/pixel_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_move_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.131ns (32.538%)  route 4.418ns (67.462%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.562     5.083    i_VGA_ctrl/CLK
    SLICE_X51Y32         FDCE                                         r  i_VGA_ctrl/pixel_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  i_VGA_ctrl/pixel_o_reg[3]/Q
                         net (fo=18, routed)          1.709     7.248    i_VGA_ctrl/s_rom_addr_reg[16]_1[3]
    SLICE_X45Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.372 r  i_VGA_ctrl/rgb_o1_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.372    i_source_multiplexer/pixel_o_reg[7][1]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.922 r  i_source_multiplexer/rgb_o1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.922    i_source_multiplexer/rgb_o1_inferred__0_carry_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.193 r  i_source_multiplexer/rgb_o1_inferred__0_carry__0/CO[0]
                         net (fo=14, routed)          1.334     9.527    i_source_multiplexer/rgb_o1_inferred__0_carry__0_n_3
    SLICE_X45Y36         LUT4 (Prop_lut4_I2_O)        0.403     9.930 r  i_source_multiplexer/s_move_count[13]_i_3/O
                         net (fo=16, routed)          0.849    10.780    i_source_multiplexer/s_clk_count_reg[1]_1
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.327    11.107 r  i_source_multiplexer/s_move_count[13]_i_1/O
                         net (fo=14, routed)          0.526    11.633    i_source_multiplexer/s_move_count[13]_i_1_n_0
    SLICE_X30Y33         FDCE                                         r  i_source_multiplexer/s_move_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.438    14.779    i_source_multiplexer/CLK
    SLICE_X30Y33         FDCE                                         r  i_source_multiplexer/s_move_count_reg[4]/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X30Y33         FDCE (Setup_fdce_C_CE)      -0.169    14.763    i_source_multiplexer/s_move_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 i_VGA_ctrl/pixel_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_move_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 2.131ns (32.558%)  route 4.414ns (67.442%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.562     5.083    i_VGA_ctrl/CLK
    SLICE_X51Y32         FDCE                                         r  i_VGA_ctrl/pixel_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  i_VGA_ctrl/pixel_o_reg[3]/Q
                         net (fo=18, routed)          1.709     7.248    i_VGA_ctrl/s_rom_addr_reg[16]_1[3]
    SLICE_X45Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.372 r  i_VGA_ctrl/rgb_o1_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.372    i_source_multiplexer/pixel_o_reg[7][1]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.922 r  i_source_multiplexer/rgb_o1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.922    i_source_multiplexer/rgb_o1_inferred__0_carry_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.193 r  i_source_multiplexer/rgb_o1_inferred__0_carry__0/CO[0]
                         net (fo=14, routed)          1.334     9.527    i_source_multiplexer/rgb_o1_inferred__0_carry__0_n_3
    SLICE_X45Y36         LUT4 (Prop_lut4_I2_O)        0.403     9.930 r  i_source_multiplexer/s_move_count[13]_i_3/O
                         net (fo=16, routed)          0.849    10.780    i_source_multiplexer/s_clk_count_reg[1]_1
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.327    11.107 r  i_source_multiplexer/s_move_count[13]_i_1/O
                         net (fo=14, routed)          0.522    11.628    i_source_multiplexer/s_move_count[13]_i_1_n_0
    SLICE_X30Y34         FDCE                                         r  i_source_multiplexer/s_move_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.439    14.780    i_source_multiplexer/CLK
    SLICE_X30Y34         FDCE                                         r  i_source_multiplexer/s_move_count_reg[10]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X30Y34         FDCE (Setup_fdce_C_CE)      -0.169    14.764    i_source_multiplexer/s_move_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -11.628    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 i_VGA_ctrl/pixel_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_move_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 2.131ns (32.558%)  route 4.414ns (67.442%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.562     5.083    i_VGA_ctrl/CLK
    SLICE_X51Y32         FDCE                                         r  i_VGA_ctrl/pixel_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  i_VGA_ctrl/pixel_o_reg[3]/Q
                         net (fo=18, routed)          1.709     7.248    i_VGA_ctrl/s_rom_addr_reg[16]_1[3]
    SLICE_X45Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.372 r  i_VGA_ctrl/rgb_o1_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.372    i_source_multiplexer/pixel_o_reg[7][1]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.922 r  i_source_multiplexer/rgb_o1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.922    i_source_multiplexer/rgb_o1_inferred__0_carry_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.193 r  i_source_multiplexer/rgb_o1_inferred__0_carry__0/CO[0]
                         net (fo=14, routed)          1.334     9.527    i_source_multiplexer/rgb_o1_inferred__0_carry__0_n_3
    SLICE_X45Y36         LUT4 (Prop_lut4_I2_O)        0.403     9.930 r  i_source_multiplexer/s_move_count[13]_i_3/O
                         net (fo=16, routed)          0.849    10.780    i_source_multiplexer/s_clk_count_reg[1]_1
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.327    11.107 r  i_source_multiplexer/s_move_count[13]_i_1/O
                         net (fo=14, routed)          0.522    11.628    i_source_multiplexer/s_move_count[13]_i_1_n_0
    SLICE_X30Y34         FDCE                                         r  i_source_multiplexer/s_move_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.439    14.780    i_source_multiplexer/CLK
    SLICE_X30Y34         FDCE                                         r  i_source_multiplexer/s_move_count_reg[11]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X30Y34         FDCE (Setup_fdce_C_CE)      -0.169    14.764    i_source_multiplexer/s_move_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -11.628    
  -------------------------------------------------------------------
                         slack                                  3.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_source_multiplexer/rgb_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_VGA_ctrl/rgb_o_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.161%)  route 0.297ns (67.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.561     1.444    i_source_multiplexer/CLK
    SLICE_X45Y37         FDCE                                         r  i_source_multiplexer/rgb_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  i_source_multiplexer/rgb_o_reg[8]/Q
                         net (fo=1, routed)           0.297     1.883    i_VGA_ctrl/rgb_o_reg[11]_4[8]
    SLICE_X31Y37         FDCE                                         r  i_VGA_ctrl/rgb_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.828     1.955    i_VGA_ctrl/CLK
    SLICE_X31Y37         FDCE                                         r  i_VGA_ctrl/rgb_o_reg[8]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X31Y37         FDCE (Hold_fdce_C_D)         0.070     1.776    i_VGA_ctrl/rgb_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 i_io_ctrl/swsync_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.189ns (35.955%)  route 0.337ns (64.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.553     1.436    i_io_ctrl/CLK
    SLICE_X33Y28         FDCE                                         r  i_io_ctrl/swsync_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  i_io_ctrl/swsync_o_reg[0]/Q
                         net (fo=15, routed)          0.337     1.914    i_io_ctrl/s_state_reg[2][0]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.048     1.962 r  i_io_ctrl/s_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.962    i_source_multiplexer/swsync_o_reg[0][1]
    SLICE_X42Y34         FDCE                                         r  i_source_multiplexer/s_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.827     1.954    i_source_multiplexer/CLK
    SLICE_X42Y34         FDCE                                         r  i_source_multiplexer/s_state_reg[1]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X42Y34         FDCE (Hold_fdce_C_D)         0.131     1.836    i_source_multiplexer/s_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_VGA_ctrl/s_pixel_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_VGA_ctrl/pixel_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.560     1.443    i_VGA_ctrl/CLK
    SLICE_X51Y32         FDCE                                         r  i_VGA_ctrl/s_pixel_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  i_VGA_ctrl/s_pixel_count_reg[4]/Q
                         net (fo=4, routed)           0.067     1.651    i_VGA_ctrl/s_pixel_count_reg__0[4]
    SLICE_X51Y32         FDCE                                         r  i_VGA_ctrl/pixel_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.829     1.956    i_VGA_ctrl/CLK
    SLICE_X51Y32         FDCE                                         r  i_VGA_ctrl/pixel_o_reg[4]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X51Y32         FDCE (Hold_fdce_C_D)         0.076     1.519    i_VGA_ctrl/pixel_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 i_io_ctrl/swsync_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.587%)  route 0.337ns (64.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.553     1.436    i_io_ctrl/CLK
    SLICE_X33Y28         FDCE                                         r  i_io_ctrl/swsync_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  i_io_ctrl/swsync_o_reg[0]/Q
                         net (fo=15, routed)          0.337     1.914    i_io_ctrl/s_state_reg[2][0]
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.959 r  i_io_ctrl/s_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.959    i_source_multiplexer/swsync_o_reg[0][0]
    SLICE_X42Y34         FDCE                                         r  i_source_multiplexer/s_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.827     1.954    i_source_multiplexer/CLK
    SLICE_X42Y34         FDCE                                         r  i_source_multiplexer/s_state_reg[0]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X42Y34         FDCE (Hold_fdce_C_D)         0.120     1.825    i_source_multiplexer/s_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 i_source_multiplexer/rgb_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_VGA_ctrl/rgb_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.758%)  route 0.317ns (69.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.559     1.442    i_source_multiplexer/CLK
    SLICE_X43Y36         FDCE                                         r  i_source_multiplexer/rgb_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  i_source_multiplexer/rgb_o_reg[6]/Q
                         net (fo=1, routed)           0.317     1.901    i_VGA_ctrl/rgb_o_reg[11]_4[6]
    SLICE_X31Y36         FDCE                                         r  i_VGA_ctrl/rgb_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.827     1.954    i_VGA_ctrl/CLK
    SLICE_X31Y36         FDCE                                         r  i_VGA_ctrl/rgb_o_reg[6]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X31Y36         FDCE (Hold_fdce_C_D)         0.059     1.764    i_VGA_ctrl/rgb_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 i_source_multiplexer/count_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/s_rom_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.559     1.442    i_source_multiplexer/CLK
    SLICE_X33Y34         FDRE                                         r  i_source_multiplexer/count_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  i_source_multiplexer/count_o_reg[2]/Q
                         net (fo=1, routed)           0.058     1.641    i_mem_ctrl_2/Q[2]
    SLICE_X32Y34         FDCE                                         r  i_mem_ctrl_2/s_rom_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.826     1.953    i_mem_ctrl_2/CLK
    SLICE_X32Y34         FDCE                                         r  i_mem_ctrl_2/s_rom_addr_reg[2]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X32Y34         FDCE (Hold_fdce_C_D)         0.047     1.502    i_mem_ctrl_2/s_rom_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_source_multiplexer/rgb_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_VGA_ctrl/rgb_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.119%)  route 0.312ns (68.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.560     1.443    i_source_multiplexer/CLK
    SLICE_X45Y35         FDCE                                         r  i_source_multiplexer/rgb_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  i_source_multiplexer/rgb_o_reg[1]/Q
                         net (fo=1, routed)           0.312     1.896    i_VGA_ctrl/rgb_o_reg[11]_4[1]
    SLICE_X32Y34         FDCE                                         r  i_VGA_ctrl/rgb_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.826     1.953    i_VGA_ctrl/CLK
    SLICE_X32Y34         FDCE                                         r  i_VGA_ctrl/rgb_o_reg[1]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X32Y34         FDCE (Hold_fdce_C_D)         0.046     1.750    i_VGA_ctrl/rgb_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_VGA_ctrl/s_pixel_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_VGA_ctrl/pixel_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (60.975%)  route 0.090ns (39.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.560     1.443    i_VGA_ctrl/CLK
    SLICE_X49Y32         FDCE                                         r  i_VGA_ctrl/s_pixel_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  i_VGA_ctrl/s_pixel_count_reg[5]/Q
                         net (fo=10, routed)          0.090     1.674    i_VGA_ctrl/s_pixel_count_reg__0[5]
    SLICE_X49Y32         FDCE                                         r  i_VGA_ctrl/pixel_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.828     1.955    i_VGA_ctrl/CLK
    SLICE_X49Y32         FDCE                                         r  i_VGA_ctrl/pixel_o_reg[5]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X49Y32         FDCE (Hold_fdce_C_D)         0.075     1.518    i_VGA_ctrl/pixel_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 i_source_multiplexer/count_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/s_rom_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.559     1.442    i_source_multiplexer/CLK
    SLICE_X33Y34         FDRE                                         r  i_source_multiplexer/count_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  i_source_multiplexer/count_o_reg[5]/Q
                         net (fo=1, routed)           0.118     1.701    i_mem_ctrl_2/Q[5]
    SLICE_X32Y34         FDCE                                         r  i_mem_ctrl_2/s_rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.826     1.953    i_mem_ctrl_2/CLK
    SLICE_X32Y34         FDCE                                         r  i_mem_ctrl_2/s_rom_addr_reg[5]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X32Y34         FDCE (Hold_fdce_C_D)         0.075     1.530    i_mem_ctrl_2/s_rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 i_source_multiplexer/s_line_end_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_line_end_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.948%)  route 0.092ns (33.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.560     1.443    i_source_multiplexer/CLK
    SLICE_X45Y34         FDCE                                         r  i_source_multiplexer/s_line_end_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  i_source_multiplexer/s_line_end_reg[5]/Q
                         net (fo=5, routed)           0.092     1.676    i_source_multiplexer/s_line_end_reg__0[5]
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.045     1.721 r  i_source_multiplexer/s_line_end[6]_i_1/O
                         net (fo=1, routed)           0.000     1.721    i_source_multiplexer/p_0_in__1[6]
    SLICE_X44Y34         FDPE                                         r  i_source_multiplexer/s_line_end_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.828     1.955    i_source_multiplexer/CLK
    SLICE_X44Y34         FDPE                                         r  i_source_multiplexer/s_line_end_reg[6]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X44Y34         FDPE (Hold_fdpe_C_D)         0.092     1.548    i_source_multiplexer/s_line_end_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y32   i_VGA_ctrl/h_sync_o_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X50Y36   i_VGA_ctrl/line_o_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y36   i_VGA_ctrl/line_o_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y36   i_VGA_ctrl/line_o_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y36   i_VGA_ctrl/line_o_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y36   i_VGA_ctrl/line_o_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y36   i_VGA_ctrl/line_o_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y35   i_VGA_ctrl/line_o_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y35   i_VGA_ctrl/line_o_reg[7]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y36   i_VGA_ctrl/line_o_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y36   i_VGA_ctrl/line_o_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y36   i_VGA_ctrl/line_o_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y36   i_VGA_ctrl/line_o_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y36   i_VGA_ctrl/line_o_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y36   i_VGA_ctrl/line_o_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y35   i_VGA_ctrl/line_o_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   i_VGA_ctrl/line_o_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   i_VGA_ctrl/line_o_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y35   i_VGA_ctrl/line_o_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y32   i_VGA_ctrl/h_sync_o_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y32   i_VGA_ctrl/pixel_o_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y32   i_VGA_ctrl/pixel_o_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y32   i_VGA_ctrl/pixel_o_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   i_mem_ctrl_1/s_count1_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   i_mem_ctrl_1/s_count1_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   i_mem_ctrl_1/s_count1_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   i_mem_ctrl_1/s_count1_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y33   i_mem_ctrl_1/s_count1_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y32   i_VGA_ctrl/pixel_o_reg[6]/C



