<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: chips/p9/procedures/xml/attribute_info/memory_mt_attributes.xml $ -->
<!--                                                                        -->
<!-- IBM CONFIDENTIAL                                                       -->
<!--                                                                        -->
<!-- EKB Project                                                            -->
<!--                                                                        -->
<!-- COPYRIGHT 2016                                                         -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- The source code for this program is not published or otherwise         -->
<!-- divested of its trade secrets, irrespective of what has been           -->
<!-- deposited with the U.S. Copyright Office.                              -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attributes>
    <attribute>
        <id>ATTR_MSS_VPD_MT_0_VERSION_LAYOUT</id>
        <targetType>TARGET_TYPE_SYSTEM</targetType>
        <description>
            MT Keyword Layout Version Number.
            Increases when attributes are added, removed, or redefined.  Does not reset.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssUnits>num</mssUnits>
        <mssBlobStart>0</mssBlobStart>
        <mssBlobLength>1</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_0_version_layout</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_1_VERSION_DATA</id>
        <targetType>TARGET_TYPE_SYSTEM</targetType>
        <description>
            MT Keyword Data Version Number.
            Increases when data changes with the above layout version.
            Resets when layout version number increments.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssUnits>num</mssUnits>
        <mssBlobStart>1</mssBlobStart>
        <mssBlobLength>1</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_1_version_data</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_2_SIGNATURE_HASH</id>
        <targetType>TARGET_TYPE_SYSTEM</targetType>
        <description>
            Hash Signature for the MT Keyword. The hash signature is 32bits for 256 bytes of data.
        </description>
        <initToZero></initToZero>
        <valueType>uint32</valueType>
        <writeable/>
        <mssUnits></mssUnits>
        <mssBlobStart>2</mssBlobStart>
        <mssBlobLength>4</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_2_signature_hash</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_DIMM_RCD_IBT</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            Register Clock Driver, Input Bus Termination in tens of Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>IBT_OFF = 0, IBT_100 = 10, IBT_150 = 15, IBT_300 = 30</enum>
        <mssUnits>ohm</mssUnits>
        <mssBlobStart>6</mssBlobStart>
        <mssBlobLength>4</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_dimm_rcd_ibt</mssAccessorName>
        <array>2 2</array>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            DQ and DQS Drive Impedance for [Port][DIMM][RANK].
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>OHM34 = 0x34, OHM48 = 0x48</enum>
        <mssUnits>ohm</mssUnits>
        <mssBlobStart>10</mssBlobStart>
        <mssBlobLength>8</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_dram_drv_imp_dq_dqs</mssAccessorName>
        <array>2 2 2</array>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_DRAM_RTT_NOM</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            DRAM side Nominal Termination Resistance in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0, OHM34 = 34, OHM40 = 40, OHM48 = 48, OHM60 = 60, OHM80 = 80, OHM120 = 120, OHM240 = 240</enum>
        <mssUnits>ohm</mssUnits>
        <mssBlobStart>18</mssBlobStart>
        <mssBlobLength>8</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_dram_rtt_nom</mssAccessorName>
        <array>2 2 2</array>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_DRAM_RTT_PARK</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            DRAM side Park Termination Resistance in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0, 60OHM = 60, 120OHM = 120, 40OHM = 40, 240OHM = 240, 48OHM = 48, 80OHM = 80, 34OHM = 34</enum>
        <mssUnits>ohm</mssUnits>
        <mssBlobStart>26</mssBlobStart>
        <mssBlobLength>8</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_dram_rtt_park</mssAccessorName>
        <array>2 2 2</array>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_DRAM_RTT_WR</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            DRAM side Write Termination Resistance in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0, OHM80 = 80, OHM120 = 120, OHM240 = 240, HIGHZ = 1</enum>
        <mssUnits>ohm</mssUnits>
        <mssBlobStart>34</mssBlobStart>
        <mssBlobLength>8</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_dram_rtt_wr</mssAccessorName>
        <array>2 2 2</array>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_RD_UP</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            Selects the number of enabled pullup branches during READ mode. ONLY set range 0-7. Eg. 0x02 = b00000010 (1 branch selected), 0x06 = b00000110 (2 branches selected)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssUnits></mssUnits>
        <mssBlobStart>42</mssBlobStart>
        <mssBlobLength>4</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_mc_dq_acboost_rd_up</mssAccessorName>
        <array>2 2</array>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_WR_DOWN</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            Selects the number of enabled pulldown branches during WRITE mode. ONLY set range 0-7. Eg. 0x02 = b00000010 (1 branch selected), 0x06 = b00000110 (2 branches selected)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssUnits></mssUnits>
        <mssBlobStart>46</mssBlobStart>
        <mssBlobLength>4</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_mc_dq_acboost_wr_down</mssAccessorName>
        <array>2 2</array>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_WR_UP</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            Selects the number of enabled pullup branches during WRITE mode. ONLY set range 0-7. Eg. 0x02 = b00000010 (1 branch selected), 0x06 = b00000110 (2 branches selected)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssUnits></mssUnits>
        <mssBlobStart>50</mssBlobStart>
        <mssBlobLength>4</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_mc_dq_acboost_wr_up</mssAccessorName>
        <array>2 2</array>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_MC_DQ_CTLE_CAP</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            Sets the capacitance value in the RC source degeneration for [PORT#][DP16 BLOCK#]. ONLY set range 0-3. (0x00 = No capacitor selected, 0x01 = more caps selected, 0x02 = even more caps selected, 0x03 = maximum capacitors selected)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssUnits></mssUnits>
        <mssBlobStart>54</mssBlobStart>
        <mssBlobLength>10</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_mc_dq_ctle_cap</mssAccessorName>
        <array>2 5</array>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_MC_DQ_CTLE_RES</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            Sets the resistance value in the RC source degeneration for [PORT#][DP16 BLOCK#]. Also defines the CTLE's DC Gain. ONLY set range 0-7. (0x00 = max resistance, 0x01 to 0x06 = decreasing resistance, 0x07 = min resistance)
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssUnits></mssUnits>
        <mssBlobStart>64</mssBlobStart>
        <mssBlobLength>10</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_mc_dq_ctle_res</mssAccessorName>
        <array>2 5</array>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_MC_DRV_IMP_ADDR</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            Memory Controller side Drive Impedance for Address Lines in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>OHM30 = 30, OHM40 = 40</enum>
        <mssUnits>ohm</mssUnits>
        <mssBlobStart>74</mssBlobStart>
        <mssBlobLength>2</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_mc_drv_imp_addr</mssAccessorName>
        <array>2</array>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_MC_DRV_IMP_CLK</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            Memory Controller side Drive Impedance for Clock in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>OHM30 = 30, OHM40 = 40</enum>
        <mssUnits>ohm</mssUnits>
        <mssBlobStart>76</mssBlobStart>
        <mssBlobLength>2</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_mc_drv_imp_clk</mssAccessorName>
        <array>2</array>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_MC_DRV_IMP_CNTL</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            Memory Controller side Drive Impedance for Control Lines in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>OHM30 = 30, OHM40 = 40</enum>
        <mssUnits>ohm</mssUnits>
        <mssBlobStart>78</mssBlobStart>
        <mssBlobLength>2</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_mc_drv_imp_cntl</mssAccessorName>
        <array>2</array>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            Memory Controller side Drive Impedance for Data and Data Strobe Lines in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0, OHM30 = 30, OHM34 = 34, OHM40 = 40, OHM48 = 48, OHM60 = 60, OHM80 = 80, OHM120 = 120, OHM240 = 240</enum>
        <mssUnits>ohm</mssUnits>
        <mssBlobStart>80</mssBlobStart>
        <mssBlobLength>2</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_mc_drv_imp_dq_dqs</mssAccessorName>
        <array>2</array>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_MC_DRV_IMP_SPCKE</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            Memory Controller side Drive Impedance for Clock Enable Spare Line in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>OHM30 = 30, OHM40 = 40</enum>
        <mssUnits>ohm</mssUnits>
        <mssBlobStart>82</mssBlobStart>
        <mssBlobLength>2</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_mc_drv_imp_spcke</mssAccessorName>
        <array>2</array>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            Memory Controller side Receiver Impedance for Data and Data Strobe Lines in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0, OHM30 = 30, OHM34 = 34, OHM40 = 40, OHM48 = 48, OHM60 = 60, OHM80 = 80, OHM120 = 120, OHM240 = 240</enum>
        <mssUnits>ohm</mssUnits>
        <mssBlobStart>84</mssBlobStart>
        <mssBlobLength>2</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_mc_rcv_imp_dq_dqs</mssAccessorName>
        <array>2</array>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_ODT_RD</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            READ, On Die Termination triggering bitmap.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssUnits></mssUnits>
        <mssBlobStart>86</mssBlobStart>
        <mssBlobLength>8</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_odt_rd</mssAccessorName>
        <array>2 2 2</array>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_ODT_WR</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            WRITE, On Die Termination triggering bitmap.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssUnits></mssUnits>
        <mssBlobStart>94</mssBlobStart>
        <mssBlobLength>8</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_odt_wr</mssAccessorName>
        <array>2 2 2</array>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_VREF_DRAM_WR</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            DRAM side Write Vref setting for DDR4. Bit encode is 01234567. Bit 0 is unused. Bit 1 is the Range. Bits 2-7 is the Value. Refer to the VrefDQ Training Table in JEDEC.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssUnits></mssUnits>
        <mssBlobStart>102</mssBlobStart>
        <mssBlobLength>2</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_vref_dram_wr</mssAccessorName>
        <array>2</array>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_VREF_MC_RD</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            Memory Controller side Read Vref setting. Dividing by 1000 gives you percentage of Vdd
        </description>
        <initToZero></initToZero>
        <valueType>uint32</valueType>
        <writeable/>
        <enum>VDD40375 = 40375, VDD41750 = 41750, VDD43125 = 43125, VDD44500 = 44500, VDD45875 = 45875, VDD47250 = 47250, VDD48625 = 48625, VDD50000 = 50000, VDD51375 = 51375, VDD52750 = 52750, VDD54125 = 54125, VDD55500 = 55500, VDD56875 = 56875, VDD58250 = 58250, VDD59625 = 59625, VDD61000 = 61000, VDD60375 = 60375, VDD61750 = 61750, VDD63125 = 63125, VDD64500 = 64500, VDD65875 = 65875, VDD67250 = 67250, VDD68625 = 68625, VDD70000 = 70000, VDD71375 = 71375, VDD72750 = 72750, VDD74125 = 74125, VDD75500 = 75500, VDD76875 = 76875, VDD78250 = 78250, VDD79625 = 79625, VDD81000 = 81000</enum>
        <mssUnits>percent of Vdd</mssUnits>
        <mssBlobStart>104</mssBlobStart>
        <mssBlobLength>8</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_vref_mc_rd</mssAccessorName>
        <array>2</array>
    </attribute>

    <attribute>
        <id>ATTR_MSS_VPD_MT_WINDAGE_RD_CTR</id>
        <targetType>TARGET_TYPE_MCS</targetType>
        <description>
            Derived from calibration/characterization of read centering. Number of windage offset in units of pico-seconds[ps] with sign bit0 (0b0=positive, 0b1=negative) and value in bits1..31, so 0x80000023 for example would mean "-35ps". If this is enabled, disable periodic rd_ctr in draminit_mc. Default
        </description>
        <initToZero></initToZero>
        <valueType>uint16</valueType>
        <writeable/>
        <mssUnits>num</mssUnits>
        <mssBlobStart>112</mssBlobStart>
        <mssBlobLength>4</mssBlobLength>
        <mssAccessorName>mss_vpd_mt_windage_rd_ctr</mssAccessorName>
        <array>2</array>
    </attribute>

</attributes>
