INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:23:48 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 buffer17/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            buffer15/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 1.210ns (17.605%)  route 5.663ns (82.395%))
  Logic Levels:           16  (CARRY4=3 LUT3=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1488, unset)         0.508     0.508    buffer17/clk
                         FDRE                                         r  buffer17/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer17/outs_reg[0]/Q
                         net (fo=43, unplaced)        0.580     1.314    buffer17/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.433 r  buffer17/control/n_ready_INST_0_i_4/O
                         net (fo=3, unplaced)         0.262     1.695    control_merge0/tehb/control/index_tehb
                         LUT3 (Prop_lut3_I2_O)        0.047     1.742 r  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=4, unplaced)         0.246     1.988    buffer1/fifo/control_merge0_index
                         LUT5 (Prop_lut5_I1_O)        0.043     2.031 r  buffer1/fifo/fullReg_i_2__2/O
                         net (fo=48, unplaced)        0.325     2.356    buffer9/control/p_2_in
                         LUT6 (Prop_lut6_I4_O)        0.043     2.399 r  buffer9/control/dataReg[10]_i_1__0/O
                         net (fo=2, unplaced)         0.255     2.654    buffer2/control/D[3]
                         LUT3 (Prop_lut3_I0_O)        0.043     2.697 r  buffer2/control/outs[11]_i_3/O
                         net (fo=5, unplaced)         0.362     3.059    cmpi0/buffer2_outs[10]
                         LUT6 (Prop_lut6_I0_O)        0.043     3.102 r  cmpi0/i__i_50/O
                         net (fo=1, unplaced)         0.459     3.561    cmpi0/i__i_50_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.806 r  cmpi0/i__i_30/CO[3]
                         net (fo=1, unplaced)         0.000     3.806    cmpi0/i__i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.856 r  cmpi0/i__i_15/CO[3]
                         net (fo=1, unplaced)         0.000     3.856    cmpi0/i__i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.906 f  cmpi0/i__i_11/CO[3]
                         net (fo=12, unplaced)        0.636     4.542    buffer8/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     4.585 f  buffer8/fifo/ctrlEnd_ready_i_2/O
                         net (fo=12, unplaced)        0.292     4.877    control_merge2/tehb/control/transmitValue_reg_20
                         LUT6 (Prop_lut6_I2_O)        0.043     4.920 r  control_merge2/tehb/control/dataReg[31]_i_8__0/O
                         net (fo=16, unplaced)        0.298     5.218    control_merge2/tehb/control/dataReg_reg[0]
                         LUT5 (Prop_lut5_I4_O)        0.043     5.261 f  control_merge2/tehb/control/dataReg[31]_i_7__0/O
                         net (fo=72, unplaced)        0.335     5.596    control_merge2/tehb/control/transmitValue_reg_0
                         LUT3 (Prop_lut3_I1_O)        0.043     5.639 f  control_merge2/tehb/control/fullReg_i_2__3/O
                         net (fo=8, unplaced)         0.282     5.921    buffer17/control/buffer5_outs_valid
                         LUT5 (Prop_lut5_I3_O)        0.043     5.964 r  buffer17/control/transmitValue_i_2__6/O
                         net (fo=2, unplaced)         0.716     6.680    buffer17/control/transmitValue_i_2__6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     6.723 f  buffer17/control/fullReg_i_4__5/O
                         net (fo=16, unplaced)        0.298     7.021    fork10/control/generateBlocks[1].regblock/outputValid_reg
                         LUT6 (Prop_lut6_I1_O)        0.043     7.064 r  fork10/control/generateBlocks[1].regblock/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     7.381    buffer15/E[0]
                         FDRE                                         r  buffer15/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=1488, unset)         0.483     9.183    buffer15/clk
                         FDRE                                         r  buffer15/dataReg_reg[0]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     8.955    buffer15/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  1.574    




