{1} A. Jajszczyk and G. Jekel, "A new concept-Repackable networks," IEEE Trans. Commun., vol. 41, pp. 1232-1237, Aug. 1993.
Yuanyuan Yang , Jianchao Wang, Wide-Sense Nonblocking Clos Networks Under Packing Strategy, IEEE Transactions on Computers, v.48 n.3, p.265-284, March 1999[doi>10.1109/12.754994]
{3} V. R. Chinni et al., "Crosstalk in a lossy directional coupler switch," J. Lightwave Technol., vol. 13, pp. 1530-1535, July 1995.
{4} Y. Mun, Y. Tang, and V. Devarajan, "Analysis of call packing and rearrangement in multi stage switch," IEEE Trans. Commun., vol. 42, pp. 252-254, Feb./Mar./Apr. 1994.
L. Rodney Goke , G. J. Lipovski, Banyan networks for partitioning multiprocessor systems, Proceedings of the 1st annual symposium on Computer architecture, p.21-28, December 09-11, 1973[doi>10.1145/800123.803967]
H. Scott Hinton, An introduction to photonic switching fabrics, Plenum Press, New York, NY, 1993
{7} X. Jiang, M. M. Khandker, and S. Horiguchi, "Nonblocking optical mins under crosstalk-free constraint," in Proc. IEEE Workshop High Performance Switching and Routing, May 2001, pp. 307-311.
{8} C. P. Kruskal and M. Snir, "The performance of multistage interconnection networks for multiprocessors," IEEE Trans. Commun., vol. 32, pp. 1091-1098, Dec. 1993.
{9} C.-T. Lea, "Multilog2N networks and their applications in high speed electronic and photonic switching systems," IEEE Trans. Commun., vol. 38, pp. 1740-1749, Oct. 1990.
F. Thomson Leighton, Introduction to parallel algorithms and architectures: array, trees, hypercubes, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1991
{11} G. Maier and A. Pattavina, "Design of photonic rearrangeable networks with zero first-order switching-element-crosstalk," IEEE Trans. Commun., vol. 49, pp. 1268-1279, July 2001.
{12} J. H. Patel, "Performance of processor-memory interconnections for multiprocessors," IEEE Trans. Comput., vol. C-30, pp. 771-780, Oct. 1981.
{13} M. M. Vaez and C.-T. Lea, "Strictly nonblocking directional-coupler-based switching networks under crosstalk constraint," IEEE Trans. Commun., vol. 48, pp. 316-323, Feb. 2000.
M. M. Vaez , C. -T. Lea, Wide-sense nonblocking Banyan-type switching systems based on directional couplers, IEEE Journal on Selected Areas in Communications, v.16 n.7, p.1327-1332, September 2006[doi>10.1109/49.725200]
{15} C. Y. Lee, "Analysis of switching networks," Bell Syst. Tech. J., vol. 34, no. 6, pp. 1287-1315, Nov. 1995.
{16} C. Jacobaeus, "A study on congestion in link systems," Ericsson Technics , vol. 51, no. 3, 1950.
{17} C. Clos, "A study of nonblocking switching networks," Bell Syst. Tech. J., vol. 32, pp. 406-424, 1953.
{18} D. M. Dias and J. R. Jump, "Analysis and simulation of buffered delta networks," IEEE Trans. Comput., vol. C-30, pp. 273-282, Apr. 1981.
Arif Abdulhusein Merchant, Analytical models for the performance analysis of banyan networks, Stanford University, Stanford, CA, 1991
Yuanyuan Yang, The performance of multicast banyan networks, Journal of Parallel and Distributed Computing, v.60 n.8, p.909-923, Aug. 2000[doi>10.1006/jpdc.2000.1641]
{21} Y. Yang and N. H. Kessler, "Modeling the blocking behavior of Clos networks," Int. J. Parallel Distrib. Syst. Netw., vol. 2, no. 1, pp. 1-9, 1999.
