# CLA
 :: Carry Look-Ahead Adder ::

This is a structural implementation of a 16 bit carry look-ahead adder in System Verilog

all the necessary muxes have been initiated with their own modules
