[INFO] ----------------------- SKIPPING TEST: #power_on_emu -------------------------- 
[INFO]  ------------------- RUNNING SYNCHRONIZATION ---------------------- 
[INFO] Setting Elink clock mode to 160 MHz
[INFO] Scanning setup
[INFO] Disabling clock on downlink 0
[INFO] Disabling clock on downlink 1
[INFO] Disabling clock on downlink 2
[INFO] Disabling clock on downlink 3
[INFO] Disabling clock on downlink 4
[INFO] Checking SOS, encoding_mode: SOS
[INFO] Setting encoding mode SOS for groups [0], downlinks [0]
[INFO] SOS detected for group 0, downlink 0, uplink 0
[INFO] SOS detected for group 0, downlink 0, uplink 1
[INFO] SOS detected for group 0, downlink 0, uplink 2
[INFO] SOS detected for group 0, downlink 0, uplink 3
[INFO] SOS detected for group 0, downlink 0, uplink 4
[INFO] SOS detected for group 0, downlink 0, uplink 5
[INFO] SOS detected for group 0, downlink 0, uplink 6
[INFO] SOS detected for group 0, downlink 0, uplink 7
[INFO] SOS detected for group 0, downlink 0, uplink 8
[INFO] SOS detected for group 0, downlink 0, uplink 9
[INFO] SOS detected for group 0, downlink 0, uplink 10
[INFO] SOS detected for group 0, downlink 0, uplink 11
[INFO] SOS detected for group 0, downlink 0, uplink 12
[INFO] SOS detected for group 0, downlink 0, uplink 13
[INFO] SOS detected for group 0, downlink 0, uplink 14
[INFO] SOS detected for group 0, downlink 0, uplink 15
[INFO] Reassigning uplinks to uplinks which passed SOS detection
[INFO] Disabling clock on downlink 0
[INFO] Disabling clock on downlink 1
[INFO] Disabling clock on downlink 2
[INFO] Disabling clock on downlink 3
[INFO] Disabling clock on downlink 4
[INFO] Checking SOS, encoding_mode: SOS
[INFO] Setting encoding mode SOS for groups [0], downlinks [1]
[INFO] SOS detected for group 0, downlink 1, uplink 10
[INFO] SOS detected for group 0, downlink 1, uplink 13
[INFO] Reassigning uplinks to uplinks which passed SOS detection
[INFO] Disabling clock on downlink 0
[INFO] Disabling clock on downlink 1
[INFO] Disabling clock on downlink 2
[INFO] Disabling clock on downlink 3
[INFO] Disabling clock on downlink 4
[INFO] Checking SOS, encoding_mode: SOS
[INFO] Setting encoding mode SOS for groups [0], downlinks [2]
[INFO] Reassigning uplinks to uplinks which passed SOS detection
[INFO] Disabling clock on downlink 0
[INFO] Disabling clock on downlink 1
[INFO] Disabling clock on downlink 2
[INFO] Disabling clock on downlink 3
[INFO] Disabling clock on downlink 4
[INFO] Checking SOS, encoding_mode: SOS
[INFO] Setting encoding mode SOS for groups [0], downlinks [3]
[INFO] SOS detected for group 0, downlink 3, uplink 16
[INFO] SOS detected for group 0, downlink 3, uplink 17
[INFO] SOS detected for group 0, downlink 3, uplink 18
[INFO] SOS detected for group 0, downlink 3, uplink 19
[INFO] SOS detected for group 0, downlink 3, uplink 20
[INFO] SOS detected for group 0, downlink 3, uplink 21
[INFO] SOS detected for group 0, downlink 3, uplink 22
[INFO] SOS detected for group 0, downlink 3, uplink 23
[INFO] SOS detected for group 0, downlink 3, uplink 24
[INFO] SOS detected for group 0, downlink 3, uplink 25
[INFO] SOS detected for group 0, downlink 3, uplink 26
[INFO] SOS detected for group 0, downlink 3, uplink 27
[INFO] SOS detected for group 0, downlink 3, uplink 28
[INFO] SOS detected for group 0, downlink 3, uplink 29
[INFO] SOS detected for group 0, downlink 3, uplink 30
[INFO] SOS detected for group 0, downlink 3, uplink 31
[INFO] Reassigning uplinks to uplinks which passed SOS detection
[INFO] Disabling clock on downlink 0
[INFO] Disabling clock on downlink 1
[INFO] Disabling clock on downlink 2
[INFO] Disabling clock on downlink 3
[INFO] Disabling clock on downlink 4
[INFO] Checking SOS, encoding_mode: SOS
[INFO] Setting encoding mode SOS for groups [0], downlinks [4]
[INFO] Reassigning uplinks to uplinks which passed SOS detection
[INFO] setup_elements_tmp: 3
[INFO] SE:	0		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]  (16)
[INFO] SE:	1		[10, 13]  (2)
[INFO] Remove setup element for downlink no. 1 with uplinks [10, 13]
[INFO] SE:	3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]  (16)
[INFO] Cleaned - SE:	0		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]  (16)
[INFO] Final List UPLINKS SE:	0		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]  (16)
[INFO] Cleaned - SE:	3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]  (16)
[INFO] Final List UPLINKS SE:	3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]  (16)
[INFO] Scanning clock phase
[INFO] Setting encoding mode SOS for groups [0], downlinks [0]
[INFO] Setting encoding mode K.28.1 for groups [0], downlinks [0]
[INFO] Clock phase scan results for group 0, downlink 0
[INFO] Eye window for uplink 0 : _____________________________________________________________XXXXX______________
Clock Delay: 23
[INFO] Eye window for uplink 1 : _____________________________________________________________XXXXX______________
Clock Delay: 23
[INFO] Eye window for uplink 2 : ____________________________________________________________XXXXXX______________
Clock Delay: 22
[INFO] Eye window for uplink 3 : ____________________________________________________________XXXXXX______________
Clock Delay: 22
[INFO] Eye window for uplink 4 : _____________________________________________________________XXXXX______________
Clock Delay: 23
[INFO] Eye window for uplink 5 : _____________________________________________________________XXXXX______________
Clock Delay: 23
[INFO] Eye window for uplink 6 : ____________________________________________________________XXXXXX______________
Clock Delay: 22
[INFO] Eye window for uplink 7 : ____________________________________________________________XXXXXX______________
Clock Delay: 22
[INFO] Eye window for uplink 8 : ____________________________________________________________XXXXX_______________
Clock Delay: 22
[INFO] Eye window for uplink 9 : ____________________________________________________________XXXXX_______________
Clock Delay: 22
[INFO] Eye window for uplink 10: _____________________________________________________________XXXXX______________
Clock Delay: 23
[INFO] Eye window for uplink 11: _____________________________________________________________XXXXX______________
Clock Delay: 23
[INFO] Eye window for uplink 12: _____________________________________________________________XXXX_______________
Clock Delay: 22
[INFO] Eye window for uplink 13: _____________________________________________________________XXXX_______________
Clock Delay: 22
[INFO] Eye window for uplink 14: ______________________________________________________________XXXX______________
Clock Delay: 23
[INFO] Eye window for uplink 15: ______________________________________________________________XXXX______________
Clock Delay: 23
[INFO] post char clk phase
 
Setup Element:
  Group: 0
  Downlink: 0
  Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
  ASICs Map: None
  Clock Phase Characteristic:
    Optimal Phase: 22
    Window Length: 74
    Eye Windows:
      Uplink  0: _____________________________________________________________XXXXX______________
      Uplink  1: _____________________________________________________________XXXXX______________
      Uplink  2: ____________________________________________________________XXXXXX______________
      Uplink  3: ____________________________________________________________XXXXXX______________
      Uplink  4: _____________________________________________________________XXXXX______________
      Uplink  5: _____________________________________________________________XXXXX______________
      Uplink  6: ____________________________________________________________XXXXXX______________
      Uplink  7: ____________________________________________________________XXXXXX______________
      Uplink  8: ____________________________________________________________XXXXX_______________
      Uplink  9: ____________________________________________________________XXXXX_______________
      Uplink 10: _____________________________________________________________XXXXX______________
      Uplink 11: _____________________________________________________________XXXXX______________
      Uplink 12: _____________________________________________________________XXXX_______________
      Uplink 13: _____________________________________________________________XXXX_______________
      Uplink 14: ______________________________________________________________XXXX______________
      Uplink 15: ______________________________________________________________XXXX______________
  Data Phase Characteristics: None

[INFO] Setting the clock phase to 22 for group 0, downlink 0
[INFO] post set
 
Setup Element:
  Group: 0
  Downlink: 0
  Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
  ASICs Map: None
  Clock Phase Characteristic:
    Optimal Phase: 22
    Window Length: 74
    Eye Windows:
      Uplink  0: _____________________________________________________________XXXXX______________
      Uplink  1: _____________________________________________________________XXXXX______________
      Uplink  2: ____________________________________________________________XXXXXX______________
      Uplink  3: ____________________________________________________________XXXXXX______________
      Uplink  4: _____________________________________________________________XXXXX______________
      Uplink  5: _____________________________________________________________XXXXX______________
      Uplink  6: ____________________________________________________________XXXXXX______________
      Uplink  7: ____________________________________________________________XXXXXX______________
      Uplink  8: ____________________________________________________________XXXXX_______________
      Uplink  9: ____________________________________________________________XXXXX_______________
      Uplink 10: _____________________________________________________________XXXXX______________
      Uplink 11: _____________________________________________________________XXXXX______________
      Uplink 12: _____________________________________________________________XXXX_______________
      Uplink 13: _____________________________________________________________XXXX_______________
      Uplink 14: ______________________________________________________________XXXX______________
      Uplink 15: ______________________________________________________________XXXX______________
  Data Phase Characteristics: None

[INFO] Scanning clock phase
[INFO] Setting encoding mode SOS for groups [0], downlinks [3]
[INFO] Setting encoding mode K.28.1 for groups [0], downlinks [3]
[INFO] Clock phase scan results for group 0, downlink 3
[INFO] Eye window for uplink 16: ________XXXXXXXXX_______________________________________________________________
Clock Delay: 52
[INFO] Eye window for uplink 17: ________XXXXXXXXX_______________________________________________________________
Clock Delay: 52
[INFO] Eye window for uplink 18: ________XXXXXXXXX_______________________________________________________________
Clock Delay: 52
[INFO] Eye window for uplink 19: ________XXXXXXXXX_______________________________________________________________
Clock Delay: 52
[INFO] Eye window for uplink 20: _______XXXXXXXXX________________________________________________________________
Clock Delay: 51
[INFO] Eye window for uplink 21: _______XXXXXXXXX________________________________________________________________
Clock Delay: 51
[INFO] Eye window for uplink 22: _______XXXXXXXXXX_______________________________________________________________
Clock Delay: 51
[INFO] Eye window for uplink 23: _______XXXXXXXXXX_______________________________________________________________
Clock Delay: 51
[INFO] Eye window for uplink 24: _____XXXXXXXXXXX________________________________________________________________
Clock Delay: 50
[INFO] Eye window for uplink 25: _____XXXXXXXXXXX________________________________________________________________
Clock Delay: 50
[INFO] Eye window for uplink 26: ______XXXXXXXXXXX_______________________________________________________________
Clock Delay: 51
[INFO] Eye window for uplink 27: ______XXXXXXXXXXX_______________________________________________________________
Clock Delay: 51
[INFO] Eye window for uplink 28: ______XXXXXXXXXX________________________________________________________________
Clock Delay: 50
[INFO] Eye window for uplink 29: ______XXXXXXXXXX________________________________________________________________
Clock Delay: 50
[INFO] Eye window for uplink 30: ________XXXXXXXXX_______________________________________________________________
Clock Delay: 52
[INFO] Eye window for uplink 31: ________XXXXXXXXX_______________________________________________________________
Clock Delay: 52
[INFO] post char clk phase
 
Setup Element:
  Group: 0
  Downlink: 3
  Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
  ASICs Map: None
  Clock Phase Characteristic:
    Optimal Phase: 50
    Window Length: 68
    Eye Windows:
      Uplink 16: ________XXXXXXXXX_______________________________________________________________
      Uplink 17: ________XXXXXXXXX_______________________________________________________________
      Uplink 18: ________XXXXXXXXX_______________________________________________________________
      Uplink 19: ________XXXXXXXXX_______________________________________________________________
      Uplink 20: _______XXXXXXXXX________________________________________________________________
      Uplink 21: _______XXXXXXXXX________________________________________________________________
      Uplink 22: _______XXXXXXXXXX_______________________________________________________________
      Uplink 23: _______XXXXXXXXXX_______________________________________________________________
      Uplink 24: _____XXXXXXXXXXX________________________________________________________________
      Uplink 25: _____XXXXXXXXXXX________________________________________________________________
      Uplink 26: ______XXXXXXXXXXX_______________________________________________________________
      Uplink 27: ______XXXXXXXXXXX_______________________________________________________________
      Uplink 28: ______XXXXXXXXXX________________________________________________________________
      Uplink 29: ______XXXXXXXXXX________________________________________________________________
      Uplink 30: ________XXXXXXXXX_______________________________________________________________
      Uplink 31: ________XXXXXXXXX_______________________________________________________________
  Data Phase Characteristics: None

[INFO] Setting the clock phase to 50 for group 0, downlink 3
[INFO] post set
 
Setup Element:
  Group: 0
  Downlink: 3
  Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
  ASICs Map: None
  Clock Phase Characteristic:
    Optimal Phase: 50
    Window Length: 68
    Eye Windows:
      Uplink 16: ________XXXXXXXXX_______________________________________________________________
      Uplink 17: ________XXXXXXXXX_______________________________________________________________
      Uplink 18: ________XXXXXXXXX_______________________________________________________________
      Uplink 19: ________XXXXXXXXX_______________________________________________________________
      Uplink 20: _______XXXXXXXXX________________________________________________________________
      Uplink 21: _______XXXXXXXXX________________________________________________________________
      Uplink 22: _______XXXXXXXXXX_______________________________________________________________
      Uplink 23: _______XXXXXXXXXX_______________________________________________________________
      Uplink 24: _____XXXXXXXXXXX________________________________________________________________
      Uplink 25: _____XXXXXXXXXXX________________________________________________________________
      Uplink 26: ______XXXXXXXXXXX_______________________________________________________________
      Uplink 27: ______XXXXXXXXXXX_______________________________________________________________
      Uplink 28: ______XXXXXXXXXX________________________________________________________________
      Uplink 29: ______XXXXXXXXXX________________________________________________________________
      Uplink 30: ________XXXXXXXXX_______________________________________________________________
      Uplink 31: ________XXXXXXXXX_______________________________________________________________
  Data Phase Characteristics: None

[INFO] Scanning data phases
[INFO] Setting encoding mode SOS for groups [0], downlinks [0]
[INFO] Setting encoding mode K.28.1 for groups [0], downlinks [0]
[INFO] Data phase scan results for group 0, downlink 0
[INFO] Eye window for uplink 0 : XXXXXX_________________________________X
Data delay found: 22
[INFO] Eye window for uplink 1 : XXX_________________________________XXXX
Data delay found: 19
[INFO] Eye window for uplink 2 : XXX_________________________________XXXX
Data delay found: 19
[INFO] Eye window for uplink 3 : __________________________________XXXXX_
Data delay found: 16
[INFO] Eye window for uplink 4 : XXXXX__________________________________X
Data delay found: 21
[INFO] Eye window for uplink 5 : XX__________________________________XXXX
Data delay found: 18
[INFO] Eye window for uplink 6 : XXX___________________________________XX
Data delay found: 20
[INFO] Eye window for uplink 7 : ___________________________________XXXX_
Data delay found: 16
[INFO] Eye window for uplink 8 : _____XXXXXXX____________________________
Data delay found: 28
[INFO] Eye window for uplink 9 : ________XXXXXX__________________________
Data delay found: 30
[INFO] Eye window for uplink 10: __________XXXXX_________________________
Data delay found: 32
[INFO] Eye window for uplink 11: ______________XXXXX_____________________
Data delay found: 36
[INFO] Eye window for uplink 12: ____________XXXX________________________
Data delay found: 33
[INFO] Eye window for uplink 13: ______________XXXXX_____________________
Data delay found: 36
[INFO] Eye window for uplink 14: _______________XXXX_____________________
Data delay found: 36
[INFO] Eye window for uplink 15: _________________XXXXXX_________________
Data delay found: 39
[INFO] post char data phase
 
Setup Element:
  Group: 0
  Downlink: 0
  Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
  ASICs Map: None
  Clock Phase Characteristic:
    Optimal Phase: 22
    Window Length: 74
    Eye Windows:
      Uplink  0: _____________________________________________________________XXXXX______________
      Uplink  1: _____________________________________________________________XXXXX______________
      Uplink  2: ____________________________________________________________XXXXXX______________
      Uplink  3: ____________________________________________________________XXXXXX______________
      Uplink  4: _____________________________________________________________XXXXX______________
      Uplink  5: _____________________________________________________________XXXXX______________
      Uplink  6: ____________________________________________________________XXXXXX______________
      Uplink  7: ____________________________________________________________XXXXXX______________
      Uplink  8: ____________________________________________________________XXXXX_______________
      Uplink  9: ____________________________________________________________XXXXX_______________
      Uplink 10: _____________________________________________________________XXXXX______________
      Uplink 11: _____________________________________________________________XXXXX______________
      Uplink 12: _____________________________________________________________XXXX_______________
      Uplink 13: _____________________________________________________________XXXX_______________
      Uplink 14: ______________________________________________________________XXXX______________
      Uplink 15: ______________________________________________________________XXXX______________
  Data phase characteristics:
    Uplink 0:
      Optimal Phase: 22
      Window Length: 33
      Eye Window: XXXXXX_________________________________X
    Uplink 1:
      Optimal Phase: 19
      Window Length: 33
      Eye Window: XXX_________________________________XXXX
    Uplink 2:
      Optimal Phase: 19
      Window Length: 33
      Eye Window: XXX_________________________________XXXX
    Uplink 3:
      Optimal Phase: 16
      Window Length: 35
      Eye Window: __________________________________XXXXX_
    Uplink 4:
      Optimal Phase: 21
      Window Length: 34
      Eye Window: XXXXX__________________________________X
    Uplink 5:
      Optimal Phase: 18
      Window Length: 34
      Eye Window: XX__________________________________XXXX
    Uplink 6:
      Optimal Phase: 20
      Window Length: 35
      Eye Window: XXX___________________________________XX
    Uplink 7:
      Optimal Phase: 16
      Window Length: 36
      Eye Window: ___________________________________XXXX_
    Uplink 8:
      Optimal Phase: 28
      Window Length: 33
      Eye Window: _____XXXXXXX____________________________
    Uplink 9:
      Optimal Phase: 30
      Window Length: 34
      Eye Window: ________XXXXXX__________________________
    Uplink 10:
      Optimal Phase: 32
      Window Length: 35
      Eye Window: __________XXXXX_________________________
    Uplink 11:
      Optimal Phase: 36
      Window Length: 35
      Eye Window: ______________XXXXX_____________________
    Uplink 12:
      Optimal Phase: 33
      Window Length: 36
      Eye Window: ____________XXXX________________________
    Uplink 13:
      Optimal Phase: 36
      Window Length: 35
      Eye Window: ______________XXXXX_____________________
    Uplink 14:
      Optimal Phase: 36
      Window Length: 36
      Eye Window: _______________XXXX_____________________
    Uplink 15:
      Optimal Phase: 39
      Window Length: 34
      Eye Window: _________________XXXXXX_________________

[INFO] Data Phase: 22  BBB  
[INFO] Setting the data phase to 22 for uplink 0
[INFO] Data Phase: 19  BBB  
[INFO] Setting the data phase to 19 for uplink 1
[INFO] Data Phase: 19  BBB  
[INFO] Setting the data phase to 19 for uplink 2
[INFO] Data Phase: 16  BBB  
[INFO] Setting the data phase to 16 for uplink 3
[INFO] Data Phase: 21  BBB  
[INFO] Setting the data phase to 21 for uplink 4
[INFO] Data Phase: 18  BBB  
[INFO] Setting the data phase to 18 for uplink 5
[INFO] Data Phase: 20  BBB  
[INFO] Setting the data phase to 20 for uplink 6
[INFO] Data Phase: 16  BBB  
[INFO] Setting the data phase to 16 for uplink 7
[INFO] Data Phase: 28  BBB  
[INFO] Setting the data phase to 28 for uplink 8
[INFO] Data Phase: 30  BBB  
[INFO] Setting the data phase to 30 for uplink 9
[INFO] Data Phase: 32  BBB  
[INFO] Setting the data phase to 32 for uplink 10
[INFO] Data Phase: 36  BBB  
[INFO] Setting the data phase to 36 for uplink 11
[INFO] Data Phase: 33  BBB  
[INFO] Setting the data phase to 33 for uplink 12
[INFO] Data Phase: 36  BBB  
[INFO] Setting the data phase to 36 for uplink 13
[INFO] Data Phase: 36  BBB  
[INFO] Setting the data phase to 36 for uplink 14
[INFO] Data Phase: 39  BBB  
[INFO] Setting the data phase to 39 for uplink 15
[INFO] post set
 
Setup Element:
  Group: 0
  Downlink: 0
  Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
  ASICs Map: None
  Clock Phase Characteristic:
    Optimal Phase: 22
    Window Length: 74
    Eye Windows:
      Uplink  0: _____________________________________________________________XXXXX______________
      Uplink  1: _____________________________________________________________XXXXX______________
      Uplink  2: ____________________________________________________________XXXXXX______________
      Uplink  3: ____________________________________________________________XXXXXX______________
      Uplink  4: _____________________________________________________________XXXXX______________
      Uplink  5: _____________________________________________________________XXXXX______________
      Uplink  6: ____________________________________________________________XXXXXX______________
      Uplink  7: ____________________________________________________________XXXXXX______________
      Uplink  8: ____________________________________________________________XXXXX_______________
      Uplink  9: ____________________________________________________________XXXXX_______________
      Uplink 10: _____________________________________________________________XXXXX______________
      Uplink 11: _____________________________________________________________XXXXX______________
      Uplink 12: _____________________________________________________________XXXX_______________
      Uplink 13: _____________________________________________________________XXXX_______________
      Uplink 14: ______________________________________________________________XXXX______________
      Uplink 15: ______________________________________________________________XXXX______________
  Data phase characteristics:
    Uplink 0:
      Optimal Phase: 22
      Window Length: 33
      Eye Window: XXXXXX_________________________________X
    Uplink 1:
      Optimal Phase: 19
      Window Length: 33
      Eye Window: XXX_________________________________XXXX
    Uplink 2:
      Optimal Phase: 19
      Window Length: 33
      Eye Window: XXX_________________________________XXXX
    Uplink 3:
      Optimal Phase: 16
      Window Length: 35
      Eye Window: __________________________________XXXXX_
    Uplink 4:
      Optimal Phase: 21
      Window Length: 34
      Eye Window: XXXXX__________________________________X
    Uplink 5:
      Optimal Phase: 18
      Window Length: 34
      Eye Window: XX__________________________________XXXX
    Uplink 6:
      Optimal Phase: 20
      Window Length: 35
      Eye Window: XXX___________________________________XX
    Uplink 7:
      Optimal Phase: 16
      Window Length: 36
      Eye Window: ___________________________________XXXX_
    Uplink 8:
      Optimal Phase: 28
      Window Length: 33
      Eye Window: _____XXXXXXX____________________________
    Uplink 9:
      Optimal Phase: 30
      Window Length: 34
      Eye Window: ________XXXXXX__________________________
    Uplink 10:
      Optimal Phase: 32
      Window Length: 35
      Eye Window: __________XXXXX_________________________
    Uplink 11:
      Optimal Phase: 36
      Window Length: 35
      Eye Window: ______________XXXXX_____________________
    Uplink 12:
      Optimal Phase: 33
      Window Length: 36
      Eye Window: ____________XXXX________________________
    Uplink 13:
      Optimal Phase: 36
      Window Length: 35
      Eye Window: ______________XXXXX_____________________
    Uplink 14:
      Optimal Phase: 36
      Window Length: 36
      Eye Window: _______________XXXX_____________________
    Uplink 15:
      Optimal Phase: 39
      Window Length: 34
      Eye Window: _________________XXXXXX_________________

[INFO] Scanning data phases
[INFO] Setting encoding mode SOS for groups [0], downlinks [3]
[INFO] Setting encoding mode K.28.1 for groups [0], downlinks [3]
[INFO] Data phase scan results for group 0, downlink 3
[INFO] Eye window for uplink 16: _________________________________XXXX___
Data delay found: 14
[INFO] Eye window for uplink 17: _____________________________XXXXX______
Data delay found: 11
[INFO] Eye window for uplink 18: _____________________________XXXXXX_____
Data delay found: 11
[INFO] Eye window for uplink 19: __________________________XXXXX_________
Data delay found: 8
[INFO] Eye window for uplink 20: ________________________XXXXX___________
Data delay found: 6
[INFO] Eye window for uplink 21: ______________________XXXXX_____________
Data delay found: 4
[INFO] Eye window for uplink 22: ______________________XXXXX_____________
Data delay found: 4
[INFO] Eye window for uplink 23: __________________XXXXX_________________
Data delay found: 0
[INFO] Eye window for uplink 24: ___________XXXXX________________________
Data delay found: 33
[INFO] Eye window for uplink 25: _______________XXXXX____________________
Data delay found: 37
[INFO] Eye window for uplink 26: ____________XXXXXX______________________
Data delay found: 34
[INFO] Eye window for uplink 27: ________________XXXXXXXX________________
Data delay found: 39
[INFO] Eye window for uplink 28: ____________XXXX________________________
Data delay found: 33
[INFO] Eye window for uplink 29: ______________XXXXX_X___________________
Data delay found: 37
[INFO] Eye window for uplink 30: _____________XXXXX______________________
Data delay found: 35
[INFO] Eye window for uplink 31: ______________XXXXX_____________________
Data delay found: 36
[INFO] post char data phase
 
Setup Element:
  Group: 0
  Downlink: 3
  Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
  ASICs Map: None
  Clock Phase Characteristic:
    Optimal Phase: 50
    Window Length: 68
    Eye Windows:
      Uplink 16: ________XXXXXXXXX_______________________________________________________________
      Uplink 17: ________XXXXXXXXX_______________________________________________________________
      Uplink 18: ________XXXXXXXXX_______________________________________________________________
      Uplink 19: ________XXXXXXXXX_______________________________________________________________
      Uplink 20: _______XXXXXXXXX________________________________________________________________
      Uplink 21: _______XXXXXXXXX________________________________________________________________
      Uplink 22: _______XXXXXXXXXX_______________________________________________________________
      Uplink 23: _______XXXXXXXXXX_______________________________________________________________
      Uplink 24: _____XXXXXXXXXXX________________________________________________________________
      Uplink 25: _____XXXXXXXXXXX________________________________________________________________
      Uplink 26: ______XXXXXXXXXXX_______________________________________________________________
      Uplink 27: ______XXXXXXXXXXX_______________________________________________________________
      Uplink 28: ______XXXXXXXXXX________________________________________________________________
      Uplink 29: ______XXXXXXXXXX________________________________________________________________
      Uplink 30: ________XXXXXXXXX_______________________________________________________________
      Uplink 31: ________XXXXXXXXX_______________________________________________________________
  Data phase characteristics:
    Uplink 16:
      Optimal Phase: 14
      Window Length: 36
      Eye Window: _________________________________XXXX___
    Uplink 17:
      Optimal Phase: 11
      Window Length: 35
      Eye Window: _____________________________XXXXX______
    Uplink 18:
      Optimal Phase: 11
      Window Length: 34
      Eye Window: _____________________________XXXXXX_____
    Uplink 19:
      Optimal Phase: 8
      Window Length: 35
      Eye Window: __________________________XXXXX_________
    Uplink 20:
      Optimal Phase: 6
      Window Length: 35
      Eye Window: ________________________XXXXX___________
    Uplink 21:
      Optimal Phase: 4
      Window Length: 35
      Eye Window: ______________________XXXXX_____________
    Uplink 22:
      Optimal Phase: 4
      Window Length: 35
      Eye Window: ______________________XXXXX_____________
    Uplink 23:
      Optimal Phase: 0
      Window Length: 35
      Eye Window: __________________XXXXX_________________
    Uplink 24:
      Optimal Phase: 33
      Window Length: 35
      Eye Window: ___________XXXXX________________________
    Uplink 25:
      Optimal Phase: 37
      Window Length: 35
      Eye Window: _______________XXXXX____________________
    Uplink 26:
      Optimal Phase: 34
      Window Length: 34
      Eye Window: ____________XXXXXX______________________
    Uplink 27:
      Optimal Phase: 39
      Window Length: 32
      Eye Window: ________________XXXXXXXX________________
    Uplink 28:
      Optimal Phase: 33
      Window Length: 36
      Eye Window: ____________XXXX________________________
    Uplink 29:
      Optimal Phase: 37
      Window Length: 33
      Eye Window: ______________XXXXX_X___________________
    Uplink 30:
      Optimal Phase: 35
      Window Length: 35
      Eye Window: _____________XXXXX______________________
    Uplink 31:
      Optimal Phase: 36
      Window Length: 35
      Eye Window: ______________XXXXX_____________________

[INFO] Data Phase: 14  BBB  
[INFO] Setting the data phase to 14 for uplink 16
[INFO] Data Phase: 11  BBB  
[INFO] Setting the data phase to 11 for uplink 17
[INFO] Data Phase: 11  BBB  
[INFO] Setting the data phase to 11 for uplink 18
[INFO] Data Phase: 8  BBB  
[INFO] Setting the data phase to 8 for uplink 19
[INFO] Data Phase: 6  BBB  
[INFO] Setting the data phase to 6 for uplink 20
[INFO] Data Phase: 4  BBB  
[INFO] Setting the data phase to 4 for uplink 21
[INFO] Data Phase: 4  BBB  
[INFO] Setting the data phase to 4 for uplink 22
[INFO] Data Phase: 0  BBB  
[INFO] Setting the data phase to 0 for uplink 23
[INFO] Data Phase: 33  BBB  
[INFO] Setting the data phase to 33 for uplink 24
[INFO] Data Phase: 37  BBB  
[INFO] Setting the data phase to 37 for uplink 25
[INFO] Data Phase: 34  BBB  
[INFO] Setting the data phase to 34 for uplink 26
[INFO] Data Phase: 39  BBB  
[INFO] Setting the data phase to 39 for uplink 27
[INFO] Data Phase: 33  BBB  
[INFO] Setting the data phase to 33 for uplink 28
[INFO] Data Phase: 37  BBB  
[INFO] Setting the data phase to 37 for uplink 29
[INFO] Data Phase: 35  BBB  
[INFO] Setting the data phase to 35 for uplink 30
[INFO] Data Phase: 36  BBB  
[INFO] Setting the data phase to 36 for uplink 31
[INFO] post set
 
Setup Element:
  Group: 0
  Downlink: 3
  Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
  ASICs Map: None
  Clock Phase Characteristic:
    Optimal Phase: 50
    Window Length: 68
    Eye Windows:
      Uplink 16: ________XXXXXXXXX_______________________________________________________________
      Uplink 17: ________XXXXXXXXX_______________________________________________________________
      Uplink 18: ________XXXXXXXXX_______________________________________________________________
      Uplink 19: ________XXXXXXXXX_______________________________________________________________
      Uplink 20: _______XXXXXXXXX________________________________________________________________
      Uplink 21: _______XXXXXXXXX________________________________________________________________
      Uplink 22: _______XXXXXXXXXX_______________________________________________________________
      Uplink 23: _______XXXXXXXXXX_______________________________________________________________
      Uplink 24: _____XXXXXXXXXXX________________________________________________________________
      Uplink 25: _____XXXXXXXXXXX________________________________________________________________
      Uplink 26: ______XXXXXXXXXXX_______________________________________________________________
      Uplink 27: ______XXXXXXXXXXX_______________________________________________________________
      Uplink 28: ______XXXXXXXXXX________________________________________________________________
      Uplink 29: ______XXXXXXXXXX________________________________________________________________
      Uplink 30: ________XXXXXXXXX_______________________________________________________________
      Uplink 31: ________XXXXXXXXX_______________________________________________________________
  Data phase characteristics:
    Uplink 16:
      Optimal Phase: 14
      Window Length: 36
      Eye Window: _________________________________XXXX___
    Uplink 17:
      Optimal Phase: 11
      Window Length: 35
      Eye Window: _____________________________XXXXX______
    Uplink 18:
      Optimal Phase: 11
      Window Length: 34
      Eye Window: _____________________________XXXXXX_____
    Uplink 19:
      Optimal Phase: 8
      Window Length: 35
      Eye Window: __________________________XXXXX_________
    Uplink 20:
      Optimal Phase: 6
      Window Length: 35
      Eye Window: ________________________XXXXX___________
    Uplink 21:
      Optimal Phase: 4
      Window Length: 35
      Eye Window: ______________________XXXXX_____________
    Uplink 22:
      Optimal Phase: 4
      Window Length: 35
      Eye Window: ______________________XXXXX_____________
    Uplink 23:
      Optimal Phase: 0
      Window Length: 35
      Eye Window: __________________XXXXX_________________
    Uplink 24:
      Optimal Phase: 33
      Window Length: 35
      Eye Window: ___________XXXXX________________________
    Uplink 25:
      Optimal Phase: 37
      Window Length: 35
      Eye Window: _______________XXXXX____________________
    Uplink 26:
      Optimal Phase: 34
      Window Length: 34
      Eye Window: ____________XXXXXX______________________
    Uplink 27:
      Optimal Phase: 39
      Window Length: 32
      Eye Window: ________________XXXXXXXX________________
    Uplink 28:
      Optimal Phase: 33
      Window Length: 36
      Eye Window: ____________XXXX________________________
    Uplink 29:
      Optimal Phase: 37
      Window Length: 33
      Eye Window: ______________XXXXX_X___________________
    Uplink 30:
      Optimal Phase: 35
      Window Length: 35
      Eye Window: _____________XXXXX______________________
    Uplink 31:
      Optimal Phase: 36
      Window Length: 35
      Eye Window: ______________XXXXX_____________________

[INFO] Beginning SMX ASICs map scan
[INFO] Setting encoding mode SOS for groups [0], downlinks [0]
[INFO] Setting encoding mode K.28.1 for groups [0], downlinks [0]
[INFO] Setting encoding mode EOS for groups [0], downlinks [0]
[INFO] Setting encoding mode FRAME for groups [0], downlinks [0]
[INFO] Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
[INFO] Adding ASIC 0x0, ASIC uplink 0, uplink 7
[INFO] Adding ASIC 0x0, ASIC uplink 1, uplink 6
[INFO] Adding ASIC 0x1, ASIC uplink 0, uplink 14
[INFO] Adding ASIC 0x1, ASIC uplink 1, uplink 15
[INFO] Adding ASIC 0x2, ASIC uplink 0, uplink 5
[INFO] Adding ASIC 0x2, ASIC uplink 1, uplink 4
[INFO] Adding ASIC 0x3, ASIC uplink 0, uplink 12
[INFO] Adding ASIC 0x3, ASIC uplink 1, uplink 13
[INFO] Adding ASIC 0x4, ASIC uplink 0, uplink 3
[INFO] Adding ASIC 0x4, ASIC uplink 1, uplink 2
[INFO] Adding ASIC 0x5, ASIC uplink 0, uplink 10
[INFO] Adding ASIC 0x5, ASIC uplink 1, uplink 11
[INFO] Adding ASIC 0x6, ASIC uplink 0, uplink 1
[INFO] Adding ASIC 0x6, ASIC uplink 1, uplink 0
[INFO] Adding ASIC 0x7, ASIC uplink 0, uplink 8
[INFO] Adding ASIC 0x7, ASIC uplink 1, uplink 9
[INFO] post scan map|n 
Setup Element:
  Group: 0
  Downlink: 0
  Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
  ASICs Map:
    ASIC address 0x0: (ASIC uplink, uplink): (0, 7), (1, 6)
    ASIC address 0x1: (ASIC uplink, uplink): (0, 14), (1, 15)
    ASIC address 0x2: (ASIC uplink, uplink): (0, 5), (1, 4)
    ASIC address 0x3: (ASIC uplink, uplink): (0, 12), (1, 13)
    ASIC address 0x4: (ASIC uplink, uplink): (0, 3), (1, 2)
    ASIC address 0x5: (ASIC uplink, uplink): (0, 10), (1, 11)
    ASIC address 0x6: (ASIC uplink, uplink): (0, 1), (1, 0)
    ASIC address 0x7: (ASIC uplink, uplink): (0, 8), (1, 9)
  Clock Phase Characteristic:
    Optimal Phase: 22
    Window Length: 74
    Eye Windows:
      Uplink  0: _____________________________________________________________XXXXX______________
      Uplink  1: _____________________________________________________________XXXXX______________
      Uplink  2: ____________________________________________________________XXXXXX______________
      Uplink  3: ____________________________________________________________XXXXXX______________
      Uplink  4: _____________________________________________________________XXXXX______________
      Uplink  5: _____________________________________________________________XXXXX______________
      Uplink  6: ____________________________________________________________XXXXXX______________
      Uplink  7: ____________________________________________________________XXXXXX______________
      Uplink  8: ____________________________________________________________XXXXX_______________
      Uplink  9: ____________________________________________________________XXXXX_______________
      Uplink 10: _____________________________________________________________XXXXX______________
      Uplink 11: _____________________________________________________________XXXXX______________
      Uplink 12: _____________________________________________________________XXXX_______________
      Uplink 13: _____________________________________________________________XXXX_______________
      Uplink 14: ______________________________________________________________XXXX______________
      Uplink 15: ______________________________________________________________XXXX______________
  Data phase characteristics:
    Uplink 0:
      Optimal Phase: 22
      Window Length: 33
      Eye Window: XXXXXX_________________________________X
    Uplink 1:
      Optimal Phase: 19
      Window Length: 33
      Eye Window: XXX_________________________________XXXX
    Uplink 2:
      Optimal Phase: 19
      Window Length: 33
      Eye Window: XXX_________________________________XXXX
    Uplink 3:
      Optimal Phase: 16
      Window Length: 35
      Eye Window: __________________________________XXXXX_
    Uplink 4:
      Optimal Phase: 21
      Window Length: 34
      Eye Window: XXXXX__________________________________X
    Uplink 5:
      Optimal Phase: 18
      Window Length: 34
      Eye Window: XX__________________________________XXXX
    Uplink 6:
      Optimal Phase: 20
      Window Length: 35
      Eye Window: XXX___________________________________XX
    Uplink 7:
      Optimal Phase: 16
      Window Length: 36
      Eye Window: ___________________________________XXXX_
    Uplink 8:
      Optimal Phase: 28
      Window Length: 33
      Eye Window: _____XXXXXXX____________________________
    Uplink 9:
      Optimal Phase: 30
      Window Length: 34
      Eye Window: ________XXXXXX__________________________
    Uplink 10:
      Optimal Phase: 32
      Window Length: 35
      Eye Window: __________XXXXX_________________________
    Uplink 11:
      Optimal Phase: 36
      Window Length: 35
      Eye Window: ______________XXXXX_____________________
    Uplink 12:
      Optimal Phase: 33
      Window Length: 36
      Eye Window: ____________XXXX________________________
    Uplink 13:
      Optimal Phase: 36
      Window Length: 35
      Eye Window: ______________XXXXX_____________________
    Uplink 14:
      Optimal Phase: 36
      Window Length: 36
      Eye Window: _______________XXXX_____________________
    Uplink 15:
      Optimal Phase: 39
      Window Length: 34
      Eye Window: _________________XXXXXX_________________

[INFO] Beginning SMX ASICs map scan
[INFO] Setting encoding mode SOS for groups [0], downlinks [3]
[INFO] Setting encoding mode K.28.1 for groups [0], downlinks [3]
[INFO] Setting encoding mode EOS for groups [0], downlinks [3]
[INFO] Setting encoding mode FRAME for groups [0], downlinks [3]
[INFO] Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
[INFO] Adding ASIC 0x0, ASIC uplink 0, uplink 17
[INFO] Adding ASIC 0x0, ASIC uplink 1, uplink 16
[INFO] Adding ASIC 0x1, ASIC uplink 0, uplink 24
[INFO] Adding ASIC 0x1, ASIC uplink 1, uplink 25
[INFO] Adding ASIC 0x2, ASIC uplink 0, uplink 19
[INFO] Adding ASIC 0x2, ASIC uplink 1, uplink 18
[INFO] Adding ASIC 0x3, ASIC uplink 0, uplink 26
[INFO] Adding ASIC 0x3, ASIC uplink 1, uplink 27
[INFO] Adding ASIC 0x4, ASIC uplink 0, uplink 21
[INFO] Adding ASIC 0x4, ASIC uplink 1, uplink 20
[INFO] Adding ASIC 0x5, ASIC uplink 0, uplink 28
[INFO] Adding ASIC 0x5, ASIC uplink 1, uplink 29
[INFO] Adding ASIC 0x6, ASIC uplink 0, uplink 23
[INFO] Adding ASIC 0x6, ASIC uplink 1, uplink 22
[INFO] Adding ASIC 0x7, ASIC uplink 0, uplink 30
[INFO] Adding ASIC 0x7, ASIC uplink 1, uplink 31
[INFO] post scan map|n 
Setup Element:
  Group: 0
  Downlink: 3
  Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
  ASICs Map:
    ASIC address 0x0: (ASIC uplink, uplink): (0, 17), (1, 16)
    ASIC address 0x1: (ASIC uplink, uplink): (0, 24), (1, 25)
    ASIC address 0x2: (ASIC uplink, uplink): (0, 19), (1, 18)
    ASIC address 0x3: (ASIC uplink, uplink): (0, 26), (1, 27)
    ASIC address 0x4: (ASIC uplink, uplink): (0, 21), (1, 20)
    ASIC address 0x5: (ASIC uplink, uplink): (0, 28), (1, 29)
    ASIC address 0x6: (ASIC uplink, uplink): (0, 23), (1, 22)
    ASIC address 0x7: (ASIC uplink, uplink): (0, 30), (1, 31)
  Clock Phase Characteristic:
    Optimal Phase: 50
    Window Length: 68
    Eye Windows:
      Uplink 16: ________XXXXXXXXX_______________________________________________________________
      Uplink 17: ________XXXXXXXXX_______________________________________________________________
      Uplink 18: ________XXXXXXXXX_______________________________________________________________
      Uplink 19: ________XXXXXXXXX_______________________________________________________________
      Uplink 20: _______XXXXXXXXX________________________________________________________________
      Uplink 21: _______XXXXXXXXX________________________________________________________________
      Uplink 22: _______XXXXXXXXXX_______________________________________________________________
      Uplink 23: _______XXXXXXXXXX_______________________________________________________________
      Uplink 24: _____XXXXXXXXXXX________________________________________________________________
      Uplink 25: _____XXXXXXXXXXX________________________________________________________________
      Uplink 26: ______XXXXXXXXXXX_______________________________________________________________
      Uplink 27: ______XXXXXXXXXXX_______________________________________________________________
      Uplink 28: ______XXXXXXXXXX________________________________________________________________
      Uplink 29: ______XXXXXXXXXX________________________________________________________________
      Uplink 30: ________XXXXXXXXX_______________________________________________________________
      Uplink 31: ________XXXXXXXXX_______________________________________________________________
  Data phase characteristics:
    Uplink 16:
      Optimal Phase: 14
      Window Length: 36
      Eye Window: _________________________________XXXX___
    Uplink 17:
      Optimal Phase: 11
      Window Length: 35
      Eye Window: _____________________________XXXXX______
    Uplink 18:
      Optimal Phase: 11
      Window Length: 34
      Eye Window: _____________________________XXXXXX_____
    Uplink 19:
      Optimal Phase: 8
      Window Length: 35
      Eye Window: __________________________XXXXX_________
    Uplink 20:
      Optimal Phase: 6
      Window Length: 35
      Eye Window: ________________________XXXXX___________
    Uplink 21:
      Optimal Phase: 4
      Window Length: 35
      Eye Window: ______________________XXXXX_____________
    Uplink 22:
      Optimal Phase: 4
      Window Length: 35
      Eye Window: ______________________XXXXX_____________
    Uplink 23:
      Optimal Phase: 0
      Window Length: 35
      Eye Window: __________________XXXXX_________________
    Uplink 24:
      Optimal Phase: 33
      Window Length: 35
      Eye Window: ___________XXXXX________________________
    Uplink 25:
      Optimal Phase: 37
      Window Length: 35
      Eye Window: _______________XXXXX____________________
    Uplink 26:
      Optimal Phase: 34
      Window Length: 34
      Eye Window: ____________XXXXXX______________________
    Uplink 27:
      Optimal Phase: 39
      Window Length: 32
      Eye Window: ________________XXXXXXXX________________
    Uplink 28:
      Optimal Phase: 33
      Window Length: 36
      Eye Window: ____________XXXX________________________
    Uplink 29:
      Optimal Phase: 37
      Window Length: 33
      Eye Window: ______________XXXXX_X___________________
    Uplink 30:
      Optimal Phase: 35
      Window Length: 35
      Eye Window: _____________XXXXX______________________
    Uplink 31:
      Optimal Phase: 36
      Window Length: 35
      Eye Window: ______________XXXXX_____________________

[INFO] Performing Elink synchronization
[INFO] Setting encoding mode SOS for groups [0], downlinks [0]
[INFO] Setting encoding mode K.28.1 for groups [0], downlinks [0]
[INFO] Setting encoding mode EOS for groups [0], downlinks [0]
[INFO] Setting encoding mode FRAME for groups [0], downlinks [0]
[INFO] Performing Elink synchronization
[INFO] Setting encoding mode SOS for groups [0], downlinks [3]
[INFO] Setting encoding mode K.28.1 for groups [0], downlinks [3]
[INFO] Setting encoding mode EOS for groups [0], downlinks [3]
[INFO] Setting encoding mode FRAME for groups [0], downlinks [3]
[INFO] Writing SMX Elink masks for group 0, downlink 0
[INFO] Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
[INFO] 
Setup Element:
  Group: 0
  Downlink: 0
  Uplinks: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
  ASICs Map:
    ASIC address 0x0: (ASIC uplink, uplink): (0, 7), (1, 6)
    ASIC address 0x1: (ASIC uplink, uplink): (0, 14), (1, 15)
    ASIC address 0x2: (ASIC uplink, uplink): (0, 5), (1, 4)
    ASIC address 0x3: (ASIC uplink, uplink): (0, 12), (1, 13)
    ASIC address 0x4: (ASIC uplink, uplink): (0, 3), (1, 2)
    ASIC address 0x5: (ASIC uplink, uplink): (0, 10), (1, 11)
    ASIC address 0x6: (ASIC uplink, uplink): (0, 1), (1, 0)
    ASIC address 0x7: (ASIC uplink, uplink): (0, 8), (1, 9)
  Clock Phase Characteristic:
    Optimal Phase: 22
    Window Length: 74
    Eye Windows:
      Uplink  0: _____________________________________________________________XXXXX______________
      Uplink  1: _____________________________________________________________XXXXX______________
      Uplink  2: ____________________________________________________________XXXXXX______________
      Uplink  3: ____________________________________________________________XXXXXX______________
      Uplink  4: _____________________________________________________________XXXXX______________
      Uplink  5: _____________________________________________________________XXXXX______________
      Uplink  6: ____________________________________________________________XXXXXX______________
      Uplink  7: ____________________________________________________________XXXXXX______________
      Uplink  8: ____________________________________________________________XXXXX_______________
      Uplink  9: ____________________________________________________________XXXXX_______________
      Uplink 10: _____________________________________________________________XXXXX______________
      Uplink 11: _____________________________________________________________XXXXX______________
      Uplink 12: _____________________________________________________________XXXX_______________
      Uplink 13: _____________________________________________________________XXXX_______________
      Uplink 14: ______________________________________________________________XXXX______________
      Uplink 15: ______________________________________________________________XXXX______________
  Data phase characteristics:
    Uplink 0:
      Optimal Phase: 22
      Window Length: 33
      Eye Window: XXXXXX_________________________________X
    Uplink 1:
      Optimal Phase: 19
      Window Length: 33
      Eye Window: XXX_________________________________XXXX
    Uplink 2:
      Optimal Phase: 19
      Window Length: 33
      Eye Window: XXX_________________________________XXXX
    Uplink 3:
      Optimal Phase: 16
      Window Length: 35
      Eye Window: __________________________________XXXXX_
    Uplink 4:
      Optimal Phase: 21
      Window Length: 34
      Eye Window: XXXXX__________________________________X
    Uplink 5:
      Optimal Phase: 18
      Window Length: 34
      Eye Window: XX__________________________________XXXX
    Uplink 6:
      Optimal Phase: 20
      Window Length: 35
      Eye Window: XXX___________________________________XX
    Uplink 7:
      Optimal Phase: 16
      Window Length: 36
      Eye Window: ___________________________________XXXX_
    Uplink 8:
      Optimal Phase: 28
      Window Length: 33
      Eye Window: _____XXXXXXX____________________________
    Uplink 9:
      Optimal Phase: 30
      Window Length: 34
      Eye Window: ________XXXXXX__________________________
    Uplink 10:
      Optimal Phase: 32
      Window Length: 35
      Eye Window: __________XXXXX_________________________
    Uplink 11:
      Optimal Phase: 36
      Window Length: 35
      Eye Window: ______________XXXXX_____________________
    Uplink 12:
      Optimal Phase: 33
      Window Length: 36
      Eye Window: ____________XXXX________________________
    Uplink 13:
      Optimal Phase: 36
      Window Length: 35
      Eye Window: ______________XXXXX_____________________
    Uplink 14:
      Optimal Phase: 36
      Window Length: 36
      Eye Window: _______________XXXX_____________________
    Uplink 15:
      Optimal Phase: 39
      Window Length: 34
      Eye Window: _________________XXXXXX_________________

[INFO] dict_items([(0, {'ASIC uplinks': [0, 1], 'uplinks': [7, 6], 'uplinks map': [(0, 7), (1, 6)]}), (1, {'ASIC uplinks': [0, 1], 'uplinks': [14, 15], 'uplinks map': [(0, 14), (1, 15)]}), (2, {'ASIC uplinks': [0, 1], 'uplinks': [5, 4], 'uplinks map': [(0, 5), (1, 4)]}), (3, {'ASIC uplinks': [0, 1], 'uplinks': [12, 13], 'uplinks map': [(0, 12), (1, 13)]}), (4, {'ASIC uplinks': [0, 1], 'uplinks': [3, 2], 'uplinks map': [(0, 3), (1, 2)]}), (5, {'ASIC uplinks': [0, 1], 'uplinks': [10, 11], 'uplinks map': [(0, 10), (1, 11)]}), (6, {'ASIC uplinks': [0, 1], 'uplinks': [1, 0], 'uplinks map': [(0, 1), (1, 0)]}), (7, {'ASIC uplinks': [0, 1], 'uplinks': [8, 9], 'uplinks map': [(0, 8), (1, 9)]})])
[INFO] Writing mask 0b1110011100 for ASIC 0x0  [0, 1]
[INFO] Writing mask 0b1110011100 for ASIC 0x1  [0, 1]
[INFO] Writing mask 0b1110011100 for ASIC 0x2  [0, 1]
[INFO] Writing mask 0b1110011100 for ASIC 0x3  [0, 1]
[INFO] Writing mask 0b1110011100 for ASIC 0x4  [0, 1]
[INFO] Writing mask 0b1110011100 for ASIC 0x5  [0, 1]
[INFO] Writing mask 0b1110011100 for ASIC 0x6  [0, 1]
[INFO] Writing mask 0b1110011100 for ASIC 0x7  [0, 1]
[INFO] Writing SMX Elink masks for group 0, downlink 3
[INFO] Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
[INFO] 
Setup Element:
  Group: 0
  Downlink: 3
  Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
  ASICs Map:
    ASIC address 0x0: (ASIC uplink, uplink): (0, 17), (1, 16)
    ASIC address 0x1: (ASIC uplink, uplink): (0, 24), (1, 25)
    ASIC address 0x2: (ASIC uplink, uplink): (0, 19), (1, 18)
    ASIC address 0x3: (ASIC uplink, uplink): (0, 26), (1, 27)
    ASIC address 0x4: (ASIC uplink, uplink): (0, 21), (1, 20)
    ASIC address 0x5: (ASIC uplink, uplink): (0, 28), (1, 29)
    ASIC address 0x6: (ASIC uplink, uplink): (0, 23), (1, 22)
    ASIC address 0x7: (ASIC uplink, uplink): (0, 30), (1, 31)
  Clock Phase Characteristic:
    Optimal Phase: 50
    Window Length: 68
    Eye Windows:
      Uplink 16: ________XXXXXXXXX_______________________________________________________________
      Uplink 17: ________XXXXXXXXX_______________________________________________________________
      Uplink 18: ________XXXXXXXXX_______________________________________________________________
      Uplink 19: ________XXXXXXXXX_______________________________________________________________
      Uplink 20: _______XXXXXXXXX________________________________________________________________
      Uplink 21: _______XXXXXXXXX________________________________________________________________
      Uplink 22: _______XXXXXXXXXX_______________________________________________________________
      Uplink 23: _______XXXXXXXXXX_______________________________________________________________
      Uplink 24: _____XXXXXXXXXXX________________________________________________________________
      Uplink 25: _____XXXXXXXXXXX________________________________________________________________
      Uplink 26: ______XXXXXXXXXXX_______________________________________________________________
      Uplink 27: ______XXXXXXXXXXX_______________________________________________________________
      Uplink 28: ______XXXXXXXXXX________________________________________________________________
      Uplink 29: ______XXXXXXXXXX________________________________________________________________
      Uplink 30: ________XXXXXXXXX_______________________________________________________________
      Uplink 31: ________XXXXXXXXX_______________________________________________________________
  Data phase characteristics:
    Uplink 16:
      Optimal Phase: 14
      Window Length: 36
      Eye Window: _________________________________XXXX___
    Uplink 17:
      Optimal Phase: 11
      Window Length: 35
      Eye Window: _____________________________XXXXX______
    Uplink 18:
      Optimal Phase: 11
      Window Length: 34
      Eye Window: _____________________________XXXXXX_____
    Uplink 19:
      Optimal Phase: 8
      Window Length: 35
      Eye Window: __________________________XXXXX_________
    Uplink 20:
      Optimal Phase: 6
      Window Length: 35
      Eye Window: ________________________XXXXX___________
    Uplink 21:
      Optimal Phase: 4
      Window Length: 35
      Eye Window: ______________________XXXXX_____________
    Uplink 22:
      Optimal Phase: 4
      Window Length: 35
      Eye Window: ______________________XXXXX_____________
    Uplink 23:
      Optimal Phase: 0
      Window Length: 35
      Eye Window: __________________XXXXX_________________
    Uplink 24:
      Optimal Phase: 33
      Window Length: 35
      Eye Window: ___________XXXXX________________________
    Uplink 25:
      Optimal Phase: 37
      Window Length: 35
      Eye Window: _______________XXXXX____________________
    Uplink 26:
      Optimal Phase: 34
      Window Length: 34
      Eye Window: ____________XXXXXX______________________
    Uplink 27:
      Optimal Phase: 39
      Window Length: 32
      Eye Window: ________________XXXXXXXX________________
    Uplink 28:
      Optimal Phase: 33
      Window Length: 36
      Eye Window: ____________XXXX________________________
    Uplink 29:
      Optimal Phase: 37
      Window Length: 33
      Eye Window: ______________XXXXX_X___________________
    Uplink 30:
      Optimal Phase: 35
      Window Length: 35
      Eye Window: _____________XXXXX______________________
    Uplink 31:
      Optimal Phase: 36
      Window Length: 35
      Eye Window: ______________XXXXX_____________________

[INFO] dict_items([(0, {'ASIC uplinks': [0, 1], 'uplinks': [17, 16], 'uplinks map': [(0, 17), (1, 16)]}), (1, {'ASIC uplinks': [0, 1], 'uplinks': [24, 25], 'uplinks map': [(0, 24), (1, 25)]}), (2, {'ASIC uplinks': [0, 1], 'uplinks': [19, 18], 'uplinks map': [(0, 19), (1, 18)]}), (3, {'ASIC uplinks': [0, 1], 'uplinks': [26, 27], 'uplinks map': [(0, 26), (1, 27)]}), (4, {'ASIC uplinks': [0, 1], 'uplinks': [21, 20], 'uplinks map': [(0, 21), (1, 20)]}), (5, {'ASIC uplinks': [0, 1], 'uplinks': [28, 29], 'uplinks map': [(0, 28), (1, 29)]}), (6, {'ASIC uplinks': [0, 1], 'uplinks': [23, 22], 'uplinks map': [(0, 23), (1, 22)]}), (7, {'ASIC uplinks': [0, 1], 'uplinks': [30, 31], 'uplinks map': [(0, 30), (1, 31)]})])
[INFO] Writing mask 0b1110011100 for ASIC 0x0  [0, 1]
[INFO] Writing mask 0b1110011100 for ASIC 0x1  [0, 1]
[INFO] Writing mask 0b1110011100 for ASIC 0x2  [0, 1]
[INFO] Writing mask 0b1110011100 for ASIC 0x3  [0, 1]
[INFO] Writing mask 0b1110011100 for ASIC 0x4  [0, 1]
[INFO] Writing mask 0b1110011100 for ASIC 0x5  [0, 1]
[INFO] Writing mask 0b1110011100 for ASIC 0x6  [0, 1]
[INFO] Writing mask 0b1110011100 for ASIC 0x7  [0, 1]
[INFO] smxes_tmp: 8
[INFO] smxes_tmp: 8
[INFO] Number of setup elements: 2
[INFO] Number of smx: 16
[INFO] 
[INFO] Asic (emu 213   downlink 0   hw_addr 0): 
[INFO] Asic (emu 213   downlink 0   hw_addr 1): 
[INFO] Asic (emu 213   downlink 0   hw_addr 2): 
[INFO] Asic (emu 213   downlink 0   hw_addr 3): 
[INFO] Asic (emu 213   downlink 0   hw_addr 4): 
[INFO] Asic (emu 213   downlink 0   hw_addr 5): 
[INFO] Asic (emu 213   downlink 0   hw_addr 6): 
[INFO] Asic (emu 213   downlink 0   hw_addr 7): 
[INFO] Asic (emu 213   downlink 3   hw_addr 0): 
[INFO] Asic (emu 213   downlink 3   hw_addr 1): 
[INFO] Asic (emu 213   downlink 3   hw_addr 2): 
[INFO] Asic (emu 213   downlink 3   hw_addr 3): 
[INFO] Asic (emu 213   downlink 3   hw_addr 4): 
[INFO] Asic (emu 213   downlink 3   hw_addr 5): 
[INFO] Asic (emu 213   downlink 3   hw_addr 6): 
[INFO] Asic (emu 213   downlink 3   hw_addr 7): 
[INFO] ----------------------- SKIPPING TEST: #turn_hv_on -------------------------- 
[INFO]  ---------------------- READING LV VALUES BEFORE CONFIGURATION------------------------- 
[INFO]  ------------- LOADING STANDARD CONFIGURATION --------------------- 
[INFO] --> SETTING STANDARD CONFIGURATION for ASIC with HW address 1 and polarity N-side
[INFO] ASIC E-fused ID: XA-000-08-002-000-006-107-00
[INFO] reading 130, 0:  31
[INFO] reading 130, 1:  20
[INFO] reading 130, 2: 131
[INFO] reading 130, 3:  31
[INFO] reading 130, 4:   0
[INFO] reading 130, 5:   0
[INFO] reading 130, 6:  31
[INFO] reading 130, 7:  40
[INFO] reading 130, 8:  22
[INFO] reading 130, 9:  58
[INFO] reading 130, 10: 128
[INFO] reading 130, 11:   0
[INFO] reading 130, 12:  30
[INFO] reading 130, 13:  31
[INFO] reading 130, 14:  27
[INFO] reading 130, 15:  31
[INFO] reading 130, 16:  88
[INFO] reading 130, 17:   0
[INFO] reading 130, 18: 118
[INFO] --> SETTING STANDARD CONFIGURATION for ASIC with HW address 0 and polarity N-side
[INFO] ASIC E-fused ID: XA-000-08-002-000-006-208-03
[INFO] reading 130, 0:  31
[INFO] reading 130, 1:  20
[INFO] reading 130, 2: 131
[INFO] reading 130, 3:  31
[INFO] reading 130, 4:   0
[INFO] reading 130, 5:   0
[INFO] reading 130, 6:  31
[INFO] reading 130, 7:  40
[INFO] reading 130, 8:  22
[INFO] reading 130, 9:  58
[INFO] reading 130, 10: 128
[INFO] reading 130, 11:   0
[INFO] reading 130, 12:  30
[INFO] reading 130, 13:  31
[INFO] reading 130, 14:  27
[INFO] reading 130, 15:  31
[INFO] reading 130, 16:  88
[INFO] reading 130, 17:   0
[INFO] reading 130, 18: 118
[INFO] --> SETTING STANDARD CONFIGURATION for ASIC with HW address 3 and polarity N-side
[INFO] ASIC E-fused ID: XA-000-08-002-000-006-111-00
[INFO] reading 130, 0:  31
[INFO] reading 130, 1:  20
[INFO] reading 130, 2: 131
[INFO] reading 130, 3:  31
[INFO] reading 130, 4:   0
[INFO] reading 130, 5:   0
[INFO] reading 130, 6:  31
[INFO] reading 130, 7:  40
[INFO] reading 130, 8:  22
[INFO] reading 130, 9:  58
[INFO] reading 130, 10: 128
[INFO] reading 130, 11:   0
[INFO] reading 130, 12:  30
[INFO] reading 130, 13:  31
[INFO] reading 130, 14:  27
[INFO] reading 130, 15:  31
[INFO] reading 130, 16:  88
[INFO] reading 130, 17:   0
[INFO] reading 130, 18: 118
[INFO] --> SETTING STANDARD CONFIGURATION for ASIC with HW address 2 and polarity N-side
[INFO] ASIC E-fused ID: XA-000-08-002-000-006-202-04
[INFO] reading 130, 0:  31
[INFO] reading 130, 1:  20
[INFO] reading 130, 2: 131
[INFO] reading 130, 3:  31
[INFO] reading 130, 4:   0
[INFO] reading 130, 5:   0
[INFO] reading 130, 6:  31
[INFO] reading 130, 7:  40
[INFO] reading 130, 8:  22
[INFO] reading 130, 9:  58
[INFO] reading 130, 10: 128
[INFO] reading 130, 11:   0
[INFO] reading 130, 12:  30
[INFO] reading 130, 13:  31
[INFO] reading 130, 14:  27
[INFO] reading 130, 15:  31
[INFO] reading 130, 16:  88
[INFO] reading 130, 17:   0
[INFO] reading 130, 18: 118
[INFO] --> SETTING STANDARD CONFIGURATION for ASIC with HW address 5 and polarity N-side
[INFO] ASIC E-fused ID: XA-000-08-002-000-006-075-14
[INFO] reading 130, 0:  31
[INFO] reading 130, 1:  20
[INFO] reading 130, 2: 131
[INFO] reading 130, 3:  31
[INFO] reading 130, 4:   0
[INFO] reading 130, 5:   0
[INFO] reading 130, 6:  31
[INFO] reading 130, 7:  40
[INFO] reading 130, 8:  22
[INFO] reading 130, 9:  58
[INFO] reading 130, 10: 128
[INFO] reading 130, 11:   0
[INFO] reading 130, 12:  30
[INFO] reading 130, 13:  31
[INFO] reading 130, 14:  27
[INFO] reading 130, 15:  31
[INFO] reading 130, 16:  88
[INFO] reading 130, 17:   0
[INFO] reading 130, 18: 118
[INFO] --> SETTING STANDARD CONFIGURATION for ASIC with HW address 4 and polarity N-side
[INFO] ASIC E-fused ID: XA-000-08-002-000-006-203-04
[INFO] reading 130, 0:  31
[INFO] reading 130, 1:  20
[INFO] reading 130, 2: 131
[INFO] reading 130, 3:  31
[INFO] reading 130, 4:   0
[INFO] reading 130, 5:   0
[INFO] reading 130, 6:  31
[INFO] reading 130, 7:  40
[INFO] reading 130, 8:  22
[INFO] reading 130, 9:  58
[INFO] reading 130, 10: 128
[INFO] reading 130, 11:   0
[INFO] reading 130, 12:  30
[INFO] reading 130, 13:  31
[INFO] reading 130, 14:  27
[INFO] reading 130, 15:  31
[INFO] reading 130, 16:  88
[INFO] reading 130, 17:   0
[INFO] reading 130, 18: 118
[INFO] --> SETTING STANDARD CONFIGURATION for ASIC with HW address 7 and polarity N-side
[INFO] ASIC E-fused ID: XA-000-08-002-000-006-209-03
[INFO] reading 130, 0:  31
[INFO] reading 130, 1:  20
[INFO] reading 130, 2: 131
[INFO] reading 130, 3:  31
[INFO] reading 130, 4:   0
[INFO] reading 130, 5:   0
[INFO] reading 130, 6:  31
[INFO] reading 130, 7:  40
[INFO] reading 130, 8:  22
[INFO] reading 130, 9:  58
[INFO] reading 130, 10: 128
[INFO] reading 130, 11:   0
[INFO] reading 130, 12:  30
[INFO] reading 130, 13:  31
[INFO] reading 130, 14:  27
[INFO] reading 130, 15:  31
[INFO] reading 130, 16:  88
[INFO] reading 130, 17:   0
[INFO] reading 130, 18: 118
[INFO] --> SETTING STANDARD CONFIGURATION for ASIC with HW address 6 and polarity N-side
[INFO] ASIC E-fused ID: XA-000-08-002-000-006-206-04
[INFO] reading 130, 0:  31
[INFO] reading 130, 1:  20
[INFO] reading 130, 2: 131
[INFO] reading 130, 3:  31
[INFO] reading 130, 4:   0
[INFO] reading 130, 5:   0
[INFO] reading 130, 6:  31
[INFO] reading 130, 7:  40
[INFO] reading 130, 8:  22
[INFO] reading 130, 9:  58
[INFO] reading 130, 10: 128
[INFO] reading 130, 11:   0
[INFO] reading 130, 12:  30
[INFO] reading 130, 13:  31
[INFO] reading 130, 14:  27
[INFO] reading 130, 15:  31
[INFO] reading 130, 16:  88
[INFO] reading 130, 17:   0
[INFO] reading 130, 18: 118
[INFO] --> SETTING STANDARD CONFIGURATION for ASIC with HW address 7 and polarity P-side
[INFO] ASIC E-fused ID: XA-000-08-002-000-005-154-08
[INFO] reading 130, 0:  31
[INFO] reading 130, 1:  20
[INFO] reading 130, 2: 163
[INFO] reading 130, 3:  31
[INFO] reading 130, 4:   0
[INFO] reading 130, 5:   0
[INFO] reading 130, 6:  31
[INFO] reading 130, 7:  40
[INFO] reading 130, 8:  22
[INFO] reading 130, 9:  58
[INFO] reading 130, 10: 128
[INFO] reading 130, 11:   0
[INFO] reading 130, 12:  30
[INFO] reading 130, 13:  31
[INFO] reading 130, 14:  27
[INFO] reading 130, 15:  31
[INFO] reading 130, 16:  88
[INFO] reading 130, 17:   0
[INFO] reading 130, 18: 118
[INFO] --> SETTING STANDARD CONFIGURATION for ASIC with HW address 6 and polarity P-side
[INFO] ASIC E-fused ID: XA-000-08-002-000-005-151-08
[INFO] reading 130, 0:  31
[INFO] reading 130, 1:  20
[INFO] reading 130, 2: 163
[INFO] reading 130, 3:  31
[INFO] reading 130, 4:   0
[INFO] reading 130, 5:   0
[INFO] reading 130, 6:  31
[INFO] reading 130, 7:  40
[INFO] reading 130, 8:  22
[INFO] reading 130, 9:  58
[INFO] reading 130, 10: 128
[INFO] reading 130, 11:   0
[INFO] reading 130, 12:  30
[INFO] reading 130, 13:  31
[INFO] reading 130, 14:  27
[INFO] reading 130, 15:  31
[INFO] reading 130, 16:  88
[INFO] reading 130, 17:   0
[INFO] reading 130, 18: 118
[INFO] --> SETTING STANDARD CONFIGURATION for ASIC with HW address 5 and polarity P-side
[INFO] ASIC E-fused ID: XA-000-08-002-000-006-110-00
[INFO] reading 130, 0:  31
[INFO] reading 130, 1:  20
[INFO] reading 130, 2: 163
[INFO] reading 130, 3:  31
[INFO] reading 130, 4:   0
[INFO] reading 130, 5:   0
[INFO] reading 130, 6:  31
[INFO] reading 130, 7:  40
[INFO] reading 130, 8:  22
[INFO] reading 130, 9:  58
[INFO] reading 130, 10: 128
[INFO] reading 130, 11:   0
[INFO] reading 130, 12:  30
[INFO] reading 130, 13:  31
[INFO] reading 130, 14:  27
[INFO] reading 130, 15:  31
[INFO] reading 130, 16:  88
[INFO] reading 130, 17:   0
[INFO] reading 130, 18: 118
[INFO] --> SETTING STANDARD CONFIGURATION for ASIC with HW address 4 and polarity P-side
[INFO] ASIC E-fused ID: XA-000-08-002-000-005-152-08
[INFO] reading 130, 0:  31
[INFO] reading 130, 1:  20
[INFO] reading 130, 2: 163
[INFO] reading 130, 3:  31
[INFO] reading 130, 4:   0
[INFO] reading 130, 5:   0
[INFO] reading 130, 6:  31
[INFO] reading 130, 7:  40
[INFO] reading 130, 8:  22
[INFO] reading 130, 9:  58
[INFO] reading 130, 10: 128
[INFO] reading 130, 11:   0
[INFO] reading 130, 12:  30
[INFO] reading 130, 13:  31
[INFO] reading 130, 14:  27
[INFO] reading 130, 15:  31
[INFO] reading 130, 16:  88
[INFO] reading 130, 17:   0
[INFO] reading 130, 18: 118
[INFO] --> SETTING STANDARD CONFIGURATION for ASIC with HW address 3 and polarity P-side
[INFO] ASIC E-fused ID: XA-000-08-002-000-005-157-08
[INFO] reading 130, 0:  31
[INFO] reading 130, 1:  20
[INFO] reading 130, 2: 163
[INFO] reading 130, 3:  31
[INFO] reading 130, 4:   0
[INFO] reading 130, 5:   0
[INFO] reading 130, 6:  31
[INFO] reading 130, 7:  40
[INFO] reading 130, 8:  22
[INFO] reading 130, 9:  58
[INFO] reading 130, 10: 128
[INFO] reading 130, 11:   0
[INFO] reading 130, 12:  30
[INFO] reading 130, 13:  31
[INFO] reading 130, 14:  27
[INFO] reading 130, 15:  31
[INFO] reading 130, 16:  88
[INFO] reading 130, 17:   0
[INFO] reading 130, 18: 118
[INFO] --> SETTING STANDARD CONFIGURATION for ASIC with HW address 2 and polarity P-side
[INFO] ASIC E-fused ID: XA-000-08-002-000-005-153-08
[INFO] reading 130, 0:  31
[INFO] reading 130, 1:  20
[INFO] reading 130, 2: 163
[INFO] reading 130, 3:  31
[INFO] reading 130, 4:   0
[INFO] reading 130, 5:   0
[INFO] reading 130, 6:  31
[INFO] reading 130, 7:  40
[INFO] reading 130, 8:  22
[INFO] reading 130, 9:  58
[INFO] reading 130, 10: 128
[INFO] reading 130, 11:   0
[INFO] reading 130, 12:  30
[INFO] reading 130, 13:  31
[INFO] reading 130, 14:  27
[INFO] reading 130, 15:  31
[INFO] reading 130, 16:  88
[INFO] reading 130, 17:   0
[INFO] reading 130, 18: 118
[INFO] --> SETTING STANDARD CONFIGURATION for ASIC with HW address 1 and polarity P-side
[INFO] ASIC E-fused ID: XA-000-08-002-000-005-150-08
[INFO] reading 130, 0:  31
[INFO] reading 130, 1:  20
[INFO] reading 130, 2: 163
[INFO] reading 130, 3:  31
[INFO] reading 130, 4:   0
[INFO] reading 130, 5:   0
[INFO] reading 130, 6:  31
[INFO] reading 130, 7:  40
[INFO] reading 130, 8:  22
[INFO] reading 130, 9:  58
[INFO] reading 130, 10: 128
[INFO] reading 130, 11:   0
[INFO] reading 130, 12:  30
[INFO] reading 130, 13:  31
[INFO] reading 130, 14:  27
[INFO] reading 130, 15:  31
[INFO] reading 130, 16:  88
[INFO] reading 130, 17:   0
[INFO] reading 130, 18: 118
[INFO] --> SETTING STANDARD CONFIGURATION for ASIC with HW address 0 and polarity P-side
[INFO] ASIC E-fused ID: XA-000-08-002-000-005-166-01
[INFO] reading 130, 0:  31
[INFO] reading 130, 1:  20
[INFO] reading 130, 2: 163
[INFO] reading 130, 3:  31
[INFO] reading 130, 4:   0
[INFO] reading 130, 5:   0
[INFO] reading 130, 6:  31
[INFO] reading 130, 7:  40
[INFO] reading 130, 8:  22
[INFO] reading 130, 9:  58
[INFO] reading 130, 10: 128
[INFO] reading 130, 11:   0
[INFO] reading 130, 12:  30
[INFO] reading 130, 13:  31
[INFO] reading 130, 14:  27
[INFO] reading 130, 15:  31
[INFO] reading 130, 16:  88
[INFO] reading 130, 17:   0
[INFO] reading 130, 18: 118
[INFO] ----------------------- READING ASICs ID -------------------------- 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_		_EFUSE-ID-(STR)_		_EFUSE-ID-(INT)_
[INFO] 2129B2 		 N-side 		 1 		 XA-000-08-002-000-006-107-00 		 6359364699116562096
[INFO] 2129B2 		 N-side 		 0 		 XA-000-08-002-000-006-208-03 		 6359364699116563715
[INFO] 2129B2 		 N-side 		 3 		 XA-000-08-002-000-006-111-00 		 6359364699116562160
[INFO] 2129B2 		 N-side 		 2 		 XA-000-08-002-000-006-202-04 		 6359364699116563620
[INFO] 2129B2 		 N-side 		 5 		 XA-000-08-002-000-006-075-14 		 6359364699116561598
[INFO] 2129B2 		 N-side 		 4 		 XA-000-08-002-000-006-203-04 		 6359364699116563636
[INFO] 2129B2 		 N-side 		 7 		 XA-000-08-002-000-006-209-03 		 6359364699116563731
[INFO] 2129B2 		 N-side 		 6 		 XA-000-08-002-000-006-206-04 		 6359364699116563684
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_		_EFUSE-ID-(STR)_		_EFUSE-ID-(INT)_
[INFO] 1132A2 		 P-side 		 7 		 XA-000-08-002-000-005-154-08 		 6359364699116558760
[INFO] 1132A2 		 P-side 		 6 		 XA-000-08-002-000-005-151-08 		 6359364699116558712
[INFO] 1132A2 		 P-side 		 5 		 XA-000-08-002-000-006-110-00 		 6359364699116562144
[INFO] 1132A2 		 P-side 		 4 		 XA-000-08-002-000-005-152-08 		 6359364699116558728
[INFO] 1132A2 		 P-side 		 3 		 XA-000-08-002-000-005-157-08 		 6359364699116558808
[INFO] 1132A2 		 P-side 		 2 		 XA-000-08-002-000-005-153-08 		 6359364699116558744
[INFO] 1132A2 		 P-side 		 1 		 XA-000-08-002-000-005-150-08 		 6359364699116558696
[INFO] 1132A2 		 P-side 		 0 		 XA-000-08-002-000-005-166-01 		 6359364699116558945
[INFO] ---------------- LOADING DEFAULT TRIM VALUES ---------------------- 
[INFO] --> SETTING DEFAULT TRIM for ASIC with HW address 1 and polarity N-side
[INFO] --> SETTING DEFAULT TRIM for ASIC with HW address 0 and polarity N-side
[INFO] --> SETTING DEFAULT TRIM for ASIC with HW address 3 and polarity N-side
[INFO] --> SETTING DEFAULT TRIM for ASIC with HW address 2 and polarity N-side
[INFO] --> SETTING DEFAULT TRIM for ASIC with HW address 5 and polarity N-side
[INFO] --> SETTING DEFAULT TRIM for ASIC with HW address 4 and polarity N-side
[INFO] --> SETTING DEFAULT TRIM for ASIC with HW address 7 and polarity N-side
[INFO] --> SETTING DEFAULT TRIM for ASIC with HW address 6 and polarity N-side
[INFO] --> SETTING DEFAULT TRIM for ASIC with HW address 7 and polarity P-side
[INFO] --> SETTING DEFAULT TRIM for ASIC with HW address 6 and polarity P-side
[INFO] --> SETTING DEFAULT TRIM for ASIC with HW address 5 and polarity P-side
[INFO] --> SETTING DEFAULT TRIM for ASIC with HW address 4 and polarity P-side
[INFO] --> SETTING DEFAULT TRIM for ASIC with HW address 3 and polarity P-side
[INFO] --> SETTING DEFAULT TRIM for ASIC with HW address 2 and polarity P-side
[INFO] --> SETTING DEFAULT TRIM for ASIC with HW address 1 and polarity P-side
[INFO] --> SETTING DEFAULT TRIM for ASIC with HW address 0 and polarity P-side
[INFO]  ---------------------- READING LV VALUES AFTER CONFIGURATION ------------------------- 
[INFO] -------------- READING VDDM & TEMPERATURE ------------------------- 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 171 	 1165.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] ----------------------- SKIPPING TEST: #reg_config_stress -------------------------- 
[INFO] ----------------------- SKIPPING TEST: #iv_meas -------------------------- 
[INFO] ----------------------- SKIPPING TEST: #set_mbias -------------------------- 
[INFO] -------------- CHECKING ENC LONG RUN STABILITYY ------------------------- 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 690.0 	 38.0
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 0 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 171 	 1165.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 185 	 1248.4 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 181 	 1225.0 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 1 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 171 	 1165.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 2 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 3 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 181 	 1225.0 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 4 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 5 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 6 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 7 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 172 	 1171.8 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 179 	 1213.2 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 8 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 172 	 1171.8 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 9 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 179 	 1213.2 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 10 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 171 	 1165.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 11 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 12 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 13 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 14 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 15 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 16 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 171 	 1165.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 171 	 1165.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 17 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 172 	 1171.8 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 18 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 172 	 1171.8 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 181 	 1225.0 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 19 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 20 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 172 	 1171.8 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 21 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 171 	 1165.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 22 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 179 	 1213.2 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 23 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 24 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 181 	 1225.0 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 25 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 181 	 1225.0 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 181 	 1225.0 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 26 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 181 	 1225.0 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 27 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 172 	 1171.8 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 179 	 1213.2 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 28 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 172 	 1171.8 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 29 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 172 	 1171.8 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 30 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 172 	 1171.8 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 179 	 1213.2 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 181 	 1225.0 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 31 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 32 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 181 	 1225.0 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 33 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 172 	 1171.8 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 181 	 1225.0 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 34 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 172 	 1171.8 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 179 	 1213.2 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 181 	 1225.0 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 35 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 36 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 37 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 172 	 1171.8 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 38 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 181 	 1225.0 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 39 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 172 	 1171.8 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 181 	 1225.0 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 40 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 172 	 1171.8 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 181 	 1225.0 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 181 	 1225.0 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 41 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 171 	 1165.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 181 	 1225.0 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 42 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 171 	 1165.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 43 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 181 	 1225.0 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 44 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 172 	 1171.8 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 181 	 1225.0 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 45 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 181 	 1225.0 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 676.5 	 44.4
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 46 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 47 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 48 of CHECKING ENC LONG RUN STABILITY 
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 2129B2 		 N-side 		 1 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 0 			 173 	 1177.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 3 			 170 	 1159.8 			 622.3 	 69.9
[INFO] 2129B2 		 N-side 		 2 			 174 	 1183.7 			 635.9 	 63.5
[INFO] 2129B2 		 N-side 		 5 			 180 	 1219.1 			 649.5 	 57.1
[INFO] 2129B2 		 N-side 		 4 			 172 	 1171.8 			 629.1 	 66.7
[INFO] 2129B2 		 N-side 		 7 			 176 	 1195.5 			 642.7 	 60.3
[INFO] 2129B2 		 N-side 		 6 			 182 	 1230.9 			 663.0 	 50.7
[INFO] FEB-ID_		_POLARITY_		_HW-ADDR_	_VDDM POTENTIAL [LSB] | [mV]_		_TEMP [mV] | [C]_
[INFO] 1132A2 		 P-side 		 7 			 190 	 1277.5 			 683.3 	 41.2
[INFO] 1132A2 		 P-side 		 6 			 180 	 1219.1 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 5 			 175 	 1189.6 			 635.9 	 63.5
[INFO] 1132A2 		 P-side 		 4 			 183 	 1236.7 			 663.0 	 50.7
[INFO] 1132A2 		 P-side 		 3 			 181 	 1225.0 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 2 			 184 	 1242.6 			 669.8 	 47.5
[INFO] 1132A2 		 P-side 		 1 			 182 	 1230.9 			 656.3 	 53.9
[INFO] 1132A2 		 P-side 		 0 			 185 	 1248.4 			 683.3 	 41.2
[INFO] --> RUN 49 of CHECKING ENC LONG RUN STABILITY 
