Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 16 for port 'OUT' [D:/Workspaces/ODTU/EE446/ee446_project/Register_file.v:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Workspaces/ODTU/EE446/ee446_project/Pipelined.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Workspaces/ODTU/EE446/ee446_project/Pipelined.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Constant0
Compiling module xil_defaultlib.IMem(BYTE_SIZE=4,ADDR_WIDTH=32)
Compiling module xil_defaultlib.Adder(WIDTH=32)
Compiling module xil_defaultlib.Constant4
Compiling module xil_defaultlib.DP_WB
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Mux_2to1(WIDTH=32)
Compiling module xil_defaultlib.ALU(WIDTH=32)
Compiling module xil_defaultlib.DMem(BYTE_SIZE=4,ADDR_WIDTH=32)
Compiling module xil_defaultlib.DP_IF
Compiling module xil_defaultlib.Constant15
Compiling module xil_defaultlib.DP_ID
Compiling module xil_defaultlib.DP_EX
Compiling module xil_defaultlib.DP_MEM
Compiling module xil_defaultlib.Mux_2to1(WIDTH=4)
Compiling module xil_defaultlib.Register_sync_rw(WIDTH=32)
Compiling module xil_defaultlib.Decoder_4to16
Compiling module xil_defaultlib.Mux_16to1
Compiling module xil_defaultlib.Register_file(WIDTH=32)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
