# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../cpu" --include "../../../../riscvcpu-vivado.srcs/sources_1/new" \
"../../../../../../cpu/alu.v" \
"../../../../../../cpu/tb/alu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
