# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 81
attribute \src "dut.sv:1.1-38.10"
attribute \cells_not_processed 1
module \gen_test1
  wire $auto$expression.cpp:1362:import_bit_select$15
  wire $auto$expression.cpp:1362:import_bit_select$23
  wire $auto$expression.cpp:1362:import_bit_select$31
  wire $auto$expression.cpp:1362:import_bit_select$39
  wire $auto$expression.cpp:1362:import_bit_select$47
  wire $auto$expression.cpp:1362:import_bit_select$55
  wire $auto$expression.cpp:1362:import_bit_select$63
  wire $auto$expression.cpp:1362:import_bit_select$7
  wire width 64 $auto$expression.cpp:532:import_operation$13
  wire width 64 $auto$expression.cpp:532:import_operation$21
  wire width 64 $auto$expression.cpp:532:import_operation$29
  wire width 64 $auto$expression.cpp:532:import_operation$37
  wire width 64 $auto$expression.cpp:532:import_operation$45
  wire width 64 $auto$expression.cpp:532:import_operation$5
  wire width 64 $auto$expression.cpp:532:import_operation$53
  wire width 64 $auto$expression.cpp:532:import_operation$61
  wire $auto$rtlil.cc:2964:ReduceXor$66
  wire $auto$rtlil.cc:2964:ReduceXor$68
  wire $auto$rtlil.cc:2964:ReduceXor$70
  wire $auto$rtlil.cc:2964:ReduceXor$72
  wire $auto$rtlil.cc:2964:ReduceXor$74
  wire $auto$rtlil.cc:2964:ReduceXor$76
  wire $auto$rtlil.cc:2964:ReduceXor$78
  wire $auto$rtlil.cc:2964:ReduceXor$80
  wire $auto$rtlil.cc:3006:And$10
  wire $auto$rtlil.cc:3006:And$18
  wire $auto$rtlil.cc:3006:And$2
  wire $auto$rtlil.cc:3006:And$26
  wire $auto$rtlil.cc:3006:And$34
  wire $auto$rtlil.cc:3006:And$42
  wire $auto$rtlil.cc:3006:And$50
  wire $auto$rtlil.cc:3006:And$58
  wire $auto$rtlil.cc:3007:Or$12
  wire $auto$rtlil.cc:3007:Or$20
  wire $auto$rtlil.cc:3007:Or$28
  wire $auto$rtlil.cc:3007:Or$36
  wire $auto$rtlil.cc:3007:Or$4
  wire $auto$rtlil.cc:3007:Or$44
  wire $auto$rtlil.cc:3007:Or$52
  wire $auto$rtlil.cc:3007:Or$60
  attribute \src "dut.sv:1.23-1.24"
  wire width 8 input 2 \a
  attribute \src "dut.sv:1.26-1.27"
  wire width 8 input 3 \b
  attribute \src "dut.sv:1.18-1.21"
  wire input 1 \clk
  wire \gen1[0].and_wire
  wire \gen1[0].or_wire
  wire \gen1[1].and_wire
  wire \gen1[1].or_wire
  wire \gen1[2].and_wire
  wire \gen1[2].or_wire
  wire \gen1[3].and_wire
  wire \gen1[3].or_wire
  wire \gen1[4].and_wire
  wire \gen1[4].or_wire
  wire \gen1[5].and_wire
  wire \gen1[5].or_wire
  wire \gen1[6].and_wire
  wire \gen1[6].or_wire
  wire \gen1[7].and_wire
  wire \gen1[7].or_wire
  wire \gen3[0].gen4[0].tmpbuf
  wire \gen3[0].gen4[1].tmpbuf
  wire \gen3[0].gen4[2].tmpbuf
  wire \gen3[0].gen4[3].tmpbuf
  wire \gen3[0].gen4[4].tmpbuf
  wire width 5 \gen3[0].tmp2
  wire \gen3[1].gen4[0].tmpbuf
  wire \gen3[1].gen4[1].tmpbuf
  wire \gen3[1].gen4[2].tmpbuf
  wire \gen3[1].gen4[3].tmpbuf
  wire \gen3[1].gen4[4].tmpbuf
  wire width 5 \gen3[1].tmp2
  wire \gen3[2].gen4[0].tmpbuf
  wire \gen3[2].gen4[1].tmpbuf
  wire \gen3[2].gen4[2].tmpbuf
  wire \gen3[2].gen4[3].tmpbuf
  wire \gen3[2].gen4[4].tmpbuf
  wire width 5 \gen3[2].tmp2
  wire \gen3[3].gen4[0].tmpbuf
  wire \gen3[3].gen4[1].tmpbuf
  wire \gen3[3].gen4[2].tmpbuf
  wire \gen3[3].gen4[3].tmpbuf
  wire \gen3[3].gen4[4].tmpbuf
  wire width 5 \gen3[3].tmp2
  wire \gen3[4].gen4[0].tmpbuf
  wire \gen3[4].gen4[1].tmpbuf
  wire \gen3[4].gen4[2].tmpbuf
  wire \gen3[4].gen4[3].tmpbuf
  wire \gen3[4].gen4[4].tmpbuf
  wire width 5 \gen3[4].tmp2
  wire \gen3[5].gen4[0].tmpbuf
  wire \gen3[5].gen4[1].tmpbuf
  wire \gen3[5].gen4[2].tmpbuf
  wire \gen3[5].gen4[3].tmpbuf
  wire \gen3[5].gen4[4].tmpbuf
  wire width 5 \gen3[5].tmp2
  wire \gen3[6].gen4[0].tmpbuf
  wire \gen3[6].gen4[1].tmpbuf
  wire \gen3[6].gen4[2].tmpbuf
  wire \gen3[6].gen4[3].tmpbuf
  wire \gen3[6].gen4[4].tmpbuf
  wire width 5 \gen3[6].tmp2
  wire \gen3[7].gen4[0].tmpbuf
  wire \gen3[7].gen4[1].tmpbuf
  wire \gen3[7].gen4[2].tmpbuf
  wire \gen3[7].gen4[3].tmpbuf
  wire \gen3[7].gen4[4].tmpbuf
  wire width 5 \gen3[7].tmp2
  attribute \src "dut.sv:8.13-8.17"
  wire width 16 \tmp1
  attribute \src "dut.sv:1.29-1.30"
  wire width 8 output 4 \y
  attribute \src "dut.sv:21.11-21.20"
  cell $shiftx $auto$expression.cpp:1365:import_bit_select$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \tmp1
    connect \B $auto$expression.cpp:532:import_operation$13
    connect \Y $auto$expression.cpp:1362:import_bit_select$15
  end
  attribute \src "dut.sv:18.11-18.20"
  cell $shiftx $auto$expression.cpp:1365:import_bit_select$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \tmp1
    connect \B $auto$expression.cpp:532:import_operation$21
    connect \Y $auto$expression.cpp:1362:import_bit_select$23
  end
  attribute \src "dut.sv:21.11-21.20"
  cell $shiftx $auto$expression.cpp:1365:import_bit_select$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \tmp1
    connect \B $auto$expression.cpp:532:import_operation$29
    connect \Y $auto$expression.cpp:1362:import_bit_select$31
  end
  attribute \src "dut.sv:18.11-18.20"
  cell $shiftx $auto$expression.cpp:1365:import_bit_select$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \tmp1
    connect \B $auto$expression.cpp:532:import_operation$37
    connect \Y $auto$expression.cpp:1362:import_bit_select$39
  end
  attribute \src "dut.sv:21.11-21.20"
  cell $shiftx $auto$expression.cpp:1365:import_bit_select$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \tmp1
    connect \B $auto$expression.cpp:532:import_operation$45
    connect \Y $auto$expression.cpp:1362:import_bit_select$47
  end
  attribute \src "dut.sv:18.11-18.20"
  cell $shiftx $auto$expression.cpp:1365:import_bit_select$56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \tmp1
    connect \B $auto$expression.cpp:532:import_operation$53
    connect \Y $auto$expression.cpp:1362:import_bit_select$55
  end
  attribute \src "dut.sv:21.11-21.20"
  cell $shiftx $auto$expression.cpp:1365:import_bit_select$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \tmp1
    connect \B $auto$expression.cpp:532:import_operation$61
    connect \Y $auto$expression.cpp:1362:import_bit_select$63
  end
  attribute \src "dut.sv:18.11-18.20"
  cell $shiftx $auto$expression.cpp:1365:import_bit_select$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \tmp1
    connect \B $auto$expression.cpp:532:import_operation$5
    connect \Y $auto$expression.cpp:1362:import_bit_select$7
  end
  cell $and $auto$expression.cpp:469:import_operation$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [0]
    connect \B \b [0]
    connect \Y $auto$rtlil.cc:3006:And$2
  end
  cell $and $auto$expression.cpp:469:import_operation$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [2]
    connect \B \b [2]
    connect \Y $auto$rtlil.cc:3006:And$18
  end
  cell $and $auto$expression.cpp:469:import_operation$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [3]
    connect \B \b [3]
    connect \Y $auto$rtlil.cc:3006:And$26
  end
  cell $and $auto$expression.cpp:469:import_operation$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [4]
    connect \B \b [4]
    connect \Y $auto$rtlil.cc:3006:And$34
  end
  cell $and $auto$expression.cpp:469:import_operation$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [5]
    connect \B \b [5]
    connect \Y $auto$rtlil.cc:3006:And$42
  end
  cell $and $auto$expression.cpp:469:import_operation$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [6]
    connect \B \b [6]
    connect \Y $auto$rtlil.cc:3006:And$50
  end
  cell $and $auto$expression.cpp:469:import_operation$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [7]
    connect \B \b [7]
    connect \Y $auto$rtlil.cc:3006:And$58
  end
  cell $and $auto$expression.cpp:469:import_operation$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [1]
    connect \B \b [1]
    connect \Y $auto$rtlil.cc:3006:And$10
  end
  cell $or $auto$expression.cpp:473:import_operation$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [1]
    connect \B \b [1]
    connect \Y $auto$rtlil.cc:3007:Or$12
  end
  cell $or $auto$expression.cpp:473:import_operation$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [2]
    connect \B \b [2]
    connect \Y $auto$rtlil.cc:3007:Or$20
  end
  cell $or $auto$expression.cpp:473:import_operation$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [3]
    connect \B \b [3]
    connect \Y $auto$rtlil.cc:3007:Or$28
  end
  cell $or $auto$expression.cpp:473:import_operation$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [0]
    connect \B \b [0]
    connect \Y $auto$rtlil.cc:3007:Or$4
  end
  cell $or $auto$expression.cpp:473:import_operation$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [4]
    connect \B \b [4]
    connect \Y $auto$rtlil.cc:3007:Or$36
  end
  cell $or $auto$expression.cpp:473:import_operation$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [5]
    connect \B \b [5]
    connect \Y $auto$rtlil.cc:3007:Or$44
  end
  cell $or $auto$expression.cpp:473:import_operation$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [6]
    connect \B \b [6]
    connect \Y $auto$rtlil.cc:3007:Or$52
  end
  cell $or $auto$expression.cpp:473:import_operation$59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [7]
    connect \B \b [7]
    connect \Y $auto$rtlil.cc:3007:Or$60
  end
  cell $reduce_xor $auto$expression.cpp:497:import_operation$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[0].tmp2
    connect \Y $auto$rtlil.cc:2964:ReduceXor$66
  end
  cell $reduce_xor $auto$expression.cpp:497:import_operation$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[1].tmp2
    connect \Y $auto$rtlil.cc:2964:ReduceXor$68
  end
  cell $reduce_xor $auto$expression.cpp:497:import_operation$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[2].tmp2
    connect \Y $auto$rtlil.cc:2964:ReduceXor$70
  end
  cell $reduce_xor $auto$expression.cpp:497:import_operation$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[3].tmp2
    connect \Y $auto$rtlil.cc:2964:ReduceXor$72
  end
  cell $reduce_xor $auto$expression.cpp:497:import_operation$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[4].tmp2
    connect \Y $auto$rtlil.cc:2964:ReduceXor$74
  end
  cell $reduce_xor $auto$expression.cpp:497:import_operation$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[5].tmp2
    connect \Y $auto$rtlil.cc:2964:ReduceXor$76
  end
  cell $reduce_xor $auto$expression.cpp:497:import_operation$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[6].tmp2
    connect \Y $auto$rtlil.cc:2964:ReduceXor$78
  end
  cell $reduce_xor $auto$expression.cpp:497:import_operation$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[7].tmp2
    connect \Y $auto$rtlil.cc:2964:ReduceXor$80
  end
  cell $add $auto$expression.cpp:546:import_operation$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 1
    connect \B 64'0000000000000000000000000000000000000000000000000000000000001000
    connect \Y $auto$expression.cpp:532:import_operation$13
  end
  cell $add $auto$expression.cpp:546:import_operation$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 2
    connect \B 64'0000000000000000000000000000000000000000000000000000000000001000
    connect \Y $auto$expression.cpp:532:import_operation$21
  end
  cell $add $auto$expression.cpp:546:import_operation$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 3
    connect \B 64'0000000000000000000000000000000000000000000000000000000000001000
    connect \Y $auto$expression.cpp:532:import_operation$29
  end
  cell $add $auto$expression.cpp:546:import_operation$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 4
    connect \B 64'0000000000000000000000000000000000000000000000000000000000001000
    connect \Y $auto$expression.cpp:532:import_operation$37
  end
  cell $add $auto$expression.cpp:546:import_operation$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 5
    connect \B 64'0000000000000000000000000000000000000000000000000000000000001000
    connect \Y $auto$expression.cpp:532:import_operation$45
  end
  cell $add $auto$expression.cpp:546:import_operation$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 6
    connect \B 64'0000000000000000000000000000000000000000000000000000000000001000
    connect \Y $auto$expression.cpp:532:import_operation$53
  end
  cell $add $auto$expression.cpp:546:import_operation$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 0
    connect \B 64'0000000000000000000000000000000000000000000000000000000000001000
    connect \Y $auto$expression.cpp:532:import_operation$5
  end
  cell $add $auto$expression.cpp:546:import_operation$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 7
    connect \B 64'0000000000000000000000000000000000000000000000000000000000001000
    connect \Y $auto$expression.cpp:532:import_operation$61
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  process $proc$dut.sv:32$1
    sync posedge \clk
      update \y [0] $auto$rtlil.cc:2964:ReduceXor$66
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  process $proc$dut.sv:32$2
    sync posedge \clk
      update \y [1] $auto$rtlil.cc:2964:ReduceXor$68
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  process $proc$dut.sv:32$3
    sync posedge \clk
      update \y [2] $auto$rtlil.cc:2964:ReduceXor$70
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  process $proc$dut.sv:32$4
    sync posedge \clk
      update \y [3] $auto$rtlil.cc:2964:ReduceXor$72
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  process $proc$dut.sv:32$5
    sync posedge \clk
      update \y [4] $auto$rtlil.cc:2964:ReduceXor$74
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  process $proc$dut.sv:32$6
    sync posedge \clk
      update \y [5] $auto$rtlil.cc:2964:ReduceXor$76
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  process $proc$dut.sv:32$7
    sync posedge \clk
      update \y [6] $auto$rtlil.cc:2964:ReduceXor$78
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  process $proc$dut.sv:32$8
    sync posedge \clk
      update \y [7] $auto$rtlil.cc:2964:ReduceXor$80
  end
  connect \gen1[0].and_wire $auto$rtlil.cc:3006:And$2
  connect \gen1[0].or_wire $auto$rtlil.cc:3007:Or$4
  connect \tmp1 [0] \gen1[0].and_wire
  connect $auto$expression.cpp:1362:import_bit_select$7 \gen1[0].or_wire
  connect \gen1[1].and_wire $auto$rtlil.cc:3006:And$10
  connect \gen1[1].or_wire $auto$rtlil.cc:3007:Or$12
  connect \tmp1 [1] \gen1[1].or_wire
  connect $auto$expression.cpp:1362:import_bit_select$15 \gen1[1].and_wire
  connect \gen1[2].and_wire $auto$rtlil.cc:3006:And$18
  connect \gen1[2].or_wire $auto$rtlil.cc:3007:Or$20
  connect \tmp1 [2] \gen1[2].and_wire
  connect $auto$expression.cpp:1362:import_bit_select$23 \gen1[2].or_wire
  connect \gen1[3].and_wire $auto$rtlil.cc:3006:And$26
  connect \gen1[3].or_wire $auto$rtlil.cc:3007:Or$28
  connect \tmp1 [3] \gen1[3].or_wire
  connect $auto$expression.cpp:1362:import_bit_select$31 \gen1[3].and_wire
  connect \gen1[4].and_wire $auto$rtlil.cc:3006:And$34
  connect \gen1[4].or_wire $auto$rtlil.cc:3007:Or$36
  connect \tmp1 [4] \gen1[4].and_wire
  connect $auto$expression.cpp:1362:import_bit_select$39 \gen1[4].or_wire
  connect \gen1[5].and_wire $auto$rtlil.cc:3006:And$42
  connect \gen1[5].or_wire $auto$rtlil.cc:3007:Or$44
  connect \tmp1 [5] \gen1[5].or_wire
  connect $auto$expression.cpp:1362:import_bit_select$47 \gen1[5].and_wire
  connect \gen1[6].and_wire $auto$rtlil.cc:3006:And$50
  connect \gen1[6].or_wire $auto$rtlil.cc:3007:Or$52
  connect \tmp1 [6] \gen1[6].and_wire
  connect $auto$expression.cpp:1362:import_bit_select$55 \gen1[6].or_wire
  connect \gen1[7].and_wire $auto$rtlil.cc:3006:And$58
  connect \gen1[7].or_wire $auto$rtlil.cc:3007:Or$60
  connect \tmp1 [7] \gen1[7].or_wire
  connect $auto$expression.cpp:1362:import_bit_select$63 \gen1[7].and_wire
  connect \gen3[0].gen4[0].tmpbuf \tmp1 [0]
  connect \gen3[0].tmp2 [0] \gen3[0].gen4[0].tmpbuf
  connect \gen3[0].gen4[1].tmpbuf \tmp1 [2]
  connect \gen3[0].tmp2 [1] \gen3[0].gen4[1].tmpbuf
  connect \gen3[0].gen4[2].tmpbuf \tmp1 [4]
  connect \gen3[0].tmp2 [2] \gen3[0].gen4[2].tmpbuf
  connect \gen3[0].gen4[3].tmpbuf \tmp1 [6]
  connect \gen3[0].tmp2 [3] \gen3[0].gen4[3].tmpbuf
  connect \gen3[0].gen4[4].tmpbuf \tmp1 [8]
  connect \gen3[0].tmp2 [4] \gen3[0].gen4[4].tmpbuf
  connect \gen3[1].gen4[0].tmpbuf \tmp1 [1]
  connect \gen3[1].tmp2 [0] \gen3[1].gen4[0].tmpbuf
  connect \gen3[1].gen4[1].tmpbuf \tmp1 [3]
  connect \gen3[1].tmp2 [1] \gen3[1].gen4[1].tmpbuf
  connect \gen3[1].gen4[2].tmpbuf \tmp1 [5]
  connect \gen3[1].tmp2 [2] \gen3[1].gen4[2].tmpbuf
  connect \gen3[1].gen4[3].tmpbuf \tmp1 [7]
  connect \gen3[1].tmp2 [3] \gen3[1].gen4[3].tmpbuf
  connect \gen3[1].gen4[4].tmpbuf \tmp1 [9]
  connect \gen3[1].tmp2 [4] \gen3[1].gen4[4].tmpbuf
  connect \gen3[2].gen4[0].tmpbuf \tmp1 [2]
  connect \gen3[2].tmp2 [0] \gen3[2].gen4[0].tmpbuf
  connect \gen3[2].gen4[1].tmpbuf \tmp1 [4]
  connect \gen3[2].tmp2 [1] \gen3[2].gen4[1].tmpbuf
  connect \gen3[2].gen4[2].tmpbuf \tmp1 [6]
  connect \gen3[2].tmp2 [2] \gen3[2].gen4[2].tmpbuf
  connect \gen3[2].gen4[3].tmpbuf \tmp1 [8]
  connect \gen3[2].tmp2 [3] \gen3[2].gen4[3].tmpbuf
  connect \gen3[2].gen4[4].tmpbuf \tmp1 [10]
  connect \gen3[2].tmp2 [4] \gen3[2].gen4[4].tmpbuf
  connect \gen3[3].gen4[0].tmpbuf \tmp1 [3]
  connect \gen3[3].tmp2 [0] \gen3[3].gen4[0].tmpbuf
  connect \gen3[3].gen4[1].tmpbuf \tmp1 [5]
  connect \gen3[3].tmp2 [1] \gen3[3].gen4[1].tmpbuf
  connect \gen3[3].gen4[2].tmpbuf \tmp1 [7]
  connect \gen3[3].tmp2 [2] \gen3[3].gen4[2].tmpbuf
  connect \gen3[3].gen4[3].tmpbuf \tmp1 [9]
  connect \gen3[3].tmp2 [3] \gen3[3].gen4[3].tmpbuf
  connect \gen3[3].gen4[4].tmpbuf \tmp1 [11]
  connect \gen3[3].tmp2 [4] \gen3[3].gen4[4].tmpbuf
  connect \gen3[4].gen4[0].tmpbuf \tmp1 [4]
  connect \gen3[4].tmp2 [0] \gen3[4].gen4[0].tmpbuf
  connect \gen3[4].gen4[1].tmpbuf \tmp1 [6]
  connect \gen3[4].tmp2 [1] \gen3[4].gen4[1].tmpbuf
  connect \gen3[4].gen4[2].tmpbuf \tmp1 [8]
  connect \gen3[4].tmp2 [2] \gen3[4].gen4[2].tmpbuf
  connect \gen3[4].gen4[3].tmpbuf \tmp1 [10]
  connect \gen3[4].tmp2 [3] \gen3[4].gen4[3].tmpbuf
  connect \gen3[4].gen4[4].tmpbuf \tmp1 [12]
  connect \gen3[4].tmp2 [4] \gen3[4].gen4[4].tmpbuf
  connect \gen3[5].gen4[0].tmpbuf \tmp1 [5]
  connect \gen3[5].tmp2 [0] \gen3[5].gen4[0].tmpbuf
  connect \gen3[5].gen4[1].tmpbuf \tmp1 [7]
  connect \gen3[5].tmp2 [1] \gen3[5].gen4[1].tmpbuf
  connect \gen3[5].gen4[2].tmpbuf \tmp1 [9]
  connect \gen3[5].tmp2 [2] \gen3[5].gen4[2].tmpbuf
  connect \gen3[5].gen4[3].tmpbuf \tmp1 [11]
  connect \gen3[5].tmp2 [3] \gen3[5].gen4[3].tmpbuf
  connect \gen3[5].gen4[4].tmpbuf \tmp1 [13]
  connect \gen3[5].tmp2 [4] \gen3[5].gen4[4].tmpbuf
  connect \gen3[6].gen4[0].tmpbuf \tmp1 [6]
  connect \gen3[6].tmp2 [0] \gen3[6].gen4[0].tmpbuf
  connect \gen3[6].gen4[1].tmpbuf \tmp1 [8]
  connect \gen3[6].tmp2 [1] \gen3[6].gen4[1].tmpbuf
  connect \gen3[6].gen4[2].tmpbuf \tmp1 [10]
  connect \gen3[6].tmp2 [2] \gen3[6].gen4[2].tmpbuf
  connect \gen3[6].gen4[3].tmpbuf \tmp1 [12]
  connect \gen3[6].tmp2 [3] \gen3[6].gen4[3].tmpbuf
  connect \gen3[6].gen4[4].tmpbuf \tmp1 [14]
  connect \gen3[6].tmp2 [4] \gen3[6].gen4[4].tmpbuf
  connect \gen3[7].gen4[0].tmpbuf \tmp1 [7]
  connect \gen3[7].tmp2 [0] \gen3[7].gen4[0].tmpbuf
  connect \gen3[7].gen4[1].tmpbuf \tmp1 [9]
  connect \gen3[7].tmp2 [1] \gen3[7].gen4[1].tmpbuf
  connect \gen3[7].gen4[2].tmpbuf \tmp1 [11]
  connect \gen3[7].tmp2 [2] \gen3[7].gen4[2].tmpbuf
  connect \gen3[7].gen4[3].tmpbuf \tmp1 [13]
  connect \gen3[7].tmp2 [3] \gen3[7].gen4[3].tmpbuf
  connect \gen3[7].gen4[4].tmpbuf \tmp1 [15]
  connect \gen3[7].tmp2 [4] \gen3[7].gen4[4].tmpbuf
end
