module top_module(
	output reg zero);

	initial begin
		zero = 0;
	end
endmodule
