
                         Lattice Mapping Report File

Design:  read_writer
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Mon Sep 15 21:44:26 2025

Design Information
------------------

Command line:   map -i e155_lab3_impl_1_syn.udb -o e155_lab3_impl_1_map.udb -mp
     e155_lab3_impl_1.mrp -hierrpt -gui -msgset
     C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/promote.xml

Design Summary
--------------

   Number of slice registers:   0 out of  5280 (0%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            19 out of  5280 (<1%)
      Number of logic LUT4s:              19
      Number of ripple logic:              0 (0 LUT4s)
   Number of IO sites used:   11 out of 39 (28%)
      Number of IO sites used for general PIO: 11
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 11 out of 36 (31%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 11 out of 39 (28%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:
      Net columns_c_0: 6 loads
      Net columns_c_1: 6 loads
      Net columns_c_2: 6 loads
      Net columns_c_3: 6 loads
      Net reset_c: 6 loads
      Net next_state[0]: 5 loads
      Net next_state[1]: 4 loads
      Net control_2_c: 3 loads
      Net current_state[1]: 3 loads
      Net rows_c_0: 3 loads

                                    Page 1










   Number of warnings:  2
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <71003020> - map: Top module port 'clk' does not connect to anything.
WARNING <71003020> - map: Top module port 'clk' does not connect to anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| rows[2]             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rows[3]             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rows[1]             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| columns[0]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| columns[1]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| columns[2]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| control_2           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rows[0]             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| columns[3]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| control_1           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block control_2_pad.vhi_inst was optimized away.
Block rows_pad[2].vlo_inst was optimized away.

Constraint Summary
------------------

   Total number of constraints: 0
   Total number of constraints dropped: 0





                                    Page 2





Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 61 MB
Checksum -- map: 4883a3bc33e1b5aa9c2470b24836e68235a5bd4





















































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
