#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed May 31 20:56:44 2023
# Process ID: 16516
# Current directory: D:/PROGRAM/HDL/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15448 D:\PROGRAM\HDL\cpu\cpu.xpr
# Log file: D:/PROGRAM/HDL/cpu/vivado.log
# Journal file: D:/PROGRAM/HDL/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/PROGRAM/HDL/cpu/cpu.xpr
update_compile_order -fileset sources_1
launch_simulation
source MIPS.tcl
close_sim
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source MIPS.tcl
close_sim
launch_simulation
source MIPS.tcl
close_sim
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
catch { [ delete_ip_run [get_ips -all prgrom] ] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source MIPS.tcl
update_compile_order -fileset sources_1
close_sim
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
launch_runs prgrom_synth_1 -jobs 4
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source MIPS.tcl
close_sim
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source MIPS.tcl
close_sim
launch_simulation
source MIPS.tcl
close_sim
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source MIPS.tcl
add_bp {D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv} 12
remove_bps -file {D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv} -line 12
close_sim
launch_simulation
source MIPS.tcl
close_sim
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source MIPS.tcl
close_sim
set_property -dict [list CONFIG.Coe_File {d:/PROGRAM/HDL/Xilinx-Vivado-IP/simpleCPU/I-format/coe/dmem32.coe}] [get_ips ram]
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/ram.xci]
catch { config_ip_cache -export [get_ips -all ram] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
reset_run ram_synth_1
launch_runs ram_synth_1 -jobs 4
wait_on_run ram_synth_1
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/ram.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source MIPS.tcl
close_sim
launch_simulation
source MIPS.tcl
close_sim
launch_simulation
source MIPS.tcl
close_sim
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source MIPS.tcl
close_sim
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source MIPS.tcl
close_sim
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
catch { [ delete_ip_run [get_ips -all prgrom] ] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source MIPS.tcl
update_compile_order -fileset sources_1
close_sim
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
launch_runs prgrom_synth_1 -jobs 4
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source MIPS.tcl
close_sim
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source MIPS.tcl
close_sim
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source MIPS.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source MIPS.tcl
close_sim
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source MIPS.tcl
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
synth_design -rtl -name rtl_1
reset_project
