WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 15 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 15 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500047 (Simulation time: 0 hr 0 min 15 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 8354781 heartbeat IPC: 1.70802 cumulative IPC: 1.70802 (Simulation time: 0 hr 0 min 40 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 14199948 heartbeat IPC: 1.71082 cumulative IPC: 1.70942 (Simulation time: 0 hr 1 min 4 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 20057551 heartbeat IPC: 1.70719 cumulative IPC: 1.70868 (Simulation time: 0 hr 1 min 29 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 25890269 heartbeat IPC: 1.71447 cumulative IPC: 1.71012 (Simulation time: 0 hr 1 min 53 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 31752264 heartbeat IPC: 1.70591 cumulative IPC: 1.70928 (Simulation time: 0 hr 2 min 18 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 29252222 cumulative IPC: 1.70928 (Simulation time: 0 hr 2 min 18 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 29252222 (Simulation time: 0 hr 2 min 18 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/623.xalancbmk_s-165B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.70928 instructions: 50000002 cycles: 29252222
CPU 0 Branch Prediction Accuracy: 96.5202% MPKI: 9.7045 Average ROB Occupancy at Mispredict: 53.1802
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.7045
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     760754  HIT:     759648  MISS:       1106
LLC LOAD         ACCESS:     760285  HIT:     759381  MISS:        904
LLC RFO          ACCESS:        172  HIT:          0  MISS:        172
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:        239  HIT:        239  MISS:          0
LLC TRANSLATION  ACCESS:         58  HIT:         28  MISS:         30
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 150.463 cycles
cpu0_DTLB TOTAL       ACCESS:   14314261  HIT:   14208172  MISS:     106089
cpu0_DTLB LOAD         ACCESS:   14314261  HIT:   14208172  MISS:     106089
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 1.51605 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   14809506  HIT:   11010047  MISS:    3799459
cpu0_L1D LOAD         ACCESS:   14153186  HIT:   10355179  MISS:    3798007
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:     656260  HIT:     654868  MISS:       1392
cpu0_L1D TRANSLATION  ACCESS:         60  HIT:          0  MISS:         60
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 6.77131 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     951622  HIT:     191105  MISS:     760517
cpu0_L2C LOAD         ACCESS:     950903  HIT:     190619  MISS:     760284
cpu0_L2C RFO          ACCESS:        280  HIT:        108  MISS:        172
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        379  HIT:        376  MISS:          3
cpu0_L2C TRANSLATION  ACCESS:         60  HIT:          2  MISS:         58
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 20.2203 cycles
cpu0_STLB TOTAL       ACCESS:      17493  HIT:      17433  MISS:         60
cpu0_STLB LOAD         ACCESS:      17493  HIT:      17433  MISS:         60
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 346.951 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        235
  ROW_BUFFER_MISS:        871
 AVG DBUS CONGESTED CYCLE:    3.87582
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0
