#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 29 08:07:31 2018
# Process ID: 9172
# Current directory: D:/Desktop/EE2026Lab/audio_effects/audio_effects.runs/impl_1
# Command line: vivado.exe -log seven_segment_test.vdi -applog -messageDb vivado.pb -mode batch -source seven_segment_test.tcl -notrace
# Log file: D:/Desktop/EE2026Lab/audio_effects/audio_effects.runs/impl_1/seven_segment_test.vdi
# Journal file: D:/Desktop/EE2026Lab/audio_effects/audio_effects.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source seven_segment_test.tcl -notrace

*** Halting run - EA reset detected ***



    while executing
"start_step init_design"
    (file "seven_segment_test.tcl" line 48)
INFO: [Common 17-206] Exiting Vivado at Thu Mar 29 08:07:37 2018...
#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 29 08:08:34 2018
# Process ID: 12520
# Current directory: D:/Desktop/EE2026Lab/audio_effects/audio_effects.runs/impl_1
# Command line: vivado.exe -log seven_segment_test.vdi -applog -messageDb vivado.pb -mode batch -source seven_segment_test.tcl -notrace
# Log file: D:/Desktop/EE2026Lab/audio_effects/audio_effects.runs/impl_1/seven_segment_test.vdi
# Journal file: D:/Desktop/EE2026Lab/audio_effects/audio_effects.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source seven_segment_test.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/constrs_1/new/seven_segment_test_const.xdc]
Finished Parsing XDC File [D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/constrs_1/new/seven_segment_test_const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 453.676 ; gain = 246.777
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 453.676 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1c5d776ef

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c5d776ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 864.516 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1c5d776ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 864.516 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1c5d776ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 864.516 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 864.516 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c5d776ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 864.516 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c5d776ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 864.516 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 864.516 ; gain = 410.840
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 864.516 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Desktop/EE2026Lab/audio_effects/audio_effects.runs/impl_1/seven_segment_test_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 864.516 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 864.516 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: d31c8192

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 864.516 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: d31c8192

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 864.516 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: d31c8192

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 885.063 ; gain = 20.547
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: d31c8192

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 885.063 ; gain = 20.547

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: d31c8192

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 885.063 ; gain = 20.547

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: d31c8192

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 885.063 ; gain = 20.547
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: d31c8192

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 885.063 ; gain = 20.547
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a3854f4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 885.063 ; gain = 20.547

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1a7b3a01f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 885.063 ; gain = 20.547

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1a7b3a01f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 885.063 ; gain = 20.547
Phase 1.2.1 Place Init Design | Checksum: 261a50488

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 885.063 ; gain = 20.547
Phase 1.2 Build Placer Netlist Model | Checksum: 261a50488

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 885.063 ; gain = 20.547

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 261a50488

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 885.063 ; gain = 20.547
Phase 1 Placer Initialization | Checksum: 261a50488

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 885.063 ; gain = 20.547

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: 261a50488

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 885.063 ; gain = 20.547
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 1a3854f4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 885.063 ; gain = 20.547
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 885.063 ; gain = 0.000
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.063 . Memory (MB): peak = 885.063 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 885.063 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 885.063 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d31c8192 ConstDB: 0 ShapeSum: d068cdbc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cad5183a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 994.242 ; gain = 109.180

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cad5183a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 996.719 ; gain = 111.656

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cad5183a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1004.828 ; gain = 119.766

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cad5183a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1004.828 ; gain = 119.766
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996
Phase 2 Router Initialization | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996
Phase 4.1 Global Iteration 0 | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996

Phase 4.2 Global Iteration 1

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996
Phase 4.2 Global Iteration 1 | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996

Phase 4.3 Global Iteration 2

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996
Phase 4.3 Global Iteration 2 | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996

Phase 4.4 Global Iteration 3

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996
Phase 4.4 Global Iteration 3 | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996

Phase 4.5 Global Iteration 4

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996
Phase 4.5 Global Iteration 4 | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996
Phase 4 Rip-up And Reroute | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996
Phase 5.1 Delay CleanUp | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996
Phase 5 Delay and Skew Optimization | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996
Phase 6.1 Hold Fix Iter | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996
Phase 6 Post Hold Fix | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.059 ; gain = 120.996

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1007.230 ; gain = 122.168

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1007.230 ; gain = 122.168

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: e7fe1dae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1007.230 ; gain = 122.168
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1007.230 ; gain = 122.168

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1007.230 ; gain = 122.168
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1007.230 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Desktop/EE2026Lab/audio_effects/audio_effects.runs/impl_1/seven_segment_test_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./seven_segment_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1357.320 ; gain = 344.332
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file seven_segment_test.hwdef
INFO: [Common 17-206] Exiting Vivado at Thu Mar 29 08:10:10 2018...
