

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3'
================================================================
* Date:           Thu Apr 27 10:52:37 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.994 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_2_VITIS_LOOP_42_3  |      100|      100|        31|          2|          1|    36|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 2, D = 31, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.21>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 34 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 35 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 36 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1393_24_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_24"   --->   Operation 37 'read' 'sext_ln1393_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1393_23_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_23"   --->   Operation 38 'read' 'sext_ln1393_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1393_22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_22"   --->   Operation 39 'read' 'sext_ln1393_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1393_21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_21"   --->   Operation 40 'read' 'sext_ln1393_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1393_20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_20"   --->   Operation 41 'read' 'sext_ln1393_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1393_19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_19"   --->   Operation 42 'read' 'sext_ln1393_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1393_18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_18"   --->   Operation 43 'read' 'sext_ln1393_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1393_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_17"   --->   Operation 44 'read' 'sext_ln1393_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1393_16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_16"   --->   Operation 45 'read' 'sext_ln1393_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1393_15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_15"   --->   Operation 46 'read' 'sext_ln1393_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1393_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_14"   --->   Operation 47 'read' 'sext_ln1393_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1393_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_13"   --->   Operation 48 'read' 'sext_ln1393_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1393_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_12"   --->   Operation 49 'read' 'sext_ln1393_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1393_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_11"   --->   Operation 50 'read' 'sext_ln1393_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1393_10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_10"   --->   Operation 51 'read' 'sext_ln1393_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1393_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_9"   --->   Operation 52 'read' 'sext_ln1393_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1393_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_8"   --->   Operation 53 'read' 'sext_ln1393_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1393_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_7"   --->   Operation 54 'read' 'sext_ln1393_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1393_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_6"   --->   Operation 55 'read' 'sext_ln1393_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1393_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_5"   --->   Operation 56 'read' 'sext_ln1393_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1393_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_4"   --->   Operation 57 'read' 'sext_ln1393_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1393_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_3"   --->   Operation 58 'read' 'sext_ln1393_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1393_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_2"   --->   Operation 59 'read' 'sext_ln1393_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1393_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1393_1"   --->   Operation 60 'read' 'sext_ln1393_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln864_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln864"   --->   Operation 61 'read' 'sext_ln864_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1393_24_cast = sext i16 %sext_ln1393_24_read"   --->   Operation 62 'sext' 'sext_ln1393_24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1393_23_cast = sext i16 %sext_ln1393_23_read"   --->   Operation 63 'sext' 'sext_ln1393_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1393_22_cast = sext i16 %sext_ln1393_22_read"   --->   Operation 64 'sext' 'sext_ln1393_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1393_21_cast = sext i16 %sext_ln1393_21_read"   --->   Operation 65 'sext' 'sext_ln1393_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1393_20_cast = sext i16 %sext_ln1393_20_read"   --->   Operation 66 'sext' 'sext_ln1393_20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1393_19_cast = sext i16 %sext_ln1393_19_read"   --->   Operation 67 'sext' 'sext_ln1393_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1393_18_cast = sext i16 %sext_ln1393_18_read"   --->   Operation 68 'sext' 'sext_ln1393_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1393_17_cast = sext i16 %sext_ln1393_17_read"   --->   Operation 69 'sext' 'sext_ln1393_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1393_16_cast = sext i16 %sext_ln1393_16_read"   --->   Operation 70 'sext' 'sext_ln1393_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1393_15_cast = sext i16 %sext_ln1393_15_read"   --->   Operation 71 'sext' 'sext_ln1393_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1393_14_cast = sext i16 %sext_ln1393_14_read"   --->   Operation 72 'sext' 'sext_ln1393_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1393_13_cast = sext i16 %sext_ln1393_13_read"   --->   Operation 73 'sext' 'sext_ln1393_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1393_12_cast = sext i16 %sext_ln1393_12_read"   --->   Operation 74 'sext' 'sext_ln1393_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1393_11_cast = sext i16 %sext_ln1393_11_read"   --->   Operation 75 'sext' 'sext_ln1393_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1393_10_cast = sext i16 %sext_ln1393_10_read"   --->   Operation 76 'sext' 'sext_ln1393_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1393_9_cast = sext i16 %sext_ln1393_9_read"   --->   Operation 77 'sext' 'sext_ln1393_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1393_8_cast = sext i16 %sext_ln1393_8_read"   --->   Operation 78 'sext' 'sext_ln1393_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1393_7_cast = sext i16 %sext_ln1393_7_read"   --->   Operation 79 'sext' 'sext_ln1393_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1393_6_cast = sext i16 %sext_ln1393_6_read"   --->   Operation 80 'sext' 'sext_ln1393_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1393_5_cast = sext i16 %sext_ln1393_5_read"   --->   Operation 81 'sext' 'sext_ln1393_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1393_4_cast = sext i16 %sext_ln1393_4_read"   --->   Operation 82 'sext' 'sext_ln1393_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1393_3_cast = sext i16 %sext_ln1393_3_read"   --->   Operation 83 'sext' 'sext_ln1393_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1393_2_cast = sext i16 %sext_ln1393_2_read"   --->   Operation 84 'sext' 'sext_ln1393_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1393_1_cast = sext i16 %sext_ln1393_1_read"   --->   Operation 85 'sext' 'sext_ln1393_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln864_cast = sext i16 %sext_ln864_read"   --->   Operation 86 'sext' 'sext_ln864_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten13"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 90 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [conv_7x7.cpp:46]   --->   Operation 91 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i6 %indvar_flatten13" [conv_7x7.cpp:40]   --->   Operation 92 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.65ns)   --->   "%add_ln46 = add i3 %i_1, i3 1" [conv_7x7.cpp:46]   --->   Operation 93 'add' 'add_ln46' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 94 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.42ns)   --->   "%icmp_ln40 = icmp_eq  i6 %indvar_flatten13_load, i6 36" [conv_7x7.cpp:40]   --->   Operation 95 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (1.82ns)   --->   "%add_ln40_3 = add i6 %indvar_flatten13_load, i6 1" [conv_7x7.cpp:40]   --->   Operation 96 'add' 'add_ln40_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc51.i, void %if.end.i.i.i.i.preheader.exitStub" [conv_7x7.cpp:40]   --->   Operation 97 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [conv_7x7.cpp:42]   --->   Operation 98 'load' 'j_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.13ns)   --->   "%icmp_ln42 = icmp_eq  i3 %j_load, i3 6" [conv_7x7.cpp:42]   --->   Operation 99 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln40)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.98ns)   --->   "%select_ln40 = select i1 %icmp_ln42, i3 0, i3 %j_load" [conv_7x7.cpp:40]   --->   Operation 100 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.98ns)   --->   "%select_ln40_1 = select i1 %icmp_ln42, i3 %add_ln46, i3 %i_1" [conv_7x7.cpp:40]   --->   Operation 101 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (1.65ns)   --->   "%add_ln46_1 = add i3 %i_1, i3 2" [conv_7x7.cpp:46]   --->   Operation 102 'add' 'add_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.98ns)   --->   "%select_ln40_2 = select i1 %icmp_ln42, i3 %add_ln46_1, i3 %add_ln46" [conv_7x7.cpp:40]   --->   Operation 103 'select' 'select_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln40)   --->   "%select_ln40_3 = select i1 %icmp_ln42, i3 3, i3 2" [conv_7x7.cpp:40]   --->   Operation 104 'select' 'select_ln40_3' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (1.65ns) (out node of the LUT)   --->   "%add_ln40 = add i3 %i_1, i3 %select_ln40_3" [conv_7x7.cpp:40]   --->   Operation 105 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln42 = store i6 %add_ln40_3, i6 %indvar_flatten13" [conv_7x7.cpp:42]   --->   Operation 106 'store' 'store_ln42' <Predicate = (!icmp_ln40)> <Delay = 1.58>
ST_1 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln42 = store i3 %select_ln40_1, i3 %i" [conv_7x7.cpp:42]   --->   Operation 107 'store' 'store_ln42' <Predicate = (!icmp_ln40)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.94>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln40_1, i3 0"   --->   Operation 108 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i6 %tmp"   --->   Operation 109 'zext' 'zext_ln1319' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln40_1, i1 0"   --->   Operation 110 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1319_1 = zext i4 %tmp_1"   --->   Operation 111 'zext' 'zext_ln1319_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1319_2 = zext i4 %tmp_1"   --->   Operation 112 'zext' 'zext_ln1319_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.82ns)   --->   "%add_ln1319 = add i7 %zext_ln1319, i7 %zext_ln1319_1"   --->   Operation 113 'add' 'add_ln1319' <Predicate = (!icmp_ln40)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln58 = sub i6 %tmp, i6 %zext_ln1319_2" [conv_7x7.cpp:58]   --->   Operation 114 'sub' 'sub_ln58' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln40_2, i3 0"   --->   Operation 115 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1319_3 = zext i6 %tmp_2"   --->   Operation 116 'zext' 'zext_ln1319_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln40_2, i1 0"   --->   Operation 117 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1319_4 = zext i4 %tmp_3"   --->   Operation 118 'zext' 'zext_ln1319_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (1.82ns)   --->   "%add_ln1319_1 = add i7 %zext_ln1319_3, i7 %zext_ln1319_4"   --->   Operation 119 'add' 'add_ln1319_1' <Predicate = (!icmp_ln40)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln40, i3 0"   --->   Operation 120 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1319_5 = zext i6 %tmp_s"   --->   Operation 121 'zext' 'zext_ln1319_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %add_ln40, i1 0"   --->   Operation 122 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1319_6 = zext i4 %tmp_5"   --->   Operation 123 'zext' 'zext_ln1319_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.82ns)   --->   "%add_ln1319_2 = add i7 %zext_ln1319_5, i7 %zext_ln1319_6"   --->   Operation 124 'add' 'add_ln1319_2' <Predicate = (!icmp_ln40)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i3 %select_ln40_1" [conv_7x7.cpp:40]   --->   Operation 125 'zext' 'zext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.65ns)   --->   "%add_ln40_1 = add i4 %zext_ln40, i4 3" [conv_7x7.cpp:40]   --->   Operation 126 'add' 'add_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (1.73ns)   --->   "%add_ln40_2 = add i4 %zext_ln40, i4 4" [conv_7x7.cpp:40]   --->   Operation 127 'add' 'add_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1319_9 = zext i3 %select_ln40"   --->   Operation 128 'zext' 'zext_ln1319_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1319_10 = zext i3 %select_ln40"   --->   Operation 129 'zext' 'zext_ln1319_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (1.87ns)   --->   "%add_ln1319_5 = add i7 %add_ln1319, i7 %zext_ln1319_10"   --->   Operation 130 'add' 'add_ln1319_5' <Predicate = (!icmp_ln40)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1319_11 = zext i7 %add_ln1319_5"   --->   Operation 131 'zext' 'zext_ln1319_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_11"   --->   Operation 132 'getelementptr' 'conv_in_buf_V_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.87ns)   --->   "%add_ln1319_6 = add i7 %add_ln1319_1, i7 %zext_ln1319_10"   --->   Operation 133 'add' 'add_ln1319_6' <Predicate = (!icmp_ln40)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1319_12 = zext i7 %add_ln1319_6"   --->   Operation 134 'zext' 'zext_ln1319_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_1 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_12"   --->   Operation 135 'getelementptr' 'conv_in_buf_V_0_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (1.87ns)   --->   "%add_ln1319_7 = add i7 %add_ln1319_2, i7 %zext_ln1319_10"   --->   Operation 136 'add' 'add_ln1319_7' <Predicate = (!icmp_ln40)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1319_13 = zext i7 %add_ln1319_7"   --->   Operation 137 'zext' 'zext_ln1319_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_6 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_13"   --->   Operation 138 'getelementptr' 'conv_in_buf_V_0_addr_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln58 = add i6 %sub_ln58, i6 %zext_ln1319_9" [conv_7x7.cpp:58]   --->   Operation 139 'add' 'add_ln58' <Predicate = (!icmp_ln40)> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%j_2_cast = zext i3 %select_ln40" [conv_7x7.cpp:40]   --->   Operation 140 'zext' 'j_2_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 141 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load = load i7 %conv_in_buf_V_0_addr"   --->   Operation 141 'load' 'conv_in_buf_V_0_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 142 [1/1] (1.65ns)   --->   "%add_ln48 = add i3 %select_ln40, i3 1" [conv_7x7.cpp:48]   --->   Operation 142 'add' 'add_ln48' <Predicate = (!icmp_ln40)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1319_16 = zext i3 %add_ln48"   --->   Operation 143 'zext' 'zext_ln1319_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (1.87ns)   --->   "%add_ln1319_10 = add i7 %add_ln1319, i7 %zext_ln1319_16"   --->   Operation 144 'add' 'add_ln1319_10' <Predicate = (!icmp_ln40)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1319_17 = zext i7 %add_ln1319_10"   --->   Operation 145 'zext' 'zext_ln1319_17' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_2 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_17"   --->   Operation 146 'getelementptr' 'conv_in_buf_V_0_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (1.87ns)   --->   "%add_ln1319_11 = add i7 %add_ln1319_1, i7 %zext_ln1319_16"   --->   Operation 147 'add' 'add_ln1319_11' <Predicate = (!icmp_ln40)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1319_18 = zext i7 %add_ln1319_11"   --->   Operation 148 'zext' 'zext_ln1319_18' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_7 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_18"   --->   Operation 149 'getelementptr' 'conv_in_buf_V_0_addr_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.87ns)   --->   "%add_ln1319_12 = add i7 %add_ln1319_2, i7 %zext_ln1319_16"   --->   Operation 150 'add' 'add_ln1319_12' <Predicate = (!icmp_ln40)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1319_19 = zext i7 %add_ln1319_12"   --->   Operation 151 'zext' 'zext_ln1319_19' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_12 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_19"   --->   Operation 152 'getelementptr' 'conv_in_buf_V_0_addr_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 153 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_1 = load i7 %conv_in_buf_V_0_addr_2"   --->   Operation 153 'load' 'conv_in_buf_V_0_load_1' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 154 [1/1] (1.65ns)   --->   "%add_ln48_1 = add i3 %select_ln40, i3 2" [conv_7x7.cpp:48]   --->   Operation 154 'add' 'add_ln48_1' <Predicate = (!icmp_ln40)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1319_22 = zext i3 %add_ln48_1"   --->   Operation 155 'zext' 'zext_ln1319_22' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.87ns)   --->   "%add_ln1319_15 = add i7 %add_ln1319, i7 %zext_ln1319_22"   --->   Operation 156 'add' 'add_ln1319_15' <Predicate = (!icmp_ln40)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1319_23 = zext i7 %add_ln1319_15"   --->   Operation 157 'zext' 'zext_ln1319_23' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_3 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_23"   --->   Operation 158 'getelementptr' 'conv_in_buf_V_0_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (1.87ns)   --->   "%add_ln1319_16 = add i7 %add_ln1319_1, i7 %zext_ln1319_22"   --->   Operation 159 'add' 'add_ln1319_16' <Predicate = (!icmp_ln40)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1319_24 = zext i7 %add_ln1319_16"   --->   Operation 160 'zext' 'zext_ln1319_24' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_8 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_24"   --->   Operation 161 'getelementptr' 'conv_in_buf_V_0_addr_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (1.87ns)   --->   "%add_ln1319_17 = add i7 %add_ln1319_2, i7 %zext_ln1319_22"   --->   Operation 162 'add' 'add_ln1319_17' <Predicate = (!icmp_ln40)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1319_25 = zext i7 %add_ln1319_17"   --->   Operation 163 'zext' 'zext_ln1319_25' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_13 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_25"   --->   Operation 164 'getelementptr' 'conv_in_buf_V_0_addr_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 165 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_2 = load i7 %conv_in_buf_V_0_addr_3"   --->   Operation 165 'load' 'conv_in_buf_V_0_load_2' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 166 [1/1] (1.65ns)   --->   "%add_ln48_2 = add i4 %j_2_cast, i4 3" [conv_7x7.cpp:48]   --->   Operation 166 'add' 'add_ln48_2' <Predicate = (!icmp_ln40)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln1319_28 = zext i4 %add_ln48_2"   --->   Operation 167 'zext' 'zext_ln1319_28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (1.87ns)   --->   "%add_ln1319_20 = add i7 %add_ln1319, i7 %zext_ln1319_28"   --->   Operation 168 'add' 'add_ln1319_20' <Predicate = (!icmp_ln40)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1319_29 = zext i7 %add_ln1319_20"   --->   Operation 169 'zext' 'zext_ln1319_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_4 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_29"   --->   Operation 170 'getelementptr' 'conv_in_buf_V_0_addr_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (1.87ns)   --->   "%add_ln1319_21 = add i7 %add_ln1319_1, i7 %zext_ln1319_28"   --->   Operation 171 'add' 'add_ln1319_21' <Predicate = (!icmp_ln40)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1319_30 = zext i7 %add_ln1319_21"   --->   Operation 172 'zext' 'zext_ln1319_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_9 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_30"   --->   Operation 173 'getelementptr' 'conv_in_buf_V_0_addr_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 174 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_3 = load i7 %conv_in_buf_V_0_addr_4"   --->   Operation 174 'load' 'conv_in_buf_V_0_load_3' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 175 [1/1] (1.73ns)   --->   "%add_ln48_3 = add i4 %j_2_cast, i4 4" [conv_7x7.cpp:48]   --->   Operation 175 'add' 'add_ln48_3' <Predicate = (!icmp_ln40)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1319_34 = zext i4 %add_ln48_3"   --->   Operation 176 'zext' 'zext_ln1319_34' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (1.87ns)   --->   "%add_ln1319_25 = add i7 %add_ln1319, i7 %zext_ln1319_34"   --->   Operation 177 'add' 'add_ln1319_25' <Predicate = (!icmp_ln40)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1319_35 = zext i7 %add_ln1319_25"   --->   Operation 178 'zext' 'zext_ln1319_35' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_5 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_35"   --->   Operation 179 'getelementptr' 'conv_in_buf_V_0_addr_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (1.87ns)   --->   "%add_ln1319_26 = add i7 %add_ln1319_1, i7 %zext_ln1319_34"   --->   Operation 180 'add' 'add_ln1319_26' <Predicate = (!icmp_ln40)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1319_36 = zext i7 %add_ln1319_26"   --->   Operation 181 'zext' 'zext_ln1319_36' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_10 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_36"   --->   Operation 182 'getelementptr' 'conv_in_buf_V_0_addr_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 183 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_4 = load i7 %conv_in_buf_V_0_addr_5"   --->   Operation 183 'load' 'conv_in_buf_V_0_load_4' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 184 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_5 = load i7 %conv_in_buf_V_0_addr_1"   --->   Operation 184 'load' 'conv_in_buf_V_0_load_5' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 185 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_6 = load i7 %conv_in_buf_V_0_addr_7"   --->   Operation 185 'load' 'conv_in_buf_V_0_load_6' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 186 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_7 = load i7 %conv_in_buf_V_0_addr_8"   --->   Operation 186 'load' 'conv_in_buf_V_0_load_7' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 187 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_8 = load i7 %conv_in_buf_V_0_addr_9"   --->   Operation 187 'load' 'conv_in_buf_V_0_load_8' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 188 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_9 = load i7 %conv_in_buf_V_0_addr_10"   --->   Operation 188 'load' 'conv_in_buf_V_0_load_9' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 189 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_10 = load i7 %conv_in_buf_V_0_addr_6"   --->   Operation 189 'load' 'conv_in_buf_V_0_load_10' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 190 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_11 = load i7 %conv_in_buf_V_0_addr_12"   --->   Operation 190 'load' 'conv_in_buf_V_0_load_11' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 191 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_12 = load i7 %conv_in_buf_V_0_addr_13"   --->   Operation 191 'load' 'conv_in_buf_V_0_load_12' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 192 [1/1] (1.58ns)   --->   "%store_ln42 = store i3 %add_ln48, i3 %j" [conv_7x7.cpp:42]   --->   Operation 192 'store' 'store_ln42' <Predicate = (!icmp_ln40)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.99>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln40_1, i3 0"   --->   Operation 193 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln40_1, i1 0"   --->   Operation 194 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1319_7 = zext i5 %tmp_7"   --->   Operation 195 'zext' 'zext_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (1.87ns)   --->   "%add_ln1319_3 = add i7 %tmp_6, i7 %zext_ln1319_7"   --->   Operation 196 'add' 'add_ln1319_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln40_2, i3 0"   --->   Operation 197 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln40_2, i1 0"   --->   Operation 198 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln1319_8 = zext i5 %tmp_9"   --->   Operation 199 'zext' 'zext_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.87ns)   --->   "%add_ln1319_4 = add i7 %tmp_8, i7 %zext_ln1319_8"   --->   Operation 200 'add' 'add_ln1319_4' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (1.87ns)   --->   "%add_ln1319_8 = add i7 %add_ln1319_3, i7 %zext_ln1319_10"   --->   Operation 201 'add' 'add_ln1319_8' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1319_14 = zext i7 %add_ln1319_8"   --->   Operation 202 'zext' 'zext_ln1319_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_11 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_14"   --->   Operation 203 'getelementptr' 'conv_in_buf_V_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (1.87ns)   --->   "%add_ln1319_9 = add i7 %add_ln1319_4, i7 %zext_ln1319_10"   --->   Operation 204 'add' 'add_ln1319_9' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln1319_15 = zext i7 %add_ln1319_9"   --->   Operation 205 'zext' 'zext_ln1319_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_16 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_15"   --->   Operation 206 'getelementptr' 'conv_in_buf_V_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load = load i7 %conv_in_buf_V_0_addr"   --->   Operation 207 'load' 'conv_in_buf_V_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln864_1 = sext i16 %conv_in_buf_V_0_load"   --->   Operation 208 'sext' 'sext_ln864_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864 = mul i29 %sext_ln864_1, i29 %sext_ln864_cast"   --->   Operation 209 'mul' 'mul_ln864' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 210 [1/1] (1.87ns)   --->   "%add_ln1319_13 = add i7 %add_ln1319_3, i7 %zext_ln1319_16"   --->   Operation 210 'add' 'add_ln1319_13' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln1319_20 = zext i7 %add_ln1319_13"   --->   Operation 211 'zext' 'zext_ln1319_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_17 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_20"   --->   Operation 212 'getelementptr' 'conv_in_buf_V_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (1.87ns)   --->   "%add_ln1319_14 = add i7 %add_ln1319_4, i7 %zext_ln1319_16"   --->   Operation 213 'add' 'add_ln1319_14' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1319_21 = zext i7 %add_ln1319_14"   --->   Operation 214 'zext' 'zext_ln1319_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_21 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_21"   --->   Operation 215 'getelementptr' 'conv_in_buf_V_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_1 = load i7 %conv_in_buf_V_0_addr_2"   --->   Operation 216 'load' 'conv_in_buf_V_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 217 [1/1] (1.87ns)   --->   "%add_ln1319_18 = add i7 %add_ln1319_3, i7 %zext_ln1319_22"   --->   Operation 217 'add' 'add_ln1319_18' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln1319_26 = zext i7 %add_ln1319_18"   --->   Operation 218 'zext' 'zext_ln1319_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_18 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_26"   --->   Operation 219 'getelementptr' 'conv_in_buf_V_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (1.87ns)   --->   "%add_ln1319_19 = add i7 %add_ln1319_4, i7 %zext_ln1319_22"   --->   Operation 220 'add' 'add_ln1319_19' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln1319_27 = zext i7 %add_ln1319_19"   --->   Operation 221 'zext' 'zext_ln1319_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_22 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_27"   --->   Operation 222 'getelementptr' 'conv_in_buf_V_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_2 = load i7 %conv_in_buf_V_0_addr_3"   --->   Operation 223 'load' 'conv_in_buf_V_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 224 [1/1] (1.87ns)   --->   "%add_ln1319_22 = add i7 %add_ln1319_2, i7 %zext_ln1319_28"   --->   Operation 224 'add' 'add_ln1319_22' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln1319_31 = zext i7 %add_ln1319_22"   --->   Operation 225 'zext' 'zext_ln1319_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_14 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_31"   --->   Operation 226 'getelementptr' 'conv_in_buf_V_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (1.87ns)   --->   "%add_ln1319_23 = add i7 %add_ln1319_3, i7 %zext_ln1319_28"   --->   Operation 227 'add' 'add_ln1319_23' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln1319_32 = zext i7 %add_ln1319_23"   --->   Operation 228 'zext' 'zext_ln1319_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_19 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_32"   --->   Operation 229 'getelementptr' 'conv_in_buf_V_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (1.87ns)   --->   "%add_ln1319_24 = add i7 %add_ln1319_4, i7 %zext_ln1319_28"   --->   Operation 230 'add' 'add_ln1319_24' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln1319_33 = zext i7 %add_ln1319_24"   --->   Operation 231 'zext' 'zext_ln1319_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_23 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_33"   --->   Operation 232 'getelementptr' 'conv_in_buf_V_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_3 = load i7 %conv_in_buf_V_0_addr_4"   --->   Operation 233 'load' 'conv_in_buf_V_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 234 [1/1] (1.87ns)   --->   "%add_ln1319_27 = add i7 %add_ln1319_2, i7 %zext_ln1319_34"   --->   Operation 234 'add' 'add_ln1319_27' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln1319_37 = zext i7 %add_ln1319_27"   --->   Operation 235 'zext' 'zext_ln1319_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_15 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_37"   --->   Operation 236 'getelementptr' 'conv_in_buf_V_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (1.87ns)   --->   "%add_ln1319_28 = add i7 %add_ln1319_3, i7 %zext_ln1319_34"   --->   Operation 237 'add' 'add_ln1319_28' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln1319_38 = zext i7 %add_ln1319_28"   --->   Operation 238 'zext' 'zext_ln1319_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_20 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_38"   --->   Operation 239 'getelementptr' 'conv_in_buf_V_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (1.87ns)   --->   "%add_ln1319_29 = add i7 %add_ln1319_4, i7 %zext_ln1319_34"   --->   Operation 240 'add' 'add_ln1319_29' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln1319_39 = zext i7 %add_ln1319_29"   --->   Operation 241 'zext' 'zext_ln1319_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr_24 = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln1319_39"   --->   Operation 242 'getelementptr' 'conv_in_buf_V_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_4 = load i7 %conv_in_buf_V_0_addr_5"   --->   Operation 243 'load' 'conv_in_buf_V_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 244 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_5 = load i7 %conv_in_buf_V_0_addr_1"   --->   Operation 244 'load' 'conv_in_buf_V_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 245 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_6 = load i7 %conv_in_buf_V_0_addr_7"   --->   Operation 245 'load' 'conv_in_buf_V_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 246 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_7 = load i7 %conv_in_buf_V_0_addr_8"   --->   Operation 246 'load' 'conv_in_buf_V_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 247 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_8 = load i7 %conv_in_buf_V_0_addr_9"   --->   Operation 247 'load' 'conv_in_buf_V_0_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 248 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_9 = load i7 %conv_in_buf_V_0_addr_10"   --->   Operation 248 'load' 'conv_in_buf_V_0_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 249 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_10 = load i7 %conv_in_buf_V_0_addr_6"   --->   Operation 249 'load' 'conv_in_buf_V_0_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 250 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_11 = load i7 %conv_in_buf_V_0_addr_12"   --->   Operation 250 'load' 'conv_in_buf_V_0_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 251 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_12 = load i7 %conv_in_buf_V_0_addr_13"   --->   Operation 251 'load' 'conv_in_buf_V_0_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 252 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_13 = load i7 %conv_in_buf_V_0_addr_14"   --->   Operation 252 'load' 'conv_in_buf_V_0_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 253 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_14 = load i7 %conv_in_buf_V_0_addr_15"   --->   Operation 253 'load' 'conv_in_buf_V_0_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 254 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_15 = load i7 %conv_in_buf_V_0_addr_11"   --->   Operation 254 'load' 'conv_in_buf_V_0_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 255 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_16 = load i7 %conv_in_buf_V_0_addr_17"   --->   Operation 255 'load' 'conv_in_buf_V_0_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 256 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_17 = load i7 %conv_in_buf_V_0_addr_18"   --->   Operation 256 'load' 'conv_in_buf_V_0_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 257 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_18 = load i7 %conv_in_buf_V_0_addr_19"   --->   Operation 257 'load' 'conv_in_buf_V_0_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 258 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_19 = load i7 %conv_in_buf_V_0_addr_20"   --->   Operation 258 'load' 'conv_in_buf_V_0_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 259 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_20 = load i7 %conv_in_buf_V_0_addr_16"   --->   Operation 259 'load' 'conv_in_buf_V_0_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 260 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_21 = load i7 %conv_in_buf_V_0_addr_21"   --->   Operation 260 'load' 'conv_in_buf_V_0_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 261 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_22 = load i7 %conv_in_buf_V_0_addr_22"   --->   Operation 261 'load' 'conv_in_buf_V_0_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 262 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_23 = load i7 %conv_in_buf_V_0_addr_23"   --->   Operation 262 'load' 'conv_in_buf_V_0_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 263 [2/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_24 = load i7 %conv_in_buf_V_0_addr_24"   --->   Operation 263 'load' 'conv_in_buf_V_0_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 264 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864 = mul i29 %sext_ln864_1, i29 %sext_ln864_cast"   --->   Operation 264 'mul' 'mul_ln864' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln1393 = sext i16 %conv_in_buf_V_0_load_1"   --->   Operation 265 'sext' 'sext_ln1393' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393)   --->   "%mul_ln1393 = mul i29 %sext_ln1393, i29 %sext_ln1393_1_cast"   --->   Operation 266 'mul' 'mul_ln1393' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 267 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_13 = load i7 %conv_in_buf_V_0_addr_14"   --->   Operation 267 'load' 'conv_in_buf_V_0_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_4 : Operation 268 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_14 = load i7 %conv_in_buf_V_0_addr_15"   --->   Operation 268 'load' 'conv_in_buf_V_0_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_4 : Operation 269 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_15 = load i7 %conv_in_buf_V_0_addr_11"   --->   Operation 269 'load' 'conv_in_buf_V_0_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_4 : Operation 270 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_16 = load i7 %conv_in_buf_V_0_addr_17"   --->   Operation 270 'load' 'conv_in_buf_V_0_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_4 : Operation 271 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_17 = load i7 %conv_in_buf_V_0_addr_18"   --->   Operation 271 'load' 'conv_in_buf_V_0_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_4 : Operation 272 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_18 = load i7 %conv_in_buf_V_0_addr_19"   --->   Operation 272 'load' 'conv_in_buf_V_0_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_4 : Operation 273 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_19 = load i7 %conv_in_buf_V_0_addr_20"   --->   Operation 273 'load' 'conv_in_buf_V_0_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_4 : Operation 274 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_20 = load i7 %conv_in_buf_V_0_addr_16"   --->   Operation 274 'load' 'conv_in_buf_V_0_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_4 : Operation 275 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_21 = load i7 %conv_in_buf_V_0_addr_21"   --->   Operation 275 'load' 'conv_in_buf_V_0_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_4 : Operation 276 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_22 = load i7 %conv_in_buf_V_0_addr_22"   --->   Operation 276 'load' 'conv_in_buf_V_0_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_4 : Operation 277 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_23 = load i7 %conv_in_buf_V_0_addr_23"   --->   Operation 277 'load' 'conv_in_buf_V_0_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_4 : Operation 278 [1/2] (3.25ns)   --->   "%conv_in_buf_V_0_load_24 = load i7 %conv_in_buf_V_0_addr_24"   --->   Operation 278 'load' 'conv_in_buf_V_0_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 279 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864 = mul i29 %sext_ln864_1, i29 %sext_ln864_cast"   --->   Operation 279 'mul' 'mul_ln864' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 280 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393)   --->   "%mul_ln1393 = mul i29 %sext_ln1393, i29 %sext_ln1393_1_cast"   --->   Operation 280 'mul' 'mul_ln1393' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1393_25 = sext i16 %conv_in_buf_V_0_load_2"   --->   Operation 281 'sext' 'sext_ln1393_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_1)   --->   "%mul_ln1393_1 = mul i29 %sext_ln1393_25, i29 %sext_ln1393_2_cast"   --->   Operation 282 'mul' 'mul_ln1393_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.10>
ST_6 : Operation 283 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln864 = mul i29 %sext_ln864_1, i29 %sext_ln864_cast"   --->   Operation 283 'mul' 'mul_ln864' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 284 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393)   --->   "%mul_ln1393 = mul i29 %sext_ln1393, i29 %sext_ln1393_1_cast"   --->   Operation 284 'mul' 'mul_ln1393' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864, i32 13, i32 28"   --->   Operation 285 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_10, i13 0"   --->   Operation 286 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 287 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393 = add i29 %shl_ln2, i29 %mul_ln1393"   --->   Operation 287 'add' 'add_ln1393' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 288 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_1)   --->   "%mul_ln1393_1 = mul i29 %sext_ln1393_25, i29 %sext_ln1393_2_cast"   --->   Operation 288 'mul' 'mul_ln1393_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1393_26 = sext i16 %conv_in_buf_V_0_load_3"   --->   Operation 289 'sext' 'sext_ln1393_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 290 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_2)   --->   "%mul_ln1393_2 = mul i29 %sext_ln1393_26, i29 %sext_ln1393_3_cast"   --->   Operation 290 'mul' 'mul_ln1393_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 291 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393 = add i29 %shl_ln2, i29 %mul_ln1393"   --->   Operation 291 'add' 'add_ln1393' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 292 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_1)   --->   "%mul_ln1393_1 = mul i29 %sext_ln1393_25, i29 %sext_ln1393_2_cast"   --->   Operation 292 'mul' 'mul_ln1393_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393, i32 13, i32 28"   --->   Operation 293 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%shl_ln884_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_11, i13 0"   --->   Operation 294 'bitconcatenate' 'shl_ln884_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 295 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_1 = add i29 %shl_ln884_1, i29 %mul_ln1393_1"   --->   Operation 295 'add' 'add_ln1393_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 296 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_2)   --->   "%mul_ln1393_2 = mul i29 %sext_ln1393_26, i29 %sext_ln1393_3_cast"   --->   Operation 296 'mul' 'mul_ln1393_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln1393_27 = sext i16 %conv_in_buf_V_0_load_4"   --->   Operation 297 'sext' 'sext_ln1393_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 298 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_3)   --->   "%mul_ln1393_3 = mul i29 %sext_ln1393_27, i29 %sext_ln1393_4_cast"   --->   Operation 298 'mul' 'mul_ln1393_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.20>
ST_8 : Operation 299 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_1 = add i29 %shl_ln884_1, i29 %mul_ln1393_1"   --->   Operation 299 'add' 'add_ln1393_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 300 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_2)   --->   "%mul_ln1393_2 = mul i29 %sext_ln1393_26, i29 %sext_ln1393_3_cast"   --->   Operation 300 'mul' 'mul_ln1393_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_1, i32 13, i32 28"   --->   Operation 301 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%shl_ln884_2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_12, i13 0"   --->   Operation 302 'bitconcatenate' 'shl_ln884_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 303 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_2 = add i29 %shl_ln884_2, i29 %mul_ln1393_2"   --->   Operation 303 'add' 'add_ln1393_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 304 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_3)   --->   "%mul_ln1393_3 = mul i29 %sext_ln1393_27, i29 %sext_ln1393_4_cast"   --->   Operation 304 'mul' 'mul_ln1393_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln1393_28 = sext i16 %conv_in_buf_V_0_load_5"   --->   Operation 305 'sext' 'sext_ln1393_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 306 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_4)   --->   "%mul_ln1393_4 = mul i29 %sext_ln1393_28, i29 %sext_ln1393_5_cast"   --->   Operation 306 'mul' 'mul_ln1393_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.20>
ST_9 : Operation 307 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_2 = add i29 %shl_ln884_2, i29 %mul_ln1393_2"   --->   Operation 307 'add' 'add_ln1393_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 308 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_3)   --->   "%mul_ln1393_3 = mul i29 %sext_ln1393_27, i29 %sext_ln1393_4_cast"   --->   Operation 308 'mul' 'mul_ln1393_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_2, i32 13, i32 28"   --->   Operation 309 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%shl_ln884_3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_13, i13 0"   --->   Operation 310 'bitconcatenate' 'shl_ln884_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 311 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_3 = add i29 %shl_ln884_3, i29 %mul_ln1393_3"   --->   Operation 311 'add' 'add_ln1393_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 312 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_4)   --->   "%mul_ln1393_4 = mul i29 %sext_ln1393_28, i29 %sext_ln1393_5_cast"   --->   Operation 312 'mul' 'mul_ln1393_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1393_29 = sext i16 %conv_in_buf_V_0_load_6"   --->   Operation 313 'sext' 'sext_ln1393_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 314 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_5)   --->   "%mul_ln1393_5 = mul i29 %sext_ln1393_29, i29 %sext_ln1393_6_cast"   --->   Operation 314 'mul' 'mul_ln1393_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.20>
ST_10 : Operation 315 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_3 = add i29 %shl_ln884_3, i29 %mul_ln1393_3"   --->   Operation 315 'add' 'add_ln1393_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 316 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_4)   --->   "%mul_ln1393_4 = mul i29 %sext_ln1393_28, i29 %sext_ln1393_5_cast"   --->   Operation 316 'mul' 'mul_ln1393_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_3, i32 13, i32 28"   --->   Operation 317 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%shl_ln884_4 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_14, i13 0"   --->   Operation 318 'bitconcatenate' 'shl_ln884_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 319 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_4 = add i29 %shl_ln884_4, i29 %mul_ln1393_4"   --->   Operation 319 'add' 'add_ln1393_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 320 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_5)   --->   "%mul_ln1393_5 = mul i29 %sext_ln1393_29, i29 %sext_ln1393_6_cast"   --->   Operation 320 'mul' 'mul_ln1393_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1393_30 = sext i16 %conv_in_buf_V_0_load_7"   --->   Operation 321 'sext' 'sext_ln1393_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 322 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_6)   --->   "%mul_ln1393_6 = mul i29 %sext_ln1393_30, i29 %sext_ln1393_7_cast"   --->   Operation 322 'mul' 'mul_ln1393_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 4.20>
ST_11 : Operation 323 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_4 = add i29 %shl_ln884_4, i29 %mul_ln1393_4"   --->   Operation 323 'add' 'add_ln1393_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 324 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_5)   --->   "%mul_ln1393_5 = mul i29 %sext_ln1393_29, i29 %sext_ln1393_6_cast"   --->   Operation 324 'mul' 'mul_ln1393_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_4, i32 13, i32 28"   --->   Operation 325 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%shl_ln884_5 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_15, i13 0"   --->   Operation 326 'bitconcatenate' 'shl_ln884_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 327 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_5 = add i29 %shl_ln884_5, i29 %mul_ln1393_5"   --->   Operation 327 'add' 'add_ln1393_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 328 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_6)   --->   "%mul_ln1393_6 = mul i29 %sext_ln1393_30, i29 %sext_ln1393_7_cast"   --->   Operation 328 'mul' 'mul_ln1393_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1393_31 = sext i16 %conv_in_buf_V_0_load_8"   --->   Operation 329 'sext' 'sext_ln1393_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 330 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_7)   --->   "%mul_ln1393_7 = mul i29 %sext_ln1393_31, i29 %sext_ln1393_8_cast"   --->   Operation 330 'mul' 'mul_ln1393_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 4.20>
ST_12 : Operation 331 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_5 = add i29 %shl_ln884_5, i29 %mul_ln1393_5"   --->   Operation 331 'add' 'add_ln1393_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 332 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_6)   --->   "%mul_ln1393_6 = mul i29 %sext_ln1393_30, i29 %sext_ln1393_7_cast"   --->   Operation 332 'mul' 'mul_ln1393_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_5, i32 13, i32 28"   --->   Operation 333 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%shl_ln884_6 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_16, i13 0"   --->   Operation 334 'bitconcatenate' 'shl_ln884_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 335 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_6 = add i29 %shl_ln884_6, i29 %mul_ln1393_6"   --->   Operation 335 'add' 'add_ln1393_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 336 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_7)   --->   "%mul_ln1393_7 = mul i29 %sext_ln1393_31, i29 %sext_ln1393_8_cast"   --->   Operation 336 'mul' 'mul_ln1393_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln1393_32 = sext i16 %conv_in_buf_V_0_load_9"   --->   Operation 337 'sext' 'sext_ln1393_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 338 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_8)   --->   "%mul_ln1393_8 = mul i29 %sext_ln1393_32, i29 %sext_ln1393_9_cast"   --->   Operation 338 'mul' 'mul_ln1393_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 4.20>
ST_13 : Operation 339 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_6 = add i29 %shl_ln884_6, i29 %mul_ln1393_6"   --->   Operation 339 'add' 'add_ln1393_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 340 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_7)   --->   "%mul_ln1393_7 = mul i29 %sext_ln1393_31, i29 %sext_ln1393_8_cast"   --->   Operation 340 'mul' 'mul_ln1393_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_6, i32 13, i32 28"   --->   Operation 341 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 342 [1/1] (0.00ns)   --->   "%shl_ln884_7 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_17, i13 0"   --->   Operation 342 'bitconcatenate' 'shl_ln884_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 343 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_7 = add i29 %shl_ln884_7, i29 %mul_ln1393_7"   --->   Operation 343 'add' 'add_ln1393_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 344 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_8)   --->   "%mul_ln1393_8 = mul i29 %sext_ln1393_32, i29 %sext_ln1393_9_cast"   --->   Operation 344 'mul' 'mul_ln1393_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln1393_33 = sext i16 %conv_in_buf_V_0_load_10"   --->   Operation 345 'sext' 'sext_ln1393_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 346 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_9)   --->   "%mul_ln1393_9 = mul i29 %sext_ln1393_33, i29 %sext_ln1393_10_cast"   --->   Operation 346 'mul' 'mul_ln1393_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 4.20>
ST_14 : Operation 347 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_7 = add i29 %shl_ln884_7, i29 %mul_ln1393_7"   --->   Operation 347 'add' 'add_ln1393_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 348 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_8)   --->   "%mul_ln1393_8 = mul i29 %sext_ln1393_32, i29 %sext_ln1393_9_cast"   --->   Operation 348 'mul' 'mul_ln1393_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_7, i32 13, i32 28"   --->   Operation 349 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 350 [1/1] (0.00ns)   --->   "%shl_ln884_8 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_18, i13 0"   --->   Operation 350 'bitconcatenate' 'shl_ln884_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 351 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_8 = add i29 %shl_ln884_8, i29 %mul_ln1393_8"   --->   Operation 351 'add' 'add_ln1393_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 352 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_9)   --->   "%mul_ln1393_9 = mul i29 %sext_ln1393_33, i29 %sext_ln1393_10_cast"   --->   Operation 352 'mul' 'mul_ln1393_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln1393_34 = sext i16 %conv_in_buf_V_0_load_11"   --->   Operation 353 'sext' 'sext_ln1393_34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 354 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_10)   --->   "%mul_ln1393_10 = mul i29 %sext_ln1393_34, i29 %sext_ln1393_11_cast"   --->   Operation 354 'mul' 'mul_ln1393_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 4.20>
ST_15 : Operation 355 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_8 = add i29 %shl_ln884_8, i29 %mul_ln1393_8"   --->   Operation 355 'add' 'add_ln1393_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 356 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_9)   --->   "%mul_ln1393_9 = mul i29 %sext_ln1393_33, i29 %sext_ln1393_10_cast"   --->   Operation 356 'mul' 'mul_ln1393_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_8, i32 13, i32 28"   --->   Operation 357 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 358 [1/1] (0.00ns)   --->   "%shl_ln884_9 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_19, i13 0"   --->   Operation 358 'bitconcatenate' 'shl_ln884_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 359 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_9 = add i29 %shl_ln884_9, i29 %mul_ln1393_9"   --->   Operation 359 'add' 'add_ln1393_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 360 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_10)   --->   "%mul_ln1393_10 = mul i29 %sext_ln1393_34, i29 %sext_ln1393_11_cast"   --->   Operation 360 'mul' 'mul_ln1393_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln1393_35 = sext i16 %conv_in_buf_V_0_load_12"   --->   Operation 361 'sext' 'sext_ln1393_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 362 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_11)   --->   "%mul_ln1393_11 = mul i29 %sext_ln1393_35, i29 %sext_ln1393_12_cast"   --->   Operation 362 'mul' 'mul_ln1393_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 4.20>
ST_16 : Operation 363 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_9 = add i29 %shl_ln884_9, i29 %mul_ln1393_9"   --->   Operation 363 'add' 'add_ln1393_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 364 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_10)   --->   "%mul_ln1393_10 = mul i29 %sext_ln1393_34, i29 %sext_ln1393_11_cast"   --->   Operation 364 'mul' 'mul_ln1393_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_9, i32 13, i32 28"   --->   Operation 365 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 366 [1/1] (0.00ns)   --->   "%shl_ln884_s = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_20, i13 0"   --->   Operation 366 'bitconcatenate' 'shl_ln884_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 367 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_10 = add i29 %shl_ln884_s, i29 %mul_ln1393_10"   --->   Operation 367 'add' 'add_ln1393_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 368 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_11)   --->   "%mul_ln1393_11 = mul i29 %sext_ln1393_35, i29 %sext_ln1393_12_cast"   --->   Operation 368 'mul' 'mul_ln1393_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1393_36 = sext i16 %conv_in_buf_V_0_load_13"   --->   Operation 369 'sext' 'sext_ln1393_36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 370 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_12)   --->   "%mul_ln1393_12 = mul i29 %sext_ln1393_36, i29 %sext_ln1393_13_cast"   --->   Operation 370 'mul' 'mul_ln1393_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 4.20>
ST_17 : Operation 371 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_10 = add i29 %shl_ln884_s, i29 %mul_ln1393_10"   --->   Operation 371 'add' 'add_ln1393_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 372 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_11)   --->   "%mul_ln1393_11 = mul i29 %sext_ln1393_35, i29 %sext_ln1393_12_cast"   --->   Operation 372 'mul' 'mul_ln1393_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_10, i32 13, i32 28"   --->   Operation 373 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 374 [1/1] (0.00ns)   --->   "%shl_ln884_10 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_21, i13 0"   --->   Operation 374 'bitconcatenate' 'shl_ln884_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 375 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_11 = add i29 %shl_ln884_10, i29 %mul_ln1393_11"   --->   Operation 375 'add' 'add_ln1393_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 376 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_12)   --->   "%mul_ln1393_12 = mul i29 %sext_ln1393_36, i29 %sext_ln1393_13_cast"   --->   Operation 376 'mul' 'mul_ln1393_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1393_37 = sext i16 %conv_in_buf_V_0_load_14"   --->   Operation 377 'sext' 'sext_ln1393_37' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 378 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_13)   --->   "%mul_ln1393_13 = mul i29 %sext_ln1393_37, i29 %sext_ln1393_14_cast"   --->   Operation 378 'mul' 'mul_ln1393_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 4.20>
ST_18 : Operation 379 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_11 = add i29 %shl_ln884_10, i29 %mul_ln1393_11"   --->   Operation 379 'add' 'add_ln1393_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 380 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_12)   --->   "%mul_ln1393_12 = mul i29 %sext_ln1393_36, i29 %sext_ln1393_13_cast"   --->   Operation 380 'mul' 'mul_ln1393_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_11, i32 13, i32 28"   --->   Operation 381 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 382 [1/1] (0.00ns)   --->   "%shl_ln884_11 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_22, i13 0"   --->   Operation 382 'bitconcatenate' 'shl_ln884_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 383 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_12 = add i29 %shl_ln884_11, i29 %mul_ln1393_12"   --->   Operation 383 'add' 'add_ln1393_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 384 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_13)   --->   "%mul_ln1393_13 = mul i29 %sext_ln1393_37, i29 %sext_ln1393_14_cast"   --->   Operation 384 'mul' 'mul_ln1393_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln1393_38 = sext i16 %conv_in_buf_V_0_load_15"   --->   Operation 385 'sext' 'sext_ln1393_38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 386 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_14)   --->   "%mul_ln1393_14 = mul i29 %sext_ln1393_38, i29 %sext_ln1393_15_cast"   --->   Operation 386 'mul' 'mul_ln1393_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 4.20>
ST_19 : Operation 387 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_12 = add i29 %shl_ln884_11, i29 %mul_ln1393_12"   --->   Operation 387 'add' 'add_ln1393_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 388 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_13)   --->   "%mul_ln1393_13 = mul i29 %sext_ln1393_37, i29 %sext_ln1393_14_cast"   --->   Operation 388 'mul' 'mul_ln1393_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_12, i32 13, i32 28"   --->   Operation 389 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 390 [1/1] (0.00ns)   --->   "%shl_ln884_12 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_23, i13 0"   --->   Operation 390 'bitconcatenate' 'shl_ln884_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 391 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_13 = add i29 %shl_ln884_12, i29 %mul_ln1393_13"   --->   Operation 391 'add' 'add_ln1393_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 392 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_14)   --->   "%mul_ln1393_14 = mul i29 %sext_ln1393_38, i29 %sext_ln1393_15_cast"   --->   Operation 392 'mul' 'mul_ln1393_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1393_39 = sext i16 %conv_in_buf_V_0_load_16"   --->   Operation 393 'sext' 'sext_ln1393_39' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 394 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_15)   --->   "%mul_ln1393_15 = mul i29 %sext_ln1393_39, i29 %sext_ln1393_16_cast"   --->   Operation 394 'mul' 'mul_ln1393_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 4.20>
ST_20 : Operation 395 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_13 = add i29 %shl_ln884_12, i29 %mul_ln1393_13"   --->   Operation 395 'add' 'add_ln1393_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 396 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_14)   --->   "%mul_ln1393_14 = mul i29 %sext_ln1393_38, i29 %sext_ln1393_15_cast"   --->   Operation 396 'mul' 'mul_ln1393_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_13, i32 13, i32 28"   --->   Operation 397 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 398 [1/1] (0.00ns)   --->   "%shl_ln884_13 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_24, i13 0"   --->   Operation 398 'bitconcatenate' 'shl_ln884_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 399 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_14 = add i29 %shl_ln884_13, i29 %mul_ln1393_14"   --->   Operation 399 'add' 'add_ln1393_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 400 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_15)   --->   "%mul_ln1393_15 = mul i29 %sext_ln1393_39, i29 %sext_ln1393_16_cast"   --->   Operation 400 'mul' 'mul_ln1393_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln1393_40 = sext i16 %conv_in_buf_V_0_load_17"   --->   Operation 401 'sext' 'sext_ln1393_40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 402 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_16)   --->   "%mul_ln1393_16 = mul i29 %sext_ln1393_40, i29 %sext_ln1393_17_cast"   --->   Operation 402 'mul' 'mul_ln1393_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 4.20>
ST_21 : Operation 403 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_14 = add i29 %shl_ln884_13, i29 %mul_ln1393_14"   --->   Operation 403 'add' 'add_ln1393_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 404 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_15)   --->   "%mul_ln1393_15 = mul i29 %sext_ln1393_39, i29 %sext_ln1393_16_cast"   --->   Operation 404 'mul' 'mul_ln1393_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_14, i32 13, i32 28"   --->   Operation 405 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 406 [1/1] (0.00ns)   --->   "%shl_ln884_14 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_25, i13 0"   --->   Operation 406 'bitconcatenate' 'shl_ln884_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 407 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_15 = add i29 %shl_ln884_14, i29 %mul_ln1393_15"   --->   Operation 407 'add' 'add_ln1393_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 408 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_16)   --->   "%mul_ln1393_16 = mul i29 %sext_ln1393_40, i29 %sext_ln1393_17_cast"   --->   Operation 408 'mul' 'mul_ln1393_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln1393_41 = sext i16 %conv_in_buf_V_0_load_18"   --->   Operation 409 'sext' 'sext_ln1393_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 410 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_17)   --->   "%mul_ln1393_17 = mul i29 %sext_ln1393_41, i29 %sext_ln1393_18_cast"   --->   Operation 410 'mul' 'mul_ln1393_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 4.20>
ST_22 : Operation 411 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_15 = add i29 %shl_ln884_14, i29 %mul_ln1393_15"   --->   Operation 411 'add' 'add_ln1393_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 412 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_16)   --->   "%mul_ln1393_16 = mul i29 %sext_ln1393_40, i29 %sext_ln1393_17_cast"   --->   Operation 412 'mul' 'mul_ln1393_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_15, i32 13, i32 28"   --->   Operation 413 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 414 [1/1] (0.00ns)   --->   "%shl_ln884_15 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_26, i13 0"   --->   Operation 414 'bitconcatenate' 'shl_ln884_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 415 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_16 = add i29 %shl_ln884_15, i29 %mul_ln1393_16"   --->   Operation 415 'add' 'add_ln1393_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 416 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_17)   --->   "%mul_ln1393_17 = mul i29 %sext_ln1393_41, i29 %sext_ln1393_18_cast"   --->   Operation 416 'mul' 'mul_ln1393_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln1393_42 = sext i16 %conv_in_buf_V_0_load_19"   --->   Operation 417 'sext' 'sext_ln1393_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 418 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_18)   --->   "%mul_ln1393_18 = mul i29 %sext_ln1393_42, i29 %sext_ln1393_19_cast"   --->   Operation 418 'mul' 'mul_ln1393_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 4.20>
ST_23 : Operation 419 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_16 = add i29 %shl_ln884_15, i29 %mul_ln1393_16"   --->   Operation 419 'add' 'add_ln1393_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 420 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_17)   --->   "%mul_ln1393_17 = mul i29 %sext_ln1393_41, i29 %sext_ln1393_18_cast"   --->   Operation 420 'mul' 'mul_ln1393_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_16, i32 13, i32 28"   --->   Operation 421 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 422 [1/1] (0.00ns)   --->   "%shl_ln884_16 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_27, i13 0"   --->   Operation 422 'bitconcatenate' 'shl_ln884_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 423 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_17 = add i29 %shl_ln884_16, i29 %mul_ln1393_17"   --->   Operation 423 'add' 'add_ln1393_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 424 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_18)   --->   "%mul_ln1393_18 = mul i29 %sext_ln1393_42, i29 %sext_ln1393_19_cast"   --->   Operation 424 'mul' 'mul_ln1393_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln1393_43 = sext i16 %conv_in_buf_V_0_load_20"   --->   Operation 425 'sext' 'sext_ln1393_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 426 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_19)   --->   "%mul_ln1393_19 = mul i29 %sext_ln1393_43, i29 %sext_ln1393_20_cast"   --->   Operation 426 'mul' 'mul_ln1393_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 4.20>
ST_24 : Operation 427 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_17 = add i29 %shl_ln884_16, i29 %mul_ln1393_17"   --->   Operation 427 'add' 'add_ln1393_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 428 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_18)   --->   "%mul_ln1393_18 = mul i29 %sext_ln1393_42, i29 %sext_ln1393_19_cast"   --->   Operation 428 'mul' 'mul_ln1393_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_17, i32 13, i32 28"   --->   Operation 429 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 430 [1/1] (0.00ns)   --->   "%shl_ln884_17 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_28, i13 0"   --->   Operation 430 'bitconcatenate' 'shl_ln884_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 431 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_18 = add i29 %shl_ln884_17, i29 %mul_ln1393_18"   --->   Operation 431 'add' 'add_ln1393_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 432 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_19)   --->   "%mul_ln1393_19 = mul i29 %sext_ln1393_43, i29 %sext_ln1393_20_cast"   --->   Operation 432 'mul' 'mul_ln1393_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln1393_44 = sext i16 %conv_in_buf_V_0_load_21"   --->   Operation 433 'sext' 'sext_ln1393_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 434 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_20)   --->   "%mul_ln1393_20 = mul i29 %sext_ln1393_44, i29 %sext_ln1393_21_cast"   --->   Operation 434 'mul' 'mul_ln1393_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 4.20>
ST_25 : Operation 435 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_18 = add i29 %shl_ln884_17, i29 %mul_ln1393_18"   --->   Operation 435 'add' 'add_ln1393_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 436 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_19)   --->   "%mul_ln1393_19 = mul i29 %sext_ln1393_43, i29 %sext_ln1393_20_cast"   --->   Operation 436 'mul' 'mul_ln1393_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_18, i32 13, i32 28"   --->   Operation 437 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 438 [1/1] (0.00ns)   --->   "%shl_ln884_18 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_29, i13 0"   --->   Operation 438 'bitconcatenate' 'shl_ln884_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 439 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_19 = add i29 %shl_ln884_18, i29 %mul_ln1393_19"   --->   Operation 439 'add' 'add_ln1393_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 440 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_20)   --->   "%mul_ln1393_20 = mul i29 %sext_ln1393_44, i29 %sext_ln1393_21_cast"   --->   Operation 440 'mul' 'mul_ln1393_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln1393_45 = sext i16 %conv_in_buf_V_0_load_22"   --->   Operation 441 'sext' 'sext_ln1393_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 442 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_21)   --->   "%mul_ln1393_21 = mul i29 %sext_ln1393_45, i29 %sext_ln1393_22_cast"   --->   Operation 442 'mul' 'mul_ln1393_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 4.20>
ST_26 : Operation 443 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_19 = add i29 %shl_ln884_18, i29 %mul_ln1393_19"   --->   Operation 443 'add' 'add_ln1393_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 444 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_20)   --->   "%mul_ln1393_20 = mul i29 %sext_ln1393_44, i29 %sext_ln1393_21_cast"   --->   Operation 444 'mul' 'mul_ln1393_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_19, i32 13, i32 28"   --->   Operation 445 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 446 [1/1] (0.00ns)   --->   "%shl_ln884_19 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_30, i13 0"   --->   Operation 446 'bitconcatenate' 'shl_ln884_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 447 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_20 = add i29 %shl_ln884_19, i29 %mul_ln1393_20"   --->   Operation 447 'add' 'add_ln1393_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 448 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_21)   --->   "%mul_ln1393_21 = mul i29 %sext_ln1393_45, i29 %sext_ln1393_22_cast"   --->   Operation 448 'mul' 'mul_ln1393_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln1393_46 = sext i16 %conv_in_buf_V_0_load_23"   --->   Operation 449 'sext' 'sext_ln1393_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 450 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_22)   --->   "%mul_ln1393_22 = mul i29 %sext_ln1393_46, i29 %sext_ln1393_23_cast"   --->   Operation 450 'mul' 'mul_ln1393_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 4.20>
ST_27 : Operation 451 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_20 = add i29 %shl_ln884_19, i29 %mul_ln1393_20"   --->   Operation 451 'add' 'add_ln1393_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 452 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_21)   --->   "%mul_ln1393_21 = mul i29 %sext_ln1393_45, i29 %sext_ln1393_22_cast"   --->   Operation 452 'mul' 'mul_ln1393_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_20, i32 13, i32 28"   --->   Operation 453 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 454 [1/1] (0.00ns)   --->   "%shl_ln884_20 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_31, i13 0"   --->   Operation 454 'bitconcatenate' 'shl_ln884_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 455 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_21 = add i29 %shl_ln884_20, i29 %mul_ln1393_21"   --->   Operation 455 'add' 'add_ln1393_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 456 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_22)   --->   "%mul_ln1393_22 = mul i29 %sext_ln1393_46, i29 %sext_ln1393_23_cast"   --->   Operation 456 'mul' 'mul_ln1393_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln1393_47 = sext i16 %conv_in_buf_V_0_load_24"   --->   Operation 457 'sext' 'sext_ln1393_47' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 458 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_23)   --->   "%mul_ln1393_23 = mul i29 %sext_ln1393_47, i29 %sext_ln1393_24_cast"   --->   Operation 458 'mul' 'mul_ln1393_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 4.20>
ST_28 : Operation 459 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_21 = add i29 %shl_ln884_20, i29 %mul_ln1393_21"   --->   Operation 459 'add' 'add_ln1393_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 460 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_22)   --->   "%mul_ln1393_22 = mul i29 %sext_ln1393_46, i29 %sext_ln1393_23_cast"   --->   Operation 460 'mul' 'mul_ln1393_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_21, i32 13, i32 28"   --->   Operation 461 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 462 [1/1] (0.00ns)   --->   "%shl_ln884_21 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_32, i13 0"   --->   Operation 462 'bitconcatenate' 'shl_ln884_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 463 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_22 = add i29 %shl_ln884_21, i29 %mul_ln1393_22"   --->   Operation 463 'add' 'add_ln1393_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 464 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_23)   --->   "%mul_ln1393_23 = mul i29 %sext_ln1393_47, i29 %sext_ln1393_24_cast"   --->   Operation 464 'mul' 'mul_ln1393_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 4.20>
ST_29 : Operation 465 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_22 = add i29 %shl_ln884_21, i29 %mul_ln1393_22"   --->   Operation 465 'add' 'add_ln1393_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 466 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_23)   --->   "%mul_ln1393_23 = mul i29 %sext_ln1393_47, i29 %sext_ln1393_24_cast"   --->   Operation 466 'mul' 'mul_ln1393_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_22, i32 13, i32 28"   --->   Operation 467 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 468 [1/1] (0.00ns)   --->   "%shl_ln884_22 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_33, i13 0"   --->   Operation 468 'bitconcatenate' 'shl_ln884_22' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 469 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_23 = add i29 %shl_ln884_22, i29 %mul_ln1393_23"   --->   Operation 469 'add' 'add_ln1393_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 483 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 483 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 5.28>
ST_30 : Operation 470 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_23 = add i29 %shl_ln884_22, i29 %mul_ln1393_23"   --->   Operation 470 'add' 'add_ln1393_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln864_s = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_23, i32 13, i32 28"   --->   Operation 471 'partselect' 'trunc_ln864_s' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %add_ln1393_23, i32 13, i32 27"   --->   Operation 472 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 473 [1/1] (2.42ns)   --->   "%icmp_ln1695 = icmp_sgt  i16 %trunc_ln864_s, i16 0"   --->   Operation 473 'icmp' 'icmp_ln1695' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 474 [1/1] (0.75ns)   --->   "%select_ln58 = select i1 %icmp_ln1695, i15 %trunc_ln6, i15 0" [conv_7x7.cpp:58]   --->   Operation 474 'select' 'select_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.32>
ST_31 : Operation 475 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_2_VITIS_LOOP_42_3_str"   --->   Operation 475 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 476 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 476 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 477 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 477 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i6 %add_ln58" [conv_7x7.cpp:58]   --->   Operation 478 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 479 [1/1] (0.00ns)   --->   "%conv_out_buf_V_0_addr_1 = getelementptr i15 %conv_out_buf_V_0, i64 0, i64 %zext_ln58" [conv_7x7.cpp:58]   --->   Operation 479 'getelementptr' 'conv_out_buf_V_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 480 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [conv_7x7.cpp:42]   --->   Operation 480 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 481 [1/1] (2.32ns)   --->   "%store_ln58 = store i15 %select_ln58, i6 %conv_out_buf_V_0_addr_1" [conv_7x7.cpp:58]   --->   Operation 481 'store' 'store_ln58' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 15> <Depth = 36> <RAM>
ST_31 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.body8.i" [conv_7x7.cpp:42]   --->   Operation 482 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.22ns
The critical path consists of the following:
	'alloca' operation ('i') [29]  (0 ns)
	'load' operation ('i', conv_7x7.cpp:46) on local variable 'i' [86]  (0 ns)
	'add' operation ('add_ln46', conv_7x7.cpp:46) [88]  (1.65 ns)
	'select' operation ('select_ln40_1', conv_7x7.cpp:40) [99]  (0.98 ns)
	'store' operation ('store_ln42', conv_7x7.cpp:42) of variable 'select_ln40_1', conv_7x7.cpp:40 on local variable 'i' [376]  (1.59 ns)

 <State 2>: 6.95ns
The critical path consists of the following:
	'add' operation ('add_ln1319') [105]  (1.83 ns)
	'add' operation ('add_ln1319_5') [135]  (1.87 ns)
	'getelementptr' operation ('conv_in_buf_V_0_addr') [137]  (0 ns)
	'load' operation ('conv_in_buf_V_0_load') on array 'conv_in_buf_V_0' [155]  (3.25 ns)

 <State 3>: 6.99ns
The critical path consists of the following:
	'add' operation ('add_ln1319_3') [126]  (1.87 ns)
	'add' operation ('add_ln1319_8') [144]  (1.87 ns)
	'getelementptr' operation ('conv_in_buf_V_0_addr_11') [146]  (0 ns)
	'load' operation ('conv_in_buf_V_0_load_15') on array 'conv_in_buf_V_0' [310]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('conv_in_buf_V_0_load_13') on array 'conv_in_buf_V_0' [298]  (3.25 ns)

 <State 5>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[157] ('mul_ln864') [157]  (2.15 ns)

 <State 6>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[157] ('mul_ln864') [157]  (0 ns)
	'add' operation of DSP[180] ('add_ln1393') [180]  (2.1 ns)

 <State 7>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[180] ('add_ln1393') [180]  (2.1 ns)
	'add' operation of DSP[203] ('add_ln1393_1') [203]  (2.1 ns)

 <State 8>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[203] ('add_ln1393_1') [203]  (2.1 ns)
	'add' operation of DSP[226] ('add_ln1393_2') [226]  (2.1 ns)

 <State 9>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[226] ('add_ln1393_2') [226]  (2.1 ns)
	'add' operation of DSP[249] ('add_ln1393_3') [249]  (2.1 ns)

 <State 10>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[249] ('add_ln1393_3') [249]  (2.1 ns)
	'add' operation of DSP[255] ('add_ln1393_4') [255]  (2.1 ns)

 <State 11>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[255] ('add_ln1393_4') [255]  (2.1 ns)
	'add' operation of DSP[261] ('add_ln1393_5') [261]  (2.1 ns)

 <State 12>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[261] ('add_ln1393_5') [261]  (2.1 ns)
	'add' operation of DSP[267] ('add_ln1393_6') [267]  (2.1 ns)

 <State 13>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[267] ('add_ln1393_6') [267]  (2.1 ns)
	'add' operation of DSP[273] ('add_ln1393_7') [273]  (2.1 ns)

 <State 14>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[273] ('add_ln1393_7') [273]  (2.1 ns)
	'add' operation of DSP[279] ('add_ln1393_8') [279]  (2.1 ns)

 <State 15>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[279] ('add_ln1393_8') [279]  (2.1 ns)
	'add' operation of DSP[285] ('add_ln1393_9') [285]  (2.1 ns)

 <State 16>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[285] ('add_ln1393_9') [285]  (2.1 ns)
	'add' operation of DSP[291] ('add_ln1393_10') [291]  (2.1 ns)

 <State 17>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[291] ('add_ln1393_10') [291]  (2.1 ns)
	'add' operation of DSP[297] ('add_ln1393_11') [297]  (2.1 ns)

 <State 18>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[297] ('add_ln1393_11') [297]  (2.1 ns)
	'add' operation of DSP[303] ('add_ln1393_12') [303]  (2.1 ns)

 <State 19>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[303] ('add_ln1393_12') [303]  (2.1 ns)
	'add' operation of DSP[309] ('add_ln1393_13') [309]  (2.1 ns)

 <State 20>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[309] ('add_ln1393_13') [309]  (2.1 ns)
	'add' operation of DSP[315] ('add_ln1393_14') [315]  (2.1 ns)

 <State 21>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[315] ('add_ln1393_14') [315]  (2.1 ns)
	'add' operation of DSP[321] ('add_ln1393_15') [321]  (2.1 ns)

 <State 22>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[321] ('add_ln1393_15') [321]  (2.1 ns)
	'add' operation of DSP[327] ('add_ln1393_16') [327]  (2.1 ns)

 <State 23>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[327] ('add_ln1393_16') [327]  (2.1 ns)
	'add' operation of DSP[333] ('add_ln1393_17') [333]  (2.1 ns)

 <State 24>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[333] ('add_ln1393_17') [333]  (2.1 ns)
	'add' operation of DSP[339] ('add_ln1393_18') [339]  (2.1 ns)

 <State 25>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[339] ('add_ln1393_18') [339]  (2.1 ns)
	'add' operation of DSP[345] ('add_ln1393_19') [345]  (2.1 ns)

 <State 26>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[345] ('add_ln1393_19') [345]  (2.1 ns)
	'add' operation of DSP[351] ('add_ln1393_20') [351]  (2.1 ns)

 <State 27>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[351] ('add_ln1393_20') [351]  (2.1 ns)
	'add' operation of DSP[357] ('add_ln1393_21') [357]  (2.1 ns)

 <State 28>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[357] ('add_ln1393_21') [357]  (2.1 ns)
	'add' operation of DSP[363] ('add_ln1393_22') [363]  (2.1 ns)

 <State 29>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[363] ('add_ln1393_22') [363]  (2.1 ns)
	'add' operation of DSP[369] ('add_ln1393_23') [369]  (2.1 ns)

 <State 30>: 5.28ns
The critical path consists of the following:
	'add' operation of DSP[369] ('add_ln1393_23') [369]  (2.1 ns)
	'icmp' operation ('icmp_ln1695') [372]  (2.43 ns)
	'select' operation ('select_ln58', conv_7x7.cpp:58) [373]  (0.754 ns)

 <State 31>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('conv_out_buf_V_0_addr_1', conv_7x7.cpp:58) [152]  (0 ns)
	'store' operation ('store_ln58', conv_7x7.cpp:58) of variable 'select_ln58', conv_7x7.cpp:58 on array 'conv_out_buf_V_0' [374]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
