Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_LOAD_MODE_behav xil_defaultlib.SIM_LOAD_MODE xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'i_tx' is not connected on this instance [C:/Users/july_/mips_2023/mips_2023.srcs/sim_1/new/tb.v:72]
WARNING: [VRFC 10-5021] port 'i_flag_halt' is not connected on this instance [C:/Users/july_/mips_2023/mips_2023.srcs/sim_1/new/tb.v:83]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/july_/mips_2023/mips_2023.srcs/sources_1/new/Debug.v" Line 1. Module Debuguer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/july_/mips_2023/mips_2023.srcs/sources_1/new/Debug.v" Line 1. Module Debuguer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_ticks
Compiling module xil_defaultlib.UART_tx
Compiling module xil_defaultlib.UART_rx
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.Debuguer
Compiling module xil_defaultlib.SIM_LOAD_MODE
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIM_LOAD_MODE_behav
