# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do mips_cpu_run_msim_rtl_systemverilog.do
# if ![file isdirectory mips_cpu_iputf_libs] {
# 	file mkdir mips_cpu_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib mips_cpu_iputf_libs/error_adapter_0
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/error_adapter_0".
# vmap error_adapter_0 ./mips_cpu_iputf_libs/error_adapter_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap error_adapter_0 ./mips_cpu_iputf_libs/error_adapter_0 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/avalon_st_adapter
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/avalon_st_adapter".
# vmap avalon_st_adapter ./mips_cpu_iputf_libs/avalon_st_adapter
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap avalon_st_adapter ./mips_cpu_iputf_libs/avalon_st_adapter 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/sdram_controller_s1_rsp_width_adapter
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/sdram_controller_s1_rsp_width_adapter".
# vmap sdram_controller_s1_rsp_width_adapter ./mips_cpu_iputf_libs/sdram_controller_s1_rsp_width_adapter
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sdram_controller_s1_rsp_width_adapter ./mips_cpu_iputf_libs/sdram_controller_s1_rsp_width_adapter 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/rsp_mux
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/rsp_mux".
# vmap rsp_mux ./mips_cpu_iputf_libs/rsp_mux
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rsp_mux ./mips_cpu_iputf_libs/rsp_mux 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/rsp_demux
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/rsp_demux".
# vmap rsp_demux ./mips_cpu_iputf_libs/rsp_demux
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rsp_demux ./mips_cpu_iputf_libs/rsp_demux 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/cmd_mux
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/cmd_mux".
# vmap cmd_mux ./mips_cpu_iputf_libs/cmd_mux
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cmd_mux ./mips_cpu_iputf_libs/cmd_mux 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/cmd_demux
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/cmd_demux".
# vmap cmd_demux ./mips_cpu_iputf_libs/cmd_demux
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cmd_demux ./mips_cpu_iputf_libs/cmd_demux 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/sdram_controller_s1_burst_adapter
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/sdram_controller_s1_burst_adapter".
# vmap sdram_controller_s1_burst_adapter ./mips_cpu_iputf_libs/sdram_controller_s1_burst_adapter
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sdram_controller_s1_burst_adapter ./mips_cpu_iputf_libs/sdram_controller_s1_burst_adapter 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/router_003
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/router_003".
# vmap router_003 ./mips_cpu_iputf_libs/router_003
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap router_003 ./mips_cpu_iputf_libs/router_003 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/router
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/router".
# vmap router ./mips_cpu_iputf_libs/router
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap router ./mips_cpu_iputf_libs/router 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/sdram_controller_s1_agent_rsp_fifo
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/sdram_controller_s1_agent_rsp_fifo".
# vmap sdram_controller_s1_agent_rsp_fifo ./mips_cpu_iputf_libs/sdram_controller_s1_agent_rsp_fifo
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sdram_controller_s1_agent_rsp_fifo ./mips_cpu_iputf_libs/sdram_controller_s1_agent_rsp_fifo 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/sdram_controller_s1_agent
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/sdram_controller_s1_agent".
# vmap sdram_controller_s1_agent ./mips_cpu_iputf_libs/sdram_controller_s1_agent
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sdram_controller_s1_agent ./mips_cpu_iputf_libs/sdram_controller_s1_agent 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/d_cache_read_avalon_master_agent
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/d_cache_read_avalon_master_agent".
# vmap d_cache_read_avalon_master_agent ./mips_cpu_iputf_libs/d_cache_read_avalon_master_agent
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap d_cache_read_avalon_master_agent ./mips_cpu_iputf_libs/d_cache_read_avalon_master_agent 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/sdram_controller_s1_translator
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/sdram_controller_s1_translator".
# vmap sdram_controller_s1_translator ./mips_cpu_iputf_libs/sdram_controller_s1_translator
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sdram_controller_s1_translator ./mips_cpu_iputf_libs/sdram_controller_s1_translator 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/d_cache_read_avalon_master_translator
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/d_cache_read_avalon_master_translator".
# vmap d_cache_read_avalon_master_translator ./mips_cpu_iputf_libs/d_cache_read_avalon_master_translator
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap d_cache_read_avalon_master_translator ./mips_cpu_iputf_libs/d_cache_read_avalon_master_translator 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/rst_controller
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/rst_controller".
# vmap rst_controller ./mips_cpu_iputf_libs/rst_controller
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rst_controller ./mips_cpu_iputf_libs/rst_controller 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/mm_interconnect_0
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/mm_interconnect_0".
# vmap mm_interconnect_0 ./mips_cpu_iputf_libs/mm_interconnect_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_interconnect_0 ./mips_cpu_iputf_libs/mm_interconnect_0 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/sdram_controller
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/sdram_controller".
# vmap sdram_controller ./mips_cpu_iputf_libs/sdram_controller
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sdram_controller ./mips_cpu_iputf_libs/sdram_controller 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/pll_0
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/pll_0".
# vmap pll_0 ./mips_cpu_iputf_libs/pll_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap pll_0 ./mips_cpu_iputf_libs/pll_0 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/d_cache_read
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/d_cache_read".
# vmap d_cache_read ./mips_cpu_iputf_libs/d_cache_read
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap d_cache_read ./mips_cpu_iputf_libs/d_cache_read 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" -work error_adapter_0                      
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:56 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -work error_adapter_0 
# -- Compiling module sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 23:17:57 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v"                  -work avalon_st_adapter                    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:57 on Jun 07,2020
# vlog -reportprogress 300 C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module sdram_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	sdram_mm_interconnect_0_avalon_st_adapter
# End time: 23:17:57 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_width_adapter.sv"                               -work sdram_controller_s1_rsp_width_adapter
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:57 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_width_adapter.sv -work sdram_controller_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 23:17:58 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_address_alignment.sv"                           -work sdram_controller_s1_rsp_width_adapter
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:58 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_address_alignment.sv -work sdram_controller_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 23:17:58 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_uncompressor.sv"                          -work sdram_controller_s1_rsp_width_adapter
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:58 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_uncompressor.sv -work sdram_controller_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 23:17:58 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_rsp_mux.sv"                           -work rsp_mux                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:58 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_rsp_mux.sv -work rsp_mux 
# -- Compiling module sdram_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	sdram_mm_interconnect_0_rsp_mux
# End time: 23:17:58 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_arbitrator.sv"                                  -work rsp_mux                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:59 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_arbitrator.sv -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 23:17:59 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_rsp_demux.sv"                         -work rsp_demux                            
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:00 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_rsp_demux.sv -work rsp_demux 
# -- Compiling module sdram_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	sdram_mm_interconnect_0_rsp_demux
# End time: 23:18:00 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_cmd_mux.sv"                           -work cmd_mux                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:00 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_cmd_mux.sv -work cmd_mux 
# -- Compiling module sdram_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	sdram_mm_interconnect_0_cmd_mux
# End time: 23:18:00 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_arbitrator.sv"                                  -work cmd_mux                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:00 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_arbitrator.sv -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 23:18:00 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_cmd_demux.sv"                         -work cmd_demux                            
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:01 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_cmd_demux.sv -work cmd_demux 
# -- Compiling module sdram_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	sdram_mm_interconnect_0_cmd_demux
# End time: 23:18:01 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter.sv"                               -work sdram_controller_s1_burst_adapter    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:01 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter.sv -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 23:18:01 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"                        -work sdram_controller_s1_burst_adapter    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:01 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 23:18:01 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_13_1.sv"                          -work sdram_controller_s1_burst_adapter    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:01 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_13_1.sv -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 23:18:01 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv"                           -work sdram_controller_s1_burst_adapter    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:01 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_new
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(500): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(501): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(502): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(503): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(504): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(505): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(506): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(507): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(508): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(509): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(511): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(512): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(513): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(514): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(515): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(516): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(517): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(518): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(519): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(520): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(521): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(522): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(523): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(526): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(527): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(615): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(616): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(619): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(620): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(621): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(622): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(623): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(624): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(625): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(746): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(762): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(860): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(861): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(862): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(863): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(864): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(865): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(866): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(867): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(900): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(901): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(902): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(903): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(940): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(942): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(945): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(947): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1040): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1041): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1042): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1043): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1044): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1045): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1046): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1047): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1048): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1049): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1084): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1085): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1086): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1087): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1088): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1089): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1104): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1106): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1206): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1207): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1208): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1209): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1210): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1211): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1212): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1213): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1214): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1215): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1216): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1256): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1257): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1258): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1259): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1260): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1261): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1291): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1294): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 23:18:02 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 92
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_incr_burst_converter.sv"                               -work sdram_controller_s1_burst_adapter    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:02 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_incr_burst_converter.sv -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_incr_burst_converter
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_incr_burst_converter.sv(266): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_incr_burst_converter.sv(268): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_incr_burst_converter.sv(283): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_incr_burst_converter.sv(285): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 23:18:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_wrap_burst_converter.sv"                               -work sdram_controller_s1_burst_adapter    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:02 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_wrap_burst_converter.sv -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 23:18:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_default_burst_converter.sv"                            -work sdram_controller_s1_burst_adapter    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:02 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_default_burst_converter.sv -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_default_burst_converter
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_default_burst_converter.sv(102): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 23:18:03 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_address_alignment.sv"                           -work sdram_controller_s1_burst_adapter    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:03 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_address_alignment.sv -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 23:18:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_avalon_st_pipeline_stage.sv"                           -work sdram_controller_s1_burst_adapter    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:03 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_avalon_st_pipeline_stage.sv -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 23:18:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_avalon_st_pipeline_base.v"                             -work sdram_controller_s1_burst_adapter    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:03 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_avalon_st_pipeline_base.v -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 23:18:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_router_003.sv"                        -work router_003                           
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:03 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_router_003.sv -work router_003 
# -- Compiling module sdram_mm_interconnect_0_router_003_default_decode
# -- Compiling module sdram_mm_interconnect_0_router_003
# 
# Top level modules:
# 	sdram_mm_interconnect_0_router_003
# End time: 23:18:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_router.sv"                            -work router                               
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:03 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_router.sv -work router 
# -- Compiling module sdram_mm_interconnect_0_router_default_decode
# -- Compiling module sdram_mm_interconnect_0_router
# 
# Top level modules:
# 	sdram_mm_interconnect_0_router
# End time: 23:18:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_avalon_sc_fifo.v"                                      -work sdram_controller_s1_agent_rsp_fifo   
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:03 on Jun 07,2020
# vlog -reportprogress 300 C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_avalon_sc_fifo.v -work sdram_controller_s1_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 23:18:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_slave_agent.sv"                                 -work sdram_controller_s1_agent            
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:04 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_slave_agent.sv -work sdram_controller_s1_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 23:18:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_uncompressor.sv"                          -work sdram_controller_s1_agent            
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:04 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_uncompressor.sv -work sdram_controller_s1_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 23:18:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_master_agent.sv"                                -work d_cache_read_avalon_master_agent     
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:04 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_master_agent.sv -work d_cache_read_avalon_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 23:18:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_slave_translator.sv"                            -work sdram_controller_s1_translator       
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:04 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_slave_translator.sv -work sdram_controller_s1_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 23:18:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_master_translator.sv"                           -work d_cache_read_avalon_master_translator
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:04 on Jun 07,2020
# vlog -reportprogress 300 -sv C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_master_translator.sv -work d_cache_read_avalon_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 23:18:05 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_reset_controller.v"                                    -work rst_controller                       
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:05 on Jun 07,2020
# vlog -reportprogress 300 C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 23:18:05 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_reset_synchronizer.v"                                  -work rst_controller                       
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:05 on Jun 07,2020
# vlog -reportprogress 300 C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 23:18:05 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0.v"                                    -work mm_interconnect_0                    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:05 on Jun 07,2020
# vlog -reportprogress 300 C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module sdram_mm_interconnect_0
# 
# Top level modules:
# 	sdram_mm_interconnect_0
# End time: 23:18:05 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller.v"                                     -work sdram_controller                     
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:05 on Jun 07,2020
# vlog -reportprogress 300 C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller.v -work sdram_controller 
# -- Compiling module sdram_sdram_controller_input_efifo_module
# -- Compiling module sdram_sdram_controller
# 
# Top level modules:
# 	sdram_sdram_controller
# End time: 23:18:06 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller_test_component.v"                      -work sdram_controller                     
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:06 on Jun 07,2020
# vlog -reportprogress 300 C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller_test_component.v -work sdram_controller 
# -- Compiling module sdram_sdram_controller_test_component_ram_module
# -- Compiling module sdram_sdram_controller_test_component
# 
# Top level modules:
# 	sdram_sdram_controller_test_component
# End time: 23:18:06 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo"                                               -work pll_0                                
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:06 on Jun 07,2020
# vlog -reportprogress 300 C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo -work pll_0 
# -- Compiling module sdram_pll_0
# 
# Top level modules:
# 	sdram_pll_0
# End time: 23:18:06 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/custom_master.v"                                              -work d_cache_read                         
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:06 on Jun 07,2020
# vlog -reportprogress 300 C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/custom_master.v -work d_cache_read 
# -- Compiling module custom_master
# 
# Top level modules:
# 	custom_master
# End time: 23:18:06 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/burst_write_master.v"                                         -work d_cache_read                         
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:06 on Jun 07,2020
# vlog -reportprogress 300 C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/burst_write_master.v -work d_cache_read 
# -- Compiling module burst_write_master
# 
# Top level modules:
# 	burst_write_master
# End time: 23:18:06 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/burst_read_master.v"                                          -work d_cache_read                         
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:06 on Jun 07,2020
# vlog -reportprogress 300 C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/burst_read_master.v -work d_cache_read 
# -- Compiling module burst_read_master
# 
# Top level modules:
# 	burst_read_master
# End time: 23:18:06 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/write_master.v"                                               -work d_cache_read                         
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:06 on Jun 07,2020
# vlog -reportprogress 300 C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/write_master.v -work d_cache_read 
# -- Compiling module write_master
# 
# Top level modules:
# 	write_master
# End time: 23:18:06 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/latency_aware_read_master.v"                                  -work d_cache_read                         
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:06 on Jun 07,2020
# vlog -reportprogress 300 C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/latency_aware_read_master.v -work d_cache_read 
# -- Compiling module latency_aware_read_master
# 
# Top level modules:
# 	latency_aware_read_master
# End time: 23:18:07 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/sdram.v"                                                                                                            
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:07 on Jun 07,2020
# vlog -reportprogress 300 C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/sdram.v 
# -- Compiling module sdram
# 
# Top level modules:
# 	sdram
# End time: 23:18:07 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/cache_bank.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:07 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/cache_bank.sv 
# -- Compiling module cache_bank
# -- Compiling module cache_bank_core
# 
# Top level modules:
# 	cache_bank
# End time: 23:18:07 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:07 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_pkg.sv 
# -- Compiling package mips_core_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:18:07 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:07 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu_pkg.sv 
# -- Compiling package mips_cpu_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:18:07 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/llsc_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:07 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/llsc_module.sv 
# -- Compiling package llsc_module_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling interface llsc_input_ifc
# -- Compiling interface llsc_output_ifc
# -- Compiling module llsc_module
# 
# Top level modules:
# 	llsc_module
# End time: 23:18:07 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:07 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv 
# -- Compiling package mips_core_interfaces_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling interface load_pc_ifc
# -- Compiling interface pc_ifc
# -- Compiling interface cache_output_ifc
# -- Compiling interface branch_decoded_ifc
# -- Compiling interface alu_pass_through_ifc
# -- Compiling interface branch_result_ifc
# -- Compiling interface d_cache_pass_through_ifc
# -- Compiling interface write_back_ifc
# -- Compiling interface hazard_control_ifc
# -- Compiling interface decoder_output_ifc
# 
# Top level modules:
# 	--none--
# End time: 23:18:08 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/pass_done_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:16 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/pass_done_interface.sv 
# -- Compiling package pass_done_interface_sv_unit
# -- Importing package mips_cpu_pkg
# -- Compiling interface pass_done_ifc
# 
# Top level modules:
# 	--none--
# End time: 23:18:16 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/memory_interfaces.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:16 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/memory_interfaces.sv 
# -- Compiling package memory_interfaces_sv_unit
# -- Importing package mips_cpu_pkg
# -- Compiling interface mem_write_ifc
# -- Compiling interface mem_read_ifc
# 
# Top level modules:
# 	--none--
# End time: 23:18:16 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:17 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/reg_file.sv 
# -- Compiling package reg_file_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling interface reg_file_output_ifc
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:18:17 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/i_cache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:17 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/i_cache.sv 
# -- Compiling package i_cache_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 23:18:17 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/fetch_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:17 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/fetch_unit.sv 
# -- Compiling package fetch_unit_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 23:18:17 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:17 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/decoder.sv 
# -- Compiling package decoder_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 23:18:17 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:17 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv 
# -- Compiling package d_cache_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling interface d_cache_input_ifc
# -- Compiling module d_cache
# -- Compiling module write_buffer
# 
# Top level modules:
# 	d_cache
# 	write_buffer
# End time: 23:18:17 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:17 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv 
# -- Compiling package branch_controller_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling module branch_controller
# -- Compiling module branch_predictor_always_not_taken
# -- Compiling module branch_predictor_2bit
# -- Compiling module branch_predictor_local
# -- Compiling module branch_predictor_bimodal
# -- Compiling module branch_predictor_global
# -- Compiling module branch_predictor_tournament
# 
# Top level modules:
# 	branch_controller
# 	branch_predictor_always_not_taken
# 	branch_predictor_2bit
# 	branch_predictor_bimodal
# End time: 23:18:18 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:18 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling interface alu_input_ifc
# -- Compiling interface alu_output_ifc
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:18:18 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/out_of_order_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:18 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/out_of_order_buffer.sv 
# -- Compiling package out_of_order_buffer_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling module ooo_buffer
# 
# Top level modules:
# 	ooo_buffer
# End time: 23:18:18 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:18 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv 
# -- Compiling package pipeline_registers_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling module pr_i2d
# -- Compiling module pr_d2e
# -- Compiling module pr_e2m
# -- Compiling module pr_m2w
# 
# Top level modules:
# 	pr_i2d
# 	pr_d2e
# 	pr_e2m
# 	pr_m2w
# End time: 23:18:18 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/hazard_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:18 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/hazard_controller.sv 
# -- Compiling package hazard_controller_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling module hazard_controller
# 
# Top level modules:
# 	hazard_controller
# End time: 23:18:19 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/glue_circuits.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:19 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/glue_circuits.sv 
# -- Compiling package glue_circuits_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling module decode_stage_glue
# -- Compiling module ex_stage_glue
# -- Compiling module mem_stage_glue
# 
# Top level modules:
# 	decode_stage_glue
# 	ex_stage_glue
# 	mem_stage_glue
# End time: 23:18:19 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/forward_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:19 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/forward_unit.sv 
# -- Compiling package forward_unit_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling module forward_unit
# 
# Top level modules:
# 	forward_unit
# End time: 23:18:19 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:19 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv 
# -- Compiling package mips_core_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling module mips_core
# 
# Top level modules:
# 	mips_core
# End time: 23:18:19 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu {C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:19 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu" C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv 
# -- Compiling package mips_cpu_sv_unit
# -- Importing package mips_cpu_pkg
# -- Compiling module mips_cpu
# 
# Top level modules:
# 	mips_cpu
# End time: 23:18:19 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/fast_testbench.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:38 on Jun 07,2020
# vlog -reportprogress 300 -work work ../../fast_testbench.sv 
# -- Compiling package fast_testbench_sv_unit
# -- Importing package mips_cpu_pkg
# -- Compiling module fast_testbench
# 
# Top level modules:
# 	fast_testbench
# End time: 23:18:39 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:39 on Jun 07,2020
# vlog -reportprogress 300 -work work ../../fast_sdram.sv 
# -- Compiling package fast_sdram_sv_unit
# -- Importing package mips_cpu_pkg
# -- Compiling module fast_sdram
# 
# Top level modules:
# 	fast_sdram
# End time: 23:18:39 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t ns -L altera_mf_ver fast_testbench 
# Start time: 23:18:39 on Jun 07,2020
# Loading sv_std.std
# Loading work.mips_cpu_pkg
# Loading work.fast_testbench_sv_unit
# Loading work.fast_testbench
# Loading work.memory_interfaces_sv_unit
# Loading work.mem_read_ifc
# Loading work.mem_write_ifc
# Loading work.pass_done_interface_sv_unit
# Loading work.pass_done_ifc
# Loading work.mips_core_pkg
# Loading work.mips_core_sv_unit
# Loading work.mips_core
# Loading work.mips_core_interfaces_sv_unit
# Loading work.pc_ifc
# Loading work.cache_output_ifc
# Loading work.decoder_output_ifc
# Loading work.reg_file_sv_unit
# Loading work.reg_file_output_ifc
# Loading work.branch_decoded_ifc
# Loading work.alu_sv_unit
# Loading work.alu_input_ifc
# Loading work.alu_pass_through_ifc
# Loading work.alu_output_ifc
# Loading work.llsc_module_sv_unit
# Loading work.llsc_input_ifc
# Loading work.branch_result_ifc
# Loading work.d_cache_sv_unit
# Loading work.d_cache_input_ifc
# Loading work.d_cache_pass_through_ifc
# Loading work.llsc_output_ifc
# Loading work.write_back_ifc
# Loading work.hazard_control_ifc
# Loading work.load_pc_ifc
# Loading work.fetch_unit_sv_unit
# Loading work.fetch_unit
# Loading work.i_cache_sv_unit
# Loading work.i_cache
# Loading work.cache_bank
# Loading work.cache_bank_core
# Loading work.pipeline_registers_sv_unit
# Loading work.pr_i2d
# Loading work.decoder_sv_unit
# Loading work.decoder
# Loading work.reg_file
# Loading work.out_of_order_buffer_sv_unit
# Loading work.ooo_buffer
# Loading work.forward_unit_sv_unit
# Loading work.forward_unit
# Loading work.glue_circuits_sv_unit
# Loading work.decode_stage_glue
# Loading work.pr_d2e
# Loading work.alu
# Loading work.llsc_module
# Loading work.ex_stage_glue
# Loading work.pr_e2m
# Loading work.write_buffer
# Loading work.d_cache
# Loading work.mem_stage_glue
# Loading work.pr_m2w
# Loading work.hazard_controller_sv_unit
# Loading work.hazard_controller
# Loading work.branch_controller_sv_unit
# Loading work.branch_controller
# Loading work.branch_predictor_tournament
# Loading work.branch_predictor_local
# Loading work.branch_predictor_global
# Loading work.fast_sdram_sv_unit
# Loading work.fast_sdram
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# ** Warning: (vsim-3017) ../../fast_sdram.sv(66): [TFMPC] - Too few port connections. Expected 13, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /fast_testbench/FAST_SDRAM/iread_fifo File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ../../fast_sdram.sv(66): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(66): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(66): [TFMPC] - Missing connection for port 'usedw'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(66): [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(66): [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: (vsim-3017) ../../fast_sdram.sv(88): [TFMPC] - Too few port connections. Expected 13, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /fast_testbench/FAST_SDRAM/dread_fifo File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ../../fast_sdram.sv(88): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(88): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(88): [TFMPC] - Missing connection for port 'usedw'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(88): [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(88): [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: (vsim-3017) ../../fast_sdram.sv(110): [TFMPC] - Too few port connections. Expected 13, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /fast_testbench/FAST_SDRAM/dwrite_fifo File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ../../fast_sdram.sv(110): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(110): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(110): [TFMPC] - Missing connection for port 'usedw'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(110): [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(110): [TFMPC] - Missing connection for port 'almost_empty'.
run
# OOO push: id =       0, ALU_CTL =  0
# 
# OOO push: id =       1, ALU_CTL =  0
# 
# OOO push: id =       2, ALU_CTL =  0
# 
# OOO push: id =       3, ALU_CTL =  0
# 
# OOO push: id =       4, ALU_CTL =  0
# 
# OOO push: id =       5, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 5, instruction_id =       5 (5), instruction_id_result =       0, (0), difference = 0, status list index = 0, old = (5)
# 
# OOO push: id =       6, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 6, instruction_id =       6 (6), instruction_id_result =       1, (1), difference = 1, status list index = 1, old = (5)
# 
# OOO retire: instruction_id_head =       0, instruction_id_result =       1
# 
# OOO push: id =       7, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 7, instruction_id =       7 (7), instruction_id_result =       2, (2), difference = 1, status list index = 2, old = (6)
# 
# OOO retire: instruction_id_head =       1, instruction_id_result =       2
# 
# OOO push: id =       8, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 0, instruction_id =       8 (0), instruction_id_result =       3, (3), difference = 1, status list index = 3, old = (7)
# 
# OOO retire: instruction_id_head =       2, instruction_id_result =       3
# 
# OOO push: id =       9, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 1, instruction_id =       9 (1), instruction_id_result =       4, (4), difference = 1, status list index = 4, old = (0)
# 
# OOO retire: instruction_id_head =       3, instruction_id_result =       4
# 
# ** Note: $stop    : ../../fast_testbench.sv(69)
#    Time: 95 ns  Iteration: 1  Instance: /fast_testbench
# Break in Module fast_testbench at ../../fast_testbench.sv line 69
run
# OOO push: id =      10, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 2, instruction_id =      10 (2), instruction_id_result =       5, (5), difference = 1, status list index = 5, old = (1)
# 
# OOO retire: instruction_id_head =       4, instruction_id_result =       5
# 
# OOO push: id =      11, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 3, instruction_id =      11 (3), instruction_id_result =       6, (6), difference = 1, status list index = 6, old = (2)
# 
# OOO retire: instruction_id_head =       5, instruction_id_result =       6
# 
# OOO push: id =      12, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 4, instruction_id =      12 (4), instruction_id_result =       7, (7), difference = 1, status list index = 7, old = (3)
# 
# OOO retire: instruction_id_head =       6, instruction_id_result =       7
# 
# OOO push: id =      13, ALU_CTL =  0
# 
# OOO retire: instruction_id_head =       7, instruction_id_result =       7
# 
# OOO push: id =      14, ALU_CTL =  0
# 
# OOO push: id =      15, ALU_CTL =  0
# 
# OOO hazard: full = 1, stall_load = 0, stall_store = 0
# 
# OOO hazard: full = 1, stall_load = 0, stall_store = 0
# 
# OOO hazard: full = 1, stall_load = 0, stall_store = 0
# 
# OOO set done: tail_ptr = 0, instruction_id =      16 (0), instruction_id_result =       8, (0), difference = 0, status list index = 0, old = (0)
# 
# OOO hazard: full = 1, stall_load = 0, stall_store = 0
# 
# OOO set done: tail_ptr = 0, instruction_id =      16 (0), instruction_id_result =       9, (1), difference = 1, status list index = 1, old = (7)
# 
# OOO retire: instruction_id_head =       8, instruction_id_result =       9
# 
run
# OOO push: id =      16, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 0, instruction_id =      16 (0), instruction_id_result =      10, (2), difference = 1, status list index = 2, old = (7)
# 
# OOO retire: instruction_id_head =       9, instruction_id_result =      10
# 
# OOO push: id =      17, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 1, instruction_id =      17 (1), instruction_id_result =      11, (3), difference = 1, status list index = 3, old = (0)
# 
# OOO retire: instruction_id_head =      10, instruction_id_result =      11
# 
# OOO push: id =      18, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 2, instruction_id =      18 (2), instruction_id_result =      12, (4), difference = 1, status list index = 4, old = (1)
# 
# OOO retire: instruction_id_head =      11, instruction_id_result =      12
# 
# OOO push: id =      19, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 3, instruction_id =      19 (3), instruction_id_result =      13, (5), difference = 1, status list index = 5, old = (2)
# 
# OOO retire: instruction_id_head =      12, instruction_id_result =      13
# 
# OOO push: id =      20, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 4, instruction_id =      20 (4), instruction_id_result =      14, (6), difference = 1, status list index = 6, old = (3)
# 
# OOO retire: instruction_id_head =      13, instruction_id_result =      14
# 
# OOO push: id =      21, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 5, instruction_id =      21 (5), instruction_id_result =      15, (7), difference = 1, status list index = 7, old = (4)
# 
# OOO retire: instruction_id_head =      14, instruction_id_result =      15
# 
# OOO push: id =      22, ALU_CTL =  0
# 
# OOO retire: instruction_id_head =      15, instruction_id_result =      15
# 
# OOO push: id =      23, ALU_CTL =  0
# 
# OOO hazard: full = 1, stall_load = 0, stall_store = 0
# 
# OOO hazard: full = 1, stall_load = 0, stall_store = 0
# 
run
# OOO hazard: full = 1, stall_load = 0, stall_store = 0
# 
# OOO hazard: full = 1, stall_load = 0, stall_store = 0
# 
# OOO set done: tail_ptr = 0, instruction_id =      24 (0), instruction_id_result =      16, (0), difference = 0, status list index = 0, old = (0)
# 
# OOO hazard: full = 1, stall_load = 0, stall_store = 0
# 
# OOO set done: tail_ptr = 0, instruction_id =      24 (0), instruction_id_result =      17, (1), difference = 1, status list index = 1, old = (7)
# 
# OOO retire: instruction_id_head =      16, instruction_id_result =      17
# 
# OOO push: id =      24, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 0, instruction_id =      24 (0), instruction_id_result =      18, (2), difference = 1, status list index = 2, old = (7)
# 
# OOO retire: instruction_id_head =      17, instruction_id_result =      18
# 
# OOO push: id =      25, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 1, instruction_id =      25 (1), instruction_id_result =      19, (3), difference = 1, status list index = 3, old = (0)
# 
# OOO retire: instruction_id_head =      18, instruction_id_result =      19
# 
# OOO push: id =      26, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 2, instruction_id =      26 (2), instruction_id_result =      20, (4), difference = 1, status list index = 4, old = (1)
# 
# OOO retire: instruction_id_head =      19, instruction_id_result =      20
# 
# OOO push: id =      27, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 3, instruction_id =      27 (3), instruction_id_result =      21, (5), difference = 1, status list index = 5, old = (2)
# 
# OOO retire: instruction_id_head =      20, instruction_id_result =      21
# 
# OOO push: id =      28, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 4, instruction_id =      28 (4), instruction_id_result =      22, (6), difference = 1, status list index = 6, old = (3)
# 
# OOO retire: instruction_id_head =      21, instruction_id_result =      22
# 
# OOO push: id =      29, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 5, instruction_id =      29 (5), instruction_id_result =      23, (7), difference = 1, status list index = 7, old = (4)
# 
# OOO retire: instruction_id_head =      22, instruction_id_result =      23
# 
# OOO push: id =      30, ALU_CTL =  0
# 
# OOO retire: instruction_id_head =      23, instruction_id_result =      23
# 
run
# OOO push: id =      31, ALU_CTL =  0
# 
# OOO hazard: full = 1, stall_load = 0, stall_store = 0
# 
# OOO hazard: full = 1, stall_load = 0, stall_store = 0
# 
# OOO hazard: full = 1, stall_load = 0, stall_store = 0
# 
# OOO hazard: full = 1, stall_load = 0, stall_store = 0
# 
# OOO set done: tail_ptr = 0, instruction_id =      32 (0), instruction_id_result =      24, (0), difference = 0, status list index = 0, old = (0)
# 
# OOO hazard: full = 1, stall_load = 0, stall_store = 0
# 
# OOO set done: tail_ptr = 0, instruction_id =      32 (0), instruction_id_result =      25, (1), difference = 1, status list index = 1, old = (7)
# 
# OOO retire: instruction_id_head =      24, instruction_id_result =      25
# 
# OOO push: id =      32, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 0, instruction_id =      32 (0), instruction_id_result =      26, (2), difference = 1, status list index = 2, old = (7)
# 
# OOO retire: instruction_id_head =      25, instruction_id_result =      26
# 
# OOO push: id =      33, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 1, instruction_id =      33 (1), instruction_id_result =      27, (3), difference = 1, status list index = 3, old = (0)
# 
# OOO retire: instruction_id_head =      26, instruction_id_result =      27
# 
# OOO push: id =      34, ALU_CTL =  2
# 
# OOO set done: tail_ptr = 2, instruction_id =      34 (2), instruction_id_result =      28, (4), difference = 1, status list index = 4, old = (1)
# 
# OOO retire: instruction_id_head =      27, instruction_id_result =      28
# 
# OOO push: id =      35, ALU_CTL =  2
# 
# OOO set done: tail_ptr = 3, instruction_id =      35 (3), instruction_id_result =      29, (5), difference = 1, status list index = 5, old = (2)
# 
# OOO retire: instruction_id_head =      28, instruction_id_result =      29
# 
run
# OOO push: id =      36, ALU_CTL =  2
# 
# OOO set done: tail_ptr = 4, instruction_id =      36 (4), instruction_id_result =      30, (6), difference = 1, status list index = 6, old = (3)
# 
# OOO retire: instruction_id_head =      29, instruction_id_result =      30
# 
# OOO push: id =      37, ALU_CTL =  2
# 
# OOO set done: tail_ptr = 5, instruction_id =      37 (5), instruction_id_result =      31, (7), difference = 1, status list index = 7, old = (4)
# 
# OOO retire: instruction_id_head =      30, instruction_id_result =      31
# 
# OOO push: id =      38, ALU_CTL =  0
# 
# OOO retire: instruction_id_head =      31, instruction_id_result =      31
# 
# OOO push: id =      39, ALU_CTL =  0
# 
# OOO hazard: full = 1, stall_load = 0, stall_store = 0
# 
# OOO hazard: full = 1, stall_load = 0, stall_store = 0
# 
# OOO hazard: full = 1, stall_load = 0, stall_store = 0
# 
# OOO hazard: full = 1, stall_load = 0, stall_store = 0
# 
# OOO set done: tail_ptr = 0, instruction_id =      40 (0), instruction_id_result =      32, (0), difference = 0, status list index = 0, old = (0)
# 
# OOO hazard: full = 1, stall_load = 0, stall_store = 0
# 
# OOO set done: tail_ptr = 0, instruction_id =      40 (0), instruction_id_result =      33, (1), difference = 1, status list index = 1, old = (7)
# 
# OOO retire: instruction_id_head =      32, instruction_id_result =      33
# 
# OOO push: id =      40, ALU_CTL =  0
# 
# OOO set done: tail_ptr = 0, instruction_id =      40 (0), instruction_id_result =      34, (2), difference = 1, status list index = 2, old = (7)
# 
# OOO retire: instruction_id_head =      33, instruction_id_result =      34
# 
# End time: 23:24:25 on Jun 07,2020, Elapsed time: 0:05:46
# Errors: 0, Warnings: 18
