Designing best effort networks-on-chip to meet hard latency constraints