<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1506689942">
  <File Type="RDS-PROPCONSTRS" Name="CPU_A_top_drc_synth.rpt"/>
  <File Type="PA-TCL" Name="CPU_A_top.tcl"/>
  <File Type="RDS-RDS" Name="CPU_A_top.vds"/>
  <File Type="RDS-UTIL" Name="CPU_A_top_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="CPU_A_top_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="CPU_A_top.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="CPU_A_top_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="CPU_A_top_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Ex1/ALU/ALU.srcs/sources_1/new/ALU.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../CPU_A1/CPU_A1.srcs/sources_1/imports/CPU_A.srcs/sources_1/imports/Ex1/ALU/ALU.srcs/sources_1/new/ALU.v"/>
        <Attr Name="ImportTime" Val="1505204263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Ex1/FLAG/FLAG.srcs/sources_1/new/FLAG.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../CPU_A1/CPU_A1.srcs/sources_1/imports/CPU_A.srcs/sources_1/imports/Ex1/FLAG/FLAG.srcs/sources_1/new/FLAG.v"/>
        <Attr Name="ImportTime" Val="1505213218"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Ex1/PC/PC.srcs/sources_1/new/PC.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../CPU_A1/CPU_A1.srcs/sources_1/imports/CPU_A.srcs/sources_1/imports/Ex1/PC/PC.srcs/sources_1/new/PC.v"/>
        <Attr Name="ImportTime" Val="1506137981"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Ex1/RAM/RAM.srcs/sources_1/new/RAM.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../CPU_A1/CPU_A1.srcs/sources_1/imports/CPU_A.srcs/sources_1/imports/Ex1/RAM/RAM.srcs/sources_1/new/RAM.v"/>
        <Attr Name="ImportTime" Val="1506235574"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Ex1/Ex1_Register/Ex1_Register.srcs/sources_1/new/Register.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../CPU_A1/CPU_A1.srcs/sources_1/imports/CPU_A.srcs/sources_1/imports/Ex1/Ex1_Register/Ex1_Register.srcs/sources_1/new/Register.v"/>
        <Attr Name="ImportTime" Val="1505185281"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Ex1/CtrlUnit/CtrlUnit.srcs/sources_1/new/OP_define.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../CPU_A1/CPU_A1.srcs/sources_1/imports/CPU_A.srcs/sources_1/imports/Ex1/CtrlUnit/CtrlUnit.srcs/sources_1/new/OP_define.v"/>
        <Attr Name="ImportTime" Val="1506260215"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Ex1/CtrlUnit/CtrlUnit.srcs/sources_1/new/ctrlunit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../CPU_A1/CPU_A1.srcs/sources_1/imports/CPU_A.srcs/sources_1/imports/Ex1/CtrlUnit/CtrlUnit.srcs/sources_1/new/ctrlunit.v"/>
        <Attr Name="ImportTime" Val="1506261472"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Ex1/myROM_2.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../CPU_A1/CPU_A1.srcs/sources_1/imports/CPU_A.srcs/sources_1/imports/Ex1/myROM_2.v"/>
        <Attr Name="ImportTime" Val="1506261490"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/CPU_A_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../CPU_A1/CPU_A1.srcs/sources_1/imports/CPU_A.srcs/sources_1/new/CPU_A_top.v"/>
        <Attr Name="ImportTime" Val="1506244787"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="CPU_A_top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
