<!doctype html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1">

    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.1.3/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-1BmE4kWBq78iYhFldvKuhfTAU6auU8tT94WrHftjDbrCEXSU1oBoqyl2QvZ6jIW3" crossorigin="anonymous">
    <style>
      blockquote {
        padding-left: 1em;
        border-left: 1px solid;
      }
    </style>

    <title>
      
        PACT 2022 — October 10–12, 2022
      
    </title>
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.1.3/dist/js/bootstrap.bundle.min.js" integrity="sha384-ka7Sk0Gln4gmtz2MlQnikT1wXgYsOg+OMhuP+IlRH9sENBO0LRn5q+8nbTov4+1p" crossorigin="anonymous"></script>
  </head>
  <body>
    <div class="container">
      <header class="d-flex flex-wrap justify-content-center py-3 mb-4 border-bottom">
        <a href="./index.html" class="d-flex align-items-center mb-3 mb-md-0 me-md-auto text-dark text-decoration-none">
          <img class="bi me-2" height="32" src="images/pact-logo.png">
          <span class="fs-4">PACT 2022</span>
          <span class="fs-6 text-muted">  October 10–12, 2022</span>
        </a>

        <ul class="nav nav-pills">
          

          
          <li class="nav-item">
            <a href="./index.html"
              
                class="nav-link"
              
              >Home</a>
          </li>
          
          
          <li class="nav-item">
            <a href="./submit.html"
              
                class="nav-link"
              
              >Submit</a>
          </li>
          
          
          <li class="nav-item">
            <a href="./attend.html"
              
                class="nav-link"
              
              >Attend</a>
          </li>
          
          
          <li class="nav-item">
            <a href="./program.html"
              
                class="nav-link"
              
              >Program</a>
          </li>
          
          
          <li class="nav-item">
            <a href="./tutorials.html"
              
                class="nav-link active" aria-current="page"
              
              >Workshops/Tutorials</a>
          </li>
          
          
          <li class="nav-item">
            <a href="./src.html"
              
                class="nav-link"
              
              >ACM SRC</a>
          </li>
          
          
          <li class="nav-item">
            <a href="./organization.html"
              
                class="nav-link"
              
              >Organization</a>
          </li>
          
        </ul>
      </header>
      <main>
        
        
        
  <div class="row mb-3">
    <div class="col-md-8">
      

  <h1>Tutorials/Workshops Program <a id="top"></a></h1>

  

  
    <ul>
    <li><a href="tutorials.html#tut0">October 8: Tutorials and Workshops Day 1</a></li>
    <li><a href="tutorials.html#tut1">October 9: Tutorials and Workshops Day 2</a></li>
    <li><a href="program.html#main0">October 10: Main Conference Day 1</a></li>
    <li><a href="program.html#main1">October 11: Main Conference Day 2</a></li>
    <li>
    <p><a href="program.html#main2">October 12: Main Conference Day 3</a></p>
    </li>
    <li>
    <p><strong>DPI</strong> below refers to the <strong>Discovery Partners Institute</strong>, on
      the fourth floor of 200 S. Wacker Drive, Chicago, IL.</p>
    </li>
    <li><strong>IC</strong> below refers to the <strong>Illini Center</strong>, on the 19th
      floor of 200 S. Wacker Drive, Chicago, IL.</li>
    </ul>


  <a id="tut0"></a>

  <h2>Saturday, October 8, 2022</h2>

  <a href="#top">Back to navigation</a>

  
  <table class="table table-striped">
    <thead>
      <td>Time</td>
      <td>What</td>
      <td>Where</td>
    </thead>
    
        
      <tr>
        <td>13:15</td>
        <td><p>Registration opens</p>

              <p>
              Please allow sufficient time to clear building security.
              See <a href='attend.html#arrival'>here</a> for instructions.
              </p>
              </td>
        <td>DPI</td>
      </tr>


    
  <tr>
    <td>14:15–15:45</td>
    <td>Tutorial: <b><a href="#tut0-0">Memory-Centric Computing</a></b></td>
    <td>Orange & Blue Room, IC</td>
  </tr>

    
  <tr>
    <td>14:15–15:45</td>
    <td>Tutorial: <b><a href="#tut0-1">SHAD C++ Library</a></b></td>
    <td>Discovery Room, DPI</td>
  </tr>

    
  <tr>
    <td>14:15–15:45</td>
    <td>Tutorial: <b><a href="#tut0-2">NVMExplorer</a></b></td>
    <td>Classroom A, DPI</td>
  </tr>

    
  
      <tr>
        <td>15:45–16:15</td>
        <td>Coffee Break</td>
        <td>Discovery Room, DPI</td>
      </tr>


    
  <tr>
    <td>16:15–17:45</td>
    <td>Tutorials / Workshops resume</td>
    <td>(locations as above)</td>
  </tr>

  </table>


  <p><a id="tut0-0"></a></p>
<h5>Tutorial: Memory-Centric Computing</h5>
<ul>
<li><strong>Onur Mutlu</strong> (ETH Zurich)</li>
</ul>
<p>Computing is bottlenecked by data. Large amounts of application data
overwhelm storage capability, communication capability, and computation
capability of the modern machines we design today. As a result, many key
applications' performance, efficiency and scalability are bottlenecked by
data movement. In this lecture, we describe three major shortcomings of
modern architectures in terms of 1) dealing with data, 2) taking advantage
of the vast amounts of data, and 3) exploiting different semantic
properties of application data. We argue that an intelligent architecture
should be designed to handle data well. We show that handling data well
requires designing architectures based on three key principles: 1)
data-centric, 2) data-driven, 3) data-aware. We give several examples for
how to exploit each of these principles to design a much more efficient and
high performance computing system. We especially discuss recent research
that aims to fundamentally reduce memory latency and energy, and
practically enable computation close to data, with at least two promising novel directions: 1) processing using memory, which exploits analog
operational properties of memory chips to perform massively-parallel
operations in memory, with low-cost changes, 2) processing near memory,
which integrates sophisticated additional processing capability
in memory controllers, the logic layer of 3D-stacked memory technologies,
or memory chips to enable high memory bandwidth and low memory latency to
near-memory logic. We show both types of architectures can enable orders of
magnitude improvements in performance and energy consumption of many
important workloads, such as graph analytics, database systems, machine
learning, video processing. We discuss how to enable adoption of such
fundamentally more intelligent architectures, which we believe are key to
efficiency, performance, and sustainability. We conclude with some guiding
principles for future computing architecture and system designs.</p>
<p><a id="tut0-1"></a></p>
<h5>Tutorial: Boosting Productivity and Applications Performance on Parallel Distributed Systems with the SHAD C++ Library</h5>
<ul>
<li><strong>Vito Giovanni Castellana</strong> (Pacific Northwest National Laboratory, Richland, WA)</li>
<li><strong>Marco Minutoli</strong> (Pacific Northwest National Laboratory, Richland, WA)</li>
<li><strong>John Feo</strong> (Pacific Northwest National Laboratory, Richland, WA)</li>
</ul>
<p>As the complexity and scale of High Performance Computing systems grows
(node, core, and accelerators counts, memory, network), so does the
complexity of applications, and thus, the demand for portability and
productivity. With these issues in mind, we have designed SHAD, the
Scalable High-performance Algorithms and Data-structures library. SHAD is
open source software, written in C++, for C++ developers. Unlike other HPC
libraries for distributed systems, which rely on SPMD models, SHAD adopts a
shared-memory programming abstraction, to make C++ programmers feel at
home. Thanks to its abstraction layers, SHAD can target different systems,
ranging from laptops to HPC clusters, without any need for modifying the
user-level code. In this tutorial, we first overview the design of the SHAD
library, depicting its main components: runtime systems abstractions for
tasking; parallel and distributed data-structures; STL-compliant interfaces
and algorithms.  We then propose an interactive hands-on session, with
coding exercises covering the different components of the software, from
the tasking API up to the STL algorithms and Data Structures layer.
The SHAD library is available at <a href="https://github.com/pnnl/SHAD">https://github.com/pnnl/SHAD</a>.</p>
<p><a id="tut0-2"></a></p>
<h5>Tutorial: NVMExplorer: A Framework for Cross-Stack Comparisons of Embedded Non-Volatile Memory Solutions</h5>
<ul>
<li><strong>Lilian Pentecost</strong> (Amherst College)</li>
<li><strong>Alexander Hankin</strong> (Harvard / Intel)</li>
<li><strong>Marco Donato</strong> (Tufts)</li>
<li><strong>Mark Hempstead</strong> (Tufts)</li>
<li><strong>Gu-Yeon Wei</strong> (Harvard)</li>
<li><strong>David Brooks</strong> (Harvard)</li>
</ul>
<p>NVMExplorer is a design space exploration framework that addresses key
memory system design questions and reveals opportunities and optimizations
for embedded NVMs under realistic system-level constraints, while providing
a flexible interface and modular evaluation to empower further
investigations.  This tutorial will walk through hands-on design studies
using our open-source code base, give instruction for how to use our
interactive data visualization dashboard, and highlight our most recent
additions to the framework, including new data-intensive workload
characteristics and 3D-integrated memory solutions.  We will additionally
guide attendees to configure and run their own design studies according to
their interests.  See our webpage (<a href="http://nvmexplorer.seas.harvard.edu/">http://nvmexplorer.seas.harvard.edu/</a>)
for details.</p>

  <a id="tut1"></a>

  <h2>Sunday, October 9, 2022</h2>

  <a href="#top">Back to navigation</a>

  
  <table class="table table-striped">
    <thead>
      <td>Time</td>
      <td>What</td>
      <td>Where</td>
    </thead>
    
        
      <tr>
        <td>8:00</td>
        <td><p>Registration opens</p>

              <p>
              Please allow sufficient time to clear building security.
              See <a href='attend.html#arrival'>here</a> for instructions.
              </p>
              </td>
        <td>DPI</td>
      </tr>


    
  
      <tr>
        <td>8:00–9:00</td>
        <td>Continental Breakfast</td>
        <td>Discovery Room, DPI</td>
      </tr>


    
  <tr>
    <td>9:00–10:30</td>
    <td>Tutorial: <b><a href="#tut1-3">COMET</a></b></td>
    <td>Discovery Room, DPI</td>
  </tr>

    
  <tr>
    <td>9:00–10:30</td>
    <td>Tutorial: <b><a href="#tut1-1">SODA Synthesizer, pt. 1</a></b></td>
    <td>Orange & Blue Room, IC</td>
  </tr>

    
  
      <tr>
        <td>10:30–11:00</td>
        <td>Coffee Break</td>
        <td>Discovery Room, DPI</td>
      </tr>


    
  <tr>
    <td>11:00–12:30</td>
    <td>Tutorials / Workshops resume</td>
    <td>(locations as above)</td>
  </tr>

    
  
      <tr>
        <td>12:30–14:00</td>
        <td>Lunch</td>
        <td><a href='attend.html#restaurants'>(Attendees on their own)</a></td>
      </tr>


    
  <tr>
    <td>14:15–15:45</td>
    <td>Tutorial: <b><a href="#tut1-2">SYCL</a></b></td>
    <td>Discovery Room, DPI</td>
  </tr>

    
  <tr>
    <td>14:15–15:45</td>
    <td>Tutorial: <b><a href="#tut1-1">SODA Synthesizer, pt. 2</a></b></td>
    <td>Orange & Blue Room, IC</td>
  </tr>

    
  
      <tr>
        <td>15:45–16:15</td>
        <td>Coffee Break</td>
        <td>Discovery Room, DPI</td>
      </tr>


    
  <tr>
    <td>16:15–17:45</td>
    <td>Tutorials / Workshops resume</td>
    <td>(locations as above)</td>
  </tr>

  </table>


  <a id="tut1-1"></a>

  <h5>Tutorial: SODA Synthesizer: Accelerating Data Science Applications with an end-to-end Silicon Compiler</h5>
<ul>
<li><strong>Nicolas Bohm Agostini</strong></li>
<li><strong>Serena Curzel</strong></li>
<li><strong>Michele Fiorito</strong></li>
<li><strong>Vito Giovanni Castellana</strong></li>
<li><strong>Fabrizio Ferrandi</strong></li>
<li><strong>Antonino Tumeo</strong></li>
</ul>
<p>Data Science applications (machine learning, graph analytics) are among the
main drivers for the renewed interests in designing domain specific
accelerators, both for reconfigurable devices (Field Programmable Gate
Arrays) and Application-Specific Integrated Circuits (ASICs). Today, the
availability of new high-level synthesis (HLS) tools to generate
accelerators starting from high-level specifications provides easier access
to FPGAs or ASICs and preserves programmer productivity. However, the
conventional HLS flow typically starts from languages such as C, C++, or
OpenCL, heavily annotated with information to guide the hardware
generation, still leaving a significant gap with respect to the (Python
based) data science frameworks.</p>
<p>This tutorial will discuss HLS to accelerate data science on FPGAs or
ASICs, highlighting key methodologies, trends, advantages, benefits, but
also gaps that still need to be closed. The tutorial will provide a
hands-on experience of the SOftware Defined Accelerators (SODA)
Synthesizer, a toolchain composed of SODA-OPT, an opensource front-end and
optimizer that interface with productive programming data science
frameworks in Python, and Bambu, the most advanced open-source HLS tool
available, able to generate optimized accelerators for data-intensive
kernels.</p>
<p><a id="tut1-2"></a></p>
<h5>Tutorial: SYCL for heterogenous computing: updates, experience, and feedback</h5>
<ul>
<li><strong>Zheming Jin</strong> (ORNL)</li>
</ul>
<p>SYCL programming is based on standard ISO C++ with higher-level
abstraction. It is a promising programming model for CPU, GPU, and other
accelerators. The tutorial is organized as invited talks from researchers
and developers in the SYCL community.  Whether or not you are familiar with
SYCL, we hope that the tutorial will be interesting and valuable to your
work.</p>
<p>A number of talks were presented as part of this tutorial:</p>
<ul>
<li><strong>SYCL Future Codesign with RISC-V, HPC, and AI.</strong>  <em>Michael Wong</em>, Intel</li>
<li><strong>Utilizing SYCL for Math Libraries − Lessons from Tasmanian and heFFTe.</strong>
  <em>Miroslav Stoyanov</em>, Oak Ridge National Lab</li>
<li><strong>Experimental Study of SYCL Graph and Performance Portability.</strong>
  <em>Tsung-Wei Huang</em>, University of Utah</li>
<li><strong>MDSPAN - A Deep Dive Spanning C++, SYCL & Kokkos</strong>
  <em>Nevin Liber</em>, Argonne National Lab</li>
</ul>
<p><a id="tut1-3"></a></p>
<h5>Tutorial: COMET: A Domain-Specific Compilation of High-Performance Computational Chemistry</h5>
<ul>
<li><strong>Gokcen Kestor</strong> (Pacific Northwest National Laboratory, Richland, WA)</li>
<li><strong>Rizwan A. Ashraf</strong> (Pacific Northwest National Laboratory, Richland, WA)</li>
<li><strong>Luanzheng  Guo</strong> (Pacific Northwest National Laboratory, Richland, WA )</li>
<li><strong>Ryan D. Friese</strong> (Pacific Northwest National Laboratory, Richland, WA )</li>
<li><strong>Zhen Peng</strong> (Pacific Northwest National Laboratory, Richland, WA)</li>
</ul>
<p>The recent slowdown of growth in realized multi-core performance of commodity microprocessors has
pushed vendors and users to consider more specialized architectures, including GPUs, FPGAs, and
system-on-chip. Several domains, such as artificial intelligence, have experienced an explosion of
highly specialized heterogeneous architectures. With such a large variety of architectures,
performance portability and productivity have become as important as peak performance, if not more.</p>
<p>This tutorial introduces COMET (COMpiler for Extreme Targets), a compiler framework that aims at
providing performance portability and productivity on heterogenous platforms based on the principle of
“write once, run everywhere.” The COMET compiler consists of a Domain Specific Language (DSL) for
sparse and dense tensor algebra computations and, a progressive lowering process to map high-level
operations to low-level architectural resources. COMET is built using Multi-Level IR (MLIR) Compiler
Framework. Drawing motivation from MLIR, the COMET compiler performs different optimizations and code
transformations at each level of the IR stack. This tutorial will provide an overview of the COMET
compiler and its supported frontends. It will also review the optimizations and transformations
supported by the COMET compiler for efficient code generation on target architectures. Hands-on
sections will guide attendees how to write their applications based on sparse and dense tensor algebra
operations and how to use various compiler optimizations for high performance. At the end of this
tutorial, attendees should learn the goals and principles of the compiler framework and how to write
various dense and sparse programs using the COMET DSL, NumPy, or Rust, perform sophisticated
optimizations including high-level domain specific optimizations, and generate code for various
architectures, including CPU and FPGA from a single-source file.</p>

    </div>
    <div class="col-md-4">
      <h2>Important Dates and Deadlines</h2>
<p><strong>Conference Papers:</strong></p>
<ul>
<li><del>Abstracts: April 18, 2022</del></li>
<li><strong><del>Full Papers: April 25, 2022</del></strong></li>
<li><del>Round 1 Rebuttal: June 6–9, 2022</del></li>
<li><del>Round 2 Rebuttal: July 11–14, 2022</del></li>
<li><del>Author Notification: July 29, 2022</del></li>
<li><del>Camera Ready Papers: August 26, 2022</del></li>
</ul>
<p><strong>Posters:</strong></p>
<ul>
<li><del>Poster Submission Deadline: September 1, 2022</del></li>
<li><del>Author Notification: September 15, 2022</del></li>
<li><del>Extended Abstract: September 29, 2022</del></li>
<li><del>Poster Session: October 10, 2022</del></li>
</ul>
<p><strong><a href="./src.html">ACM Student Research Competition</a>:</strong></p>
<ul>
<li><del>Abstract Submission Deadline: September 8, 2022</del></li>
<li><del>Author Notification: September 16, 2022</del></li>
<li><del>SRC Poster Session: October 11, 2022</del></li>
<li><del>SRC Finalist Presentations: October 12, 2022</del></li>
</ul>
<p><strong><a href="attend.html#travel-awards">Student Travel Awards</a>:</strong></p>
<ul>
<li><del>Application Deadline: October 5, 2022</del></li>
</ul>
<p><strong>Workshops and Tutorials:</strong></p>
<ul>
<li>Workshops/Tutorials: October 8–9, 2022</li>
</ul>
<p><strong>Conference: October 10–12, 2022</strong></p>
<hr />
<h3>Previous PACTs</h3>
<ul>
<li><a href="http://pact21.snu.ac.kr/">PACT21</a>
  (<a href="https://ieeexplore.ieee.org/xpl/conhome/9563009/proceeding">proceedings</a>)</li>
<li><a href="https://pact20.cc.gatech.edu/">PACT20</a>
  (<a href="https://dl.acm.org/doi/proceedings/10.1145/3410463">proceedings</a>)</li>
<li><a href="https://hpc.pnl.gov/pact19/">PACT19</a>
  (<a href="https://ieeexplore.ieee.org/xpl/conhome/8890589/proceeding">proceedings</a>)</li>
<li><a href="http://www.cs.ucy.ac.cy/conferences/pact2018/">PACT18</a>
  (<a href="https://dl.acm.org/doi/proceedings/10.1145/3243176">proceedings</a>)</li>
<li><a href="https://parasol.tamu.edu/pact17/">PACT17</a>
  (<a href="https://www.computer.org/csdl/proceedings/pact/2017/12OmNwbcJ4M">proceedings</a>)</li>
<li>PACT16
  (<a href="https://dl.acm.org/doi/proceedings/10.1145/2967938">proceedings</a>),</li>
<li><a href="https://sites.google.com/a/lbl.gov/pact2015/">PACT15</a>
  (<a href="https://ieeexplore.ieee.org/xpl/conhome/7425426/proceeding">proceedings</a>)</li>
<li><a href="http://pact2014.pactconf.org/">PACT14</a>
  (<a href="https://dl.acm.org/doi/proceedings/10.1145/2628071">proceedings</a>)</li>
</ul>
<details>
<summary>Earlier PACTs</summary>
<ul>
<li><a href="http://conferences.inf.ed.ac.uk/pact2013/">PACT13</a></li>
<li><a href="http://pact2012.ece.northwestern.edu/index.html">PACT12</a></li>
<li><a href="https://parasol.tamu.edu/pact11/">PACT11</a></li>
<li><a href="http://www.complang.tuwien.ac.at/PACT-2010/">PACT10</a></li>
<li><a href="http://pact09.renci.org/">PACT09</a></li>
<li><a href="http://www.eecg.toronto.edu/pact/">PACT08</a></li>
<li><a href="http://pact07.cs.tamu.edu/">PACT07</a></li>
<li><a href="http://www.cs.virginia.edu/~pact2006/">PACT06</a></li>
<li><a href="http://pact05.ce.ucsc.edu/">PACT05</a></li>
<li><a href="https://home.mis.u-picardie.fr/~cerin/pact/">PACT04</a></li>
<li><a href="https://www.ccis.northeastern.edu/pact03/">PACT03</a></li>
<li><a href="http://moss.csc.ncsu.edu/pact02/">PACT02</a></li>
<li><a href="http://research.ac.upc.es/pact01/">PACT01</a></li>
<li><a href="http://eecs.oregonstate.edu/pact2000/">PACT00</a></li>
<li><a href="http://www.cs.ucy.ac.cy/~pact99/">PACT99</a></li>
</ul>
</details>
<hr />
<h3>Sponsors</h3>
<h4>Platinum</h4>
<p><img alt="Qualcomm" src="images-generated/qualcomm.png" /></p>
<h4>Gold</h4>
<p><img alt="Huawei" src="images-generated/huawei.png" /></p>
<h4>Supporters</h4>
<p><img alt="ACM SIGARCH" src="images/acm-sigarch-logo.png" /></p>
<p><img alt="IEEE Computer Society" src="images/ieee-cs-logo.png" /></p>
<div class="text-muted">
<ul>
<li><a href="https://tc.computer.org/tcpp/">Technical Committee on Parallel Processing</a></li>
<li><a href="https://ieeetcca.org/">Technical Committee on Computer Architecture</a></li>
</ul>
</div>
<p><img alt="IFIP" src="images/ifip-logo.png" /></p>
<h4>Academic</h4>
<p><a href="https://cs.illinois.edu"><img alt="CS@Illinois" src="images-generated/illinois-wordmark.png" /></a></p>
    </div>
  </div>

      </main>
      <footer class="pt-5 my-5 text-muted border-top">
        © PACT 2022 Organizers
        ·
        <a href="https://github.com/pact-2022/pact-2022.github.io">
          Edit or suggest changes to this web site</a>
      </footer>
    </div>
  </body>
</html>
