INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/home/ubuntu/xilinx_install/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling example_test.cpp_pre.cpp.tb.cpp
   Compiling example.cpp_pre.cpp.tb.cpp
   Compiling apatb_example.cpp
   Compiling apatb_example_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
HLS AXI-Stream no side-channel data example
Success HW and SW results match
HLS AXI-Stream no side-channel data example
Success HW and SW results match
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/ubuntu/xilinx_install/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_example_top glbl -Oenable_linking_all_libraries -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s example 
Multi-threading is on. Using 62 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_mul_9ns_10ns_18_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_mul_9ns_10ns_18_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_example_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_example_Pipeline_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example_Pipeline_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_example_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example_Pipeline_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_example_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_example_Pipeline_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example_Pipeline_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_BUS_A_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_BUS_A_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/AESL_axi_slave_BUS_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_BUS_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_mac_muladd_9ns_9ns_9ns_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_mac_muladd_9ns_9ns_9ns_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module example_mac_muladd_9ns_9ns_9ns_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_A_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_A_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_example_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.example_A_RAM_AUTO_1R1W
Compiling module xil_defaultlib.example_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.example_example_Pipeline_1
Compiling module xil_defaultlib.example_example_Pipeline_2
Compiling module xil_defaultlib.example_example_Pipeline_3
Compiling module xil_defaultlib.example_mul_9ns_10ns_18_1_1(NUM_...
Compiling module xil_defaultlib.example_mul_32s_32s_32_1_1(NUM_S...
Compiling module xil_defaultlib.example_mac_muladd_9ns_9ns_9ns_1...
Compiling module xil_defaultlib.example_mac_muladd_9ns_9ns_9ns_1...
Compiling module xil_defaultlib.example_example_Pipeline_VITIS_L...
Compiling module xil_defaultlib.example_example_Pipeline_5
Compiling module xil_defaultlib.example_BUS_A_s_axi
Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.example_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.example_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.example_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.example_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.example_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.example_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.example_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.example_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.example_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.example_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.example_gmem_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.example_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.example
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_BUS_A
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_example_top
Compiling module work.glbl
Built simulation snapshot example

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/example/xsim_script.tcl
# xsim {example} -autoloadwcfg -tclbatch {example.tcl}
Time resolution is 1 ps
source example.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 0 / 1 [7.94%] @ "50000123000"
// RTL Simulation : 0 / 1 [15.87%] @ "100000128000"
// RTL Simulation : 0 / 1 [23.81%] @ "150000133000"
// RTL Simulation : 0 / 1 [31.75%] @ "200000138000"
// RTL Simulation : 0 / 1 [39.68%] @ "250000143000"
// RTL Simulation : 0 / 1 [47.62%] @ "300000148000"
// RTL Simulation : 0 / 1 [55.56%] @ "350000153000"
// RTL Simulation : 0 / 1 [63.49%] @ "400000158000"
// RTL Simulation : 0 / 1 [71.43%] @ "450000163000"
// RTL Simulation : 0 / 1 [79.37%] @ "500000168000"
// RTL Simulation : 0 / 1 [87.30%] @ "550000173000"
// RTL Simulation : 0 / 1 [95.24%] @ "600000178000"
// RTL Simulation : 1 / 1 [100.00%] @ "630157043000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 630157072500 ps : File "/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example.autotb.v" Line 433
run: Time (s): cpu = 00:00:00.54 ; elapsed = 00:43:36 . Memory (MB): peak = 1245.824 ; gain = 0.000 ; free physical = 124533 ; free virtual = 143898
## quit
INFO: xsimkernel Simulation Memory Usage: 4941616 KB (Peak: 5007152 KB), Simulation CPU Usage: 2615310 ms
INFO: [Common 17-206] Exiting xsim at Tue Apr 18 12:32:49 2023...
HLS AXI-Stream no side-channel data example
Success HW and SW results match
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
