Sir verilog file folder conatins all the modules.It also contains the main verilog file and the testbench. 
Sir you can compile all the code by using the command iverilog -o my -c list.txt
by going into the verilog files folder.   
Sir there we have simulated the  result using the gtkwave simulator.
We have also shared the initial designs and code done by us in the folder "Initial Design and Codes".
   
  

                                               