<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/arm/faults.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>arch/arm/faults.cc</h1>  </div>
</div>
<div class="contents">
<a href="arch_2arm_2faults_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2010 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span>
<a name="l00015"></a>00015 <span class="comment"> * Copyright (c) 2007-2008 The Florida State University</span>
<a name="l00016"></a>00016 <span class="comment"> * All rights reserved.</span>
<a name="l00017"></a>00017 <span class="comment"> *</span>
<a name="l00018"></a>00018 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00019"></a>00019 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00020"></a>00020 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00021"></a>00021 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00022"></a>00022 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00023"></a>00023 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00024"></a>00024 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00025"></a>00025 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00026"></a>00026 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00027"></a>00027 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00028"></a>00028 <span class="comment"> *</span>
<a name="l00029"></a>00029 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00030"></a>00030 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00031"></a>00031 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00032"></a>00032 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00033"></a>00033 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00034"></a>00034 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00035"></a>00035 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00036"></a>00036 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00037"></a>00037 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00038"></a>00038 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00039"></a>00039 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00040"></a>00040 <span class="comment"> *</span>
<a name="l00041"></a>00041 <span class="comment"> * Authors: Ali Saidi</span>
<a name="l00042"></a>00042 <span class="comment"> *          Gabe Black</span>
<a name="l00043"></a>00043 <span class="comment"> */</span>
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2faults_8hh.html">arch/arm/faults.hh</a>&quot;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &quot;<a class="code" href="trace_8hh.html">base/trace.hh</a>&quot;</span>
<a name="l00047"></a>00047 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span>
<a name="l00048"></a><a class="code" href="classArmISA_1_1ArmFaultVals.html#a5aeab8fa75eff3fc0cec0c01a2dea13a">00048</a> <span class="preprocessor">#include &quot;<a class="code" href="thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &quot;debug/Faults.hh&quot;</span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span>
<a name="l00051"></a><a class="code" href="classArmISA_1_1ArmFaultVals.html#a14d157bf9fba1d2f91c91f44e4e5ce36">00051</a> 
<a name="l00052"></a>00052 <span class="keyword">namespace </span>ArmISA
<a name="l00053"></a>00053 {
<a name="l00054"></a>00054 
<a name="l00055"></a><a class="code" href="classArmISA_1_1ArmFaultVals.html#a31fc87f89dd44915a8508976d411b799">00055</a> <span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;Reset&gt;::vals</a> =
<a name="l00056"></a>00056 {<span class="stringliteral">&quot;reset&quot;</span>, 0x00, MODE_SVC, 0, 0, <span class="keyword">true</span>, <span class="keyword">true</span>, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00057"></a>00057 
<a name="l00058"></a><a class="code" href="classArmISA_1_1ArmFaultVals.html#ac32c979e20a37af0999ea072b5303f86">00058</a> <span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;UndefinedInstruction&gt;::vals</a> =
<a name="l00059"></a>00059 {<span class="stringliteral">&quot;Undefined Instruction&quot;</span>, 0x04, MODE_UNDEFINED, 4 ,2, <span class="keyword">false</span>, <span class="keyword">false</span>,
<a name="l00060"></a>00060  <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()} ;
<a name="l00061"></a><a class="code" href="classArmISA_1_1ArmFaultVals.html#abe1afb9a9d8ce29d044c42522fae29a4">00061</a> 
<a name="l00062"></a>00062 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;SupervisorCall&gt;::vals</a> =
<a name="l00063"></a>00063 {<span class="stringliteral">&quot;Supervisor Call&quot;</span>, 0x08, MODE_SVC, 4, 2, <span class="keyword">false</span>, <span class="keyword">false</span>, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00064"></a><a class="code" href="classArmISA_1_1ArmFaultVals.html#aca08091eeb357cf83fc73a0698455671">00064</a> 
<a name="l00065"></a>00065 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;PrefetchAbort&gt;::vals</a> =
<a name="l00066"></a>00066 {<span class="stringliteral">&quot;Prefetch Abort&quot;</span>, 0x0C, MODE_ABORT, 4, 4, <span class="keyword">true</span>, <span class="keyword">false</span>, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00067"></a><a class="code" href="classArmISA_1_1ArmFaultVals.html#a04679e4f1434d90d057eede990212194">00067</a> 
<a name="l00068"></a>00068 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;DataAbort&gt;::vals</a> =
<a name="l00069"></a>00069 {<span class="stringliteral">&quot;Data Abort&quot;</span>, 0x10, MODE_ABORT, 8, 8, <span class="keyword">true</span>, <span class="keyword">false</span>, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00070"></a><a class="code" href="classArmISA_1_1ArmFaultVals.html#a750ff641a60f95903493d57b2c8db7e9">00070</a> 
<a name="l00071"></a>00071 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;Interrupt&gt;::vals</a> =
<a name="l00072"></a>00072 {<span class="stringliteral">&quot;IRQ&quot;</span>, 0x18, MODE_IRQ, 4, 4, <span class="keyword">true</span>, <span class="keyword">false</span>, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00073"></a><a class="code" href="classArmISA_1_1ArmFaultVals.html#a44fb4d829274aba7974daab03e8bb9c1">00073</a> 
<a name="l00074"></a>00074 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;FastInterrupt&gt;::vals</a> =
<a name="l00075"></a>00075 {<span class="stringliteral">&quot;FIQ&quot;</span>, 0x1C, MODE_FIQ, 4, 4, <span class="keyword">true</span>, <span class="keyword">true</span>, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()};
<a name="l00076"></a><a class="code" href="classArmISA_1_1ArmFault.html#a881164d3e4888fa066b6beee21b94bfa">00076</a> 
<a name="l00077"></a>00077 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;FlushPipe&gt;::vals</a> =
<a name="l00078"></a>00078 {<span class="stringliteral">&quot;Pipe Flush&quot;</span>, 0x00, MODE_SVC, 0, 0, <span class="keyword">true</span>, <span class="keyword">true</span>, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()}; <span class="comment">// dummy values</span>
<a name="l00079"></a>00079 
<a name="l00080"></a>00080 <span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;ArmSev&gt;::vals</a> =
<a name="l00081"></a>00081 {<span class="stringliteral">&quot;ArmSev Flush&quot;</span>, 0x00, MODE_SVC, 0, 0, <span class="keyword">true</span>, <span class="keyword">true</span>, <a class="code" href="sim_2faults_8hh.html#afd21824d6eba50d78a4785991e6d122e">FaultStat</a>()}; <span class="comment">// dummy values</span>
<a name="l00082"></a>00082 <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> 
<a name="l00083"></a>00083 <a class="code" href="classArmISA_1_1ArmFault.html#a881164d3e4888fa066b6beee21b94bfa">ArmFault::getVector</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc)
<a name="l00084"></a>00084 {
<a name="l00085"></a>00085     <span class="comment">// ARM ARM B1-3</span>
<a name="l00086"></a>00086 
<a name="l00087"></a>00087     SCTLR sctlr = tc-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1">MISCREG_SCTLR</a>);
<a name="l00088"></a>00088 
<a name="l00089"></a>00089     <span class="comment">// panic if SCTLR.VE because I have no idea what to do with vectored</span>
<a name="l00090"></a>00090     <span class="comment">// interrupts</span>
<a name="l00091"></a>00091     assert(!sctlr.ve);
<a name="l00092"></a>00092 
<a name="l00093"></a><a class="code" href="classArmISA_1_1ArmFault.html#a1885c38394e0b8835621e4879aa31a02">00093</a>     <span class="keywordflow">if</span> (!sctlr.v)
<a name="l00094"></a>00094         <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ArmFault.html#a4b3362a8eb903d8a0303ebe704eb31b6">offset</a>();
<a name="l00095"></a>00095     <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ArmFault.html#a4b3362a8eb903d8a0303ebe704eb31b6">offset</a>() + <a class="code" href="namespaceArmISA.html#a77e6fd49ff51fff04b662beb0a5f2f33">HighVecs</a>;
<a name="l00096"></a>00096 
<a name="l00097"></a>00097 }
<a name="l00098"></a>00098 
<a name="l00099"></a>00099 <span class="keywordtype">void</span> 
<a name="l00100"></a>00100 <a class="code" href="classArmISA_1_1ArmFault.html#a1885c38394e0b8835621e4879aa31a02">ArmFault::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00101"></a>00101 {
<a name="l00102"></a>00102     <span class="comment">// ARM ARM B1.6.3</span>
<a name="l00103"></a>00103     <a class="code" href="classArmISA_1_1ArmFault.html#a1885c38394e0b8835621e4879aa31a02">FaultBase::invoke</a>(tc);
<a name="l00104"></a>00104     <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>)
<a name="l00105"></a>00105         <span class="keywordflow">return</span>;
<a name="l00106"></a>00106     <a class="code" href="classArmISA_1_1ArmFault.html#ac06bae1106a3a3a9a27f8a340b32685b">countStat</a>()++;
<a name="l00107"></a>00107 
<a name="l00108"></a>00108     SCTLR sctlr = tc-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1">MISCREG_SCTLR</a>);
<a name="l00109"></a>00109     CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);
<a name="l00110"></a>00110     CPSR saved_cpsr = tc-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);
<a name="l00111"></a>00111     saved_cpsr.nz = tc-&gt;<a class="code" href="classThreadContext.html#a328471149b318afecfe5b52d9696bfdc">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae45ce09a87557d47e6dbe7eaa8e3bff2">INTREG_CONDCODES_NZ</a>);
<a name="l00112"></a>00112     saved_cpsr.c = tc-&gt;<a class="code" href="classThreadContext.html#a328471149b318afecfe5b52d9696bfdc">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa6ef0b3bf68f0df86403cfc03322abe7">INTREG_CONDCODES_C</a>);
<a name="l00113"></a>00113     saved_cpsr.v = tc-&gt;<a class="code" href="classThreadContext.html#a328471149b318afecfe5b52d9696bfdc">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa491043511f85aaa74a31ddd66b5dd155">INTREG_CONDCODES_V</a>);
<a name="l00114"></a>00114     saved_cpsr.ge = tc-&gt;<a class="code" href="classThreadContext.html#a328471149b318afecfe5b52d9696bfdc">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa75bb93edf753e5b1d58a934eefdf9db0">INTREG_CONDCODES_GE</a>);
<a name="l00115"></a>00115 
<a name="l00116"></a>00116     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> curPc M5_VAR_USED = tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>().pc();
<a name="l00117"></a>00117     ITSTATE it = tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>().itstate();
<a name="l00118"></a>00118     saved_cpsr.it2 = it.top6;
<a name="l00119"></a>00119     saved_cpsr.it1 = it.bottom2;
<a name="l00120"></a>00120 
<a name="l00121"></a>00121     cpsr.mode = <a class="code" href="classArmISA_1_1ArmFault.html#a5c92c282cacbf2692b892b350531ff93">nextMode</a>();
<a name="l00122"></a>00122     cpsr.it1 = cpsr.it2 = 0;
<a name="l00123"></a>00123     cpsr.j = 0;
<a name="l00124"></a>00124    
<a name="l00125"></a>00125     cpsr.t = sctlr.te;
<a name="l00126"></a>00126     cpsr.a = cpsr.a | <a class="code" href="classArmISA_1_1ArmFault.html#a02b3f76ed272a086fa59f3e1beffca0f">abortDisable</a>();
<a name="l00127"></a>00127     cpsr.f = cpsr.f | <a class="code" href="classArmISA_1_1ArmFault.html#a73f21ccb4b3137a7d1ce9d70bb2a682b">fiqDisable</a>();
<a name="l00128"></a>00128     cpsr.i = 1;
<a name="l00129"></a>00129     cpsr.e = sctlr.ee;
<a name="l00130"></a>00130     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>, cpsr);
<a name="l00131"></a>00131     <span class="comment">// Make sure mailbox sets to one always</span>
<a name="l00132"></a>00132     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4">MISCREG_SEV_MAILBOX</a>, 1);
<a name="l00133"></a>00133     tc-&gt;<a class="code" href="classThreadContext.html#ad008e016fd7ac09d11a85a80aa917b41">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa39bbaff29cdc1f5ae5f3779c85c0630b">INTREG_LR</a>, curPc +
<a name="l00134"></a>00134             (saved_cpsr.t ? <a class="code" href="classArmISA_1_1ArmFault.html#a594b403bf99cd28b1ce6c2ddd27e31a5">thumbPcOffset</a>() : <a class="code" href="classArmISA_1_1ArmFault.html#ab27e9d8612269f02b3f7f067282bbd84">armPcOffset</a>()));
<a name="l00135"></a>00135 
<a name="l00136"></a>00136     <span class="keywordflow">switch</span> (<a class="code" href="classArmISA_1_1ArmFault.html#a5c92c282cacbf2692b892b350531ff93">nextMode</a>()) {
<a name="l00137"></a>00137       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495">MODE_FIQ</a>:
<a name="l00138"></a>00138         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3cdb1317a25175044b454f01a85e080">MISCREG_SPSR_FIQ</a>, saved_cpsr);
<a name="l00139"></a>00139         <span class="keywordflow">break</span>;
<a name="l00140"></a>00140       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa8b093879d9c3d3c53b43dc742fefb20d">MODE_IRQ</a>:
<a name="l00141"></a>00141         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5882c3c544025702f76f0045efa5ec31">MISCREG_SPSR_IRQ</a>, saved_cpsr);
<a name="l00142"></a>00142         <span class="keywordflow">break</span>;
<a name="l00143"></a>00143       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525">MODE_SVC</a>:
<a name="l00144"></a>00144         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cade4b60cfb1d5a208ea54f119692adc2a">MISCREG_SPSR_SVC</a>, saved_cpsr);
<a name="l00145"></a>00145         <span class="keywordflow">break</span>;
<a name="l00146"></a>00146       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa10cc39a52b92ebf858ea22641d4b8f67">MODE_UNDEFINED</a>:
<a name="l00147"></a>00147         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0cddb533c7dccbe89da87203c21f5cc7">MISCREG_SPSR_UND</a>, saved_cpsr);
<a name="l00148"></a>00148         <span class="keywordflow">break</span>;
<a name="l00149"></a>00149       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa30dcc6cd75f082e88b37560c616eb085">MODE_ABORT</a>:
<a name="l00150"></a>00150         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7ac1b2166841b17fab9db5286276a3fe">MISCREG_SPSR_ABT</a>, saved_cpsr);
<a name="l00151"></a>00151         <span class="keywordflow">break</span>;
<a name="l00152"></a>00152       <span class="keywordflow">default</span>:
<a name="l00153"></a>00153         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;unknown Mode\n&quot;</span>);
<a name="l00154"></a>00154     }
<a name="l00155"></a>00155 
<a name="l00156"></a>00156     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> newPc = <a class="code" href="classArmISA_1_1ArmFault.html#a881164d3e4888fa066b6beee21b94bfa">getVector</a>(tc);
<a name="l00157"></a>00157     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Faults, <span class="stringliteral">&quot;Invoking Fault:%s cpsr:%#x PC:%#x lr:%#x newVec: %#x\n&quot;</span>,
<a name="l00158"></a>00158             <a class="code" href="classFaultBase.html#a70d24f6fcbc429e1b3941e84a754c38e">name</a>(), cpsr, curPc, tc-&gt;<a class="code" href="classThreadContext.html#a328471149b318afecfe5b52d9696bfdc">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa39bbaff29cdc1f5ae5f3779c85c0630b">INTREG_LR</a>), newPc);
<a name="l00159"></a>00159     <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>(newPc);
<a name="l00160"></a>00160     <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.thumb(cpsr.t);
<a name="l00161"></a><a class="code" href="classArmISA_1_1Reset.html#a4ca54d3253dafbb8d51294f890e5c5b0">00161</a>     <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.nextThumb(<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.thumb());
<a name="l00162"></a>00162     <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.jazelle(cpsr.j);
<a name="l00163"></a>00163     <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.nextJazelle(<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.jazelle());
<a name="l00164"></a>00164     tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>);
<a name="l00165"></a>00165 }
<a name="l00166"></a>00166 
<a name="l00167"></a>00167 <span class="keywordtype">void</span>
<a name="l00168"></a>00168 <a class="code" href="classArmISA_1_1Reset.html#a4ca54d3253dafbb8d51294f890e5c5b0">Reset::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00169"></a>00169 {
<a name="l00170"></a>00170     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>) {
<a name="l00171"></a><a class="code" href="classArmISA_1_1UndefinedInstruction.html#a653aeef5cf39acb9039a176d9358a6bf">00171</a>         tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#a78460b91ab706b2ec07a92e268f07052">clearInterrupts</a>();
<a name="l00172"></a>00172         tc-&gt;<a class="code" href="classThreadContext.html#a36c8d3323b3e201ca43289e261e5d6ce">clearArchRegs</a>();
<a name="l00173"></a>00173     }
<a name="l00174"></a>00174     <a class="code" href="classArmISA_1_1Reset.html#a4ca54d3253dafbb8d51294f890e5c5b0">ArmFault::invoke</a>(tc, inst);
<a name="l00175"></a>00175 }
<a name="l00176"></a>00176 
<a name="l00177"></a>00177 <span class="keywordtype">void</span>
<a name="l00178"></a>00178 <a class="code" href="classArmISA_1_1UndefinedInstruction.html#a653aeef5cf39acb9039a176d9358a6bf">UndefinedInstruction::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00179"></a>00179 {
<a name="l00180"></a>00180     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>) {
<a name="l00181"></a>00181         <a class="code" href="classArmISA_1_1UndefinedInstruction.html#a653aeef5cf39acb9039a176d9358a6bf">ArmFault::invoke</a>(tc, inst);
<a name="l00182"></a>00182         <span class="keywordflow">return</span>;
<a name="l00183"></a>00183     }
<a name="l00184"></a>00184 
<a name="l00185"></a>00185     <span class="comment">// If the mnemonic isn&#39;t defined this has to be an unknown instruction.</span>
<a name="l00186"></a>00186     assert(<a class="code" href="classArmISA_1_1UndefinedInstruction.html#a8607796a74a429fa40c3e61203184efb">unknown</a> || <a class="code" href="classArmISA_1_1UndefinedInstruction.html#aa24d60d807661549c606db9820cb7b5a">mnemonic</a> != NULL);
<a name="l00187"></a>00187     <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1UndefinedInstruction.html#a2e2b8610ab2f52fa07c3af71bf135fe5">disabled</a>) {
<a name="l00188"></a>00188         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Attempted to execute disabled instruction &quot;</span>
<a name="l00189"></a>00189                 <span class="stringliteral">&quot;&#39;%s&#39; (inst 0x%08x)&quot;</span>, <a class="code" href="classArmISA_1_1UndefinedInstruction.html#aa24d60d807661549c606db9820cb7b5a">mnemonic</a>, <a class="code" href="classArmISA_1_1UndefinedInstruction.html#a9071a17dd5c4cfc550190ed50423d4a6">machInst</a>);
<a name="l00190"></a>00190     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1UndefinedInstruction.html#a8607796a74a429fa40c3e61203184efb">unknown</a>) {
<a name="l00191"></a>00191         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Attempted to execute unknown instruction (inst 0x%08x)&quot;</span>,
<a name="l00192"></a>00192               <a class="code" href="classArmISA_1_1UndefinedInstruction.html#a9071a17dd5c4cfc550190ed50423d4a6">machInst</a>);
<a name="l00193"></a><a class="code" href="classArmISA_1_1SupervisorCall.html#a1961275078cae50da5064003b12fd40a">00193</a>     } <span class="keywordflow">else</span> {
<a name="l00194"></a>00194         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Attempted to execute unimplemented instruction &quot;</span>
<a name="l00195"></a>00195                 <span class="stringliteral">&quot;&#39;%s&#39; (inst 0x%08x)&quot;</span>, <a class="code" href="classArmISA_1_1UndefinedInstruction.html#aa24d60d807661549c606db9820cb7b5a">mnemonic</a>, <a class="code" href="classArmISA_1_1UndefinedInstruction.html#a9071a17dd5c4cfc550190ed50423d4a6">machInst</a>);
<a name="l00196"></a>00196     }
<a name="l00197"></a>00197 }
<a name="l00198"></a>00198 
<a name="l00199"></a>00199 <span class="keywordtype">void</span>
<a name="l00200"></a>00200 <a class="code" href="classArmISA_1_1SupervisorCall.html#a1961275078cae50da5064003b12fd40a">SupervisorCall::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00201"></a>00201 {
<a name="l00202"></a>00202     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>) {
<a name="l00203"></a>00203         <a class="code" href="classArmISA_1_1SupervisorCall.html#a1961275078cae50da5064003b12fd40a">ArmFault::invoke</a>(tc, inst);
<a name="l00204"></a>00204         <span class="keywordflow">return</span>;
<a name="l00205"></a>00205     }
<a name="l00206"></a>00206 
<a name="l00207"></a>00207     <span class="comment">// As of now, there isn&#39;t a 32 bit thumb version of this instruction.</span>
<a name="l00208"></a>00208     assert(!<a class="code" href="classArmISA_1_1SupervisorCall.html#a89892bce3816394e6a752c0bf33971a1">machInst</a>.bigThumb);
<a name="l00209"></a>00209     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> callNum;
<a name="l00210"></a>00210     callNum = tc-&gt;<a class="code" href="classThreadContext.html#a328471149b318afecfe5b52d9696bfdc">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517">INTREG_R7</a>);
<a name="l00211"></a>00211     tc-&gt;<a class="code" href="classThreadContext.html#a028e91f5a96b0e0737695d6f171651f0">syscall</a>(callNum);
<a name="l00212"></a>00212 
<a name="l00213"></a>00213     <span class="comment">// Advance the PC since that won&#39;t happen automatically.</span>
<a name="l00214"></a>00214     <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a> = tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>();
<a name="l00215"></a><a class="code" href="classArmISA_1_1AbortFault.html#a76274685cbae0db0d8aa86568dd24d5c">00215</a>     assert(inst);
<a name="l00216"></a>00216     inst-&gt;advancePC(pc);
<a name="l00217"></a>00217     tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(pc);
<a name="l00218"></a>00218 }
<a name="l00219"></a>00219 
<a name="l00220"></a>00220 <span class="keyword">template</span>&lt;<span class="keyword">class</span> T&gt;
<a name="l00221"></a>00221 <span class="keywordtype">void</span>
<a name="l00222"></a>00222 <a class="code" href="classArmISA_1_1AbortFault.html#a76274685cbae0db0d8aa86568dd24d5c">AbortFault&lt;T&gt;::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00223"></a>00223 {
<a name="l00224"></a>00224     <a class="code" href="classArmISA_1_1AbortFault.html#a76274685cbae0db0d8aa86568dd24d5c">ArmFaultVals&lt;T&gt;::invoke</a>(tc, inst);
<a name="l00225"></a>00225     FSR fsr = 0;
<a name="l00226"></a>00226     fsr.fsLow = <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; a...">bits</a>(<a class="code" href="classArmISA_1_1AbortFault.html#a5f6865be3b10f0324f8232ab228ce62e">status</a>, 3, 0);
<a name="l00227"></a>00227     fsr.fsHigh = <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; a...">bits</a>(<a class="code" href="classArmISA_1_1AbortFault.html#a5f6865be3b10f0324f8232ab228ce62e">status</a>, 4);
<a name="l00228"></a>00228     fsr.domain = <a class="code" href="classArmISA_1_1AbortFault.html#ae75ce8945a9bb8406de4f910dd5acd99">domain</a>;
<a name="l00229"></a>00229     fsr.wnr = (<a class="code" href="classArmISA_1_1AbortFault.html#ae7d03955485fc89e02ff012bf17c206a">write</a> ? 1 : 0);
<a name="l00230"></a>00230     fsr.ext = 0;
<a name="l00231"></a><a class="code" href="classArmISA_1_1FlushPipe.html#a7148c9ad1296536517e15602cc9b6283">00231</a>     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(T::FsrIndex, fsr);
<a name="l00232"></a>00232     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(T::FarIndex, <a class="code" href="classArmISA_1_1AbortFault.html#a5144f8bb45da5ef3fbd5f9ea6a87e76f">faultAddr</a>);
<a name="l00233"></a>00233 
<a name="l00234"></a>00234     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Faults, <span class="stringliteral">&quot;Abort Fault fsr=%#x faultAddr=%#x\n&quot;</span>, fsr, <a class="code" href="classArmISA_1_1AbortFault.html#a5144f8bb45da5ef3fbd5f9ea6a87e76f">faultAddr</a>);
<a name="l00235"></a>00235 }
<a name="l00236"></a>00236 
<a name="l00237"></a>00237 <span class="keywordtype">void</span>
<a name="l00238"></a>00238 <a class="code" href="classArmISA_1_1FlushPipe.html#a7148c9ad1296536517e15602cc9b6283">FlushPipe::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst) {
<a name="l00239"></a>00239     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Faults, <span class="stringliteral">&quot;Invoking FlushPipe Fault\n&quot;</span>);
<a name="l00240"></a>00240 
<a name="l00241"></a>00241     <span class="comment">// Set the PC to the next instruction of the faulting instruction.</span>
<a name="l00242"></a>00242     <span class="comment">// Net effect is simply squashing all instructions behind and</span>
<a name="l00243"></a>00243     <span class="comment">// start refetching from the next instruction.</span>
<a name="l00244"></a>00244     <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> pc = tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>();
<a name="l00245"></a>00245     assert(inst);
<a name="l00246"></a>00246     inst-&gt;advancePC(pc);
<a name="l00247"></a>00247     tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(pc);
<a name="l00248"></a>00248 }
<a name="l00249"></a><a class="code" href="classArmISA_1_1ArmSev.html#a22d61e060163f53cca3c15fdf0a5d75c">00249</a> 
<a name="l00250"></a>00250 <span class="keyword">template</span> <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1AbortFault.html#a76274685cbae0db0d8aa86568dd24d5c">AbortFault&lt;PrefetchAbort&gt;::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc,
<a name="l00251"></a>00251                                                 <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst);
<a name="l00252"></a>00252 <span class="keyword">template</span> <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1AbortFault.html#a76274685cbae0db0d8aa86568dd24d5c">AbortFault&lt;DataAbort&gt;::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc,
<a name="l00253"></a>00253                                             <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst);
<a name="l00254"></a>00254 
<a name="l00255"></a>00255 <span class="keywordtype">void</span>
<a name="l00256"></a>00256 <a class="code" href="classArmISA_1_1ArmSev.html#a22d61e060163f53cca3c15fdf0a5d75c">ArmSev::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst) {
<a name="l00257"></a>00257     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Faults, <span class="stringliteral">&quot;Invoking ArmSev Fault\n&quot;</span>);
<a name="l00258"></a>00258     <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>)
<a name="l00259"></a>00259         <span class="keywordflow">return</span>;
<a name="l00260"></a>00260 
<a name="l00261"></a>00261     <span class="comment">// Set sev_mailbox to 1, clear the pending interrupt from remote</span>
<a name="l00262"></a>00262     <span class="comment">// SEV execution and let pipeline continue as pcState is still</span>
<a name="l00263"></a>00263     <span class="comment">// valid.</span>
<a name="l00264"></a>00264     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4">MISCREG_SEV_MAILBOX</a>, 1);
<a name="l00265"></a>00265     tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#a47994b091d5ef3dc04bfb21b15909f17">clearInterrupt</a>(<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa397eab29ef44121fc27ae29a330fc03a">INT_SEV</a>, 0);
<a name="l00266"></a>00266 }
<a name="l00267"></a>00267 
<a name="l00268"></a>00268 <span class="comment">// return via SUBS pc, lr, xxx; rfe, movs, ldm</span>
<a name="l00269"></a>00269 
<a name="l00270"></a>00270 } <span class="comment">// namespace ArmISA</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:15:45 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
