Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Apr  9 17:24:21 2022
| Host         : DESKTOP-MA229FL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             120 |           44 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |           10 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+-----------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+-----------------------------+------------------+----------------+--------------+
|  clk1hz_BUFG   | RBOP/E[0]                          | RSTOP/onePulseRst           |                4 |              4 |         1.00 |
|  clk1hz_BUFG   | WATCH/cur24Cnt[4]_i_1__0_n_0       | RSTOP/onePulseRst           |                1 |              4 |         4.00 |
|  clk1hz_BUFG   | ALARM/cur24Cnt[4]_i_2_n_0          | ALARM/cur24Cnt[4]_i_1_n_0   |                2 |              4 |         2.00 |
|  clk1hz_BUFG   | ALARM/estTenMin[3]_i_2_n_0         | ALARM/estTenHour[3]_i_1_n_0 |                2 |              4 |         2.00 |
|  clk1hz_BUFG   | ALARM/estTenMin[3]_i_2_n_0         | ALARM/nextEstTenMin[3]      |                2 |              4 |         2.00 |
|  clk1hz_BUFG   | ALARM/estUnitHour[3]_i_1_n_0       |                             |                2 |              4 |         2.00 |
|  clk1hz_BUFG   | StOpWaTcH/curAccUnitSec[3]_i_1_n_0 | RSTOP/onePulseRst           |                4 |             14 |         3.50 |
|  clk1hz_BUFG   |                                    | RSTOP/onePulseRst           |               10 |             19 |         1.90 |
|  clk_IBUF_BUFG |                                    |                             |               11 |             47 |         4.27 |
|  clk1hz_BUFG   |                                    |                             |               33 |             73 |         2.21 |
+----------------+------------------------------------+-----------------------------+------------------+----------------+--------------+


