

================================================================
== Vivado HLS Report for 'toplevel'
================================================================
* Date:           Thu May 15 10:44:48 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        tiler
* Solution:       solution1
* Product family: spartan3e spartan3e_fpv5 
* Target device:  xc3s500efg320-4


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  20.00|     14.73|        2.50|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   88|  100|   89|  101|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |                      |           |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module  | min | max | min | max |   Type  |
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |grp_backtrack_fu_344  |backtrack  |   18|   18|   18|   18|   none  |
        |grp_right_r_fu_366    |right_r    |    2|   20|    2|   20|   none  |
        |grp_down_fu_386       |down       |    1|  273|    1|  273|   none  |
        |grp_check_fu_406      |check      |    2|   16|    2|   16|   none  |
        +----------------------+-----------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |   36|   36|         1|          -|          -|    36|    no    |
        |- Loop 2         |   10|   10|         1|          -|          -|    10|    no    |
        |- Loop 3         |   36|   36|         1|          -|          -|    36|    no    |
        |- Loop 4         |    0|    0|         6|          -|          -|     0|    no    |
        | + Loop 4.1      |    4|    4|         1|          -|          -|     4|    no    |
        |- Loop 5         |    0|    0|        14|          -|          -|     0|    no    |
        | + Loop 5.1      |   12|   12|         3|          -|          -|     4|    no    |
        |- Loop 6         |    0|   11|  6 ~ 17  |          -|          -|     0|    no    |
        | + Loop 6.1      |    8|    8|  8 ~ 334 |          -|          -|     0|    no    |
        | + Loop 6.2      |    0|    0|        14|          -|          -|     0|    no    |
        |  ++ Loop 6.2.1  |   12|   12|         3|          -|          -|     4|    no    |
        | + Loop 6.3      |    3|    3|  6 ~ 40  |          -|          -|     0|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+------+----------+
|       Name      | BRAM_18K|  FF  |  LUT | MULT18x18|
+-----------------+---------+------+------+----------+
|Expression       |        -|     0|   407|         1|
|FIFO             |        -|     -|     -|         -|
|Instance         |        -|  1606|  2600|         -|
|Memory           |        4|     -|     -|         -|
|Multiplexer      |        -|     -|   431|         -|
|Register         |        -|   305|     -|         -|
|ShiftMemory      |        -|     -|     -|         -|
+-----------------+---------+------+------+----------+
|Total            |        4|  1911|  3438|         1|
+-----------------+---------+------+------+----------+
|Available        |       20|     -|  9312|        20|
+-----------------+---------+------+------+----------+
|Utilization (%)  |       20|     -|    36|         5|
+-----------------+---------+------+------+----------+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-----+------+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF |  LUT |
    +----------------------+-----------+---------+-------+-----+------+
    |grp_backtrack_fu_344  |backtrack  |        0|      0|  611|  1018|
    |grp_check_fu_406      |check      |        0|      0|  121|   206|
    |grp_down_fu_386       |down       |        0|      0|  399|   680|
    |grp_right_r_fu_366    |right_r    |        0|      0|  475|   696|
    +----------------------+-----------+---------+-------+-----+------+
    |Total                 |           |        0|      0| 1606|  2600|
    +----------------------+-----------+---------+-------+-----+------+

    * Memory: 
    +-------------+--------------------+---------+------+-----+------+-------------+
    |    Memory   |       Module       | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------+---------+------+-----+------+-------------+
    |colours_V_U  |toplevel_colours_V  |        1|    10|   36|     1|          360|
    |pp_rot_V_U   |toplevel_pp_rot_V   |        1|    36|    2|     1|           72|
    |pp_tile_V_U  |toplevel_pp_tile_V  |        1|    36|    8|     1|          288|
    |tiles_V_U    |toplevel_tiles_V    |        1|   144|    4|     1|          576|
    +-------------+--------------------+---------+------+-----+------+-------------+
    |Total        |                    |        4|   226|   50|     4|         1296|
    +-------------+--------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |ntiles_V_assign_fu_537_p2      |     *    |      0|  0|   0|           8|           8|
    |c_V_fu_498_p2                  |     +    |      0|  0|   4|           4|           1|
    |e_V_1_fu_817_p2                |     +    |      0|  0|   3|           3|           1|
    |e_V_fu_567_p2                  |     +    |      0|  0|   3|           3|           1|
    |e_fu_693_p2                    |     +    |      0|  0|   3|           3|           1|
    |op2_assign_2_fu_735_p2         |     +    |      0|  0|   9|           9|           2|
    |p_V_1_fu_515_p2                |     +    |      0|  0|   6|           6|           1|
    |p_V_fu_799_p2                  |     +    |      0|  0|   8|           8|           1|
    |r_V_2_fu_827_p2                |     +    |      0|  0|   2|           2|           2|
    |t_V_1_fu_555_p2                |     +    |      0|  0|   8|           8|           1|
    |t_V_6_fu_464_p2                |     +    |      0|  0|   6|           6|           1|
    |t_fu_615_p2                    |     +    |      0|  0|  32|          32|           1|
    |tiles_V_addr4_fu_709_p2        |     +    |      0|  0|  32|          32|          32|
    |tiles_V_addr6_fu_594_p2        |     +    |      0|  0|  11|          11|          11|
    |tmp_23_i_i_fu_860_p2           |     +    |      0|  0|   8|           8|           2|
    |tmp_6_i_fu_639_p2              |     -    |      0|  0|  32|           1|          32|
    |r_V_1_fu_655_p3                |  Select  |      0|  0|  36|           1|          36|
    |ap_sig_bdd_120                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_132                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_503                 |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_fu_757_p2            |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_561_p2            |   icmp   |      0|  0|   3|           3|           4|
    |exitcond2_i_fu_458_p2          |   icmp   |      0|  0|   4|           6|           6|
    |exitcond3_i_fu_492_p2          |   icmp   |      0|  0|   3|           4|           4|
    |exitcond_fu_811_p2             |   icmp   |      0|  0|   3|           3|           4|
    |exitcond_i4_fu_687_p2          |   icmp   |      0|  0|   3|           3|           4|
    |exitcond_i_fu_509_p2           |   icmp   |      0|  0|   4|           6|           6|
    |tmp_12_i_fu_745_p2             |   icmp   |      0|  0|   6|           9|           9|
    |tmp_1_fu_549_p2                |   icmp   |      0|  0|   5|           8|           8|
    |tmp_2_i_fu_609_p2              |   icmp   |      0|  0|  17|          32|          32|
    |tmp_4_fu_787_p2                |   icmp   |      0|  0|  17|          32|           1|
    |tmp_6_fu_793_p2                |   icmp   |      0|  0|   5|           8|           8|
    |tmp_s_fu_781_p2                |   icmp   |      0|  0|  17|          32|           1|
    |ap_sig_bdd_183                 |    or    |      0|  0|   1|           1|           1|
    |or_cond5_demorgan_i_fu_907_p2  |    or    |      0|  0|   1|           1|           1|
    |or_cond_demorgan_i_fu_850_p2   |    or    |      0|  0|   1|           1|           1|
    |tmp_11_i_fu_725_p2             |    or    |      0|  0|  36|          36|          36|
    |tmp_22_i_i_fu_889_p2           |    or    |      0|  0|  36|          36|          36|
    |tmp_i_13_fu_480_p2             |    or    |      0|  0|  36|          36|          36|
    |tmp_13_i_fu_751_p2             |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 407|         407|         338|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |avail_V               |  108|          6|   36|        216|
    |colours_V_address0    |   12|          7|    4|         28|
    |colours_V_d0          |   36|          3|   36|        108|
    |cp_V                  |   16|          4|    8|         32|
    |e_i_reg_310           |    3|          2|    3|          6|
    |grp_check_fu_406_p_V  |    8|          3|    8|         24|
    |op2_assign_reg_298    |   32|          2|   32|         64|
    |output_V_V_din        |   64|          4|   32|        128|
    |p_i_reg_253           |    4|          2|    4|          8|
    |pp_rot_V_address0     |   18|          7|    6|         42|
    |pp_rot_V_address1     |    6|          3|    6|         18|
    |pp_rot_V_d0           |    4|          5|    2|         10|
    |pp_tile_V_address0    |   24|          9|    6|         54|
    |pp_tile_V_address1    |    6|          3|    6|         18|
    |pp_tile_V_d0          |   16|          5|    8|         40|
    |t_V_2_reg_287         |    3|          2|    3|          6|
    |t_V_3_reg_321         |    8|          2|    8|         16|
    |t_V_4_reg_332         |    3|          2|    3|          6|
    |t_V_5_reg_242         |    6|          2|    6|         12|
    |t_V_7_reg_264         |    6|          2|    6|         12|
    |t_V_reg_275           |    8|          2|    8|         16|
    |tiles_V_address0      |   32|          8|    8|         64|
    |tiles_V_address1      |    8|          3|    8|         24|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  431|         88|  247|        952|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+-----+-----------+
    |                    Name                    | FF | Bits| Const Bits|
    +--------------------------------------------+----+-----+-----------+
    |ap_CS_fsm                                   |   5|    5|          0|
    |avail_V                                     |  36|   36|          0|
    |colours_V_addr_1_reg_984                    |   4|    4|          0|
    |cp_V                                        |   8|    8|          0|
    |e_V_1_reg_1050                              |   3|    3|          0|
    |e_i_reg_310                                 |   3|    3|          0|
    |e_reg_974                                   |   3|    3|          0|
    |grp_backtrack_fu_344_ap_start_ap_start_reg  |   1|    1|          0|
    |grp_check_fu_406_ap_start_ap_start_reg      |   1|    1|          0|
    |grp_down_fu_386_ap_start_ap_start_reg       |   1|    1|          0|
    |grp_right_r_fu_366_ap_start_ap_start_reg    |   1|    1|          0|
    |ntiles_V                                    |   8|    8|          0|
    |op2_assign_reg_298                          |  32|   32|          0|
    |p_V_reg_1028                                |   8|    8|          0|
    |p_i_reg_253                                 |   4|    4|          0|
    |pp_rot_V_addr_1_reg_1038                    |   6|    6|          0|
    |pp_tile_V_addr_1_reg_1033                   |   6|    6|          0|
    |pp_tile_V_addr_2_reg_1080                   |   6|    6|          0|
    |r_V_1_reg_960                               |  36|   36|          0|
    |seq                                         |   1|    1|          0|
    |seq_load_2_reg_1043                         |   1|    1|          0|
    |seq_load_reg_993                            |   1|    1|          0|
    |side_V                                      |   8|    8|          0|
    |t_V_1_reg_939                               |   8|    8|          0|
    |t_V_2_reg_287                               |   3|    3|          0|
    |t_V_3_reg_321                               |   8|    8|          0|
    |t_V_4_reg_332                               |   3|    3|          0|
    |t_V_5_reg_242                               |   6|    6|          0|
    |t_V_7_reg_264                               |   6|    6|          0|
    |t_V_8_reg_1073                              |   8|    8|          0|
    |t_V_reg_275                                 |   8|    8|          0|
    |t_reg_955                                   |  32|   32|          0|
    |terminate                                   |   1|    1|          0|
    |terminate_load_1_reg_1011                   |   1|    1|          0|
    |terminate_load_3_reg_1065                   |   1|    1|          0|
    |terminate_load_reg_989                      |   1|    1|          0|
    |tmp_14_reg_1085                             |   1|    1|          0|
    |tmp_15_reg_1055                             |   2|    2|          0|
    |tmp_4_reg_1021                              |   1|    1|          0|
    |tmp_V_4_fu_126                              |  32|   32|          0|
    +--------------------------------------------+----+-----+-----------+
    |Total                                       | 305|  305|          0|
    +--------------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-------------------+-----+-----+--------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_none |   toplevel   | return value |
|ap_rst             |  in |    1| ap_ctrl_none |   toplevel   | return value |
|input_V_V_dout     |  in |   32|    ap_fifo   |   input_V_V  |    pointer   |
|input_V_V_empty_n  |  in |    1|    ap_fifo   |   input_V_V  |    pointer   |
|input_V_V_read     | out |    1|    ap_fifo   |   input_V_V  |    pointer   |
|output_V_V_din     | out |   32|    ap_fifo   |  output_V_V  |    pointer   |
|output_V_V_full_n  |  in |    1|    ap_fifo   |  output_V_V  |    pointer   |
|output_V_V_write   | out |    1|    ap_fifo   |  output_V_V  |    pointer   |
+-------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 32
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond2_i)
	2  / (!exitcond2_i)
3 --> 
	4  / (exitcond3_i)
	3  / (!exitcond3_i)
4 --> 
	4  / (!exitcond_i)
	5  / (exitcond_i)
5 --> 
	6  / (tmp_1)
	7  / (!tmp_1)
6 --> 
	5  / (exitcond1)
	6  / (!exitcond1)
7 --> 
	8  / (tmp_2_i)
	11  / (!tmp_2_i)
8 --> 
	7  / (exitcond_i4)
	9  / (!exitcond_i4)
9 --> 
	10  / true
10 --> 
	8  / true
11 --> 
	22  / (terminate_load)
	12  / (!terminate_load & seq_load)
	20  / (!terminate_load & !seq_load)
12 --> 
	13  / true
13 --> 
	14  / (!tmp_i_i)
	16  / (tmp_i_i)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / (!tmp_i_i_18)
	20  / (tmp_i_i_18)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	12  / (seq_load & or_cond_i)
	21  / (!seq_load & !terminate_load_1) | (!or_cond_i & !terminate_load_1)
	22  / (!seq_load & terminate_load_1) | (!or_cond_i & terminate_load_1)
21 --> 
	22  / true
22 --> 
	23  / (!terminate_load & !terminate_load_1 & !tmp_s)
23 --> 
	24  / (tmp_4 & tmp_6)
	27  / (!tmp_4 & !seq_load_2) | (!tmp_6 & !seq_load_2)
	32  / (!tmp_4 & seq_load_2) | (!tmp_6 & seq_load_2)
24 --> 
	23  / (exitcond)
	25  / (!exitcond)
25 --> 
	26  / true
26 --> 
	24  / true
27 --> 
	28  / true
28 --> 
	29  / (!or_cond_demorgan_i)
	31  / (or_cond_demorgan_i)
29 --> 
	30  / true
30 --> 
	27  / true
31 --> 
	32  / true
32 --> 
	27  / (!seq_load_2 & !or_cond5_demorgan_i)
	11  / (seq_load_2) | (or_cond5_demorgan_i)
* FSM state operations: 

 <State 1>: 2.15ns
ST_1: stg_33 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_V_V), !map !12

ST_1: stg_34 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_V_V), !map !16

ST_1: stg_35 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_1: stg_36 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecFifo(i32* %input_V_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str9) nounwind

ST_1: stg_37 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecFifo(i32* %output_V_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str9) nounwind

ST_1: stg_38 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecIFCore(i32* %input_V_V, [1 x i8]* @p_str9, [11 x i8]* @p_str10, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9)

ST_1: stg_39 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecIFCore(i32* %output_V_V, [1 x i8]* @p_str9, [11 x i8]* @p_str10, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9)

ST_1: stg_40 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecWire(i32 0, [13 x i8]* @p_str11, i32 0, i32 0, i32 0, [1 x i8]* @p_str9) nounwind

ST_1: stg_41 [1/1] 2.10ns
:8  store i8 0, i8* @cp_V, align 1

ST_1: stg_42 [1/1] 2.15ns
:9  store i1 false, i1* @terminate, align 1

ST_1: stg_43 [1/1] 2.12ns
:10  br label %1


 <State 2>: 8.15ns
ST_2: t_V_5 [1/1] 0.00ns
:0  %t_V_5 = phi i6 [ 0, %0 ], [ %t_V_6, %2 ]

ST_2: exitcond2_i [1/1] 3.15ns
:1  %exitcond2_i = icmp eq i6 %t_V_5, -28

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)

ST_2: t_V_6 [1/1] 3.50ns
:3  %t_V_6 = add i6 %t_V_5, 1

ST_2: stg_48 [1/1] 2.14ns
:4  br i1 %exitcond2_i, label %.preheader154.i, label %2

ST_2: tmp_i [1/1] 0.00ns
:0  %tmp_i = zext i6 %t_V_5 to i36

ST_2: r_V [1/1] 3.24ns
:1  %r_V = shl i36 1, %tmp_i

ST_2: avail_V_load_1 [1/1] 0.00ns
:2  %avail_V_load_1 = load i36* @avail_V, align 8

ST_2: tmp_i_13 [1/1] 2.00ns
:3  %tmp_i_13 = or i36 %avail_V_load_1, %r_V

ST_2: stg_53 [1/1] 2.91ns
:4  store i36 %tmp_i_13, i36* @avail_V, align 8

ST_2: stg_54 [1/1] 0.00ns
:5  br label %1


 <State 3>: 4.92ns
ST_3: p_i [1/1] 0.00ns
.preheader154.i:0  %p_i = phi i4 [ %c_V, %3 ], [ 0, %1 ]

ST_3: exitcond3_i [1/1] 2.80ns
.preheader154.i:1  %exitcond3_i = icmp eq i4 %p_i, -6

ST_3: empty_14 [1/1] 0.00ns
.preheader154.i:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_3: c_V [1/1] 1.28ns
.preheader154.i:3  %c_V = add i4 %p_i, 1

ST_3: stg_59 [1/1] 2.12ns
.preheader154.i:4  br i1 %exitcond3_i, label %.preheader.i, label %3

ST_3: tmp_9_i [1/1] 0.00ns
:0  %tmp_9_i = zext i4 %p_i to i64

ST_3: colours_V_addr [1/1] 0.00ns
:1  %colours_V_addr = getelementptr [10 x i36]* @colours_V, i64 0, i64 %tmp_9_i

ST_3: stg_62 [1/1] 2.39ns
:2  store i36 0, i36* %colours_V_addr, align 8

ST_3: stg_63 [1/1] 0.00ns
:3  br label %.preheader154.i


 <State 4>: 5.08ns
ST_4: t_V_7 [1/1] 0.00ns
.preheader.i:0  %t_V_7 = phi i6 [ %p_V_1, %4 ], [ 0, %.preheader154.i ]

ST_4: exitcond_i [1/1] 3.15ns
.preheader.i:1  %exitcond_i = icmp eq i6 %t_V_7, -28

ST_4: empty_15 [1/1] 0.00ns
.preheader.i:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)

ST_4: p_V_1 [1/1] 3.50ns
.preheader.i:3  %p_V_1 = add i6 %t_V_7, 1

ST_4: stg_68 [1/1] 0.00ns
.preheader.i:4  br i1 %exitcond_i, label %init.exit, label %4

ST_4: tmp_1_i [1/1] 0.00ns
:0  %tmp_1_i = zext i6 %t_V_7 to i64

ST_4: pp_tile_V_addr [1/1] 0.00ns
:1  %pp_tile_V_addr = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_1_i

ST_4: stg_71 [1/1] 2.39ns
:2  store i8 0, i8* %pp_tile_V_addr, align 2

ST_4: pp_rot_V_addr [1/1] 0.00ns
:3  %pp_rot_V_addr = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_1_i

ST_4: stg_73 [1/1] 2.39ns
:4  store i2 0, i2* %pp_rot_V_addr, align 1

ST_4: stg_74 [1/1] 0.00ns
:5  br label %.preheader.i

ST_4: tmp_V [1/1] 0.00ns
init.exit:0  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_4: tmp_7 [1/1] 0.00ns
init.exit:1  %tmp_7 = trunc i32 %tmp_V to i8

ST_4: stg_77 [1/1] 0.00ns
init.exit:2  store i8 %tmp_7, i8* @side_V, align 1

ST_4: ntiles_V_assign [1/1] 5.08ns
init.exit:3  %ntiles_V_assign = mul i8 %tmp_7, %tmp_7

ST_4: stg_79 [1/1] 0.00ns
init.exit:4  store i8 %ntiles_V_assign, i8* @ntiles_V, align 1

ST_4: stg_80 [1/1] 2.10ns
init.exit:5  br label %.loopexit7


 <State 5>: 6.06ns
ST_5: t_V [1/1] 0.00ns
.loopexit7:0  %t_V = phi i8 [ 0, %init.exit ], [ %t_V_1, %.preheader289 ]

ST_5: ntiles_V_load [1/1] 0.00ns
.loopexit7:1  %ntiles_V_load = load i8* @ntiles_V, align 1

ST_5: tmp_1 [1/1] 3.40ns
.loopexit7:2  %tmp_1 = icmp ult i8 %t_V, %ntiles_V_load

ST_5: t_V_1 [1/1] 3.50ns
.loopexit7:3  %t_V_1 = add i8 %t_V, 1

ST_5: stg_85 [1/1] 2.66ns
.loopexit7:4  br i1 %tmp_1, label %.preheader289, label %_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit


 <State 6>: 6.01ns
ST_6: t_V_2 [1/1] 0.00ns
.preheader289:0  %t_V_2 = phi i3 [ %e_V, %5 ], [ 0, %.loopexit7 ]

ST_6: exitcond1 [1/1] 2.61ns
.preheader289:1  %exitcond1 = icmp eq i3 %t_V_2, -4

ST_6: empty_16 [1/1] 0.00ns
.preheader289:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_6: e_V [1/1] 1.28ns
.preheader289:3  %e_V = add i3 %t_V_2, 1

ST_6: stg_90 [1/1] 0.00ns
.preheader289:4  br i1 %exitcond1, label %.loopexit7, label %5

ST_6: tmp_V_1 [1/1] 0.00ns
:0  %tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_6: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = trunc i32 %tmp_V_1 to i4

ST_6: tmp_5_trn_cast [1/1] 0.00ns
:2  %tmp_5_trn_cast = zext i3 %t_V_2 to i11

ST_6: tmp [1/1] 0.00ns
:3  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %t_V, i2 0)

ST_6: tiles_V_addr5_cast [1/1] 0.00ns
:4  %tiles_V_addr5_cast = zext i10 %tmp to i11

ST_6: tiles_V_addr6 [1/1] 3.62ns
:5  %tiles_V_addr6 = add i11 %tiles_V_addr5_cast, %tmp_5_trn_cast

ST_6: tmp_2 [1/1] 0.00ns
:6  %tmp_2 = zext i11 %tiles_V_addr6 to i64

ST_6: tiles_V_addr [1/1] 0.00ns
:7  %tiles_V_addr = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_2

ST_6: stg_99 [1/1] 2.39ns
:8  store i4 %tmp_8, i4* %tiles_V_addr, align 1

ST_6: stg_100 [1/1] 0.00ns
:9  br label %.preheader289


 <State 7>: 9.46ns
ST_7: op2_assign [1/1] 0.00ns
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %op2_assign = phi i32 [ 0, %.loopexit7 ], [ %t, %.preheader.i5 ]

ST_7: ntiles_V_load_2 [1/1] 0.00ns
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %ntiles_V_load_2 = load i8* @ntiles_V, align 1

ST_7: tmp_i3_cast [1/1] 0.00ns
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %tmp_i3_cast = zext i8 %ntiles_V_load_2 to i32

ST_7: tmp_2_i [1/1] 3.86ns
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %tmp_2_i = icmp ult i32 %op2_assign, %tmp_i3_cast

ST_7: t [1/1] 4.22ns
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %t = add nsw i32 %op2_assign, 1

ST_7: stg_106 [1/1] 0.00ns
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  br i1 %tmp_2_i, label %.preheader.preheader.i, label %mapcolours.exit

ST_7: tmp_12 [1/1] 0.00ns
.preheader.preheader.i:0  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %op2_assign, i32 31)

ST_7: tmp_4_i [1/1] 0.00ns
.preheader.preheader.i:1  %tmp_4_i = zext i32 %op2_assign to i36

ST_7: tmp_5_i [1/1] 3.24ns
.preheader.preheader.i:2  %tmp_5_i = shl i36 1, %tmp_4_i

ST_7: tmp_6_i [1/1] 4.22ns
.preheader.preheader.i:3  %tmp_6_i = sub nsw i32 0, %op2_assign

ST_7: tmp_8_i [1/1] 3.24ns
.preheader.preheader.i:4  %tmp_8_i = lshr i32 1, %tmp_6_i

ST_7: tmp_8_i_cast [1/1] 0.00ns
.preheader.preheader.i:5  %tmp_8_i_cast = zext i32 %tmp_8_i to i36

ST_7: r_V_1 [1/1] 2.00ns
.preheader.preheader.i:6  %r_V_1 = select i1 %tmp_12, i36 %tmp_8_i_cast, i36 %tmp_5_i

ST_7: stg_114 [1/1] 2.14ns
.preheader.preheader.i:7  br label %.preheader.i5

ST_7: tmp_V_4 [1/1] 0.00ns
mapcolours.exit:0  %tmp_V_4 = alloca i32, align 4

ST_7: avail_V_load [1/1] 0.00ns
mapcolours.exit:1  %avail_V_load = load i36* @avail_V, align 8

ST_7: tmp_5 [1/1] 0.00ns
mapcolours.exit:2  %tmp_5 = call i35 @_ssdm_op_PartSelect.i35.i36.i32.i32(i36 %avail_V_load, i32 1, i32 35)

ST_7: tmp_3 [1/1] 0.00ns
mapcolours.exit:3  %tmp_3 = call i36 @_ssdm_op_BitConcatenate.i36.i35.i1(i35 %tmp_5, i1 false)

ST_7: stg_119 [1/1] 2.91ns
mapcolours.exit:4  store i36 %tmp_3, i36* @avail_V, align 8

ST_7: stg_120 [1/1] 2.15ns
mapcolours.exit:5  store volatile i1 true, i1* @seq, align 1

ST_7: stg_121 [1/1] 0.00ns
mapcolours.exit:6  br label %6


 <State 8>: 6.61ns
ST_8: e_i [1/1] 0.00ns
.preheader.i5:0  %e_i = phi i3 [ %e, %_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i ], [ 0, %.preheader.preheader.i ]

ST_8: exitcond_i4 [1/1] 2.61ns
.preheader.i5:1  %exitcond_i4 = icmp eq i3 %e_i, -4

ST_8: empty_17 [1/1] 0.00ns
.preheader.i5:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_8: e [1/1] 1.28ns
.preheader.i5:3  %e = add i3 %e_i, 1

ST_8: stg_126 [1/1] 0.00ns
.preheader.i5:4  br i1 %exitcond_i4, label %_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit, label %_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i

ST_8: tmp_9_i6_trn [1/1] 0.00ns
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:0  %tmp_9_i6_trn = zext i3 %e_i to i32

ST_8: tmp_13 [1/1] 0.00ns
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:1  %tmp_13 = shl i32 %op2_assign, 2

ST_8: tiles_V_addr4 [1/1] 4.22ns
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:2  %tiles_V_addr4 = add i32 %tmp_13, %tmp_9_i6_trn

ST_8: tmp_9 [1/1] 0.00ns
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:3  %tmp_9 = sext i32 %tiles_V_addr4 to i64

ST_8: tiles_V_addr_1 [1/1] 0.00ns
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:4  %tiles_V_addr_1 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_9

ST_8: tiles_V_load [2/2] 2.39ns
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:5  %tiles_V_load = load i4* %tiles_V_addr_1, align 1


 <State 9>: 4.78ns
ST_9: tiles_V_load [1/2] 2.39ns
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:5  %tiles_V_load = load i4* %tiles_V_addr_1, align 1

ST_9: tmp_10_i [1/1] 0.00ns
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:6  %tmp_10_i = zext i4 %tiles_V_load to i64

ST_9: colours_V_addr_1 [1/1] 0.00ns
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:7  %colours_V_addr_1 = getelementptr [10 x i36]* @colours_V, i64 0, i64 %tmp_10_i

ST_9: colours_V_load [2/2] 2.39ns
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:8  %colours_V_load = load i36* %colours_V_addr_1, align 8


 <State 10>: 6.78ns
ST_10: colours_V_load [1/2] 2.39ns
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:8  %colours_V_load = load i36* %colours_V_addr_1, align 8

ST_10: tmp_11_i [1/1] 2.00ns
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:9  %tmp_11_i = or i36 %colours_V_load, %r_V_1

ST_10: stg_139 [1/1] 2.39ns
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:10  store i36 %tmp_11_i, i36* %colours_V_addr_1, align 8

ST_10: stg_140 [1/1] 0.00ns
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:11  br label %.preheader.i5


 <State 11>: 0.00ns
ST_11: terminate_load [1/1] 0.00ns
:0  %terminate_load = load i1* @terminate, align 1

ST_11: stg_142 [1/1] 0.00ns
:1  br i1 %terminate_load, label %.loopexit, label %7

ST_11: seq_load [1/1] 0.00ns
:0  %seq_load = load volatile i1* @seq, align 1

ST_11: stg_144 [1/1] 0.00ns
:1  br i1 %seq_load, label %._crit_edge.i, label %._crit_edge


 <State 12>: 0.00ns
ST_12: tmp_i_i [2/2] 0.00ns
._crit_edge.i:0  %tmp_i_i = call fastcc zeroext i1 @down() nounwind


 <State 13>: 5.55ns
ST_13: tmp_i_i [1/2] 5.55ns
._crit_edge.i:0  %tmp_i_i = call fastcc zeroext i1 @down() nounwind

ST_13: stg_147 [1/1] 0.00ns
._crit_edge.i:1  br i1 %tmp_i_i, label %._crit_edge.i.i, label %8


 <State 14>: 0.00ns
ST_14: stg_148 [2/2] 0.00ns
:0  call fastcc void @backtrack() nounwind


 <State 15>: 0.00ns
ST_15: stg_149 [1/2] 0.00ns
:0  call fastcc void @backtrack() nounwind

ST_15: stg_150 [1/1] 0.00ns
:1  br label %._crit_edge.i.i


 <State 16>: 4.82ns
ST_16: cp_V_load [1/1] 0.00ns
._crit_edge.i.i:0  %cp_V_load = load i8* @cp_V, align 1

ST_16: tmp_i_i_18 [2/2] 4.82ns
._crit_edge.i.i:1  %tmp_i_i_18 = call fastcc i1 @check(i8 %cp_V_load) nounwind


 <State 17>: 7.46ns
ST_17: tmp_i_i_18 [1/2] 7.46ns
._crit_edge.i.i:1  %tmp_i_i_18 = call fastcc i1 @check(i8 %cp_V_load) nounwind

ST_17: stg_154 [1/1] 0.00ns
._crit_edge.i.i:2  br i1 %tmp_i_i_18, label %step.exit.i, label %9


 <State 18>: 0.00ns
ST_18: stg_155 [2/2] 0.00ns
:0  call fastcc void @backtrack() nounwind


 <State 19>: 0.00ns
ST_19: stg_156 [1/2] 0.00ns
:0  call fastcc void @backtrack() nounwind

ST_19: stg_157 [1/1] 0.00ns
:1  br label %step.exit.i


 <State 20>: 8.89ns
ST_20: ntiles_V_load_3 [1/1] 0.00ns
step.exit.i:0  %ntiles_V_load_3 = load i8* @ntiles_V, align 1

ST_20: tmp_i1_cast [1/1] 0.00ns
step.exit.i:1  %tmp_i1_cast = zext i8 %ntiles_V_load_3 to i9

ST_20: op2_assign_2 [1/1] 3.50ns
step.exit.i:2  %op2_assign_2 = add i9 %tmp_i1_cast, -1

ST_20: cp_V_load_1 [1/1] 0.00ns
step.exit.i:3  %cp_V_load_1 = load i8* @cp_V, align 1

ST_20: tmp_i1_cast_19 [1/1] 0.00ns
step.exit.i:4  %tmp_i1_cast_19 = sext i8 %cp_V_load_1 to i9

ST_20: tmp_12_i [1/1] 3.39ns
step.exit.i:5  %tmp_12_i = icmp ult i9 %tmp_i1_cast_19, %op2_assign_2

ST_20: terminate_load_2 [1/1] 0.00ns
step.exit.i:6  %terminate_load_2 = load i1* @terminate, align 1

ST_20: tmp_13_i [1/1] 2.00ns
step.exit.i:7  %tmp_13_i = xor i1 %terminate_load_2, true

ST_20: or_cond_i [1/1] 2.00ns
step.exit.i:8  %or_cond_i = and i1 %tmp_12_i, %tmp_13_i

ST_20: stg_167 [1/1] 0.00ns
step.exit.i:9  br i1 %or_cond_i, label %._crit_edge.i, label %._crit_edge

ST_20: terminate_load_1 [1/1] 0.00ns
._crit_edge:0  %terminate_load_1 = load i1* @terminate, align 1

ST_20: stg_169 [1/1] 0.00ns
._crit_edge:1  br i1 %terminate_load_1, label %10, label %11

ST_20: stg_170 [1/1] 2.15ns
:0  store volatile i1 false, i1* @seq, align 1

ST_20: stg_171 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 1)

ST_20: stg_172 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 0)

ST_20: stg_173 [1/1] 0.00ns
:1  br label %.loopexit


 <State 21>: 0.00ns
ST_21: seq_load_1 [1/1] 0.00ns
:2  %seq_load_1 = load volatile i1* @seq, align 1

ST_21: stg_175 [1/1] 0.00ns
:3  br i1 %seq_load_1, label %._crit_edge290, label %12

ST_21: tmp_V_3 [1/1] 0.00ns
:0  %tmp_V_3 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_21: stg_177 [1/1] 0.00ns
:1  store i32 %tmp_V_3, i32* %tmp_V_4, align 4

ST_21: stg_178 [1/1] 0.00ns
:2  br label %._crit_edge290


 <State 22>: 5.96ns
ST_22: tmp_V_4_load [1/1] 0.00ns
._crit_edge290:0  %tmp_V_4_load = load i32* %tmp_V_4, align 4

ST_22: stg_180 [1/1] 2.15ns
._crit_edge290:1  store volatile i1 true, i1* @seq, align 1

ST_22: tmp_s [1/1] 3.86ns
._crit_edge290:2  %tmp_s = icmp eq i32 %tmp_V_4_load, 0

ST_22: stg_182 [1/1] 0.00ns
._crit_edge290:3  br i1 %tmp_s, label %.loopexit, label %13

ST_22: tmp_4 [1/1] 3.86ns
:0  %tmp_4 = icmp eq i32 %tmp_V_4_load, 1

ST_22: stg_184 [1/1] 2.10ns
:1  br i1 %tmp_4, label %.preheader287, label %.loopexit288

ST_22: stg_185 [1/1] 0.00ns
.loopexit:0  ret void


 <State 23>: 3.50ns
ST_23: t_V_3 [1/1] 0.00ns
.preheader287:0  %t_V_3 = phi i8 [ 0, %13 ], [ %p_V, %.preheader ]

ST_23: ntiles_V_load_1 [1/1] 0.00ns
.preheader287:1  %ntiles_V_load_1 = load i8* @ntiles_V, align 1

ST_23: tmp_6 [1/1] 3.40ns
.preheader287:2  %tmp_6 = icmp ult i8 %t_V_3, %ntiles_V_load_1

ST_23: p_V [1/1] 3.50ns
.preheader287:3  %p_V = add i8 %t_V_3, 1

ST_23: stg_190 [1/1] 0.00ns
.preheader287:4  br i1 %tmp_6, label %.preheader.preheader, label %.loopexit288

ST_23: tmp_i3 [1/1] 0.00ns
.preheader.preheader:0  %tmp_i3 = zext i8 %t_V_3 to i64

ST_23: pp_tile_V_addr_1 [1/1] 0.00ns
.preheader.preheader:1  %pp_tile_V_addr_1 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i3

ST_23: pp_rot_V_addr_1 [1/1] 0.00ns
.preheader.preheader:2  %pp_rot_V_addr_1 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i3

ST_23: stg_194 [1/1] 2.14ns
.preheader.preheader:3  br label %.preheader

ST_23: seq_load_2 [1/1] 0.00ns
.loopexit288:0  %seq_load_2 = load volatile i1* @seq, align 1

ST_23: stg_196 [1/1] 0.00ns
.loopexit288:1  br i1 %seq_load_2, label %.loopexit288._crit_edge, label %.backedge.i


 <State 24>: 2.61ns
ST_24: t_V_4 [1/1] 0.00ns
.preheader:0  %t_V_4 = phi i3 [ %e_V_1, %14 ], [ 0, %.preheader.preheader ]

ST_24: exitcond [1/1] 2.61ns
.preheader:1  %exitcond = icmp eq i3 %t_V_4, -4

ST_24: empty_20 [1/1] 0.00ns
.preheader:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_24: e_V_1 [1/1] 1.28ns
.preheader:3  %e_V_1 = add i3 %t_V_4, 1

ST_24: stg_201 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %.preheader287, label %14

ST_24: tmp_15 [1/1] 0.00ns
:0  %tmp_15 = trunc i3 %t_V_4 to i2

ST_24: tile_V [2/2] 2.39ns
:1  %tile_V = load i8* %pp_tile_V_addr_1, align 2

ST_24: rot_V [2/2] 2.39ns
:2  %rot_V = load i2* %pp_rot_V_addr_1, align 1


 <State 25>: 6.06ns
ST_25: tile_V [1/2] 2.39ns
:1  %tile_V = load i8* %pp_tile_V_addr_1, align 2

ST_25: rot_V [1/2] 2.39ns
:2  %rot_V = load i2* %pp_rot_V_addr_1, align 1

ST_25: r_V_2 [1/1] 1.28ns
:3  %r_V_2 = add i2 %tmp_15, %rot_V

ST_25: tmp_10 [1/1] 0.00ns
:4  %tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V, i2 %r_V_2)

ST_25: tmp_11 [1/1] 0.00ns
:5  %tmp_11 = zext i10 %tmp_10 to i64

ST_25: tiles_V_addr_2 [1/1] 0.00ns
:6  %tiles_V_addr_2 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_11

ST_25: tiles_V_load_1 [2/2] 2.39ns
:7  %tiles_V_load_1 = load i4* %tiles_V_addr_2, align 1


 <State 26>: 2.39ns
ST_26: tiles_V_load_1 [1/2] 2.39ns
:7  %tiles_V_load_1 = load i4* %tiles_V_addr_2, align 1

ST_26: tmp_V_5 [1/1] 0.00ns
:8  %tmp_V_5 = zext i4 %tiles_V_load_1 to i32

ST_26: stg_214 [1/1] 0.00ns
:9  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_5)

ST_26: stg_215 [1/1] 0.00ns
:10  br label %.preheader


 <State 27>: 0.00ns
ST_27: tmp_i4 [2/2] 0.00ns
.backedge.i:0  %tmp_i4 = call fastcc zeroext i1 @right() nounwind


 <State 28>: 11.05ns
ST_28: tmp_i4 [1/2] 9.05ns
.backedge.i:0  %tmp_i4 = call fastcc zeroext i1 @right() nounwind

ST_28: terminate_load_3 [1/1] 0.00ns
.backedge.i:1  %terminate_load_3 = load i1* @terminate, align 1

ST_28: or_cond_demorgan_i [1/1] 2.00ns
.backedge.i:2  %or_cond_demorgan_i = or i1 %tmp_i4, %terminate_load_3

ST_28: t_V_8 [1/1] 0.00ns
.backedge.i:3  %t_V_8 = load i8* @cp_V, align 1

ST_28: stg_221 [1/1] 0.00ns
.backedge.i:4  br i1 %or_cond_demorgan_i, label %.critedge.i, label %15


 <State 29>: 5.60ns
ST_29: tmp_i_i1 [1/1] 0.00ns
:0  %tmp_i_i1 = sext i8 %t_V_8 to i64

ST_29: pp_tile_V_addr_2 [1/1] 0.00ns
:1  %pp_tile_V_addr_2 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i_i1

ST_29: pp_tile_V_load [2/2] 2.39ns
:2  %pp_tile_V_load = load i8* %pp_tile_V_addr_2, align 2

ST_29: tmp_23_i_i [1/1] 3.50ns
:9  %tmp_23_i_i = add i8 %t_V_8, -1

ST_29: stg_226 [1/1] 2.10ns
:10  store i8 %tmp_23_i_i, i8* @cp_V, align 1

ST_29: tmp_14 [1/1] 0.00ns
:11  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_23_i_i, i32 7)


 <State 30>: 10.54ns
ST_30: pp_tile_V_load [1/2] 2.39ns
:2  %pp_tile_V_load = load i8* %pp_tile_V_addr_2, align 2

ST_30: tmp_i_i1_21 [1/1] 0.00ns
:3  %tmp_i_i1_21 = zext i8 %pp_tile_V_load to i36

ST_30: r_V_3 [1/1] 3.24ns
:4  %r_V_3 = shl i36 1, %tmp_i_i1_21

ST_30: avail_V_load_2 [1/1] 0.00ns
:5  %avail_V_load_2 = load i36* @avail_V, align 8

ST_30: tmp_22_i_i [1/1] 2.00ns
:6  %tmp_22_i_i = or i36 %avail_V_load_2, %r_V_3

ST_30: stg_233 [1/1] 2.91ns
:7  store i36 %tmp_22_i_i, i36* @avail_V, align 8

ST_30: stg_234 [1/1] 2.39ns
:8  store i8 0, i8* %pp_tile_V_addr_2, align 2

ST_30: stg_235 [1/1] 0.00ns
:12  br i1 %tmp_14, label %16, label %.backedge.i

ST_30: stg_236 [1/1] 2.15ns
:0  store i1 true, i1* @terminate, align 1

ST_30: stg_237 [1/1] 0.00ns
:1  br label %.backedge.i


 <State 31>: 4.82ns
ST_31: tmp_i4_22 [2/2] 4.82ns
.critedge.i:0  %tmp_i4_22 = call fastcc i1 @check(i8 %t_V_8) nounwind


 <State 32>: 9.46ns
ST_32: tmp_i4_22 [1/2] 7.46ns
.critedge.i:0  %tmp_i4_22 = call fastcc i1 @check(i8 %t_V_8) nounwind

ST_32: or_cond5_demorgan_i [1/1] 2.00ns
.critedge.i:1  %or_cond5_demorgan_i = or i1 %tmp_i4_22, %terminate_load_3

ST_32: stg_241 [1/1] 0.00ns
.critedge.i:2  br i1 %or_cond5_demorgan_i, label %.loopexit288._crit_edge, label %.backedge.i

ST_32: stg_242 [1/1] 2.15ns
.loopexit288._crit_edge:0  store volatile i1 true, i1* @seq, align 1

ST_32: stg_243 [1/1] 0.00ns
.loopexit288._crit_edge:1  br label %6



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ input_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x4845900; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x4857670; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cp_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x483b2a0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ terminate]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x3b5cd00; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ avail_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x413d2a0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ colours_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x3832a00; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ pp_tile_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x3bf5a70; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ pp_rot_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x464c6f0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ side_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x41f2af0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ntiles_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x43f62d0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tiles_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x4151440; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ seq]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; mode=0x4798c00; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_33              (specbitsmap      ) [ 000000000000000000000000000000000]
stg_34              (specbitsmap      ) [ 000000000000000000000000000000000]
stg_35              (spectopmodule    ) [ 000000000000000000000000000000000]
stg_36              (specfifo         ) [ 000000000000000000000000000000000]
stg_37              (specfifo         ) [ 000000000000000000000000000000000]
stg_38              (specifcore       ) [ 000000000000000000000000000000000]
stg_39              (specifcore       ) [ 000000000000000000000000000000000]
stg_40              (specwire         ) [ 000000000000000000000000000000000]
stg_41              (store            ) [ 000000000000000000000000000000000]
stg_42              (store            ) [ 000000000000000000000000000000000]
stg_43              (br               ) [ 011000000000000000000000000000000]
t_V_5               (phi              ) [ 001000000000000000000000000000000]
exitcond2_i         (icmp             ) [ 001000000000000000000000000000000]
empty               (speclooptripcount) [ 000000000000000000000000000000000]
t_V_6               (add              ) [ 011000000000000000000000000000000]
stg_48              (br               ) [ 001100000000000000000000000000000]
tmp_i               (zext             ) [ 000000000000000000000000000000000]
r_V                 (shl              ) [ 000000000000000000000000000000000]
avail_V_load_1      (load             ) [ 000000000000000000000000000000000]
tmp_i_13            (or               ) [ 000000000000000000000000000000000]
stg_53              (store            ) [ 000000000000000000000000000000000]
stg_54              (br               ) [ 011000000000000000000000000000000]
p_i                 (phi              ) [ 000100000000000000000000000000000]
exitcond3_i         (icmp             ) [ 000100000000000000000000000000000]
empty_14            (speclooptripcount) [ 000000000000000000000000000000000]
c_V                 (add              ) [ 001100000000000000000000000000000]
stg_59              (br               ) [ 000110000000000000000000000000000]
tmp_9_i             (zext             ) [ 000000000000000000000000000000000]
colours_V_addr      (getelementptr    ) [ 000000000000000000000000000000000]
stg_62              (store            ) [ 000000000000000000000000000000000]
stg_63              (br               ) [ 001100000000000000000000000000000]
t_V_7               (phi              ) [ 000010000000000000000000000000000]
exitcond_i          (icmp             ) [ 000010000000000000000000000000000]
empty_15            (speclooptripcount) [ 000000000000000000000000000000000]
p_V_1               (add              ) [ 000110000000000000000000000000000]
stg_68              (br               ) [ 000000000000000000000000000000000]
tmp_1_i             (zext             ) [ 000000000000000000000000000000000]
pp_tile_V_addr      (getelementptr    ) [ 000000000000000000000000000000000]
stg_71              (store            ) [ 000000000000000000000000000000000]
pp_rot_V_addr       (getelementptr    ) [ 000000000000000000000000000000000]
stg_73              (store            ) [ 000000000000000000000000000000000]
stg_74              (br               ) [ 000110000000000000000000000000000]
tmp_V               (read             ) [ 000000000000000000000000000000000]
tmp_7               (trunc            ) [ 000000000000000000000000000000000]
stg_77              (store            ) [ 000000000000000000000000000000000]
ntiles_V_assign     (mul              ) [ 000000000000000000000000000000000]
stg_79              (store            ) [ 000000000000000000000000000000000]
stg_80              (br               ) [ 000011100000000000000000000000000]
t_V                 (phi              ) [ 000001100000000000000000000000000]
ntiles_V_load       (load             ) [ 000000000000000000000000000000000]
tmp_1               (icmp             ) [ 000001100000000000000000000000000]
t_V_1               (add              ) [ 000011100000000000000000000000000]
stg_85              (br               ) [ 000001111110000000000000000000000]
t_V_2               (phi              ) [ 000000100000000000000000000000000]
exitcond1           (icmp             ) [ 000001100000000000000000000000000]
empty_16            (speclooptripcount) [ 000000000000000000000000000000000]
e_V                 (add              ) [ 000001100000000000000000000000000]
stg_90              (br               ) [ 000011100000000000000000000000000]
tmp_V_1             (read             ) [ 000000000000000000000000000000000]
tmp_8               (trunc            ) [ 000000000000000000000000000000000]
tmp_5_trn_cast      (zext             ) [ 000000000000000000000000000000000]
tmp                 (bitconcatenate   ) [ 000000000000000000000000000000000]
tiles_V_addr5_cast  (zext             ) [ 000000000000000000000000000000000]
tiles_V_addr6       (add              ) [ 000000000000000000000000000000000]
tmp_2               (zext             ) [ 000000000000000000000000000000000]
tiles_V_addr        (getelementptr    ) [ 000000000000000000000000000000000]
stg_99              (store            ) [ 000000000000000000000000000000000]
stg_100             (br               ) [ 000001100000000000000000000000000]
op2_assign          (phi              ) [ 000000011110000000000000000000000]
ntiles_V_load_2     (load             ) [ 000000000000000000000000000000000]
tmp_i3_cast         (zext             ) [ 000000000000000000000000000000000]
tmp_2_i             (icmp             ) [ 000000011110000000000000000000000]
t                   (add              ) [ 000001011110000000000000000000000]
stg_106             (br               ) [ 000000000000000000000000000000000]
tmp_12              (bitselect        ) [ 000000000000000000000000000000000]
tmp_4_i             (zext             ) [ 000000000000000000000000000000000]
tmp_5_i             (shl              ) [ 000000000000000000000000000000000]
tmp_6_i             (sub              ) [ 000000000000000000000000000000000]
tmp_8_i             (lshr             ) [ 000000000000000000000000000000000]
tmp_8_i_cast        (zext             ) [ 000000000000000000000000000000000]
r_V_1               (select           ) [ 000000001110000000000000000000000]
stg_114             (br               ) [ 000000011110000000000000000000000]
tmp_V_4             (alloca           ) [ 000000000001111111111111111111111]
avail_V_load        (load             ) [ 000000000000000000000000000000000]
tmp_5               (partselect       ) [ 000000000000000000000000000000000]
tmp_3               (bitconcatenate   ) [ 000000000000000000000000000000000]
stg_119             (store            ) [ 000000000000000000000000000000000]
stg_120             (store            ) [ 000000000000000000000000000000000]
stg_121             (br               ) [ 000000000000000000000000000000000]
e_i                 (phi              ) [ 000000001000000000000000000000000]
exitcond_i4         (icmp             ) [ 000000011110000000000000000000000]
empty_17            (speclooptripcount) [ 000000000000000000000000000000000]
e                   (add              ) [ 000000011110000000000000000000000]
stg_126             (br               ) [ 000001011110000000000000000000000]
tmp_9_i6_trn        (zext             ) [ 000000000000000000000000000000000]
tmp_13              (shl              ) [ 000000000000000000000000000000000]
tiles_V_addr4       (add              ) [ 000000000000000000000000000000000]
tmp_9               (sext             ) [ 000000000000000000000000000000000]
tiles_V_addr_1      (getelementptr    ) [ 000000000100000000000000000000000]
tiles_V_load        (load             ) [ 000000000000000000000000000000000]
tmp_10_i            (zext             ) [ 000000000000000000000000000000000]
colours_V_addr_1    (getelementptr    ) [ 000000000010000000000000000000000]
colours_V_load      (load             ) [ 000000000000000000000000000000000]
tmp_11_i            (or               ) [ 000000000000000000000000000000000]
stg_139             (store            ) [ 000000000000000000000000000000000]
stg_140             (br               ) [ 000000011110000000000000000000000]
terminate_load      (load             ) [ 000000000001111111111111111111111]
stg_142             (br               ) [ 000000000000000000000000000000000]
seq_load            (load             ) [ 000000000001111111111111111111111]
stg_144             (br               ) [ 000000000000000000000000000000000]
tmp_i_i             (call             ) [ 000000000001111111111111111111111]
stg_147             (br               ) [ 000000000000000000000000000000000]
stg_149             (call             ) [ 000000000000000000000000000000000]
stg_150             (br               ) [ 000000000000000000000000000000000]
cp_V_load           (load             ) [ 000000000000000001000000000000000]
tmp_i_i_18          (call             ) [ 000000000001111111111111111111111]
stg_154             (br               ) [ 000000000000000000000000000000000]
stg_156             (call             ) [ 000000000000000000000000000000000]
stg_157             (br               ) [ 000000000000000000000000000000000]
ntiles_V_load_3     (load             ) [ 000000000000000000000000000000000]
tmp_i1_cast         (zext             ) [ 000000000000000000000000000000000]
op2_assign_2        (add              ) [ 000000000000000000000000000000000]
cp_V_load_1         (load             ) [ 000000000000000000000000000000000]
tmp_i1_cast_19      (sext             ) [ 000000000000000000000000000000000]
tmp_12_i            (icmp             ) [ 000000000000000000000000000000000]
terminate_load_2    (load             ) [ 000000000000000000000000000000000]
tmp_13_i            (xor              ) [ 000000000000000000000000000000000]
or_cond_i           (and              ) [ 000000000001111111111111111111111]
stg_167             (br               ) [ 000000000000000000000000000000000]
terminate_load_1    (load             ) [ 000000000001111111111111111111111]
stg_169             (br               ) [ 000000000000000000000000000000000]
stg_170             (store            ) [ 000000000000000000000000000000000]
stg_171             (write            ) [ 000000000000000000000000000000000]
stg_172             (write            ) [ 000000000000000000000000000000000]
stg_173             (br               ) [ 000000000000000000000000000000000]
seq_load_1          (load             ) [ 000000000001111111111111111111111]
stg_175             (br               ) [ 000000000000000000000000000000000]
tmp_V_3             (read             ) [ 000000000000000000000000000000000]
stg_177             (store            ) [ 000000000000000000000000000000000]
stg_178             (br               ) [ 000000000000000000000000000000000]
tmp_V_4_load        (load             ) [ 000000000000000000000000000000000]
stg_180             (store            ) [ 000000000000000000000000000000000]
tmp_s               (icmp             ) [ 000000000001111111111111111111111]
stg_182             (br               ) [ 000000000000000000000000000000000]
tmp_4               (icmp             ) [ 000000000000000000000001111000000]
stg_184             (br               ) [ 000000000001111111111111111111111]
stg_185             (ret              ) [ 000000000000000000000000000000000]
t_V_3               (phi              ) [ 000000000000000000000001000000000]
ntiles_V_load_1     (load             ) [ 000000000000000000000000000000000]
tmp_6               (icmp             ) [ 000000000001111111111111111111111]
p_V                 (add              ) [ 000000000001111111111111111111111]
stg_190             (br               ) [ 000000000000000000000000000000000]
tmp_i3              (zext             ) [ 000000000000000000000000000000000]
pp_tile_V_addr_1    (getelementptr    ) [ 000000000000000000000000111000000]
pp_rot_V_addr_1     (getelementptr    ) [ 000000000000000000000000111000000]
stg_194             (br               ) [ 000000000001111111111111111111111]
seq_load_2          (load             ) [ 000000000001111111111111111111111]
stg_196             (br               ) [ 000000000000000000000000000000000]
t_V_4               (phi              ) [ 000000000000000000000000100000000]
exitcond            (icmp             ) [ 000000000001111111111111111111111]
empty_20            (speclooptripcount) [ 000000000000000000000000000000000]
e_V_1               (add              ) [ 000000000001111111111111111111111]
stg_201             (br               ) [ 000000000001111111111111111111111]
tmp_15              (trunc            ) [ 000000000000000000000000010000000]
tile_V              (load             ) [ 000000000000000000000000000000000]
rot_V               (load             ) [ 000000000000000000000000000000000]
r_V_2               (add              ) [ 000000000000000000000000000000000]
tmp_10              (bitconcatenate   ) [ 000000000000000000000000000000000]
tmp_11              (zext             ) [ 000000000000000000000000000000000]
tiles_V_addr_2      (getelementptr    ) [ 000000000000000000000000001000000]
tiles_V_load_1      (load             ) [ 000000000000000000000000000000000]
tmp_V_5             (zext             ) [ 000000000000000000000000000000000]
stg_214             (write            ) [ 000000000000000000000000000000000]
stg_215             (br               ) [ 000000000001111111111111111111111]
tmp_i4              (call             ) [ 000000000000000000000000000000000]
terminate_load_3    (load             ) [ 000000000001111111111111111000011]
or_cond_demorgan_i  (or               ) [ 000000000001111111111111111111111]
t_V_8               (load             ) [ 000000000001111111111111111001011]
stg_221             (br               ) [ 000000000000000000000000000000000]
tmp_i_i1            (sext             ) [ 000000000000000000000000000000000]
pp_tile_V_addr_2    (getelementptr    ) [ 000000000000000000000000000000100]
tmp_23_i_i          (add              ) [ 000000000000000000000000000000000]
stg_226             (store            ) [ 000000000000000000000000000000000]
tmp_14              (bitselect        ) [ 000000000000000000000000000000100]
pp_tile_V_load      (load             ) [ 000000000000000000000000000000000]
tmp_i_i1_21         (zext             ) [ 000000000000000000000000000000000]
r_V_3               (shl              ) [ 000000000000000000000000000000000]
avail_V_load_2      (load             ) [ 000000000000000000000000000000000]
tmp_22_i_i          (or               ) [ 000000000000000000000000000000000]
stg_233             (store            ) [ 000000000000000000000000000000000]
stg_234             (store            ) [ 000000000000000000000000000000000]
stg_235             (br               ) [ 000000000000000000000000000000000]
stg_236             (store            ) [ 000000000000000000000000000000000]
stg_237             (br               ) [ 000000000000000000000000000000000]
tmp_i4_22           (call             ) [ 000000000000000000000000000000000]
or_cond5_demorgan_i (or               ) [ 000000000001111111111111111111111]
stg_241             (br               ) [ 000000000000000000000000000000000]
stg_242             (store            ) [ 000000000000000000000000000000000]
stg_243             (br               ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cp_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cp_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="terminate">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="terminate"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="avail_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avail_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="colours_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colours_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pp_tile_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pp_tile_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pp_rot_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pp_rot_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="side_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="side_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ntiles_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ntiles_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tiles_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tiles_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="seq">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seq"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i35.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i35.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="down"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="backtrack"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="check"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_V_4_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_4/7 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 tmp_V_1/6 tmp_V_3/21 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_171/20 stg_172/20 stg_214/26 "/>
</bind>
</comp>

<comp id="145" class="1004" name="colours_V_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="36" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="4" slack="0"/>
<pin id="149" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="colours_V_addr/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="36" slack="0"/>
<pin id="155" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_62/3 colours_V_load/9 stg_139/10 "/>
</bind>
</comp>

<comp id="158" class="1004" name="pp_tile_V_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_tile_V_addr/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_71/4 tile_V/24 pp_tile_V_load/29 stg_234/30 "/>
</bind>
</comp>

<comp id="171" class="1004" name="pp_rot_V_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="6" slack="0"/>
<pin id="175" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_rot_V_addr/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="2" slack="0"/>
<pin id="181" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_73/4 rot_V/24 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tiles_V_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="11" slack="0"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tiles_V_addr/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_99/6 tiles_V_load/8 tiles_V_load_1/25 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tiles_V_addr_1_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tiles_V_addr_1/8 "/>
</bind>
</comp>

<comp id="204" class="1004" name="colours_V_addr_1_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="36" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="colours_V_addr_1/9 "/>
</bind>
</comp>

<comp id="212" class="1004" name="pp_tile_V_addr_1_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="8" slack="0"/>
<pin id="216" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_tile_V_addr_1/23 "/>
</bind>
</comp>

<comp id="219" class="1004" name="pp_rot_V_addr_1_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="8" slack="0"/>
<pin id="223" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_rot_V_addr_1/23 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tiles_V_addr_2_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tiles_V_addr_2/25 "/>
</bind>
</comp>

<comp id="234" class="1004" name="pp_tile_V_addr_2_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_tile_V_addr_2/29 "/>
</bind>
</comp>

<comp id="242" class="1005" name="t_V_5_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="1"/>
<pin id="244" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_V_5 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="t_V_5_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="6" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_5/2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="p_i_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="1"/>
<pin id="255" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_i (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_i_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="1" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i/3 "/>
</bind>
</comp>

<comp id="264" class="1005" name="t_V_7_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="1"/>
<pin id="266" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_V_7 (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="t_V_7_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="1" slack="1"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_7/4 "/>
</bind>
</comp>

<comp id="275" class="1005" name="t_V_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="1"/>
<pin id="277" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="t_V_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="8" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/5 "/>
</bind>
</comp>

<comp id="287" class="1005" name="t_V_2_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="1"/>
<pin id="289" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="t_V_2_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="1" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/6 "/>
</bind>
</comp>

<comp id="298" class="1005" name="op2_assign_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="op2_assign_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="32" slack="0"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign/7 "/>
</bind>
</comp>

<comp id="310" class="1005" name="e_i_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="1"/>
<pin id="312" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="e_i (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="e_i_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="3" slack="0"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="1" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="e_i/8 "/>
</bind>
</comp>

<comp id="321" class="1005" name="t_V_3_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="1"/>
<pin id="323" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="t_V_3_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="8" slack="0"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/23 "/>
</bind>
</comp>

<comp id="332" class="1005" name="t_V_4_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="1"/>
<pin id="334" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_V_4 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="t_V_4_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="1" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_4/24 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_backtrack_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="0" index="2" bw="2" slack="0"/>
<pin id="348" dir="0" index="3" bw="8" slack="0"/>
<pin id="349" dir="0" index="4" bw="36" slack="0"/>
<pin id="350" dir="0" index="5" bw="8" slack="0"/>
<pin id="351" dir="0" index="6" bw="4" slack="0"/>
<pin id="352" dir="0" index="7" bw="36" slack="0"/>
<pin id="353" dir="0" index="8" bw="8" slack="0"/>
<pin id="354" dir="0" index="9" bw="1" slack="0"/>
<pin id="355" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_148/14 stg_155/18 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_right_r_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="0"/>
<pin id="369" dir="0" index="2" bw="2" slack="0"/>
<pin id="370" dir="0" index="3" bw="8" slack="0"/>
<pin id="371" dir="0" index="4" bw="36" slack="0"/>
<pin id="372" dir="0" index="5" bw="8" slack="0"/>
<pin id="373" dir="0" index="6" bw="4" slack="0"/>
<pin id="374" dir="0" index="7" bw="36" slack="0"/>
<pin id="375" dir="0" index="8" bw="8" slack="0"/>
<pin id="376" dir="1" index="9" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i4/27 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_down_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="0"/>
<pin id="389" dir="0" index="2" bw="8" slack="0"/>
<pin id="390" dir="0" index="3" bw="36" slack="0"/>
<pin id="391" dir="0" index="4" bw="8" slack="0"/>
<pin id="392" dir="0" index="5" bw="8" slack="0"/>
<pin id="393" dir="0" index="6" bw="2" slack="0"/>
<pin id="394" dir="0" index="7" bw="4" slack="0"/>
<pin id="395" dir="0" index="8" bw="36" slack="0"/>
<pin id="396" dir="1" index="9" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_i/12 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_check_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="0"/>
<pin id="409" dir="0" index="2" bw="8" slack="0"/>
<pin id="410" dir="0" index="3" bw="8" slack="0"/>
<pin id="411" dir="0" index="4" bw="2" slack="0"/>
<pin id="412" dir="0" index="5" bw="4" slack="0"/>
<pin id="413" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_i_18/16 tmp_i4_22/31 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="36" slack="0"/>
<pin id="421" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="avail_V_load_1/2 avail_V_load/7 avail_V_load_2/30 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_load_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ntiles_V_load/5 ntiles_V_load_2/7 ntiles_V_load_3/20 ntiles_V_load_1/23 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_120/7 stg_180/22 stg_242/32 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="terminate_load/11 terminate_load_2/20 terminate_load_3/28 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seq_load/11 seq_load_1/21 seq_load_2/23 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cp_V_load/16 cp_V_load_1/20 t_V_8/28 "/>
</bind>
</comp>

<comp id="446" class="1004" name="stg_41_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_41/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="stg_42_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_42/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="exitcond2_i_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="0"/>
<pin id="460" dir="0" index="1" bw="6" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="t_V_6_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_V_6/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_i_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="0"/>
<pin id="472" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="r_V_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="6" slack="0"/>
<pin id="477" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_i_13_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="36" slack="0"/>
<pin id="482" dir="0" index="1" bw="36" slack="0"/>
<pin id="483" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_i_13/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="stg_53_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="36" slack="0"/>
<pin id="488" dir="0" index="1" bw="36" slack="0"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_53/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="exitcond3_i_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="4" slack="0"/>
<pin id="494" dir="0" index="1" bw="4" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3_i/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="c_V_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_V/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_9_i_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_i/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="exitcond_i_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="6" slack="0"/>
<pin id="511" dir="0" index="1" bw="6" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_V_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_V_1/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_1_i_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="6" slack="0"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_7_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="stg_77_store_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_77/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="ntiles_V_assign_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ntiles_V_assign/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="stg_79_store_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="0"/>
<pin id="546" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_79/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="t_V_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_V_1/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="exitcond1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="0"/>
<pin id="563" dir="0" index="1" bw="3" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="567" class="1004" name="e_V_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="3" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="e_V/6 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_8_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_5_trn_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="3" slack="0"/>
<pin id="580" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_trn_cast/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="10" slack="0"/>
<pin id="584" dir="0" index="1" bw="8" slack="1"/>
<pin id="585" dir="0" index="2" bw="1" slack="0"/>
<pin id="586" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tiles_V_addr5_cast_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="10" slack="0"/>
<pin id="592" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tiles_V_addr5_cast/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tiles_V_addr6_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="10" slack="0"/>
<pin id="596" dir="0" index="1" bw="3" slack="0"/>
<pin id="597" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tiles_V_addr6/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="11" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_i3_cast_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i3_cast/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_2_i_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/7 "/>
</bind>
</comp>

<comp id="615" class="1004" name="t_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/7 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_12_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="6" slack="0"/>
<pin id="625" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_4_i_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_5_i_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_5_i/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_6_i_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="32" slack="0"/>
<pin id="642" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6_i/7 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_8_i_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="0"/>
<pin id="648" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_8_i/7 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_8_i_cast_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i_cast/7 "/>
</bind>
</comp>

<comp id="655" class="1004" name="r_V_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="36" slack="0"/>
<pin id="658" dir="0" index="2" bw="36" slack="0"/>
<pin id="659" dir="1" index="3" bw="36" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_1/7 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_5_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="35" slack="0"/>
<pin id="665" dir="0" index="1" bw="36" slack="0"/>
<pin id="666" dir="0" index="2" bw="1" slack="0"/>
<pin id="667" dir="0" index="3" bw="7" slack="0"/>
<pin id="668" dir="1" index="4" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_3_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="36" slack="0"/>
<pin id="675" dir="0" index="1" bw="35" slack="0"/>
<pin id="676" dir="0" index="2" bw="1" slack="0"/>
<pin id="677" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="681" class="1004" name="stg_119_store_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="36" slack="0"/>
<pin id="683" dir="0" index="1" bw="36" slack="0"/>
<pin id="684" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_119/7 "/>
</bind>
</comp>

<comp id="687" class="1004" name="exitcond_i4_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="0"/>
<pin id="689" dir="0" index="1" bw="3" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i4/8 "/>
</bind>
</comp>

<comp id="693" class="1004" name="e_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="3" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="e/8 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_9_i6_trn_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="3" slack="0"/>
<pin id="701" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_i6_trn/8 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_13_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="0" index="1" bw="3" slack="0"/>
<pin id="706" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tiles_V_addr4_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="0"/>
<pin id="711" dir="0" index="1" bw="3" slack="0"/>
<pin id="712" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tiles_V_addr4/8 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_9_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_10_i_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="4" slack="0"/>
<pin id="722" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_i/9 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_11_i_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="36" slack="0"/>
<pin id="727" dir="0" index="1" bw="36" slack="3"/>
<pin id="728" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11_i/10 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_i1_cast_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1_cast/20 "/>
</bind>
</comp>

<comp id="735" class="1004" name="op2_assign_2_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign_2/20 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_i1_cast_19_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i1_cast_19/20 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_12_i_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="9" slack="0"/>
<pin id="747" dir="0" index="1" bw="9" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_i/20 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_13_i_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_13_i/20 "/>
</bind>
</comp>

<comp id="757" class="1004" name="or_cond_i_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/20 "/>
</bind>
</comp>

<comp id="763" class="1004" name="terminate_load_1_load_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="terminate_load_1/20 "/>
</bind>
</comp>

<comp id="767" class="1004" name="stg_170_store_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_170/20 "/>
</bind>
</comp>

<comp id="773" class="1004" name="stg_177_store_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="0" index="1" bw="32" slack="11"/>
<pin id="776" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_177/21 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_V_4_load_load_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="12"/>
<pin id="780" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_4_load/22 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_s_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="0"/>
<pin id="783" dir="0" index="1" bw="32" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/22 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_4_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/22 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_6_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="0"/>
<pin id="795" dir="0" index="1" bw="8" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/23 "/>
</bind>
</comp>

<comp id="799" class="1004" name="p_V_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_V/23 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_i3_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="0"/>
<pin id="807" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i3/23 "/>
</bind>
</comp>

<comp id="811" class="1004" name="exitcond_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="3" slack="0"/>
<pin id="813" dir="0" index="1" bw="3" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/24 "/>
</bind>
</comp>

<comp id="817" class="1004" name="e_V_1_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="3" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="e_V_1/24 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_15_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="3" slack="0"/>
<pin id="825" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/24 "/>
</bind>
</comp>

<comp id="827" class="1004" name="r_V_2_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="2" slack="1"/>
<pin id="829" dir="0" index="1" bw="2" slack="0"/>
<pin id="830" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2/25 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_10_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="10" slack="0"/>
<pin id="834" dir="0" index="1" bw="8" slack="0"/>
<pin id="835" dir="0" index="2" bw="2" slack="0"/>
<pin id="836" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/25 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_11_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="10" slack="0"/>
<pin id="842" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/25 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_V_5_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="4" slack="0"/>
<pin id="847" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_5/26 "/>
</bind>
</comp>

<comp id="850" class="1004" name="or_cond_demorgan_i_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond_demorgan_i/28 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_i_i1_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="1"/>
<pin id="858" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i1/29 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_23_i_i_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="1"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23_i_i/29 "/>
</bind>
</comp>

<comp id="865" class="1004" name="stg_226_store_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="0" index="1" bw="8" slack="0"/>
<pin id="868" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_226/29 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_14_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="0" index="1" bw="8" slack="0"/>
<pin id="874" dir="0" index="2" bw="4" slack="0"/>
<pin id="875" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/29 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_i_i1_21_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i1_21/30 "/>
</bind>
</comp>

<comp id="883" class="1004" name="r_V_3_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="0"/>
<pin id="886" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/30 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_22_i_i_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="36" slack="0"/>
<pin id="891" dir="0" index="1" bw="36" slack="0"/>
<pin id="892" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_22_i_i/30 "/>
</bind>
</comp>

<comp id="895" class="1004" name="stg_233_store_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="36" slack="0"/>
<pin id="897" dir="0" index="1" bw="36" slack="0"/>
<pin id="898" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_233/30 "/>
</bind>
</comp>

<comp id="901" class="1004" name="stg_236_store_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="1" slack="0"/>
<pin id="904" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_236/30 "/>
</bind>
</comp>

<comp id="907" class="1004" name="or_cond5_demorgan_i_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="2"/>
<pin id="910" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond5_demorgan_i/32 "/>
</bind>
</comp>

<comp id="915" class="1005" name="t_V_6_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="6" slack="0"/>
<pin id="917" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="t_V_6 "/>
</bind>
</comp>

<comp id="923" class="1005" name="c_V_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="4" slack="0"/>
<pin id="925" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_V "/>
</bind>
</comp>

<comp id="931" class="1005" name="p_V_1_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="6" slack="0"/>
<pin id="933" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="p_V_1 "/>
</bind>
</comp>

<comp id="939" class="1005" name="t_V_1_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="8" slack="0"/>
<pin id="941" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="t_V_1 "/>
</bind>
</comp>

<comp id="947" class="1005" name="e_V_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="3" slack="0"/>
<pin id="949" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="e_V "/>
</bind>
</comp>

<comp id="955" class="1005" name="t_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="0"/>
<pin id="957" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="960" class="1005" name="r_V_1_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="36" slack="3"/>
<pin id="962" dir="1" index="1" bw="36" slack="3"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="965" class="1005" name="tmp_V_4_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="11"/>
<pin id="967" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="974" class="1005" name="e_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="3" slack="0"/>
<pin id="976" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

<comp id="979" class="1005" name="tiles_V_addr_1_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="1"/>
<pin id="981" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tiles_V_addr_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="colours_V_addr_1_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="4" slack="1"/>
<pin id="986" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="colours_V_addr_1 "/>
</bind>
</comp>

<comp id="989" class="1005" name="terminate_load_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="11"/>
<pin id="991" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="terminate_load "/>
</bind>
</comp>

<comp id="993" class="1005" name="seq_load_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="9"/>
<pin id="995" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="seq_load "/>
</bind>
</comp>

<comp id="1000" class="1005" name="cp_V_load_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="1"/>
<pin id="1002" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cp_V_load "/>
</bind>
</comp>

<comp id="1011" class="1005" name="terminate_load_1_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="2"/>
<pin id="1013" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="terminate_load_1 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="tmp_4_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="1"/>
<pin id="1023" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="p_V_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="0"/>
<pin id="1030" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_V "/>
</bind>
</comp>

<comp id="1033" class="1005" name="pp_tile_V_addr_1_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="6" slack="1"/>
<pin id="1035" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_tile_V_addr_1 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="pp_rot_V_addr_1_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="6" slack="1"/>
<pin id="1040" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_rot_V_addr_1 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="seq_load_2_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="4"/>
<pin id="1045" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="seq_load_2 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="e_V_1_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="3" slack="0"/>
<pin id="1052" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="e_V_1 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="tmp_15_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="2" slack="1"/>
<pin id="1057" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="tiles_V_addr_2_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="8" slack="1"/>
<pin id="1062" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tiles_V_addr_2 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="terminate_load_3_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="2"/>
<pin id="1067" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="terminate_load_3 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="t_V_8_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="8" slack="1"/>
<pin id="1075" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V_8 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="pp_tile_V_addr_2_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="6" slack="1"/>
<pin id="1082" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_tile_V_addr_2 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="tmp_14_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="96" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="76" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="116" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="90" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="70" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="72" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="70" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="70" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="74" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="70" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="70" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="70" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="70" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="70" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="70" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="226" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="70" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="62" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="267"><net_src comp="50" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="279" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="290"><net_src comp="80" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="301"><net_src comp="34" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="302" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="313"><net_src comp="80" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="46" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="80" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="356"><net_src comp="110" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="357"><net_src comp="4" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="358"><net_src comp="14" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="359"><net_src comp="12" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="360"><net_src comp="8" pin="0"/><net_sink comp="344" pin=4"/></net>

<net id="361"><net_src comp="16" pin="0"/><net_sink comp="344" pin=5"/></net>

<net id="362"><net_src comp="20" pin="0"/><net_sink comp="344" pin=6"/></net>

<net id="363"><net_src comp="10" pin="0"/><net_sink comp="344" pin=7"/></net>

<net id="364"><net_src comp="18" pin="0"/><net_sink comp="344" pin=8"/></net>

<net id="365"><net_src comp="6" pin="0"/><net_sink comp="344" pin=9"/></net>

<net id="377"><net_src comp="118" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="378"><net_src comp="4" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="379"><net_src comp="14" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="380"><net_src comp="12" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="381"><net_src comp="8" pin="0"/><net_sink comp="366" pin=4"/></net>

<net id="382"><net_src comp="16" pin="0"/><net_sink comp="366" pin=5"/></net>

<net id="383"><net_src comp="20" pin="0"/><net_sink comp="366" pin=6"/></net>

<net id="384"><net_src comp="10" pin="0"/><net_sink comp="366" pin=7"/></net>

<net id="385"><net_src comp="18" pin="0"/><net_sink comp="366" pin=8"/></net>

<net id="397"><net_src comp="108" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="398"><net_src comp="18" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="399"><net_src comp="4" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="400"><net_src comp="8" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="401"><net_src comp="16" pin="0"/><net_sink comp="386" pin=4"/></net>

<net id="402"><net_src comp="12" pin="0"/><net_sink comp="386" pin=5"/></net>

<net id="403"><net_src comp="14" pin="0"/><net_sink comp="386" pin=6"/></net>

<net id="404"><net_src comp="20" pin="0"/><net_sink comp="386" pin=7"/></net>

<net id="405"><net_src comp="10" pin="0"/><net_sink comp="386" pin=8"/></net>

<net id="414"><net_src comp="112" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="16" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="416"><net_src comp="12" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="417"><net_src comp="14" pin="0"/><net_sink comp="406" pin=4"/></net>

<net id="418"><net_src comp="20" pin="0"/><net_sink comp="406" pin=5"/></net>

<net id="422"><net_src comp="8" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="18" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="104" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="22" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="6" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="22" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="4" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="450"><net_src comp="46" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="4" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="48" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="6" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="246" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="52" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="246" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="58" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="246" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="60" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="470" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="419" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="474" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="8" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="257" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="64" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="257" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="68" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="257" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="513"><net_src comp="268" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="52" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="268" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="58" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="268" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="530"><net_src comp="130" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="527" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="16" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="527" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="527" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="18" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="279" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="423" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="279" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="78" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="291" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="82" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="291" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="86" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="130" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="581"><net_src comp="291" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="88" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="275" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="74" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="593"><net_src comp="582" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="578" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="608"><net_src comp="423" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="302" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="605" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="302" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="90" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="626"><net_src comp="92" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="302" pin="4"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="94" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="632"><net_src comp="302" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="60" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="629" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="34" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="302" pin="4"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="90" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="639" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="654"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="660"><net_src comp="621" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="651" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="633" pin="2"/><net_sink comp="655" pin=2"/></net>

<net id="669"><net_src comp="98" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="419" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="671"><net_src comp="90" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="672"><net_src comp="100" pin="0"/><net_sink comp="663" pin=3"/></net>

<net id="678"><net_src comp="102" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="663" pin="4"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="48" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="685"><net_src comp="673" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="8" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="314" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="82" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="314" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="86" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="314" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="298" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="106" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="703" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="699" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="723"><net_src comp="191" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="729"><net_src comp="152" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="725" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="734"><net_src comp="423" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="731" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="114" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="744"><net_src comp="441" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="749"><net_src comp="741" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="735" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="433" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="104" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="745" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="751" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="766"><net_src comp="6" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="48" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="22" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="130" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="785"><net_src comp="778" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="34" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="778" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="90" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="325" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="423" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="325" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="78" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="808"><net_src comp="325" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="815"><net_src comp="336" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="82" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="336" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="86" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="336" pin="4"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="178" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="88" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="165" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="827" pin="2"/><net_sink comp="832" pin=2"/></net>

<net id="843"><net_src comp="832" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="848"><net_src comp="191" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="854"><net_src comp="366" pin="9"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="433" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="859"><net_src comp="856" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="864"><net_src comp="120" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="869"><net_src comp="860" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="4" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="876"><net_src comp="122" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="877"><net_src comp="860" pin="2"/><net_sink comp="871" pin=1"/></net>

<net id="878"><net_src comp="124" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="882"><net_src comp="165" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="887"><net_src comp="60" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="879" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="419" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="883" pin="2"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="889" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="8" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="104" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="6" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="911"><net_src comp="406" pin="6"/><net_sink comp="907" pin=0"/></net>

<net id="918"><net_src comp="464" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="926"><net_src comp="498" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="934"><net_src comp="515" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="942"><net_src comp="555" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="950"><net_src comp="567" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="958"><net_src comp="615" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="963"><net_src comp="655" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="968"><net_src comp="126" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="977"><net_src comp="693" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="982"><net_src comp="196" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="987"><net_src comp="204" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="992"><net_src comp="433" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="996"><net_src comp="437" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1003"><net_src comp="441" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1014"><net_src comp="763" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1024"><net_src comp="787" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1031"><net_src comp="799" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1036"><net_src comp="212" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="1041"><net_src comp="219" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1046"><net_src comp="437" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1053"><net_src comp="817" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1058"><net_src comp="823" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1063"><net_src comp="226" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1068"><net_src comp="433" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1076"><net_src comp="441" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1079"><net_src comp="1073" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1083"><net_src comp="234" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="1088"><net_src comp="871" pin="3"/><net_sink comp="1085" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V_V | {20 26 }
  - Chain level:
	State 1
	State 2
		exitcond2_i : 1
		t_V_6 : 1
		stg_48 : 2
		tmp_i : 1
		r_V : 2
		tmp_i_13 : 3
		stg_53 : 3
	State 3
		exitcond3_i : 1
		c_V : 1
		stg_59 : 2
		tmp_9_i : 1
		colours_V_addr : 2
		stg_62 : 3
	State 4
		exitcond_i : 1
		p_V_1 : 1
		stg_68 : 2
		tmp_1_i : 1
		pp_tile_V_addr : 2
		stg_71 : 3
		pp_rot_V_addr : 2
		stg_73 : 3
		stg_77 : 1
		ntiles_V_assign : 1
		stg_79 : 2
	State 5
		tmp_1 : 1
		t_V_1 : 1
		stg_85 : 2
	State 6
		exitcond1 : 1
		e_V : 1
		stg_90 : 2
		tmp_5_trn_cast : 1
		tiles_V_addr5_cast : 1
		tiles_V_addr6 : 2
		tmp_2 : 3
		tiles_V_addr : 4
		stg_99 : 5
	State 7
		tmp_i3_cast : 1
		tmp_2_i : 2
		t : 1
		stg_106 : 3
		tmp_12 : 1
		tmp_4_i : 1
		tmp_5_i : 2
		tmp_6_i : 1
		tmp_8_i : 2
		tmp_8_i_cast : 3
		r_V_1 : 4
		tmp_5 : 1
		tmp_3 : 2
		stg_119 : 3
	State 8
		exitcond_i4 : 1
		e : 1
		stg_126 : 2
		tmp_9_i6_trn : 1
		tiles_V_addr4 : 2
		tmp_9 : 3
		tiles_V_addr_1 : 4
		tiles_V_load : 5
	State 9
		tmp_10_i : 1
		colours_V_addr_1 : 2
		colours_V_load : 3
	State 10
		tmp_11_i : 1
		stg_139 : 1
	State 11
		stg_142 : 1
		stg_144 : 1
	State 12
	State 13
		stg_147 : 1
	State 14
	State 15
	State 16
		tmp_i_i_18 : 1
	State 17
		stg_154 : 1
	State 18
	State 19
	State 20
		tmp_i1_cast : 1
		op2_assign_2 : 2
		tmp_i1_cast_19 : 1
		tmp_12_i : 3
		tmp_13_i : 1
		or_cond_i : 4
		stg_167 : 4
		stg_169 : 1
	State 21
		stg_175 : 1
	State 22
		tmp_s : 1
		stg_182 : 2
		tmp_4 : 1
		stg_184 : 2
	State 23
		tmp_6 : 1
		p_V : 1
		stg_190 : 2
		tmp_i3 : 1
		pp_tile_V_addr_1 : 2
		pp_rot_V_addr_1 : 2
		stg_196 : 1
	State 24
		exitcond : 1
		e_V_1 : 1
		stg_201 : 2
		tmp_15 : 1
	State 25
		r_V_2 : 1
		tmp_10 : 2
		tmp_11 : 3
		tiles_V_addr_2 : 4
		tiles_V_load_1 : 5
	State 26
		tmp_V_5 : 1
		stg_214 : 2
	State 27
	State 28
		or_cond_demorgan_i : 1
		stg_221 : 1
	State 29
		pp_tile_V_addr_2 : 1
		pp_tile_V_load : 2
		stg_226 : 1
		tmp_14 : 1
	State 30
		tmp_i_i1_21 : 1
		r_V_3 : 2
		tmp_22_i_i : 3
		stg_233 : 3
	State 31
	State 32
		or_cond5_demorgan_i : 1
		stg_241 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |  Delay  |    FF   |   LUT   |MULT18x18|
|----------|----------------------------|---------|---------|---------|---------|
|          |    grp_backtrack_fu_344    | 44.3159 |   834   |   1034  |    0    |
|   call   |     grp_right_r_fu_366     | 21.7455 |   604   |   709   |    0    |
|          |       grp_down_fu_386      |  19.301 |   520   |   652   |    0    |
|          |      grp_check_fu_406      | 22.2485 |   223   |   261   |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |         r_V_fu_474         |    0    |    0    |    13   |    0    |
|    shl   |       tmp_5_i_fu_633       |    0    |    0    |   162   |    0    |
|          |        tmp_13_fu_703       |    0    |    0    |    0    |    0    |
|          |        r_V_3_fu_883        |    0    |    0    |    20   |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   lshr   |       tmp_8_i_fu_645       |    0    |    0    |   162   |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |        t_V_6_fu_464        |    0    |    0    |    6    |    0    |
|          |         c_V_fu_498         |    0    |    0    |    4    |    0    |
|          |        p_V_1_fu_515        |    0    |    0    |    6    |    0    |
|          |        t_V_1_fu_555        |    0    |    0    |    8    |    0    |
|          |         e_V_fu_567         |    0    |    0    |    3    |    0    |
|          |    tiles_V_addr6_fu_594    |    0    |    0    |    10   |    0    |
|    add   |          t_fu_615          |    0    |    0    |    32   |    0    |
|          |          e_fu_693          |    0    |    0    |    3    |    0    |
|          |    tiles_V_addr4_fu_709    |    0    |    0    |    32   |    0    |
|          |     op2_assign_2_fu_735    |    0    |    0    |    8    |    0    |
|          |         p_V_fu_799         |    0    |    0    |    8    |    0    |
|          |        e_V_1_fu_817        |    0    |    0    |    3    |    0    |
|          |        r_V_2_fu_827        |    0    |    0    |    2    |    0    |
|          |      tmp_23_i_i_fu_860     |    0    |    0    |    8    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |       tmp_i_13_fu_480      |    0    |    0    |    36   |    0    |
|          |       tmp_11_i_fu_725      |    0    |    0    |    36   |    0    |
|    or    |  or_cond_demorgan_i_fu_850 |    0    |    0    |    1    |    0    |
|          |      tmp_22_i_i_fu_889     |    0    |    0    |    36   |    0    |
|          | or_cond5_demorgan_i_fu_907 |    0    |    0    |    1    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |     exitcond2_i_fu_458     |    0    |    0    |    4    |    0    |
|          |     exitcond3_i_fu_492     |    0    |    0    |    3    |    0    |
|          |      exitcond_i_fu_509     |    0    |    0    |    4    |    0    |
|          |        tmp_1_fu_549        |    0    |    0    |    5    |    0    |
|          |      exitcond1_fu_561      |    0    |    0    |    2    |    0    |
|   icmp   |       tmp_2_i_fu_609       |    0    |    0    |    17   |    0    |
|          |     exitcond_i4_fu_687     |    0    |    0    |    2    |    0    |
|          |       tmp_12_i_fu_745      |    0    |    0    |    6    |    0    |
|          |        tmp_s_fu_781        |    0    |    0    |    17   |    0    |
|          |        tmp_4_fu_787        |    0    |    0    |    17   |    0    |
|          |        tmp_6_fu_793        |    0    |    0    |    5    |    0    |
|          |       exitcond_fu_811      |    0    |    0    |    2    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|  select  |        r_V_1_fu_655        |    0    |    0    |    36   |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|    sub   |       tmp_6_i_fu_639       |    0    |    0    |    32   |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|    mul   |   ntiles_V_assign_fu_537   |    0    |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|---------|
|    xor   |       tmp_13_i_fu_751      |    0    |    0    |    1    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|    and   |      or_cond_i_fu_757      |    0    |    0    |    1    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   read   |       grp_read_fu_130      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   write  |      grp_write_fu_136      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |        tmp_i_fu_470        |    0    |    0    |    0    |    0    |
|          |       tmp_9_i_fu_504       |    0    |    0    |    0    |    0    |
|          |       tmp_1_i_fu_521       |    0    |    0    |    0    |    0    |
|          |    tmp_5_trn_cast_fu_578   |    0    |    0    |    0    |    0    |
|          |  tiles_V_addr5_cast_fu_590 |    0    |    0    |    0    |    0    |
|          |        tmp_2_fu_600        |    0    |    0    |    0    |    0    |
|          |     tmp_i3_cast_fu_605     |    0    |    0    |    0    |    0    |
|   zext   |       tmp_4_i_fu_629       |    0    |    0    |    0    |    0    |
|          |     tmp_8_i_cast_fu_651    |    0    |    0    |    0    |    0    |
|          |     tmp_9_i6_trn_fu_699    |    0    |    0    |    0    |    0    |
|          |       tmp_10_i_fu_720      |    0    |    0    |    0    |    0    |
|          |     tmp_i1_cast_fu_731     |    0    |    0    |    0    |    0    |
|          |        tmp_i3_fu_805       |    0    |    0    |    0    |    0    |
|          |        tmp_11_fu_840       |    0    |    0    |    0    |    0    |
|          |       tmp_V_5_fu_845       |    0    |    0    |    0    |    0    |
|          |     tmp_i_i1_21_fu_879     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |        tmp_7_fu_527        |    0    |    0    |    0    |    0    |
|   trunc  |        tmp_8_fu_573        |    0    |    0    |    0    |    0    |
|          |        tmp_15_fu_823       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |         tmp_fu_582         |    0    |    0    |    0    |    0    |
|bitconcatenate|        tmp_3_fu_673        |    0    |    0    |    0    |    0    |
|          |        tmp_10_fu_832       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
| bitselect|        tmp_12_fu_621       |    0    |    0    |    0    |    0    |
|          |        tmp_14_fu_871       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|partselect|        tmp_5_fu_663        |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |        tmp_9_fu_715        |    0    |    0    |    0    |    0    |
|   sext   |    tmp_i1_cast_19_fu_741   |    0    |    0    |    0    |    0    |
|          |       tmp_i_i1_fu_856      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            | 107.611 |   2181  |   3410  |    1    |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+
|         |  BRAM  |
+---------+--------+
|colours_V|    1   |
| pp_rot_V|    1   |
|pp_tile_V|    1   |
| tiles_V |    1   |
+---------+--------+
|  Total  |    4   |
+---------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       c_V_reg_923       |    4   |
| colours_V_addr_1_reg_984|    4   |
|    cp_V_load_reg_1000   |    8   |
|      e_V_1_reg_1050     |    3   |
|       e_V_reg_947       |    3   |
|       e_i_reg_310       |    3   |
|        e_reg_974        |    3   |
|    op2_assign_reg_298   |   32   |
|      p_V_1_reg_931      |    6   |
|       p_V_reg_1028      |    8   |
|       p_i_reg_253       |    4   |
| pp_rot_V_addr_1_reg_1038|    6   |
|pp_tile_V_addr_1_reg_1033|    6   |
|pp_tile_V_addr_2_reg_1080|    6   |
|      r_V_1_reg_960      |   36   |
|   seq_load_2_reg_1043   |    1   |
|     seq_load_reg_993    |    1   |
|      t_V_1_reg_939      |    8   |
|      t_V_2_reg_287      |    3   |
|      t_V_3_reg_321      |    8   |
|      t_V_4_reg_332      |    3   |
|      t_V_5_reg_242      |    6   |
|      t_V_6_reg_915      |    6   |
|      t_V_7_reg_264      |    6   |
|      t_V_8_reg_1073     |    8   |
|       t_V_reg_275       |    8   |
|        t_reg_955        |   32   |
|terminate_load_1_reg_1011|    1   |
|terminate_load_3_reg_1065|    1   |
|  terminate_load_reg_989 |    1   |
|  tiles_V_addr_1_reg_979 |    8   |
| tiles_V_addr_2_reg_1060 |    8   |
|     tmp_14_reg_1085     |    1   |
|     tmp_15_reg_1055     |    2   |
|      tmp_4_reg_1021     |    1   |
|     tmp_V_4_reg_965     |   32   |
+-------------------------+--------+
|          Total          |   277  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_136  |  p2  |   3  |   4  |   12   ||    4    |
|  grp_access_fu_152 |  p0  |   3  |   4  |   12   ||    4    |
|  grp_access_fu_152 |  p1  |   2  |  36  |   72   ||    36   |
|  grp_access_fu_165 |  p0  |   4  |   6  |   24   ||    12   |
|  grp_access_fu_178 |  p0  |   2  |   6  |   12   ||    6    |
|  grp_access_fu_191 |  p0  |   5  |   8  |   40   ||    16   |
|     t_V_reg_275    |  p0  |   2  |   8  |   16   ||    8    |
| op2_assign_reg_298 |  p0  |   2  |  32  |   64   ||    32   |
|  grp_check_fu_406  |  p1  |   3  |   8  |   24   ||    8    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   276  || 22.2722 ||   126   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+-----------+
|           |  BRAM  |  Delay |   FF   |   LUT  | MULT18x18 |
+-----------+--------+--------+--------+--------+-----------+
|  Function |    -   |   107  |  2181  |  3410  |     1     |
|   Memory  |    4   |    -   |    -   |    -   |     -     |
|Multiplexer|    -   |   22   |    -   |   126  |     -     |
|  Register |    -   |    -   |   277  |    -   |     -     |
+-----------+--------+--------+--------+--------+-----------+
|   Total   |    4   |   129  |  2458  |  3536  |     1     |
+-----------+--------+--------+--------+--------+-----------+
