# Reading D:/ProgramFiles/Quartus18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab1_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/ProgramFiles/Quartus18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {lab1.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:57 on Sep 29,2021
# vcom -reportprogress 300 -93 -work work lab1.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Compiling entity seven_segment
# -- Compiling architecture structure of seven_segment
# End time: 17:30:57 on Sep 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/f7798/Desktop/lab1/lab1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:57 on Sep 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/f7798/Desktop/lab1/lab1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_segment
# -- Compiling architecture archi of seven_segment
# End time: 17:30:57 on Sep 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /NA=lab1_vhd.sdo -L altera -L cycloneive -L gate_work -L work -voptargs="+acc"  test
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -sdftyp /NA=lab1_vhd.sdo -L altera -L cycloneive -L gate_work -L work -voptargs=""+acc"" test 
# Start time: 17:30:57 on Sep 29,2021
# ** Error: (vsim-3170) Could not find 'test'.
#         Searched libraries:
#             D:/ProgramFiles/Quartus18.1/modelsim_ase/altera/vhdl/altera
#             D:/ProgramFiles/Quartus18.1/modelsim_ase/altera/vhdl/cycloneive
#             C:/Users/f7798/Desktop/lab1/simulation/modelsim/gate_work
#             C:/Users/f7798/Desktop/lab1/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab1_run_msim_gate_vhdl.do PAUSED at line 12
# End time: 17:31:11 on Sep 29,2021, Elapsed time: 0:00:14
# Errors: 1, Warnings: 0
