0.7
2020.2
Jun 10 2021
20:04:57
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/QA_tb.v,1645868761,verilog,,,,QA_tb,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v,1645696151,verilog,,,,SD_tb,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/debit_decoder_tb.v,1645600464,verilog,,,,debit_decoder_tb,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/reg_32bit_tb.v,1645867646,verilog,,,,reg_32bit_tb,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v,1645865844,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v,,QA,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v,1645696295,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v,,SD,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v,1645601669,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v,,lsfr_16bit;minus;multiply;plus;r_shift,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v,1645593379,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v,,debit_decoder;decoder;enabler_2bit,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v,1645692832,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v,,comp_2bit;max2to1_32bit;max4to1_2bit;max4to1_32bit;min2to1_2bit;min4to2_2bit,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v,1645692832,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v,,mux2to1_2bit;mux2to1_32bit;mux4to1_2bit;mux4to1_32bit,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v,1645866270,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/QA_tb.v,,reg_32bit,,,,,,,,
