// Seed: 3006242868
module module_0 ();
  tri1  id_1 = 1;
  uwire id_4 = 1'b0;
  id_6(
      .id_0(id_1), .id_1(1)
  );
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    output logic id_2,
    input  wor   id_3,
    input  wor   id_4,
    input  uwire id_5,
    output uwire id_6
);
  always @(posedge id_4)
    if (1) id_2 <= 1;
    else id_2 = 1'b0 ^ id_1 - id_3 ^ id_1 ^ 1;
  module_0 modCall_1 ();
endmodule
