# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SDDR_TT_AXI.srcs/sources_1/new/write_clocker.vhd" \
"../../../../SDDR_TT_AXI.srcs/sim_1/new/write_clocker_tb.vhd" \

# Do not sort compile order
nosort
