# Reading K:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
do sim.do
# TB
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:48 on May 25,2022
# vlog -reportprogress 300 LR5_MATRIX_DISP_V10.v LR5_SHIFT_REG.v LR5_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v PWM_FSM.v TB.v 
# -- Compiling module LR5_MATRIX_DISP_V10
# ** Error: (vlog-13069) LR5_MATRIX_DISP_V10.v(130): near "always": syntax error, unexpected always.
# -- Compiling module LR5_SHIFT_REG
# ** Error: (vlog-13069) LR5_SHIFT_REG.v(22): near ">>": syntax error, unexpected >>.
# ** Error: (vlog-13069) LR5_SHIFT_REG.v(28): near "<<": syntax error, unexpected << or <<<.
# -- Compiling module LR4_Top_V10
# ** Error: (vlog-13069) LR5_Top_V10.v(38): near ")": syntax error, unexpected ')', expecting ';'.
# ** Error: (vlog-13069) LR5_Top_V10.v(39): near ")": syntax error, unexpected ')', expecting ';'.
# ** Error: LR5_Top_V10.v(51): 'btnf_l' already declared in this scope.
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module PWM_FSM
# ** Error: (vlog-13069) PWM_FSM.v(56): near ">>": syntax error, unexpected >>.
# ** Error: (vlog-13069) PWM_FSM.v(66): near ">>": syntax error, unexpected >>.
# -- Compiling module TB
# ** Error: (vlog-13067) TB.v(26.2): Syntax error, unexpected non-printable character with the hex value '0xd1'.
# ** Error: (vlog-13067) TB.v(26.3): Syntax error, unexpected non-printable character with the hex value '0x81'.
# ** Error: TB.v(40): (vlog-2730) Undefined variable: 'CE'.
# End time: 22:08:48 on May 25,2022, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 5
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "*.v"       "
do sim.do
# TB
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:07 on May 25,2022
# vlog -reportprogress 300 LR5_MATRIX_DISP_V10.v LR5_SHIFT_REG.v LR5_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v PWM_FSM.v TB.v 
# -- Compiling module LR5_MATRIX_DISP_V10
# ** Error: (vlog-13069) LR5_MATRIX_DISP_V10.v(132): near ",": syntax error, unexpected ',', expecting ';'.
# -- Compiling module LR5_SHIFT_REG
# ** Error: (vlog-13069) LR5_SHIFT_REG.v(22): near ">>": syntax error, unexpected >>.
# ** Error: (vlog-13069) LR5_SHIFT_REG.v(28): near "<<": syntax error, unexpected << or <<<.
# -- Compiling module LR4_Top_V10
# ** Error: (vlog-13069) LR5_Top_V10.v(38): near ")": syntax error, unexpected ')', expecting ';'.
# ** Error: (vlog-13069) LR5_Top_V10.v(39): near ")": syntax error, unexpected ')', expecting ';'.
# ** Error: LR5_Top_V10.v(51): 'btnf_l' already declared in this scope.
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module PWM_FSM
# ** Error: (vlog-13069) PWM_FSM.v(56): near ">>": syntax error, unexpected >>.
# ** Error: (vlog-13069) PWM_FSM.v(66): near ">>": syntax error, unexpected >>.
# -- Compiling module TB
# ** Error: (vlog-13067) TB.v(26.2): Syntax error, unexpected non-printable character with the hex value '0xd1'.
# ** Error: (vlog-13067) TB.v(26.3): Syntax error, unexpected non-printable character with the hex value '0x81'.
# ** Error: TB.v(40): (vlog-2730) Undefined variable: 'CE'.
# End time: 22:17:07 on May 25,2022, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 5
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "*.v"       "
do sim.do
# TB
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:19 on May 25,2022
# vlog -reportprogress 300 LR5_MATRIX_DISP_V10.v LR5_SHIFT_REG.v LR5_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v PWM_FSM.v TB.v 
# -- Compiling module LR5_MATRIX_DISP_V10
# -- Compiling module LR5_SHIFT_REG
# ** Error: (vlog-13069) LR5_SHIFT_REG.v(22): near ">>": syntax error, unexpected >>.
# ** Error: (vlog-13069) LR5_SHIFT_REG.v(28): near "<<": syntax error, unexpected << or <<<.
# -- Compiling module LR4_Top_V10
# ** Error: (vlog-13069) LR5_Top_V10.v(38): near ")": syntax error, unexpected ')', expecting ';'.
# ** Error: (vlog-13069) LR5_Top_V10.v(39): near ")": syntax error, unexpected ')', expecting ';'.
# ** Error: LR5_Top_V10.v(51): 'btnf_l' already declared in this scope.
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module PWM_FSM
# ** Error: (vlog-13069) PWM_FSM.v(56): near ">>": syntax error, unexpected >>.
# ** Error: (vlog-13069) PWM_FSM.v(66): near ">>": syntax error, unexpected >>.
# -- Compiling module TB
# ** Error: (vlog-13067) TB.v(26.2): Syntax error, unexpected non-printable character with the hex value '0xd1'.
# ** Error: (vlog-13067) TB.v(26.3): Syntax error, unexpected non-printable character with the hex value '0x81'.
# ** Error: TB.v(40): (vlog-2730) Undefined variable: 'CE'.
# End time: 22:19:19 on May 25,2022, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 5
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "*.v"       "
do sim.do
# TB
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:41 on May 25,2022
# vlog -reportprogress 300 LR5_MATRIX_DISP_V10.v LR5_SHIFT_REG.v LR5_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v PWM_FSM.v TB.v 
# -- Compiling module LR5_MATRIX_DISP_V10
# -- Compiling module LR5_SHIFT_REG
# -- Compiling module LR4_Top_V10
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module PWM_FSM
# -- Compiling module TB
# ** Error: (vlog-13067) TB.v(26.2): Syntax error, unexpected non-printable character with the hex value '0xd1'.
# ** Error: (vlog-13067) TB.v(26.3): Syntax error, unexpected non-printable character with the hex value '0x81'.
# ** Error: TB.v(40): (vlog-2730) Undefined variable: 'CE'.
# End time: 22:47:41 on May 25,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 5
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "*.v"       "
do sim.do
# TB
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:08 on May 25,2022
# vlog -reportprogress 300 LR5_MATRIX_DISP_V10.v LR5_SHIFT_REG.v LR5_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v PWM_FSM.v TB.v 
# -- Compiling module LR5_MATRIX_DISP_V10
# -- Compiling module LR5_SHIFT_REG
# -- Compiling module LR4_Top_V10
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module PWM_FSM
# -- Compiling module TB
# ** Error: (vlog-13067) TB.v(26.2): Syntax error, unexpected non-printable character with the hex value '0xd1'.
# ** Error: (vlog-13067) TB.v(26.3): Syntax error, unexpected non-printable character with the hex value '0x81'.
# ** Error: TB.v(40): (vlog-2730) Undefined variable: 'CE'.
# End time: 22:48:08 on May 25,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 5
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "*.v"       "
do sim.do
# TB
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:31 on May 25,2022
# vlog -reportprogress 300 LR5_MATRIX_DISP_V10.v LR5_SHIFT_REG.v LR5_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v PWM_FSM.v TB.v 
# -- Compiling module LR5_MATRIX_DISP_V10
# -- Compiling module LR5_SHIFT_REG
# -- Compiling module LR4_Top_V10
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module PWM_FSM
# -- Compiling module TB
# 
# Top level modules:
# 	LR4_Top_V10
# 	TB
# End time: 22:50:31 on May 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.TB 
# Start time: 22:50:32 on May 25,2022
# Loading work.TB
# ** Error: (vsim-3033) TB.v(24): Instantiation of 'LR5_Top_V10' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TB File: TB.v
#         Searched libraries:
#             D:/intelFPGA/18.1/Lab_Verilog/LR5/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.do PAUSED at line 7
do sim.do
# TB
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:01 on May 25,2022
# vlog -reportprogress 300 LR5_MATRIX_DISP_V10.v LR5_SHIFT_REG.v LR5_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v PWM_FSM.v TB.v 
# -- Compiling module LR5_MATRIX_DISP_V10
# -- Compiling module LR5_SHIFT_REG
# -- Compiling module LR5_Top_V10
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module PWM_FSM
# -- Compiling module TB
# 
# Top level modules:
# 	TB
# End time: 22:51:01 on May 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.TB 
# Start time: 22:50:32 on May 25,2022
# Loading work.TB
# Loading work.LR5_Top_V10
# Loading work.M_CLOCK_DIVIDER
# Loading work.M_BTN_FILTER_V10
# Loading work.LR5_SHIFT_REG
# Loading work.LR5_MATRIX_DISP_V10
# ** Error: (vsim-3033) LR5_MATRIX_DISP_V10.v(30): Instantiation of 'LR4_MATRIX_DISP_V10_ROM' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut/main File: LR5_MATRIX_DISP_V10.v
#         Searched libraries:
#             D:/intelFPGA/18.1/Lab_Verilog/LR5/work
# Loading work.PWM_FSM
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.do PAUSED at line 7
do sim.do
# TB
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:42 on May 25,2022
# vlog -reportprogress 300 LR5_MATRIX_DISP_V10.v LR5_SHIFT_REG.v LR5_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v PWM_FSM.v TB.v 
# -- Compiling module LR5_MATRIX_DISP_V10
# -- Compiling module LR5_SHIFT_REG
# -- Compiling module LR5_Top_V10
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module PWM_FSM
# -- Compiling module TB
# 
# Top level modules:
# 	TB
# End time: 22:51:42 on May 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.TB 
# Start time: 22:50:32 on May 25,2022
# Loading work.TB
# Loading work.LR5_Top_V10
# Loading work.M_CLOCK_DIVIDER
# Loading work.M_BTN_FILTER_V10
# Loading work.LR5_SHIFT_REG
# Loading work.LR5_MATRIX_DISP_V10
# Loading work.PWM_FSM
# ** Warning: (vsim-3015) TB.v(24): [PCDPC] - Port size (1) does not match connection size (8) for port 'STRING'. The port definition is at: LR5_Top_V10.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut File: LR5_Top_V10.v
# ** Warning: (vsim-3015) TB.v(24): [PCDPC] - Port size (1) does not match connection size (8) for port 'COLUMN'. The port definition is at: LR5_Top_V10.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut File: LR5_Top_V10.v
# ** Warning: (vsim-3015) LR5_Top_V10.v(54): [PCDPC] - Port size (8) does not match connection size (1) for port 'STR'. The port definition is at: LR5_MATRIX_DISP_V10.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut/main File: LR5_MATRIX_DISP_V10.v
# ** Warning: (vsim-3015) LR5_Top_V10.v(54): [PCDPC] - Port size (8) does not match connection size (1) for port 'CLM'. The port definition is at: LR5_MATRIX_DISP_V10.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut/main File: LR5_MATRIX_DISP_V10.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : TB.v(58)
#    Time: 349633280 ps  Iteration: 0  Instance: /TB
# Break in Module TB at TB.v line 58
do sim.do
# TB
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:44 on May 25,2022
# vlog -reportprogress 300 LR5_MATRIX_DISP_V10.v LR5_SHIFT_REG.v LR5_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v PWM_FSM.v TB.v 
# -- Compiling module LR5_MATRIX_DISP_V10
# -- Compiling module LR5_SHIFT_REG
# -- Compiling module LR5_Top_V10
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module PWM_FSM
# -- Compiling module TB
# 
# Top level modules:
# 	TB
# End time: 23:02:44 on May 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:02:53 on May 25,2022, Elapsed time: 0:12:21
# Errors: 2, Warnings: 4
# vsim -voptargs="+acc" work.TB 
# Start time: 23:02:53 on May 25,2022
# Loading work.TB
# Loading work.LR5_Top_V10
# Loading work.M_CLOCK_DIVIDER
# Loading work.M_BTN_FILTER_V10
# Loading work.LR5_SHIFT_REG
# Loading work.LR5_MATRIX_DISP_V10
# Loading work.PWM_FSM
# ** Warning: (vsim-3015) TB.v(24): [PCDPC] - Port size (1) does not match connection size (8) for port 'STRING'. The port definition is at: LR5_Top_V10.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut File: LR5_Top_V10.v
# ** Warning: (vsim-3015) TB.v(24): [PCDPC] - Port size (1) does not match connection size (8) for port 'COLUMN'. The port definition is at: LR5_Top_V10.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut File: LR5_Top_V10.v
# ** Warning: (vsim-3015) LR5_Top_V10.v(54): [PCDPC] - Port size (8) does not match connection size (1) for port 'STR'. The port definition is at: LR5_MATRIX_DISP_V10.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut/main File: LR5_MATRIX_DISP_V10.v
# ** Warning: (vsim-3015) LR5_Top_V10.v(54): [PCDPC] - Port size (8) does not match connection size (1) for port 'CLM'. The port definition is at: LR5_MATRIX_DISP_V10.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut/main File: LR5_MATRIX_DISP_V10.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : TB.v(58)
#    Time: 349633280 ps  Iteration: 0  Instance: /TB
# Break in Module TB at TB.v line 58
do sim.do
# TB
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:08 on May 25,2022
# vlog -reportprogress 300 LR5_MATRIX_DISP_V10.v LR5_SHIFT_REG.v LR5_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v PWM_FSM.v TB.v 
# -- Compiling module LR5_MATRIX_DISP_V10
# -- Compiling module LR5_SHIFT_REG
# -- Compiling module LR5_Top_V10
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module PWM_FSM
# -- Compiling module TB
# 
# Top level modules:
# 	TB
# End time: 23:40:08 on May 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:40:21 on May 25,2022, Elapsed time: 0:37:28
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.TB 
# Start time: 23:40:21 on May 25,2022
# Loading work.TB
# Loading work.LR5_Top_V10
# Loading work.M_CLOCK_DIVIDER
# Loading work.M_BTN_FILTER_V10
# Loading work.LR5_SHIFT_REG
# Loading work.LR5_MATRIX_DISP_V10
# Loading work.PWM_FSM
# ** Warning: (vsim-3015) TB.v(24): [PCDPC] - Port size (1) does not match connection size (8) for port 'STRING'. The port definition is at: LR5_Top_V10.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut File: LR5_Top_V10.v
# ** Warning: (vsim-3015) TB.v(24): [PCDPC] - Port size (1) does not match connection size (8) for port 'COLUMN'. The port definition is at: LR5_Top_V10.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut File: LR5_Top_V10.v
# ** Warning: (vsim-3015) LR5_Top_V10.v(54): [PCDPC] - Port size (8) does not match connection size (1) for port 'STR'. The port definition is at: LR5_MATRIX_DISP_V10.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut/main File: LR5_MATRIX_DISP_V10.v
# ** Warning: (vsim-3015) LR5_Top_V10.v(54): [PCDPC] - Port size (8) does not match connection size (1) for port 'CLM'. The port definition is at: LR5_MATRIX_DISP_V10.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut/main File: LR5_MATRIX_DISP_V10.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : TB.v(62)
#    Time: 449473280 ps  Iteration: 0  Instance: /TB
# Break in Module TB at TB.v line 62
do sim.do
# TB
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:01 on May 25,2022
# vlog -reportprogress 300 LR5_MATRIX_DISP_V10.v LR5_SHIFT_REG.v LR5_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v PWM_FSM.v TB.v 
# -- Compiling module LR5_MATRIX_DISP_V10
# -- Compiling module LR5_SHIFT_REG
# ** Error: (vlog-13069) LR5_SHIFT_REG.v(51): near "else": syntax error, unexpected else.
# -- Compiling module LR5_Top_V10
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module PWM_FSM
# -- Compiling module TB
# End time: 23:52:01 on May 25,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 5
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "*.v"       "
do sim.do
# TB
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:38 on May 25,2022
# vlog -reportprogress 300 LR5_MATRIX_DISP_V10.v LR5_SHIFT_REG.v LR5_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v PWM_FSM.v TB.v 
# -- Compiling module LR5_MATRIX_DISP_V10
# -- Compiling module LR5_SHIFT_REG
# ** Error: LR5_SHIFT_REG.v(57): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(58): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(59): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(60): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(61): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(62): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(63): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(64): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(65): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(66): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(67): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(68): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(69): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(70): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(71): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(72): Register is illegal in left-hand side of continuous assignment
# -- Compiling module LR5_Top_V10
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module PWM_FSM
# -- Compiling module TB
# End time: 23:52:38 on May 25,2022, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 5
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "*.v"       "
do sim.do
# TB
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:38 on May 25,2022
# vlog -reportprogress 300 LR5_MATRIX_DISP_V10.v LR5_SHIFT_REG.v LR5_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v PWM_FSM.v TB.v 
# -- Compiling module LR5_MATRIX_DISP_V10
# -- Compiling module LR5_SHIFT_REG
# ** Error: LR5_SHIFT_REG.v(57): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(58): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(59): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(60): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(61): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(62): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(63): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(64): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(65): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(66): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(67): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(68): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(69): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(70): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(71): Register is illegal in left-hand side of continuous assignment
# ** Error: LR5_SHIFT_REG.v(72): Register is illegal in left-hand side of continuous assignment
# -- Compiling module LR5_Top_V10
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module PWM_FSM
# -- Compiling module TB
# End time: 23:53:38 on May 25,2022, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 5
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "*.v"       "
do sim.do
# TB
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:26 on May 25,2022
# vlog -reportprogress 300 LR5_MATRIX_DISP_V10.v LR5_SHIFT_REG.v LR5_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v PWM_FSM.v TB.v 
# -- Compiling module LR5_MATRIX_DISP_V10
# -- Compiling module LR5_SHIFT_REG
# -- Compiling module LR5_Top_V10
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module PWM_FSM
# -- Compiling module TB
# 
# Top level modules:
# 	TB
# End time: 23:54:26 on May 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:54:38 on May 25,2022, Elapsed time: 0:14:17
# Errors: 42, Warnings: 4
# vsim -voptargs="+acc" work.TB 
# Start time: 23:54:38 on May 25,2022
# Loading work.TB
# Loading work.LR5_Top_V10
# Loading work.M_CLOCK_DIVIDER
# Loading work.M_BTN_FILTER_V10
# Loading work.LR5_SHIFT_REG
# Loading work.LR5_MATRIX_DISP_V10
# Loading work.PWM_FSM
# ** Warning: (vsim-3015) TB.v(24): [PCDPC] - Port size (1) does not match connection size (8) for port 'STRING'. The port definition is at: LR5_Top_V10.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut File: LR5_Top_V10.v
# ** Warning: (vsim-3015) TB.v(24): [PCDPC] - Port size (1) does not match connection size (8) for port 'COLUMN'. The port definition is at: LR5_Top_V10.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut File: LR5_Top_V10.v
# ** Warning: (vsim-3015) LR5_Top_V10.v(54): [PCDPC] - Port size (8) does not match connection size (1) for port 'STR'. The port definition is at: LR5_MATRIX_DISP_V10.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut/main File: LR5_MATRIX_DISP_V10.v
# ** Warning: (vsim-3015) LR5_Top_V10.v(54): [PCDPC] - Port size (8) does not match connection size (1) for port 'CLM'. The port definition is at: LR5_MATRIX_DISP_V10.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut/main File: LR5_MATRIX_DISP_V10.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : TB.v(62)
#    Time: 449473280 ps  Iteration: 0  Instance: /TB
# Break in Module TB at TB.v line 62
do sim.do
# TB
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:36 on May 25,2022
# vlog -reportprogress 300 LR5_MATRIX_DISP_V10.v LR5_SHIFT_REG.v LR5_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v PWM_FSM.v TB.v 
# -- Compiling module LR5_MATRIX_DISP_V10
# -- Compiling module LR5_SHIFT_REG
# -- Compiling module LR5_Top_V10
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module PWM_FSM
# -- Compiling module TB
# 
# Top level modules:
# 	TB
# End time: 23:58:36 on May 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:58:46 on May 25,2022, Elapsed time: 0:04:08
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.TB 
# Start time: 23:58:46 on May 25,2022
# Loading work.TB
# Loading work.LR5_Top_V10
# Loading work.M_CLOCK_DIVIDER
# Loading work.M_BTN_FILTER_V10
# Loading work.LR5_SHIFT_REG
# Loading work.LR5_MATRIX_DISP_V10
# Loading work.PWM_FSM
# ** Warning: (vsim-3015) TB.v(24): [PCDPC] - Port size (1) does not match connection size (8) for port 'STRING'. The port definition is at: LR5_Top_V10.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut File: LR5_Top_V10.v
# ** Warning: (vsim-3015) TB.v(24): [PCDPC] - Port size (1) does not match connection size (8) for port 'COLUMN'. The port definition is at: LR5_Top_V10.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut File: LR5_Top_V10.v
# ** Warning: (vsim-3015) LR5_Top_V10.v(54): [PCDPC] - Port size (8) does not match connection size (1) for port 'STR'. The port definition is at: LR5_MATRIX_DISP_V10.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut/main File: LR5_MATRIX_DISP_V10.v
# ** Warning: (vsim-3015) LR5_Top_V10.v(54): [PCDPC] - Port size (8) does not match connection size (1) for port 'CLM'. The port definition is at: LR5_MATRIX_DISP_V10.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut/main File: LR5_MATRIX_DISP_V10.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : TB.v(62)
#    Time: 449473280 ps  Iteration: 0  Instance: /TB
# Break in Module TB at TB.v line 62
do sim.do
# TB
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:30 on May 26,2022
# vlog -reportprogress 300 LR5_MATRIX_DISP_V10.v LR5_SHIFT_REG.v LR5_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v PWM_FSM.v TB.v 
# -- Compiling module LR5_MATRIX_DISP_V10
# -- Compiling module LR5_SHIFT_REG
# -- Compiling module LR5_Top_V10
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module PWM_FSM
# -- Compiling module TB
# 
# Top level modules:
# 	TB
# End time: 00:06:30 on May 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:06:40 on May 26,2022, Elapsed time: 0:07:54
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.TB 
# Start time: 00:06:41 on May 26,2022
# Loading work.TB
# Loading work.LR5_Top_V10
# Loading work.M_CLOCK_DIVIDER
# Loading work.M_BTN_FILTER_V10
# Loading work.LR5_SHIFT_REG
# Loading work.LR5_MATRIX_DISP_V10
# Loading work.PWM_FSM
# ** Warning: (vsim-3015) TB.v(24): [PCDPC] - Port size (1) does not match connection size (8) for port 'STRING'. The port definition is at: LR5_Top_V10.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut File: LR5_Top_V10.v
# ** Warning: (vsim-3015) TB.v(24): [PCDPC] - Port size (1) does not match connection size (8) for port 'COLUMN'. The port definition is at: LR5_Top_V10.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut File: LR5_Top_V10.v
# ** Warning: (vsim-3015) LR5_Top_V10.v(54): [PCDPC] - Port size (8) does not match connection size (1) for port 'STR'. The port definition is at: LR5_MATRIX_DISP_V10.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut/main File: LR5_MATRIX_DISP_V10.v
# ** Warning: (vsim-3015) LR5_Top_V10.v(54): [PCDPC] - Port size (8) does not match connection size (1) for port 'CLM'. The port definition is at: LR5_MATRIX_DISP_V10.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut/main File: LR5_MATRIX_DISP_V10.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : TB.v(62)
#    Time: 449473280 ps  Iteration: 0  Instance: /TB
# Break in Module TB at TB.v line 62
do sim.do
# TB
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:48 on May 26,2022
# vlog -reportprogress 300 LR5_MATRIX_DISP_V10.v LR5_SHIFT_REG.v LR5_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v PWM_FSM.v TB.v 
# -- Compiling module LR5_MATRIX_DISP_V10
# -- Compiling module LR5_SHIFT_REG
# -- Compiling module LR5_Top_V10
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module PWM_FSM
# -- Compiling module TB
# 
# Top level modules:
# 	TB
# End time: 00:15:48 on May 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:15:59 on May 26,2022, Elapsed time: 0:09:18
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.TB 
# Start time: 00:15:59 on May 26,2022
# Loading work.TB
# Loading work.LR5_Top_V10
# Loading work.M_CLOCK_DIVIDER
# Loading work.M_BTN_FILTER_V10
# Loading work.LR5_SHIFT_REG
# Loading work.LR5_MATRIX_DISP_V10
# Loading work.PWM_FSM
# ** Warning: (vsim-3015) TB.v(24): [PCDPC] - Port size (1) does not match connection size (8) for port 'STRING'. The port definition is at: LR5_Top_V10.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut File: LR5_Top_V10.v
# ** Warning: (vsim-3015) TB.v(24): [PCDPC] - Port size (1) does not match connection size (8) for port 'COLUMN'. The port definition is at: LR5_Top_V10.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut File: LR5_Top_V10.v
# ** Warning: (vsim-3015) LR5_Top_V10.v(54): [PCDPC] - Port size (8) does not match connection size (1) for port 'STR'. The port definition is at: LR5_MATRIX_DISP_V10.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut/main File: LR5_MATRIX_DISP_V10.v
# ** Warning: (vsim-3015) LR5_Top_V10.v(54): [PCDPC] - Port size (8) does not match connection size (1) for port 'CLM'. The port definition is at: LR5_MATRIX_DISP_V10.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB/uut/main File: LR5_MATRIX_DISP_V10.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : TB.v(62)
#    Time: 449473280 ps  Iteration: 0  Instance: /TB
# Break in Module TB at TB.v line 62
do sim.do
# TB
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:46 on May 26,2022
# vlog -reportprogress 300 LR5_MATRIX_DISP_V10.v LR5_SHIFT_REG.v LR5_Top_V10.v M_BTN_FILTER_V10.v M_CLOCK_DIVIDER.v PWM_FSM.v TB.v 
# -- Compiling module LR5_MATRIX_DISP_V10
# -- Compiling module LR5_SHIFT_REG
# -- Compiling module LR5_Top_V10
# -- Compiling module M_BTN_FILTER_V10
# -- Compiling module M_CLOCK_DIVIDER
# -- Compiling module PWM_FSM
# -- Compiling module TB
# 
# Top level modules:
# 	TB
# End time: 00:50:46 on May 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:51:05 on May 26,2022, Elapsed time: 0:35:06
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.TB 
# Start time: 00:51:05 on May 26,2022
# Loading work.TB
# Loading work.LR5_Top_V10
# Loading work.M_CLOCK_DIVIDER
# Loading work.M_BTN_FILTER_V10
# Loading work.LR5_SHIFT_REG
# Loading work.LR5_MATRIX_DISP_V10
# Loading work.PWM_FSM
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : TB.v(62)
#    Time: 449473280 ps  Iteration: 0  Instance: /TB
# Break in Module TB at TB.v line 62
