INFO: [VRFC 10-2263] Analyzing Verilog file "/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/dual_sync_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_sync_ram
WARNING: [VRFC 10-3380] identifier 'ADDRESS_SIZE' is used before its declaration [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/dual_sync_ram.v:30]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/dual_sync_ram.v:31]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/dual_sync_ram.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/fifo.v:39]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/fifo.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/sampling_Channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sampling_Channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/sampling_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sampling_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sim_1/new/sampling_channel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sampling_channel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
