{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416536376894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416536376894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 20 20:19:36 2014 " "Processing started: Thu Nov 20 20:19:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416536376894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416536376894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416536376894 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "MasterVerilog.vho\", \"MasterVerilog_fast.vho MasterVerilog_vhd.sdo MasterVerilog_vhd_fast.sdo C:/Users/DIGITLAB1/Desktop/CSC317-Project-1_11-20-2014-a/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/simulation/modelsim/ simulation " "Generated files \"MasterVerilog.vho\", \"MasterVerilog_fast.vho\", \"MasterVerilog_vhd.sdo\" and \"MasterVerilog_vhd_fast.sdo\" in directory \"C:/Users/DIGITLAB1/Desktop/CSC317-Project-1_11-20-2014-a/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1416536380841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416536380997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 20 20:19:40 2014 " "Processing ended: Thu Nov 20 20:19:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416536380997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416536380997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416536380997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416536380997 ""}
