   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "Subsystem_OutputData.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .global __aeabi_dmul
  20              	 .global __aeabi_dcmplt
  21              	 .global __aeabi_d2uiz
  22              	 .global __aeabi_ui2d
  23              	 .global __aeabi_dcmpgt
  24              	 .section .text.FUNC_OutputData,"ax",%progbits
  25              	 .align 2
  26              	 .global FUNC_OutputData
  27              	 .thumb
  28              	 .thumb_func
  30              	FUNC_OutputData:
  31              	.LFB175:
  32              	 .file 1 "../Simulink/Subsystem_OutputData.c"
   1:../Simulink/Subsystem_OutputData.c **** /*
   2:../Simulink/Subsystem_OutputData.c ****  * Academic License - for use in teaching, academic research, and meeting
   3:../Simulink/Subsystem_OutputData.c ****  * course requirements at degree granting institutions only.  Not for
   4:../Simulink/Subsystem_OutputData.c ****  * government, commercial, or other organizational use.
   5:../Simulink/Subsystem_OutputData.c ****  *
   6:../Simulink/Subsystem_OutputData.c ****  * File: Subsystem_OutputData.c
   7:../Simulink/Subsystem_OutputData.c ****  *
   8:../Simulink/Subsystem_OutputData.c ****  * Code generated for Simulink model : VCU.
   9:../Simulink/Subsystem_OutputData.c ****  * Model version      : 1.312
  10:../Simulink/Subsystem_OutputData.c ****  * Simulink Coder version    : 8.14 (R2018a) 06-Feb-2018
  11:../Simulink/Subsystem_OutputData.c ****  * TLC version       : 8.14 (Feb 22 2018)
  12:../Simulink/Subsystem_OutputData.c ****  * C/C++ source code generated on  : Wed Jul 14 18:29:54 2021
  13:../Simulink/Subsystem_OutputData.c ****  *
  14:../Simulink/Subsystem_OutputData.c ****  * Target selection: Infineon_XMC_Family.tlc
  15:../Simulink/Subsystem_OutputData.c ****  * Embedded hardware selection: ARM Compatible->ARM Cortex
  16:../Simulink/Subsystem_OutputData.c ****  * Code generation objectives: Unspecified
  17:../Simulink/Subsystem_OutputData.c ****  * Validation result: Not run
  18:../Simulink/Subsystem_OutputData.c ****  */
  19:../Simulink/Subsystem_OutputData.c **** 
  20:../Simulink/Subsystem_OutputData.c **** #include "Subsystem_OutputData.h"
  21:../Simulink/Subsystem_OutputData.c **** 
  22:../Simulink/Subsystem_OutputData.c **** /* Include model header file for global data */
  23:../Simulink/Subsystem_OutputData.c **** #include "VCU.h"
  24:../Simulink/Subsystem_OutputData.c **** #include "VCU_private.h"
  25:../Simulink/Subsystem_OutputData.c **** 
  26:../Simulink/Subsystem_OutputData.c **** /* Output and update for atomic system: '<Root>/Output Data' */
  27:../Simulink/Subsystem_OutputData.c **** void FUNC_OutputData(void)
  28:../Simulink/Subsystem_OutputData.c **** {
  33              	 .loc 1 28 0
  34              	 .cfi_startproc
  35              	 
  36              	 
  37 0000 2DE9B04F 	 push {r4,r5,r7,r8,r9,r10,fp,lr}
  38              	.LCFI0:
  39              	 .cfi_def_cfa_offset 32
  40              	 .cfi_offset 4,-32
  41              	 .cfi_offset 5,-28
  42              	 .cfi_offset 7,-24
  43              	 .cfi_offset 8,-20
  44              	 .cfi_offset 9,-16
  45              	 .cfi_offset 10,-12
  46              	 .cfi_offset 11,-8
  47              	 .cfi_offset 14,-4
  48 0004 BEB0     	 sub sp,sp,#248
  49              	.LCFI1:
  50              	 .cfi_def_cfa_offset 280
  51 0006 00AF     	 add r7,sp,#0
  52              	.LCFI2:
  53              	 .cfi_def_cfa_register 7
  29:../Simulink/Subsystem_OutputData.c ****   real_T tmp;
  30:../Simulink/Subsystem_OutputData.c **** 
  31:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S63>/Gain' */
  32:../Simulink/Subsystem_OutputData.c ****   VCU_B.n_wheel_FL_kmh = 3.6 * VCU_B.Add1_k;
  54              	 .loc 1 32 0
  55 0008 B14B     	 ldr r3,.L289+8
  56 000a 03F58963 	 add r3,r3,#1096
  57 000e D3E90023 	 ldrd r2,[r3]
  58 0012 1046     	 mov r0,r2
  59 0014 1946     	 mov r1,r3
  60 0016 ACA3     	 adr r3,.L289
  61 0018 D3E90023 	 ldrd r2,[r3]
  62 001c FFF7FEFF 	 bl __aeabi_dmul
  63 0020 0246     	 mov r2,r0
  64 0022 0B46     	 mov r3,r1
  65 0024 1046     	 mov r0,r2
  66 0026 1946     	 mov r1,r3
  67 0028 A94B     	 ldr r3,.L289+8
  68 002a C3E99C01 	 strd r0,[r3,#624]
  33:../Simulink/Subsystem_OutputData.c **** 
  34:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S70>/Factor' */
  35:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor = 10.0 * VCU_B.n_wheel_FL_kmh;
  69              	 .loc 1 35 0
  70 002e A84B     	 ldr r3,.L289+8
  71 0030 D3E99C23 	 ldrd r2,[r3,#624]
  72 0034 1046     	 mov r0,r2
  73 0036 1946     	 mov r1,r3
  74 0038 4FF00002 	 mov r2,#0
  75 003c A54B     	 ldr r3,.L289+12
  76 003e FFF7FEFF 	 bl __aeabi_dmul
  77 0042 0246     	 mov r2,r0
  78 0044 0B46     	 mov r3,r1
  79 0046 1046     	 mov r0,r2
  80 0048 1946     	 mov r1,r3
  81 004a A14B     	 ldr r3,.L289+8
  82 004c C3E99E01 	 strd r0,[r3,#632]
  36:../Simulink/Subsystem_OutputData.c **** 
  37:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S70>/Add1' */
  38:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1 = VCU_B.Factor;
  83              	 .loc 1 38 0
  84 0050 9F4B     	 ldr r3,.L289+8
  85 0052 D3E99E23 	 ldrd r2,[r3,#632]
  86 0056 9E49     	 ldr r1,.L289+8
  87 0058 C1E9A023 	 strd r2,[r1,#640]
  39:../Simulink/Subsystem_OutputData.c **** 
  40:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S70>/Data Type Conversion10' */
  41:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1);
  88              	 .loc 1 41 0
  89 005c 9C4B     	 ldr r3,.L289+8
  90 005e D3E9A023 	 ldrd r2,[r3,#640]
  91 0062 1046     	 mov r0,r2
  92 0064 1946     	 mov r1,r3
  93 0066 FFF7FEFF 	 bl floor
  94 006a C7E93C01 	 strd r0,[r7,#240]
  42:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
  95              	 .loc 1 42 0
  96 006e D7E93C01 	 ldrd r0,[r7,#240]
  97 0072 FFF7FEFF 	 bl rtIsNaN
  98 0076 0346     	 mov r3,r0
  99 0078 002B     	 cmp r3,#0
 100 007a 06D1     	 bne .L2
 101              	 .loc 1 42 0 is_stmt 0 discriminator 1
 102 007c D7E93C01 	 ldrd r0,[r7,#240]
 103 0080 FFF7FEFF 	 bl rtIsInf
 104 0084 0346     	 mov r3,r0
 105 0086 002B     	 cmp r3,#0
 106 0088 06D0     	 beq .L3
 107              	.L2:
  43:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 108              	 .loc 1 43 0 is_stmt 1
 109 008a 4FF00002 	 mov r2,#0
 110 008e 4FF00003 	 mov r3,#0
 111 0092 C7E93C23 	 strd r2,[r7,#240]
 112 0096 08E0     	 b .L4
 113              	.L3:
  44:../Simulink/Subsystem_OutputData.c ****   } else {
  45:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 114              	 .loc 1 45 0
 115 0098 D7E93C01 	 ldrd r0,[r7,#240]
 116 009c 4FF00002 	 mov r2,#0
 117 00a0 8D4B     	 ldr r3,.L289+16
 118 00a2 FFF7FEFF 	 bl fmod
 119 00a6 C7E93C01 	 strd r0,[r7,#240]
 120              	.L4:
  46:../Simulink/Subsystem_OutputData.c ****   }
  47:../Simulink/Subsystem_OutputData.c **** 
  48:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10 = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)
 121              	 .loc 1 48 0
 122 00aa D7E93C01 	 ldrd r0,[r7,#240]
 123 00ae 4FF00002 	 mov r2,#0
 124 00b2 4FF00003 	 mov r3,#0
 125 00b6 FFF7FEFF 	 bl __aeabi_dcmplt
 126 00ba 0346     	 mov r3,r0
 127 00bc 002B     	 cmp r3,#0
 128 00be 0ED0     	 beq .L252
  49:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 129              	 .loc 1 49 0 discriminator 1
 130 00c0 D7F8F040 	 ldr r4,[r7,#240]
 131 00c4 D7F8F430 	 ldr r3,[r7,#244]
 132 00c8 83F00045 	 eor r5,r3,#-2147483648
 133 00cc 2046     	 mov r0,r4
 134 00ce 2946     	 mov r1,r5
 135 00d0 FFF7FEFF 	 bl __aeabi_d2uiz
 136 00d4 0346     	 mov r3,r0
 137 00d6 9BB2     	 uxth r3,r3
  48:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 138              	 .loc 1 48 0 discriminator 1
 139 00d8 5B42     	 negs r3,r3
 140 00da 9BB2     	 uxth r3,r3
 141 00dc 05E0     	 b .L7
 142              	.L252:
  48:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 143              	 .loc 1 48 0 is_stmt 0 discriminator 2
 144 00de D7E93C01 	 ldrd r0,[r7,#240]
 145 00e2 FFF7FEFF 	 bl __aeabi_d2uiz
 146 00e6 0346     	 mov r3,r0
 147 00e8 9BB2     	 uxth r3,r3
 148              	.L7:
  48:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 149              	 .loc 1 48 0 discriminator 4
 150 00ea 794A     	 ldr r2,.L289+8
 151 00ec A2F84036 	 strh r3,[r2,#1600]
  50:../Simulink/Subsystem_OutputData.c **** 
  51:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S70>/Data Type Conversion10' */
  52:../Simulink/Subsystem_OutputData.c **** 
  53:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S64>/Data Store Write' */
  54:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_n_wheel_FL_kmproh = VCU_B.DataTypeConversion10;
 152              	 .loc 1 54 0 is_stmt 1 discriminator 4
 153 00f0 774B     	 ldr r3,.L289+8
 154 00f2 B3F84036 	 ldrh r3,[r3,#1600]
 155 00f6 794A     	 ldr r2,.L289+20
 156 00f8 A2F8A030 	 strh r3,[r2,#160]
  55:../Simulink/Subsystem_OutputData.c **** 
  56:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S63>/Gain1' */
  57:../Simulink/Subsystem_OutputData.c ****   VCU_B.n_wheel_FR_kmh = 3.6 * VCU_B.Add1_de;
 157              	 .loc 1 57 0 discriminator 4
 158 00fc 744B     	 ldr r3,.L289+8
 159 00fe 03F58A63 	 add r3,r3,#1104
 160 0102 D3E90023 	 ldrd r2,[r3]
 161 0106 1046     	 mov r0,r2
 162 0108 1946     	 mov r1,r3
 163 010a 6FA3     	 adr r3,.L289
 164 010c D3E90023 	 ldrd r2,[r3]
 165 0110 FFF7FEFF 	 bl __aeabi_dmul
 166 0114 0246     	 mov r2,r0
 167 0116 0B46     	 mov r3,r1
 168 0118 1046     	 mov r0,r2
 169 011a 1946     	 mov r1,r3
 170 011c 6C4B     	 ldr r3,.L289+8
 171 011e C3E9A201 	 strd r0,[r3,#648]
  58:../Simulink/Subsystem_OutputData.c **** 
  59:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S71>/Factor' */
  60:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_c = 10.0 * VCU_B.n_wheel_FR_kmh;
 172              	 .loc 1 60 0 discriminator 4
 173 0122 6B4B     	 ldr r3,.L289+8
 174 0124 D3E9A223 	 ldrd r2,[r3,#648]
 175 0128 1046     	 mov r0,r2
 176 012a 1946     	 mov r1,r3
 177 012c 4FF00002 	 mov r2,#0
 178 0130 684B     	 ldr r3,.L289+12
 179 0132 FFF7FEFF 	 bl __aeabi_dmul
 180 0136 0246     	 mov r2,r0
 181 0138 0B46     	 mov r3,r1
 182 013a 1046     	 mov r0,r2
 183 013c 1946     	 mov r1,r3
 184 013e 644B     	 ldr r3,.L289+8
 185 0140 C3E9A401 	 strd r0,[r3,#656]
  61:../Simulink/Subsystem_OutputData.c **** 
  62:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S71>/Add1' */
  63:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_i = VCU_B.Factor_c;
 186              	 .loc 1 63 0 discriminator 4
 187 0144 624B     	 ldr r3,.L289+8
 188 0146 D3E9A423 	 ldrd r2,[r3,#656]
 189 014a 6149     	 ldr r1,.L289+8
 190 014c C1E9A623 	 strd r2,[r1,#664]
  64:../Simulink/Subsystem_OutputData.c **** 
  65:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S71>/Data Type Conversion10' */
  66:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_i);
 191              	 .loc 1 66 0 discriminator 4
 192 0150 5F4B     	 ldr r3,.L289+8
 193 0152 D3E9A623 	 ldrd r2,[r3,#664]
 194 0156 1046     	 mov r0,r2
 195 0158 1946     	 mov r1,r3
 196 015a FFF7FEFF 	 bl floor
 197 015e C7E93C01 	 strd r0,[r7,#240]
  67:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 198              	 .loc 1 67 0 discriminator 4
 199 0162 D7E93C01 	 ldrd r0,[r7,#240]
 200 0166 FFF7FEFF 	 bl rtIsNaN
 201 016a 0346     	 mov r3,r0
 202 016c 002B     	 cmp r3,#0
 203 016e 06D1     	 bne .L8
 204              	 .loc 1 67 0 is_stmt 0 discriminator 1
 205 0170 D7E93C01 	 ldrd r0,[r7,#240]
 206 0174 FFF7FEFF 	 bl rtIsInf
 207 0178 0346     	 mov r3,r0
 208 017a 002B     	 cmp r3,#0
 209 017c 06D0     	 beq .L9
 210              	.L8:
  68:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 211              	 .loc 1 68 0 is_stmt 1
 212 017e 4FF00002 	 mov r2,#0
 213 0182 4FF00003 	 mov r3,#0
 214 0186 C7E93C23 	 strd r2,[r7,#240]
 215 018a 08E0     	 b .L10
 216              	.L9:
  69:../Simulink/Subsystem_OutputData.c ****   } else {
  70:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 217              	 .loc 1 70 0
 218 018c D7E93C01 	 ldrd r0,[r7,#240]
 219 0190 4FF00002 	 mov r2,#0
 220 0194 504B     	 ldr r3,.L289+16
 221 0196 FFF7FEFF 	 bl fmod
 222 019a C7E93C01 	 strd r0,[r7,#240]
 223              	.L10:
  71:../Simulink/Subsystem_OutputData.c ****   }
  72:../Simulink/Subsystem_OutputData.c **** 
  73:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_b = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)
 224              	 .loc 1 73 0
 225 019e D7E93C01 	 ldrd r0,[r7,#240]
 226 01a2 4FF00002 	 mov r2,#0
 227 01a6 4FF00003 	 mov r3,#0
 228 01aa FFF7FEFF 	 bl __aeabi_dcmplt
 229 01ae 0346     	 mov r3,r0
 230 01b0 002B     	 cmp r3,#0
 231 01b2 0ED0     	 beq .L253
  74:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 232              	 .loc 1 74 0 discriminator 1
 233 01b4 D7F8F080 	 ldr r8,[r7,#240]
 234 01b8 D7F8F430 	 ldr r3,[r7,#244]
 235 01bc 83F00049 	 eor r9,r3,#-2147483648
 236 01c0 4046     	 mov r0,r8
 237 01c2 4946     	 mov r1,r9
 238 01c4 FFF7FEFF 	 bl __aeabi_d2uiz
 239 01c8 0346     	 mov r3,r0
 240 01ca 9BB2     	 uxth r3,r3
  73:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 241              	 .loc 1 73 0 discriminator 1
 242 01cc 5B42     	 negs r3,r3
 243 01ce 9BB2     	 uxth r3,r3
 244 01d0 05E0     	 b .L13
 245              	.L253:
  73:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 246              	 .loc 1 73 0 is_stmt 0 discriminator 2
 247 01d2 D7E93C01 	 ldrd r0,[r7,#240]
 248 01d6 FFF7FEFF 	 bl __aeabi_d2uiz
 249 01da 0346     	 mov r3,r0
 250 01dc 9BB2     	 uxth r3,r3
 251              	.L13:
  73:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 252              	 .loc 1 73 0 discriminator 4
 253 01de 3C4A     	 ldr r2,.L289+8
 254 01e0 A2F84236 	 strh r3,[r2,#1602]
  75:../Simulink/Subsystem_OutputData.c **** 
  76:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S71>/Data Type Conversion10' */
  77:../Simulink/Subsystem_OutputData.c **** 
  78:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S64>/Data Store Write1' */
  79:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_n_wheel_FR_kmproh = VCU_B.DataTypeConversion10_b;
 255              	 .loc 1 79 0 is_stmt 1 discriminator 4
 256 01e4 3A4B     	 ldr r3,.L289+8
 257 01e6 B3F84236 	 ldrh r3,[r3,#1602]
 258 01ea 3C4A     	 ldr r2,.L289+20
 259 01ec A2F8A230 	 strh r3,[r2,#162]
  80:../Simulink/Subsystem_OutputData.c **** 
  81:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S63>/Gain2' */
  82:../Simulink/Subsystem_OutputData.c ****   VCU_B.n_wheel_RL_kmh = 3.6 * VCU_B.Add1_ks;
 260              	 .loc 1 82 0 discriminator 4
 261 01f0 374B     	 ldr r3,.L289+8
 262 01f2 03F58D63 	 add r3,r3,#1128
 263 01f6 D3E90023 	 ldrd r2,[r3]
 264 01fa 1046     	 mov r0,r2
 265 01fc 1946     	 mov r1,r3
 266 01fe 32A3     	 adr r3,.L289
 267 0200 D3E90023 	 ldrd r2,[r3]
 268 0204 FFF7FEFF 	 bl __aeabi_dmul
 269 0208 0246     	 mov r2,r0
 270 020a 0B46     	 mov r3,r1
 271 020c 1046     	 mov r0,r2
 272 020e 1946     	 mov r1,r3
 273 0210 2F4B     	 ldr r3,.L289+8
 274 0212 C3E9A801 	 strd r0,[r3,#672]
  83:../Simulink/Subsystem_OutputData.c **** 
  84:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S72>/Factor' */
  85:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_j = 10.0 * VCU_B.n_wheel_RL_kmh;
 275              	 .loc 1 85 0 discriminator 4
 276 0216 2E4B     	 ldr r3,.L289+8
 277 0218 D3E9A823 	 ldrd r2,[r3,#672]
 278 021c 1046     	 mov r0,r2
 279 021e 1946     	 mov r1,r3
 280 0220 4FF00002 	 mov r2,#0
 281 0224 2B4B     	 ldr r3,.L289+12
 282 0226 FFF7FEFF 	 bl __aeabi_dmul
 283 022a 0246     	 mov r2,r0
 284 022c 0B46     	 mov r3,r1
 285 022e 1046     	 mov r0,r2
 286 0230 1946     	 mov r1,r3
 287 0232 274B     	 ldr r3,.L289+8
 288 0234 C3E9AA01 	 strd r0,[r3,#680]
  86:../Simulink/Subsystem_OutputData.c **** 
  87:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S72>/Add1' */
  88:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_a = VCU_B.Factor_j;
 289              	 .loc 1 88 0 discriminator 4
 290 0238 254B     	 ldr r3,.L289+8
 291 023a D3E9AA23 	 ldrd r2,[r3,#680]
 292 023e 2449     	 ldr r1,.L289+8
 293 0240 C1E9AC23 	 strd r2,[r1,#688]
  89:../Simulink/Subsystem_OutputData.c **** 
  90:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S72>/Data Type Conversion10' */
  91:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_a);
 294              	 .loc 1 91 0 discriminator 4
 295 0244 224B     	 ldr r3,.L289+8
 296 0246 D3E9AC23 	 ldrd r2,[r3,#688]
 297 024a 1046     	 mov r0,r2
 298 024c 1946     	 mov r1,r3
 299 024e FFF7FEFF 	 bl floor
 300 0252 C7E93C01 	 strd r0,[r7,#240]
  92:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 301              	 .loc 1 92 0 discriminator 4
 302 0256 D7E93C01 	 ldrd r0,[r7,#240]
 303 025a FFF7FEFF 	 bl rtIsNaN
 304 025e 0346     	 mov r3,r0
 305 0260 002B     	 cmp r3,#0
 306 0262 06D1     	 bne .L14
 307              	 .loc 1 92 0 is_stmt 0 discriminator 1
 308 0264 D7E93C01 	 ldrd r0,[r7,#240]
 309 0268 FFF7FEFF 	 bl rtIsInf
 310 026c 0346     	 mov r3,r0
 311 026e 002B     	 cmp r3,#0
 312 0270 06D0     	 beq .L15
 313              	.L14:
  93:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 314              	 .loc 1 93 0 is_stmt 1
 315 0272 4FF00002 	 mov r2,#0
 316 0276 4FF00003 	 mov r3,#0
 317 027a C7E93C23 	 strd r2,[r7,#240]
 318 027e 08E0     	 b .L16
 319              	.L15:
  94:../Simulink/Subsystem_OutputData.c ****   } else {
  95:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 320              	 .loc 1 95 0
 321 0280 D7E93C01 	 ldrd r0,[r7,#240]
 322 0284 4FF00002 	 mov r2,#0
 323 0288 134B     	 ldr r3,.L289+16
 324 028a FFF7FEFF 	 bl fmod
 325 028e C7E93C01 	 strd r0,[r7,#240]
 326              	.L16:
  96:../Simulink/Subsystem_OutputData.c ****   }
  97:../Simulink/Subsystem_OutputData.c **** 
  98:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_be = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)
 327              	 .loc 1 98 0
 328 0292 D7E93C01 	 ldrd r0,[r7,#240]
 329 0296 4FF00002 	 mov r2,#0
 330 029a 4FF00003 	 mov r3,#0
 331 029e FFF7FEFF 	 bl __aeabi_dcmplt
 332 02a2 0346     	 mov r3,r0
 333 02a4 002B     	 cmp r3,#0
 334 02a6 1BD0     	 beq .L254
  99:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 335              	 .loc 1 99 0 discriminator 1
 336 02a8 D7F8F0A0 	 ldr r10,[r7,#240]
 337 02ac D7F8F430 	 ldr r3,[r7,#244]
 338 02b0 83F0004B 	 eor fp,r3,#-2147483648
 339 02b4 5046     	 mov r0,r10
 340 02b6 5946     	 mov r1,fp
 341 02b8 FFF7FEFF 	 bl __aeabi_d2uiz
 342 02bc 0346     	 mov r3,r0
 343 02be 9BB2     	 uxth r3,r3
  98:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 344              	 .loc 1 98 0 discriminator 1
 345 02c0 5B42     	 negs r3,r3
 346 02c2 9BB2     	 uxth r3,r3
 347 02c4 12E0     	 b .L19
 348              	.L290:
 349 02c6 00BF     	 .align 3
 350              	.L289:
 351 02c8 CDCCCCCC 	 .word -858993459
 352 02cc CCCC0C40 	 .word 1074580684
 353 02d0 00000000 	 .word VCU_B
 354 02d4 00002440 	 .word 1076101120
 355 02d8 0000F040 	 .word 1089470464
 356 02dc 00000000 	 .word VCU_DW
 357              	.L254:
  98:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 358              	 .loc 1 98 0 is_stmt 0 discriminator 2
 359 02e0 D7E93C01 	 ldrd r0,[r7,#240]
 360 02e4 FFF7FEFF 	 bl __aeabi_d2uiz
 361 02e8 0346     	 mov r3,r0
 362 02ea 9BB2     	 uxth r3,r3
 363              	.L19:
  98:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 364              	 .loc 1 98 0 discriminator 4
 365 02ec A24A     	 ldr r2,.L291+8
 366 02ee A2F84436 	 strh r3,[r2,#1604]
 100:../Simulink/Subsystem_OutputData.c **** 
 101:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S72>/Data Type Conversion10' */
 102:../Simulink/Subsystem_OutputData.c **** 
 103:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S64>/Data Store Write2' */
 104:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_n_wheel_RL_kmproh = VCU_B.DataTypeConversion10_be;
 367              	 .loc 1 104 0 is_stmt 1 discriminator 4
 368 02f2 A14B     	 ldr r3,.L291+8
 369 02f4 B3F84436 	 ldrh r3,[r3,#1604]
 370 02f8 A04A     	 ldr r2,.L291+12
 371 02fa A2F8A430 	 strh r3,[r2,#164]
 105:../Simulink/Subsystem_OutputData.c **** 
 106:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S63>/Gain3' */
 107:../Simulink/Subsystem_OutputData.c ****   VCU_B.n_wheel_RR_kmh = 3.6 * VCU_B.Add1_eq;
 372              	 .loc 1 107 0 discriminator 4
 373 02fe 9E4B     	 ldr r3,.L291+8
 374 0300 03F58E63 	 add r3,r3,#1136
 375 0304 D3E90023 	 ldrd r2,[r3]
 376 0308 1046     	 mov r0,r2
 377 030a 1946     	 mov r1,r3
 378 030c 98A3     	 adr r3,.L291
 379 030e D3E90023 	 ldrd r2,[r3]
 380 0312 FFF7FEFF 	 bl __aeabi_dmul
 381 0316 0246     	 mov r2,r0
 382 0318 0B46     	 mov r3,r1
 383 031a 1046     	 mov r0,r2
 384 031c 1946     	 mov r1,r3
 385 031e 964B     	 ldr r3,.L291+8
 386 0320 C3E9AE01 	 strd r0,[r3,#696]
 108:../Simulink/Subsystem_OutputData.c **** 
 109:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S73>/Factor' */
 110:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_h = 10.0 * VCU_B.n_wheel_RR_kmh;
 387              	 .loc 1 110 0 discriminator 4
 388 0324 944B     	 ldr r3,.L291+8
 389 0326 D3E9AE23 	 ldrd r2,[r3,#696]
 390 032a 1046     	 mov r0,r2
 391 032c 1946     	 mov r1,r3
 392 032e 4FF00002 	 mov r2,#0
 393 0332 934B     	 ldr r3,.L291+16
 394 0334 FFF7FEFF 	 bl __aeabi_dmul
 395 0338 0246     	 mov r2,r0
 396 033a 0B46     	 mov r3,r1
 397 033c 1046     	 mov r0,r2
 398 033e 1946     	 mov r1,r3
 399 0340 8D4B     	 ldr r3,.L291+8
 400 0342 C3E9B001 	 strd r0,[r3,#704]
 111:../Simulink/Subsystem_OutputData.c **** 
 112:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S73>/Add1' */
 113:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_e = VCU_B.Factor_h;
 401              	 .loc 1 113 0 discriminator 4
 402 0346 8C4B     	 ldr r3,.L291+8
 403 0348 D3E9B023 	 ldrd r2,[r3,#704]
 404 034c 8A49     	 ldr r1,.L291+8
 405 034e C1E9B223 	 strd r2,[r1,#712]
 114:../Simulink/Subsystem_OutputData.c **** 
 115:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S73>/Data Type Conversion10' */
 116:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_e);
 406              	 .loc 1 116 0 discriminator 4
 407 0352 894B     	 ldr r3,.L291+8
 408 0354 D3E9B223 	 ldrd r2,[r3,#712]
 409 0358 1046     	 mov r0,r2
 410 035a 1946     	 mov r1,r3
 411 035c FFF7FEFF 	 bl floor
 412 0360 C7E93C01 	 strd r0,[r7,#240]
 117:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 413              	 .loc 1 117 0 discriminator 4
 414 0364 D7E93C01 	 ldrd r0,[r7,#240]
 415 0368 FFF7FEFF 	 bl rtIsNaN
 416 036c 0346     	 mov r3,r0
 417 036e 002B     	 cmp r3,#0
 418 0370 06D1     	 bne .L20
 419              	 .loc 1 117 0 is_stmt 0 discriminator 1
 420 0372 D7E93C01 	 ldrd r0,[r7,#240]
 421 0376 FFF7FEFF 	 bl rtIsInf
 422 037a 0346     	 mov r3,r0
 423 037c 002B     	 cmp r3,#0
 424 037e 06D0     	 beq .L21
 425              	.L20:
 118:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 426              	 .loc 1 118 0 is_stmt 1
 427 0380 4FF00002 	 mov r2,#0
 428 0384 4FF00003 	 mov r3,#0
 429 0388 C7E93C23 	 strd r2,[r7,#240]
 430 038c 08E0     	 b .L22
 431              	.L21:
 119:../Simulink/Subsystem_OutputData.c ****   } else {
 120:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 432              	 .loc 1 120 0
 433 038e D7E93C01 	 ldrd r0,[r7,#240]
 434 0392 4FF00002 	 mov r2,#0
 435 0396 7B4B     	 ldr r3,.L291+20
 436 0398 FFF7FEFF 	 bl fmod
 437 039c C7E93C01 	 strd r0,[r7,#240]
 438              	.L22:
 121:../Simulink/Subsystem_OutputData.c ****   }
 122:../Simulink/Subsystem_OutputData.c **** 
 123:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_o = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)
 439              	 .loc 1 123 0
 440 03a0 D7E93C01 	 ldrd r0,[r7,#240]
 441 03a4 4FF00002 	 mov r2,#0
 442 03a8 4FF00003 	 mov r3,#0
 443 03ac FFF7FEFF 	 bl __aeabi_dcmplt
 444 03b0 0346     	 mov r3,r0
 445 03b2 002B     	 cmp r3,#0
 446 03b4 12D0     	 beq .L255
 124:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 447              	 .loc 1 124 0 discriminator 1
 448 03b6 D7F8F030 	 ldr r3,[r7,#240]
 449 03ba C7F8E830 	 str r3,[r7,#232]
 450 03be D7F8F430 	 ldr r3,[r7,#244]
 451 03c2 83F00043 	 eor r3,r3,#-2147483648
 452 03c6 C7F8EC30 	 str r3,[r7,#236]
 453 03ca D7E93A01 	 ldrd r0,[r7,#232]
 454 03ce FFF7FEFF 	 bl __aeabi_d2uiz
 455 03d2 0346     	 mov r3,r0
 456 03d4 9BB2     	 uxth r3,r3
 123:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 457              	 .loc 1 123 0 discriminator 1
 458 03d6 5B42     	 negs r3,r3
 459 03d8 9BB2     	 uxth r3,r3
 460 03da 05E0     	 b .L25
 461              	.L255:
 123:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 462              	 .loc 1 123 0 is_stmt 0 discriminator 2
 463 03dc D7E93C01 	 ldrd r0,[r7,#240]
 464 03e0 FFF7FEFF 	 bl __aeabi_d2uiz
 465 03e4 0346     	 mov r3,r0
 466 03e6 9BB2     	 uxth r3,r3
 467              	.L25:
 123:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 468              	 .loc 1 123 0 discriminator 4
 469 03e8 634A     	 ldr r2,.L291+8
 470 03ea A2F84636 	 strh r3,[r2,#1606]
 125:../Simulink/Subsystem_OutputData.c **** 
 126:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S73>/Data Type Conversion10' */
 127:../Simulink/Subsystem_OutputData.c **** 
 128:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S64>/Data Store Write3' */
 129:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_n_wheel_RR_kmproh = VCU_B.DataTypeConversion10_o;
 471              	 .loc 1 129 0 is_stmt 1 discriminator 4
 472 03ee 624B     	 ldr r3,.L291+8
 473 03f0 B3F84636 	 ldrh r3,[r3,#1606]
 474 03f4 614A     	 ldr r2,.L291+12
 475 03f6 A2F8A630 	 strh r3,[r2,#166]
 130:../Simulink/Subsystem_OutputData.c **** 
 131:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S80>/Add1' */
 132:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_j = VCU_B.Sensitivity1538mVbar;
 476              	 .loc 1 132 0 discriminator 4
 477 03fa 5F4B     	 ldr r3,.L291+8
 478 03fc 03F5B163 	 add r3,r3,#1416
 479 0400 D3E90023 	 ldrd r2,[r3]
 480 0404 5C49     	 ldr r1,.L291+8
 481 0406 C1E9B423 	 strd r2,[r1,#720]
 133:../Simulink/Subsystem_OutputData.c **** 
 134:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S80>/Data Type Conversion10' */
 135:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_j);
 482              	 .loc 1 135 0 discriminator 4
 483 040a 5B4B     	 ldr r3,.L291+8
 484 040c D3E9B423 	 ldrd r2,[r3,#720]
 485 0410 1046     	 mov r0,r2
 486 0412 1946     	 mov r1,r3
 487 0414 FFF7FEFF 	 bl floor
 488 0418 C7E93C01 	 strd r0,[r7,#240]
 136:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 489              	 .loc 1 136 0 discriminator 4
 490 041c D7E93C01 	 ldrd r0,[r7,#240]
 491 0420 FFF7FEFF 	 bl rtIsNaN
 492 0424 0346     	 mov r3,r0
 493 0426 002B     	 cmp r3,#0
 494 0428 06D1     	 bne .L26
 495              	 .loc 1 136 0 is_stmt 0 discriminator 1
 496 042a D7E93C01 	 ldrd r0,[r7,#240]
 497 042e FFF7FEFF 	 bl rtIsInf
 498 0432 0346     	 mov r3,r0
 499 0434 002B     	 cmp r3,#0
 500 0436 06D0     	 beq .L27
 501              	.L26:
 137:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 502              	 .loc 1 137 0 is_stmt 1
 503 0438 4FF00002 	 mov r2,#0
 504 043c 4FF00003 	 mov r3,#0
 505 0440 C7E93C23 	 strd r2,[r7,#240]
 506 0444 08E0     	 b .L28
 507              	.L27:
 138:../Simulink/Subsystem_OutputData.c ****   } else {
 139:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 508              	 .loc 1 139 0
 509 0446 D7E93C01 	 ldrd r0,[r7,#240]
 510 044a 4FF00002 	 mov r2,#0
 511 044e 4E4B     	 ldr r3,.L291+24
 512 0450 FFF7FEFF 	 bl fmod
 513 0454 C7E93C01 	 strd r0,[r7,#240]
 514              	.L28:
 140:../Simulink/Subsystem_OutputData.c ****   }
 141:../Simulink/Subsystem_OutputData.c **** 
 142:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_ho = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 515              	 .loc 1 142 0
 516 0458 D7E93C01 	 ldrd r0,[r7,#240]
 517 045c 4FF00002 	 mov r2,#0
 518 0460 4FF00003 	 mov r3,#0
 519 0464 FFF7FEFF 	 bl __aeabi_dcmplt
 520 0468 0346     	 mov r3,r0
 521 046a 002B     	 cmp r3,#0
 522 046c 12D0     	 beq .L256
 143:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 523              	 .loc 1 143 0 discriminator 1
 524 046e D7F8F030 	 ldr r3,[r7,#240]
 525 0472 C7F8E030 	 str r3,[r7,#224]
 526 0476 D7F8F430 	 ldr r3,[r7,#244]
 527 047a 83F00043 	 eor r3,r3,#-2147483648
 528 047e C7F8E430 	 str r3,[r7,#228]
 529 0482 D7E93801 	 ldrd r0,[r7,#224]
 530 0486 FFF7FEFF 	 bl __aeabi_d2uiz
 531 048a 0346     	 mov r3,r0
 532 048c DBB2     	 uxtb r3,r3
 142:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 533              	 .loc 1 142 0 discriminator 1
 534 048e 5B42     	 negs r3,r3
 535 0490 DBB2     	 uxtb r3,r3
 536 0492 05E0     	 b .L31
 537              	.L256:
 142:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 538              	 .loc 1 142 0 is_stmt 0 discriminator 2
 539 0494 D7E93C01 	 ldrd r0,[r7,#240]
 540 0498 FFF7FEFF 	 bl __aeabi_d2uiz
 541 049c 0346     	 mov r3,r0
 542 049e DBB2     	 uxtb r3,r3
 543              	.L31:
 142:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 544              	 .loc 1 142 0 discriminator 4
 545 04a0 354A     	 ldr r2,.L291+8
 546 04a2 82F88E36 	 strb r3,[r2,#1678]
 144:../Simulink/Subsystem_OutputData.c **** 
 145:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S80>/Data Type Conversion10' */
 146:../Simulink/Subsystem_OutputData.c **** 
 147:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S66>/Data Store Write' */
 148:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_p_brake_R = VCU_B.DataTypeConversion10_ho;
 547              	 .loc 1 148 0 is_stmt 1 discriminator 4
 548 04a6 344B     	 ldr r3,.L291+8
 549 04a8 93F88E36 	 ldrb r3,[r3,#1678]
 550 04ac 334A     	 ldr r2,.L291+12
 551 04ae 82F8FE30 	 strb r3,[r2,#254]
 149:../Simulink/Subsystem_OutputData.c **** 
 150:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S81>/Factor' */
 151:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_d = 100.0 * VCU_B.Add1_f;
 552              	 .loc 1 151 0 discriminator 4
 553 04b2 314B     	 ldr r3,.L291+8
 554 04b4 03F59B63 	 add r3,r3,#1240
 555 04b8 D3E90023 	 ldrd r2,[r3]
 556 04bc 1046     	 mov r0,r2
 557 04be 1946     	 mov r1,r3
 558 04c0 4FF00002 	 mov r2,#0
 559 04c4 314B     	 ldr r3,.L291+28
 560 04c6 FFF7FEFF 	 bl __aeabi_dmul
 561 04ca 0246     	 mov r2,r0
 562 04cc 0B46     	 mov r3,r1
 563 04ce 1046     	 mov r0,r2
 564 04d0 1946     	 mov r1,r3
 565 04d2 294B     	 ldr r3,.L291+8
 566 04d4 C3E9B601 	 strd r0,[r3,#728]
 152:../Simulink/Subsystem_OutputData.c **** 
 153:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S81>/Add1' */
 154:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_l = VCU_B.Factor_d;
 567              	 .loc 1 154 0 discriminator 4
 568 04d8 274B     	 ldr r3,.L291+8
 569 04da D3E9B623 	 ldrd r2,[r3,#728]
 570 04de 2649     	 ldr r1,.L291+8
 571 04e0 C1E9B823 	 strd r2,[r1,#736]
 155:../Simulink/Subsystem_OutputData.c **** 
 156:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S81>/Data Type Conversion10' */
 157:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_l);
 572              	 .loc 1 157 0 discriminator 4
 573 04e4 244B     	 ldr r3,.L291+8
 574 04e6 D3E9B823 	 ldrd r2,[r3,#736]
 575 04ea 1046     	 mov r0,r2
 576 04ec 1946     	 mov r1,r3
 577 04ee FFF7FEFF 	 bl floor
 578 04f2 C7E93C01 	 strd r0,[r7,#240]
 158:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 579              	 .loc 1 158 0 discriminator 4
 580 04f6 D7E93C01 	 ldrd r0,[r7,#240]
 581 04fa FFF7FEFF 	 bl rtIsNaN
 582 04fe 0346     	 mov r3,r0
 583 0500 002B     	 cmp r3,#0
 584 0502 06D1     	 bne .L32
 585              	 .loc 1 158 0 is_stmt 0 discriminator 1
 586 0504 D7E93C01 	 ldrd r0,[r7,#240]
 587 0508 FFF7FEFF 	 bl rtIsInf
 588 050c 0346     	 mov r3,r0
 589 050e 002B     	 cmp r3,#0
 590 0510 06D0     	 beq .L33
 591              	.L32:
 159:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 592              	 .loc 1 159 0 is_stmt 1
 593 0512 4FF00002 	 mov r2,#0
 594 0516 4FF00003 	 mov r3,#0
 595 051a C7E93C23 	 strd r2,[r7,#240]
 596 051e 08E0     	 b .L34
 597              	.L33:
 160:../Simulink/Subsystem_OutputData.c ****   } else {
 161:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 598              	 .loc 1 161 0
 599 0520 D7E93C01 	 ldrd r0,[r7,#240]
 600 0524 4FF00002 	 mov r2,#0
 601 0528 174B     	 ldr r3,.L291+24
 602 052a FFF7FEFF 	 bl fmod
 603 052e C7E93C01 	 strd r0,[r7,#240]
 604              	.L34:
 162:../Simulink/Subsystem_OutputData.c ****   }
 163:../Simulink/Subsystem_OutputData.c **** 
 164:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_fx = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 605              	 .loc 1 164 0
 606 0532 D7E93C01 	 ldrd r0,[r7,#240]
 607 0536 4FF00002 	 mov r2,#0
 608 053a 4FF00003 	 mov r3,#0
 609 053e FFF7FEFF 	 bl __aeabi_dcmplt
 610 0542 0346     	 mov r3,r0
 611 0544 002B     	 cmp r3,#0
 612 0546 23D0     	 beq .L257
 165:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 613              	 .loc 1 165 0 discriminator 1
 614 0548 D7F8F030 	 ldr r3,[r7,#240]
 615 054c C7F8D830 	 str r3,[r7,#216]
 616 0550 D7F8F430 	 ldr r3,[r7,#244]
 617 0554 83F00043 	 eor r3,r3,#-2147483648
 618 0558 C7F8DC30 	 str r3,[r7,#220]
 619 055c D7E93601 	 ldrd r0,[r7,#216]
 620 0560 FFF7FEFF 	 bl __aeabi_d2uiz
 621 0564 0346     	 mov r3,r0
 622 0566 DBB2     	 uxtb r3,r3
 164:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 623              	 .loc 1 164 0 discriminator 1
 624 0568 5B42     	 negs r3,r3
 625 056a DBB2     	 uxtb r3,r3
 626 056c 16E0     	 b .L37
 627              	.L292:
 628 056e 00BF     	 .align 3
 629              	.L291:
 630 0570 CDCCCCCC 	 .word -858993459
 631 0574 CCCC0C40 	 .word 1074580684
 632 0578 00000000 	 .word VCU_B
 633 057c 00000000 	 .word VCU_DW
 634 0580 00002440 	 .word 1076101120
 635 0584 0000F040 	 .word 1089470464
 636 0588 00007040 	 .word 1081081856
 637 058c 00005940 	 .word 1079574528
 638              	.L257:
 164:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 639              	 .loc 1 164 0 is_stmt 0 discriminator 2
 640 0590 D7E93C01 	 ldrd r0,[r7,#240]
 641 0594 FFF7FEFF 	 bl __aeabi_d2uiz
 642 0598 0346     	 mov r3,r0
 643 059a DBB2     	 uxtb r3,r3
 644              	.L37:
 164:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 645              	 .loc 1 164 0 discriminator 4
 646 059c A84A     	 ldr r2,.L293
 647 059e 82F88F36 	 strb r3,[r2,#1679]
 166:../Simulink/Subsystem_OutputData.c **** 
 167:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S81>/Data Type Conversion10' */
 168:../Simulink/Subsystem_OutputData.c **** 
 169:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S66>/Data Store Write1' */
 170:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_STW_mue_tyre = VCU_B.DataTypeConversion10_fx;
 648              	 .loc 1 170 0 is_stmt 1 discriminator 4
 649 05a2 A74B     	 ldr r3,.L293
 650 05a4 93F88F36 	 ldrb r3,[r3,#1679]
 651 05a8 A64A     	 ldr r2,.L293+4
 652 05aa 82F8FF30 	 strb r3,[r2,#255]
 171:../Simulink/Subsystem_OutputData.c **** 
 172:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S82>/Factor' */
 173:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_b = 10.0 * VCU_B.x_clutch_LC;
 653              	 .loc 1 173 0 discriminator 4
 654 05ae A44B     	 ldr r3,.L293
 655 05b0 D3E91023 	 ldrd r2,[r3,#64]
 656 05b4 1046     	 mov r0,r2
 657 05b6 1946     	 mov r1,r3
 658 05b8 4FF00002 	 mov r2,#0
 659 05bc A24B     	 ldr r3,.L293+8
 660 05be FFF7FEFF 	 bl __aeabi_dmul
 661 05c2 0246     	 mov r2,r0
 662 05c4 0B46     	 mov r3,r1
 663 05c6 1046     	 mov r0,r2
 664 05c8 1946     	 mov r1,r3
 665 05ca 9D4B     	 ldr r3,.L293
 666 05cc C3E9BA01 	 strd r0,[r3,#744]
 174:../Simulink/Subsystem_OutputData.c **** 
 175:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S82>/Add1' */
 176:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_ll = VCU_B.Factor_b;
 667              	 .loc 1 176 0 discriminator 4
 668 05d0 9B4B     	 ldr r3,.L293
 669 05d2 D3E9BA23 	 ldrd r2,[r3,#744]
 670 05d6 9A49     	 ldr r1,.L293
 671 05d8 C1E9BC23 	 strd r2,[r1,#752]
 177:../Simulink/Subsystem_OutputData.c **** 
 178:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S82>/Data Type Conversion10' */
 179:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_ll);
 672              	 .loc 1 179 0 discriminator 4
 673 05dc 984B     	 ldr r3,.L293
 674 05de D3E9BC23 	 ldrd r2,[r3,#752]
 675 05e2 1046     	 mov r0,r2
 676 05e4 1946     	 mov r1,r3
 677 05e6 FFF7FEFF 	 bl floor
 678 05ea C7E93C01 	 strd r0,[r7,#240]
 180:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 679              	 .loc 1 180 0 discriminator 4
 680 05ee D7E93C01 	 ldrd r0,[r7,#240]
 681 05f2 FFF7FEFF 	 bl rtIsNaN
 682 05f6 0346     	 mov r3,r0
 683 05f8 002B     	 cmp r3,#0
 684 05fa 06D1     	 bne .L38
 685              	 .loc 1 180 0 is_stmt 0 discriminator 1
 686 05fc D7E93C01 	 ldrd r0,[r7,#240]
 687 0600 FFF7FEFF 	 bl rtIsInf
 688 0604 0346     	 mov r3,r0
 689 0606 002B     	 cmp r3,#0
 690 0608 06D0     	 beq .L39
 691              	.L38:
 181:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 692              	 .loc 1 181 0 is_stmt 1
 693 060a 4FF00002 	 mov r2,#0
 694 060e 4FF00003 	 mov r3,#0
 695 0612 C7E93C23 	 strd r2,[r7,#240]
 696 0616 08E0     	 b .L40
 697              	.L39:
 182:../Simulink/Subsystem_OutputData.c ****   } else {
 183:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 698              	 .loc 1 183 0
 699 0618 D7E93C01 	 ldrd r0,[r7,#240]
 700 061c 4FF00002 	 mov r2,#0
 701 0620 8A4B     	 ldr r3,.L293+12
 702 0622 FFF7FEFF 	 bl fmod
 703 0626 C7E93C01 	 strd r0,[r7,#240]
 704              	.L40:
 184:../Simulink/Subsystem_OutputData.c ****   }
 185:../Simulink/Subsystem_OutputData.c **** 
 186:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_ae = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 705              	 .loc 1 186 0
 706 062a D7E93C01 	 ldrd r0,[r7,#240]
 707 062e 4FF00002 	 mov r2,#0
 708 0632 4FF00003 	 mov r3,#0
 709 0636 FFF7FEFF 	 bl __aeabi_dcmplt
 710 063a 0346     	 mov r3,r0
 711 063c 002B     	 cmp r3,#0
 712 063e 12D0     	 beq .L258
 187:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 713              	 .loc 1 187 0 discriminator 1
 714 0640 D7F8F030 	 ldr r3,[r7,#240]
 715 0644 C7F8D030 	 str r3,[r7,#208]
 716 0648 D7F8F430 	 ldr r3,[r7,#244]
 717 064c 83F00043 	 eor r3,r3,#-2147483648
 718 0650 C7F8D430 	 str r3,[r7,#212]
 719 0654 D7E93401 	 ldrd r0,[r7,#208]
 720 0658 FFF7FEFF 	 bl __aeabi_d2uiz
 721 065c 0346     	 mov r3,r0
 722 065e DBB2     	 uxtb r3,r3
 186:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 723              	 .loc 1 186 0 discriminator 1
 724 0660 5B42     	 negs r3,r3
 725 0662 DBB2     	 uxtb r3,r3
 726 0664 05E0     	 b .L43
 727              	.L258:
 186:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 728              	 .loc 1 186 0 is_stmt 0 discriminator 2
 729 0666 D7E93C01 	 ldrd r0,[r7,#240]
 730 066a FFF7FEFF 	 bl __aeabi_d2uiz
 731 066e 0346     	 mov r3,r0
 732 0670 DBB2     	 uxtb r3,r3
 733              	.L43:
 186:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 734              	 .loc 1 186 0 discriminator 4
 735 0672 734A     	 ldr r2,.L293
 736 0674 82F89036 	 strb r3,[r2,#1680]
 188:../Simulink/Subsystem_OutputData.c **** 
 189:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S82>/Data Type Conversion10' */
 190:../Simulink/Subsystem_OutputData.c **** 
 191:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S66>/Data Store Write2' */
 192:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_x_clutch_LC = VCU_B.DataTypeConversion10_ae;
 737              	 .loc 1 192 0 is_stmt 1 discriminator 4
 738 0678 714B     	 ldr r3,.L293
 739 067a 93F89036 	 ldrb r3,[r3,#1680]
 740 067e 714A     	 ldr r2,.L293+4
 741 0680 82F80031 	 strb r3,[r2,#256]
 193:../Simulink/Subsystem_OutputData.c **** 
 194:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S83>/Factor' */
 195:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_ii = (uint8_T)(VCU_B.LC_dash_bit << 7);
 742              	 .loc 1 195 0 discriminator 4
 743 0684 6E4B     	 ldr r3,.L293
 744 0686 93F87F37 	 ldrb r3,[r3,#1919]
 745 068a DB01     	 lsls r3,r3,#7
 746 068c DBB2     	 uxtb r3,r3
 747 068e 6C4A     	 ldr r2,.L293
 748 0690 82F8C536 	 strb r3,[r2,#1733]
 196:../Simulink/Subsystem_OutputData.c **** 
 197:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S83>/Add1' */
 198:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_b = (real_T)VCU_B.Factor_ii * 0.0078125;
 749              	 .loc 1 198 0 discriminator 4
 750 0694 6A4B     	 ldr r3,.L293
 751 0696 93F8C536 	 ldrb r3,[r3,#1733]
 752 069a 1846     	 mov r0,r3
 753 069c FFF7FEFF 	 bl __aeabi_ui2d
 754 06a0 0246     	 mov r2,r0
 755 06a2 0B46     	 mov r3,r1
 756 06a4 1046     	 mov r0,r2
 757 06a6 1946     	 mov r1,r3
 758 06a8 4FF00002 	 mov r2,#0
 759 06ac 4FF07E53 	 mov r3,#1065353216
 760 06b0 FFF7FEFF 	 bl __aeabi_dmul
 761 06b4 0246     	 mov r2,r0
 762 06b6 0B46     	 mov r3,r1
 763 06b8 1046     	 mov r0,r2
 764 06ba 1946     	 mov r1,r3
 765 06bc 604B     	 ldr r3,.L293
 766 06be C3E9BE01 	 strd r0,[r3,#760]
 199:../Simulink/Subsystem_OutputData.c **** 
 200:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S83>/Data Type Conversion10' */
 201:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_b);
 767              	 .loc 1 201 0 discriminator 4
 768 06c2 5F4B     	 ldr r3,.L293
 769 06c4 D3E9BE23 	 ldrd r2,[r3,#760]
 770 06c8 1046     	 mov r0,r2
 771 06ca 1946     	 mov r1,r3
 772 06cc FFF7FEFF 	 bl floor
 773 06d0 C7E93C01 	 strd r0,[r7,#240]
 202:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 774              	 .loc 1 202 0 discriminator 4
 775 06d4 D7E93C01 	 ldrd r0,[r7,#240]
 776 06d8 FFF7FEFF 	 bl rtIsNaN
 777 06dc 0346     	 mov r3,r0
 778 06de 002B     	 cmp r3,#0
 779 06e0 06D1     	 bne .L44
 780              	 .loc 1 202 0 is_stmt 0 discriminator 1
 781 06e2 D7E93C01 	 ldrd r0,[r7,#240]
 782 06e6 FFF7FEFF 	 bl rtIsInf
 783 06ea 0346     	 mov r3,r0
 784 06ec 002B     	 cmp r3,#0
 785 06ee 06D0     	 beq .L45
 786              	.L44:
 203:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 787              	 .loc 1 203 0 is_stmt 1
 788 06f0 4FF00002 	 mov r2,#0
 789 06f4 4FF00003 	 mov r3,#0
 790 06f8 C7E93C23 	 strd r2,[r7,#240]
 791 06fc 08E0     	 b .L46
 792              	.L45:
 204:../Simulink/Subsystem_OutputData.c ****   } else {
 205:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 793              	 .loc 1 205 0
 794 06fe D7E93C01 	 ldrd r0,[r7,#240]
 795 0702 4FF00002 	 mov r2,#0
 796 0706 514B     	 ldr r3,.L293+12
 797 0708 FFF7FEFF 	 bl fmod
 798 070c C7E93C01 	 strd r0,[r7,#240]
 799              	.L46:
 206:../Simulink/Subsystem_OutputData.c ****   }
 207:../Simulink/Subsystem_OutputData.c **** 
 208:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_c = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 800              	 .loc 1 208 0
 801 0710 D7E93C01 	 ldrd r0,[r7,#240]
 802 0714 4FF00002 	 mov r2,#0
 803 0718 4FF00003 	 mov r3,#0
 804 071c FFF7FEFF 	 bl __aeabi_dcmplt
 805 0720 0346     	 mov r3,r0
 806 0722 002B     	 cmp r3,#0
 807 0724 12D0     	 beq .L259
 209:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 808              	 .loc 1 209 0 discriminator 1
 809 0726 D7F8F030 	 ldr r3,[r7,#240]
 810 072a C7F8C830 	 str r3,[r7,#200]
 811 072e D7F8F430 	 ldr r3,[r7,#244]
 812 0732 83F00043 	 eor r3,r3,#-2147483648
 813 0736 C7F8CC30 	 str r3,[r7,#204]
 814 073a D7E93201 	 ldrd r0,[r7,#200]
 815 073e FFF7FEFF 	 bl __aeabi_d2uiz
 816 0742 0346     	 mov r3,r0
 817 0744 DBB2     	 uxtb r3,r3
 208:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 818              	 .loc 1 208 0 discriminator 1
 819 0746 5B42     	 negs r3,r3
 820 0748 DBB2     	 uxtb r3,r3
 821 074a 05E0     	 b .L49
 822              	.L259:
 208:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 823              	 .loc 1 208 0 is_stmt 0 discriminator 2
 824 074c D7E93C01 	 ldrd r0,[r7,#240]
 825 0750 FFF7FEFF 	 bl __aeabi_d2uiz
 826 0754 0346     	 mov r3,r0
 827 0756 DBB2     	 uxtb r3,r3
 828              	.L49:
 208:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 829              	 .loc 1 208 0 discriminator 4
 830 0758 394A     	 ldr r2,.L293
 831 075a 82F89136 	 strb r3,[r2,#1681]
 210:../Simulink/Subsystem_OutputData.c **** 
 211:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S83>/Data Type Conversion10' */
 212:../Simulink/Subsystem_OutputData.c **** 
 213:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S66>/Data Store Write3' */
 214:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_LC_dash_Bit = VCU_B.DataTypeConversion10_c;
 832              	 .loc 1 214 0 is_stmt 1 discriminator 4
 833 075e 384B     	 ldr r3,.L293
 834 0760 93F89136 	 ldrb r3,[r3,#1681]
 835 0764 374A     	 ldr r2,.L293+4
 836 0766 82F80131 	 strb r3,[r2,#257]
 215:../Simulink/Subsystem_OutputData.c **** 
 216:../Simulink/Subsystem_OutputData.c ****   /* RelationalOperator: '<S108>/Compare' */
 217:../Simulink/Subsystem_OutputData.c ****   VCU_B.Compare_k5 = VCU_B.LC_active_bit;
 837              	 .loc 1 217 0 discriminator 4
 838 076a 354B     	 ldr r3,.L293
 839 076c 93F8CE36 	 ldrb r3,[r3,#1742]
 840 0770 334A     	 ldr r2,.L293
 841 0772 82F87837 	 strb r3,[r2,#1912]
 218:../Simulink/Subsystem_OutputData.c **** 
 219:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S84>/Factor' */
 220:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_c0 = (uint8_T)(VCU_B.Compare_k5 << 7);
 842              	 .loc 1 220 0 discriminator 4
 843 0776 324B     	 ldr r3,.L293
 844 0778 93F87837 	 ldrb r3,[r3,#1912]
 845 077c DB01     	 lsls r3,r3,#7
 846 077e DBB2     	 uxtb r3,r3
 847 0780 2F4A     	 ldr r2,.L293
 848 0782 82F8C636 	 strb r3,[r2,#1734]
 221:../Simulink/Subsystem_OutputData.c **** 
 222:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S84>/Add1' */
 223:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_n = (real_T)VCU_B.Factor_c0 * 0.0078125;
 849              	 .loc 1 223 0 discriminator 4
 850 0786 2E4B     	 ldr r3,.L293
 851 0788 93F8C636 	 ldrb r3,[r3,#1734]
 852 078c 1846     	 mov r0,r3
 853 078e FFF7FEFF 	 bl __aeabi_ui2d
 854 0792 0246     	 mov r2,r0
 855 0794 0B46     	 mov r3,r1
 856 0796 1046     	 mov r0,r2
 857 0798 1946     	 mov r1,r3
 858 079a 4FF00002 	 mov r2,#0
 859 079e 4FF07E53 	 mov r3,#1065353216
 860 07a2 FFF7FEFF 	 bl __aeabi_dmul
 861 07a6 0246     	 mov r2,r0
 862 07a8 0B46     	 mov r3,r1
 863 07aa 1046     	 mov r0,r2
 864 07ac 1946     	 mov r1,r3
 865 07ae 244B     	 ldr r3,.L293
 866 07b0 C3E9C001 	 strd r0,[r3,#768]
 224:../Simulink/Subsystem_OutputData.c **** 
 225:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S84>/Data Type Conversion10' */
 226:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_n);
 867              	 .loc 1 226 0 discriminator 4
 868 07b4 224B     	 ldr r3,.L293
 869 07b6 D3E9C023 	 ldrd r2,[r3,#768]
 870 07ba 1046     	 mov r0,r2
 871 07bc 1946     	 mov r1,r3
 872 07be FFF7FEFF 	 bl floor
 873 07c2 C7E93C01 	 strd r0,[r7,#240]
 227:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 874              	 .loc 1 227 0 discriminator 4
 875 07c6 D7E93C01 	 ldrd r0,[r7,#240]
 876 07ca FFF7FEFF 	 bl rtIsNaN
 877 07ce 0346     	 mov r3,r0
 878 07d0 002B     	 cmp r3,#0
 879 07d2 06D1     	 bne .L50
 880              	 .loc 1 227 0 is_stmt 0 discriminator 1
 881 07d4 D7E93C01 	 ldrd r0,[r7,#240]
 882 07d8 FFF7FEFF 	 bl rtIsInf
 883 07dc 0346     	 mov r3,r0
 884 07de 002B     	 cmp r3,#0
 885 07e0 06D0     	 beq .L51
 886              	.L50:
 228:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 887              	 .loc 1 228 0 is_stmt 1
 888 07e2 4FF00002 	 mov r2,#0
 889 07e6 4FF00003 	 mov r3,#0
 890 07ea C7E93C23 	 strd r2,[r7,#240]
 891 07ee 08E0     	 b .L52
 892              	.L51:
 229:../Simulink/Subsystem_OutputData.c ****   } else {
 230:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 893              	 .loc 1 230 0
 894 07f0 D7E93C01 	 ldrd r0,[r7,#240]
 895 07f4 4FF00002 	 mov r2,#0
 896 07f8 144B     	 ldr r3,.L293+12
 897 07fa FFF7FEFF 	 bl fmod
 898 07fe C7E93C01 	 strd r0,[r7,#240]
 899              	.L52:
 231:../Simulink/Subsystem_OutputData.c ****   }
 232:../Simulink/Subsystem_OutputData.c **** 
 233:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_ou = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 900              	 .loc 1 233 0
 901 0802 D7E93C01 	 ldrd r0,[r7,#240]
 902 0806 4FF00002 	 mov r2,#0
 903 080a 4FF00003 	 mov r3,#0
 904 080e FFF7FEFF 	 bl __aeabi_dcmplt
 905 0812 0346     	 mov r3,r0
 906 0814 002B     	 cmp r3,#0
 907 0816 1BD0     	 beq .L260
 234:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 908              	 .loc 1 234 0 discriminator 1
 909 0818 D7F8F030 	 ldr r3,[r7,#240]
 910 081c C7F8C030 	 str r3,[r7,#192]
 911 0820 D7F8F430 	 ldr r3,[r7,#244]
 912 0824 83F00043 	 eor r3,r3,#-2147483648
 913 0828 C7F8C430 	 str r3,[r7,#196]
 914 082c D7E93001 	 ldrd r0,[r7,#192]
 915 0830 FFF7FEFF 	 bl __aeabi_d2uiz
 916 0834 0346     	 mov r3,r0
 917 0836 DBB2     	 uxtb r3,r3
 233:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 918              	 .loc 1 233 0 discriminator 1
 919 0838 5B42     	 negs r3,r3
 920 083a DBB2     	 uxtb r3,r3
 921 083c 0EE0     	 b .L55
 922              	.L294:
 923 083e 00BF     	 .align 2
 924              	.L293:
 925 0840 00000000 	 .word VCU_B
 926 0844 00000000 	 .word VCU_DW
 927 0848 00002440 	 .word 1076101120
 928 084c 00007040 	 .word 1081081856
 929              	.L260:
 233:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 930              	 .loc 1 233 0 is_stmt 0 discriminator 2
 931 0850 D7E93C01 	 ldrd r0,[r7,#240]
 932 0854 FFF7FEFF 	 bl __aeabi_d2uiz
 933 0858 0346     	 mov r3,r0
 934 085a DBB2     	 uxtb r3,r3
 935              	.L55:
 233:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 936              	 .loc 1 233 0 discriminator 4
 937 085c 9A4A     	 ldr r2,.L295+8
 938 085e 82F89236 	 strb r3,[r2,#1682]
 235:../Simulink/Subsystem_OutputData.c **** 
 236:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S84>/Data Type Conversion10' */
 237:../Simulink/Subsystem_OutputData.c **** 
 238:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S66>/Data Store Write4' */
 239:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_LC_active_bit = VCU_B.DataTypeConversion10_ou;
 939              	 .loc 1 239 0 is_stmt 1 discriminator 4
 940 0862 994B     	 ldr r3,.L295+8
 941 0864 93F89236 	 ldrb r3,[r3,#1682]
 942 0868 984A     	 ldr r2,.L295+12
 943 086a 82F80231 	 strb r3,[r2,#258]
 240:../Simulink/Subsystem_OutputData.c **** 
 241:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S85>/Factor' */
 242:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_b4 = (uint8_T)(VCU_B.LC_ready_bit << 7);
 944              	 .loc 1 242 0 discriminator 4
 945 086e 964B     	 ldr r3,.L295+8
 946 0870 93F8CF36 	 ldrb r3,[r3,#1743]
 947 0874 DB01     	 lsls r3,r3,#7
 948 0876 DBB2     	 uxtb r3,r3
 949 0878 934A     	 ldr r2,.L295+8
 950 087a 82F8C736 	 strb r3,[r2,#1735]
 243:../Simulink/Subsystem_OutputData.c **** 
 244:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S85>/Add1' */
 245:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_jg = (real_T)VCU_B.Factor_b4 * 0.0078125;
 951              	 .loc 1 245 0 discriminator 4
 952 087e 924B     	 ldr r3,.L295+8
 953 0880 93F8C736 	 ldrb r3,[r3,#1735]
 954 0884 1846     	 mov r0,r3
 955 0886 FFF7FEFF 	 bl __aeabi_ui2d
 956 088a 0246     	 mov r2,r0
 957 088c 0B46     	 mov r3,r1
 958 088e 1046     	 mov r0,r2
 959 0890 1946     	 mov r1,r3
 960 0892 4FF00002 	 mov r2,#0
 961 0896 4FF07E53 	 mov r3,#1065353216
 962 089a FFF7FEFF 	 bl __aeabi_dmul
 963 089e 0246     	 mov r2,r0
 964 08a0 0B46     	 mov r3,r1
 965 08a2 1046     	 mov r0,r2
 966 08a4 1946     	 mov r1,r3
 967 08a6 884B     	 ldr r3,.L295+8
 968 08a8 C3E9C201 	 strd r0,[r3,#776]
 246:../Simulink/Subsystem_OutputData.c **** 
 247:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S85>/Data Type Conversion10' */
 248:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_jg);
 969              	 .loc 1 248 0 discriminator 4
 970 08ac 864B     	 ldr r3,.L295+8
 971 08ae D3E9C223 	 ldrd r2,[r3,#776]
 972 08b2 1046     	 mov r0,r2
 973 08b4 1946     	 mov r1,r3
 974 08b6 FFF7FEFF 	 bl floor
 975 08ba C7E93C01 	 strd r0,[r7,#240]
 249:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 976              	 .loc 1 249 0 discriminator 4
 977 08be D7E93C01 	 ldrd r0,[r7,#240]
 978 08c2 FFF7FEFF 	 bl rtIsNaN
 979 08c6 0346     	 mov r3,r0
 980 08c8 002B     	 cmp r3,#0
 981 08ca 06D1     	 bne .L56
 982              	 .loc 1 249 0 is_stmt 0 discriminator 1
 983 08cc D7E93C01 	 ldrd r0,[r7,#240]
 984 08d0 FFF7FEFF 	 bl rtIsInf
 985 08d4 0346     	 mov r3,r0
 986 08d6 002B     	 cmp r3,#0
 987 08d8 06D0     	 beq .L57
 988              	.L56:
 250:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 989              	 .loc 1 250 0 is_stmt 1
 990 08da 4FF00002 	 mov r2,#0
 991 08de 4FF00003 	 mov r3,#0
 992 08e2 C7E93C23 	 strd r2,[r7,#240]
 993 08e6 08E0     	 b .L58
 994              	.L57:
 251:../Simulink/Subsystem_OutputData.c ****   } else {
 252:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 995              	 .loc 1 252 0
 996 08e8 D7E93C01 	 ldrd r0,[r7,#240]
 997 08ec 4FF00002 	 mov r2,#0
 998 08f0 774B     	 ldr r3,.L295+16
 999 08f2 FFF7FEFF 	 bl fmod
 1000 08f6 C7E93C01 	 strd r0,[r7,#240]
 1001              	.L58:
 253:../Simulink/Subsystem_OutputData.c ****   }
 254:../Simulink/Subsystem_OutputData.c **** 
 255:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_p = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 1002              	 .loc 1 255 0
 1003 08fa D7E93C01 	 ldrd r0,[r7,#240]
 1004 08fe 4FF00002 	 mov r2,#0
 1005 0902 4FF00003 	 mov r3,#0
 1006 0906 FFF7FEFF 	 bl __aeabi_dcmplt
 1007 090a 0346     	 mov r3,r0
 1008 090c 002B     	 cmp r3,#0
 1009 090e 12D0     	 beq .L261
 256:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1010              	 .loc 1 256 0 discriminator 1
 1011 0910 D7F8F030 	 ldr r3,[r7,#240]
 1012 0914 C7F8B830 	 str r3,[r7,#184]
 1013 0918 D7F8F430 	 ldr r3,[r7,#244]
 1014 091c 83F00043 	 eor r3,r3,#-2147483648
 1015 0920 C7F8BC30 	 str r3,[r7,#188]
 1016 0924 D7E92E01 	 ldrd r0,[r7,#184]
 1017 0928 FFF7FEFF 	 bl __aeabi_d2uiz
 1018 092c 0346     	 mov r3,r0
 1019 092e DBB2     	 uxtb r3,r3
 255:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1020              	 .loc 1 255 0 discriminator 1
 1021 0930 5B42     	 negs r3,r3
 1022 0932 DBB2     	 uxtb r3,r3
 1023 0934 05E0     	 b .L61
 1024              	.L261:
 255:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1025              	 .loc 1 255 0 is_stmt 0 discriminator 2
 1026 0936 D7E93C01 	 ldrd r0,[r7,#240]
 1027 093a FFF7FEFF 	 bl __aeabi_d2uiz
 1028 093e 0346     	 mov r3,r0
 1029 0940 DBB2     	 uxtb r3,r3
 1030              	.L61:
 255:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1031              	 .loc 1 255 0 discriminator 4
 1032 0942 614A     	 ldr r2,.L295+8
 1033 0944 82F89336 	 strb r3,[r2,#1683]
 257:../Simulink/Subsystem_OutputData.c **** 
 258:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S85>/Data Type Conversion10' */
 259:../Simulink/Subsystem_OutputData.c **** 
 260:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S66>/Data Store Write5' */
 261:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_LC_ready_bit = VCU_B.DataTypeConversion10_p;
 1034              	 .loc 1 261 0 is_stmt 1 discriminator 4
 1035 0948 5F4B     	 ldr r3,.L295+8
 1036 094a 93F89336 	 ldrb r3,[r3,#1683]
 1037 094e 5F4A     	 ldr r2,.L295+12
 1038 0950 82F80331 	 strb r3,[r2,#259]
 262:../Simulink/Subsystem_OutputData.c **** 
 263:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S86>/Add1' */
 264:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_bq = VCU_B.LC_Mdes;
 1039              	 .loc 1 264 0 discriminator 4
 1040 0954 5C4B     	 ldr r3,.L295+8
 1041 0956 D3E91223 	 ldrd r2,[r3,#72]
 1042 095a 5B49     	 ldr r1,.L295+8
 1043 095c C1E9C423 	 strd r2,[r1,#784]
 265:../Simulink/Subsystem_OutputData.c **** 
 266:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S86>/Data Type Conversion10' */
 267:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_bq);
 1044              	 .loc 1 267 0 discriminator 4
 1045 0960 594B     	 ldr r3,.L295+8
 1046 0962 D3E9C423 	 ldrd r2,[r3,#784]
 1047 0966 1046     	 mov r0,r2
 1048 0968 1946     	 mov r1,r3
 1049 096a FFF7FEFF 	 bl floor
 1050 096e C7E93C01 	 strd r0,[r7,#240]
 268:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1051              	 .loc 1 268 0 discriminator 4
 1052 0972 D7E93C01 	 ldrd r0,[r7,#240]
 1053 0976 FFF7FEFF 	 bl rtIsNaN
 1054 097a 0346     	 mov r3,r0
 1055 097c 002B     	 cmp r3,#0
 1056 097e 06D1     	 bne .L62
 1057              	 .loc 1 268 0 is_stmt 0 discriminator 1
 1058 0980 D7E93C01 	 ldrd r0,[r7,#240]
 1059 0984 FFF7FEFF 	 bl rtIsInf
 1060 0988 0346     	 mov r3,r0
 1061 098a 002B     	 cmp r3,#0
 1062 098c 06D0     	 beq .L63
 1063              	.L62:
 269:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1064              	 .loc 1 269 0 is_stmt 1
 1065 098e 4FF00002 	 mov r2,#0
 1066 0992 4FF00003 	 mov r3,#0
 1067 0996 C7E93C23 	 strd r2,[r7,#240]
 1068 099a 08E0     	 b .L64
 1069              	.L63:
 270:../Simulink/Subsystem_OutputData.c ****   } else {
 271:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 1070              	 .loc 1 271 0
 1071 099c D7E93C01 	 ldrd r0,[r7,#240]
 1072 09a0 4FF00002 	 mov r2,#0
 1073 09a4 4A4B     	 ldr r3,.L295+16
 1074 09a6 FFF7FEFF 	 bl fmod
 1075 09aa C7E93C01 	 strd r0,[r7,#240]
 1076              	.L64:
 272:../Simulink/Subsystem_OutputData.c ****   }
 273:../Simulink/Subsystem_OutputData.c **** 
 274:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_ci = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 1077              	 .loc 1 274 0
 1078 09ae D7E93C01 	 ldrd r0,[r7,#240]
 1079 09b2 4FF00002 	 mov r2,#0
 1080 09b6 4FF00003 	 mov r3,#0
 1081 09ba FFF7FEFF 	 bl __aeabi_dcmplt
 1082 09be 0346     	 mov r3,r0
 1083 09c0 002B     	 cmp r3,#0
 1084 09c2 12D0     	 beq .L262
 275:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1085              	 .loc 1 275 0 discriminator 1
 1086 09c4 D7F8F030 	 ldr r3,[r7,#240]
 1087 09c8 C7F8B030 	 str r3,[r7,#176]
 1088 09cc D7F8F430 	 ldr r3,[r7,#244]
 1089 09d0 83F00043 	 eor r3,r3,#-2147483648
 1090 09d4 C7F8B430 	 str r3,[r7,#180]
 1091 09d8 D7E92C01 	 ldrd r0,[r7,#176]
 1092 09dc FFF7FEFF 	 bl __aeabi_d2uiz
 1093 09e0 0346     	 mov r3,r0
 1094 09e2 DBB2     	 uxtb r3,r3
 274:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1095              	 .loc 1 274 0 discriminator 1
 1096 09e4 5B42     	 negs r3,r3
 1097 09e6 DBB2     	 uxtb r3,r3
 1098 09e8 05E0     	 b .L67
 1099              	.L262:
 274:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1100              	 .loc 1 274 0 is_stmt 0 discriminator 2
 1101 09ea D7E93C01 	 ldrd r0,[r7,#240]
 1102 09ee FFF7FEFF 	 bl __aeabi_d2uiz
 1103 09f2 0346     	 mov r3,r0
 1104 09f4 DBB2     	 uxtb r3,r3
 1105              	.L67:
 274:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1106              	 .loc 1 274 0 discriminator 4
 1107 09f6 344A     	 ldr r2,.L295+8
 1108 09f8 82F89436 	 strb r3,[r2,#1684]
 276:../Simulink/Subsystem_OutputData.c **** 
 277:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S86>/Data Type Conversion10' */
 278:../Simulink/Subsystem_OutputData.c **** 
 279:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S66>/Data Store Write6' */
 280:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_LC_Mdes = VCU_B.DataTypeConversion10_ci;
 1109              	 .loc 1 280 0 is_stmt 1 discriminator 4
 1110 09fc 324B     	 ldr r3,.L295+8
 1111 09fe 93F89436 	 ldrb r3,[r3,#1684]
 1112 0a02 324A     	 ldr r2,.L295+12
 1113 0a04 82F80431 	 strb r3,[r2,#260]
 281:../Simulink/Subsystem_OutputData.c **** 
 282:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S87>/Factor' */
 283:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_n = 0.1 * VCU_B.LC_Fnr;
 1114              	 .loc 1 283 0 discriminator 4
 1115 0a08 2F4B     	 ldr r3,.L295+8
 1116 0a0a D3E90223 	 ldrd r2,[r3,#8]
 1117 0a0e 1046     	 mov r0,r2
 1118 0a10 1946     	 mov r1,r3
 1119 0a12 2BA3     	 adr r3,.L295
 1120 0a14 D3E90023 	 ldrd r2,[r3]
 1121 0a18 FFF7FEFF 	 bl __aeabi_dmul
 1122 0a1c 0246     	 mov r2,r0
 1123 0a1e 0B46     	 mov r3,r1
 1124 0a20 1046     	 mov r0,r2
 1125 0a22 1946     	 mov r1,r3
 1126 0a24 284B     	 ldr r3,.L295+8
 1127 0a26 C3E9C601 	 strd r0,[r3,#792]
 284:../Simulink/Subsystem_OutputData.c **** 
 285:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S87>/Add1' */
 286:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_io = VCU_B.Factor_n;
 1128              	 .loc 1 286 0 discriminator 4
 1129 0a2a 274B     	 ldr r3,.L295+8
 1130 0a2c D3E9C623 	 ldrd r2,[r3,#792]
 1131 0a30 2549     	 ldr r1,.L295+8
 1132 0a32 C1E9C823 	 strd r2,[r1,#800]
 287:../Simulink/Subsystem_OutputData.c **** 
 288:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S87>/Data Type Conversion10' */
 289:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_io);
 1133              	 .loc 1 289 0 discriminator 4
 1134 0a36 244B     	 ldr r3,.L295+8
 1135 0a38 D3E9C823 	 ldrd r2,[r3,#800]
 1136 0a3c 1046     	 mov r0,r2
 1137 0a3e 1946     	 mov r1,r3
 1138 0a40 FFF7FEFF 	 bl floor
 1139 0a44 C7E93C01 	 strd r0,[r7,#240]
 290:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1140              	 .loc 1 290 0 discriminator 4
 1141 0a48 D7E93C01 	 ldrd r0,[r7,#240]
 1142 0a4c FFF7FEFF 	 bl rtIsNaN
 1143 0a50 0346     	 mov r3,r0
 1144 0a52 002B     	 cmp r3,#0
 1145 0a54 06D1     	 bne .L68
 1146              	 .loc 1 290 0 is_stmt 0 discriminator 1
 1147 0a56 D7E93C01 	 ldrd r0,[r7,#240]
 1148 0a5a FFF7FEFF 	 bl rtIsInf
 1149 0a5e 0346     	 mov r3,r0
 1150 0a60 002B     	 cmp r3,#0
 1151 0a62 06D0     	 beq .L69
 1152              	.L68:
 291:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1153              	 .loc 1 291 0 is_stmt 1
 1154 0a64 4FF00002 	 mov r2,#0
 1155 0a68 4FF00003 	 mov r3,#0
 1156 0a6c C7E93C23 	 strd r2,[r7,#240]
 1157 0a70 08E0     	 b .L70
 1158              	.L69:
 292:../Simulink/Subsystem_OutputData.c ****   } else {
 293:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 1159              	 .loc 1 293 0
 1160 0a72 D7E93C01 	 ldrd r0,[r7,#240]
 1161 0a76 4FF00002 	 mov r2,#0
 1162 0a7a 154B     	 ldr r3,.L295+16
 1163 0a7c FFF7FEFF 	 bl fmod
 1164 0a80 C7E93C01 	 strd r0,[r7,#240]
 1165              	.L70:
 294:../Simulink/Subsystem_OutputData.c ****   }
 295:../Simulink/Subsystem_OutputData.c **** 
 296:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_j = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 1166              	 .loc 1 296 0
 1167 0a84 D7E93C01 	 ldrd r0,[r7,#240]
 1168 0a88 4FF00002 	 mov r2,#0
 1169 0a8c 4FF00003 	 mov r3,#0
 1170 0a90 FFF7FEFF 	 bl __aeabi_dcmplt
 1171 0a94 0346     	 mov r3,r0
 1172 0a96 002B     	 cmp r3,#0
 1173 0a98 1CD0     	 beq .L263
 297:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1174              	 .loc 1 297 0 discriminator 1
 1175 0a9a D7F8F030 	 ldr r3,[r7,#240]
 1176 0a9e C7F8A830 	 str r3,[r7,#168]
 1177 0aa2 D7F8F430 	 ldr r3,[r7,#244]
 1178 0aa6 83F00043 	 eor r3,r3,#-2147483648
 1179 0aaa C7F8AC30 	 str r3,[r7,#172]
 1180 0aae D7E92A01 	 ldrd r0,[r7,#168]
 1181 0ab2 FFF7FEFF 	 bl __aeabi_d2uiz
 1182 0ab6 0346     	 mov r3,r0
 1183 0ab8 DBB2     	 uxtb r3,r3
 296:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1184              	 .loc 1 296 0 discriminator 1
 1185 0aba 5B42     	 negs r3,r3
 1186 0abc DBB2     	 uxtb r3,r3
 1187 0abe 0FE0     	 b .L73
 1188              	.L296:
 1189              	 .align 3
 1190              	.L295:
 1191 0ac0 9A999999 	 .word -1717986918
 1192 0ac4 9999B93F 	 .word 1069128089
 1193 0ac8 00000000 	 .word VCU_B
 1194 0acc 00000000 	 .word VCU_DW
 1195 0ad0 00007040 	 .word 1081081856
 1196              	.L263:
 296:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1197              	 .loc 1 296 0 is_stmt 0 discriminator 2
 1198 0ad4 D7E93C01 	 ldrd r0,[r7,#240]
 1199 0ad8 FFF7FEFF 	 bl __aeabi_d2uiz
 1200 0adc 0346     	 mov r3,r0
 1201 0ade DBB2     	 uxtb r3,r3
 1202              	.L73:
 296:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1203              	 .loc 1 296 0 discriminator 4
 1204 0ae0 A14A     	 ldr r2,.L297
 1205 0ae2 82F89536 	 strb r3,[r2,#1685]
 298:../Simulink/Subsystem_OutputData.c **** 
 299:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S87>/Data Type Conversion10' */
 300:../Simulink/Subsystem_OutputData.c **** 
 301:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S66>/Data Store Write7' */
 302:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_LC_Fnr = VCU_B.DataTypeConversion10_j;
 1206              	 .loc 1 302 0 is_stmt 1 discriminator 4
 1207 0ae6 A04B     	 ldr r3,.L297
 1208 0ae8 93F89536 	 ldrb r3,[r3,#1685]
 1209 0aec 9F4A     	 ldr r2,.L297+4
 1210 0aee 82F80531 	 strb r3,[r2,#261]
 303:../Simulink/Subsystem_OutputData.c **** 
 304:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S74>/Add1' */
 305:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_p = VCU_B.ABS_switchstate;
 1211              	 .loc 1 305 0 discriminator 4
 1212 0af2 9D4B     	 ldr r3,.L297
 1213 0af4 03F58563 	 add r3,r3,#1064
 1214 0af8 D3E90023 	 ldrd r2,[r3]
 1215 0afc 9A49     	 ldr r1,.L297
 1216 0afe C1E9CA23 	 strd r2,[r1,#808]
 306:../Simulink/Subsystem_OutputData.c **** 
 307:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S74>/Data Type Conversion10' */
 308:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_p);
 1217              	 .loc 1 308 0 discriminator 4
 1218 0b02 994B     	 ldr r3,.L297
 1219 0b04 D3E9CA23 	 ldrd r2,[r3,#808]
 1220 0b08 1046     	 mov r0,r2
 1221 0b0a 1946     	 mov r1,r3
 1222 0b0c FFF7FEFF 	 bl floor
 1223 0b10 C7E93C01 	 strd r0,[r7,#240]
 309:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1224              	 .loc 1 309 0 discriminator 4
 1225 0b14 D7E93C01 	 ldrd r0,[r7,#240]
 1226 0b18 FFF7FEFF 	 bl rtIsNaN
 1227 0b1c 0346     	 mov r3,r0
 1228 0b1e 002B     	 cmp r3,#0
 1229 0b20 06D1     	 bne .L74
 1230              	 .loc 1 309 0 is_stmt 0 discriminator 1
 1231 0b22 D7E93C01 	 ldrd r0,[r7,#240]
 1232 0b26 FFF7FEFF 	 bl rtIsInf
 1233 0b2a 0346     	 mov r3,r0
 1234 0b2c 002B     	 cmp r3,#0
 1235 0b2e 06D0     	 beq .L75
 1236              	.L74:
 310:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1237              	 .loc 1 310 0 is_stmt 1
 1238 0b30 4FF00002 	 mov r2,#0
 1239 0b34 4FF00003 	 mov r3,#0
 1240 0b38 C7E93C23 	 strd r2,[r7,#240]
 1241 0b3c 08E0     	 b .L76
 1242              	.L75:
 311:../Simulink/Subsystem_OutputData.c ****   } else {
 312:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 1243              	 .loc 1 312 0
 1244 0b3e D7E93C01 	 ldrd r0,[r7,#240]
 1245 0b42 4FF00002 	 mov r2,#0
 1246 0b46 8A4B     	 ldr r3,.L297+8
 1247 0b48 FFF7FEFF 	 bl fmod
 1248 0b4c C7E93C01 	 strd r0,[r7,#240]
 1249              	.L76:
 313:../Simulink/Subsystem_OutputData.c ****   }
 314:../Simulink/Subsystem_OutputData.c **** 
 315:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_o3 = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 1250              	 .loc 1 315 0
 1251 0b50 D7E93C01 	 ldrd r0,[r7,#240]
 1252 0b54 4FF00002 	 mov r2,#0
 1253 0b58 4FF00003 	 mov r3,#0
 1254 0b5c FFF7FEFF 	 bl __aeabi_dcmplt
 1255 0b60 0346     	 mov r3,r0
 1256 0b62 002B     	 cmp r3,#0
 1257 0b64 12D0     	 beq .L264
 316:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1258              	 .loc 1 316 0 discriminator 1
 1259 0b66 D7F8F030 	 ldr r3,[r7,#240]
 1260 0b6a C7F8A030 	 str r3,[r7,#160]
 1261 0b6e D7F8F430 	 ldr r3,[r7,#244]
 1262 0b72 83F00043 	 eor r3,r3,#-2147483648
 1263 0b76 C7F8A430 	 str r3,[r7,#164]
 1264 0b7a D7E92801 	 ldrd r0,[r7,#160]
 1265 0b7e FFF7FEFF 	 bl __aeabi_d2uiz
 1266 0b82 0346     	 mov r3,r0
 1267 0b84 DBB2     	 uxtb r3,r3
 315:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1268              	 .loc 1 315 0 discriminator 1
 1269 0b86 5B42     	 negs r3,r3
 1270 0b88 DBB2     	 uxtb r3,r3
 1271 0b8a 05E0     	 b .L79
 1272              	.L264:
 315:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1273              	 .loc 1 315 0 is_stmt 0 discriminator 2
 1274 0b8c D7E93C01 	 ldrd r0,[r7,#240]
 1275 0b90 FFF7FEFF 	 bl __aeabi_d2uiz
 1276 0b94 0346     	 mov r3,r0
 1277 0b96 DBB2     	 uxtb r3,r3
 1278              	.L79:
 315:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1279              	 .loc 1 315 0 discriminator 4
 1280 0b98 734A     	 ldr r2,.L297
 1281 0b9a 82F89636 	 strb r3,[r2,#1686]
 317:../Simulink/Subsystem_OutputData.c **** 
 318:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S74>/Data Type Conversion10' */
 319:../Simulink/Subsystem_OutputData.c **** 
 320:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S65>/Data Store Write' */
 321:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_ABS_switchstate = VCU_B.DataTypeConversion10_o3;
 1282              	 .loc 1 321 0 is_stmt 1 discriminator 4
 1283 0b9e 724B     	 ldr r3,.L297
 1284 0ba0 93F89636 	 ldrb r3,[r3,#1686]
 1285 0ba4 714A     	 ldr r2,.L297+4
 1286 0ba6 82F80631 	 strb r3,[r2,#262]
 322:../Simulink/Subsystem_OutputData.c **** 
 323:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S75>/Add1' */
 324:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_c = VCU_B.Add1_m;
 1287              	 .loc 1 324 0 discriminator 4
 1288 0baa 6F4B     	 ldr r3,.L297
 1289 0bac 03F58363 	 add r3,r3,#1048
 1290 0bb0 D3E90023 	 ldrd r2,[r3]
 1291 0bb4 6C49     	 ldr r1,.L297
 1292 0bb6 C1E9CC23 	 strd r2,[r1,#816]
 325:../Simulink/Subsystem_OutputData.c **** 
 326:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S75>/Data Type Conversion10' */
 327:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_c);
 1293              	 .loc 1 327 0 discriminator 4
 1294 0bba 6B4B     	 ldr r3,.L297
 1295 0bbc D3E9CC23 	 ldrd r2,[r3,#816]
 1296 0bc0 1046     	 mov r0,r2
 1297 0bc2 1946     	 mov r1,r3
 1298 0bc4 FFF7FEFF 	 bl floor
 1299 0bc8 C7E93C01 	 strd r0,[r7,#240]
 328:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1300              	 .loc 1 328 0 discriminator 4
 1301 0bcc D7E93C01 	 ldrd r0,[r7,#240]
 1302 0bd0 FFF7FEFF 	 bl rtIsNaN
 1303 0bd4 0346     	 mov r3,r0
 1304 0bd6 002B     	 cmp r3,#0
 1305 0bd8 06D1     	 bne .L80
 1306              	 .loc 1 328 0 is_stmt 0 discriminator 1
 1307 0bda D7E93C01 	 ldrd r0,[r7,#240]
 1308 0bde FFF7FEFF 	 bl rtIsInf
 1309 0be2 0346     	 mov r3,r0
 1310 0be4 002B     	 cmp r3,#0
 1311 0be6 06D0     	 beq .L81
 1312              	.L80:
 329:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1313              	 .loc 1 329 0 is_stmt 1
 1314 0be8 4FF00002 	 mov r2,#0
 1315 0bec 4FF00003 	 mov r3,#0
 1316 0bf0 C7E93C23 	 strd r2,[r7,#240]
 1317 0bf4 08E0     	 b .L82
 1318              	.L81:
 330:../Simulink/Subsystem_OutputData.c ****   } else {
 331:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 1319              	 .loc 1 331 0
 1320 0bf6 D7E93C01 	 ldrd r0,[r7,#240]
 1321 0bfa 4FF00002 	 mov r2,#0
 1322 0bfe 5D4B     	 ldr r3,.L297+12
 1323 0c00 FFF7FEFF 	 bl fmod
 1324 0c04 C7E93C01 	 strd r0,[r7,#240]
 1325              	.L82:
 332:../Simulink/Subsystem_OutputData.c ****   }
 333:../Simulink/Subsystem_OutputData.c **** 
 334:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_h = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)
 1326              	 .loc 1 334 0
 1327 0c08 D7E93C01 	 ldrd r0,[r7,#240]
 1328 0c0c 4FF00002 	 mov r2,#0
 1329 0c10 4FF00003 	 mov r3,#0
 1330 0c14 FFF7FEFF 	 bl __aeabi_dcmplt
 1331 0c18 0346     	 mov r3,r0
 1332 0c1a 002B     	 cmp r3,#0
 1333 0c1c 12D0     	 beq .L265
 335:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1334              	 .loc 1 335 0 discriminator 1
 1335 0c1e D7F8F030 	 ldr r3,[r7,#240]
 1336 0c22 C7F89830 	 str r3,[r7,#152]
 1337 0c26 D7F8F430 	 ldr r3,[r7,#244]
 1338 0c2a 83F00043 	 eor r3,r3,#-2147483648
 1339 0c2e C7F89C30 	 str r3,[r7,#156]
 1340 0c32 D7E92601 	 ldrd r0,[r7,#152]
 1341 0c36 FFF7FEFF 	 bl __aeabi_d2uiz
 1342 0c3a 0346     	 mov r3,r0
 1343 0c3c 9BB2     	 uxth r3,r3
 334:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1344              	 .loc 1 334 0 discriminator 1
 1345 0c3e 5B42     	 negs r3,r3
 1346 0c40 9BB2     	 uxth r3,r3
 1347 0c42 05E0     	 b .L85
 1348              	.L265:
 334:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1349              	 .loc 1 334 0 is_stmt 0 discriminator 2
 1350 0c44 D7E93C01 	 ldrd r0,[r7,#240]
 1351 0c48 FFF7FEFF 	 bl __aeabi_d2uiz
 1352 0c4c 0346     	 mov r3,r0
 1353 0c4e 9BB2     	 uxth r3,r3
 1354              	.L85:
 334:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1355              	 .loc 1 334 0 discriminator 4
 1356 0c50 454A     	 ldr r2,.L297
 1357 0c52 A2F84836 	 strh r3,[r2,#1608]
 336:../Simulink/Subsystem_OutputData.c **** 
 337:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S75>/Data Type Conversion10' */
 338:../Simulink/Subsystem_OutputData.c **** 
 339:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S65>/Data Store Write1' */
 340:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_p_brake_F = VCU_B.DataTypeConversion10_h;
 1358              	 .loc 1 340 0 is_stmt 1 discriminator 4
 1359 0c56 444B     	 ldr r3,.L297
 1360 0c58 B3F84836 	 ldrh r3,[r3,#1608]
 1361 0c5c 434A     	 ldr r2,.L297+4
 1362 0c5e A2F8A830 	 strh r3,[r2,#168]
 341:../Simulink/Subsystem_OutputData.c **** 
 342:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S76>/Add1' */
 343:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_js = VCU_B.ABS_BL_switch;
 1363              	 .loc 1 343 0 discriminator 4
 1364 0c62 414B     	 ldr r3,.L297
 1365 0c64 03F58463 	 add r3,r3,#1056
 1366 0c68 D3E90023 	 ldrd r2,[r3]
 1367 0c6c 3E49     	 ldr r1,.L297
 1368 0c6e C1E9CE23 	 strd r2,[r1,#824]
 344:../Simulink/Subsystem_OutputData.c **** 
 345:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S76>/Data Type Conversion10' */
 346:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_js);
 1369              	 .loc 1 346 0 discriminator 4
 1370 0c72 3D4B     	 ldr r3,.L297
 1371 0c74 D3E9CE23 	 ldrd r2,[r3,#824]
 1372 0c78 1046     	 mov r0,r2
 1373 0c7a 1946     	 mov r1,r3
 1374 0c7c FFF7FEFF 	 bl floor
 1375 0c80 C7E93C01 	 strd r0,[r7,#240]
 347:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1376              	 .loc 1 347 0 discriminator 4
 1377 0c84 D7E93C01 	 ldrd r0,[r7,#240]
 1378 0c88 FFF7FEFF 	 bl rtIsNaN
 1379 0c8c 0346     	 mov r3,r0
 1380 0c8e 002B     	 cmp r3,#0
 1381 0c90 06D1     	 bne .L86
 1382              	 .loc 1 347 0 is_stmt 0 discriminator 1
 1383 0c92 D7E93C01 	 ldrd r0,[r7,#240]
 1384 0c96 FFF7FEFF 	 bl rtIsInf
 1385 0c9a 0346     	 mov r3,r0
 1386 0c9c 002B     	 cmp r3,#0
 1387 0c9e 06D0     	 beq .L87
 1388              	.L86:
 348:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1389              	 .loc 1 348 0 is_stmt 1
 1390 0ca0 4FF00002 	 mov r2,#0
 1391 0ca4 4FF00003 	 mov r3,#0
 1392 0ca8 C7E93C23 	 strd r2,[r7,#240]
 1393 0cac 08E0     	 b .L88
 1394              	.L87:
 349:../Simulink/Subsystem_OutputData.c ****   } else {
 350:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 1395              	 .loc 1 350 0
 1396 0cae D7E93C01 	 ldrd r0,[r7,#240]
 1397 0cb2 4FF00002 	 mov r2,#0
 1398 0cb6 2E4B     	 ldr r3,.L297+8
 1399 0cb8 FFF7FEFF 	 bl fmod
 1400 0cbc C7E93C01 	 strd r0,[r7,#240]
 1401              	.L88:
 351:../Simulink/Subsystem_OutputData.c ****   }
 352:../Simulink/Subsystem_OutputData.c **** 
 353:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_ok = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 1402              	 .loc 1 353 0
 1403 0cc0 D7E93C01 	 ldrd r0,[r7,#240]
 1404 0cc4 4FF00002 	 mov r2,#0
 1405 0cc8 4FF00003 	 mov r3,#0
 1406 0ccc FFF7FEFF 	 bl __aeabi_dcmplt
 1407 0cd0 0346     	 mov r3,r0
 1408 0cd2 002B     	 cmp r3,#0
 1409 0cd4 12D0     	 beq .L266
 354:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1410              	 .loc 1 354 0 discriminator 1
 1411 0cd6 D7F8F030 	 ldr r3,[r7,#240]
 1412 0cda C7F89030 	 str r3,[r7,#144]
 1413 0cde D7F8F430 	 ldr r3,[r7,#244]
 1414 0ce2 83F00043 	 eor r3,r3,#-2147483648
 1415 0ce6 C7F89430 	 str r3,[r7,#148]
 1416 0cea D7E92401 	 ldrd r0,[r7,#144]
 1417 0cee FFF7FEFF 	 bl __aeabi_d2uiz
 1418 0cf2 0346     	 mov r3,r0
 1419 0cf4 DBB2     	 uxtb r3,r3
 353:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1420              	 .loc 1 353 0 discriminator 1
 1421 0cf6 5B42     	 negs r3,r3
 1422 0cf8 DBB2     	 uxtb r3,r3
 1423 0cfa 05E0     	 b .L91
 1424              	.L266:
 353:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1425              	 .loc 1 353 0 is_stmt 0 discriminator 2
 1426 0cfc D7E93C01 	 ldrd r0,[r7,#240]
 1427 0d00 FFF7FEFF 	 bl __aeabi_d2uiz
 1428 0d04 0346     	 mov r3,r0
 1429 0d06 DBB2     	 uxtb r3,r3
 1430              	.L91:
 353:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1431              	 .loc 1 353 0 discriminator 4
 1432 0d08 174A     	 ldr r2,.L297
 1433 0d0a 82F89736 	 strb r3,[r2,#1687]
 355:../Simulink/Subsystem_OutputData.c **** 
 356:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S76>/Data Type Conversion10' */
 357:../Simulink/Subsystem_OutputData.c **** 
 358:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S65>/Data Store Write2' */
 359:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_ABS_BL_switch = VCU_B.DataTypeConversion10_ok;
 1434              	 .loc 1 359 0 is_stmt 1 discriminator 4
 1435 0d0e 164B     	 ldr r3,.L297
 1436 0d10 93F89736 	 ldrb r3,[r3,#1687]
 1437 0d14 154A     	 ldr r2,.L297+4
 1438 0d16 82F80731 	 strb r3,[r2,#263]
 360:../Simulink/Subsystem_OutputData.c **** 
 361:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S77>/Add1' */
 362:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_ak = VCU_B.ABS_active;
 1439              	 .loc 1 362 0 discriminator 4
 1440 0d1a 134B     	 ldr r3,.L297
 1441 0d1c 03F58763 	 add r3,r3,#1080
 1442 0d20 D3E90023 	 ldrd r2,[r3]
 1443 0d24 1049     	 ldr r1,.L297
 1444 0d26 C1E9D023 	 strd r2,[r1,#832]
 363:../Simulink/Subsystem_OutputData.c **** 
 364:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S77>/Data Type Conversion10' */
 365:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_ak);
 1445              	 .loc 1 365 0 discriminator 4
 1446 0d2a 0F4B     	 ldr r3,.L297
 1447 0d2c D3E9D023 	 ldrd r2,[r3,#832]
 1448 0d30 1046     	 mov r0,r2
 1449 0d32 1946     	 mov r1,r3
 1450 0d34 FFF7FEFF 	 bl floor
 1451 0d38 C7E93C01 	 strd r0,[r7,#240]
 366:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1452              	 .loc 1 366 0 discriminator 4
 1453 0d3c D7E93C01 	 ldrd r0,[r7,#240]
 1454 0d40 FFF7FEFF 	 bl rtIsNaN
 1455 0d44 0346     	 mov r3,r0
 1456 0d46 002B     	 cmp r3,#0
 1457 0d48 06D1     	 bne .L92
 1458              	 .loc 1 366 0 is_stmt 0 discriminator 1
 1459 0d4a D7E93C01 	 ldrd r0,[r7,#240]
 1460 0d4e FFF7FEFF 	 bl rtIsInf
 1461 0d52 0346     	 mov r3,r0
 1462 0d54 002B     	 cmp r3,#0
 1463 0d56 0FD0     	 beq .L93
 1464              	.L92:
 367:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1465              	 .loc 1 367 0 is_stmt 1
 1466 0d58 4FF00002 	 mov r2,#0
 1467 0d5c 4FF00003 	 mov r3,#0
 1468 0d60 C7E93C23 	 strd r2,[r7,#240]
 1469 0d64 11E0     	 b .L94
 1470              	.L298:
 1471 0d66 00BF     	 .align 2
 1472              	.L297:
 1473 0d68 00000000 	 .word VCU_B
 1474 0d6c 00000000 	 .word VCU_DW
 1475 0d70 00007040 	 .word 1081081856
 1476 0d74 0000F040 	 .word 1089470464
 1477              	.L93:
 368:../Simulink/Subsystem_OutputData.c ****   } else {
 369:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 1478              	 .loc 1 369 0
 1479 0d78 D7E93C01 	 ldrd r0,[r7,#240]
 1480 0d7c 4FF00002 	 mov r2,#0
 1481 0d80 A14B     	 ldr r3,.L299
 1482 0d82 FFF7FEFF 	 bl fmod
 1483 0d86 C7E93C01 	 strd r0,[r7,#240]
 1484              	.L94:
 370:../Simulink/Subsystem_OutputData.c ****   }
 371:../Simulink/Subsystem_OutputData.c **** 
 372:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_ah = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 1485              	 .loc 1 372 0
 1486 0d8a D7E93C01 	 ldrd r0,[r7,#240]
 1487 0d8e 4FF00002 	 mov r2,#0
 1488 0d92 4FF00003 	 mov r3,#0
 1489 0d96 FFF7FEFF 	 bl __aeabi_dcmplt
 1490 0d9a 0346     	 mov r3,r0
 1491 0d9c 002B     	 cmp r3,#0
 1492 0d9e 12D0     	 beq .L267
 373:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1493              	 .loc 1 373 0 discriminator 1
 1494 0da0 D7F8F030 	 ldr r3,[r7,#240]
 1495 0da4 C7F88830 	 str r3,[r7,#136]
 1496 0da8 D7F8F430 	 ldr r3,[r7,#244]
 1497 0dac 83F00043 	 eor r3,r3,#-2147483648
 1498 0db0 C7F88C30 	 str r3,[r7,#140]
 1499 0db4 D7E92201 	 ldrd r0,[r7,#136]
 1500 0db8 FFF7FEFF 	 bl __aeabi_d2uiz
 1501 0dbc 0346     	 mov r3,r0
 1502 0dbe DBB2     	 uxtb r3,r3
 372:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1503              	 .loc 1 372 0 discriminator 1
 1504 0dc0 5B42     	 negs r3,r3
 1505 0dc2 DBB2     	 uxtb r3,r3
 1506 0dc4 05E0     	 b .L97
 1507              	.L267:
 372:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1508              	 .loc 1 372 0 is_stmt 0 discriminator 2
 1509 0dc6 D7E93C01 	 ldrd r0,[r7,#240]
 1510 0dca FFF7FEFF 	 bl __aeabi_d2uiz
 1511 0dce 0346     	 mov r3,r0
 1512 0dd0 DBB2     	 uxtb r3,r3
 1513              	.L97:
 372:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1514              	 .loc 1 372 0 discriminator 4
 1515 0dd2 8E4A     	 ldr r2,.L299+4
 1516 0dd4 82F89836 	 strb r3,[r2,#1688]
 374:../Simulink/Subsystem_OutputData.c **** 
 375:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S77>/Data Type Conversion10' */
 376:../Simulink/Subsystem_OutputData.c **** 
 377:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S65>/Data Store Write3' */
 378:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_ABS_active = VCU_B.DataTypeConversion10_ah;
 1517              	 .loc 1 378 0 is_stmt 1 discriminator 4
 1518 0dd8 8C4B     	 ldr r3,.L299+4
 1519 0dda 93F89836 	 ldrb r3,[r3,#1688]
 1520 0dde 8C4A     	 ldr r2,.L299+8
 1521 0de0 82F80831 	 strb r3,[r2,#264]
 379:../Simulink/Subsystem_OutputData.c **** 
 380:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S78>/Add1' */
 381:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_n4 = VCU_B.ABS_EBD_Lamp;
 1522              	 .loc 1 381 0 discriminator 4
 1523 0de4 894B     	 ldr r3,.L299+4
 1524 0de6 03F58663 	 add r3,r3,#1072
 1525 0dea D3E90023 	 ldrd r2,[r3]
 1526 0dee 8749     	 ldr r1,.L299+4
 1527 0df0 C1E9D223 	 strd r2,[r1,#840]
 382:../Simulink/Subsystem_OutputData.c **** 
 383:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S78>/Data Type Conversion10' */
 384:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_n4);
 1528              	 .loc 1 384 0 discriminator 4
 1529 0df4 854B     	 ldr r3,.L299+4
 1530 0df6 D3E9D223 	 ldrd r2,[r3,#840]
 1531 0dfa 1046     	 mov r0,r2
 1532 0dfc 1946     	 mov r1,r3
 1533 0dfe FFF7FEFF 	 bl floor
 1534 0e02 C7E93C01 	 strd r0,[r7,#240]
 385:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1535              	 .loc 1 385 0 discriminator 4
 1536 0e06 D7E93C01 	 ldrd r0,[r7,#240]
 1537 0e0a FFF7FEFF 	 bl rtIsNaN
 1538 0e0e 0346     	 mov r3,r0
 1539 0e10 002B     	 cmp r3,#0
 1540 0e12 06D1     	 bne .L98
 1541              	 .loc 1 385 0 is_stmt 0 discriminator 1
 1542 0e14 D7E93C01 	 ldrd r0,[r7,#240]
 1543 0e18 FFF7FEFF 	 bl rtIsInf
 1544 0e1c 0346     	 mov r3,r0
 1545 0e1e 002B     	 cmp r3,#0
 1546 0e20 06D0     	 beq .L99
 1547              	.L98:
 386:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1548              	 .loc 1 386 0 is_stmt 1
 1549 0e22 4FF00002 	 mov r2,#0
 1550 0e26 4FF00003 	 mov r3,#0
 1551 0e2a C7E93C23 	 strd r2,[r7,#240]
 1552 0e2e 08E0     	 b .L100
 1553              	.L99:
 387:../Simulink/Subsystem_OutputData.c ****   } else {
 388:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 1554              	 .loc 1 388 0
 1555 0e30 D7E93C01 	 ldrd r0,[r7,#240]
 1556 0e34 4FF00002 	 mov r2,#0
 1557 0e38 734B     	 ldr r3,.L299
 1558 0e3a FFF7FEFF 	 bl fmod
 1559 0e3e C7E93C01 	 strd r0,[r7,#240]
 1560              	.L100:
 389:../Simulink/Subsystem_OutputData.c ****   }
 390:../Simulink/Subsystem_OutputData.c **** 
 391:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_d = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 1561              	 .loc 1 391 0
 1562 0e42 D7E93C01 	 ldrd r0,[r7,#240]
 1563 0e46 4FF00002 	 mov r2,#0
 1564 0e4a 4FF00003 	 mov r3,#0
 1565 0e4e FFF7FEFF 	 bl __aeabi_dcmplt
 1566 0e52 0346     	 mov r3,r0
 1567 0e54 002B     	 cmp r3,#0
 1568 0e56 12D0     	 beq .L268
 392:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1569              	 .loc 1 392 0 discriminator 1
 1570 0e58 D7F8F030 	 ldr r3,[r7,#240]
 1571 0e5c C7F88030 	 str r3,[r7,#128]
 1572 0e60 D7F8F430 	 ldr r3,[r7,#244]
 1573 0e64 83F00043 	 eor r3,r3,#-2147483648
 1574 0e68 C7F88430 	 str r3,[r7,#132]
 1575 0e6c D7E92001 	 ldrd r0,[r7,#128]
 1576 0e70 FFF7FEFF 	 bl __aeabi_d2uiz
 1577 0e74 0346     	 mov r3,r0
 1578 0e76 DBB2     	 uxtb r3,r3
 391:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1579              	 .loc 1 391 0 discriminator 1
 1580 0e78 5B42     	 negs r3,r3
 1581 0e7a DBB2     	 uxtb r3,r3
 1582 0e7c 05E0     	 b .L103
 1583              	.L268:
 391:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1584              	 .loc 1 391 0 is_stmt 0 discriminator 2
 1585 0e7e D7E93C01 	 ldrd r0,[r7,#240]
 1586 0e82 FFF7FEFF 	 bl __aeabi_d2uiz
 1587 0e86 0346     	 mov r3,r0
 1588 0e88 DBB2     	 uxtb r3,r3
 1589              	.L103:
 391:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1590              	 .loc 1 391 0 discriminator 4
 1591 0e8a 604A     	 ldr r2,.L299+4
 1592 0e8c 82F89936 	 strb r3,[r2,#1689]
 393:../Simulink/Subsystem_OutputData.c **** 
 394:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S78>/Data Type Conversion10' */
 395:../Simulink/Subsystem_OutputData.c **** 
 396:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S65>/Data Store Write4' */
 397:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_ABS_EBD_Lamp = VCU_B.DataTypeConversion10_d;
 1593              	 .loc 1 397 0 is_stmt 1 discriminator 4
 1594 0e90 5E4B     	 ldr r3,.L299+4
 1595 0e92 93F89936 	 ldrb r3,[r3,#1689]
 1596 0e96 5E4A     	 ldr r2,.L299+8
 1597 0e98 82F80931 	 strb r3,[r2,#265]
 398:../Simulink/Subsystem_OutputData.c **** 
 399:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S79>/Add1' */
 400:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_h = VCU_B.ABS_Lamp;
 1598              	 .loc 1 400 0 discriminator 4
 1599 0e9c 5B4B     	 ldr r3,.L299+4
 1600 0e9e 03F58863 	 add r3,r3,#1088
 1601 0ea2 D3E90023 	 ldrd r2,[r3]
 1602 0ea6 5949     	 ldr r1,.L299+4
 1603 0ea8 C1E9D423 	 strd r2,[r1,#848]
 401:../Simulink/Subsystem_OutputData.c **** 
 402:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S79>/Data Type Conversion10' */
 403:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_h);
 1604              	 .loc 1 403 0 discriminator 4
 1605 0eac 574B     	 ldr r3,.L299+4
 1606 0eae D3E9D423 	 ldrd r2,[r3,#848]
 1607 0eb2 1046     	 mov r0,r2
 1608 0eb4 1946     	 mov r1,r3
 1609 0eb6 FFF7FEFF 	 bl floor
 1610 0eba C7E93C01 	 strd r0,[r7,#240]
 404:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1611              	 .loc 1 404 0 discriminator 4
 1612 0ebe D7E93C01 	 ldrd r0,[r7,#240]
 1613 0ec2 FFF7FEFF 	 bl rtIsNaN
 1614 0ec6 0346     	 mov r3,r0
 1615 0ec8 002B     	 cmp r3,#0
 1616 0eca 06D1     	 bne .L104
 1617              	 .loc 1 404 0 is_stmt 0 discriminator 1
 1618 0ecc D7E93C01 	 ldrd r0,[r7,#240]
 1619 0ed0 FFF7FEFF 	 bl rtIsInf
 1620 0ed4 0346     	 mov r3,r0
 1621 0ed6 002B     	 cmp r3,#0
 1622 0ed8 06D0     	 beq .L105
 1623              	.L104:
 405:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1624              	 .loc 1 405 0 is_stmt 1
 1625 0eda 4FF00002 	 mov r2,#0
 1626 0ede 4FF00003 	 mov r3,#0
 1627 0ee2 C7E93C23 	 strd r2,[r7,#240]
 1628 0ee6 08E0     	 b .L106
 1629              	.L105:
 406:../Simulink/Subsystem_OutputData.c ****   } else {
 407:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 1630              	 .loc 1 407 0
 1631 0ee8 D7E93C01 	 ldrd r0,[r7,#240]
 1632 0eec 4FF00002 	 mov r2,#0
 1633 0ef0 454B     	 ldr r3,.L299
 1634 0ef2 FFF7FEFF 	 bl fmod
 1635 0ef6 C7E93C01 	 strd r0,[r7,#240]
 1636              	.L106:
 408:../Simulink/Subsystem_OutputData.c ****   }
 409:../Simulink/Subsystem_OutputData.c **** 
 410:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_bd = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 1637              	 .loc 1 410 0
 1638 0efa D7E93C01 	 ldrd r0,[r7,#240]
 1639 0efe 4FF00002 	 mov r2,#0
 1640 0f02 4FF00003 	 mov r3,#0
 1641 0f06 FFF7FEFF 	 bl __aeabi_dcmplt
 1642 0f0a 0346     	 mov r3,r0
 1643 0f0c 002B     	 cmp r3,#0
 1644 0f0e 10D0     	 beq .L269
 411:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1645              	 .loc 1 411 0 discriminator 1
 1646 0f10 D7F8F030 	 ldr r3,[r7,#240]
 1647 0f14 BB67     	 str r3,[r7,#120]
 1648 0f16 D7F8F430 	 ldr r3,[r7,#244]
 1649 0f1a 83F00043 	 eor r3,r3,#-2147483648
 1650 0f1e FB67     	 str r3,[r7,#124]
 1651 0f20 D7E91E01 	 ldrd r0,[r7,#120]
 1652 0f24 FFF7FEFF 	 bl __aeabi_d2uiz
 1653 0f28 0346     	 mov r3,r0
 1654 0f2a DBB2     	 uxtb r3,r3
 410:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1655              	 .loc 1 410 0 discriminator 1
 1656 0f2c 5B42     	 negs r3,r3
 1657 0f2e DBB2     	 uxtb r3,r3
 1658 0f30 05E0     	 b .L109
 1659              	.L269:
 410:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1660              	 .loc 1 410 0 is_stmt 0 discriminator 2
 1661 0f32 D7E93C01 	 ldrd r0,[r7,#240]
 1662 0f36 FFF7FEFF 	 bl __aeabi_d2uiz
 1663 0f3a 0346     	 mov r3,r0
 1664 0f3c DBB2     	 uxtb r3,r3
 1665              	.L109:
 410:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1666              	 .loc 1 410 0 discriminator 4
 1667 0f3e 334A     	 ldr r2,.L299+4
 1668 0f40 82F89A36 	 strb r3,[r2,#1690]
 412:../Simulink/Subsystem_OutputData.c **** 
 413:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S79>/Data Type Conversion10' */
 414:../Simulink/Subsystem_OutputData.c **** 
 415:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S65>/Data Store Write5' */
 416:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_ABS_Lamp = VCU_B.DataTypeConversion10_bd;
 1669              	 .loc 1 416 0 is_stmt 1 discriminator 4
 1670 0f44 314B     	 ldr r3,.L299+4
 1671 0f46 93F89A36 	 ldrb r3,[r3,#1690]
 1672 0f4a 314A     	 ldr r2,.L299+8
 1673 0f4c 82F80A31 	 strb r3,[r2,#266]
 417:../Simulink/Subsystem_OutputData.c **** 
 418:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S88>/Factor' */
 419:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_a = 10.0 * VCU_B.Saturation1_e;
 1674              	 .loc 1 419 0 discriminator 4
 1675 0f50 2E4B     	 ldr r3,.L299+4
 1676 0f52 03F5B763 	 add r3,r3,#1464
 1677 0f56 D3E90023 	 ldrd r2,[r3]
 1678 0f5a 1046     	 mov r0,r2
 1679 0f5c 1946     	 mov r1,r3
 1680 0f5e 4FF00002 	 mov r2,#0
 1681 0f62 2C4B     	 ldr r3,.L299+12
 1682 0f64 FFF7FEFF 	 bl __aeabi_dmul
 1683 0f68 0246     	 mov r2,r0
 1684 0f6a 0B46     	 mov r3,r1
 1685 0f6c 1046     	 mov r0,r2
 1686 0f6e 1946     	 mov r1,r3
 1687 0f70 264B     	 ldr r3,.L299+4
 1688 0f72 C3E9D601 	 strd r0,[r3,#856]
 420:../Simulink/Subsystem_OutputData.c **** 
 421:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S88>/Add1' */
 422:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_lh = VCU_B.Factor_a;
 1689              	 .loc 1 422 0 discriminator 4
 1690 0f76 254B     	 ldr r3,.L299+4
 1691 0f78 D3E9D623 	 ldrd r2,[r3,#856]
 1692 0f7c 2349     	 ldr r1,.L299+4
 1693 0f7e C1E9D823 	 strd r2,[r1,#864]
 423:../Simulink/Subsystem_OutputData.c **** 
 424:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S88>/Data Type Conversion10' */
 425:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_lh);
 1694              	 .loc 1 425 0 discriminator 4
 1695 0f82 224B     	 ldr r3,.L299+4
 1696 0f84 D3E9D823 	 ldrd r2,[r3,#864]
 1697 0f88 1046     	 mov r0,r2
 1698 0f8a 1946     	 mov r1,r3
 1699 0f8c FFF7FEFF 	 bl floor
 1700 0f90 C7E93C01 	 strd r0,[r7,#240]
 426:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1701              	 .loc 1 426 0 discriminator 4
 1702 0f94 D7E93C01 	 ldrd r0,[r7,#240]
 1703 0f98 FFF7FEFF 	 bl rtIsNaN
 1704 0f9c 0346     	 mov r3,r0
 1705 0f9e 002B     	 cmp r3,#0
 1706 0fa0 06D1     	 bne .L110
 1707              	 .loc 1 426 0 is_stmt 0 discriminator 1
 1708 0fa2 D7E93C01 	 ldrd r0,[r7,#240]
 1709 0fa6 FFF7FEFF 	 bl rtIsInf
 1710 0faa 0346     	 mov r3,r0
 1711 0fac 002B     	 cmp r3,#0
 1712 0fae 06D0     	 beq .L111
 1713              	.L110:
 427:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1714              	 .loc 1 427 0 is_stmt 1
 1715 0fb0 4FF00002 	 mov r2,#0
 1716 0fb4 4FF00003 	 mov r3,#0
 1717 0fb8 C7E93C23 	 strd r2,[r7,#240]
 1718 0fbc 08E0     	 b .L112
 1719              	.L111:
 428:../Simulink/Subsystem_OutputData.c ****   } else {
 429:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 1720              	 .loc 1 429 0
 1721 0fbe D7E93C01 	 ldrd r0,[r7,#240]
 1722 0fc2 4FF00002 	 mov r2,#0
 1723 0fc6 144B     	 ldr r3,.L299+16
 1724 0fc8 FFF7FEFF 	 bl fmod
 1725 0fcc C7E93C01 	 strd r0,[r7,#240]
 1726              	.L112:
 430:../Simulink/Subsystem_OutputData.c ****   }
 431:../Simulink/Subsystem_OutputData.c **** 
 432:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_m = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)
 1727              	 .loc 1 432 0
 1728 0fd0 D7E93C01 	 ldrd r0,[r7,#240]
 1729 0fd4 4FF00002 	 mov r2,#0
 1730 0fd8 4FF00003 	 mov r3,#0
 1731 0fdc FFF7FEFF 	 bl __aeabi_dcmplt
 1732 0fe0 0346     	 mov r3,r0
 1733 0fe2 002B     	 cmp r3,#0
 1734 0fe4 1AD0     	 beq .L270
 433:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1735              	 .loc 1 433 0 discriminator 1
 1736 0fe6 D7F8F030 	 ldr r3,[r7,#240]
 1737 0fea 3B67     	 str r3,[r7,#112]
 1738 0fec D7F8F430 	 ldr r3,[r7,#244]
 1739 0ff0 83F00043 	 eor r3,r3,#-2147483648
 1740 0ff4 7B67     	 str r3,[r7,#116]
 1741 0ff6 D7E91C01 	 ldrd r0,[r7,#112]
 1742 0ffa FFF7FEFF 	 bl __aeabi_d2uiz
 1743 0ffe 0346     	 mov r3,r0
 1744 1000 9BB2     	 uxth r3,r3
 432:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1745              	 .loc 1 432 0 discriminator 1
 1746 1002 5B42     	 negs r3,r3
 1747 1004 9BB2     	 uxth r3,r3
 1748 1006 0FE0     	 b .L115
 1749              	.L300:
 1750              	 .align 2
 1751              	.L299:
 1752 1008 00007040 	 .word 1081081856
 1753 100c 00000000 	 .word VCU_B
 1754 1010 00000000 	 .word VCU_DW
 1755 1014 00002440 	 .word 1076101120
 1756 1018 0000F040 	 .word 1089470464
 1757              	.L270:
 432:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1758              	 .loc 1 432 0 is_stmt 0 discriminator 2
 1759 101c D7E93C01 	 ldrd r0,[r7,#240]
 1760 1020 FFF7FEFF 	 bl __aeabi_d2uiz
 1761 1024 0346     	 mov r3,r0
 1762 1026 9BB2     	 uxth r3,r3
 1763              	.L115:
 432:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1764              	 .loc 1 432 0 discriminator 4
 1765 1028 9D4A     	 ldr r2,.L301
 1766 102a A2F84A36 	 strh r3,[r2,#1610]
 434:../Simulink/Subsystem_OutputData.c **** 
 435:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S88>/Data Type Conversion10' */
 436:../Simulink/Subsystem_OutputData.c **** 
 437:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S67>/Data Store Write' */
 438:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_f_FL = VCU_B.DataTypeConversion10_m;
 1767              	 .loc 1 438 0 is_stmt 1 discriminator 4
 1768 102e 9C4B     	 ldr r3,.L301
 1769 1030 B3F84A36 	 ldrh r3,[r3,#1610]
 1770 1034 9B4A     	 ldr r2,.L301+4
 1771 1036 A2F8AA30 	 strh r3,[r2,#170]
 439:../Simulink/Subsystem_OutputData.c **** 
 440:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S89>/Factor' */
 441:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_i = 10.0 * VCU_B.Saturation1_n;
 1772              	 .loc 1 441 0 discriminator 4
 1773 103a 994B     	 ldr r3,.L301
 1774 103c 03F5BB63 	 add r3,r3,#1496
 1775 1040 D3E90023 	 ldrd r2,[r3]
 1776 1044 1046     	 mov r0,r2
 1777 1046 1946     	 mov r1,r3
 1778 1048 4FF00002 	 mov r2,#0
 1779 104c 964B     	 ldr r3,.L301+8
 1780 104e FFF7FEFF 	 bl __aeabi_dmul
 1781 1052 0246     	 mov r2,r0
 1782 1054 0B46     	 mov r3,r1
 1783 1056 1046     	 mov r0,r2
 1784 1058 1946     	 mov r1,r3
 1785 105a 914B     	 ldr r3,.L301
 1786 105c C3E9DA01 	 strd r0,[r3,#872]
 442:../Simulink/Subsystem_OutputData.c **** 
 443:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S89>/Add1' */
 444:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_bqm = VCU_B.Factor_i;
 1787              	 .loc 1 444 0 discriminator 4
 1788 1060 8F4B     	 ldr r3,.L301
 1789 1062 D3E9DA23 	 ldrd r2,[r3,#872]
 1790 1066 8E49     	 ldr r1,.L301
 1791 1068 C1E9DC23 	 strd r2,[r1,#880]
 445:../Simulink/Subsystem_OutputData.c **** 
 446:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S89>/Data Type Conversion10' */
 447:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_bqm);
 1792              	 .loc 1 447 0 discriminator 4
 1793 106c 8C4B     	 ldr r3,.L301
 1794 106e D3E9DC23 	 ldrd r2,[r3,#880]
 1795 1072 1046     	 mov r0,r2
 1796 1074 1946     	 mov r1,r3
 1797 1076 FFF7FEFF 	 bl floor
 1798 107a C7E93C01 	 strd r0,[r7,#240]
 448:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1799              	 .loc 1 448 0 discriminator 4
 1800 107e D7E93C01 	 ldrd r0,[r7,#240]
 1801 1082 FFF7FEFF 	 bl rtIsNaN
 1802 1086 0346     	 mov r3,r0
 1803 1088 002B     	 cmp r3,#0
 1804 108a 06D1     	 bne .L116
 1805              	 .loc 1 448 0 is_stmt 0 discriminator 1
 1806 108c D7E93C01 	 ldrd r0,[r7,#240]
 1807 1090 FFF7FEFF 	 bl rtIsInf
 1808 1094 0346     	 mov r3,r0
 1809 1096 002B     	 cmp r3,#0
 1810 1098 06D0     	 beq .L117
 1811              	.L116:
 449:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1812              	 .loc 1 449 0 is_stmt 1
 1813 109a 4FF00002 	 mov r2,#0
 1814 109e 4FF00003 	 mov r3,#0
 1815 10a2 C7E93C23 	 strd r2,[r7,#240]
 1816 10a6 08E0     	 b .L118
 1817              	.L117:
 450:../Simulink/Subsystem_OutputData.c ****   } else {
 451:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 1818              	 .loc 1 451 0
 1819 10a8 D7E93C01 	 ldrd r0,[r7,#240]
 1820 10ac 4FF00002 	 mov r2,#0
 1821 10b0 7E4B     	 ldr r3,.L301+12
 1822 10b2 FFF7FEFF 	 bl fmod
 1823 10b6 C7E93C01 	 strd r0,[r7,#240]
 1824              	.L118:
 452:../Simulink/Subsystem_OutputData.c ****   }
 453:../Simulink/Subsystem_OutputData.c **** 
 454:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_f = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)
 1825              	 .loc 1 454 0
 1826 10ba D7E93C01 	 ldrd r0,[r7,#240]
 1827 10be 4FF00002 	 mov r2,#0
 1828 10c2 4FF00003 	 mov r3,#0
 1829 10c6 FFF7FEFF 	 bl __aeabi_dcmplt
 1830 10ca 0346     	 mov r3,r0
 1831 10cc 002B     	 cmp r3,#0
 1832 10ce 10D0     	 beq .L271
 455:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1833              	 .loc 1 455 0 discriminator 1
 1834 10d0 D7F8F030 	 ldr r3,[r7,#240]
 1835 10d4 BB66     	 str r3,[r7,#104]
 1836 10d6 D7F8F430 	 ldr r3,[r7,#244]
 1837 10da 83F00043 	 eor r3,r3,#-2147483648
 1838 10de FB66     	 str r3,[r7,#108]
 1839 10e0 D7E91A01 	 ldrd r0,[r7,#104]
 1840 10e4 FFF7FEFF 	 bl __aeabi_d2uiz
 1841 10e8 0346     	 mov r3,r0
 1842 10ea 9BB2     	 uxth r3,r3
 454:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1843              	 .loc 1 454 0 discriminator 1
 1844 10ec 5B42     	 negs r3,r3
 1845 10ee 9BB2     	 uxth r3,r3
 1846 10f0 05E0     	 b .L121
 1847              	.L271:
 454:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1848              	 .loc 1 454 0 is_stmt 0 discriminator 2
 1849 10f2 D7E93C01 	 ldrd r0,[r7,#240]
 1850 10f6 FFF7FEFF 	 bl __aeabi_d2uiz
 1851 10fa 0346     	 mov r3,r0
 1852 10fc 9BB2     	 uxth r3,r3
 1853              	.L121:
 454:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1854              	 .loc 1 454 0 discriminator 4
 1855 10fe 684A     	 ldr r2,.L301
 1856 1100 A2F84C36 	 strh r3,[r2,#1612]
 456:../Simulink/Subsystem_OutputData.c **** 
 457:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S89>/Data Type Conversion10' */
 458:../Simulink/Subsystem_OutputData.c **** 
 459:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S67>/Data Store Write1' */
 460:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_f_FR = VCU_B.DataTypeConversion10_f;
 1857              	 .loc 1 460 0 is_stmt 1 discriminator 4
 1858 1104 664B     	 ldr r3,.L301
 1859 1106 B3F84C36 	 ldrh r3,[r3,#1612]
 1860 110a 664A     	 ldr r2,.L301+4
 1861 110c A2F8AC30 	 strh r3,[r2,#172]
 461:../Simulink/Subsystem_OutputData.c **** 
 462:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S90>/Factor' */
 463:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_jn = 10.0 * VCU_B.Saturation1_o;
 1862              	 .loc 1 463 0 discriminator 4
 1863 1110 634B     	 ldr r3,.L301
 1864 1112 03F5BF63 	 add r3,r3,#1528
 1865 1116 D3E90023 	 ldrd r2,[r3]
 1866 111a 1046     	 mov r0,r2
 1867 111c 1946     	 mov r1,r3
 1868 111e 4FF00002 	 mov r2,#0
 1869 1122 614B     	 ldr r3,.L301+8
 1870 1124 FFF7FEFF 	 bl __aeabi_dmul
 1871 1128 0246     	 mov r2,r0
 1872 112a 0B46     	 mov r3,r1
 1873 112c 1046     	 mov r0,r2
 1874 112e 1946     	 mov r1,r3
 1875 1130 5B4B     	 ldr r3,.L301
 1876 1132 C3E9DE01 	 strd r0,[r3,#888]
 464:../Simulink/Subsystem_OutputData.c **** 
 465:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S90>/Add1' */
 466:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_iv = VCU_B.Factor_jn;
 1877              	 .loc 1 466 0 discriminator 4
 1878 1136 5A4B     	 ldr r3,.L301
 1879 1138 D3E9DE23 	 ldrd r2,[r3,#888]
 1880 113c 5849     	 ldr r1,.L301
 1881 113e C1E9E023 	 strd r2,[r1,#896]
 467:../Simulink/Subsystem_OutputData.c **** 
 468:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S90>/Data Type Conversion10' */
 469:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_iv);
 1882              	 .loc 1 469 0 discriminator 4
 1883 1142 574B     	 ldr r3,.L301
 1884 1144 D3E9E023 	 ldrd r2,[r3,#896]
 1885 1148 1046     	 mov r0,r2
 1886 114a 1946     	 mov r1,r3
 1887 114c FFF7FEFF 	 bl floor
 1888 1150 C7E93C01 	 strd r0,[r7,#240]
 470:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1889              	 .loc 1 470 0 discriminator 4
 1890 1154 D7E93C01 	 ldrd r0,[r7,#240]
 1891 1158 FFF7FEFF 	 bl rtIsNaN
 1892 115c 0346     	 mov r3,r0
 1893 115e 002B     	 cmp r3,#0
 1894 1160 06D1     	 bne .L122
 1895              	 .loc 1 470 0 is_stmt 0 discriminator 1
 1896 1162 D7E93C01 	 ldrd r0,[r7,#240]
 1897 1166 FFF7FEFF 	 bl rtIsInf
 1898 116a 0346     	 mov r3,r0
 1899 116c 002B     	 cmp r3,#0
 1900 116e 06D0     	 beq .L123
 1901              	.L122:
 471:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1902              	 .loc 1 471 0 is_stmt 1
 1903 1170 4FF00002 	 mov r2,#0
 1904 1174 4FF00003 	 mov r3,#0
 1905 1178 C7E93C23 	 strd r2,[r7,#240]
 1906 117c 08E0     	 b .L124
 1907              	.L123:
 472:../Simulink/Subsystem_OutputData.c ****   } else {
 473:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 1908              	 .loc 1 473 0
 1909 117e D7E93C01 	 ldrd r0,[r7,#240]
 1910 1182 4FF00002 	 mov r2,#0
 1911 1186 494B     	 ldr r3,.L301+12
 1912 1188 FFF7FEFF 	 bl fmod
 1913 118c C7E93C01 	 strd r0,[r7,#240]
 1914              	.L124:
 474:../Simulink/Subsystem_OutputData.c ****   }
 475:../Simulink/Subsystem_OutputData.c **** 
 476:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_a = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)
 1915              	 .loc 1 476 0
 1916 1190 D7E93C01 	 ldrd r0,[r7,#240]
 1917 1194 4FF00002 	 mov r2,#0
 1918 1198 4FF00003 	 mov r3,#0
 1919 119c FFF7FEFF 	 bl __aeabi_dcmplt
 1920 11a0 0346     	 mov r3,r0
 1921 11a2 002B     	 cmp r3,#0
 1922 11a4 10D0     	 beq .L272
 477:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1923              	 .loc 1 477 0 discriminator 1
 1924 11a6 D7F8F030 	 ldr r3,[r7,#240]
 1925 11aa 3B66     	 str r3,[r7,#96]
 1926 11ac D7F8F430 	 ldr r3,[r7,#244]
 1927 11b0 83F00043 	 eor r3,r3,#-2147483648
 1928 11b4 7B66     	 str r3,[r7,#100]
 1929 11b6 D7E91801 	 ldrd r0,[r7,#96]
 1930 11ba FFF7FEFF 	 bl __aeabi_d2uiz
 1931 11be 0346     	 mov r3,r0
 1932 11c0 9BB2     	 uxth r3,r3
 476:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1933              	 .loc 1 476 0 discriminator 1
 1934 11c2 5B42     	 negs r3,r3
 1935 11c4 9BB2     	 uxth r3,r3
 1936 11c6 05E0     	 b .L127
 1937              	.L272:
 476:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1938              	 .loc 1 476 0 is_stmt 0 discriminator 2
 1939 11c8 D7E93C01 	 ldrd r0,[r7,#240]
 1940 11cc FFF7FEFF 	 bl __aeabi_d2uiz
 1941 11d0 0346     	 mov r3,r0
 1942 11d2 9BB2     	 uxth r3,r3
 1943              	.L127:
 476:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1944              	 .loc 1 476 0 discriminator 4
 1945 11d4 324A     	 ldr r2,.L301
 1946 11d6 A2F84E36 	 strh r3,[r2,#1614]
 478:../Simulink/Subsystem_OutputData.c **** 
 479:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S90>/Data Type Conversion10' */
 480:../Simulink/Subsystem_OutputData.c **** 
 481:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S67>/Data Store Write2' */
 482:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_f_RL = VCU_B.DataTypeConversion10_a;
 1947              	 .loc 1 482 0 is_stmt 1 discriminator 4
 1948 11da 314B     	 ldr r3,.L301
 1949 11dc B3F84E36 	 ldrh r3,[r3,#1614]
 1950 11e0 304A     	 ldr r2,.L301+4
 1951 11e2 A2F8AE30 	 strh r3,[r2,#174]
 483:../Simulink/Subsystem_OutputData.c **** 
 484:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S91>/Factor' */
 485:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_h0 = 10.0 * VCU_B.Saturation1_h;
 1952              	 .loc 1 485 0 discriminator 4
 1953 11e6 2E4B     	 ldr r3,.L301
 1954 11e8 03F5C363 	 add r3,r3,#1560
 1955 11ec D3E90023 	 ldrd r2,[r3]
 1956 11f0 1046     	 mov r0,r2
 1957 11f2 1946     	 mov r1,r3
 1958 11f4 4FF00002 	 mov r2,#0
 1959 11f8 2B4B     	 ldr r3,.L301+8
 1960 11fa FFF7FEFF 	 bl __aeabi_dmul
 1961 11fe 0246     	 mov r2,r0
 1962 1200 0B46     	 mov r3,r1
 1963 1202 1046     	 mov r0,r2
 1964 1204 1946     	 mov r1,r3
 1965 1206 264B     	 ldr r3,.L301
 1966 1208 C3E9E201 	 strd r0,[r3,#904]
 486:../Simulink/Subsystem_OutputData.c **** 
 487:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S91>/Add1' */
 488:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_i1 = VCU_B.Factor_h0;
 1967              	 .loc 1 488 0 discriminator 4
 1968 120c 244B     	 ldr r3,.L301
 1969 120e D3E9E223 	 ldrd r2,[r3,#904]
 1970 1212 2349     	 ldr r1,.L301
 1971 1214 C1E9E423 	 strd r2,[r1,#912]
 489:../Simulink/Subsystem_OutputData.c **** 
 490:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S91>/Data Type Conversion10' */
 491:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_i1);
 1972              	 .loc 1 491 0 discriminator 4
 1973 1218 214B     	 ldr r3,.L301
 1974 121a D3E9E423 	 ldrd r2,[r3,#912]
 1975 121e 1046     	 mov r0,r2
 1976 1220 1946     	 mov r1,r3
 1977 1222 FFF7FEFF 	 bl floor
 1978 1226 C7E93C01 	 strd r0,[r7,#240]
 492:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1979              	 .loc 1 492 0 discriminator 4
 1980 122a D7E93C01 	 ldrd r0,[r7,#240]
 1981 122e FFF7FEFF 	 bl rtIsNaN
 1982 1232 0346     	 mov r3,r0
 1983 1234 002B     	 cmp r3,#0
 1984 1236 06D1     	 bne .L128
 1985              	 .loc 1 492 0 is_stmt 0 discriminator 1
 1986 1238 D7E93C01 	 ldrd r0,[r7,#240]
 1987 123c FFF7FEFF 	 bl rtIsInf
 1988 1240 0346     	 mov r3,r0
 1989 1242 002B     	 cmp r3,#0
 1990 1244 06D0     	 beq .L129
 1991              	.L128:
 493:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1992              	 .loc 1 493 0 is_stmt 1
 1993 1246 4FF00002 	 mov r2,#0
 1994 124a 4FF00003 	 mov r3,#0
 1995 124e C7E93C23 	 strd r2,[r7,#240]
 1996 1252 08E0     	 b .L130
 1997              	.L129:
 494:../Simulink/Subsystem_OutputData.c ****   } else {
 495:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 1998              	 .loc 1 495 0
 1999 1254 D7E93C01 	 ldrd r0,[r7,#240]
 2000 1258 4FF00002 	 mov r2,#0
 2001 125c 134B     	 ldr r3,.L301+12
 2002 125e FFF7FEFF 	 bl fmod
 2003 1262 C7E93C01 	 strd r0,[r7,#240]
 2004              	.L130:
 496:../Simulink/Subsystem_OutputData.c ****   }
 497:../Simulink/Subsystem_OutputData.c **** 
 498:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_n = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)
 2005              	 .loc 1 498 0
 2006 1266 D7E93C01 	 ldrd r0,[r7,#240]
 2007 126a 4FF00002 	 mov r2,#0
 2008 126e 4FF00003 	 mov r3,#0
 2009 1272 FFF7FEFF 	 bl __aeabi_dcmplt
 2010 1276 0346     	 mov r3,r0
 2011 1278 002B     	 cmp r3,#0
 2012 127a 19D0     	 beq .L273
 499:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 2013              	 .loc 1 499 0 discriminator 1
 2014 127c D7F8F030 	 ldr r3,[r7,#240]
 2015 1280 BB65     	 str r3,[r7,#88]
 2016 1282 D7F8F430 	 ldr r3,[r7,#244]
 2017 1286 83F00043 	 eor r3,r3,#-2147483648
 2018 128a FB65     	 str r3,[r7,#92]
 2019 128c D7E91601 	 ldrd r0,[r7,#88]
 2020 1290 FFF7FEFF 	 bl __aeabi_d2uiz
 2021 1294 0346     	 mov r3,r0
 2022 1296 9BB2     	 uxth r3,r3
 498:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 2023              	 .loc 1 498 0 discriminator 1
 2024 1298 5B42     	 negs r3,r3
 2025 129a 9BB2     	 uxth r3,r3
 2026 129c 0EE0     	 b .L133
 2027              	.L302:
 2028 129e 00BF     	 .align 2
 2029              	.L301:
 2030 12a0 00000000 	 .word VCU_B
 2031 12a4 00000000 	 .word VCU_DW
 2032 12a8 00002440 	 .word 1076101120
 2033 12ac 0000F040 	 .word 1089470464
 2034              	.L273:
 498:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 2035              	 .loc 1 498 0 is_stmt 0 discriminator 2
 2036 12b0 D7E93C01 	 ldrd r0,[r7,#240]
 2037 12b4 FFF7FEFF 	 bl __aeabi_d2uiz
 2038 12b8 0346     	 mov r3,r0
 2039 12ba 9BB2     	 uxth r3,r3
 2040              	.L133:
 498:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 2041              	 .loc 1 498 0 discriminator 4
 2042 12bc A04A     	 ldr r2,.L303+8
 2043 12be A2F85036 	 strh r3,[r2,#1616]
 500:../Simulink/Subsystem_OutputData.c **** 
 501:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S91>/Data Type Conversion10' */
 502:../Simulink/Subsystem_OutputData.c **** 
 503:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S67>/Data Store Write3' */
 504:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_f_RR = VCU_B.DataTypeConversion10_n;
 2044              	 .loc 1 504 0 is_stmt 1 discriminator 4
 2045 12c2 9F4B     	 ldr r3,.L303+8
 2046 12c4 B3F85036 	 ldrh r3,[r3,#1616]
 2047 12c8 9E4A     	 ldr r2,.L303+12
 2048 12ca A2F8B030 	 strh r3,[r2,#176]
 505:../Simulink/Subsystem_OutputData.c **** 
 506:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S92>/Factor' */
 507:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_dd = 1.3 * VCU_B.x_RH_RL;
 2049              	 .loc 1 507 0 discriminator 4
 2050 12ce 9C4B     	 ldr r3,.L303+8
 2051 12d0 03F5A463 	 add r3,r3,#1312
 2052 12d4 D3E90023 	 ldrd r2,[r3]
 2053 12d8 1046     	 mov r0,r2
 2054 12da 1946     	 mov r1,r3
 2055 12dc 96A3     	 adr r3,.L303
 2056 12de D3E90023 	 ldrd r2,[r3]
 2057 12e2 FFF7FEFF 	 bl __aeabi_dmul
 2058 12e6 0246     	 mov r2,r0
 2059 12e8 0B46     	 mov r3,r1
 2060 12ea 1046     	 mov r0,r2
 2061 12ec 1946     	 mov r1,r3
 2062 12ee 944B     	 ldr r3,.L303+8
 2063 12f0 C3E9E601 	 strd r0,[r3,#920]
 508:../Simulink/Subsystem_OutputData.c **** 
 509:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S92>/Add1' */
 510:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_ai = VCU_B.Factor_dd;
 2064              	 .loc 1 510 0 discriminator 4
 2065 12f4 924B     	 ldr r3,.L303+8
 2066 12f6 D3E9E623 	 ldrd r2,[r3,#920]
 2067 12fa 9149     	 ldr r1,.L303+8
 2068 12fc C1E9E823 	 strd r2,[r1,#928]
 511:../Simulink/Subsystem_OutputData.c **** 
 512:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S92>/Data Type Conversion10' */
 513:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_ai);
 2069              	 .loc 1 513 0 discriminator 4
 2070 1300 8F4B     	 ldr r3,.L303+8
 2071 1302 D3E9E823 	 ldrd r2,[r3,#928]
 2072 1306 1046     	 mov r0,r2
 2073 1308 1946     	 mov r1,r3
 2074 130a FFF7FEFF 	 bl floor
 2075 130e C7E93C01 	 strd r0,[r7,#240]
 514:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 2076              	 .loc 1 514 0 discriminator 4
 2077 1312 D7E93C01 	 ldrd r0,[r7,#240]
 2078 1316 FFF7FEFF 	 bl rtIsNaN
 2079 131a 0346     	 mov r3,r0
 2080 131c 002B     	 cmp r3,#0
 2081 131e 06D1     	 bne .L134
 2082              	 .loc 1 514 0 is_stmt 0 discriminator 1
 2083 1320 D7E93C01 	 ldrd r0,[r7,#240]
 2084 1324 FFF7FEFF 	 bl rtIsInf
 2085 1328 0346     	 mov r3,r0
 2086 132a 002B     	 cmp r3,#0
 2087 132c 06D0     	 beq .L135
 2088              	.L134:
 515:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 2089              	 .loc 1 515 0 is_stmt 1
 2090 132e 4FF00002 	 mov r2,#0
 2091 1332 4FF00003 	 mov r3,#0
 2092 1336 C7E93C23 	 strd r2,[r7,#240]
 2093 133a 08E0     	 b .L136
 2094              	.L135:
 516:../Simulink/Subsystem_OutputData.c ****   } else {
 517:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 2095              	 .loc 1 517 0
 2096 133c D7E93C01 	 ldrd r0,[r7,#240]
 2097 1340 4FF00002 	 mov r2,#0
 2098 1344 804B     	 ldr r3,.L303+16
 2099 1346 FFF7FEFF 	 bl fmod
 2100 134a C7E93C01 	 strd r0,[r7,#240]
 2101              	.L136:
 518:../Simulink/Subsystem_OutputData.c ****   }
 519:../Simulink/Subsystem_OutputData.c **** 
 520:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_px = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 2102              	 .loc 1 520 0
 2103 134e D7E93C01 	 ldrd r0,[r7,#240]
 2104 1352 4FF00002 	 mov r2,#0
 2105 1356 4FF00003 	 mov r3,#0
 2106 135a FFF7FEFF 	 bl __aeabi_dcmplt
 2107 135e 0346     	 mov r3,r0
 2108 1360 002B     	 cmp r3,#0
 2109 1362 10D0     	 beq .L274
 521:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2110              	 .loc 1 521 0 discriminator 1
 2111 1364 D7F8F030 	 ldr r3,[r7,#240]
 2112 1368 3B65     	 str r3,[r7,#80]
 2113 136a D7F8F430 	 ldr r3,[r7,#244]
 2114 136e 83F00043 	 eor r3,r3,#-2147483648
 2115 1372 7B65     	 str r3,[r7,#84]
 2116 1374 D7E91401 	 ldrd r0,[r7,#80]
 2117 1378 FFF7FEFF 	 bl __aeabi_d2uiz
 2118 137c 0346     	 mov r3,r0
 2119 137e DBB2     	 uxtb r3,r3
 520:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2120              	 .loc 1 520 0 discriminator 1
 2121 1380 5B42     	 negs r3,r3
 2122 1382 DBB2     	 uxtb r3,r3
 2123 1384 05E0     	 b .L139
 2124              	.L274:
 520:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2125              	 .loc 1 520 0 is_stmt 0 discriminator 2
 2126 1386 D7E93C01 	 ldrd r0,[r7,#240]
 2127 138a FFF7FEFF 	 bl __aeabi_d2uiz
 2128 138e 0346     	 mov r3,r0
 2129 1390 DBB2     	 uxtb r3,r3
 2130              	.L139:
 520:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2131              	 .loc 1 520 0 discriminator 4
 2132 1392 6B4A     	 ldr r2,.L303+8
 2133 1394 82F89B36 	 strb r3,[r2,#1691]
 522:../Simulink/Subsystem_OutputData.c **** 
 523:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S92>/Data Type Conversion10' */
 524:../Simulink/Subsystem_OutputData.c **** 
 525:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S68>/Data Store Write' */
 526:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_x_RH_RL = VCU_B.DataTypeConversion10_px;
 2134              	 .loc 1 526 0 is_stmt 1 discriminator 4
 2135 1398 694B     	 ldr r3,.L303+8
 2136 139a 93F89B36 	 ldrb r3,[r3,#1691]
 2137 139e 694A     	 ldr r2,.L303+12
 2138 13a0 82F80B31 	 strb r3,[r2,#267]
 527:../Simulink/Subsystem_OutputData.c **** 
 528:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S93>/Factor' */
 529:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_bc = 1.3 * VCU_B.x_RH_RR;
 2139              	 .loc 1 529 0 discriminator 4
 2140 13a4 664B     	 ldr r3,.L303+8
 2141 13a6 03F5A763 	 add r3,r3,#1336
 2142 13aa D3E90023 	 ldrd r2,[r3]
 2143 13ae 1046     	 mov r0,r2
 2144 13b0 1946     	 mov r1,r3
 2145 13b2 61A3     	 adr r3,.L303
 2146 13b4 D3E90023 	 ldrd r2,[r3]
 2147 13b8 FFF7FEFF 	 bl __aeabi_dmul
 2148 13bc 0246     	 mov r2,r0
 2149 13be 0B46     	 mov r3,r1
 2150 13c0 1046     	 mov r0,r2
 2151 13c2 1946     	 mov r1,r3
 2152 13c4 5E4B     	 ldr r3,.L303+8
 2153 13c6 C3E9EA01 	 strd r0,[r3,#936]
 530:../Simulink/Subsystem_OutputData.c **** 
 531:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S93>/Add1' */
 532:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_o = VCU_B.Factor_bc;
 2154              	 .loc 1 532 0 discriminator 4
 2155 13ca 5D4B     	 ldr r3,.L303+8
 2156 13cc D3E9EA23 	 ldrd r2,[r3,#936]
 2157 13d0 5B49     	 ldr r1,.L303+8
 2158 13d2 C1E9EC23 	 strd r2,[r1,#944]
 533:../Simulink/Subsystem_OutputData.c **** 
 534:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S93>/Data Type Conversion10' */
 535:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_o);
 2159              	 .loc 1 535 0 discriminator 4
 2160 13d6 5A4B     	 ldr r3,.L303+8
 2161 13d8 D3E9EC23 	 ldrd r2,[r3,#944]
 2162 13dc 1046     	 mov r0,r2
 2163 13de 1946     	 mov r1,r3
 2164 13e0 FFF7FEFF 	 bl floor
 2165 13e4 C7E93C01 	 strd r0,[r7,#240]
 536:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 2166              	 .loc 1 536 0 discriminator 4
 2167 13e8 D7E93C01 	 ldrd r0,[r7,#240]
 2168 13ec FFF7FEFF 	 bl rtIsNaN
 2169 13f0 0346     	 mov r3,r0
 2170 13f2 002B     	 cmp r3,#0
 2171 13f4 06D1     	 bne .L140
 2172              	 .loc 1 536 0 is_stmt 0 discriminator 1
 2173 13f6 D7E93C01 	 ldrd r0,[r7,#240]
 2174 13fa FFF7FEFF 	 bl rtIsInf
 2175 13fe 0346     	 mov r3,r0
 2176 1400 002B     	 cmp r3,#0
 2177 1402 06D0     	 beq .L141
 2178              	.L140:
 537:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 2179              	 .loc 1 537 0 is_stmt 1
 2180 1404 4FF00002 	 mov r2,#0
 2181 1408 4FF00003 	 mov r3,#0
 2182 140c C7E93C23 	 strd r2,[r7,#240]
 2183 1410 08E0     	 b .L142
 2184              	.L141:
 538:../Simulink/Subsystem_OutputData.c ****   } else {
 539:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 2185              	 .loc 1 539 0
 2186 1412 D7E93C01 	 ldrd r0,[r7,#240]
 2187 1416 4FF00002 	 mov r2,#0
 2188 141a 4B4B     	 ldr r3,.L303+16
 2189 141c FFF7FEFF 	 bl fmod
 2190 1420 C7E93C01 	 strd r0,[r7,#240]
 2191              	.L142:
 540:../Simulink/Subsystem_OutputData.c ****   }
 541:../Simulink/Subsystem_OutputData.c **** 
 542:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_ab = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 2192              	 .loc 1 542 0
 2193 1424 D7E93C01 	 ldrd r0,[r7,#240]
 2194 1428 4FF00002 	 mov r2,#0
 2195 142c 4FF00003 	 mov r3,#0
 2196 1430 FFF7FEFF 	 bl __aeabi_dcmplt
 2197 1434 0346     	 mov r3,r0
 2198 1436 002B     	 cmp r3,#0
 2199 1438 10D0     	 beq .L275
 543:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2200              	 .loc 1 543 0 discriminator 1
 2201 143a D7F8F030 	 ldr r3,[r7,#240]
 2202 143e BB64     	 str r3,[r7,#72]
 2203 1440 D7F8F430 	 ldr r3,[r7,#244]
 2204 1444 83F00043 	 eor r3,r3,#-2147483648
 2205 1448 FB64     	 str r3,[r7,#76]
 2206 144a D7E91201 	 ldrd r0,[r7,#72]
 2207 144e FFF7FEFF 	 bl __aeabi_d2uiz
 2208 1452 0346     	 mov r3,r0
 2209 1454 DBB2     	 uxtb r3,r3
 542:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2210              	 .loc 1 542 0 discriminator 1
 2211 1456 5B42     	 negs r3,r3
 2212 1458 DBB2     	 uxtb r3,r3
 2213 145a 05E0     	 b .L145
 2214              	.L275:
 542:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2215              	 .loc 1 542 0 is_stmt 0 discriminator 2
 2216 145c D7E93C01 	 ldrd r0,[r7,#240]
 2217 1460 FFF7FEFF 	 bl __aeabi_d2uiz
 2218 1464 0346     	 mov r3,r0
 2219 1466 DBB2     	 uxtb r3,r3
 2220              	.L145:
 542:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2221              	 .loc 1 542 0 discriminator 4
 2222 1468 354A     	 ldr r2,.L303+8
 2223 146a 82F89C36 	 strb r3,[r2,#1692]
 544:../Simulink/Subsystem_OutputData.c **** 
 545:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S93>/Data Type Conversion10' */
 546:../Simulink/Subsystem_OutputData.c **** 
 547:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S68>/Data Store Write1' */
 548:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_x_RH_RR = VCU_B.DataTypeConversion10_ab;
 2224              	 .loc 1 548 0 is_stmt 1 discriminator 4
 2225 146e 344B     	 ldr r3,.L303+8
 2226 1470 93F89C36 	 ldrb r3,[r3,#1692]
 2227 1474 334A     	 ldr r2,.L303+12
 2228 1476 82F80C31 	 strb r3,[r2,#268]
 549:../Simulink/Subsystem_OutputData.c **** 
 550:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S94>/Factor' */
 551:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_f = 1.3 * VCU_B.x_RH_F;
 2229              	 .loc 1 551 0 discriminator 4
 2230 147a 314B     	 ldr r3,.L303+8
 2231 147c 03F5A163 	 add r3,r3,#1288
 2232 1480 D3E90023 	 ldrd r2,[r3]
 2233 1484 1046     	 mov r0,r2
 2234 1486 1946     	 mov r1,r3
 2235 1488 2BA3     	 adr r3,.L303
 2236 148a D3E90023 	 ldrd r2,[r3]
 2237 148e FFF7FEFF 	 bl __aeabi_dmul
 2238 1492 0246     	 mov r2,r0
 2239 1494 0B46     	 mov r3,r1
 2240 1496 1046     	 mov r0,r2
 2241 1498 1946     	 mov r1,r3
 2242 149a 294B     	 ldr r3,.L303+8
 2243 149c C3E9EE01 	 strd r0,[r3,#952]
 552:../Simulink/Subsystem_OutputData.c **** 
 553:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S94>/Add1' */
 554:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_g = VCU_B.Factor_f;
 2244              	 .loc 1 554 0 discriminator 4
 2245 14a0 274B     	 ldr r3,.L303+8
 2246 14a2 D3E9EE23 	 ldrd r2,[r3,#952]
 2247 14a6 2649     	 ldr r1,.L303+8
 2248 14a8 C1E9F023 	 strd r2,[r1,#960]
 555:../Simulink/Subsystem_OutputData.c **** 
 556:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S94>/Data Type Conversion10' */
 557:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_g);
 2249              	 .loc 1 557 0 discriminator 4
 2250 14ac 244B     	 ldr r3,.L303+8
 2251 14ae D3E9F023 	 ldrd r2,[r3,#960]
 2252 14b2 1046     	 mov r0,r2
 2253 14b4 1946     	 mov r1,r3
 2254 14b6 FFF7FEFF 	 bl floor
 2255 14ba C7E93C01 	 strd r0,[r7,#240]
 558:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 2256              	 .loc 1 558 0 discriminator 4
 2257 14be D7E93C01 	 ldrd r0,[r7,#240]
 2258 14c2 FFF7FEFF 	 bl rtIsNaN
 2259 14c6 0346     	 mov r3,r0
 2260 14c8 002B     	 cmp r3,#0
 2261 14ca 06D1     	 bne .L146
 2262              	 .loc 1 558 0 is_stmt 0 discriminator 1
 2263 14cc D7E93C01 	 ldrd r0,[r7,#240]
 2264 14d0 FFF7FEFF 	 bl rtIsInf
 2265 14d4 0346     	 mov r3,r0
 2266 14d6 002B     	 cmp r3,#0
 2267 14d8 06D0     	 beq .L147
 2268              	.L146:
 559:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 2269              	 .loc 1 559 0 is_stmt 1
 2270 14da 4FF00002 	 mov r2,#0
 2271 14de 4FF00003 	 mov r3,#0
 2272 14e2 C7E93C23 	 strd r2,[r7,#240]
 2273 14e6 08E0     	 b .L148
 2274              	.L147:
 560:../Simulink/Subsystem_OutputData.c ****   } else {
 561:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 2275              	 .loc 1 561 0
 2276 14e8 D7E93C01 	 ldrd r0,[r7,#240]
 2277 14ec 4FF00002 	 mov r2,#0
 2278 14f0 154B     	 ldr r3,.L303+16
 2279 14f2 FFF7FEFF 	 bl fmod
 2280 14f6 C7E93C01 	 strd r0,[r7,#240]
 2281              	.L148:
 562:../Simulink/Subsystem_OutputData.c ****   }
 563:../Simulink/Subsystem_OutputData.c **** 
 564:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_e = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 2282              	 .loc 1 564 0
 2283 14fa D7E93C01 	 ldrd r0,[r7,#240]
 2284 14fe 4FF00002 	 mov r2,#0
 2285 1502 4FF00003 	 mov r3,#0
 2286 1506 FFF7FEFF 	 bl __aeabi_dcmplt
 2287 150a 0346     	 mov r3,r0
 2288 150c 002B     	 cmp r3,#0
 2289 150e 1DD0     	 beq .L276
 565:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2290              	 .loc 1 565 0 discriminator 1
 2291 1510 D7F8F030 	 ldr r3,[r7,#240]
 2292 1514 3B64     	 str r3,[r7,#64]
 2293 1516 D7F8F430 	 ldr r3,[r7,#244]
 2294 151a 83F00043 	 eor r3,r3,#-2147483648
 2295 151e 7B64     	 str r3,[r7,#68]
 2296 1520 D7E91001 	 ldrd r0,[r7,#64]
 2297 1524 FFF7FEFF 	 bl __aeabi_d2uiz
 2298 1528 0346     	 mov r3,r0
 2299 152a DBB2     	 uxtb r3,r3
 564:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2300              	 .loc 1 564 0 discriminator 1
 2301 152c 5B42     	 negs r3,r3
 2302 152e DBB2     	 uxtb r3,r3
 2303 1530 12E0     	 b .L151
 2304              	.L304:
 2305 1532 00BFAFF3 	 .align 3
 2305      0080
 2306              	.L303:
 2307 1538 CDCCCCCC 	 .word -858993459
 2308 153c CCCCF43F 	 .word 1073007820
 2309 1540 00000000 	 .word VCU_B
 2310 1544 00000000 	 .word VCU_DW
 2311 1548 00007040 	 .word 1081081856
 2312              	.L276:
 564:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2313              	 .loc 1 564 0 is_stmt 0 discriminator 2
 2314 154c D7E93C01 	 ldrd r0,[r7,#240]
 2315 1550 FFF7FEFF 	 bl __aeabi_d2uiz
 2316 1554 0346     	 mov r3,r0
 2317 1556 DBB2     	 uxtb r3,r3
 2318              	.L151:
 564:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2319              	 .loc 1 564 0 discriminator 4
 2320 1558 A14A     	 ldr r2,.L305
 2321 155a 82F89D36 	 strb r3,[r2,#1693]
 566:../Simulink/Subsystem_OutputData.c **** 
 567:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S94>/Data Type Conversion10' */
 568:../Simulink/Subsystem_OutputData.c **** 
 569:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S68>/Data Store Write2' */
 570:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_x_RH_F = VCU_B.DataTypeConversion10_e;
 2322              	 .loc 1 570 0 is_stmt 1 discriminator 4
 2323 155e A04B     	 ldr r3,.L305
 2324 1560 93F89D36 	 ldrb r3,[r3,#1693]
 2325 1564 9F4A     	 ldr r2,.L305+4
 2326 1566 82F80D31 	 strb r3,[r2,#269]
 571:../Simulink/Subsystem_OutputData.c **** 
 572:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S95>/Factor' */
 573:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_o = 10.0 * VCU_B.x_clutch_b;
 2327              	 .loc 1 573 0 discriminator 4
 2328 156a 9D4B     	 ldr r3,.L305
 2329 156c 03F5AB63 	 add r3,r3,#1368
 2330 1570 D3E90023 	 ldrd r2,[r3]
 2331 1574 1046     	 mov r0,r2
 2332 1576 1946     	 mov r1,r3
 2333 1578 4FF00002 	 mov r2,#0
 2334 157c 9A4B     	 ldr r3,.L305+8
 2335 157e FFF7FEFF 	 bl __aeabi_dmul
 2336 1582 0246     	 mov r2,r0
 2337 1584 0B46     	 mov r3,r1
 2338 1586 1046     	 mov r0,r2
 2339 1588 1946     	 mov r1,r3
 2340 158a 954B     	 ldr r3,.L305
 2341 158c C3E9F201 	 strd r0,[r3,#968]
 574:../Simulink/Subsystem_OutputData.c **** 
 575:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S95>/Add1' */
 576:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_id = VCU_B.Factor_o;
 2342              	 .loc 1 576 0 discriminator 4
 2343 1590 934B     	 ldr r3,.L305
 2344 1592 D3E9F223 	 ldrd r2,[r3,#968]
 2345 1596 9249     	 ldr r1,.L305
 2346 1598 C1E9F423 	 strd r2,[r1,#976]
 577:../Simulink/Subsystem_OutputData.c **** 
 578:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S95>/Data Type Conversion10' */
 579:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_id);
 2347              	 .loc 1 579 0 discriminator 4
 2348 159c 904B     	 ldr r3,.L305
 2349 159e D3E9F423 	 ldrd r2,[r3,#976]
 2350 15a2 1046     	 mov r0,r2
 2351 15a4 1946     	 mov r1,r3
 2352 15a6 FFF7FEFF 	 bl floor
 2353 15aa C7E93C01 	 strd r0,[r7,#240]
 580:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 2354              	 .loc 1 580 0 discriminator 4
 2355 15ae D7E93C01 	 ldrd r0,[r7,#240]
 2356 15b2 FFF7FEFF 	 bl rtIsNaN
 2357 15b6 0346     	 mov r3,r0
 2358 15b8 002B     	 cmp r3,#0
 2359 15ba 06D1     	 bne .L152
 2360              	 .loc 1 580 0 is_stmt 0 discriminator 1
 2361 15bc D7E93C01 	 ldrd r0,[r7,#240]
 2362 15c0 FFF7FEFF 	 bl rtIsInf
 2363 15c4 0346     	 mov r3,r0
 2364 15c6 002B     	 cmp r3,#0
 2365 15c8 06D0     	 beq .L153
 2366              	.L152:
 581:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 2367              	 .loc 1 581 0 is_stmt 1
 2368 15ca 4FF00002 	 mov r2,#0
 2369 15ce 4FF00003 	 mov r3,#0
 2370 15d2 C7E93C23 	 strd r2,[r7,#240]
 2371 15d6 08E0     	 b .L154
 2372              	.L153:
 582:../Simulink/Subsystem_OutputData.c ****   } else {
 583:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 2373              	 .loc 1 583 0
 2374 15d8 D7E93C01 	 ldrd r0,[r7,#240]
 2375 15dc 4FF00002 	 mov r2,#0
 2376 15e0 824B     	 ldr r3,.L305+12
 2377 15e2 FFF7FEFF 	 bl fmod
 2378 15e6 C7E93C01 	 strd r0,[r7,#240]
 2379              	.L154:
 584:../Simulink/Subsystem_OutputData.c ****   }
 585:../Simulink/Subsystem_OutputData.c **** 
 586:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_g = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 2380              	 .loc 1 586 0
 2381 15ea D7E93C01 	 ldrd r0,[r7,#240]
 2382 15ee 4FF00002 	 mov r2,#0
 2383 15f2 4FF00003 	 mov r3,#0
 2384 15f6 FFF7FEFF 	 bl __aeabi_dcmplt
 2385 15fa 0346     	 mov r3,r0
 2386 15fc 002B     	 cmp r3,#0
 2387 15fe 10D0     	 beq .L277
 587:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2388              	 .loc 1 587 0 discriminator 1
 2389 1600 D7F8F030 	 ldr r3,[r7,#240]
 2390 1604 BB63     	 str r3,[r7,#56]
 2391 1606 D7F8F430 	 ldr r3,[r7,#244]
 2392 160a 83F00043 	 eor r3,r3,#-2147483648
 2393 160e FB63     	 str r3,[r7,#60]
 2394 1610 D7E90E01 	 ldrd r0,[r7,#56]
 2395 1614 FFF7FEFF 	 bl __aeabi_d2uiz
 2396 1618 0346     	 mov r3,r0
 2397 161a DBB2     	 uxtb r3,r3
 586:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2398              	 .loc 1 586 0 discriminator 1
 2399 161c 5B42     	 negs r3,r3
 2400 161e DBB2     	 uxtb r3,r3
 2401 1620 05E0     	 b .L157
 2402              	.L277:
 586:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2403              	 .loc 1 586 0 is_stmt 0 discriminator 2
 2404 1622 D7E93C01 	 ldrd r0,[r7,#240]
 2405 1626 FFF7FEFF 	 bl __aeabi_d2uiz
 2406 162a 0346     	 mov r3,r0
 2407 162c DBB2     	 uxtb r3,r3
 2408              	.L157:
 586:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2409              	 .loc 1 586 0 discriminator 4
 2410 162e 6C4A     	 ldr r2,.L305
 2411 1630 82F89E36 	 strb r3,[r2,#1694]
 588:../Simulink/Subsystem_OutputData.c **** 
 589:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S95>/Data Type Conversion10' */
 590:../Simulink/Subsystem_OutputData.c **** 
 591:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S68>/Data Store Write3' */
 592:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_x_clutch = VCU_B.DataTypeConversion10_g;
 2412              	 .loc 1 592 0 is_stmt 1 discriminator 4
 2413 1634 6A4B     	 ldr r3,.L305
 2414 1636 93F89E36 	 ldrb r3,[r3,#1694]
 2415 163a 6A4A     	 ldr r2,.L305+4
 2416 163c 82F80E31 	 strb r3,[r2,#270]
 593:../Simulink/Subsystem_OutputData.c **** 
 594:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S96>/Factor' */
 595:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_k = 10.0 * VCU_B.x_clutch_STW;
 2417              	 .loc 1 595 0 discriminator 4
 2418 1640 674B     	 ldr r3,.L305
 2419 1642 03F59A63 	 add r3,r3,#1232
 2420 1646 D3E90023 	 ldrd r2,[r3]
 2421 164a 1046     	 mov r0,r2
 2422 164c 1946     	 mov r1,r3
 2423 164e 4FF00002 	 mov r2,#0
 2424 1652 654B     	 ldr r3,.L305+8
 2425 1654 FFF7FEFF 	 bl __aeabi_dmul
 2426 1658 0246     	 mov r2,r0
 2427 165a 0B46     	 mov r3,r1
 2428 165c 1046     	 mov r0,r2
 2429 165e 1946     	 mov r1,r3
 2430 1660 5F4B     	 ldr r3,.L305
 2431 1662 C3E9F601 	 strd r0,[r3,#984]
 596:../Simulink/Subsystem_OutputData.c **** 
 597:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S96>/Add1' */
 598:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_d = VCU_B.Factor_k;
 2432              	 .loc 1 598 0 discriminator 4
 2433 1666 5E4B     	 ldr r3,.L305
 2434 1668 D3E9F623 	 ldrd r2,[r3,#984]
 2435 166c 5C49     	 ldr r1,.L305
 2436 166e C1E9F823 	 strd r2,[r1,#992]
 599:../Simulink/Subsystem_OutputData.c **** 
 600:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S96>/Data Type Conversion10' */
 601:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_d);
 2437              	 .loc 1 601 0 discriminator 4
 2438 1672 5B4B     	 ldr r3,.L305
 2439 1674 D3E9F823 	 ldrd r2,[r3,#992]
 2440 1678 1046     	 mov r0,r2
 2441 167a 1946     	 mov r1,r3
 2442 167c FFF7FEFF 	 bl floor
 2443 1680 C7E93C01 	 strd r0,[r7,#240]
 602:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 2444              	 .loc 1 602 0 discriminator 4
 2445 1684 D7E93C01 	 ldrd r0,[r7,#240]
 2446 1688 FFF7FEFF 	 bl rtIsNaN
 2447 168c 0346     	 mov r3,r0
 2448 168e 002B     	 cmp r3,#0
 2449 1690 06D1     	 bne .L158
 2450              	 .loc 1 602 0 is_stmt 0 discriminator 1
 2451 1692 D7E93C01 	 ldrd r0,[r7,#240]
 2452 1696 FFF7FEFF 	 bl rtIsInf
 2453 169a 0346     	 mov r3,r0
 2454 169c 002B     	 cmp r3,#0
 2455 169e 06D0     	 beq .L159
 2456              	.L158:
 603:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 2457              	 .loc 1 603 0 is_stmt 1
 2458 16a0 4FF00002 	 mov r2,#0
 2459 16a4 4FF00003 	 mov r3,#0
 2460 16a8 C7E93C23 	 strd r2,[r7,#240]
 2461 16ac 08E0     	 b .L160
 2462              	.L159:
 604:../Simulink/Subsystem_OutputData.c ****   } else {
 605:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 2463              	 .loc 1 605 0
 2464 16ae D7E93C01 	 ldrd r0,[r7,#240]
 2465 16b2 4FF00002 	 mov r2,#0
 2466 16b6 4D4B     	 ldr r3,.L305+12
 2467 16b8 FFF7FEFF 	 bl fmod
 2468 16bc C7E93C01 	 strd r0,[r7,#240]
 2469              	.L160:
 606:../Simulink/Subsystem_OutputData.c ****   }
 607:../Simulink/Subsystem_OutputData.c **** 
 608:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_k = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 2470              	 .loc 1 608 0
 2471 16c0 D7E93C01 	 ldrd r0,[r7,#240]
 2472 16c4 4FF00002 	 mov r2,#0
 2473 16c8 4FF00003 	 mov r3,#0
 2474 16cc FFF7FEFF 	 bl __aeabi_dcmplt
 2475 16d0 0346     	 mov r3,r0
 2476 16d2 002B     	 cmp r3,#0
 2477 16d4 10D0     	 beq .L278
 609:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2478              	 .loc 1 609 0 discriminator 1
 2479 16d6 D7F8F030 	 ldr r3,[r7,#240]
 2480 16da 3B63     	 str r3,[r7,#48]
 2481 16dc D7F8F430 	 ldr r3,[r7,#244]
 2482 16e0 83F00043 	 eor r3,r3,#-2147483648
 2483 16e4 7B63     	 str r3,[r7,#52]
 2484 16e6 D7E90C01 	 ldrd r0,[r7,#48]
 2485 16ea FFF7FEFF 	 bl __aeabi_d2uiz
 2486 16ee 0346     	 mov r3,r0
 2487 16f0 DBB2     	 uxtb r3,r3
 608:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2488              	 .loc 1 608 0 discriminator 1
 2489 16f2 5B42     	 negs r3,r3
 2490 16f4 DBB2     	 uxtb r3,r3
 2491 16f6 05E0     	 b .L163
 2492              	.L278:
 608:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2493              	 .loc 1 608 0 is_stmt 0 discriminator 2
 2494 16f8 D7E93C01 	 ldrd r0,[r7,#240]
 2495 16fc FFF7FEFF 	 bl __aeabi_d2uiz
 2496 1700 0346     	 mov r3,r0
 2497 1702 DBB2     	 uxtb r3,r3
 2498              	.L163:
 608:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2499              	 .loc 1 608 0 discriminator 4
 2500 1704 364A     	 ldr r2,.L305
 2501 1706 82F89F36 	 strb r3,[r2,#1695]
 610:../Simulink/Subsystem_OutputData.c **** 
 611:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S96>/Data Type Conversion10' */
 612:../Simulink/Subsystem_OutputData.c **** 
 613:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S68>/Data Store Write4' */
 614:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_x_clutch_STW = VCU_B.DataTypeConversion10_k;
 2502              	 .loc 1 614 0 is_stmt 1 discriminator 4
 2503 170a 354B     	 ldr r3,.L305
 2504 170c 93F89F36 	 ldrb r3,[r3,#1695]
 2505 1710 344A     	 ldr r2,.L305+4
 2506 1712 82F80F31 	 strb r3,[r2,#271]
 615:../Simulink/Subsystem_OutputData.c **** 
 616:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S97>/Factor' */
 617:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_cv = 40960U * VCU_B.p_pneum;
 2507              	 .loc 1 617 0 discriminator 4
 2508 1716 324B     	 ldr r3,.L305
 2509 1718 B3F86A36 	 ldrh r3,[r3,#1642]
 2510 171c 1A46     	 mov r2,r3
 2511 171e 1346     	 mov r3,r2
 2512 1720 9B00     	 lsls r3,r3,#2
 2513 1722 1344     	 add r3,r3,r2
 2514 1724 5B03     	 lsls r3,r3,#13
 2515 1726 1A46     	 mov r2,r3
 2516 1728 2D4B     	 ldr r3,.L305
 2517 172a C3F82826 	 str r2,[r3,#1576]
 618:../Simulink/Subsystem_OutputData.c **** 
 619:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S97>/Add1' */
 620:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_a5 = (real_T)VCU_B.Factor_cv * 5.9604644775390625E-8;
 2518              	 .loc 1 620 0 discriminator 4
 2519 172e 2C4B     	 ldr r3,.L305
 2520 1730 D3F82836 	 ldr r3,[r3,#1576]
 2521 1734 1846     	 mov r0,r3
 2522 1736 FFF7FEFF 	 bl __aeabi_ui2d
 2523 173a 0246     	 mov r2,r0
 2524 173c 0B46     	 mov r3,r1
 2525 173e 1046     	 mov r0,r2
 2526 1740 1946     	 mov r1,r3
 2527 1742 4FF00002 	 mov r2,#0
 2528 1746 2A4B     	 ldr r3,.L305+16
 2529 1748 FFF7FEFF 	 bl __aeabi_dmul
 2530 174c 0246     	 mov r2,r0
 2531 174e 0B46     	 mov r3,r1
 2532 1750 1046     	 mov r0,r2
 2533 1752 1946     	 mov r1,r3
 2534 1754 224B     	 ldr r3,.L305
 2535 1756 C3E9FA01 	 strd r0,[r3,#1000]
 621:../Simulink/Subsystem_OutputData.c **** 
 622:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S97>/Data Type Conversion10' */
 623:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_a5);
 2536              	 .loc 1 623 0 discriminator 4
 2537 175a 214B     	 ldr r3,.L305
 2538 175c D3E9FA23 	 ldrd r2,[r3,#1000]
 2539 1760 1046     	 mov r0,r2
 2540 1762 1946     	 mov r1,r3
 2541 1764 FFF7FEFF 	 bl floor
 2542 1768 C7E93C01 	 strd r0,[r7,#240]
 624:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 2543              	 .loc 1 624 0 discriminator 4
 2544 176c D7E93C01 	 ldrd r0,[r7,#240]
 2545 1770 FFF7FEFF 	 bl rtIsNaN
 2546 1774 0346     	 mov r3,r0
 2547 1776 002B     	 cmp r3,#0
 2548 1778 06D1     	 bne .L164
 2549              	 .loc 1 624 0 is_stmt 0 discriminator 1
 2550 177a D7E93C01 	 ldrd r0,[r7,#240]
 2551 177e FFF7FEFF 	 bl rtIsInf
 2552 1782 0346     	 mov r3,r0
 2553 1784 002B     	 cmp r3,#0
 2554 1786 06D0     	 beq .L165
 2555              	.L164:
 625:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 2556              	 .loc 1 625 0 is_stmt 1
 2557 1788 4FF00002 	 mov r2,#0
 2558 178c 4FF00003 	 mov r3,#0
 2559 1790 C7E93C23 	 strd r2,[r7,#240]
 2560 1794 08E0     	 b .L166
 2561              	.L165:
 626:../Simulink/Subsystem_OutputData.c ****   } else {
 627:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 2562              	 .loc 1 627 0
 2563 1796 D7E93C01 	 ldrd r0,[r7,#240]
 2564 179a 4FF00002 	 mov r2,#0
 2565 179e 134B     	 ldr r3,.L305+12
 2566 17a0 FFF7FEFF 	 bl fmod
 2567 17a4 C7E93C01 	 strd r0,[r7,#240]
 2568              	.L166:
 628:../Simulink/Subsystem_OutputData.c ****   }
 629:../Simulink/Subsystem_OutputData.c **** 
 630:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_p5 = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 2569              	 .loc 1 630 0
 2570 17a8 D7E93C01 	 ldrd r0,[r7,#240]
 2571 17ac 4FF00002 	 mov r2,#0
 2572 17b0 4FF00003 	 mov r3,#0
 2573 17b4 FFF7FEFF 	 bl __aeabi_dcmplt
 2574 17b8 0346     	 mov r3,r0
 2575 17ba 002B     	 cmp r3,#0
 2576 17bc 1AD0     	 beq .L279
 631:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2577              	 .loc 1 631 0 discriminator 1
 2578 17be D7F8F030 	 ldr r3,[r7,#240]
 2579 17c2 BB62     	 str r3,[r7,#40]
 2580 17c4 D7F8F430 	 ldr r3,[r7,#244]
 2581 17c8 83F00043 	 eor r3,r3,#-2147483648
 2582 17cc FB62     	 str r3,[r7,#44]
 2583 17ce D7E90A01 	 ldrd r0,[r7,#40]
 2584 17d2 FFF7FEFF 	 bl __aeabi_d2uiz
 2585 17d6 0346     	 mov r3,r0
 2586 17d8 DBB2     	 uxtb r3,r3
 630:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2587              	 .loc 1 630 0 discriminator 1
 2588 17da 5B42     	 negs r3,r3
 2589 17dc DBB2     	 uxtb r3,r3
 2590 17de 0FE0     	 b .L169
 2591              	.L306:
 2592              	 .align 2
 2593              	.L305:
 2594 17e0 00000000 	 .word VCU_B
 2595 17e4 00000000 	 .word VCU_DW
 2596 17e8 00002440 	 .word 1076101120
 2597 17ec 00007040 	 .word 1081081856
 2598 17f0 0000703E 	 .word 1047527424
 2599              	.L279:
 630:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2600              	 .loc 1 630 0 is_stmt 0 discriminator 2
 2601 17f4 D7E93C01 	 ldrd r0,[r7,#240]
 2602 17f8 FFF7FEFF 	 bl __aeabi_d2uiz
 2603 17fc 0346     	 mov r3,r0
 2604 17fe DBB2     	 uxtb r3,r3
 2605              	.L169:
 630:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2606              	 .loc 1 630 0 discriminator 4
 2607 1800 894A     	 ldr r2,.L307+8
 2608 1802 82F8A036 	 strb r3,[r2,#1696]
 632:../Simulink/Subsystem_OutputData.c **** 
 633:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S97>/Data Type Conversion10' */
 634:../Simulink/Subsystem_OutputData.c **** 
 635:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S68>/Data Store Write5' */
 636:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_p_pneum = VCU_B.DataTypeConversion10_p5;
 2609              	 .loc 1 636 0 is_stmt 1 discriminator 4
 2610 1806 884B     	 ldr r3,.L307+8
 2611 1808 93F8A026 	 ldrb r2,[r3,#1696]
 2612 180c 874B     	 ldr r3,.L307+12
 2613 180e 83F81021 	 strb r2,[r3,#272]
 637:../Simulink/Subsystem_OutputData.c **** 
 638:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S98>/Factor' */
 639:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_nt = 10.0 * VCU_B.U_Bat;
 2614              	 .loc 1 639 0 discriminator 4
 2615 1812 854B     	 ldr r3,.L307+8
 2616 1814 03F5B363 	 add r3,r3,#1432
 2617 1818 D3E90023 	 ldrd r2,[r3]
 2618 181c 1046     	 mov r0,r2
 2619 181e 1946     	 mov r1,r3
 2620 1820 4FF00002 	 mov r2,#0
 2621 1824 824B     	 ldr r3,.L307+16
 2622 1826 FFF7FEFF 	 bl __aeabi_dmul
 2623 182a 0246     	 mov r2,r0
 2624 182c 0B46     	 mov r3,r1
 2625 182e 7E49     	 ldr r1,.L307+8
 2626 1830 C1E9FC23 	 strd r2,[r1,#1008]
 640:../Simulink/Subsystem_OutputData.c **** 
 641:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S98>/Add1' */
 642:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_ph = VCU_B.Factor_nt;
 2627              	 .loc 1 642 0 discriminator 4
 2628 1834 7C4B     	 ldr r3,.L307+8
 2629 1836 D3E9FC23 	 ldrd r2,[r3,#1008]
 2630 183a 7B49     	 ldr r1,.L307+8
 2631 183c C1E9FE23 	 strd r2,[r1,#1016]
 643:../Simulink/Subsystem_OutputData.c **** 
 644:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S98>/Data Type Conversion10' */
 645:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_ph);
 2632              	 .loc 1 645 0 discriminator 4
 2633 1840 794B     	 ldr r3,.L307+8
 2634 1842 D3E9FE23 	 ldrd r2,[r3,#1016]
 2635 1846 1046     	 mov r0,r2
 2636 1848 1946     	 mov r1,r3
 2637 184a FFF7FEFF 	 bl floor
 2638 184e C7E93C01 	 strd r0,[r7,#240]
 646:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 2639              	 .loc 1 646 0 discriminator 4
 2640 1852 D7E93C01 	 ldrd r0,[r7,#240]
 2641 1856 FFF7FEFF 	 bl rtIsNaN
 2642 185a 0346     	 mov r3,r0
 2643 185c 002B     	 cmp r3,#0
 2644 185e 06D1     	 bne .L170
 2645              	 .loc 1 646 0 is_stmt 0 discriminator 1
 2646 1860 D7E93C01 	 ldrd r0,[r7,#240]
 2647 1864 FFF7FEFF 	 bl rtIsInf
 2648 1868 0346     	 mov r3,r0
 2649 186a 002B     	 cmp r3,#0
 2650 186c 06D0     	 beq .L171
 2651              	.L170:
 647:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 2652              	 .loc 1 647 0 is_stmt 1
 2653 186e 4FF00002 	 mov r2,#0
 2654 1872 4FF00003 	 mov r3,#0
 2655 1876 C7E93C23 	 strd r2,[r7,#240]
 2656 187a 08E0     	 b .L172
 2657              	.L171:
 648:../Simulink/Subsystem_OutputData.c ****   } else {
 649:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 2658              	 .loc 1 649 0
 2659 187c D7E93C01 	 ldrd r0,[r7,#240]
 2660 1880 4FF00002 	 mov r2,#0
 2661 1884 6B4B     	 ldr r3,.L307+20
 2662 1886 FFF7FEFF 	 bl fmod
 2663 188a C7E93C01 	 strd r0,[r7,#240]
 2664              	.L172:
 650:../Simulink/Subsystem_OutputData.c ****   }
 651:../Simulink/Subsystem_OutputData.c **** 
 652:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_bm = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 2665              	 .loc 1 652 0
 2666 188e D7E93C01 	 ldrd r0,[r7,#240]
 2667 1892 4FF00002 	 mov r2,#0
 2668 1896 4FF00003 	 mov r3,#0
 2669 189a FFF7FEFF 	 bl __aeabi_dcmplt
 2670 189e 0346     	 mov r3,r0
 2671 18a0 002B     	 cmp r3,#0
 2672 18a2 10D0     	 beq .L280
 653:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2673              	 .loc 1 653 0 discriminator 1
 2674 18a4 D7F8F030 	 ldr r3,[r7,#240]
 2675 18a8 3B62     	 str r3,[r7,#32]
 2676 18aa D7F8F430 	 ldr r3,[r7,#244]
 2677 18ae 83F00043 	 eor r3,r3,#-2147483648
 2678 18b2 7B62     	 str r3,[r7,#36]
 2679 18b4 D7E90801 	 ldrd r0,[r7,#32]
 2680 18b8 FFF7FEFF 	 bl __aeabi_d2uiz
 2681 18bc 0346     	 mov r3,r0
 2682 18be DBB2     	 uxtb r3,r3
 652:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2683              	 .loc 1 652 0 discriminator 1
 2684 18c0 5B42     	 negs r3,r3
 2685 18c2 DBB2     	 uxtb r3,r3
 2686 18c4 05E0     	 b .L175
 2687              	.L280:
 652:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2688              	 .loc 1 652 0 is_stmt 0 discriminator 2
 2689 18c6 D7E93C01 	 ldrd r0,[r7,#240]
 2690 18ca FFF7FEFF 	 bl __aeabi_d2uiz
 2691 18ce 0346     	 mov r3,r0
 2692 18d0 DBB2     	 uxtb r3,r3
 2693              	.L175:
 652:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2694              	 .loc 1 652 0 discriminator 4
 2695 18d2 554A     	 ldr r2,.L307+8
 2696 18d4 82F8A136 	 strb r3,[r2,#1697]
 654:../Simulink/Subsystem_OutputData.c **** 
 655:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S98>/Data Type Conversion10' */
 656:../Simulink/Subsystem_OutputData.c **** 
 657:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S68>/Data Store Write6' */
 658:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_U_Bat = VCU_B.DataTypeConversion10_bm;
 2697              	 .loc 1 658 0 is_stmt 1 discriminator 4
 2698 18d8 534B     	 ldr r3,.L307+8
 2699 18da 93F8A126 	 ldrb r2,[r3,#1697]
 2700 18de 534B     	 ldr r3,.L307+12
 2701 18e0 83F81121 	 strb r2,[r3,#273]
 659:../Simulink/Subsystem_OutputData.c **** 
 660:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S106>/Add1' */
 661:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_jp = VCU_B.Saturation;
 2702              	 .loc 1 661 0 discriminator 4
 2703 18e4 504B     	 ldr r3,.L307+8
 2704 18e6 D3E99623 	 ldrd r2,[r3,#600]
 2705 18ea 4F49     	 ldr r1,.L307+8
 2706 18ec 01F58061 	 add r1,r1,#1024
 2707 18f0 C1E90023 	 strd r2,[r1]
 662:../Simulink/Subsystem_OutputData.c **** 
 663:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S69>/Data Store Write' */
 664:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_Fans_active = VCU_B.Add1_jp;
 2708              	 .loc 1 664 0 discriminator 4
 2709 18f4 4C4B     	 ldr r3,.L307+8
 2710 18f6 03F58063 	 add r3,r3,#1024
 2711 18fa D3E90023 	 ldrd r2,[r3]
 2712 18fe 4B49     	 ldr r1,.L307+12
 2713 1900 C1E90823 	 strd r2,[r1,#32]
 665:../Simulink/Subsystem_OutputData.c **** 
 666:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S69>/Data Store Write1' */
 667:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_Waterpump_active = VCU_ConstB.Add1;
 2714              	 .loc 1 667 0 discriminator 4
 2715 1904 4C4B     	 ldr r3,.L307+24
 2716 1906 D3E90223 	 ldrd r2,[r3,#8]
 2717 190a 4849     	 ldr r1,.L307+12
 2718 190c C1E90A23 	 strd r2,[r1,#40]
 668:../Simulink/Subsystem_OutputData.c **** 
 669:../Simulink/Subsystem_OutputData.c ****   /* RelationalOperator: '<S109>/Compare' incorporates:
 670:../Simulink/Subsystem_OutputData.c ****    *  Constant: '<S109>/Constant'
 671:../Simulink/Subsystem_OutputData.c ****    */
 672:../Simulink/Subsystem_OutputData.c ****   VCU_B.Compare_mi = (VCU_B.VOVG_ShiftUp > 0.0);
 2719              	 .loc 1 672 0 discriminator 4
 2720 1910 454B     	 ldr r3,.L307+8
 2721 1912 D3E90023 	 ldrd r2,[r3]
 2722 1916 0121     	 movs r1,#1
 2723 1918 0C46     	 mov r4,r1
 2724 191a 1046     	 mov r0,r2
 2725 191c 1946     	 mov r1,r3
 2726 191e 4FF00002 	 mov r2,#0
 2727 1922 4FF00003 	 mov r3,#0
 2728 1926 FFF7FEFF 	 bl __aeabi_dcmpgt
 2729 192a 0346     	 mov r3,r0
 2730 192c 002B     	 cmp r3,#0
 2731 192e 01D1     	 bne .L176
 2732 1930 0023     	 movs r3,#0
 2733 1932 1C46     	 mov r4,r3
 2734              	.L176:
 2735 1934 E3B2     	 uxtb r3,r4
 2736 1936 1A46     	 mov r2,r3
 2737 1938 3B4B     	 ldr r3,.L307+8
 2738 193a 83F87927 	 strb r2,[r3,#1913]
 673:../Simulink/Subsystem_OutputData.c **** 
 674:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write' */
 675:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_VOVG_ShiftUp = VCU_B.Compare_mi;
 2739              	 .loc 1 675 0 discriminator 4
 2740 193e 3A4B     	 ldr r3,.L307+8
 2741 1940 93F87927 	 ldrb r2,[r3,#1913]
 2742 1944 394B     	 ldr r3,.L307+12
 2743 1946 83F84621 	 strb r2,[r3,#326]
 676:../Simulink/Subsystem_OutputData.c **** 
 677:../Simulink/Subsystem_OutputData.c ****   /* RelationalOperator: '<S110>/Compare' incorporates:
 678:../Simulink/Subsystem_OutputData.c ****    *  Constant: '<S110>/Constant'
 679:../Simulink/Subsystem_OutputData.c ****    */
 680:../Simulink/Subsystem_OutputData.c ****   VCU_B.Compare_ek = (VCU_B.VOVG_ShiftDown > 0.0);
 2744              	 .loc 1 680 0 discriminator 4
 2745 194a 374B     	 ldr r3,.L307+8
 2746 194c D3E90423 	 ldrd r2,[r3,#16]
 2747 1950 0121     	 movs r1,#1
 2748 1952 0C46     	 mov r4,r1
 2749 1954 1046     	 mov r0,r2
 2750 1956 1946     	 mov r1,r3
 2751 1958 4FF00002 	 mov r2,#0
 2752 195c 4FF00003 	 mov r3,#0
 2753 1960 FFF7FEFF 	 bl __aeabi_dcmpgt
 2754 1964 0346     	 mov r3,r0
 2755 1966 002B     	 cmp r3,#0
 2756 1968 01D1     	 bne .L177
 2757 196a 0023     	 movs r3,#0
 2758 196c 1C46     	 mov r4,r3
 2759              	.L177:
 2760 196e E3B2     	 uxtb r3,r4
 2761 1970 1A46     	 mov r2,r3
 2762 1972 2D4B     	 ldr r3,.L307+8
 2763 1974 83F87A27 	 strb r2,[r3,#1914]
 681:../Simulink/Subsystem_OutputData.c **** 
 682:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write1' */
 683:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_VOVG_ShiftDown = VCU_B.Compare_ek;
 2764              	 .loc 1 683 0 discriminator 4
 2765 1978 2B4B     	 ldr r3,.L307+8
 2766 197a 93F87A27 	 ldrb r2,[r3,#1914]
 2767 197e 2B4B     	 ldr r3,.L307+12
 2768 1980 83F84721 	 strb r2,[r3,#327]
 684:../Simulink/Subsystem_OutputData.c **** 
 685:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S63>/Gain4' */
 686:../Simulink/Subsystem_OutputData.c ****   tmp = floor(65535.0 * VCU_B.Saturation);
 2769              	 .loc 1 686 0 discriminator 4
 2770 1984 284B     	 ldr r3,.L307+8
 2771 1986 D3E99623 	 ldrd r2,[r3,#600]
 2772 198a 1046     	 mov r0,r2
 2773 198c 1946     	 mov r1,r3
 2774 198e 24A3     	 adr r3,.L307
 2775 1990 D3E90023 	 ldrd r2,[r3]
 2776 1994 FFF7FEFF 	 bl __aeabi_dmul
 2777 1998 0246     	 mov r2,r0
 2778 199a 0B46     	 mov r3,r1
 2779 199c 1046     	 mov r0,r2
 2780 199e 1946     	 mov r1,r3
 2781 19a0 FFF7FEFF 	 bl floor
 2782 19a4 C7E93C01 	 strd r0,[r7,#240]
 687:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 2783              	 .loc 1 687 0 discriminator 4
 2784 19a8 D7E93C01 	 ldrd r0,[r7,#240]
 2785 19ac FFF7FEFF 	 bl rtIsNaN
 2786 19b0 0346     	 mov r3,r0
 2787 19b2 002B     	 cmp r3,#0
 2788 19b4 06D1     	 bne .L178
 2789              	 .loc 1 687 0 is_stmt 0 discriminator 1
 2790 19b6 D7E93C01 	 ldrd r0,[r7,#240]
 2791 19ba FFF7FEFF 	 bl rtIsInf
 2792 19be 0346     	 mov r3,r0
 2793 19c0 002B     	 cmp r3,#0
 2794 19c2 06D0     	 beq .L179
 2795              	.L178:
 688:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 2796              	 .loc 1 688 0 is_stmt 1
 2797 19c4 4FF00002 	 mov r2,#0
 2798 19c8 4FF00003 	 mov r3,#0
 2799 19cc C7E93C23 	 strd r2,[r7,#240]
 2800 19d0 08E0     	 b .L180
 2801              	.L179:
 689:../Simulink/Subsystem_OutputData.c ****   } else {
 690:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 2802              	 .loc 1 690 0
 2803 19d2 D7E93C01 	 ldrd r0,[r7,#240]
 2804 19d6 4FF00002 	 mov r2,#0
 2805 19da 184B     	 ldr r3,.L307+28
 2806 19dc FFF7FEFF 	 bl fmod
 2807 19e0 C7E93C01 	 strd r0,[r7,#240]
 2808              	.L180:
 691:../Simulink/Subsystem_OutputData.c ****   }
 692:../Simulink/Subsystem_OutputData.c **** 
 693:../Simulink/Subsystem_OutputData.c ****   VCU_B.Gain4_f = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)-(int16_T)(uint16_T)
 2809              	 .loc 1 693 0
 2810 19e4 D7E93C01 	 ldrd r0,[r7,#240]
 2811 19e8 4FF00002 	 mov r2,#0
 2812 19ec 4FF00003 	 mov r3,#0
 2813 19f0 FFF7FEFF 	 bl __aeabi_dcmplt
 2814 19f4 0346     	 mov r3,r0
 2815 19f6 002B     	 cmp r3,#0
 2816 19f8 22D0     	 beq .L281
 694:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 2817              	 .loc 1 694 0 discriminator 1
 2818 19fa D7F8F030 	 ldr r3,[r7,#240]
 2819 19fe BB61     	 str r3,[r7,#24]
 2820 1a00 D7F8F430 	 ldr r3,[r7,#244]
 2821 1a04 83F00043 	 eor r3,r3,#-2147483648
 2822 1a08 FB61     	 str r3,[r7,#28]
 693:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 2823              	 .loc 1 693 0 discriminator 1
 2824 1a0a D7E90601 	 ldrd r0,[r7,#24]
 2825 1a0e FFF7FEFF 	 bl __aeabi_d2uiz
 2826 1a12 0346     	 mov r3,r0
 2827 1a14 9BB2     	 uxth r3,r3
 2828 1a16 5B42     	 negs r3,r3
 2829 1a18 9BB2     	 uxth r3,r3
 2830 1a1a 17E0     	 b .L183
 2831              	.L308:
 2832 1a1c AFF30080 	 .align 3
 2833              	.L307:
 2834 1a20 00000000 	 .word 0
 2835 1a24 E0FFEF40 	 .word 1089470432
 2836 1a28 00000000 	 .word VCU_B
 2837 1a2c 00000000 	 .word VCU_DW
 2838 1a30 00002440 	 .word 1076101120
 2839 1a34 00007040 	 .word 1081081856
 2840 1a38 00000000 	 .word VCU_ConstB
 2841 1a3c 0000F040 	 .word 1089470464
 2842              	.L281:
 693:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 2843              	 .loc 1 693 0 is_stmt 0 discriminator 2
 2844 1a40 D7E93C01 	 ldrd r0,[r7,#240]
 2845 1a44 FFF7FEFF 	 bl __aeabi_d2uiz
 2846 1a48 0346     	 mov r3,r0
 2847 1a4a 9BB2     	 uxth r3,r3
 2848              	.L183:
 693:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 2849              	 .loc 1 693 0 discriminator 4
 2850 1a4c AA4A     	 ldr r2,.L309+8
 2851 1a4e A2F85236 	 strh r3,[r2,#1618]
 695:../Simulink/Subsystem_OutputData.c **** 
 696:../Simulink/Subsystem_OutputData.c ****   /* End of Gain: '<S63>/Gain4' */
 697:../Simulink/Subsystem_OutputData.c **** 
 698:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write10' */
 699:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_Fans2_PWM_active = VCU_B.Gain4_f;
 2852              	 .loc 1 699 0 is_stmt 1 discriminator 4
 2853 1a52 A94B     	 ldr r3,.L309+8
 2854 1a54 B3F85226 	 ldrh r2,[r3,#1618]
 2855 1a58 A84B     	 ldr r3,.L309+12
 2856 1a5a A3F8B220 	 strh r2,[r3,#178]
 700:../Simulink/Subsystem_OutputData.c **** 
 701:../Simulink/Subsystem_OutputData.c ****   /* RelationalOperator: '<S113>/Compare' incorporates:
 702:../Simulink/Subsystem_OutputData.c ****    *  Constant: '<S113>/Constant'
 703:../Simulink/Subsystem_OutputData.c ****    */
 704:../Simulink/Subsystem_OutputData.c ****   VCU_B.Compare_pr = (VCU_B.Ignition_Cut > 0.0);
 2857              	 .loc 1 704 0 discriminator 4
 2858 1a5e A64B     	 ldr r3,.L309+8
 2859 1a60 D3E90623 	 ldrd r2,[r3,#24]
 2860 1a64 0121     	 movs r1,#1
 2861 1a66 0C46     	 mov r4,r1
 2862 1a68 1046     	 mov r0,r2
 2863 1a6a 1946     	 mov r1,r3
 2864 1a6c 4FF00002 	 mov r2,#0
 2865 1a70 4FF00003 	 mov r3,#0
 2866 1a74 FFF7FEFF 	 bl __aeabi_dcmpgt
 2867 1a78 0346     	 mov r3,r0
 2868 1a7a 002B     	 cmp r3,#0
 2869 1a7c 01D1     	 bne .L184
 2870 1a7e 0023     	 movs r3,#0
 2871 1a80 1C46     	 mov r4,r3
 2872              	.L184:
 2873 1a82 E3B2     	 uxtb r3,r4
 2874 1a84 1A46     	 mov r2,r3
 2875 1a86 9C4B     	 ldr r3,.L309+8
 2876 1a88 83F87B27 	 strb r2,[r3,#1915]
 705:../Simulink/Subsystem_OutputData.c **** 
 706:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write2' */
 707:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_Ignition_Cut = VCU_B.Compare_pr;
 2877              	 .loc 1 707 0 discriminator 4
 2878 1a8c 9A4B     	 ldr r3,.L309+8
 2879 1a8e 93F87B27 	 ldrb r2,[r3,#1915]
 2880 1a92 9A4B     	 ldr r3,.L309+12
 2881 1a94 83F84921 	 strb r2,[r3,#329]
 708:../Simulink/Subsystem_OutputData.c **** 
 709:../Simulink/Subsystem_OutputData.c ****   /* RelationalOperator: '<S111>/Compare' incorporates:
 710:../Simulink/Subsystem_OutputData.c ****    *  Constant: '<S111>/Constant'
 711:../Simulink/Subsystem_OutputData.c ****    */
 712:../Simulink/Subsystem_OutputData.c ****   VCU_B.Compare_d3 = (VCU_B.VOVG_IN > 0.0);
 2882              	 .loc 1 712 0 discriminator 4
 2883 1a98 974B     	 ldr r3,.L309+8
 2884 1a9a D3E90823 	 ldrd r2,[r3,#32]
 2885 1a9e 0121     	 movs r1,#1
 2886 1aa0 0C46     	 mov r4,r1
 2887 1aa2 1046     	 mov r0,r2
 2888 1aa4 1946     	 mov r1,r3
 2889 1aa6 4FF00002 	 mov r2,#0
 2890 1aaa 4FF00003 	 mov r3,#0
 2891 1aae FFF7FEFF 	 bl __aeabi_dcmpgt
 2892 1ab2 0346     	 mov r3,r0
 2893 1ab4 002B     	 cmp r3,#0
 2894 1ab6 01D1     	 bne .L185
 2895 1ab8 0023     	 movs r3,#0
 2896 1aba 1C46     	 mov r4,r3
 2897              	.L185:
 2898 1abc E3B2     	 uxtb r3,r4
 2899 1abe 1A46     	 mov r2,r3
 2900 1ac0 8D4B     	 ldr r3,.L309+8
 2901 1ac2 83F87C27 	 strb r2,[r3,#1916]
 713:../Simulink/Subsystem_OutputData.c **** 
 714:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write3' */
 715:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_VOVG_IN = VCU_B.Compare_d3;
 2902              	 .loc 1 715 0 discriminator 4
 2903 1ac6 8C4B     	 ldr r3,.L309+8
 2904 1ac8 93F87C27 	 ldrb r2,[r3,#1916]
 2905 1acc 8B4B     	 ldr r3,.L309+12
 2906 1ace 83F84A21 	 strb r2,[r3,#330]
 716:../Simulink/Subsystem_OutputData.c **** 
 717:../Simulink/Subsystem_OutputData.c ****   /* RelationalOperator: '<S112>/Compare' incorporates:
 718:../Simulink/Subsystem_OutputData.c ****    *  Constant: '<S112>/Constant'
 719:../Simulink/Subsystem_OutputData.c ****    */
 720:../Simulink/Subsystem_OutputData.c ****   VCU_B.Compare_bb = (VCU_B.VOVG_OUT > 0.0);
 2907              	 .loc 1 720 0 discriminator 4
 2908 1ad2 894B     	 ldr r3,.L309+8
 2909 1ad4 D3E90A23 	 ldrd r2,[r3,#40]
 2910 1ad8 0121     	 movs r1,#1
 2911 1ada 0C46     	 mov r4,r1
 2912 1adc 1046     	 mov r0,r2
 2913 1ade 1946     	 mov r1,r3
 2914 1ae0 4FF00002 	 mov r2,#0
 2915 1ae4 4FF00003 	 mov r3,#0
 2916 1ae8 FFF7FEFF 	 bl __aeabi_dcmpgt
 2917 1aec 0346     	 mov r3,r0
 2918 1aee 002B     	 cmp r3,#0
 2919 1af0 01D1     	 bne .L186
 2920 1af2 0023     	 movs r3,#0
 2921 1af4 1C46     	 mov r4,r3
 2922              	.L186:
 2923 1af6 E3B2     	 uxtb r3,r4
 2924 1af8 1A46     	 mov r2,r3
 2925 1afa 7F4B     	 ldr r3,.L309+8
 2926 1afc 83F87D27 	 strb r2,[r3,#1917]
 721:../Simulink/Subsystem_OutputData.c **** 
 722:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write4' */
 723:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_VOVG_OUT = VCU_B.Compare_bb;
 2927              	 .loc 1 723 0 discriminator 4
 2928 1b00 7D4B     	 ldr r3,.L309+8
 2929 1b02 93F87D27 	 ldrb r2,[r3,#1917]
 2930 1b06 7D4B     	 ldr r3,.L309+12
 2931 1b08 83F84B21 	 strb r2,[r3,#331]
 724:../Simulink/Subsystem_OutputData.c **** 
 725:../Simulink/Subsystem_OutputData.c ****   /* Saturate: '<S63>/Saturation1' */
 726:../Simulink/Subsystem_OutputData.c ****   if (VCU_B.MHJ9_IN > 1.0) {
 2932              	 .loc 1 726 0 discriminator 4
 2933 1b0c 7A4B     	 ldr r3,.L309+8
 2934 1b0e D3E90C23 	 ldrd r2,[r3,#48]
 2935 1b12 1046     	 mov r0,r2
 2936 1b14 1946     	 mov r1,r3
 2937 1b16 4FF00002 	 mov r2,#0
 2938 1b1a 794B     	 ldr r3,.L309+16
 2939 1b1c FFF7FEFF 	 bl __aeabi_dcmpgt
 2940 1b20 0346     	 mov r3,r0
 2941 1b22 002B     	 cmp r3,#0
 2942 1b24 08D0     	 beq .L282
 727:../Simulink/Subsystem_OutputData.c ****     VCU_B.Saturation1 = 1.0;
 2943              	 .loc 1 727 0
 2944 1b26 744B     	 ldr r3,.L309+8
 2945 1b28 03F58161 	 add r1,r3,#1032
 2946 1b2c 4FF00002 	 mov r2,#0
 2947 1b30 734B     	 ldr r3,.L309+16
 2948 1b32 C1E90023 	 strd r2,[r1]
 2949 1b36 1FE0     	 b .L189
 2950              	.L282:
 728:../Simulink/Subsystem_OutputData.c ****   } else if (VCU_B.MHJ9_IN < 0.0) {
 2951              	 .loc 1 728 0
 2952 1b38 6F4B     	 ldr r3,.L309+8
 2953 1b3a D3E90C23 	 ldrd r2,[r3,#48]
 2954 1b3e 1046     	 mov r0,r2
 2955 1b40 1946     	 mov r1,r3
 2956 1b42 4FF00002 	 mov r2,#0
 2957 1b46 4FF00003 	 mov r3,#0
 2958 1b4a FFF7FEFF 	 bl __aeabi_dcmplt
 2959 1b4e 0346     	 mov r3,r0
 2960 1b50 002B     	 cmp r3,#0
 2961 1b52 09D0     	 beq .L283
 729:../Simulink/Subsystem_OutputData.c ****     VCU_B.Saturation1 = 0.0;
 2962              	 .loc 1 729 0
 2963 1b54 684B     	 ldr r3,.L309+8
 2964 1b56 03F58161 	 add r1,r3,#1032
 2965 1b5a 4FF00002 	 mov r2,#0
 2966 1b5e 4FF00003 	 mov r3,#0
 2967 1b62 C1E90023 	 strd r2,[r1]
 2968 1b66 07E0     	 b .L189
 2969              	.L283:
 730:../Simulink/Subsystem_OutputData.c ****   } else {
 731:../Simulink/Subsystem_OutputData.c ****     VCU_B.Saturation1 = VCU_B.MHJ9_IN;
 2970              	 .loc 1 731 0
 2971 1b68 634B     	 ldr r3,.L309+8
 2972 1b6a D3E90C23 	 ldrd r2,[r3,#48]
 2973 1b6e 6249     	 ldr r1,.L309+8
 2974 1b70 01F58161 	 add r1,r1,#1032
 2975 1b74 C1E90023 	 strd r2,[r1]
 2976              	.L189:
 732:../Simulink/Subsystem_OutputData.c ****   }
 733:../Simulink/Subsystem_OutputData.c **** 
 734:../Simulink/Subsystem_OutputData.c ****   /* End of Saturate: '<S63>/Saturation1' */
 735:../Simulink/Subsystem_OutputData.c **** 
 736:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S63>/uint16 ' */
 737:../Simulink/Subsystem_OutputData.c ****   tmp = floor(65535.0 * VCU_B.Saturation1);
 2977              	 .loc 1 737 0
 2978 1b78 5F4B     	 ldr r3,.L309+8
 2979 1b7a 03F58163 	 add r3,r3,#1032
 2980 1b7e D3E90023 	 ldrd r2,[r3]
 2981 1b82 1046     	 mov r0,r2
 2982 1b84 1946     	 mov r1,r3
 2983 1b86 5AA3     	 adr r3,.L309
 2984 1b88 D3E90023 	 ldrd r2,[r3]
 2985 1b8c FFF7FEFF 	 bl __aeabi_dmul
 2986 1b90 0246     	 mov r2,r0
 2987 1b92 0B46     	 mov r3,r1
 2988 1b94 1046     	 mov r0,r2
 2989 1b96 1946     	 mov r1,r3
 2990 1b98 FFF7FEFF 	 bl floor
 2991 1b9c C7E93C01 	 strd r0,[r7,#240]
 738:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 2992              	 .loc 1 738 0
 2993 1ba0 D7E93C01 	 ldrd r0,[r7,#240]
 2994 1ba4 FFF7FEFF 	 bl rtIsNaN
 2995 1ba8 0346     	 mov r3,r0
 2996 1baa 002B     	 cmp r3,#0
 2997 1bac 06D1     	 bne .L192
 2998              	 .loc 1 738 0 is_stmt 0 discriminator 1
 2999 1bae D7E93C01 	 ldrd r0,[r7,#240]
 3000 1bb2 FFF7FEFF 	 bl rtIsInf
 3001 1bb6 0346     	 mov r3,r0
 3002 1bb8 002B     	 cmp r3,#0
 3003 1bba 06D0     	 beq .L193
 3004              	.L192:
 739:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 3005              	 .loc 1 739 0 is_stmt 1
 3006 1bbc 4FF00002 	 mov r2,#0
 3007 1bc0 4FF00003 	 mov r3,#0
 3008 1bc4 C7E93C23 	 strd r2,[r7,#240]
 3009 1bc8 08E0     	 b .L194
 3010              	.L193:
 740:../Simulink/Subsystem_OutputData.c ****   } else {
 741:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 3011              	 .loc 1 741 0
 3012 1bca D7E93C01 	 ldrd r0,[r7,#240]
 3013 1bce 4FF00002 	 mov r2,#0
 3014 1bd2 4C4B     	 ldr r3,.L309+20
 3015 1bd4 FFF7FEFF 	 bl fmod
 3016 1bd8 C7E93C01 	 strd r0,[r7,#240]
 3017              	.L194:
 742:../Simulink/Subsystem_OutputData.c ****   }
 743:../Simulink/Subsystem_OutputData.c **** 
 744:../Simulink/Subsystem_OutputData.c ****   VCU_B.uint16 = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)-(int16_T)(uint16_T)
 3018              	 .loc 1 744 0
 3019 1bdc D7E93C01 	 ldrd r0,[r7,#240]
 3020 1be0 4FF00002 	 mov r2,#0
 3021 1be4 4FF00003 	 mov r3,#0
 3022 1be8 FFF7FEFF 	 bl __aeabi_dcmplt
 3023 1bec 0346     	 mov r3,r0
 3024 1bee 002B     	 cmp r3,#0
 3025 1bf0 10D0     	 beq .L284
 745:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3026              	 .loc 1 745 0 discriminator 1
 3027 1bf2 D7F8F030 	 ldr r3,[r7,#240]
 3028 1bf6 3B61     	 str r3,[r7,#16]
 3029 1bf8 D7F8F430 	 ldr r3,[r7,#244]
 3030 1bfc 83F00043 	 eor r3,r3,#-2147483648
 3031 1c00 7B61     	 str r3,[r7,#20]
 744:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3032              	 .loc 1 744 0 discriminator 1
 3033 1c02 D7E90401 	 ldrd r0,[r7,#16]
 3034 1c06 FFF7FEFF 	 bl __aeabi_d2uiz
 3035 1c0a 0346     	 mov r3,r0
 3036 1c0c 9BB2     	 uxth r3,r3
 3037 1c0e 5B42     	 negs r3,r3
 3038 1c10 9BB2     	 uxth r3,r3
 3039 1c12 05E0     	 b .L197
 3040              	.L284:
 744:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3041              	 .loc 1 744 0 is_stmt 0 discriminator 2
 3042 1c14 D7E93C01 	 ldrd r0,[r7,#240]
 3043 1c18 FFF7FEFF 	 bl __aeabi_d2uiz
 3044 1c1c 0346     	 mov r3,r0
 3045 1c1e 9BB2     	 uxth r3,r3
 3046              	.L197:
 744:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3047              	 .loc 1 744 0 discriminator 4
 3048 1c20 354A     	 ldr r2,.L309+8
 3049 1c22 A2F85436 	 strh r3,[r2,#1620]
 746:../Simulink/Subsystem_OutputData.c **** 
 747:../Simulink/Subsystem_OutputData.c ****   /* End of Gain: '<S63>/uint16 ' */
 748:../Simulink/Subsystem_OutputData.c **** 
 749:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write5' */
 750:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_MHJ9_IN = VCU_B.uint16;
 3050              	 .loc 1 750 0 is_stmt 1 discriminator 4
 3051 1c26 344B     	 ldr r3,.L309+8
 3052 1c28 B3F85426 	 ldrh r2,[r3,#1620]
 3053 1c2c 334B     	 ldr r3,.L309+12
 3054 1c2e A3F8B420 	 strh r2,[r3,#180]
 751:../Simulink/Subsystem_OutputData.c **** 
 752:../Simulink/Subsystem_OutputData.c ****   /* Saturate: '<S63>/Saturation2' */
 753:../Simulink/Subsystem_OutputData.c ****   if (VCU_B.MHJ9_OUT > 1.0) {
 3055              	 .loc 1 753 0 discriminator 4
 3056 1c32 314B     	 ldr r3,.L309+8
 3057 1c34 D3E90E23 	 ldrd r2,[r3,#56]
 3058 1c38 1046     	 mov r0,r2
 3059 1c3a 1946     	 mov r1,r3
 3060 1c3c 4FF00002 	 mov r2,#0
 3061 1c40 2F4B     	 ldr r3,.L309+16
 3062 1c42 FFF7FEFF 	 bl __aeabi_dcmpgt
 3063 1c46 0346     	 mov r3,r0
 3064 1c48 002B     	 cmp r3,#0
 3065 1c4a 08D0     	 beq .L285
 754:../Simulink/Subsystem_OutputData.c ****     VCU_B.Saturation2 = 1.0;
 3066              	 .loc 1 754 0
 3067 1c4c 2A4B     	 ldr r3,.L309+8
 3068 1c4e 03F58261 	 add r1,r3,#1040
 3069 1c52 4FF00002 	 mov r2,#0
 3070 1c56 2A4B     	 ldr r3,.L309+16
 3071 1c58 C1E90023 	 strd r2,[r1]
 3072 1c5c 1FE0     	 b .L200
 3073              	.L285:
 755:../Simulink/Subsystem_OutputData.c ****   } else if (VCU_B.MHJ9_OUT < 0.0) {
 3074              	 .loc 1 755 0
 3075 1c5e 264B     	 ldr r3,.L309+8
 3076 1c60 D3E90E23 	 ldrd r2,[r3,#56]
 3077 1c64 1046     	 mov r0,r2
 3078 1c66 1946     	 mov r1,r3
 3079 1c68 4FF00002 	 mov r2,#0
 3080 1c6c 4FF00003 	 mov r3,#0
 3081 1c70 FFF7FEFF 	 bl __aeabi_dcmplt
 3082 1c74 0346     	 mov r3,r0
 3083 1c76 002B     	 cmp r3,#0
 3084 1c78 09D0     	 beq .L286
 756:../Simulink/Subsystem_OutputData.c ****     VCU_B.Saturation2 = 0.0;
 3085              	 .loc 1 756 0
 3086 1c7a 1F4B     	 ldr r3,.L309+8
 3087 1c7c 03F58261 	 add r1,r3,#1040
 3088 1c80 4FF00002 	 mov r2,#0
 3089 1c84 4FF00003 	 mov r3,#0
 3090 1c88 C1E90023 	 strd r2,[r1]
 3091 1c8c 07E0     	 b .L200
 3092              	.L286:
 757:../Simulink/Subsystem_OutputData.c ****   } else {
 758:../Simulink/Subsystem_OutputData.c ****     VCU_B.Saturation2 = VCU_B.MHJ9_OUT;
 3093              	 .loc 1 758 0
 3094 1c8e 1A4B     	 ldr r3,.L309+8
 3095 1c90 D3E90E23 	 ldrd r2,[r3,#56]
 3096 1c94 1849     	 ldr r1,.L309+8
 3097 1c96 01F58261 	 add r1,r1,#1040
 3098 1c9a C1E90023 	 strd r2,[r1]
 3099              	.L200:
 759:../Simulink/Subsystem_OutputData.c ****   }
 760:../Simulink/Subsystem_OutputData.c **** 
 761:../Simulink/Subsystem_OutputData.c ****   /* End of Saturate: '<S63>/Saturation2' */
 762:../Simulink/Subsystem_OutputData.c **** 
 763:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S63>/uint16_1 ' */
 764:../Simulink/Subsystem_OutputData.c ****   tmp = floor(65535.0 * VCU_B.Saturation2);
 3100              	 .loc 1 764 0
 3101 1c9e 164B     	 ldr r3,.L309+8
 3102 1ca0 03F58263 	 add r3,r3,#1040
 3103 1ca4 D3E90023 	 ldrd r2,[r3]
 3104 1ca8 1046     	 mov r0,r2
 3105 1caa 1946     	 mov r1,r3
 3106 1cac 10A3     	 adr r3,.L309
 3107 1cae D3E90023 	 ldrd r2,[r3]
 3108 1cb2 FFF7FEFF 	 bl __aeabi_dmul
 3109 1cb6 0246     	 mov r2,r0
 3110 1cb8 0B46     	 mov r3,r1
 3111 1cba 1046     	 mov r0,r2
 3112 1cbc 1946     	 mov r1,r3
 3113 1cbe FFF7FEFF 	 bl floor
 3114 1cc2 C7E93C01 	 strd r0,[r7,#240]
 765:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 3115              	 .loc 1 765 0
 3116 1cc6 D7E93C01 	 ldrd r0,[r7,#240]
 3117 1cca FFF7FEFF 	 bl rtIsNaN
 3118 1cce 0346     	 mov r3,r0
 3119 1cd0 002B     	 cmp r3,#0
 3120 1cd2 06D1     	 bne .L203
 3121              	 .loc 1 765 0 is_stmt 0 discriminator 1
 3122 1cd4 D7E93C01 	 ldrd r0,[r7,#240]
 3123 1cd8 FFF7FEFF 	 bl rtIsInf
 3124 1cdc 0346     	 mov r3,r0
 3125 1cde 002B     	 cmp r3,#0
 3126 1ce0 12D0     	 beq .L204
 3127              	.L203:
 766:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 3128              	 .loc 1 766 0 is_stmt 1
 3129 1ce2 4FF00002 	 mov r2,#0
 3130 1ce6 4FF00003 	 mov r3,#0
 3131 1cea C7E93C23 	 strd r2,[r7,#240]
 3132 1cee 14E0     	 b .L205
 3133              	.L310:
 3134              	 .align 3
 3135              	.L309:
 3136 1cf0 00000000 	 .word 0
 3137 1cf4 E0FFEF40 	 .word 1089470432
 3138 1cf8 00000000 	 .word VCU_B
 3139 1cfc 00000000 	 .word VCU_DW
 3140 1d00 0000F03F 	 .word 1072693248
 3141 1d04 0000F040 	 .word 1089470464
 3142              	.L204:
 767:../Simulink/Subsystem_OutputData.c ****   } else {
 768:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 3143              	 .loc 1 768 0
 3144 1d08 D7E93C01 	 ldrd r0,[r7,#240]
 3145 1d0c 4FF00002 	 mov r2,#0
 3146 1d10 514B     	 ldr r3,.L311+8
 3147 1d12 FFF7FEFF 	 bl fmod
 3148 1d16 C7E93C01 	 strd r0,[r7,#240]
 3149              	.L205:
 769:../Simulink/Subsystem_OutputData.c ****   }
 770:../Simulink/Subsystem_OutputData.c **** 
 771:../Simulink/Subsystem_OutputData.c ****   VCU_B.uint16_1 = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)-(int16_T)(uint16_T)
 3150              	 .loc 1 771 0
 3151 1d1a D7E93C01 	 ldrd r0,[r7,#240]
 3152 1d1e 4FF00002 	 mov r2,#0
 3153 1d22 4FF00003 	 mov r3,#0
 3154 1d26 FFF7FEFF 	 bl __aeabi_dcmplt
 3155 1d2a 0346     	 mov r3,r0
 3156 1d2c 002B     	 cmp r3,#0
 3157 1d2e 10D0     	 beq .L287
 772:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3158              	 .loc 1 772 0 discriminator 1
 3159 1d30 D7F8F030 	 ldr r3,[r7,#240]
 3160 1d34 BB60     	 str r3,[r7,#8]
 3161 1d36 D7F8F430 	 ldr r3,[r7,#244]
 3162 1d3a 83F00043 	 eor r3,r3,#-2147483648
 3163 1d3e FB60     	 str r3,[r7,#12]
 771:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3164              	 .loc 1 771 0 discriminator 1
 3165 1d40 D7E90201 	 ldrd r0,[r7,#8]
 3166 1d44 FFF7FEFF 	 bl __aeabi_d2uiz
 3167 1d48 0346     	 mov r3,r0
 3168 1d4a 9BB2     	 uxth r3,r3
 3169 1d4c 5B42     	 negs r3,r3
 3170 1d4e 9BB2     	 uxth r3,r3
 3171 1d50 05E0     	 b .L208
 3172              	.L287:
 771:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3173              	 .loc 1 771 0 is_stmt 0 discriminator 2
 3174 1d52 D7E93C01 	 ldrd r0,[r7,#240]
 3175 1d56 FFF7FEFF 	 bl __aeabi_d2uiz
 3176 1d5a 0346     	 mov r3,r0
 3177 1d5c 9BB2     	 uxth r3,r3
 3178              	.L208:
 771:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3179              	 .loc 1 771 0 discriminator 4
 3180 1d5e 3F4A     	 ldr r2,.L311+12
 3181 1d60 A2F85636 	 strh r3,[r2,#1622]
 773:../Simulink/Subsystem_OutputData.c **** 
 774:../Simulink/Subsystem_OutputData.c ****   /* End of Gain: '<S63>/uint16_1 ' */
 775:../Simulink/Subsystem_OutputData.c **** 
 776:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write6' */
 777:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_MHJ9_OUT = VCU_B.uint16_1;
 3182              	 .loc 1 777 0 is_stmt 1 discriminator 4
 3183 1d64 3D4B     	 ldr r3,.L311+12
 3184 1d66 B3F85626 	 ldrh r2,[r3,#1622]
 3185 1d6a 3D4B     	 ldr r3,.L311+16
 3186 1d6c A3F8B620 	 strh r2,[r3,#182]
 778:../Simulink/Subsystem_OutputData.c **** 
 779:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write8' */
 780:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_Waterpump_PWM_active = VCU_ConstB.Gain6;
 3187              	 .loc 1 780 0 discriminator 4
 3188 1d70 3C4B     	 ldr r3,.L311+20
 3189 1d72 1A8A     	 ldrh r2,[r3,#16]
 3190 1d74 3A4B     	 ldr r3,.L311+16
 3191 1d76 A3F8B820 	 strh r2,[r3,#184]
 781:../Simulink/Subsystem_OutputData.c **** 
 782:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S63>/Gain5' */
 783:../Simulink/Subsystem_OutputData.c ****   tmp = floor(65535.0 * VCU_B.Saturation);
 3192              	 .loc 1 783 0 discriminator 4
 3193 1d7a 384B     	 ldr r3,.L311+12
 3194 1d7c D3E99623 	 ldrd r2,[r3,#600]
 3195 1d80 1046     	 mov r0,r2
 3196 1d82 1946     	 mov r1,r3
 3197 1d84 32A3     	 adr r3,.L311
 3198 1d86 D3E90023 	 ldrd r2,[r3]
 3199 1d8a FFF7FEFF 	 bl __aeabi_dmul
 3200 1d8e 0246     	 mov r2,r0
 3201 1d90 0B46     	 mov r3,r1
 3202 1d92 1046     	 mov r0,r2
 3203 1d94 1946     	 mov r1,r3
 3204 1d96 FFF7FEFF 	 bl floor
 3205 1d9a C7E93C01 	 strd r0,[r7,#240]
 784:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 3206              	 .loc 1 784 0 discriminator 4
 3207 1d9e D7E93C01 	 ldrd r0,[r7,#240]
 3208 1da2 FFF7FEFF 	 bl rtIsNaN
 3209 1da6 0346     	 mov r3,r0
 3210 1da8 002B     	 cmp r3,#0
 3211 1daa 06D1     	 bne .L209
 3212              	 .loc 1 784 0 is_stmt 0 discriminator 1
 3213 1dac D7E93C01 	 ldrd r0,[r7,#240]
 3214 1db0 FFF7FEFF 	 bl rtIsInf
 3215 1db4 0346     	 mov r3,r0
 3216 1db6 002B     	 cmp r3,#0
 3217 1db8 06D0     	 beq .L210
 3218              	.L209:
 785:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 3219              	 .loc 1 785 0 is_stmt 1
 3220 1dba 4FF00002 	 mov r2,#0
 3221 1dbe 4FF00003 	 mov r3,#0
 3222 1dc2 C7E93C23 	 strd r2,[r7,#240]
 3223 1dc6 08E0     	 b .L211
 3224              	.L210:
 786:../Simulink/Subsystem_OutputData.c ****   } else {
 787:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 3225              	 .loc 1 787 0
 3226 1dc8 D7E93C01 	 ldrd r0,[r7,#240]
 3227 1dcc 4FF00002 	 mov r2,#0
 3228 1dd0 214B     	 ldr r3,.L311+8
 3229 1dd2 FFF7FEFF 	 bl fmod
 3230 1dd6 C7E93C01 	 strd r0,[r7,#240]
 3231              	.L211:
 788:../Simulink/Subsystem_OutputData.c ****   }
 789:../Simulink/Subsystem_OutputData.c **** 
 790:../Simulink/Subsystem_OutputData.c ****   VCU_B.Gain5 = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)-(int16_T)(uint16_T)
 3232              	 .loc 1 790 0
 3233 1dda D7E93C01 	 ldrd r0,[r7,#240]
 3234 1dde 4FF00002 	 mov r2,#0
 3235 1de2 4FF00003 	 mov r3,#0
 3236 1de6 FFF7FEFF 	 bl __aeabi_dcmplt
 3237 1dea 0346     	 mov r3,r0
 3238 1dec 002B     	 cmp r3,#0
 3239 1dee 10D0     	 beq .L288
 791:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3240              	 .loc 1 791 0 discriminator 1
 3241 1df0 D7F8F030 	 ldr r3,[r7,#240]
 3242 1df4 3B60     	 str r3,[r7]
 3243 1df6 D7F8F430 	 ldr r3,[r7,#244]
 3244 1dfa 83F00043 	 eor r3,r3,#-2147483648
 3245 1dfe 7B60     	 str r3,[r7,#4]
 790:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3246              	 .loc 1 790 0 discriminator 1
 3247 1e00 D7E90001 	 ldrd r0,[r7]
 3248 1e04 FFF7FEFF 	 bl __aeabi_d2uiz
 3249 1e08 0346     	 mov r3,r0
 3250 1e0a 9BB2     	 uxth r3,r3
 3251 1e0c 5B42     	 negs r3,r3
 3252 1e0e 9BB2     	 uxth r3,r3
 3253 1e10 05E0     	 b .L214
 3254              	.L288:
 790:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3255              	 .loc 1 790 0 is_stmt 0 discriminator 2
 3256 1e12 D7E93C01 	 ldrd r0,[r7,#240]
 3257 1e16 FFF7FEFF 	 bl __aeabi_d2uiz
 3258 1e1a 0346     	 mov r3,r0
 3259 1e1c 9BB2     	 uxth r3,r3
 3260              	.L214:
 790:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3261              	 .loc 1 790 0 discriminator 4
 3262 1e1e 0F4A     	 ldr r2,.L311+12
 3263 1e20 A2F85836 	 strh r3,[r2,#1624]
 792:../Simulink/Subsystem_OutputData.c **** 
 793:../Simulink/Subsystem_OutputData.c ****   /* End of Gain: '<S63>/Gain5' */
 794:../Simulink/Subsystem_OutputData.c **** 
 795:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write9' */
 796:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_Fans1_PWM_active = VCU_B.Gain5;
 3264              	 .loc 1 796 0 is_stmt 1 discriminator 4
 3265 1e24 0D4B     	 ldr r3,.L311+12
 3266 1e26 B3F85826 	 ldrh r2,[r3,#1624]
 3267 1e2a 0D4B     	 ldr r3,.L311+16
 3268 1e2c A3F8BA20 	 strh r2,[r3,#186]
 797:../Simulink/Subsystem_OutputData.c **** 
 798:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write11' */
 799:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_BSD = VCU_B.LogicalOperator1_a;
 3269              	 .loc 1 799 0 discriminator 4
 3270 1e30 0A4B     	 ldr r3,.L311+12
 3271 1e32 93F87727 	 ldrb r2,[r3,#1911]
 3272 1e36 0A4B     	 ldr r3,.L311+16
 3273 1e38 83F84821 	 strb r2,[r3,#328]
 800:../Simulink/Subsystem_OutputData.c **** 
 801:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write7' */
 802:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_Brakelight = VCU_B.Brakelight_f;
 3274              	 .loc 1 802 0 discriminator 4
 3275 1e3c 074B     	 ldr r3,.L311+12
 3276 1e3e 93F88227 	 ldrb r2,[r3,#1922]
 3277 1e42 074B     	 ldr r3,.L311+16
 3278 1e44 83F84C21 	 strb r2,[r3,#332]
 803:../Simulink/Subsystem_OutputData.c **** }
 3279              	 .loc 1 803 0 discriminator 4
 3280 1e48 F837     	 adds r7,r7,#248
 3281              	.LCFI3:
 3282              	 .cfi_def_cfa_offset 32
 3283 1e4a BD46     	 mov sp,r7
 3284              	.LCFI4:
 3285              	 .cfi_def_cfa_register 13
 3286              	 
 3287 1e4c BDE8B08F 	 pop {r4,r5,r7,r8,r9,r10,fp,pc}
 3288              	.L312:
 3289              	 .align 3
 3290              	.L311:
 3291 1e50 00000000 	 .word 0
 3292 1e54 E0FFEF40 	 .word 1089470432
 3293 1e58 0000F040 	 .word 1089470464
 3294 1e5c 00000000 	 .word VCU_B
 3295 1e60 00000000 	 .word VCU_DW
 3296 1e64 00000000 	 .word VCU_ConstB
 3297              	 .cfi_endproc
 3298              	.LFE175:
 3300              	 .text
 3301              	.Letext0:
 3302              	 .file 2 "c:\\dave\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 3303              	 .file 3 "../Simulink/rtwtypes.h"
 3304              	 .file 4 "c:\\dave\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 3305              	 .file 5 "../Simulink/VCU.h"
 3306              	 .file 6 "C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_14_VCU_jr20_Source/Libraries/CMSIS/Include/cmsis_gcc.h"
 3307              	 .file 7 "C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_14_VCU_jr20_Source/Libraries/CMSIS/Include/core_cm4.h"
 3308              	 .file 8 "C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_14_VCU_jr20_Source/Libraries/CMSIS/Infineon/XMC4500_series/Include/system_XMC4500.h"
DEFINED SYMBOLS
                            *ABS*:00000000 Subsystem_OutputData.c
    {standard input}:25     .text.FUNC_OutputData:00000000 $t
    {standard input}:30     .text.FUNC_OutputData:00000000 FUNC_OutputData
    {standard input}:351    .text.FUNC_OutputData:000002c8 $d
    {standard input}:359    .text.FUNC_OutputData:000002e0 $t
    {standard input}:630    .text.FUNC_OutputData:00000570 $d
    {standard input}:640    .text.FUNC_OutputData:00000590 $t
    {standard input}:925    .text.FUNC_OutputData:00000840 $d
    {standard input}:931    .text.FUNC_OutputData:00000850 $t
    {standard input}:1191   .text.FUNC_OutputData:00000ac0 $d
    {standard input}:1198   .text.FUNC_OutputData:00000ad4 $t
    {standard input}:1473   .text.FUNC_OutputData:00000d68 $d
    {standard input}:1479   .text.FUNC_OutputData:00000d78 $t
    {standard input}:1752   .text.FUNC_OutputData:00001008 $d
    {standard input}:1759   .text.FUNC_OutputData:0000101c $t
    {standard input}:2030   .text.FUNC_OutputData:000012a0 $d
    {standard input}:2036   .text.FUNC_OutputData:000012b0 $t
    {standard input}:2307   .text.FUNC_OutputData:00001538 $d
    {standard input}:2314   .text.FUNC_OutputData:0000154c $t
    {standard input}:2594   .text.FUNC_OutputData:000017e0 $d
    {standard input}:2601   .text.FUNC_OutputData:000017f4 $t
    {standard input}:2834   .text.FUNC_OutputData:00001a20 $d
    {standard input}:2844   .text.FUNC_OutputData:00001a40 $t
    {standard input}:3136   .text.FUNC_OutputData:00001cf0 $d
    {standard input}:3144   .text.FUNC_OutputData:00001d08 $t
    {standard input}:3291   .text.FUNC_OutputData:00001e50 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
__aeabi_dmul
__aeabi_dcmplt
__aeabi_d2uiz
__aeabi_ui2d
__aeabi_dcmpgt
floor
rtIsNaN
rtIsInf
fmod
VCU_B
VCU_DW
VCU_ConstB
