#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a33ee0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a34070 .scope module, "tb" "tb" 3 96;
 .timescale -12 -12;
L_0x1a44160 .functor NOT 1, L_0x1a83610, C4<0>, C4<0>, C4<0>;
L_0x1a445a0 .functor XOR 1, L_0x1a83230, L_0x1a83360, C4<0>, C4<0>;
L_0x1a44910 .functor XOR 1, L_0x1a445a0, L_0x1a834a0, C4<0>, C4<0>;
v0x1a721b0_0 .net *"_ivl_10", 0 0, L_0x1a834a0;  1 drivers
v0x1a722b0_0 .net *"_ivl_12", 0 0, L_0x1a44910;  1 drivers
v0x1a72390_0 .net *"_ivl_2", 0 0, L_0x1a83190;  1 drivers
v0x1a72450_0 .net *"_ivl_4", 0 0, L_0x1a83230;  1 drivers
v0x1a72530_0 .net *"_ivl_6", 0 0, L_0x1a83360;  1 drivers
v0x1a72660_0 .net *"_ivl_8", 0 0, L_0x1a445a0;  1 drivers
v0x1a72740_0 .var "clk", 0 0;
v0x1a727e0_0 .net "reset", 0 0, v0x1a71110_0;  1 drivers
v0x1a72880_0 .net "s", 0 0, v0x1a711b0_0;  1 drivers
v0x1a729b0_0 .var/2u "stats1", 159 0;
v0x1a72a90_0 .var/2u "strobe", 0 0;
v0x1a72b50_0 .net "tb_match", 0 0, L_0x1a83610;  1 drivers
v0x1a72bf0_0 .net "tb_mismatch", 0 0, L_0x1a44160;  1 drivers
v0x1a72c90_0 .net "w", 0 0, v0x1a71410_0;  1 drivers
v0x1a72d30_0 .net "z_dut", 0 0, v0x1a71e30_0;  1 drivers
v0x1a72dd0_0 .net "z_ref", 0 0, L_0x1a83000;  1 drivers
L_0x1a83190 .concat [ 1 0 0 0], L_0x1a83000;
L_0x1a83230 .concat [ 1 0 0 0], L_0x1a83000;
L_0x1a83360 .concat [ 1 0 0 0], v0x1a71e30_0;
L_0x1a834a0 .concat [ 1 0 0 0], L_0x1a83000;
L_0x1a83610 .cmp/eeq 1, L_0x1a83190, L_0x1a44910;
S_0x1a34200 .scope module, "good1" "reference_module" 3 139, 3 4 0, S_0x1a34070;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "w";
    .port_info 4 /OUTPUT 1 "z";
P_0x19f9a40 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x19f9a80 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
P_0x19f9ac0 .param/l "C" 0 3 11, +C4<00000000000000000000000000000010>;
P_0x19f9b00 .param/l "S10" 0 3 11, +C4<00000000000000000000000000000011>;
P_0x19f9b40 .param/l "S11" 0 3 11, +C4<00000000000000000000000000000100>;
P_0x19f9b80 .param/l "S20" 0 3 11, +C4<00000000000000000000000000000101>;
P_0x19f9bc0 .param/l "S21" 0 3 11, +C4<00000000000000000000000000000110>;
P_0x19f9c00 .param/l "S22" 0 3 11, +C4<00000000000000000000000000000111>;
v0x1a43960_0 .net *"_ivl_0", 31 0, L_0x1a72e70;  1 drivers
L_0x7f3edf617018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a43d00_0 .net *"_ivl_3", 28 0, L_0x7f3edf617018;  1 drivers
L_0x7f3edf617060 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1a44020_0 .net/2u *"_ivl_4", 31 0, L_0x7f3edf617060;  1 drivers
v0x1a44230_0 .net "clk", 0 0, v0x1a72740_0;  1 drivers
v0x1a44670_0 .var "next", 2 0;
v0x1a44710_0 .net "reset", 0 0, v0x1a71110_0;  alias, 1 drivers
v0x1a44a20_0 .net "s", 0 0, v0x1a711b0_0;  alias, 1 drivers
v0x1a70a30_0 .var "state", 2 0;
v0x1a70b10_0 .net "w", 0 0, v0x1a71410_0;  alias, 1 drivers
v0x1a70bd0_0 .net "z", 0 0, L_0x1a83000;  alias, 1 drivers
E_0x1a2a3a0 .event anyedge, v0x1a70a30_0, v0x1a44a20_0, v0x1a70b10_0;
E_0x1a29180 .event posedge, v0x1a44230_0;
L_0x1a72e70 .concat [ 3 29 0 0], v0x1a70a30_0, L_0x7f3edf617018;
L_0x1a83000 .cmp/eq 32, L_0x1a72e70, L_0x7f3edf617060;
S_0x1a70d30 .scope module, "stim1" "stimulus_gen" 3 133, 3 38 0, S_0x1a34070;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "w";
    .port_info 4 /INPUT 1 "tb_match";
v0x1a70fb0_0 .net "clk", 0 0, v0x1a72740_0;  alias, 1 drivers
v0x1a71070_0 .var/2u "failed", 0 0;
v0x1a71110_0 .var "reset", 0 0;
v0x1a711b0_0 .var "s", 0 0;
v0x1a71280_0 .var/2u "spulse_fail", 0 0;
v0x1a71370_0 .net "tb_match", 0 0, L_0x1a83610;  alias, 1 drivers
v0x1a71410_0 .var "w", 0 0;
E_0x1a29440/0 .event negedge, v0x1a44230_0;
E_0x1a29440/1 .event posedge, v0x1a44230_0;
E_0x1a29440 .event/or E_0x1a29440/0, E_0x1a29440/1;
S_0x1a71540 .scope module, "top_module1" "top_module" 3 146, 4 1 0, S_0x1a34070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "w";
    .port_info 4 /OUTPUT 1 "z";
enum0x1a10310 .enum4 (3)
   "STATE_A" 3'b000,
   "STATE_B" 3'b001,
   "STATE_C" 3'b010,
   "STATE_S10" 3'b011,
   "STATE_S11" 3'b100,
   "STATE_S20" 3'b101,
   "STATE_S21" 3'b110,
   "STATE_S22" 3'b111
 ;
v0x1a71860_0 .net "clk", 0 0, v0x1a72740_0;  alias, 1 drivers
v0x1a71970_0 .var "next_state", 2 0;
v0x1a71a50_0 .net "reset", 0 0, v0x1a71110_0;  alias, 1 drivers
v0x1a71b40_0 .net "s", 0 0, v0x1a711b0_0;  alias, 1 drivers
v0x1a71c30_0 .var "state", 2 0;
v0x1a71d40_0 .net "w", 0 0, v0x1a71410_0;  alias, 1 drivers
v0x1a71e30_0 .var "z", 0 0;
E_0x1a0e9f0 .event anyedge, v0x1a71c30_0, v0x1a44a20_0, v0x1a70b10_0;
E_0x1a53160 .event posedge, v0x1a44710_0, v0x1a44230_0;
S_0x1a71f90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 155, 3 155 0, S_0x1a34070;
 .timescale -12 -12;
E_0x1a53480 .event anyedge, v0x1a72a90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a72a90_0;
    %nor/r;
    %assign/vec4 v0x1a72a90_0, 0;
    %wait E_0x1a53480;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a70d30;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a71280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a71070_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1a70d30;
T_2 ;
    %wait E_0x1a29440;
    %load/vec4 v0x1a71370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a71070_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1a70d30;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a71110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a711b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a71410_0, 0;
    %wait E_0x1a29180;
    %wait E_0x1a29180;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a71110_0, 0;
    %wait E_0x1a29180;
    %wait E_0x1a29180;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a711b0_0, 0;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a29440;
    %vpi_func 3 65 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1a71410_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a71110_0, 0;
    %wait E_0x1a29180;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a71110_0, 0;
    %wait E_0x1a29180;
    %wait E_0x1a29180;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a29440;
    %vpi_func 3 75 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1a71410_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1a29180;
    %load/vec4 v0x1a71070_0;
    %assign/vec4 v0x1a71280_0, 0;
    %pushi/vec4 500, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a29440;
    %vpi_func 3 82 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1a71110_0, 0;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1a711b0_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1a71410_0, 0;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1a71070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v0x1a71280_0;
    %nor/r;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %vpi_call/w 3 88 "$display", "Hint: Your state machine should ignore input 's' after the state A to B transition." {0 0 0};
T_3.6 ;
    %delay 1, 0;
    %vpi_call/w 3 91 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1a34200;
T_4 ;
    %wait E_0x1a29180;
    %load/vec4 v0x1a44710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1a70a30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1a44670_0;
    %assign/vec4 v0x1a70a30_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a34200;
T_5 ;
Ewait_0 .event/or E_0x1a2a3a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1a70a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x1a44670_0, 0, 3;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x1a44a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %pad/s 3;
    %store/vec4 v0x1a44670_0, 0, 3;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x1a70b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %pad/s 3;
    %store/vec4 v0x1a44670_0, 0, 3;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x1a70b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %pad/s 3;
    %store/vec4 v0x1a44670_0, 0, 3;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x1a70b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.16, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %pad/s 3;
    %store/vec4 v0x1a44670_0, 0, 3;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x1a70b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.18, 8;
    %pushi/vec4 7, 0, 32;
    %jmp/1 T_5.19, 8;
T_5.18 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_5.19, 8;
 ; End of false expr.
    %blend;
T_5.19;
    %pad/s 3;
    %store/vec4 v0x1a44670_0, 0, 3;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1a44670_0, 0, 3;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x1a70b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.20, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_5.21, 8;
T_5.20 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.21, 8;
 ; End of false expr.
    %blend;
T_5.21;
    %pad/s 3;
    %store/vec4 v0x1a44670_0, 0, 3;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x1a70b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.22, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.23, 8;
T_5.22 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.23, 8;
 ; End of false expr.
    %blend;
T_5.23;
    %pad/s 3;
    %store/vec4 v0x1a44670_0, 0, 3;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1a71540;
T_6 ;
    %wait E_0x1a53160;
    %load/vec4 v0x1a71a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1a71c30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1a71970_0;
    %assign/vec4 v0x1a71c30_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1a71540;
T_7 ;
Ewait_1 .event/or E_0x1a0e9f0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x1a71c30_0;
    %store/vec4 v0x1a71970_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a71e30_0, 0, 1;
    %load/vec4 v0x1a71c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v0x1a71b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1a71970_0, 0, 3;
T_7.9 ;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v0x1a71d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1a71970_0, 0, 3;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1a71970_0, 0, 3;
T_7.12 ;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v0x1a71d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1a71970_0, 0, 3;
    %jmp T_7.14;
T_7.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1a71970_0, 0, 3;
T_7.14 ;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v0x1a71d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1a71970_0, 0, 3;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1a71970_0, 0, 3;
T_7.16 ;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x1a71d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1a71970_0, 0, 3;
    %jmp T_7.18;
T_7.17 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1a71970_0, 0, 3;
T_7.18 ;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1a71970_0, 0, 3;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x1a71d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1a71970_0, 0, 3;
    %jmp T_7.20;
T_7.19 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1a71970_0, 0, 3;
T_7.20 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x1a71d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.21, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1a71970_0, 0, 3;
    %jmp T_7.22;
T_7.21 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1a71970_0, 0, 3;
T_7.22 ;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1a34070;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a72740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a72a90_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1a34070;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a72740_0;
    %inv;
    %store/vec4 v0x1a72740_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1a34070;
T_10 ;
    %vpi_call/w 3 125 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 126 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a70fb0_0, v0x1a72bf0_0, v0x1a72740_0, v0x1a727e0_0, v0x1a72880_0, v0x1a72c90_0, v0x1a72dd0_0, v0x1a72d30_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1a34070;
T_11 ;
    %load/vec4 v0x1a729b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1a729b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a729b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 164 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1a729b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a729b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 168 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a729b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a729b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 169 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1a34070;
T_12 ;
    %wait E_0x1a29440;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a729b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a729b0_0, 4, 32;
    %load/vec4 v0x1a72b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1a729b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a729b0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a729b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a729b0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1a72dd0_0;
    %load/vec4 v0x1a72dd0_0;
    %load/vec4 v0x1a72d30_0;
    %xor;
    %load/vec4 v0x1a72dd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1a729b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 184 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a729b0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1a729b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a729b0_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2014_q3fsm/2014_q3fsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/machine/2014_q3fsm/iter0/response1/top_module.sv";
