<section class="thirteen columns">
<h1>Publications</h1>

<article><a href="http://vinilivramento.com" target="_blank">Vinicius Livramento</a>, Renan Netto, <strong>Chrystian Guth</strong>, Jose Luis Guntzel, and Luiz C.V. dos Santos. &quot;Clock-Tree-Aware Incremental Timing-Driven Placement. &quot;<i>Accepted for publication in ACM Transactions on Design Automation of Electronic Systems (TODAES), 2016. </article> 

<article><a href="http://vinilivramento.com" target="_blank">Vinicius Livramento</a>, <strong>Chrystian Guth</strong>, Renan Netto, Jose Luis Guntzel, and Luiz C.V. dos Santos. &quot;<a target="_blank" href="https://drive.google.com/file/d/0B_fC_3cMFKXnTnFVb0g3ZjQ0ZDQ/view?usp=sharing"><span style="color:#0000FF;">Exploiting non-critical Steiner tree branches for post-placement timing optimization.</span></a>&quot; <i> In Proceedings of the 2015 IEEE/ACM International Conference on</i> Computer-Aided Design (ICCAD), pp. 528-535. IEEE, 2015.</article>

<article><strong>Chrystian Guth</strong>, <a href="http://vinilivramento.com" target="_blank">Vinicius Livramento</a>, Renan Netto, Renan Fonseca, Jos&eacute; Lu&iacute;s G&uuml;ntzel, and Luiz Santos. &quot;<a target="_blank" href="https://drive.google.com/file/d/0B_fC_3cMFKXndGZQUUl4R3ZjWnc/view?usp=sharing"><span style="color:#0000FF;">Timing-driven Placement Based on Dynamic Net-weighting for Efficient Slack Histogram Compression.</span></a>&quot; <i>In Proceedings of the 2015 International Symposium on Physical Design (ISPD)</i>, pp. 141-148. ACM, 2015. (<strong>Best Paper Candidate</strong>)</article>

<article><a href="http://vinilivramento.com" target="_blank">Vinicius S. Livramento</a>, <strong>Chrystian Guth</strong>, Jos&eacute; Lu&iacute;s G&uuml;ntzel, and Marcelo O. Johann. &quot;<a target="_blank" href="https://drive.google.com/file/d/0B_fC_3cMFKXnMHkxSUVoYWk5Tm8/view?usp=sharing"><span style="color:#0000FF;">A Hybrid Technique for Discrete Gate Sizing Based on Lagrangian Relaxation.</span></a>&quot; <i>ACM Transactions on Design Automation of Electronic Systems (TODAES)</i> 19, no. 4 (2014): 40.</article>

<article><a href="http://vinilivramento.com" target="_blank">Vinicius S. Livramento</a>, <strong>Chrystian Guth</strong>, Jos&eacute; Lu&iacute;s G&uuml;ntzel, and Marcelo O. Johann. &quot;<a target="_blank" href="https://drive.google.com/file/d/0B_fC_3cMFKXnNkVWaGNHZzVmUzg/view?usp=sharing"><span style="color:#0000FF;">Fast and Efficient Lagrangian Relaxation-Based Discrete Gate Sizing.</span></a>&quot; <i> In Proceedings of the Design, Automation and Test in Europe</i> (DATE), pp. 1855-1860. EDA Consortium, 2013.</article>

<article><a href="http://vinilivramento.com" target="_blank">Vinicius S. Livramento</a>, <strong>Chrystian Guth</strong>, Jos&eacute; Lu&iacute;s G&uuml;ntzel, and Marcelo O. Johann. &quot;<a target="_blank" href="https://drive.google.com/file/d/0B_fC_3cMFKXnVVdRbHRLNmR6TDQ/view?usp=sharing"><span style="color:#0000FF;">Evaluating the Impact of Slew on Delay and Power of Neighboring Gates in Discrete Gate Sizing.</span></a>&quot; <i>In Proceedings of the IEEE Latin American Symposium on Circuits and Systems (LASCAS)</i>, pp. 1-4. IEEE, 2012.</article>

<article>Vinicius S. Livramento, <strong>Chrystian Guth</strong>, Jos&eacute; Lu&iacute;s G&uuml;ntzel, and Marcelo O. Johann. &quot;<a target="_blank" href="https://drive.google.com/file/d/0B_fC_3cMFKXnRFdZY2FoNUhWREE/view?usp=sharing"><span style="color:#0000FF;">Lagrangian Relaxation-Based Discrete Gate Sizing for Leakage Power Minimization.</span></a>&quot; <i>In Proceedings of the International Conference on Electronics, Circuits and Systems (ICECS), 2012</i>, pp. 468-471. IEEE, 2012.</article>

</section>
