IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.37   0.01    0.60     121 K    722 K    0.83    0.11    0.00    0.02     1512        3        1     70
   1    1     0.06   0.05   1.20    1.20      37 M     46 M    0.20    0.28    0.07    0.08     1960     4210        9     59
   2    0     0.03   1.39   0.02    0.95      59 K    469 K    0.87    0.50    0.00    0.00     4480       11        1     68
   3    1     0.12   0.10   1.20    1.20      28 M     37 M    0.23    0.36    0.02    0.03     1904     3106       22     58
   4    0     0.00   0.61   0.00    0.60      22 K    192 K    0.88    0.33    0.00    0.01      504        2        0     69
   5    1     0.05   0.04   1.20    1.20      38 M     47 M    0.20    0.29    0.07    0.09     2184     4471        7     58
   6    0     0.05   1.44   0.03    1.06      50 K    592 K    0.92    0.58    0.00    0.00     6608        8        2     69
   7    1     0.06   0.06   1.06    1.20      26 M     35 M    0.25    0.30    0.04    0.06     2240     3162       14     58
   8    0     0.03   1.47   0.02    0.92      50 K    486 K    0.90    0.51    0.00    0.00     6216       10        0     68
   9    1     0.06   0.39   0.17    0.61    1851 K   3307 K    0.44    0.31    0.00    0.01       56      170        4     59
  10    0     0.02   1.17   0.01    0.69      93 K    600 K    0.85    0.27    0.00    0.00     2688        9        1     67
  11    1     0.07   0.06   1.20    1.20      39 M     48 M    0.17    0.25    0.06    0.07     1512     3901       76     57
  12    0     0.00   0.65   0.01    0.60      34 K    270 K    0.87    0.32    0.00    0.01      784        1        0     69
  13    1     0.03   0.03   1.20    1.20      43 M     51 M    0.15    0.20    0.13    0.16     1680     3080       96     57
  14    0     0.01   0.42   0.02    0.60     199 K   1894 K    0.89    0.11    0.00    0.03      280        1        1     69
  15    1     0.04   0.03   1.20    1.20      43 M     50 M    0.14    0.21    0.12    0.14     1680     3959        9     57
  16    0     0.00   0.46   0.01    0.60     101 K    967 K    0.90    0.13    0.00    0.02      784        5        0     69
  17    1     0.13   0.11   1.19    1.20      20 M     37 M    0.47    0.54    0.02    0.03     4760     3730      146     57
  18    0     0.01   0.44   0.01    0.60     120 K   1238 K    0.90    0.08    0.00    0.02      280        3        0     70
  19    1     0.14   0.12   1.17    1.20      16 M     39 M    0.58    0.58    0.01    0.03     4424     4221       29     59
  20    0     0.00   0.46   0.01    0.60      34 K    378 K    0.91    0.17    0.00    0.02       56        1        0     70
  21    1     0.08   0.08   1.03    1.20      26 M     34 M    0.25    0.29    0.03    0.04     1848     3271       77     59
  22    0     0.00   0.50   0.00    0.60      15 K    160 K    0.90    0.27    0.00    0.01      112        0        0     70
  23    1     0.13   0.11   1.18    1.20      17 M     38 M    0.55    0.57    0.01    0.03     5152     4052       42     58
  24    0     0.00   0.54   0.00    0.60      27 K    235 K    0.88    0.17    0.00    0.01     1624        2        1     70
  25    1     0.07   0.06   1.02    1.20      26 M     34 M    0.24    0.31    0.04    0.05     2464     3296       14     59
  26    0     0.00   0.29   0.00    0.60      10 K    112 K    0.90    0.14    0.00    0.02      560        1        1     69
  27    1     0.10   0.08   1.20    1.20      34 M     42 M    0.19    0.32    0.03    0.04     1344     2532      113     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.96   0.01    0.74     942 K   8320 K    0.89    0.27    0.00    0.01    26488       57        7     61
 SKT    1     0.08   0.07   1.09    1.19     400 M    547 M    0.27    0.36    0.04    0.05    33208    47161      658     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.08   0.55    1.18     401 M    556 M    0.28    0.36    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   12 G ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.57 %

 C1 core residency: 7.27 %; C3 core residency: 0.29 %; C6 core residency: 45.87 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.08 => corresponds to 2.09 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.15 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       12 G     12 G   |   13%    13%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   48 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.58     0.22     215.87       8.90         243.51
 SKT   1    47.22    33.76     376.44      22.09         546.02
---------------------------------------------------------------------------------------------------------------
       *    47.80    33.98     592.31      31.00         545.46
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.41   0.01    0.60     183 K   1331 K    0.86    0.09    0.00    0.02     1568        5        2     70
   1    1     0.10   0.08   1.20    1.20      35 M     44 M    0.21    0.29    0.03    0.04     1456     3452       21     57
   2    0     0.00   0.40   0.01    0.60      58 K    550 K    0.89    0.11    0.00    0.02      560        3        0     69
   3    1     0.09   0.07   1.20    1.20      32 M     41 M    0.21    0.31    0.04    0.05     1904     3380       19     56
   4    0     0.00   0.45   0.00    0.60      34 K    344 K    0.90    0.14    0.00    0.02      168        1        0     70
   5    1     0.07   0.06   1.20    1.20      37 M     47 M    0.20    0.27    0.05    0.07     2072     3628       12     56
   6    0     0.03   1.54   0.02    0.96      33 K    364 K    0.91    0.56    0.00    0.00     3864        9        1     68
   7    1     0.07   0.07   1.09    1.20      27 M     35 M    0.24    0.31    0.04    0.05     3360     3152       63     56
   8    0     0.03   1.43   0.02    0.94      67 K    531 K    0.87    0.49    0.00    0.00     4928       13        3     68
   9    1     0.04   0.35   0.12    0.60    1163 K   2243 K    0.48    0.23    0.00    0.01      280      167        6     58
  10    0     0.03   1.49   0.02    0.93      47 K    439 K    0.89    0.53    0.00    0.00     6608       12        2     68
  11    1     0.04   0.04   1.20    1.20      42 M     49 M    0.15    0.21    0.09    0.11     1960     4175       40     55
  12    0     0.00   0.64   0.01    0.60      45 K    327 K    0.86    0.27    0.00    0.01      728        3        1     69
  13    1     0.07   0.06   1.20    1.20      40 M     48 M    0.17    0.25    0.06    0.07     1008     3887      123     55
  14    0     0.00   0.61   0.00    0.60      23 K    188 K    0.87    0.31    0.00    0.01      672        3        1     69
  15    1     0.06   0.05   1.20    1.20      40 M     48 M    0.17    0.24    0.07    0.08     2184     4427       14     55
  16    0     0.03   1.11   0.03    0.83     189 K   1680 K    0.89    0.26    0.00    0.00     5656       12        2     69
  17    1     0.13   0.11   1.17    1.20      19 M     39 M    0.50    0.58    0.01    0.03     5208     4625       42     55
  18    0     0.00   0.49   0.01    0.60      88 K    850 K    0.90    0.11    0.00    0.02      784        3        1     69
  19    1     0.12   0.10   1.17    1.20      17 M     36 M    0.51    0.54    0.01    0.03     4816     3949       20     57
  20    0     0.00   0.55   0.01    0.60      42 K    409 K    0.90    0.20    0.00    0.01      448        2        0     70
  21    1     0.05   0.05   0.95    1.20      25 M     33 M    0.23    0.24    0.05    0.07     1456     3285       21     56
  22    0     0.00   0.57   0.00    0.60      33 K    308 K    0.89    0.22    0.00    0.01      392        2        0     70
  23    1     0.12   0.10   1.18    1.20      17 M     36 M    0.51    0.55    0.01    0.03     3976     3927       19     57
  24    0     0.00   0.78   0.00    0.60      22 K    196 K    0.88    0.31    0.00    0.01     1400        2        0     70
  25    1     0.07   0.07   0.99    1.20      25 M     32 M    0.23    0.31    0.04    0.05     1568     3363       12     57
  26    0     0.00   0.35   0.00    0.60    8367       93 K    0.91    0.16    0.00    0.02      224        0        0     69
  27    1     0.08   0.06   1.20    1.20      37 M     45 M    0.18    0.28    0.05    0.06     1680     3291       62     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.02   0.01    0.75     879 K   7617 K    0.88    0.28    0.00    0.00    28000       70       13     61
 SKT    1     0.08   0.07   1.08    1.19     399 M    540 M    0.26    0.36    0.04    0.05    32928    48708      474     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.08   0.54    1.18     400 M    547 M    0.27    0.36    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   12 G ; Active cycles:  152 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.97 %

 C1 core residency: 6.90 %; C3 core residency: 0.30 %; C6 core residency: 46.83 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.08 => corresponds to 2.08 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.13 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   13%    13%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   49 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.61     0.22     215.86       8.92         238.47
 SKT   1    47.59    33.62     379.99      22.15         563.43
---------------------------------------------------------------------------------------------------------------
       *    48.20    33.83     595.85      31.08         562.82
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   1.43   0.05    0.96     138 K   1340 K    0.90    0.49    0.00    0.00     9520       12        5     70
   1    1     0.08   0.07   1.20    1.20      38 M     48 M    0.21    0.30    0.05    0.06     2072     3659        5     56
   2    0     0.01   0.45   0.02    0.60     251 K   2368 K    0.89    0.08    0.00    0.02     1232        8        0     68
   3    1     0.09   0.08   1.20    1.20      33 M     43 M    0.22    0.32    0.04    0.05     2240     3681       68     56
   4    0     0.01   0.51   0.01    0.60     116 K   1153 K    0.90    0.11    0.00    0.02     1232        4        0     69
   5    1     0.07   0.06   1.20    1.20      38 M     49 M    0.21    0.30    0.05    0.07     2632     4452        3     56
   6    0     0.01   0.56   0.01    0.60      87 K    889 K    0.90    0.14    0.00    0.02      896        3        0     68
   7    1     0.07   0.07   1.05    1.20      26 M     36 M    0.27    0.32    0.04    0.05     2184     3055       12     55
   8    0     0.01   0.53   0.01    0.60     104 K    921 K    0.89    0.15    0.00    0.02      728        3        1     68
   9    1     0.03   0.32   0.10    0.60     863 K   1644 K    0.48    0.12    0.00    0.01      112       60        5     57
  10    0     0.00   0.58   0.01    0.60      48 K    496 K    0.90    0.22    0.00    0.01      336        1        1     67
  11    1     0.05   0.04   1.20    1.20      43 M     51 M    0.16    0.20    0.08    0.10     1680     3571       36     54
  12    0     0.00   0.50   0.01    0.60      32 K    316 K    0.90    0.23    0.00    0.01      672        1        0     69
  13    1     0.07   0.06   1.20    1.20      40 M     49 M    0.17    0.25    0.06    0.07     2576     5021       86     54
  14    0     0.00   0.44   0.00    0.60      14 K    161 K    0.91    0.24    0.00    0.01      280        0        0     69
  15    1     0.04   0.03   1.20    1.20      44 M     52 M    0.15    0.20    0.12    0.14     1232     3901       11     54
  16    0     0.00   0.69   0.00    0.60      16 K    136 K    0.88    0.25    0.00    0.01     1792        1        1     69
  17    1     0.13   0.11   1.20    1.20      25 M     38 M    0.34    0.46    0.02    0.03     2968     3369       90     55
  18    0     0.00   0.33   0.00    0.60      12 K    139 K    0.91    0.11    0.00    0.02      168        0        0     70
  19    1     0.18   0.15   1.18    1.20      15 M     42 M    0.63    0.63    0.01    0.02     4760     4730       19     56
  20    0     0.00   0.30   0.00    0.60      12 K    125 K    0.90    0.18    0.00    0.02      952        2        0     69
  21    1     0.04   0.05   0.86    1.20      24 M     31 M    0.23    0.24    0.06    0.07     2632     3057       19     55
  22    0     0.00   0.46   0.00    0.60      11 K    148 K    0.92    0.26    0.00    0.01      784        2        0     70
  23    1     0.18   0.15   1.19    1.20      14 M     40 M    0.66    0.62    0.01    0.02     4424     4451       28     56
  24    0     0.00   0.55   0.00    0.60      15 K    163 K    0.90    0.30    0.00    0.01      336        0        0     70
  25    1     0.11   0.10   1.09    1.20      27 M     36 M    0.25    0.33    0.02    0.03     1232     3361       12     56
  26    0     0.04   1.68   0.02    0.95      47 K    535 K    0.91    0.49    0.00    0.00     7448        7        2     69
  27    1     0.08   0.07   1.20    1.20      38 M     46 M    0.18    0.30    0.05    0.06     1792     3472      110     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.99   0.01    0.73     910 K   8896 K    0.90    0.25    0.00    0.01    26376       44        8     61
 SKT    1     0.09   0.08   1.08    1.19     412 M    569 M    0.28    0.38    0.03    0.05    32536    49840      504     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.54    1.18     413 M    578 M    0.28    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  152 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.90 %

 C1 core residency: 7.46 %; C3 core residency: 0.31 %; C6 core residency: 46.33 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.28 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.24 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   14%    14%   
 SKT    1       11 G     11 G   |   12%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   51 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.64     0.22     216.02       8.94         243.42
 SKT   1    48.13    33.45     383.37      22.06         572.22
---------------------------------------------------------------------------------------------------------------
       *    48.78    33.68     599.39      31.01         571.72
