INFO-FLOW: Workspace C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_ip_hls/hls opened at Wed Jul 17 20:19:20 -0300 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg 
Execute     send_msg_by_id WARNING @200-2001@%s%s C:\Users\renan\Documents\Processadores\HLS\Interface_AXI\axi4_lite.hh see [hls] from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(10) 
WARNING: [HLS 200-2001] file not found 'C:\Users\renan\Documents\Processadores\HLS\Interface_AXI\axi4_lite.hh' see [hls] from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(10)
Execute     send_msg_by_id WARNING @200-2001@%s%s C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip.h see [hls] from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(12) 
WARNING: [HLS 200-2001] file not found 'C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip.h' see [hls] from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(12)
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip.cpp' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip.cpp' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(11)
Execute     add_files C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip.h' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip.h' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(12)
Execute     add_files C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip.h 
WARNING: [HLS 200-40] Cannot find design file 'C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip.h'
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\Users\renan\Documents\Processadores\HLS\Interface_AXI\axi4_lite.h' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\renan\Documents\Processadores\HLS\Interface_AXI\axi4_lite.h' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(13)
Execute     add_files C:\Users\renan\Documents\Processadores\HLS\Interface_AXI\axi4_lite.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_lite.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/testbench.cpp' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/testbench.cpp' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(9)
Execute     add_files -tb C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/testbench.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\renan\Documents\Processadores\HLS\Interface_AXI\axi4_lite.hh' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\renan\Documents\Processadores\HLS\Interface_AXI\axi4_lite.hh' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(10)
Execute     add_files -tb C:\Users\renan\Documents\Processadores\HLS\Interface_AXI\axi4_lite.hh 
WARNING: [HLS 200-40] Cannot find test bench file 'C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_lite.hh'
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=nmp_axi4l_ip' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.top=nmp_axi4l_ip' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(14)
Execute     set_top nmp_axi4l_ip 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z007sclg225-2' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z007sclg225-2' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(1)
Execute     set_part xc7z007sclg225-2 
Execute       create_platform xc7z007sclg225-2 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'
Command       create_platform done; 1.453 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.167 sec.
Execute       ap_part_info -name xc7z007s-clg225-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.654 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=100MHz' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=100MHz' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(7)
Execute     create_clock -period 100MHz 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=1ns' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=1ns' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(8)
Execute     set_clock_uncertainty 1ns 
Execute       ap_set_clock -name default -uncertainty 1 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(15)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 1.715 sec.
Execute   apply_ini C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_ip_hls/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     send_msg_by_id WARNING @200-1998@%s%s ../../../axi4_lite.hh C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_ip_hls/solution C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls 
WARNING: [HLS 200-1998] cannot find relative file path '../../../axi4_lite.hh' in directory(s): C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls/axi4_ip_hls/solution C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip_hls
INFO-FLOW: ::SLX::run_csim failed: child process exited abnormally
INFO-FLOW: Caught error in csim_design: Problem running csim: child process exited abnormally
    while executing
"error "Problem running $stage: $result""
    (procedure "::AP::hls_slx_hook" line 54)
    invoked from within
"::AP::hls_slx_hook csim $config_value_dict replace_flow"
    (procedure "ap_internal_csim_design" line 104)
    invoked from within
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 14.203 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
