// Seed: 4088416036
module module_0 (
    output supply0 id_0
);
  wire id_3;
  wire id_4 = id_3;
  for (id_5 = id_5; ""; id_3 = id_2) begin
    assign id_0 = 1;
  end
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input wor id_2,
    output supply0 id_3
);
  logic [7:0] id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  module_0(
      id_3
  );
  always id_7[1] <= (1);
  wire id_12, id_13;
  wire id_14;
  wire id_15 = id_14;
endmodule
