Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y1): (0,59,33,65)              | (X1,Y1): (66,119,33,65)            
| (X0,Y0): (0,59,0,32)               | (X1,Y0): (66,119,0,32)             
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKGATE     | IOCKDIV     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 4           | 8           | 4        | 4            | 4           | 918      | 454      | 18      | 10      
| (X0,Y1)               | 8           | 8           | 4        | 4            | 4           | 918      | 454      | 18      | 10      
| (X1,Y0)               | 8           | 8           | 4        | 4            | 4           | 955      | 491      | 12      | 10      
| (X1,Y1)               | 4           | 8           | 4        | 4            | 4           | 957      | 493      | 12      | 10      
+--------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name              | Source Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name             | Buffer Output Pin     | Buffer-Load Net     | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| es0_dsclk_ibuf/opit_1     | INCK           | _N0                   | CLK                  | clkbufg_0/gopclkbufg     | CLKOUT                | ntclkbufg_0         |  ---                            |  ---            |  ---                     |  ---                         | 73              | 0                   
| es1_dsclk_ibuf/opit_1     | INCK           | _N1                   | CLK                  | clkbufg_2/gopclkbufg     | CLKOUT                | ntclkbufg_2         |  ---                            |  ---            |  ---                     |  ---                         | 18              | 0                   
| u_pll/u_pll_e3/goppll     | CLKOUT0        | nt_es1_mclk           | CLK                  | clkbufg_1/gopclkbufg     | CLKOUT                | ntclkbufg_1         |  ---                            |  ---            |  ---                     |  ---                         | 15              | 0                   
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name               | Source Pin     | Source-Load Net     | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| es0_dsclk_ibuf/opit_1     | INCK           | _N0                 |  ---                            |  ---            | 1                      | 0                          
| es1_dsclk_ibuf/opit_1     | INCK           | _N1                 |  ---                            |  ---            | 1                      | 0                          
| u_pll/u_pll_e3/goppll     | CLKOUT0        | nt_es1_mclk         |  ---                            |  ---            | 1                      | 2                          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name              | Source  Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name             | Buffer Output Pin     | Buffer-Load Net     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| es0_dsclk_ibuf/opit_1     | INCK            | _N0                   | CLK                  | clkbufg_0/gopclkbufg     | CLKOUT                | ntclkbufg_0         | USCM_56_112     |  ---                     | (65,72,34,39)                | 73              | 0                   
| u_pll/u_pll_e3/goppll     | CLKOUT0         | nt_es1_mclk           | CLK                  | clkbufg_1/gopclkbufg     | CLKOUT                | ntclkbufg_1         | USCM_56_114     |  ---                     | (58,67,36,41)                | 15              | 0                   
| es1_dsclk_ibuf/opit_1     | INCK            | _N1                   | CLK                  | clkbufg_2/gopclkbufg     | CLKOUT                | ntclkbufg_2         | USCM_56_113     |  ---                     | (65,71,36,40)                | 18              | 0                   
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+--------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name               | Source  Pin     | Source-Load Net     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------+
| es0_dsclk_ibuf/opit_1     | INCK            | _N0                 | IOL_7_137       | 1                      | 0                          
| u_pll/u_pll_e3/goppll     | CLKOUT0         | nt_es1_mclk         | PLL_122_179     | 1                      | 2                          
| es1_dsclk_ibuf/opit_1     | INCK            | _N1                 | IOL_115_249     | 1                      | 0                          
+--------------------------------------------------------------------------------------------------------------------------------------------+

