

================================================================
== Vitis HLS Report for 'crypto_kem_enc_1'
================================================================
* Date:           Tue May 20 14:34:51 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%pk_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pk"   --->   Operation 52 'read' 'pk_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%s_i = alloca i32 1"   --->   Operation 53 'alloca' 's_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ephemeralsk = alloca i32 1"   --->   Operation 54 'alloca' 'ephemeralsk' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [src/sha3/fips202.c:558->src/sike.c:60]   --->   Operation 55 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%t_44 = alloca i32 1" [src/sha3/fips202.c:558->src/sike.c:60]   --->   Operation 56 'alloca' 't_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%t_45 = alloca i32 1" [src/sha3/fips202.c:558->src/sike.c:60]   --->   Operation 57 'alloca' 't_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%t_46 = alloca i32 1" [src/sha3/fips202.c:558->src/sike.c:60]   --->   Operation 58 'alloca' 't_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%jinvariant = alloca i32 1" [src/sike.c:41]   --->   Operation 59 'alloca' 'jinvariant' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [src/sike.c:42]   --->   Operation 60 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%temp = alloca i32 1" [src/sike.c:43]   --->   Operation 61 'alloca' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%temp_1 = alloca i32 1" [src/sike.c:43]   --->   Operation 62 'alloca' 'temp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%temp_2 = alloca i32 1" [src/sike.c:43]   --->   Operation 63 'alloca' 'temp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%temp_3 = alloca i32 1" [src/sike.c:43]   --->   Operation 64 'alloca' 'temp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln0 = call void @crypto_kem_enc.1_Pipeline_VITIS_LOOP_26_1, i8 %temp, i8 %temp_1, i8 %temp_2, i8 %temp_3, i32 %lcg_state"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i8 %gmem2, i32 %pk_read" [src/sike.c:48]   --->   Operation 66 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr, i32 378" [src/sike.c:48]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln0 = call void @crypto_kem_enc.1_Pipeline_VITIS_LOOP_26_1, i8 %temp, i8 %temp_1, i8 %temp_2, i8 %temp_3, i32 %lcg_state"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 69 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr, i32 378" [src/sike.c:48]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 70 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr, i32 378" [src/sike.c:48]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 71 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr, i32 378" [src/sike.c:48]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 72 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr, i32 378" [src/sike.c:48]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 73 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr, i32 378" [src/sike.c:48]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 74 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr, i32 378" [src/sike.c:48]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 75 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr, i32 378" [src/sike.c:48]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln0 = call void @crypto_kem_enc.1_Pipeline_2, i8 %gmem2, i32 %pk_read, i8 %temp_3, i8 %temp_2, i8 %temp_1, i8 %temp"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln0 = call void @crypto_kem_enc.1_Pipeline_2, i8 %gmem2, i32 %pk_read, i8 %temp_3, i8 %temp_2, i8 %temp_1, i8 %temp"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln49 = call void @cshake256_simple.32, i8 %ephemeralsk, i8 %temp, i8 %temp_1, i8 %temp_2, i8 %temp_3, i64 %KeccakF_RoundConstants" [src/sike.c:49]   --->   Operation 78 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln49 = call void @cshake256_simple.32, i8 %ephemeralsk, i8 %temp, i8 %temp_1, i8 %temp_2, i8 %temp_3, i64 %KeccakF_RoundConstants" [src/sike.c:49]   --->   Operation 79 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%ephemeralsk_addr = getelementptr i8 %ephemeralsk, i32 0, i32 31" [src/sike.c:50]   --->   Operation 80 'getelementptr' 'ephemeralsk_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [2/2] (2.32ns)   --->   "%ephemeralsk_load = load i5 %ephemeralsk_addr" [src/sike.c:50]   --->   Operation 81 'load' 'ephemeralsk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 4.64>
ST_14 : Operation 82 [1/2] ( I:2.32ns O:2.32ns )   --->   "%ephemeralsk_load = load i5 %ephemeralsk_addr" [src/sike.c:50]   --->   Operation 82 'load' 'ephemeralsk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i8 %ephemeralsk_load" [src/sike.c:50]   --->   Operation 83 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i2 %trunc_ln50" [src/sike.c:50]   --->   Operation 84 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln50 = store i8 %zext_ln50, i5 %ephemeralsk_addr" [src/sike.c:50]   --->   Operation 85 'store' 'store_ln50' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%ct_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ct"   --->   Operation 86 'read' 'ct_read' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln53 = call void @EphemeralKeyGeneration_A.1, i8 %ephemeralsk, i8 %gmem0, i32 %ct_read, i64 %B_gen_1, i64 %Montgomery_one_1, i64 %p503x2_1, i64 %A, i64 %p503_1, i64 %XQA_0, i64 %XRA_0, i64 %XRA_1, i64 %XPA_0, i64 %XPA_1, i64 %p503p1_1, i6 %strat_Alice_1, i64 %one" [src/sike.c:53]   --->   Operation 87 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln53 = call void @EphemeralKeyGeneration_A.1, i8 %ephemeralsk, i8 %gmem0, i32 %ct_read, i64 %B_gen_1, i64 %Montgomery_one_1, i64 %p503x2_1, i64 %A, i64 %p503_1, i64 %XQA_0, i64 %XRA_0, i64 %XRA_1, i64 %XPA_0, i64 %XPA_1, i64 %p503p1_1, i6 %strat_Alice_1, i64 %one" [src/sike.c:53]   --->   Operation 88 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 2.55>
ST_17 : Operation 89 [2/2] (2.55ns)   --->   "%call_ln54 = call void @EphemeralSecretAgreement_A.1, i8 %ephemeralsk, i8 %gmem2, i32 %pk_read, i8 %jinvariant, i64 %Montgomery_R2_1, i64 %p503p1_1, i64 %p503x2_1, i64 %p503_1, i64 %one_1, i64 %Montgomery_one_1, i6 %strat_Alice_1, i64 %one" [src/sike.c:54]   --->   Operation 89 'call' 'call_ln54' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln54 = call void @EphemeralSecretAgreement_A.1, i8 %ephemeralsk, i8 %gmem2, i32 %pk_read, i8 %jinvariant, i64 %Montgomery_R2_1, i64 %p503p1_1, i64 %p503x2_1, i64 %p503_1, i64 %one_1, i64 %Montgomery_one_1, i6 %strat_Alice_1, i64 %one" [src/sike.c:54]   --->   Operation 90 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 2.55>
ST_19 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln55 = call void @cshake256_simple.32.clone, i8 %h, i8 %jinvariant, i64 %KeccakF_RoundConstants" [src/sike.c:55]   --->   Operation 91 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 92 [1/1] (2.55ns)   --->   "%add_ln56 = add i32 %ct_read, i32 378" [src/sike.c:56]   --->   Operation 92 'add' 'add_ln56' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln55 = call void @cshake256_simple.32.clone, i8 %h, i8 %jinvariant, i64 %KeccakF_RoundConstants" [src/sike.c:55]   --->   Operation 93 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 94 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i32 %add_ln56" [src/sike.c:56]   --->   Operation 94 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 95 [1/1] (7.30ns)   --->   "%empty_229 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem0_addr, i32 24" [src/sike.c:56]   --->   Operation 95 'writereq' 'empty_229' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 96 [2/2] (0.00ns)   --->   "%call_ln56 = call void @crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1, i8 %gmem0, i32 %ct_read, i32 %add_ln56, i8 %temp, i8 %temp_1, i8 %temp_2, i8 %temp_3, i8 %h" [src/sike.c:56]   --->   Operation 96 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln56 = call void @crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1, i8 %gmem0, i32 %ct_read, i32 %add_ln56, i8 %temp, i8 %temp_1, i8 %temp_2, i8 %temp_3, i8 %h" [src/sike.c:56]   --->   Operation 97 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 98 [5/5] (7.30ns)   --->   "%empty_230 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem0_addr" [src/sike.c:59]   --->   Operation 98 'writeresp' 'empty_230' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 99 [4/5] (7.30ns)   --->   "%empty_230 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem0_addr" [src/sike.c:59]   --->   Operation 99 'writeresp' 'empty_230' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 100 [3/5] (7.30ns)   --->   "%empty_230 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem0_addr" [src/sike.c:59]   --->   Operation 100 'writeresp' 'empty_230' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 101 [2/5] (7.30ns)   --->   "%empty_230 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem0_addr" [src/sike.c:59]   --->   Operation 101 'writeresp' 'empty_230' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 102 [1/5] (7.30ns)   --->   "%empty_230 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem0_addr" [src/sike.c:59]   --->   Operation 102 'writeresp' 'empty_230' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 103 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i8 %gmem0, i32 %ct_read"   --->   Operation 103 'getelementptr' 'gmem0_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 104 [8/8] (7.30ns)   --->   "%empty_231 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr_1, i32 402" [src/sike.c:59]   --->   Operation 104 'readreq' 'empty_231' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 105 [7/8] (7.30ns)   --->   "%empty_231 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr_1, i32 402" [src/sike.c:59]   --->   Operation 105 'readreq' 'empty_231' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 106 [6/8] (7.30ns)   --->   "%empty_231 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr_1, i32 402" [src/sike.c:59]   --->   Operation 106 'readreq' 'empty_231' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 107 [5/8] (7.30ns)   --->   "%empty_231 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr_1, i32 402" [src/sike.c:59]   --->   Operation 107 'readreq' 'empty_231' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 108 [4/8] (7.30ns)   --->   "%empty_231 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr_1, i32 402" [src/sike.c:59]   --->   Operation 108 'readreq' 'empty_231' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 109 [3/8] (7.30ns)   --->   "%empty_231 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr_1, i32 402" [src/sike.c:59]   --->   Operation 109 'readreq' 'empty_231' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 110 [2/8] (7.30ns)   --->   "%empty_231 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr_1, i32 402" [src/sike.c:59]   --->   Operation 110 'readreq' 'empty_231' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 111 [1/8] (7.30ns)   --->   "%empty_231 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr_1, i32 402" [src/sike.c:59]   --->   Operation 111 'readreq' 'empty_231' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 112 [2/2] (0.00ns)   --->   "%call_ln0 = call void @crypto_kem_enc.1_Pipeline_4, i8 %gmem0, i32 %ct_read, i8 %temp_3, i8 %temp_2, i8 %temp_1, i8 %temp"   --->   Operation 112 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln0 = call void @crypto_kem_enc.1_Pipeline_4, i8 %gmem0, i32 %ct_read, i8 %temp_3, i8 %temp_2, i8 %temp_1, i8 %temp"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 38 <SV = 37> <Delay = 3.25>
ST_38 : Operation 114 [2/2] (3.25ns)   --->   "%call_ln561 = call void @cshake256_simple_absorb, i64 %s_i, i1 1, i8 %temp, i8 %temp_1, i8 %temp_2, i8 %temp_3, i64 %KeccakF_RoundConstants" [src/sha3/fips202.c:561->src/sike.c:60]   --->   Operation 114 'call' 'call_ln561' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln561 = call void @cshake256_simple_absorb, i64 %s_i, i1 1, i8 %temp, i8 %temp_1, i8 %temp_2, i8 %temp_3, i64 %KeccakF_RoundConstants" [src/sha3/fips202.c:561->src/sike.c:60]   --->   Operation 115 'call' 'call_ln561' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 116 [2/2] (0.00ns)   --->   "%call_ln376 = call void @KeccakF1600_StatePermute, i64 %s_i, i64 %KeccakF_RoundConstants" [src/sha3/fips202.c:376->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 116 'call' 'call_ln376' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln376 = call void @KeccakF1600_StatePermute, i64 %s_i, i64 %KeccakF_RoundConstants" [src/sha3/fips202.c:376->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 117 'call' 'call_ln376' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 118 [2/2] (0.00ns)   --->   "%call_ln0 = call void @crypto_kem_enc.1_Pipeline_VITIS_LOOP_377_2, i8 %t_46, i8 %t_45, i8 %t_44, i8 %t, i64 %s_i"   --->   Operation 118 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 43 <SV = 42> <Delay = 4.95>
ST_43 : Operation 119 [1/2] (4.95ns)   --->   "%call_ln0 = call void @crypto_kem_enc.1_Pipeline_VITIS_LOOP_377_2, i8 %t_46, i8 %t_45, i8 %t_44, i8 %t, i64 %s_i"   --->   Operation 119 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 120 [1/1] (0.00ns)   --->   "%ss_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ss"   --->   Operation 120 'read' 'ss_read' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 121 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i32 %ss_read" [src/sha3/fips202.c:570->src/sike.c:60]   --->   Operation 121 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 122 [1/1] (7.30ns)   --->   "%empty_232 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem1_addr, i32 16" [src/sha3/fips202.c:570->src/sike.c:60]   --->   Operation 122 'writereq' 'empty_232' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 0.00>
ST_45 : Operation 123 [2/2] (0.00ns)   --->   "%call_ln0 = call void @crypto_kem_enc.1_Pipeline_VITIS_LOOP_570_1, i8 %gmem1, i32 %ss_read, i8 %t, i8 %t_44, i8 %t_45, i8 %t_46"   --->   Operation 123 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln0 = call void @crypto_kem_enc.1_Pipeline_VITIS_LOOP_570_1, i8 %gmem1, i32 %ss_read, i8 %t, i8 %t_44, i8 %t_45, i8 %t_46"   --->   Operation 124 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 125 [5/5] (7.30ns)   --->   "%empty_233 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [src/sha3/fips202.c:573->src/sike.c:60]   --->   Operation 125 'writeresp' 'empty_233' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 126 [4/5] (7.30ns)   --->   "%empty_233 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [src/sha3/fips202.c:573->src/sike.c:60]   --->   Operation 126 'writeresp' 'empty_233' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 127 [3/5] (7.30ns)   --->   "%empty_233 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [src/sha3/fips202.c:573->src/sike.c:60]   --->   Operation 127 'writeresp' 'empty_233' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 128 [2/5] (7.30ns)   --->   "%empty_233 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [src/sha3/fips202.c:573->src/sike.c:60]   --->   Operation 128 'writeresp' 'empty_233' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_88, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_73, void @empty_58, void @empty_44, i32 16, i32 16, i32 16, i32 16, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_88, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_72, void @empty_58, void @empty_44, i32 16, i32 16, i32 16, i32 16, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_88, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_71, void @empty_58, void @empty_44, i32 16, i32 16, i32 16, i32 16, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 132 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %s_i"   --->   Operation 132 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 133 [1/5] (7.30ns)   --->   "%empty_233 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [src/sha3/fips202.c:573->src/sike.c:60]   --->   Operation 133 'writeresp' 'empty_233' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 134 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.300ns
The critical path consists of the following:
	wire read operation ('pk') on port 'pk' [27]  (0.000 ns)
	'getelementptr' operation 8 bit ('gmem2_addr', src/sike.c:48) [44]  (0.000 ns)
	bus request operation ('empty', src/sike.c:48) on port 'gmem2' (src/sike.c:48) [45]  (7.300 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/sike.c:48) on port 'gmem2' (src/sike.c:48) [45]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/sike.c:48) on port 'gmem2' (src/sike.c:48) [45]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/sike.c:48) on port 'gmem2' (src/sike.c:48) [45]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/sike.c:48) on port 'gmem2' (src/sike.c:48) [45]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/sike.c:48) on port 'gmem2' (src/sike.c:48) [45]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/sike.c:48) on port 'gmem2' (src/sike.c:48) [45]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/sike.c:48) on port 'gmem2' (src/sike.c:48) [45]  (7.300 ns)

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('ephemeralsk_addr', src/sike.c:50) [48]  (0.000 ns)
	'load' operation 8 bit ('ephemeralsk_load', src/sike.c:50) on array 'ephemeralsk' [49]  (2.322 ns)

 <State 14>: 4.644ns
The critical path consists of the following:
	'load' operation 8 bit ('ephemeralsk_load', src/sike.c:50) on array 'ephemeralsk' [49]  (2.322 ns)
	'store' operation 0 bit ('store_ln50', src/sike.c:50) of variable 'zext_ln50', src/sike.c:50 on array 'ephemeralsk' [52]  (2.322 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 2.552ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln54', src/sike.c:54) to 'EphemeralSecretAgreement_A.1' [54]  (2.552 ns)

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln56', src/sike.c:56) [56]  (2.552 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('gmem0_addr', src/sike.c:56) [57]  (0.000 ns)
	bus request operation ('empty_229', src/sike.c:56) on port 'gmem0' (src/sike.c:56) [58]  (7.300 ns)

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_230', src/sike.c:59) on port 'gmem0' (src/sike.c:59) [61]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_230', src/sike.c:59) on port 'gmem0' (src/sike.c:59) [61]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_230', src/sike.c:59) on port 'gmem0' (src/sike.c:59) [61]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_230', src/sike.c:59) on port 'gmem0' (src/sike.c:59) [61]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_230', src/sike.c:59) on port 'gmem0' (src/sike.c:59) [61]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('gmem0_addr_1') [59]  (0.000 ns)
	bus request operation ('empty_231', src/sike.c:59) on port 'gmem0' (src/sike.c:59) [62]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_231', src/sike.c:59) on port 'gmem0' (src/sike.c:59) [62]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_231', src/sike.c:59) on port 'gmem0' (src/sike.c:59) [62]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_231', src/sike.c:59) on port 'gmem0' (src/sike.c:59) [62]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_231', src/sike.c:59) on port 'gmem0' (src/sike.c:59) [62]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_231', src/sike.c:59) on port 'gmem0' (src/sike.c:59) [62]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_231', src/sike.c:59) on port 'gmem0' (src/sike.c:59) [62]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_231', src/sike.c:59) on port 'gmem0' (src/sike.c:59) [62]  (7.300 ns)

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln561', src/sha3/fips202.c:561->src/sike.c:60) to 'cshake256_simple_absorb' [64]  (3.254 ns)

 <State 39>: 0.000ns
The critical path consists of the following:

 <State 40>: 0.000ns
The critical path consists of the following:

 <State 41>: 0.000ns
The critical path consists of the following:

 <State 42>: 0.000ns
The critical path consists of the following:

 <State 43>: 4.956ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'crypto_kem_enc.1_Pipeline_VITIS_LOOP_377_2' [66]  (4.956 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	wire read operation ('ss') on port 'ss' [28]  (0.000 ns)
	'getelementptr' operation 8 bit ('gmem1_addr', src/sha3/fips202.c:570->src/sike.c:60) [67]  (0.000 ns)
	bus request operation ('empty_232', src/sha3/fips202.c:570->src/sike.c:60) on port 'gmem1' (src/sha3/fips202.c:570->src/sike.c:60) [68]  (7.300 ns)

 <State 45>: 0.000ns
The critical path consists of the following:

 <State 46>: 0.000ns
The critical path consists of the following:

 <State 47>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_233', src/sha3/fips202.c:573->src/sike.c:60) on port 'gmem1' (src/sha3/fips202.c:573->src/sike.c:60) [70]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_233', src/sha3/fips202.c:573->src/sike.c:60) on port 'gmem1' (src/sha3/fips202.c:573->src/sike.c:60) [70]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_233', src/sha3/fips202.c:573->src/sike.c:60) on port 'gmem1' (src/sha3/fips202.c:573->src/sike.c:60) [70]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_233', src/sha3/fips202.c:573->src/sike.c:60) on port 'gmem1' (src/sha3/fips202.c:573->src/sike.c:60) [70]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_233', src/sha3/fips202.c:573->src/sike.c:60) on port 'gmem1' (src/sha3/fips202.c:573->src/sike.c:60) [70]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
