git clone --depth 1 --no-tags https://github.com/SinnLiu/CPU_Design_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589587911
git clone --depth 1 --no-tags https://github.com/Mihirtcd/Xilinx-Vivado-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589271044
git clone --depth 1 --no-tags https://github.com/AhmedEsaam/PCI-Compliant-Target-Device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589762415
git clone --depth 1 --no-tags https://github.com/lvyitian/public_personal_files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589155485
git clone --depth 1 --no-tags https://github.com/BlackOutDevelops/VerilogProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584903364
git clone --depth 1 --no-tags https://github.com/BrettMathis/osu180cells.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585645336
git clone --depth 1 --no-tags https://github.com/DWARAKRAM/AHB2APB-BRIDGE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588562189
git clone --depth 1 --no-tags https://github.com/klam20/FPGAProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583977023
git clone --depth 1 --no-tags https://github.com/asmaaadel0/Computer-Architecture-Labs-Solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584304360
git clone --depth 1 --no-tags https://github.com/Saikiran12346/100--days--of--RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584467492
git clone --depth 1 --no-tags https://github.com/cslab-chosun/online-fuzzy-chisel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584574620
git clone --depth 1 --no-tags https://github.com/TargaryenGary/frequencyMeasure-purecode-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584155564
git clone --depth 1 --no-tags https://github.com/gjonhajdari/24bit-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586336950
git clone --depth 1 --no-tags https://github.com/DanielProanoGuevara/iob-vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584847003
git clone --depth 1 --no-tags https://github.com/Aharon44/RISC-MIPS-Pipeline-With-Branch-Predictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587222045
git clone --depth 1 --no-tags https://github.com/younghoonNa/FPGA-Programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587775807
git clone --depth 1 --no-tags https://github.com/WayneJiangCN/2022-FPGA-Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584165892
git clone --depth 1 --no-tags https://github.com/kennedn/fpga-learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584760794
git clone --depth 1 --no-tags https://github.com/Acharx/Digital-Design-Course-Project-With-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586674613
git clone --depth 1 --no-tags https://github.com/2001-hagar/GPIO-UART-TO-APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585318208
git clone --depth 1 --no-tags https://github.com/gmsanchez/edu-ciaa-fpga-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584481007
git clone --depth 1 --no-tags https://github.com/AjwadF123/Low-Pass-Filter-on-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587400207
git clone --depth 1 --no-tags https://github.com/Moamenhimself/uart-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585311896
git clone --depth 1 --no-tags https://github.com/0xdcia/proyecto_CHS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584393641
git clone --depth 1 --no-tags https://github.com/kaveesh680/TrafficLightController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584370261
git clone --depth 1 --no-tags https://github.com/wiizzz/CA2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588603955
git clone --depth 1 --no-tags https://github.com/xobs/caravel-minimax.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584700795
git clone --depth 1 --no-tags https://github.com/zhangkai0425/VWork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588804507
git clone --depth 1 --no-tags https://github.com/aloretocornidez/school-notes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587812094
git clone --depth 1 --no-tags https://github.com/RongyeL/rvseed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584784286
git clone --depth 1 --no-tags https://github.com/fxesdev/nX-U8_Debug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583930705
git clone --depth 1 --no-tags https://github.com/aliasgeorge9329/verilog_mtds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588397320
git clone --depth 1 --no-tags https://github.com/AKASHTHER/fixed-point-arithmetic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586737021
git clone --depth 1 --no-tags https://github.com/bihany-harsh/Computer-Architecture-and-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589475420
git clone --depth 1 --no-tags https://github.com/BrendenWiley689/Radar-Pulse-Sync.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585316575
git clone --depth 1 --no-tags https://github.com/ThorKn/tiny_user_project_vgaclock_mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583980712
git clone --depth 1 --no-tags https://github.com/abhav1947/Password-based-memory-access-using-Altera-DE10-Cyclone-5-Soc-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584824905
git clone --depth 1 --no-tags https://github.com/holyuming/NYCU-2022-FALL-ICLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585990322
git clone --depth 1 --no-tags https://github.com/PChandraSekharReddy/Tree-Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586217966
git clone --depth 1 --no-tags https://github.com/kevweldon/Basic_Avalon_Sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589393955
git clone --depth 1 --no-tags https://github.com/Ye-Jinhong/FFT-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584656613
git clone --depth 1 --no-tags https://github.com/iw4p/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585267937
git clone --depth 1 --no-tags https://github.com/Geo4u/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588967519
git clone --depth 1 --no-tags https://github.com/realBumblebee/HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586748577
git clone --depth 1 --no-tags https://github.com/marsohod4you/MA3128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589127508
git clone --depth 1 --no-tags https://github.com/Bhavuk-HDL/custom-asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586542041
git clone --depth 1 --no-tags https://github.com/weiber23727698/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583960314
git clone --depth 1 --no-tags https://github.com/lailhio/NSCSCC2023KA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584384598
git clone --depth 1 --no-tags https://github.com/mostsfamahmoud/APB_GPIO_UART_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585595384
git clone --depth 1 --no-tags https://github.com/p-ram/new-to-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586006478
git clone --depth 1 --no-tags https://github.com/fm4dd/pmod-charlcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584277785
git clone --depth 1 --no-tags https://github.com/ktan9811/Verilog_StopWatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584437882
git clone --depth 1 --no-tags https://github.com/Advaithva/All-Langs-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585744564
git clone --depth 1 --no-tags https://github.com/lauchinyuan/tinyRV32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586128787
git clone --depth 1 --no-tags https://github.com/shareefj/glbl_playtime.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586035240
git clone --depth 1 --no-tags https://github.com/mbalestrini/caravel_wrapped_hack_soc_MPW2_alive_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587878743
git clone --depth 1 --no-tags https://github.com/Rezajahani8x/MIPS-Processor-III.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586200494
git clone --depth 1 --no-tags https://github.com/ghkim5643/EIII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585978359
git clone --depth 1 --no-tags https://github.com/rkvaishnavp/uart-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585852528
git clone --depth 1 --no-tags https://github.com/ProJect-riSuKascope/RisukaScope-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585162598
git clone --depth 1 --no-tags https://github.com/erenizgi/firstVerilogCodes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585158615
git clone --depth 1 --no-tags https://github.com/MohamedEhabBasha/Arch-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585522475
git clone --depth 1 --no-tags https://github.com/NishitaAmberkar/Pacman-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585687218
git clone --depth 1 --no-tags https://github.com/BugBox0820/Computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587258545
git clone --depth 1 --no-tags https://github.com/SavrajSian/MIPS-CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584031847
git clone --depth 1 --no-tags https://github.com/HazemHamdyy/apb-bus-gpio-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584240008
git clone --depth 1 --no-tags https://github.com/filipbg92/test_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584957426
git clone --depth 1 --no-tags https://github.com/erentoy/AES-Chiper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584875227
git clone --depth 1 --no-tags https://github.com/gczcqu/cpu_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584992150
git clone --depth 1 --no-tags https://github.com/LadyNick/Lab01-ALU12CS161L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588354245
git clone --depth 1 --no-tags https://github.com/Kurasavella/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589000881
git clone --depth 1 --no-tags https://github.com/Zeki-M/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589357139
git clone --depth 1 --no-tags https://github.com/aryanmaurya383/CS220-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589478441
git clone --depth 1 --no-tags https://github.com/lopez-seb/UART_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588776319
git clone --depth 1 --no-tags https://github.com/JimenaVega/TP-Final-Arquitectura-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588293440
git clone --depth 1 --no-tags https://github.com/molofsky/IsPrime.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587093204
git clone --depth 1 --no-tags https://github.com/saicharan0112/misc-docker-images.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584597722
git clone --depth 1 --no-tags https://github.com/andreeaam238/teme-smp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584341989
git clone --depth 1 --no-tags https://github.com/yusufnageye/SMART-ALARM-CLOCK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586644958
git clone --depth 1 --no-tags https://github.com/aymane-eljerari/mips32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586578919
git clone --depth 1 --no-tags https://github.com/o97520/Verilog-Codes-and-Circuits-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589570365
git clone --depth 1 --no-tags https://github.com/saitejagoruganthu/CMPE200-Computer-Architecture-And-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589761641
git clone --depth 1 --no-tags https://github.com/abi7ash/DigitalDesignUsingVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589253768
git clone --depth 1 --no-tags https://github.com/xobs/caravel-minimax-global-routing-segfault.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589396797
git clone --depth 1 --no-tags https://github.com/shaogaosheng/sm4_ctr_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589191778
git clone --depth 1 --no-tags https://github.com/HakeemOS/Mux4to1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588240039
git clone --depth 1 --no-tags https://github.com/Yogesh0211/Design-of-a-Cricket-Game-Using-FPGAs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588577438
git clone --depth 1 --no-tags https://github.com/brand-kelly/digital_design_fundamentals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588718452
git clone --depth 1 --no-tags https://github.com/juhiyon/led_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586692260
git clone --depth 1 --no-tags https://github.com/doishimpeiu/zatunafolda.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584871652
git clone --depth 1 --no-tags https://github.com/C109112189/one-data.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585079999
