Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul 28 23:02:54 2020
| Host         : DESKTOP-K3B0LAI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.150        0.000                      0                14518        0.024        0.000                      0                14498        1.065        0.000                       0                  7842  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
MMCM_GEN.U_MMCM/inst/CLK12MHZ          {0.000 41.666}       83.333          12.000          
  clk_108_MMCM                         {0.000 4.630}        9.259           108.000         
  clk_216_MMCM                         {0.000 2.315}        4.630           216.001         
  clkfbout_MMCM                        {0.000 41.666}       83.333          12.000          
MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ  {0.000 41.666}       83.333          12.000          
  clk_112_MMCM_112                     {0.000 4.444}        8.889           112.500         
  clkfbout_MMCM_112                    {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MMCM_GEN.U_MMCM/inst/CLK12MHZ                                                                                                                                                           16.667        0.000                       0                     1  
  clk_108_MMCM                               1.397        0.000                      0                  425        0.024        0.000                      0                  425        3.650        0.000                       0                   471  
  clk_216_MMCM                               0.471        0.000                      0                12784        0.033        0.000                      0                12784        1.065        0.000                       0                  6947  
  clkfbout_MMCM                                                                                                                                                                         16.667        0.000                       0                     3  
MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ                                                                                                                                                   16.667        0.000                       0                     1  
  clk_112_MMCM_112                           2.669        0.000                      0                  878        0.064        0.000                      0                  878        3.194        0.000                       0                   417  
  clkfbout_MMCM_112                                                                                                                                                                     16.667        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_216_MMCM      clk_108_MMCM            0.150        0.000                      0                  226        0.129        0.000                      0                  226  
clk_108_MMCM      clk_216_MMCM            0.445        0.000                      0                   38        0.169        0.000                      0                   38  
clk_112_MMCM_112  clk_216_MMCM            7.477        0.000                      0                   10                                                                        
clk_216_MMCM      clk_112_MMCM_112        3.360        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_108_MMCM       clk_108_MMCM             7.333        0.000                      0                    2        0.244        0.000                      0                    2  
**async_default**  clk_216_MMCM       clk_216_MMCM             1.188        0.000                      0                  200        0.606        0.000                      0                  200  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MMCM_GEN.U_MMCM/inst/CLK12MHZ
  To Clock:  MMCM_GEN.U_MMCM/inst/CLK12MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_GEN.U_MMCM/inst/CLK12MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM_GEN.U_MMCM/inst/CLK12MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_108_MMCM
  To Clock:  clk_108_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        1.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 2.693ns (35.718%)  route 4.847ns (64.282%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 6.339 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.565    -2.390    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X36Y39         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.934 f  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/Q
                         net (fo=84, routed)          0.352    -1.582    U_Audio_channel_left/U_VGA_interface/VGA_v_add[0]
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.124    -1.458 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_i_87/O
                         net (fo=2, routed)           0.638    -0.819    U_Audio_channel_left/U_VGA_interface/display_nrm_d_i_87_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.239 r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg_i_131/CO[3]
                         net (fo=1, routed)           0.000    -0.239    U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg_i_131_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.125 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_177_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.097 r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg_i_81/O[0]
                         net (fo=40, routed)          1.028     1.125    U_Audio_channel_left/U_VGA_interface/minusOp[9]
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.299     1.424 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_148/O
                         net (fo=1, routed)           0.568     1.992    U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_148_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.518 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_43/CO[3]
                         net (fo=1, routed)           0.933     3.451    U_Audio_channel_left/U_VGA_interface/draw_vol325_in
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124     3.575 f  U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_20/O
                         net (fo=1, routed)           0.752     4.327    U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_20_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     4.451 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_6/O
                         net (fo=1, routed)           0.575     5.026    U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_6_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.150 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_1/O
                         net (fo=1, routed)           0.000     5.150    U_Audio_channel_left/U_VGA_interface/draw_vol
    SLICE_X35Y44         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.447     6.339    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X35Y44         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg/C
                         clock pessimism              0.420     6.759    
                         clock uncertainty           -0.240     6.519    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)        0.029     6.548    U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg
  -------------------------------------------------------------------
                         required time                          6.548    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 2.421ns (31.810%)  route 5.190ns (68.190%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.917ns = ( 6.342 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.565    -2.390    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X36Y39         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.934 f  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/Q
                         net (fo=84, routed)          0.475    -1.458    U_Audio_channel_right/U_VGA_interface/VGA_v_add[0]
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.124    -1.334 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_i_87/O
                         net (fo=2, routed)           0.489    -0.845    U_Audio_channel_right/U_VGA_interface/display_nrm_d_i_87_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    -0.203 f  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg_i_131/O[3]
                         net (fo=48, routed)          1.235     1.032    U_Audio_channel_right/U_VGA_interface/minusOp[4]
    SLICE_X52Y35         LUT6 (Prop_lut6_I5_O)        0.306     1.338 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_211/O
                         net (fo=1, routed)           0.520     1.858    U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_211_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     2.262 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     2.262    U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg_i_86_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.379 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg_i_31/CO[3]
                         net (fo=1, routed)           1.202     3.580    U_Audio_channel_right/U_VGA_interface/draw_vol315_in
    SLICE_X45Y42         LUT6 (Prop_lut6_I3_O)        0.124     3.704 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_11/O
                         net (fo=1, routed)           0.574     4.278    U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_11_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_3/O
                         net (fo=1, routed)           0.695     5.097    U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_3_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I2_O)        0.124     5.221 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_1/O
                         net (fo=1, routed)           0.000     5.221    U_Audio_channel_right/U_VGA_interface/draw_vol
    SLICE_X44Y41         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.450     6.342    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X44Y41         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg/C
                         clock pessimism              0.492     6.834    
                         clock uncertainty           -0.240     6.594    
    SLICE_X44Y41         FDCE (Setup_fdce_C_D)        0.029     6.623    U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg
  -------------------------------------------------------------------
                         required time                          6.623    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 3.024ns (44.053%)  route 3.840ns (55.947%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 6.340 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.565    -2.390    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X36Y39         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.934 f  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/Q
                         net (fo=84, routed)          0.352    -1.582    U_Audio_channel_left/U_VGA_interface/VGA_v_add[0]
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.124    -1.458 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_i_87/O
                         net (fo=2, routed)           0.638    -0.819    U_Audio_channel_left/U_VGA_interface/display_nrm_d_i_87_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.239 r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg_i_131/CO[3]
                         net (fo=1, routed)           0.000    -0.239    U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg_i_131_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.125 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_177_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.188 f  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg_i_81/O[3]
                         net (fo=32, routed)          1.167     1.354    U_Audio_channel_left/U_VGA_interface/minusOp[12]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.306     1.660 r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_59/O
                         net (fo=1, routed)           0.000     1.660    U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_59_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.230 r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg_i_34/CO[2]
                         net (fo=1, routed)           0.744     2.974    U_Audio_channel_left/U_VGA_interface/VU_inbound258_in
    SLICE_X31Y45         LUT6 (Prop_lut6_I0_O)        0.313     3.287 r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_13/O
                         net (fo=1, routed)           0.536     3.824    U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_13_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.948 r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_4/O
                         net (fo=1, routed)           0.403     4.351    U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_4_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I3_O)        0.124     4.475 r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_1/O
                         net (fo=1, routed)           0.000     4.475    U_Audio_channel_left/U_VGA_interface/VU_inbound
    SLICE_X33Y46         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.448     6.340    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X33Y46         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg/C
                         clock pessimism              0.420     6.760    
                         clock uncertainty           -0.240     6.520    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)        0.029     6.549    U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg
  -------------------------------------------------------------------
                         required time                          6.549    
                         arrival time                          -4.475    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        6.930ns  (logic 2.969ns (42.844%)  route 3.961ns (57.156%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 6.343 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.565    -2.390    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X36Y39         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.934 f  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/Q
                         net (fo=84, routed)          0.475    -1.458    U_Audio_channel_right/U_VGA_interface/VGA_v_add[0]
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.124    -1.334 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_i_87/O
                         net (fo=2, routed)           0.489    -0.845    U_Audio_channel_right/U_VGA_interface/display_nrm_d_i_87_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.265 r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg_i_131/CO[3]
                         net (fo=1, routed)           0.000    -0.265    U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg_i_131_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.048 f  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg_i_177/O[3]
                         net (fo=40, routed)          1.452     1.500    U_Audio_channel_right/U_VGA_interface/minusOp[8]
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.306     1.806 r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_106/O
                         net (fo=1, routed)           0.000     1.806    U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_106_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.207 r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     2.207    U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg_i_57_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.435 r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg_i_34/CO[2]
                         net (fo=1, routed)           0.445     2.880    U_Audio_channel_right/U_VGA_interface/VU_inbound258_in
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.313     3.193 r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_13/O
                         net (fo=1, routed)           0.425     3.618    U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_13_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.742 r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_4/O
                         net (fo=1, routed)           0.674     4.416    U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_4_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I3_O)        0.124     4.540 r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_1/O
                         net (fo=1, routed)           0.000     4.540    U_Audio_channel_right/U_VGA_interface/VU_inbound
    SLICE_X44Y46         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.451     6.343    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X44Y46         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg/C
                         clock pessimism              0.492     6.835    
                         clock uncertainty           -0.240     6.595    
    SLICE_X44Y46         FDCE (Setup_fdce_C_D)        0.029     6.624    U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg
  -------------------------------------------------------------------
                         required time                          6.624    
                         arrival time                          -4.540    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 2.651ns (42.233%)  route 3.626ns (57.767%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 6.340 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.565    -2.390    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X37Y39         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.934 f  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[5]/Q
                         net (fo=16, routed)          1.746    -0.188    U_Audio_channel_left/U_VGA_interface/VGA_v_add[5]
    SLICE_X37Y48         LUT1 (Prop_lut1_I0_O)        0.124    -0.064 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_i_86/O
                         net (fo=1, routed)           0.000    -0.064    U_Audio_channel_left/U_VGA_interface/display_nrm_d_i_86_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.468 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000     0.468    U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_69_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.802 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_49/O[1]
                         net (fo=2, routed)           0.805     1.607    U_Audio_channel_left/U_VGA_interface/display_nrm1__0[10]
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.303     1.910 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_i_67/O
                         net (fo=1, routed)           0.000     1.910    U_Audio_channel_left/U_VGA_interface/display_nrm_d_i_67_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.460 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_48/CO[3]
                         net (fo=1, routed)           0.001     2.461    U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_48_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.575 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.575    U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_23_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.689 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_5/CO[3]
                         net (fo=1, routed)           1.075     3.764    U_Audio_channel_left/U_VGA_interface/display_nrm0
    SLICE_X38Y45         LUT5 (Prop_lut5_I3_O)        0.124     3.888 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_i_1/O
                         net (fo=1, routed)           0.000     3.888    U_Audio_channel_left/U_VGA_interface/display_nrm
    SLICE_X38Y45         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.448     6.340    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X38Y45         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg/C
                         clock pessimism              0.507     6.847    
                         clock uncertainty           -0.240     6.607    
    SLICE_X38Y45         FDCE (Setup_fdce_C_D)        0.077     6.684    U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 2.802ns (48.338%)  route 2.995ns (51.662%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 6.343 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.565    -2.390    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X36Y39         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.934 f  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/Q
                         net (fo=84, routed)          0.475    -1.458    U_Audio_channel_right/U_VGA_interface/VGA_v_add[0]
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.124    -1.334 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_i_87/O
                         net (fo=2, routed)           0.672    -0.662    U_Audio_channel_right/U_VGA_interface/display_nrm_d_i_87_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.082 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    -0.082    U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_82_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.032 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000     0.032    U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_69_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.366 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_49/O[1]
                         net (fo=2, routed)           0.822     1.189    U_Audio_channel_right/U_VGA_interface/display_nrm1__0[10]
    SLICE_X42Y38         LUT4 (Prop_lut4_I2_O)        0.303     1.492 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_i_67/O
                         net (fo=1, routed)           0.000     1.492    U_Audio_channel_right/U_VGA_interface/display_nrm_d_i_67_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.025 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.025    U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_48_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.142 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.142    U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_23_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.259 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_5/CO[3]
                         net (fo=1, routed)           1.025     3.283    U_Audio_channel_right/U_VGA_interface/display_nrm0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.407 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_i_1/O
                         net (fo=1, routed)           0.000     3.407    U_Audio_channel_right/U_VGA_interface/display_nrm
    SLICE_X44Y43         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.451     6.343    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X44Y43         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg/C
                         clock pessimism              0.492     6.835    
                         clock uncertainty           -0.240     6.595    
    SLICE_X44Y43         FDCE (Setup_fdce_C_D)        0.031     6.626    U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg
  -------------------------------------------------------------------
                         required time                          6.626    
                         arrival time                          -3.407    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_controller/v_addr_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 2.152ns (38.581%)  route 3.426ns (61.419%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 6.340 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.560    -2.395    U_VGA_controller/clk
    SLICE_X28Y33         FDCE                                         r  U_VGA_controller/v_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDCE (Prop_fdce_C_Q)         0.456    -1.939 f  U_VGA_controller/v_counter_reg[11]/Q
                         net (fo=4, routed)           1.049    -0.890    U_VGA_controller/v_counter_reg_n_0_[11]
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.150    -0.740 r  U_VGA_controller/VGA_read_INST_0_i_5/O
                         net (fo=2, routed)           0.676    -0.064    U_VGA_controller/VGA_read_INST_0_i_5_n_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I1_O)        0.328     0.264 f  U_VGA_controller/VGA_read_INST_0_i_2/O
                         net (fo=20, routed)          1.702     1.965    U_VGA_controller/VGA_read_INST_0_i_2_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.124     2.089 r  U_VGA_controller/v_addr_counter[3]_i_6/O
                         net (fo=1, routed)           0.000     2.089    U_VGA_controller/v_addr_counter[3]_i_6_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.621 r  U_VGA_controller/v_addr_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.621    U_VGA_controller/v_addr_counter_reg[3]_i_1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.735 r  U_VGA_controller/v_addr_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.735    U_VGA_controller/v_addr_counter_reg[7]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.849 r  U_VGA_controller/v_addr_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.849    U_VGA_controller/v_addr_counter_reg[11]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.183 r  U_VGA_controller/v_addr_counter_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     3.183    U_VGA_controller/v_addr_counter_reg[15]_i_2_n_6
    SLICE_X37Y43         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.448     6.340    U_VGA_controller/clk
    SLICE_X37Y43         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[13]/C
                         clock pessimism              0.420     6.760    
                         clock uncertainty           -0.240     6.520    
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)        0.062     6.582    U_VGA_controller/v_addr_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          6.582    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_controller/v_addr_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 2.131ns (38.349%)  route 3.426ns (61.651%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 6.340 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.560    -2.395    U_VGA_controller/clk
    SLICE_X28Y33         FDCE                                         r  U_VGA_controller/v_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDCE (Prop_fdce_C_Q)         0.456    -1.939 f  U_VGA_controller/v_counter_reg[11]/Q
                         net (fo=4, routed)           1.049    -0.890    U_VGA_controller/v_counter_reg_n_0_[11]
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.150    -0.740 r  U_VGA_controller/VGA_read_INST_0_i_5/O
                         net (fo=2, routed)           0.676    -0.064    U_VGA_controller/VGA_read_INST_0_i_5_n_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I1_O)        0.328     0.264 f  U_VGA_controller/VGA_read_INST_0_i_2/O
                         net (fo=20, routed)          1.702     1.965    U_VGA_controller/VGA_read_INST_0_i_2_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.124     2.089 r  U_VGA_controller/v_addr_counter[3]_i_6/O
                         net (fo=1, routed)           0.000     2.089    U_VGA_controller/v_addr_counter[3]_i_6_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.621 r  U_VGA_controller/v_addr_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.621    U_VGA_controller/v_addr_counter_reg[3]_i_1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.735 r  U_VGA_controller/v_addr_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.735    U_VGA_controller/v_addr_counter_reg[7]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.849 r  U_VGA_controller/v_addr_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.849    U_VGA_controller/v_addr_counter_reg[11]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.162 r  U_VGA_controller/v_addr_counter_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     3.162    U_VGA_controller/v_addr_counter_reg[15]_i_2_n_4
    SLICE_X37Y43         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.448     6.340    U_VGA_controller/clk
    SLICE_X37Y43         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[15]/C
                         clock pessimism              0.420     6.760    
                         clock uncertainty           -0.240     6.520    
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)        0.062     6.582    U_VGA_controller/v_addr_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          6.582    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                  3.419    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_controller/VGA_g_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 1.104ns (19.916%)  route 4.439ns (80.084%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 6.338 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.568    -2.387    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X44Y41         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.931 f  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg/Q
                         net (fo=9, routed)           1.456    -0.475    U_Audio_channel_right/U_VGA_interface/draw_vol_d
    SLICE_X46Y48         LUT3 (Prop_lut3_I0_O)        0.124    -0.351 r  U_Audio_channel_right/U_VGA_interface/VGA_din[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.505     0.155    U_Audio_channel_right/U_VGA_interface/VGA_din[11]_INST_0_i_2_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124     0.279 r  U_Audio_channel_right/U_VGA_interface/VGA_din[4]_INST_0/O
                         net (fo=4, routed)           0.442     0.721    U_Audio_channel_right/U_VGA_interface/VGA_din[6]
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.124     0.845 r  U_Audio_channel_right/U_VGA_interface/VGA_din[7]_INST_0/O
                         net (fo=1, routed)           0.847     1.692    U_Audio_channel_right/VGA_din_bottom[7]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.124     1.816 r  U_Audio_channel_right/U_VGA_controller_i_5/O
                         net (fo=1, routed)           1.189     3.005    U_VGA_controller/VGA_din[7]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.152     3.157 r  U_VGA_controller/VGA_g[3]_i_1/O
                         net (fo=1, routed)           0.000     3.157    U_VGA_controller/VGA_g[3]_i_1_n_0
    SLICE_X35Y42         FDCE                                         r  U_VGA_controller/VGA_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.446     6.338    U_VGA_controller/clk
    SLICE_X35Y42         FDCE                                         r  U_VGA_controller/VGA_g_reg[3]/C
                         clock pessimism              0.420     6.758    
                         clock uncertainty           -0.240     6.518    
    SLICE_X35Y42         FDCE (Setup_fdce_C_D)        0.075     6.593    U_VGA_controller/VGA_g_reg[3]
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -3.157    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_controller/v_addr_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 2.057ns (37.517%)  route 3.426ns (62.483%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 6.340 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.560    -2.395    U_VGA_controller/clk
    SLICE_X28Y33         FDCE                                         r  U_VGA_controller/v_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDCE (Prop_fdce_C_Q)         0.456    -1.939 f  U_VGA_controller/v_counter_reg[11]/Q
                         net (fo=4, routed)           1.049    -0.890    U_VGA_controller/v_counter_reg_n_0_[11]
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.150    -0.740 r  U_VGA_controller/VGA_read_INST_0_i_5/O
                         net (fo=2, routed)           0.676    -0.064    U_VGA_controller/VGA_read_INST_0_i_5_n_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I1_O)        0.328     0.264 f  U_VGA_controller/VGA_read_INST_0_i_2/O
                         net (fo=20, routed)          1.702     1.965    U_VGA_controller/VGA_read_INST_0_i_2_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.124     2.089 r  U_VGA_controller/v_addr_counter[3]_i_6/O
                         net (fo=1, routed)           0.000     2.089    U_VGA_controller/v_addr_counter[3]_i_6_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.621 r  U_VGA_controller/v_addr_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.621    U_VGA_controller/v_addr_counter_reg[3]_i_1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.735 r  U_VGA_controller/v_addr_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.735    U_VGA_controller/v_addr_counter_reg[7]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.849 r  U_VGA_controller/v_addr_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.849    U_VGA_controller/v_addr_counter_reg[11]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.088 r  U_VGA_controller/v_addr_counter_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     3.088    U_VGA_controller/v_addr_counter_reg[15]_i_2_n_5
    SLICE_X37Y43         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.448     6.340    U_VGA_controller/clk
    SLICE_X37Y43         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[14]/C
                         clock pessimism              0.420     6.760    
                         clock uncertainty           -0.240     6.520    
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)        0.062     6.582    U_VGA_controller/v_addr_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          6.582    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                  3.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VGA_interface/WAV_push_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.128ns (22.226%)  route 0.448ns (77.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.565    -0.839    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X35Y48         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/WAV_push_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.128    -0.711 r  U_Audio_channel_left/U_VGA_interface/WAV_push_reg[4]/Q
                         net (fo=1, routed)           0.448    -0.263    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[4]
    RAMB18_X0Y22         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.874    -1.224    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y22         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.695    -0.530    
    RAMB18_X0Y22         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[4])
                                                      0.243    -0.287    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VGA_interface/WAV_push_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.128ns (22.193%)  route 0.449ns (77.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.565    -0.839    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X35Y48         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/WAV_push_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.128    -0.711 r  U_Audio_channel_left/U_VGA_interface/WAV_push_reg[6]/Q
                         net (fo=1, routed)           0.449    -0.262    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[6]
    RAMB18_X0Y22         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.874    -1.224    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y22         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.695    -0.530    
    RAMB18_X0Y22         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[6])
                                                      0.242    -0.288    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.573%)  route 0.225ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.561    -0.843    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X37Y36         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.702 r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[39]/Q
                         net (fo=1, routed)           0.225    -0.477    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1[39]
    SLICE_X31Y36         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.829    -1.270    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X31Y36         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[39]/C
                         clock pessimism              0.690    -0.580    
    SLICE_X31Y36         FDCE (Hold_fdce_C_D)         0.070    -0.510    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[39]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VGA_interface/FFT_push_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[14]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.604%)  route 0.279ns (66.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.560    -0.844    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X32Y51         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/FFT_push_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.703 r  U_Audio_channel_left/U_VGA_interface/FFT_push_reg[14]/Q
                         net (fo=1, routed)           0.279    -0.424    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[14]
    RAMB18_X0Y20         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.875    -1.223    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y20         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.461    -0.762    
    RAMB18_X0Y20         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[14])
                                                      0.296    -0.466    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VGA_interface/FFT_push_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[11]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.482%)  route 0.280ns (66.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.560    -0.844    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X32Y50         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/FFT_push_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.703 r  U_Audio_channel_left/U_VGA_interface/FFT_push_reg[11]/Q
                         net (fo=1, routed)           0.280    -0.423    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[11]
    RAMB18_X0Y20         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.875    -1.223    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y20         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.461    -0.762    
    RAMB18_X0Y20         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[11])
                                                      0.296    -0.466    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 U_VGA_controller/RGB_blank_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_controller/RGB_blank_dd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.829%)  route 0.248ns (57.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.563    -0.841    U_VGA_controller/clk
    SLICE_X35Y42         FDPE                                         r  U_VGA_controller/RGB_blank_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.700 r  U_VGA_controller/RGB_blank_d_reg/Q
                         net (fo=1, routed)           0.248    -0.452    U_VGA_controller/RGB_blank_d
    SLICE_X38Y42         LUT3 (Prop_lut3_I0_O)        0.045    -0.407 r  U_VGA_controller/RGB_blank_dd_i_1/O
                         net (fo=1, routed)           0.000    -0.407    U_VGA_controller/RGB_blank_dd_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  U_VGA_controller/RGB_blank_dd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.833    -1.266    U_VGA_controller/clk
    SLICE_X38Y42         FDRE                                         r  U_VGA_controller/RGB_blank_dd_reg/C
                         clock pessimism              0.690    -0.576    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.120    -0.456    U_VGA_controller/RGB_blank_dd_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VGA_interface/WAV_push_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.128ns (20.366%)  route 0.501ns (79.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.565    -0.839    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X35Y48         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/WAV_push_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.128    -0.711 r  U_Audio_channel_left/U_VGA_interface/WAV_push_reg[5]/Q
                         net (fo=1, routed)           0.501    -0.210    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[5]
    RAMB18_X0Y22         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.874    -1.224    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y22         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.695    -0.530    
    RAMB18_X0Y22         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[5])
                                                      0.243    -0.287    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VGA_interface/FFT_push_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.468%)  route 0.279ns (68.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.560    -0.844    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X32Y50         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/FFT_push_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.716 r  U_Audio_channel_left/U_VGA_interface/FFT_push_reg[8]/Q
                         net (fo=1, routed)           0.279    -0.437    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[8]
    RAMB18_X0Y20         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.875    -1.223    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y20         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.461    -0.762    
    RAMB18_X0Y20         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[8])
                                                      0.242    -0.520    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VGA_interface/FFT_push_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.849%)  route 0.331ns (70.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.560    -0.844    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X32Y50         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/FFT_push_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.703 r  U_Audio_channel_left/U_VGA_interface/FFT_push_reg[2]/Q
                         net (fo=1, routed)           0.331    -0.371    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[2]
    RAMB18_X0Y20         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.875    -1.223    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y20         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.461    -0.762    
    RAMB18_X0Y20         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[2])
                                                      0.296    -0.466    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VGA_interface/FFT_push_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[15]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.845%)  route 0.331ns (70.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.560    -0.844    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X32Y51         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/FFT_push_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.703 r  U_Audio_channel_left/U_VGA_interface/FFT_push_reg[15]/Q
                         net (fo=1, routed)           0.331    -0.371    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[15]
    RAMB18_X0Y20         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.875    -1.223    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y20         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.461    -0.762    
    RAMB18_X0Y20         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[15])
                                                      0.296    -0.466    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_108_MMCM
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y17     U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y16     U_Audio_channel_left/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         9.259       6.683      RAMB18_X0Y20     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         9.259       6.683      RAMB18_X0Y22     U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y17   MMCM_GEN.U_MMCM/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.259       8.010      MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X36Y39     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X38Y43     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X38Y43     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X38Y44     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.259       204.101    MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X30Y47     U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X30Y47     U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X30Y53     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X30Y53     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y39     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y43     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y43     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y44     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y44     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y44     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[14]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X30Y47     U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X30Y53     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X30Y53     U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X30Y47     U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y39     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y43     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y43     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y44     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y44     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y44     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_216_MMCM
  To Clock:  clk_216_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.456ns (12.509%)  route 3.189ns (87.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.823ns = ( 1.807 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.553    -2.402    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X57Y24         FDRE                                         r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.946 r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=90, routed)          3.189     1.244    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y1           DSP48E1                                      r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.545     1.807    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.492     2.299    
                         clock uncertainty           -0.222     2.077    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362     1.715    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.715    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.456ns (12.509%)  route 3.189ns (87.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.823ns = ( 1.807 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.553    -2.402    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X57Y24         FDRE                                         r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.946 r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=90, routed)          3.189     1.244    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y1           DSP48E1                                      r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.545     1.807    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.492     2.299    
                         clock uncertainty           -0.222     2.077    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362     1.715    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.715    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.580ns (14.765%)  route 3.348ns (85.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 1.686 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.547    -2.408    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X28Y63         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDCE (Prop_fdce_C_Q)         0.456    -1.952 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/Q
                         net (fo=114, routed)         3.348     1.396    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]_0[0]
    SLICE_X10Y77         LUT3 (Prop_lut3_I1_O)        0.124     1.520 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_i[7]_i_1/O
                         net (fo=1, routed)           0.000     1.520    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_i[7]_i_1_n_0
    SLICE_X10Y77         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.424     1.686    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X10Y77         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_i_reg[7]/C
                         clock pessimism              0.492     2.178    
                         clock uncertainty           -0.222     1.956    
    SLICE_X10Y77         FDRE (Setup_fdre_C_D)        0.079     2.035    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_i_reg[7]
  -------------------------------------------------------------------
                         required time                          2.035    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_VU_metre/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VU_metre/GEN_RAM[5].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.937ns (27.085%)  route 2.522ns (72.915%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 1.754 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.556    -2.399    U_Audio_channel_right/U_VU_metre/clk
    SLICE_X51Y58         FDCE                                         r  U_Audio_channel_right/U_VU_metre/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  U_Audio_channel_right/U_VU_metre/FSM_sequential_current_state_reg[1]/Q
                         net (fo=73, routed)          0.870    -1.073    U_Audio_channel_right/U_VU_metre/current_state[1]
    SLICE_X51Y58         LUT5 (Prop_lut5_I3_O)        0.154    -0.919 f  U_Audio_channel_right/U_VU_metre/counter_select[1]_i_1/O
                         net (fo=8, routed)           0.759    -0.161    U_Audio_channel_right/U_VU_metre/GEN_RAM[5].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X49Y58         LUT3 (Prop_lut3_I1_O)        0.327     0.166 r  U_Audio_channel_right/U_VU_metre/GEN_RAM[5].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_63/O
                         net (fo=1, routed)           0.894     1.061    U_Audio_channel_right/U_VU_metre/GEN_RAM[5].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_33
    RAMB36_X1Y9          RAMB36E1                                     r  U_Audio_channel_right/U_VU_metre/GEN_RAM[5].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.492     1.754    U_Audio_channel_right/U_VU_metre/GEN_RAM[5].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  U_Audio_channel_right/U_VU_metre/GEN_RAM[5].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.413     2.166    
                         clock uncertainty           -0.222     1.945    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     1.585    U_Audio_channel_right/U_VU_metre/GEN_RAM[5].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          1.585    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.606ns (15.326%)  route 3.348ns (84.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 1.686 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.547    -2.408    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X28Y63         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDCE (Prop_fdce_C_Q)         0.456    -1.952 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/Q
                         net (fo=114, routed)         3.348     1.396    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]_0[0]
    SLICE_X10Y77         LUT3 (Prop_lut3_I1_O)        0.150     1.546 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_i[8]_i_1/O
                         net (fo=1, routed)           0.000     1.546    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_i[8]_i_1_n_0
    SLICE_X10Y77         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.424     1.686    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X10Y77         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_i_reg[8]/C
                         clock pessimism              0.492     2.178    
                         clock uncertainty           -0.222     1.956    
    SLICE_X10Y77         FDRE (Setup_fdre_C_D)        0.118     2.074    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_i_reg[8]
  -------------------------------------------------------------------
                         required time                          2.074    
                         arrival time                          -1.546    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FIR_interface/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FIR_interface/coef_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.942ns (50.604%)  route 1.896ns (49.396%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 1.710 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.562    -2.393    U_Audio_channel_right/U_FIR_interface/clk
    SLICE_X56Y31         FDCE                                         r  U_Audio_channel_right/U_FIR_interface/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDCE (Prop_fdce_C_Q)         0.478    -1.915 r  U_Audio_channel_right/U_FIR_interface/FSM_onehot_current_state_reg[5]/Q
                         net (fo=18, routed)          0.756    -1.159    U_Audio_channel_right/U_FIR_interface/cnt_coef_dec
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.295    -0.864 r  U_Audio_channel_right/U_FIR_interface/coef_counter[4]_i_7/O
                         net (fo=1, routed)           0.000    -0.864    U_Audio_channel_right/U_FIR_interface/coef_counter[4]_i_7_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.332 r  U_Audio_channel_right/U_FIR_interface/coef_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.332    U_Audio_channel_right/U_FIR_interface/coef_counter_reg[4]_i_2_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.002 r  U_Audio_channel_right/U_FIR_interface/coef_counter_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.610     0.613    U_Audio_channel_right/U_FIR_interface/coef_counter_reg[8]_i_2_n_6
    SLICE_X56Y32         LUT2 (Prop_lut2_I0_O)        0.303     0.916 r  U_Audio_channel_right/U_FIR_interface/coef_counter[6]_i_1/O
                         net (fo=2, routed)           0.529     1.445    U_Audio_channel_right/U_FIR_interface/p_0_in[6]
    SLICE_X56Y32         FDCE                                         r  U_Audio_channel_right/U_FIR_interface/coef_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.448     1.710    U_Audio_channel_right/U_FIR_interface/clk
    SLICE_X56Y32         FDCE                                         r  U_Audio_channel_right/U_FIR_interface/coef_counter_reg[6]/C
                         clock pessimism              0.505     2.215    
                         clock uncertainty           -0.222     1.993    
    SLICE_X56Y32         FDCE (Setup_fdce_C_D)       -0.016     1.977    U_Audio_channel_right/U_FIR_interface/coef_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          1.977    
                         arrival time                          -1.445    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_VU_metre/RAM_write_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VU_metre/GEN_RAM[5].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.419ns (13.223%)  route 2.750ns (86.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns = ( 1.753 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.550    -2.405    U_Audio_channel_left/U_VU_metre/clk
    SLICE_X31Y27         FDRE                                         r  U_Audio_channel_left/U_VU_metre/RAM_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.419    -1.985 r  U_Audio_channel_left/U_VU_metre/RAM_write_reg[0]/Q
                         net (fo=11, routed)          2.750     0.764    U_Audio_channel_left/U_VU_metre/GEN_RAM[5].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y9          RAMB36E1                                     r  U_Audio_channel_left/U_VU_metre/GEN_RAM[5].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.491     1.753    U_Audio_channel_left/U_VU_metre/GEN_RAM[5].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  U_Audio_channel_left/U_VU_metre/GEN_RAM[5].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     2.244    
                         clock uncertainty           -0.222     2.023    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.707     1.316    U_Audio_channel_left/U_VU_metre/GEN_RAM[5].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          1.316    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Adder/opA_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[6][9]_srl7_U_FFT_UAL_U_Multiplier_FFT_en_d_reg_c_3/D
                            (rising edge-triggered cell SRL16E clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 1.716ns (48.578%)  route 1.816ns (51.422%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 1.679 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.533    -2.422    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Adder/clk
    SLICE_X32Y73         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Adder/opA_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.419    -2.003 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Adder/opA_i_reg[0]/Q
                         net (fo=5, routed)           1.012    -0.991    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Adder/Q[0]
    SLICE_X33Y73         LUT5 (Prop_lut5_I0_O)        0.299    -0.692 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Adder/Add_out_i__0_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.692    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Adder/Add_out_i__0_carry_i_6_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.142 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Adder/Add_out_i__0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.142    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Adder/Add_out_i__0_carry_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.028 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Adder/Add_out_i__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    -0.019    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Adder/Add_out_i__0_carry__0_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.315 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Adder/Add_out_i__0_carry__1/O[1]
                         net (fo=1, routed)           0.795     1.111    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/Add_out_i[9]
    SLICE_X38Y73         SRL16E                                       r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[6][9]_srl7_U_FFT_UAL_U_Multiplier_FFT_en_d_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.417     1.679    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/clk
    SLICE_X38Y73         SRL16E                                       r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[6][9]_srl7_U_FFT_UAL_U_Multiplier_FFT_en_d_reg_c_3/CLK
                         clock pessimism              0.421     2.099    
                         clock uncertainty           -0.222     1.878    
    SLICE_X38Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.198     1.680    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[6][9]_srl7_U_FFT_UAL_U_Multiplier_FFT_en_d_reg_c_3
  -------------------------------------------------------------------
                         required time                          1.680    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.580ns (15.248%)  route 3.224ns (84.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 1.684 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.547    -2.408    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X28Y63         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDCE (Prop_fdce_C_Q)         0.456    -1.952 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/Q
                         net (fo=114, routed)         3.224     1.272    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]_0[0]
    SLICE_X9Y76          LUT3 (Prop_lut3_I1_O)        0.124     1.396 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.396    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/p_1_in[0]
    SLICE_X9Y76          FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.422     1.684    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X9Y76          FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_i_reg[0]/C
                         clock pessimism              0.492     2.176    
                         clock uncertainty           -0.222     1.954    
    SLICE_X9Y76          FDRE (Setup_fdre_C_D)        0.029     1.983    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutA_i_reg[0]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                          -1.396    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[18].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 2.016ns (52.711%)  route 1.809ns (47.289%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 1.693 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.549    -2.405    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X30Y23         FDRE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518    -1.887 f  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[30]/Q
                         net (fo=5, routed)           0.613    -1.274    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/data_in_int[2]
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.117    -1.157 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/inst_i_3/O
                         net (fo=2, routed)           0.605    -0.552    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[18].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.332    -0.220 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[18].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    -0.220    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[18].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.178 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[18].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.178    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[18].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     0.526 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[18].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=5, routed)           0.590     1.116    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[18].gen_pre_mid.gen_rem/rem_inc[5]
    SLICE_X31Y24         LUT4 (Prop_lut4_I2_O)        0.303     1.419 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[18].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.419    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[18].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/rem_int[2]
    SLICE_X31Y24         FDRE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[18].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.431     1.693    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[18].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X31Y24         FDRE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[18].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/C
                         clock pessimism              0.507     2.200    
                         clock uncertainty           -0.222     1.978    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.031     2.009    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[18].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          2.009    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                  0.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Sub/FFT_dout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.639%)  route 0.224ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.550    -0.854    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Sub/clk
    SLICE_X31Y70         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Sub/FFT_dout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Sub/FFT_dout_r_reg[12]/Q
                         net (fo=1, routed)           0.224    -0.489    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[15]_0[12]
    SLICE_X39Y70         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.817    -1.282    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X39Y70         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[12]/C
                         clock pessimism              0.690    -0.592    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)         0.070    -0.522    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Sub/FFT_dout_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.299%)  route 0.227ns (61.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.550    -0.854    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Sub/clk
    SLICE_X31Y70         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Sub/FFT_dout_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Sub/FFT_dout_r_reg[15]/Q
                         net (fo=1, routed)           0.227    -0.486    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[15]_0[15]
    SLICE_X39Y70         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.817    -1.282    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X39Y70         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[15]/C
                         clock pessimism              0.690    -0.592    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)         0.072    -0.520    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Sub/FFT_dout_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.299%)  route 0.227ns (61.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.550    -0.854    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Sub/clk
    SLICE_X31Y70         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Sub/FFT_dout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Sub/FFT_dout_r_reg[14]/Q
                         net (fo=1, routed)           0.227    -0.486    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[15]_0[14]
    SLICE_X39Y70         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.817    -1.282    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X39Y70         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[14]/C
                         clock pessimism              0.690    -0.592    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)         0.070    -0.522    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Sub/FFT_dout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.614%)  route 0.224ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.550    -0.854    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Sub/clk
    SLICE_X31Y70         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Sub/FFT_dout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Sub/FFT_dout_r_reg[13]/Q
                         net (fo=1, routed)           0.224    -0.489    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[15]_0[13]
    SLICE_X39Y70         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.817    -1.282    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X39Y70         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[13]/C
                         clock pessimism              0.690    -0.592    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)         0.066    -0.526    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_VU_metre/VU_din_d_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VU_metre/GEN_RAM[2].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.393%)  route 0.246ns (63.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.563    -0.841    U_Audio_channel_right/U_VU_metre/clk
    SLICE_X48Y52         FDCE                                         r  U_Audio_channel_right/U_VU_metre/VU_din_d_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.700 r  U_Audio_channel_right/U_VU_metre/VU_din_d_reg[42]/Q
                         net (fo=1, routed)           0.246    -0.453    U_Audio_channel_right/U_VU_metre/GEN_RAM[2].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y12         RAMB36E1                                     r  U_Audio_channel_right/U_VU_metre/GEN_RAM[2].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.869    -1.229    U_Audio_channel_right/U_VU_metre/GEN_RAM[2].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  U_Audio_channel_right/U_VU_metre/GEN_RAM[2].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.441    -0.788    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.492    U_Audio_channel_right/U_VU_metre/GEN_RAM[2].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_r/shift_reg_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_r/shift_reg_reg[2][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.276%)  route 0.198ns (60.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.549    -0.855    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_r/clk
    SLICE_X32Y78         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_r/shift_reg_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDCE (Prop_fdce_C_Q)         0.128    -0.727 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_r/shift_reg_reg[1][10]/Q
                         net (fo=1, routed)           0.198    -0.529    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_r/shift_reg_reg_n_0_[1][10]
    SLICE_X40Y78         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_r/shift_reg_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.817    -1.282    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_r/clk
    SLICE_X40Y78         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_r/shift_reg_reg[2][10]/C
                         clock pessimism              0.690    -0.592    
    SLICE_X40Y78         FDCE (Hold_fdce_C_D)         0.021    -0.571    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_r/shift_reg_reg[2][10]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_smple_dinA_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.037%)  route 0.250ns (63.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.562    -0.842    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X49Y32         FDRE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_smple_dinA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.701 r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_smple_dinA_reg[12]/Q
                         net (fo=1, routed)           0.250    -0.451    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB36_X1Y5          RAMB36E1                                     r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.868    -1.230    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.441    -0.789    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296    -0.493    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_r/shift_reg_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_dinA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.944%)  route 0.210ns (53.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.550    -0.854    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_r/clk
    SLICE_X35Y69         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_r/shift_reg_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_r/shift_reg_reg[8][0]/Q
                         net (fo=2, routed)           0.210    -0.503    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/NRM_dinA_r[0]
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.045    -0.458 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/RAM_NRM_dinA[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.458    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_dinA_reg[31]_0[16]
    SLICE_X37Y70         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_dinA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.817    -1.282    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X37Y70         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_dinA_reg[16]/C
                         clock pessimism              0.690    -0.592    
    SLICE_X37Y70         FDCE (Hold_fdce_C_D)         0.091    -0.501    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_dinA_reg[16]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Sub/FFT_dout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.475%)  route 0.235ns (62.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.551    -0.853    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Sub/clk
    SLICE_X31Y69         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Sub/FFT_dout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.712 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Sub/FFT_dout_r_reg[11]/Q
                         net (fo=1, routed)           0.235    -0.477    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[15]_0[11]
    SLICE_X41Y70         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.818    -1.281    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X41Y70         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[11]/C
                         clock pessimism              0.690    -0.591    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.070    -0.521    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/din_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_VU_metre/VU_din_d_reg[78]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VU_metre/GEN_RAM[4].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.080%)  route 0.217ns (62.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.562    -0.842    U_Audio_channel_right/U_VU_metre/clk
    SLICE_X49Y53         FDCE                                         r  U_Audio_channel_right/U_VU_metre/VU_din_d_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.128    -0.714 r  U_Audio_channel_right/U_VU_metre/VU_din_d_reg[78]/Q
                         net (fo=1, routed)           0.217    -0.497    U_Audio_channel_right/U_VU_metre/GEN_RAM[4].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X1Y11         RAMB36E1                                     r  U_Audio_channel_right/U_VU_metre/GEN_RAM[4].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.873    -1.225    U_Audio_channel_right/U_VU_metre/GEN_RAM[4].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  U_Audio_channel_right/U_VU_metre/GEN_RAM[4].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.441    -0.784    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243    -0.541    U_Audio_channel_right/U_VU_metre/GEN_RAM[4].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_216_MMCM
Waveform(ns):       { 0.000 2.315 }
Period(ns):         4.630
Sources:            { MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y5      U_Audio_channel_left/U_FIR_interface/GEN_FILTER[2].U_FIR_filter/ROM2.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y5      U_Audio_channel_left/U_FIR_interface/GEN_FILTER[2].U_FIR_filter/ROM2.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y19     U_Audio_channel_right/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/ROM4.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y19     U_Audio_channel_right/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/ROM4.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y1      U_Audio_channel_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/ROM5.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y1      U_Audio_channel_left/U_FIR_interface/GEN_FILTER[5].U_FIR_filter/ROM5.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y16     U_Audio_channel_right/U_FIR_interface/GEN_FILTER[1].U_FIR_filter/ROM1.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y16     U_Audio_channel_right/U_FIR_interface/GEN_FILTER[1].U_FIR_filter/ROM1.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y3      U_Audio_channel_left/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/ROM4.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y3      U_Audio_channel_left/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/ROM4.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.630       208.730    MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y32     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y32     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y32     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y32     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y32     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y32     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y32     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y32     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y32     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y32     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X46Y35     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X46Y35     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM
  To Clock:  clkfbout_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y19   MMCM_GEN.U_MMCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
  To Clock:  MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_112_MMCM_112
  To Clock:  clk_112_MMCM_112

Setup :            0  Failing Endpoints,  Worst Slack        2.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.952ns (17.447%)  route 4.505ns (82.553%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 13.702 - 8.889 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.554     5.043    U_I2S_Wrapper/clk
    SLICE_X41Y21         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.456     5.499 r  U_I2S_Wrapper/counter_lrck_reg[3]/Q
                         net (fo=2, routed)           0.829     6.327    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[3]
    SLICE_X40Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.451 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_3/O
                         net (fo=1, routed)           0.646     7.098    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_3_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.222 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.803     8.024    U_I2S_Wrapper/lrck_toggle
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.148 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.605     8.753    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X44Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.877 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          1.622    10.499    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WE
    SLICE_X60Y25         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.504    13.702    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X60Y25         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/CLK
                         clock pessimism              0.258    13.961    
                         clock uncertainty           -0.259    13.701    
    SLICE_X60Y25         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.952ns (17.447%)  route 4.505ns (82.553%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 13.702 - 8.889 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.554     5.043    U_I2S_Wrapper/clk
    SLICE_X41Y21         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.456     5.499 r  U_I2S_Wrapper/counter_lrck_reg[3]/Q
                         net (fo=2, routed)           0.829     6.327    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[3]
    SLICE_X40Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.451 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_3/O
                         net (fo=1, routed)           0.646     7.098    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_3_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.222 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.803     8.024    U_I2S_Wrapper/lrck_toggle
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.148 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.605     8.753    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X44Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.877 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          1.622    10.499    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WE
    SLICE_X60Y25         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.504    13.702    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X60Y25         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.258    13.961    
                         clock uncertainty           -0.259    13.701    
    SLICE_X60Y25         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.952ns (17.447%)  route 4.505ns (82.553%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 13.702 - 8.889 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.554     5.043    U_I2S_Wrapper/clk
    SLICE_X41Y21         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.456     5.499 r  U_I2S_Wrapper/counter_lrck_reg[3]/Q
                         net (fo=2, routed)           0.829     6.327    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[3]
    SLICE_X40Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.451 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_3/O
                         net (fo=1, routed)           0.646     7.098    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_3_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.222 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.803     8.024    U_I2S_Wrapper/lrck_toggle
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.148 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.605     8.753    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X44Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.877 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          1.622    10.499    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WE
    SLICE_X60Y25         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.504    13.702    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X60Y25         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB/CLK
                         clock pessimism              0.258    13.961    
                         clock uncertainty           -0.259    13.701    
    SLICE_X60Y25         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.952ns (17.447%)  route 4.505ns (82.553%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 13.702 - 8.889 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.554     5.043    U_I2S_Wrapper/clk
    SLICE_X41Y21         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.456     5.499 r  U_I2S_Wrapper/counter_lrck_reg[3]/Q
                         net (fo=2, routed)           0.829     6.327    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[3]
    SLICE_X40Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.451 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_3/O
                         net (fo=1, routed)           0.646     7.098    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_3_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.222 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.803     8.024    U_I2S_Wrapper/lrck_toggle
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.148 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.605     8.753    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X44Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.877 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          1.622    10.499    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WE
    SLICE_X60Y25         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.504    13.702    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X60Y25         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.258    13.961    
                         clock uncertainty           -0.259    13.701    
    SLICE_X60Y25         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.952ns (17.447%)  route 4.505ns (82.553%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 13.702 - 8.889 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.554     5.043    U_I2S_Wrapper/clk
    SLICE_X41Y21         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.456     5.499 r  U_I2S_Wrapper/counter_lrck_reg[3]/Q
                         net (fo=2, routed)           0.829     6.327    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[3]
    SLICE_X40Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.451 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_3/O
                         net (fo=1, routed)           0.646     7.098    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_3_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.222 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.803     8.024    U_I2S_Wrapper/lrck_toggle
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.148 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.605     8.753    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X44Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.877 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          1.622    10.499    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WE
    SLICE_X60Y25         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.504    13.702    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X60Y25         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC/CLK
                         clock pessimism              0.258    13.961    
                         clock uncertainty           -0.259    13.701    
    SLICE_X60Y25         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.952ns (17.447%)  route 4.505ns (82.553%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 13.702 - 8.889 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.554     5.043    U_I2S_Wrapper/clk
    SLICE_X41Y21         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.456     5.499 r  U_I2S_Wrapper/counter_lrck_reg[3]/Q
                         net (fo=2, routed)           0.829     6.327    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[3]
    SLICE_X40Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.451 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_3/O
                         net (fo=1, routed)           0.646     7.098    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_3_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.222 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.803     8.024    U_I2S_Wrapper/lrck_toggle
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.148 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.605     8.753    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X44Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.877 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          1.622    10.499    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WE
    SLICE_X60Y25         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.504    13.702    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X60Y25         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.258    13.961    
                         clock uncertainty           -0.259    13.701    
    SLICE_X60Y25         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.952ns (17.447%)  route 4.505ns (82.553%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 13.702 - 8.889 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.554     5.043    U_I2S_Wrapper/clk
    SLICE_X41Y21         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.456     5.499 r  U_I2S_Wrapper/counter_lrck_reg[3]/Q
                         net (fo=2, routed)           0.829     6.327    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[3]
    SLICE_X40Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.451 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_3/O
                         net (fo=1, routed)           0.646     7.098    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_3_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.222 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.803     8.024    U_I2S_Wrapper/lrck_toggle
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.148 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.605     8.753    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X44Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.877 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          1.622    10.499    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WE
    SLICE_X60Y25         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.504    13.702    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X60Y25         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD/CLK
                         clock pessimism              0.258    13.961    
                         clock uncertainty           -0.259    13.701    
    SLICE_X60Y25         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    13.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.952ns (17.447%)  route 4.505ns (82.553%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 13.702 - 8.889 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.554     5.043    U_I2S_Wrapper/clk
    SLICE_X41Y21         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.456     5.499 r  U_I2S_Wrapper/counter_lrck_reg[3]/Q
                         net (fo=2, routed)           0.829     6.327    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[3]
    SLICE_X40Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.451 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_3/O
                         net (fo=1, routed)           0.646     7.098    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_3_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.222 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.803     8.024    U_I2S_Wrapper/lrck_toggle
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.148 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.605     8.753    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X44Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.877 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          1.622    10.499    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WE
    SLICE_X60Y25         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.504    13.702    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X60Y25         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD_D1/CLK
                         clock pessimism              0.258    13.961    
                         clock uncertainty           -0.259    13.701    
    SLICE_X60Y25         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    13.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.836ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 0.952ns (17.999%)  route 4.337ns (82.001%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 13.702 - 8.889 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.554     5.043    U_I2S_Wrapper/clk
    SLICE_X41Y21         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.456     5.499 r  U_I2S_Wrapper/counter_lrck_reg[3]/Q
                         net (fo=2, routed)           0.829     6.327    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[3]
    SLICE_X40Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.451 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_3/O
                         net (fo=1, routed)           0.646     7.098    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_3_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.222 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.803     8.024    U_I2S_Wrapper/lrck_toggle
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.148 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.605     8.753    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X44Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.877 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          1.455    10.332    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WE
    SLICE_X60Y24         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.504    13.702    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X60Y24         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
                         clock pessimism              0.258    13.961    
                         clock uncertainty           -0.259    13.701    
    SLICE_X60Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                  2.836    

Slack (MET) :             2.836ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 0.952ns (17.999%)  route 4.337ns (82.001%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 13.702 - 8.889 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.554     5.043    U_I2S_Wrapper/clk
    SLICE_X41Y21         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.456     5.499 r  U_I2S_Wrapper/counter_lrck_reg[3]/Q
                         net (fo=2, routed)           0.829     6.327    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[3]
    SLICE_X40Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.451 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_3/O
                         net (fo=1, routed)           0.646     7.098    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_3_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.222 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.803     8.024    U_I2S_Wrapper/lrck_toggle
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.148 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.605     8.753    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X44Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.877 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          1.455    10.332    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WE
    SLICE_X60Y24         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.504    13.702    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X60Y24         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.258    13.961    
                         clock uncertainty           -0.259    13.701    
    SLICE_X60Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                  2.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.596%)  route 0.267ns (65.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.556     1.760    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y23         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.267     2.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/ADDRD0
    SLICE_X52Y23         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.824     2.132    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/WCLK
    SLICE_X52Y23         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.338     1.794    
    SLICE_X52Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.104    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.596%)  route 0.267ns (65.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.556     1.760    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y23         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.267     2.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/ADDRD0
    SLICE_X52Y23         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.824     2.132    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/WCLK
    SLICE_X52Y23         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.338     1.794    
    SLICE_X52Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.104    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.596%)  route 0.267ns (65.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.556     1.760    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y23         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.267     2.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/ADDRD0
    SLICE_X52Y23         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.824     2.132    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/WCLK
    SLICE_X52Y23         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMB/CLK
                         clock pessimism             -0.338     1.794    
    SLICE_X52Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.104    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.596%)  route 0.267ns (65.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.556     1.760    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y23         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.267     2.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/ADDRD0
    SLICE_X52Y23         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.824     2.132    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/WCLK
    SLICE_X52Y23         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMB_D1/CLK
                         clock pessimism             -0.338     1.794    
    SLICE_X52Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.104    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.596%)  route 0.267ns (65.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.556     1.760    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y23         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.267     2.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/ADDRD0
    SLICE_X52Y23         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.824     2.132    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/WCLK
    SLICE_X52Y23         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMC/CLK
                         clock pessimism             -0.338     1.794    
    SLICE_X52Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.104    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.596%)  route 0.267ns (65.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.556     1.760    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y23         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.267     2.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/ADDRD0
    SLICE_X52Y23         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.824     2.132    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/WCLK
    SLICE_X52Y23         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMC_D1/CLK
                         clock pessimism             -0.338     1.794    
    SLICE_X52Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.104    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.596%)  route 0.267ns (65.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.556     1.760    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y23         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.267     2.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/ADDRD0
    SLICE_X52Y23         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.824     2.132    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/WCLK
    SLICE_X52Y23         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMD/CLK
                         clock pessimism             -0.338     1.794    
    SLICE_X52Y23         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.104    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.596%)  route 0.267ns (65.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.556     1.760    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y23         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.267     2.168    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/ADDRD0
    SLICE_X52Y23         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.824     2.132    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/WCLK
    SLICE_X52Y23         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMD_D1/CLK
                         clock pessimism             -0.338     1.794    
    SLICE_X52Y23         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.104    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 U_I2S_Wrapper/MOSI_right_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.555     1.759    U_I2S_Wrapper/clk
    SLICE_X55Y25         FDCE                                         r  U_I2S_Wrapper/MOSI_right_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.141     1.900 r  U_I2S_Wrapper/MOSI_right_reg[2]/Q
                         net (fo=1, routed)           0.113     2.013    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/DIB0
    SLICE_X56Y25         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.823     2.131    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X56Y25         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.338     1.793    
    SLICE_X56Y25         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.939    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U_I2S_Wrapper/MOSI_left_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.583     1.787    U_I2S_Wrapper/clk
    SLICE_X59Y24         FDCE                                         r  U_I2S_Wrapper/MOSI_left_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.928 r  U_I2S_Wrapper/MOSI_left_reg[12]/Q
                         net (fo=1, routed)           0.100     2.029    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/DIC0
    SLICE_X60Y23         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.851     2.159    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X60Y23         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.358     1.801    
    SLICE_X60Y23         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.945    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_112_MMCM_112
Waveform(ns):       { 0.000 4.444 }
Period(ns):         8.889
Sources:            { MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.889       6.734      BUFGCTRL_X0Y18   MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.889       7.640      MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X42Y32     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X42Y32     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X42Y32     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X42Y32     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X46Y32     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X36Y30     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X41Y30     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X40Y31     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.889       204.471    MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y24     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y24     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y24     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y24     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y24     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y24     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y24     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y24     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X60Y24     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X60Y24     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y23     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y23     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y23     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y23     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y23     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y23     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y23     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y23     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X60Y24     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X60Y24     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM_112
  To Clock:  clkfbout_MMCM_112

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM_112
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_216_MMCM
  To Clock:  clk_108_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 U_PSH_Driver/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WREN
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.274ns  (logic 0.668ns (20.400%)  route 2.606ns (79.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.888ns = ( 6.372 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.382ns = ( 2.247 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.572     2.247    U_PSH_Driver/clk_216
    SLICE_X8Y49          FDCE                                         r  U_PSH_Driver/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDCE (Prop_fdce_C_Q)         0.518     2.765 r  U_PSH_Driver/current_state_reg[0]/Q
                         net (fo=30, routed)          1.458     4.224    U_PSH_Driver/current_state[0]
    SLICE_X11Y51         LUT5 (Prop_lut5_I2_O)        0.150     4.374 r  U_PSH_Driver/U_FIFO_FFT_i_1/O
                         net (fo=1, routed)           1.148     5.522    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    RAMB18_X0Y20         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.480     6.372    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y20         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.329     6.700    
                         clock uncertainty           -0.360     6.340    
    RAMB18_X0Y20         FIFO18E1 (Setup_fifo18e1_WRCLK_WREN)
                                                     -0.668     5.672    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          5.672    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_VGA_interface/addr_write_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/addr_base_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.663ns  (logic 0.642ns (17.527%)  route 3.021ns (82.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 6.343 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 2.243 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.568     2.243    U_Audio_channel_left/U_VGA_interface/clk_216
    SLICE_X46Y42         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/addr_write_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDCE (Prop_fdce_C_Q)         0.518     2.761 r  U_Audio_channel_left/U_VGA_interface/addr_write_reg[8]/Q
                         net (fo=7, routed)           3.021     5.782    U_Audio_channel_left/U_VGA_interface/addr_write_reg[8]
    SLICE_X46Y43         LUT3 (Prop_lut3_I1_O)        0.124     5.906 r  U_Audio_channel_left/U_VGA_interface/addr_base[10]_i_1/O
                         net (fo=1, routed)           0.000     5.906    U_Audio_channel_left/U_VGA_interface/addr_base0[10]
    SLICE_X46Y43         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/addr_base_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.451     6.343    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X46Y43         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/addr_base_reg[10]/C
                         clock pessimism              0.329     6.671    
                         clock uncertainty           -0.360     6.311    
    SLICE_X46Y43         FDCE (Setup_fdce_C_D)        0.077     6.388    U_Audio_channel_left/U_VGA_interface/addr_base_reg[10]
  -------------------------------------------------------------------
                         required time                          6.388    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_VGA_interface/addr_write_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/addr_base_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.661ns  (logic 0.642ns (17.536%)  route 3.019ns (82.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 6.343 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 2.243 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.568     2.243    U_Audio_channel_left/U_VGA_interface/clk_216
    SLICE_X46Y42         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/addr_write_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDCE (Prop_fdce_C_Q)         0.518     2.761 f  U_Audio_channel_left/U_VGA_interface/addr_write_reg[8]/Q
                         net (fo=7, routed)           3.019     5.780    U_Audio_channel_left/U_VGA_interface/addr_write_reg[8]
    SLICE_X46Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.904 r  U_Audio_channel_left/U_VGA_interface/addr_base[8]_i_1/O
                         net (fo=1, routed)           0.000     5.904    U_Audio_channel_left/U_VGA_interface/addr_base0[8]
    SLICE_X46Y43         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/addr_base_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.451     6.343    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X46Y43         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/addr_base_reg[8]/C
                         clock pessimism              0.329     6.671    
                         clock uncertainty           -0.360     6.311    
    SLICE_X46Y43         FDCE (Setup_fdce_C_D)        0.081     6.392    U_Audio_channel_left/U_VGA_interface/addr_base_reg[8]
  -------------------------------------------------------------------
                         required time                          6.392    
                         arrival time                          -5.904    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_VGA_interface/addr_write_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/addr_base_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.687ns  (logic 0.666ns (18.063%)  route 3.021ns (81.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 6.343 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 2.243 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.568     2.243    U_Audio_channel_left/U_VGA_interface/clk_216
    SLICE_X46Y42         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/addr_write_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDCE (Prop_fdce_C_Q)         0.518     2.761 r  U_Audio_channel_left/U_VGA_interface/addr_write_reg[8]/Q
                         net (fo=7, routed)           3.021     5.782    U_Audio_channel_left/U_VGA_interface/addr_write_reg[8]
    SLICE_X46Y43         LUT2 (Prop_lut2_I0_O)        0.148     5.930 r  U_Audio_channel_left/U_VGA_interface/addr_base[9]_i_1/O
                         net (fo=1, routed)           0.000     5.930    U_Audio_channel_left/U_VGA_interface/addr_base[9]_i_1_n_0
    SLICE_X46Y43         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/addr_base_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.451     6.343    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X46Y43         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/addr_base_reg[9]/C
                         clock pessimism              0.329     6.671    
                         clock uncertainty           -0.360     6.311    
    SLICE_X46Y43         FDCE (Setup_fdce_C_D)        0.118     6.429    U_Audio_channel_left/U_VGA_interface/addr_base_reg[9]
  -------------------------------------------------------------------
                         required time                          6.429    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/FFT_push_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.429ns  (logic 0.580ns (16.913%)  route 2.849ns (83.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 6.324 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 2.211 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.536     2.211    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X48Y74         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.456     2.667 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[12]/Q
                         net (fo=2, routed)           2.849     5.516    U_Audio_channel_left/U_VGA_interface/NRM_dout[12]
    SLICE_X32Y51         LUT3 (Prop_lut3_I2_O)        0.124     5.640 r  U_Audio_channel_left/U_VGA_interface/FFT_push[12]_i_1/O
                         net (fo=1, routed)           0.000     5.640    U_Audio_channel_left/U_VGA_interface/FFT_push[12]_i_1_n_0
    SLICE_X32Y51         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/FFT_push_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.433     6.324    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X32Y51         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/FFT_push_reg[12]/C
                         clock pessimism              0.329     6.653    
                         clock uncertainty           -0.360     6.293    
    SLICE_X32Y51         FDCE (Setup_fdce_C_D)        0.031     6.324    U_Audio_channel_left/U_VGA_interface/FFT_push_reg[12]
  -------------------------------------------------------------------
                         required time                          6.324    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 U_PSH_Driver/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WREN
                            (rising edge-triggered cell FIFO18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        2.708ns  (logic 0.675ns (24.925%)  route 2.033ns (75.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.889ns = ( 6.371 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.382ns = ( 2.247 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.572     2.247    U_PSH_Driver/clk_216
    SLICE_X8Y49          FDCE                                         r  U_PSH_Driver/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDCE (Prop_fdce_C_Q)         0.518     2.765 r  U_PSH_Driver/current_state_reg[0]/Q
                         net (fo=30, routed)          1.033     3.799    U_PSH_Driver/current_state[0]
    SLICE_X8Y51          LUT5 (Prop_lut5_I1_O)        0.157     3.956 r  U_PSH_Driver/U_FIFO_WAV_i_1/O
                         net (fo=1, routed)           1.000     4.955    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    RAMB18_X0Y22         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.479     6.371    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y22         FIFO18E1                                     r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.329     6.699    
                         clock uncertainty           -0.360     6.339    
    RAMB18_X0Y22         FIFO18E1 (Setup_fifo18e1_WRCLK_WREN)
                                                     -0.697     5.642    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/FFT_push_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.313ns  (logic 0.610ns (18.411%)  route 2.703ns (81.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 6.324 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.417ns = ( 2.213 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.538     2.213    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X48Y73         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_fdce_C_Q)         0.456     2.669 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[5]/Q
                         net (fo=2, routed)           2.703     5.372    U_Audio_channel_left/U_VGA_interface/NRM_dout[5]
    SLICE_X32Y51         LUT3 (Prop_lut3_I2_O)        0.154     5.526 r  U_Audio_channel_left/U_VGA_interface/FFT_push[5]_i_1/O
                         net (fo=1, routed)           0.000     5.526    U_Audio_channel_left/U_VGA_interface/FFT_push[5]_i_1_n_0
    SLICE_X32Y51         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/FFT_push_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.433     6.324    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X32Y51         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/FFT_push_reg[5]/C
                         clock pessimism              0.329     6.653    
                         clock uncertainty           -0.360     6.293    
    SLICE_X32Y51         FDCE (Setup_fdce_C_D)        0.075     6.368    U_Audio_channel_left/U_VGA_interface/FFT_push_reg[5]
  -------------------------------------------------------------------
                         required time                          6.368    
                         arrival time                          -5.526    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/FFT_push_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.281ns  (logic 0.605ns (18.439%)  route 2.676ns (81.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 6.324 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 2.215 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.540     2.215    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X47Y70         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDCE (Prop_fdce_C_Q)         0.456     2.671 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[4]/Q
                         net (fo=2, routed)           2.676     5.347    U_Audio_channel_left/U_VGA_interface/NRM_dout[4]
    SLICE_X32Y51         LUT3 (Prop_lut3_I2_O)        0.149     5.496 r  U_Audio_channel_left/U_VGA_interface/FFT_push[4]_i_1/O
                         net (fo=1, routed)           0.000     5.496    U_Audio_channel_left/U_VGA_interface/FFT_push[4]_i_1_n_0
    SLICE_X32Y51         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/FFT_push_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.433     6.324    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X32Y51         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/FFT_push_reg[4]/C
                         clock pessimism              0.329     6.653    
                         clock uncertainty           -0.360     6.293    
    SLICE_X32Y51         FDCE (Setup_fdce_C_D)        0.075     6.368    U_Audio_channel_left/U_VGA_interface/FFT_push_reg[4]
  -------------------------------------------------------------------
                         required time                          6.368    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/FFT_push_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.238ns  (logic 0.606ns (18.715%)  route 2.632ns (81.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 6.324 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.417ns = ( 2.213 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.538     2.213    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X48Y73         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_fdce_C_Q)         0.456     2.669 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[7]/Q
                         net (fo=2, routed)           2.632     5.301    U_Audio_channel_left/U_VGA_interface/NRM_dout[7]
    SLICE_X32Y51         LUT3 (Prop_lut3_I2_O)        0.150     5.451 r  U_Audio_channel_left/U_VGA_interface/FFT_push[7]_i_1/O
                         net (fo=1, routed)           0.000     5.451    U_Audio_channel_left/U_VGA_interface/FFT_push[7]_i_1_n_0
    SLICE_X32Y51         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/FFT_push_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.433     6.324    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X32Y51         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/FFT_push_reg[7]/C
                         clock pessimism              0.329     6.653    
                         clock uncertainty           -0.360     6.293    
    SLICE_X32Y51         FDCE (Setup_fdce_C_D)        0.075     6.368    U_Audio_channel_left/U_VGA_interface/FFT_push_reg[7]
  -------------------------------------------------------------------
                         required time                          6.368    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_EQ_Wrapper/U_EQ_volume_RAM/EQ_level_dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.080ns  (logic 0.456ns (14.803%)  route 2.624ns (85.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 6.338 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns = ( 2.240 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.565     2.240    U_Audio_channel_left/U_EQ_Wrapper/U_EQ_volume_RAM/CLK
    SLICE_X40Y38         FDCE                                         r  U_Audio_channel_left/U_EQ_Wrapper/U_EQ_volume_RAM/EQ_level_dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDCE (Prop_fdce_C_Q)         0.456     2.696 r  U_Audio_channel_left/U_EQ_Wrapper/U_EQ_volume_RAM/EQ_level_dout_reg[19]/Q
                         net (fo=2, routed)           2.624     5.321    U_Audio_channel_left/U_VGA_interface/EQ_level_dout[19]
    SLICE_X39Y39         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.446     6.338    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X39Y39         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[19]/C
                         clock pessimism              0.329     6.666    
                         clock uncertainty           -0.360     6.306    
    SLICE_X39Y39         FDCE (Setup_fdce_C_D)       -0.067     6.239    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[19]
  -------------------------------------------------------------------
                         required time                          6.239    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                  0.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_EQ_Wrapper/U_EQ_volume_RAM/EQ_level_dout_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.786%)  route 0.752ns (84.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.561    -0.843    U_Audio_channel_left/U_EQ_Wrapper/U_EQ_volume_RAM/CLK
    SLICE_X40Y34         FDCE                                         r  U_Audio_channel_left/U_EQ_Wrapper/U_EQ_volume_RAM/EQ_level_dout_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.702 r  U_Audio_channel_left/U_EQ_Wrapper/U_EQ_volume_RAM/EQ_level_dout_reg[36]/Q
                         net (fo=2, routed)           0.752     0.050    U_Audio_channel_left/U_VGA_interface/EQ_level_dout[36]
    SLICE_X30Y35         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.829    -1.270    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X30Y35         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[36]/C
                         clock pessimism              0.743    -0.527    
                         clock uncertainty            0.360    -0.167    
    SLICE_X30Y35         FDCE (Hold_fdce_C_D)         0.088    -0.079    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[36]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/NRM_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.141ns (15.759%)  route 0.754ns (84.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.562    -0.842    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X48Y17         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.701 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[3]/Q
                         net (fo=1, routed)           0.754     0.053    U_Audio_channel_right/U_VGA_interface/NRM_dout[3]
    SLICE_X45Y26         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.821    -1.278    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X45Y26         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[3]/C
                         clock pessimism              0.743    -0.535    
                         clock uncertainty            0.360    -0.175    
    SLICE_X45Y26         FDCE (Hold_fdce_C_D)         0.075    -0.100    U_Audio_channel_right/U_VGA_interface/NRM_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_VU_metre/VU_dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/VU_data_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.141ns (15.666%)  route 0.759ns (84.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.567    -0.837    U_Audio_channel_right/U_VU_metre/clk
    SLICE_X45Y48         FDCE                                         r  U_Audio_channel_right/U_VU_metre/VU_dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.696 r  U_Audio_channel_right/U_VU_metre/VU_dout_reg[4]/Q
                         net (fo=1, routed)           0.759     0.063    U_Audio_channel_right/U_VGA_interface/VU_dout[4]
    SLICE_X45Y46         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/VU_data_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.836    -1.263    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X45Y46         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/VU_data_reg[0][4]/C
                         clock pessimism              0.743    -0.520    
                         clock uncertainty            0.360    -0.160    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.070    -0.090    U_Audio_channel_right/U_VGA_interface/VU_data_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VU_metre/VU_dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/VU_data_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.164ns (18.654%)  route 0.715ns (81.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.564    -0.840    U_Audio_channel_left/U_VU_metre/clk
    SLICE_X30Y40         FDCE                                         r  U_Audio_channel_left/U_VU_metre/VU_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.676 r  U_Audio_channel_left/U_VU_metre/VU_dout_reg[15]/Q
                         net (fo=1, routed)           0.715     0.039    U_Audio_channel_left/U_VGA_interface/VU_dout[15]
    SLICE_X28Y40         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/VU_data_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.834    -1.265    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X28Y40         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/VU_data_reg[3][0]/C
                         clock pessimism              0.743    -0.522    
                         clock uncertainty            0.360    -0.162    
    SLICE_X28Y40         FDCE (Hold_fdce_C_D)         0.047    -0.115    U_Audio_channel_left/U_VGA_interface/VU_data_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VU_metre/VU_dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/VU_data_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.141ns (15.857%)  route 0.748ns (84.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.565    -0.839    U_Audio_channel_left/U_VU_metre/clk
    SLICE_X32Y43         FDCE                                         r  U_Audio_channel_left/U_VU_metre/VU_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.698 r  U_Audio_channel_left/U_VU_metre/VU_dout_reg[13]/Q
                         net (fo=1, routed)           0.748     0.050    U_Audio_channel_left/U_VGA_interface/VU_dout[13]
    SLICE_X34Y43         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/VU_data_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.833    -1.266    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X34Y43         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/VU_data_reg[2][3]/C
                         clock pessimism              0.743    -0.523    
                         clock uncertainty            0.360    -0.163    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.059    -0.104    U_Audio_channel_left/U_VGA_interface/VU_data_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_VU_metre/VU_dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/VU_data_reg[5][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.141ns (15.519%)  route 0.768ns (84.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.560    -0.844    U_Audio_channel_right/U_VU_metre/clk
    SLICE_X41Y51         FDCE                                         r  U_Audio_channel_right/U_VU_metre/VU_dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.703 r  U_Audio_channel_right/U_VU_metre/VU_dout_reg[28]/Q
                         net (fo=1, routed)           0.768     0.065    U_Audio_channel_right/U_VGA_interface/VU_dout[28]
    SLICE_X41Y48         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/VU_data_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.836    -1.263    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X41Y48         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/VU_data_reg[5][3]/C
                         clock pessimism              0.743    -0.520    
                         clock uncertainty            0.360    -0.160    
    SLICE_X41Y48         FDCE (Hold_fdce_C_D)         0.070    -0.090    U_Audio_channel_right/U_VGA_interface/VU_data_reg[5][3]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_VU_metre/VU_dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/VU_data_reg[4][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.164ns (18.109%)  route 0.742ns (81.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.560    -0.844    U_Audio_channel_right/U_VU_metre/clk
    SLICE_X42Y50         FDCE                                         r  U_Audio_channel_right/U_VU_metre/VU_dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.680 r  U_Audio_channel_right/U_VU_metre/VU_dout_reg[24]/Q
                         net (fo=1, routed)           0.742     0.062    U_Audio_channel_right/U_VGA_interface/VU_dout[24]
    SLICE_X41Y48         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/VU_data_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.836    -1.263    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X41Y48         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/VU_data_reg[4][4]/C
                         clock pessimism              0.743    -0.520    
                         clock uncertainty            0.360    -0.160    
    SLICE_X41Y48         FDCE (Hold_fdce_C_D)         0.066    -0.094    U_Audio_channel_right/U_VGA_interface/VU_data_reg[4][4]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/NRM_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.164ns (18.162%)  route 0.739ns (81.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.558    -0.846    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X46Y19         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.682 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[7]/Q
                         net (fo=1, routed)           0.739     0.057    U_Audio_channel_right/U_VGA_interface/NRM_dout[7]
    SLICE_X45Y26         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.821    -1.278    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X45Y26         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[7]/C
                         clock pessimism              0.743    -0.535    
                         clock uncertainty            0.360    -0.175    
    SLICE_X45Y26         FDCE (Hold_fdce_C_D)         0.076    -0.099    U_Audio_channel_right/U_VGA_interface/NRM_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VU_metre/VU_dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/VU_data_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.141ns (15.611%)  route 0.762ns (84.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.564    -0.840    U_Audio_channel_left/U_VU_metre/clk
    SLICE_X32Y41         FDCE                                         r  U_Audio_channel_left/U_VU_metre/VU_dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.699 r  U_Audio_channel_left/U_VU_metre/VU_dout_reg[9]/Q
                         net (fo=1, routed)           0.762     0.063    U_Audio_channel_left/U_VGA_interface/VU_dout[9]
    SLICE_X35Y39         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/VU_data_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.831    -1.268    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X35Y39         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/VU_data_reg[1][4]/C
                         clock pessimism              0.743    -0.525    
                         clock uncertainty            0.360    -0.165    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.072    -0.093    U_Audio_channel_left/U_VGA_interface/VU_data_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/NRM_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.141ns (15.836%)  route 0.749ns (84.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.558    -0.846    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X47Y19         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_doutA_r_reg[10]/Q
                         net (fo=1, routed)           0.749     0.044    U_Audio_channel_right/U_VGA_interface/NRM_dout[10]
    SLICE_X45Y26         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.821    -1.278    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X45Y26         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[10]/C
                         clock pessimism              0.743    -0.535    
                         clock uncertainty            0.360    -0.175    
    SLICE_X45Y26         FDCE (Hold_fdce_C_D)         0.063    -0.112    U_Audio_channel_right/U_VGA_interface/NRM_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_108_MMCM
  To Clock:  clk_216_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.828ns (22.768%)  route 2.809ns (77.232%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 1.693 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.565    -2.390    U_VGA_controller/clk
    SLICE_X39Y40         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.934 f  U_VGA_controller/h_addr_counter_reg[2]/Q
                         net (fo=65, routed)          1.239    -0.694    U_Audio_channel_left/U_VGA_interface/VGA_h_add[2]
    SLICE_X36Y45         LUT6 (Prop_lut6_I0_O)        0.124    -0.570 r  U_Audio_channel_left/U_VGA_interface/NRM_addr[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.502    -0.068    U_Audio_channel_left/U_VGA_interface/NRM_addr[0]_INST_0_i_1_n_0
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     0.056 r  U_Audio_channel_left/U_VGA_interface/NRM_addr[0]_INST_0/O
                         net (fo=1, routed)           1.067     1.123    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[0]
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.247 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM_NRM_addrA[0]_i_1/O
                         net (fo=1, routed)           0.000     1.247    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/D[0]
    SLICE_X36Y57         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.431     1.693    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X36Y57         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[0]/C
                         clock pessimism              0.329     2.021    
                         clock uncertainty           -0.360     1.661    
    SLICE_X36Y57         FDCE (Setup_fdce_C_D)        0.031     1.692    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[0]
  -------------------------------------------------------------------
                         required time                          1.692    
                         arrival time                          -1.247    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.642ns (17.606%)  route 3.004ns (82.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 1.711 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.558    -2.397    U_VGA_controller/clk
    SLICE_X34Y33         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518    -1.879 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=115, routed)         3.004     1.126    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FFT_start
    SLICE_X44Y10         LUT4 (Prop_lut4_I2_O)        0.124     1.250 r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.250    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X44Y10         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.449     1.711    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/clk
    SLICE_X44Y10         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.329     2.040    
                         clock uncertainty           -0.360     1.680    
    SLICE_X44Y10         FDCE (Setup_fdce_C_D)        0.031     1.711    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          1.711    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.828ns (23.035%)  route 2.767ns (76.965%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 1.702 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.566    -2.388    U_VGA_controller/clk
    SLICE_X39Y41         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.932 f  U_VGA_controller/h_addr_counter_reg[5]/Q
                         net (fo=75, routed)          1.027    -0.906    U_Audio_channel_right/U_VGA_interface/VGA_h_add[5]
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.124    -0.782 r  U_Audio_channel_right/U_VGA_interface/NRM_addr[2]_INST_0_i_1/O
                         net (fo=5, routed)           0.524    -0.258    U_Audio_channel_right/U_VGA_interface/NRM_addr[2]_INST_0_i_1_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I3_O)        0.124    -0.134 r  U_Audio_channel_right/U_VGA_interface/NRM_addr[2]_INST_0/O
                         net (fo=1, routed)           1.216     1.082    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[2]
    SLICE_X43Y18         LUT6 (Prop_lut6_I5_O)        0.124     1.206 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/RAM_NRM_addrA[2]_i_1/O
                         net (fo=1, routed)           0.000     1.206    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/D[2]
    SLICE_X43Y18         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.440     1.702    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X43Y18         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[2]/C
                         clock pessimism              0.329     2.031    
                         clock uncertainty           -0.360     1.671    
    SLICE_X43Y18         FDCE (Setup_fdce_C_D)        0.029     1.700    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[2]
  -------------------------------------------------------------------
                         required time                          1.700    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.034%)  route 2.918ns (81.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 1.711 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.558    -2.397    U_VGA_controller/clk
    SLICE_X34Y33         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518    -1.879 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=115, routed)         2.918     1.039    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FFT_start
    SLICE_X44Y10         LUT4 (Prop_lut4_I2_O)        0.124     1.163 r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.163    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X44Y10         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.449     1.711    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/clk
    SLICE_X44Y10         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.329     2.040    
                         clock uncertainty           -0.360     1.680    
    SLICE_X44Y10         FDCE (Setup_fdce_C_D)        0.029     1.709    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          1.709    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.642ns (17.908%)  route 2.943ns (82.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.917ns = ( 1.712 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.558    -2.397    U_VGA_controller/clk
    SLICE_X34Y33         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518    -1.879 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=115, routed)         2.943     1.065    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/FFT_start
    SLICE_X50Y14         LUT4 (Prop_lut4_I1_O)        0.124     1.189 r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select[1]_i_1/O
                         net (fo=1, routed)           0.000     1.189    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select[1]_i_1_n_0
    SLICE_X50Y14         FDPE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.450     1.712    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X50Y14         FDPE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[1]/C
                         clock pessimism              0.329     2.041    
                         clock uncertainty           -0.360     1.681    
    SLICE_X50Y14         FDPE (Setup_fdpe_C_D)        0.077     1.758    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[1]
  -------------------------------------------------------------------
                         required time                          1.758    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.923%)  route 2.940ns (82.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.917ns = ( 1.712 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.558    -2.397    U_VGA_controller/clk
    SLICE_X34Y33         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518    -1.879 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=115, routed)         2.940     1.062    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/FFT_start
    SLICE_X50Y14         LUT4 (Prop_lut4_I1_O)        0.124     1.186 r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select[0]_i_1/O
                         net (fo=1, routed)           0.000     1.186    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select[0]_i_1_n_0
    SLICE_X50Y14         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.450     1.712    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X50Y14         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/C
                         clock pessimism              0.329     2.041    
                         clock uncertainty           -0.360     1.681    
    SLICE_X50Y14         FDCE (Setup_fdce_C_D)        0.081     1.762    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]
  -------------------------------------------------------------------
                         required time                          1.762    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.045ns (30.086%)  route 2.428ns (69.914%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 1.694 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.566    -2.388    U_VGA_controller/clk
    SLICE_X39Y41         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.932 f  U_VGA_controller/h_addr_counter_reg[6]/Q
                         net (fo=69, routed)          0.909    -1.024    U_Audio_channel_left/U_VGA_interface/VGA_h_add[6]
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.117    -0.907 r  U_Audio_channel_left/U_VGA_interface/NRM_addr[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.514    -0.392    U_Audio_channel_left/U_VGA_interface/NRM_addr[1]_INST_0_i_1_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I5_O)        0.348    -0.044 r  U_Audio_channel_left/U_VGA_interface/NRM_addr[1]_INST_0/O
                         net (fo=1, routed)           1.005     0.961    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[1]
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.124     1.085 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM_NRM_addrA[1]_i_1/O
                         net (fo=1, routed)           0.000     1.085    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/D[1]
    SLICE_X36Y55         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.432     1.694    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X36Y55         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[1]/C
                         clock pessimism              0.329     2.022    
                         clock uncertainty           -0.360     1.662    
    SLICE_X36Y55         FDCE (Setup_fdce_C_D)        0.029     1.691    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[1]
  -------------------------------------------------------------------
                         required time                          1.691    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.642ns (18.549%)  route 2.819ns (81.451%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 1.694 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.558    -2.397    U_VGA_controller/clk
    SLICE_X34Y33         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518    -1.879 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=115, routed)         2.819     0.941    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/FFT_start
    SLICE_X13Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.065 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select[1]_i_1/O
                         net (fo=1, routed)           0.000     1.065    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select[1]_i_1_n_0
    SLICE_X13Y63         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.432     1.694    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X13Y63         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[1]/C
                         clock pessimism              0.329     2.022    
                         clock uncertainty           -0.360     1.662    
    SLICE_X13Y63         FDPE (Setup_fdpe_C_D)        0.029     1.691    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[1]
  -------------------------------------------------------------------
                         required time                          1.691    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.828ns (23.991%)  route 2.623ns (76.009%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 1.701 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.566    -2.388    U_VGA_controller/clk
    SLICE_X39Y41         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.932 f  U_VGA_controller/h_addr_counter_reg[5]/Q
                         net (fo=75, routed)          1.027    -0.906    U_Audio_channel_right/U_VGA_interface/VGA_h_add[5]
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.124    -0.782 r  U_Audio_channel_right/U_VGA_interface/NRM_addr[2]_INST_0_i_1/O
                         net (fo=5, routed)           1.293     0.511    U_Audio_channel_right/U_VGA_interface/NRM_addr[2]_INST_0_i_1_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.124     0.635 r  U_Audio_channel_right/U_VGA_interface/NRM_addr[1]_INST_0/O
                         net (fo=1, routed)           0.303     0.939    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[1]
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.063 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/RAM_NRM_addrA[1]_i_1/O
                         net (fo=1, routed)           0.000     1.063    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/D[1]
    SLICE_X43Y19         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.439     1.701    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X43Y19         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[1]/C
                         clock pessimism              0.329     2.030    
                         clock uncertainty           -0.360     1.670    
    SLICE_X43Y19         FDCE (Setup_fdce_C_D)        0.029     1.699    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[1]
  -------------------------------------------------------------------
                         required time                          1.699    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.642ns (18.615%)  route 2.807ns (81.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 1.706 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.558    -2.397    U_VGA_controller/clk
    SLICE_X34Y33         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518    -1.879 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=115, routed)         2.807     0.928    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X39Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.052 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.052    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X39Y12         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.444     1.706    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X39Y12         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.329     2.035    
                         clock uncertainty           -0.360     1.675    
    SLICE_X39Y12         FDCE (Setup_fdce_C_D)        0.029     1.704    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          1.704    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  0.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VGA_interface/WAV_push_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.334ns (34.960%)  route 0.621ns (65.040%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.260ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.566    -0.838    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X32Y49         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/WAV_push_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.128    -0.710 f  U_Audio_channel_left/U_VGA_interface/WAV_push_reg[8]/Q
                         net (fo=5, routed)           0.511    -0.199    U_PSH_Driver/WAV_push[8]
    SLICE_X10Y49         LUT6 (Prop_lut6_I5_O)        0.099    -0.100 r  U_PSH_Driver/current_state[1]_i_4/O
                         net (fo=1, routed)           0.110     0.010    U_PSH_Driver/current_state[1]_i_4_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  U_PSH_Driver/current_state[1]_i_2/O
                         net (fo=1, routed)           0.000     0.055    U_PSH_Driver/current_state[1]_i_2_n_0
    SLICE_X11Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     0.117 r  U_PSH_Driver/current_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.117    U_PSH_Driver/next_state[1]
    SLICE_X11Y49         FDCE                                         r  U_PSH_Driver/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.839    -1.260    U_PSH_Driver/clk_216
    SLICE_X11Y49         FDCE                                         r  U_PSH_Driver/current_state_reg[1]/C
                         clock pessimism              0.743    -0.517    
                         clock uncertainty            0.360    -0.157    
    SLICE_X11Y49         FDCE (Hold_fdce_C_D)         0.105    -0.052    U_PSH_Driver/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.182%)  route 0.784ns (80.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.564    -0.840    U_VGA_controller/clk
    SLICE_X39Y40         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.699 r  U_VGA_controller/h_addr_counter_reg[0]/Q
                         net (fo=36, routed)          0.784     0.085    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[10]
    SLICE_X40Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.130 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/RAM_NRM_addrA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.130    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/D[10]
    SLICE_X40Y15         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.829    -1.270    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X40Y15         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[10]/C
                         clock pessimism              0.743    -0.527    
                         clock uncertainty            0.360    -0.167    
    SLICE_X40Y15         FDCE (Hold_fdce_C_D)         0.091    -0.076    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[10]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VGA_interface/WAV_push_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.298ns (29.466%)  route 0.713ns (70.534%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.260ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.566    -0.838    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X32Y49         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/WAV_push_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.128    -0.710 r  U_Audio_channel_left/U_VGA_interface/WAV_push_reg[8]/Q
                         net (fo=5, routed)           0.713     0.003    U_PSH_Driver/WAV_push[8]
    SLICE_X11Y49         LUT5 (Prop_lut5_I2_O)        0.099     0.102 r  U_PSH_Driver/current_state[2]_i_2/O
                         net (fo=1, routed)           0.000     0.102    U_PSH_Driver/current_state[2]_i_2_n_0
    SLICE_X11Y49         MUXF7 (Prop_muxf7_I0_O)      0.071     0.173 r  U_PSH_Driver/current_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.173    U_PSH_Driver/next_state[2]
    SLICE_X11Y49         FDCE                                         r  U_PSH_Driver/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.839    -1.260    U_PSH_Driver/clk_216
    SLICE_X11Y49         FDCE                                         r  U_PSH_Driver/current_state_reg[2]/C
                         clock pessimism              0.743    -0.517    
                         clock uncertainty            0.360    -0.157    
    SLICE_X11Y49         FDCE (Hold_fdce_C_D)         0.105    -0.052    U_PSH_Driver/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.209ns (21.635%)  route 0.757ns (78.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.559    -0.845    U_VGA_controller/clk
    SLICE_X34Y33         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.681 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=115, routed)         0.588    -0.093    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/FFT_start
    SLICE_X28Y63         LUT4 (Prop_lut4_I1_O)        0.045    -0.048 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select[0]_i_1/O
                         net (fo=1, routed)           0.169     0.121    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select[0]_i_1_n_0
    SLICE_X28Y63         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.824    -1.275    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X28Y63         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]/C
                         clock pessimism              0.743    -0.532    
                         clock uncertainty            0.360    -0.172    
    SLICE_X28Y63         FDCE (Hold_fdce_C_D)         0.066    -0.106    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VGA_interface/WAV_push_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.399ns (37.991%)  route 0.651ns (62.009%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.260ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.566    -0.838    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X32Y49         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/WAV_push_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.128    -0.710 f  U_Audio_channel_left/U_VGA_interface/WAV_push_reg[8]/Q
                         net (fo=5, routed)           0.463    -0.247    U_PSH_Driver/WAV_push[8]
    SLICE_X12Y49         LUT4 (Prop_lut4_I0_O)        0.098    -0.149 r  U_PSH_Driver/current_state[0]_i_4/O
                         net (fo=1, routed)           0.189     0.039    U_PSH_Driver/current_state[0]_i_4_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.111     0.150 r  U_PSH_Driver/current_state[0]_i_2/O
                         net (fo=1, routed)           0.000     0.150    U_PSH_Driver/current_state[0]_i_2_n_0
    SLICE_X8Y49          MUXF7 (Prop_muxf7_I0_O)      0.062     0.212 r  U_PSH_Driver/current_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.212    U_PSH_Driver/next_state[0]
    SLICE_X8Y49          FDCE                                         r  U_PSH_Driver/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.839    -1.260    U_PSH_Driver/clk_216
    SLICE_X8Y49          FDCE                                         r  U_PSH_Driver/current_state_reg[0]/C
                         clock pessimism              0.743    -0.517    
                         clock uncertainty            0.360    -0.157    
    SLICE_X8Y49          FDCE (Hold_fdce_C_D)         0.134    -0.023    U_PSH_Driver/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.231ns (22.716%)  route 0.786ns (77.284%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.564    -0.840    U_VGA_controller/clk
    SLICE_X39Y40         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.699 r  U_VGA_controller/h_addr_counter_reg[2]/Q
                         net (fo=65, routed)          0.528    -0.171    U_Audio_channel_right/U_VGA_interface/VGA_h_add[2]
    SLICE_X40Y21         LUT3 (Prop_lut3_I2_O)        0.045    -0.126 r  U_Audio_channel_right/U_VGA_interface/NRM_addr[6]_INST_0/O
                         net (fo=1, routed)           0.258     0.132    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[6]
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.177 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/RAM_NRM_addrA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.177    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/D[6]
    SLICE_X40Y14         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.830    -1.269    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X40Y14         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[6]/C
                         clock pessimism              0.743    -0.526    
                         clock uncertainty            0.360    -0.166    
    SLICE_X40Y14         FDCE (Hold_fdce_C_D)         0.091    -0.075    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.231ns (22.613%)  route 0.791ns (77.387%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.564    -0.840    U_VGA_controller/clk
    SLICE_X39Y40         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.699 r  U_VGA_controller/h_addr_counter_reg[2]/Q
                         net (fo=65, routed)          0.378    -0.320    U_Audio_channel_left/U_VGA_interface/VGA_h_add[2]
    SLICE_X36Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.275 r  U_Audio_channel_left/U_VGA_interface/NRM_addr[1]_INST_0/O
                         net (fo=1, routed)           0.412     0.137    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[1]
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.045     0.182 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM_NRM_addrA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.182    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/D[1]
    SLICE_X36Y55         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.827    -1.271    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X36Y55         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[1]/C
                         clock pessimism              0.743    -0.528    
                         clock uncertainty            0.360    -0.168    
    SLICE_X36Y55         FDCE (Hold_fdce_C_D)         0.091    -0.077    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.186ns (17.964%)  route 0.849ns (82.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.564    -0.840    U_VGA_controller/clk
    SLICE_X39Y40         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.699 f  U_VGA_controller/h_addr_counter_reg[2]/Q
                         net (fo=65, routed)          0.849     0.151    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[8]
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.045     0.196 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM_NRM_addrA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.196    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/D[8]
    SLICE_X37Y59         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.826    -1.272    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X37Y59         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[8]/C
                         clock pessimism              0.743    -0.529    
                         clock uncertainty            0.360    -0.169    
    SLICE_X37Y59         FDCE (Hold_fdce_C_D)         0.092    -0.077    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.231ns (21.947%)  route 0.822ns (78.053%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.564    -0.840    U_VGA_controller/clk
    SLICE_X39Y42         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.699 r  U_VGA_controller/h_addr_counter_reg[8]/Q
                         net (fo=46, routed)          0.398    -0.301    U_Audio_channel_left/U_VGA_interface/VGA_h_add[8]
    SLICE_X36Y45         LUT4 (Prop_lut4_I2_O)        0.045    -0.256 r  U_Audio_channel_left/U_VGA_interface/NRM_addr[0]_INST_0/O
                         net (fo=1, routed)           0.424     0.168    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[0]
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.213 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM_NRM_addrA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.213    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/D[0]
    SLICE_X36Y57         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.826    -1.272    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X36Y57         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[0]/C
                         clock pessimism              0.743    -0.529    
                         clock uncertainty            0.360    -0.169    
    SLICE_X36Y57         FDCE (Hold_fdce_C_D)         0.092    -0.077    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[0]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.231ns (21.253%)  route 0.856ns (78.747%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.564    -0.840    U_VGA_controller/clk
    SLICE_X39Y40         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.699 r  U_VGA_controller/h_addr_counter_reg[3]/Q
                         net (fo=75, routed)          0.573    -0.126    U_Audio_channel_left/U_VGA_interface/VGA_h_add[3]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.045    -0.081 r  U_Audio_channel_left/U_VGA_interface/NRM_addr[5]_INST_0/O
                         net (fo=1, routed)           0.283     0.202    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[5]
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.247 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM_NRM_addrA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.247    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/D[5]
    SLICE_X38Y58         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.826    -1.272    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/clk
    SLICE_X38Y58         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[5]/C
                         clock pessimism              0.743    -0.529    
                         clock uncertainty            0.360    -0.169    
    SLICE_X38Y58         FDCE (Hold_fdce_C_D)         0.121    -0.048    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM_NRM_addrA_reg[5]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.295    





---------------------------------------------------------------------------------------------------
From Clock:  clk_112_MMCM_112
  To Clock:  clk_216_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        7.477ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.317ns  (logic 0.456ns (34.613%)  route 0.861ns (65.387%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.861     1.317    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X57Y27         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X57Y27         FDRE (Setup_fdre_C_D)       -0.095     8.794    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.317    
  -------------------------------------------------------------------
                         slack                                  7.477    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.250ns  (logic 0.518ns (41.427%)  route 0.732ns (58.573%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.732     1.250    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X44Y32         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X44Y32         FDRE (Setup_fdre_C_D)       -0.095     8.794    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.557ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.060ns  (logic 0.478ns (45.076%)  route 0.582ns (54.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.582     1.060    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X43Y31         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X43Y31         FDRE (Setup_fdre_C_D)       -0.272     8.617    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                  7.557    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.060ns  (logic 0.478ns (45.113%)  route 0.582ns (54.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.582     1.060    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X45Y31         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X45Y31         FDRE (Setup_fdre_C_D)       -0.266     8.623    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.228ns  (logic 0.518ns (42.180%)  route 0.710ns (57.820%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.710     1.228    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X45Y32         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X45Y32         FDRE (Setup_fdre_C_D)       -0.095     8.794    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.259ns  (logic 0.518ns (41.135%)  route 0.741ns (58.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.741     1.259    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X42Y31         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)       -0.047     8.842    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.643ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.199ns  (logic 0.456ns (38.024%)  route 0.743ns (61.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.743     1.199    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X52Y26         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X52Y26         FDRE (Setup_fdre_C_D)       -0.047     8.842    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -1.199    
  -------------------------------------------------------------------
                         slack                                  7.643    

Slack (MET) :             7.667ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        0.952ns  (logic 0.419ns (43.999%)  route 0.533ns (56.001%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.533     0.952    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X58Y26         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)       -0.270     8.619    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                  7.667    

Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        0.962ns  (logic 0.419ns (43.533%)  route 0.543ns (56.467%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.543     0.962    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X52Y25         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X52Y25         FDRE (Setup_fdre_C_D)       -0.222     8.667    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             7.864ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        0.930ns  (logic 0.456ns (49.058%)  route 0.474ns (50.942%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.474     0.930    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X57Y23         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X57Y23         FDRE (Setup_fdre_C_D)       -0.095     8.794    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                  7.864    





---------------------------------------------------------------------------------------------------
From Clock:  clk_216_MMCM
  To Clock:  clk_112_MMCM_112

Setup :            0  Failing Endpoints,  Worst Slack        3.360ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.000ns  (logic 0.419ns (41.908%)  route 0.581ns (58.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.581     1.000    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X41Y30         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)       -0.270     4.360    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.360    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.599%)  route 0.588ns (58.401%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.588     1.007    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X42Y30         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)       -0.219     4.411    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.411    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        0.995ns  (logic 0.419ns (42.124%)  route 0.576ns (57.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.576     0.995    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X50Y22         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X50Y22         FDRE (Setup_fdre_C_D)       -0.219     4.411    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.411    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        0.972ns  (logic 0.419ns (43.108%)  route 0.553ns (56.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.553     0.972    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y23         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X46Y23         FDRE (Setup_fdre_C_D)       -0.222     4.408    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.408    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.127ns  (logic 0.456ns (40.465%)  route 0.671ns (59.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.671     1.127    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X46Y22         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X46Y22         FDRE (Setup_fdre_C_D)       -0.047     4.583    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.583    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.580%)  route 0.615ns (57.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.615     1.071    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X36Y30         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X36Y30         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.067ns  (logic 0.456ns (42.733%)  route 0.611ns (57.267%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.611     1.067    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X40Y31         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X40Y31         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  3.468    

Slack (MET) :             3.486ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.458%)  route 0.593ns (56.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.593     1.049    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X41Y33         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                  3.486    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.038ns  (logic 0.456ns (43.922%)  route 0.582ns (56.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.582     1.038    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X49Y22         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X49Y22         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.322%)  route 0.621ns (57.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.621     1.077    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X50Y23         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X50Y23         FDRE (Setup_fdre_C_D)       -0.047     4.583    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.583    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  3.506    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_108_MMCM
  To Clock:  clk_108_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        7.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.419ns (39.904%)  route 0.631ns (60.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 6.343 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.553    -2.402    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X28Y50         FDPE                                         r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDPE (Prop_fdpe_C_Q)         0.419    -1.983 f  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.631    -1.352    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X28Y47         FDPE                                         f  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.451     6.343    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X28Y47         FDPE                                         r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.413     6.756    
                         clock uncertainty           -0.240     6.516    
    SLICE_X28Y47         FDPE (Recov_fdpe_C_PRE)     -0.534     5.982    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  7.333    

Slack (MET) :             7.697ns  (required time - arrival time)
  Source:                 U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 6.325 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.553    -2.402    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X28Y52         FDPE                                         r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDPE (Prop_fdpe_C_Q)         0.419    -1.983 f  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.343    -1.640    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X29Y53         FDPE                                         f  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         1.434     6.325    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X29Y53         FDPE                                         r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.506     6.831    
                         clock uncertainty           -0.240     6.591    
    SLICE_X29Y53         FDPE (Recov_fdpe_C_PRE)     -0.534     6.057    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  7.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.500%)  route 0.243ns (65.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.560    -0.844    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X28Y50         FDPE                                         r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDPE (Prop_fdpe_C_Q)         0.128    -0.716 f  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.243    -0.473    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X28Y47         FDPE                                         f  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.836    -1.263    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X28Y47         FDPE                                         r  U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.695    -0.568    
    SLICE_X28Y47         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.717    U_PSH_Driver/U_FIFO_WAV/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.560    -0.844    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X28Y52         FDPE                                         r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDPE (Prop_fdpe_C_Q)         0.128    -0.716 f  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.119    -0.597    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X29Y53         FDPE                                         f  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=469, routed)         0.829    -1.270    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X29Y53         FDPE                                         r  U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.441    -0.829    
    SLICE_X29Y53         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.978    U_PSH_Driver/U_FIFO_FFT/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.978    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  0.381    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_216_MMCM
  To Clock:  clk_216_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        1.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.580ns (20.840%)  route 2.203ns (79.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 1.714 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.563    -2.391    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y13         FDRE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.935 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.980    -0.956    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.124    -0.832 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.224     0.392    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X53Y11         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.452     1.714    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X53Y11         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.492     2.206    
                         clock uncertainty           -0.222     1.984    
    SLICE_X53Y11         FDCE (Recov_fdce_C_CLR)     -0.405     1.579    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          1.579    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.580ns (20.840%)  route 2.203ns (79.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 1.714 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.563    -2.391    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y13         FDRE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.935 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.980    -0.956    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.124    -0.832 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.224     0.392    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X53Y11         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.452     1.714    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X53Y11         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.492     2.206    
                         clock uncertainty           -0.222     1.984    
    SLICE_X53Y11         FDCE (Recov_fdce_C_CLR)     -0.405     1.579    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.579    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.580ns (20.840%)  route 2.203ns (79.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 1.714 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.563    -2.391    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y13         FDRE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.935 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.980    -0.956    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.124    -0.832 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.224     0.392    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X53Y11         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.452     1.714    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X53Y11         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.492     2.206    
                         clock uncertainty           -0.222     1.984    
    SLICE_X53Y11         FDCE (Recov_fdce_C_CLR)     -0.405     1.579    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.579    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.580ns (20.948%)  route 2.189ns (79.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 1.715 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.563    -2.391    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y13         FDRE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.935 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.980    -0.956    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.124    -0.832 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.209     0.377    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y10         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.453     1.715    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y10         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.492     2.207    
                         clock uncertainty           -0.222     1.985    
    SLICE_X51Y10         FDCE (Recov_fdce_C_CLR)     -0.405     1.580    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          1.580    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.580ns (21.002%)  route 2.182ns (78.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 1.714 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.563    -2.391    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y13         FDRE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.935 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.980    -0.956    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.124    -0.832 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.202     0.370    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y11         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.452     1.714    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y11         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.492     2.206    
                         clock uncertainty           -0.222     1.984    
    SLICE_X51Y11         FDCE (Recov_fdce_C_CLR)     -0.405     1.579    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          1.579    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.580ns (21.002%)  route 2.182ns (78.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 1.714 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.563    -2.391    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y13         FDRE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.935 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.980    -0.956    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.124    -0.832 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.202     0.370    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y11         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.452     1.714    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y11         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.492     2.206    
                         clock uncertainty           -0.222     1.984    
    SLICE_X51Y11         FDCE (Recov_fdce_C_CLR)     -0.405     1.579    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.579    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.580ns (21.002%)  route 2.182ns (78.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 1.714 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.563    -2.391    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y13         FDRE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.935 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.980    -0.956    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.124    -0.832 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.202     0.370    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y11         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.452     1.714    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y11         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.492     2.206    
                         clock uncertainty           -0.222     1.984    
    SLICE_X51Y11         FDCE (Recov_fdce_C_CLR)     -0.405     1.579    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.579    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.580ns (21.002%)  route 2.182ns (78.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 1.714 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.563    -2.391    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y13         FDRE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.935 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.980    -0.956    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.124    -0.832 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.202     0.370    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y11         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.452     1.714    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y11         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.492     2.206    
                         clock uncertainty           -0.222     1.984    
    SLICE_X51Y11         FDCE (Recov_fdce_C_CLR)     -0.405     1.579    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.579    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.580ns (21.002%)  route 2.182ns (78.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 1.714 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.563    -2.391    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y13         FDRE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.935 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.980    -0.956    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.124    -0.832 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.202     0.370    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y11         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.452     1.714    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y11         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.492     2.206    
                         clock uncertainty           -0.222     1.984    
    SLICE_X51Y11         FDCE (Recov_fdce_C_CLR)     -0.405     1.579    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          1.579    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.580ns (21.002%)  route 2.182ns (78.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 1.714 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.563    -2.391    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y13         FDRE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.935 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.980    -0.956    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.124    -0.832 f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          1.202     0.370    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y11         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        1.452     1.714    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y11         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.492     2.206    
                         clock uncertainty           -0.222     1.984    
    SLICE_X51Y11         FDCE (Recov_fdce_C_CLR)     -0.405     1.579    U_Audio_channel_right/U_FFT_Wrapper/U_FIFO_addrA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          1.579    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  1.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.311%)  route 0.321ns (58.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.559    -0.845    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y55         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDPE (Prop_fdpe_C_Q)         0.128    -0.717 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.115    -0.602    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y55         LUT3 (Prop_lut3_I2_O)        0.098    -0.504 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.206    -0.298    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y55         FDPE                                         f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.829    -1.270    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y55         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.461    -0.809    
    SLICE_X28Y55         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.904    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.904    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.311%)  route 0.321ns (58.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.559    -0.845    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y55         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDPE (Prop_fdpe_C_Q)         0.128    -0.717 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.115    -0.602    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y55         LUT3 (Prop_lut3_I2_O)        0.098    -0.504 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.206    -0.298    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y55         FDPE                                         f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.829    -1.270    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y55         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.461    -0.809    
    SLICE_X28Y55         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.904    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          0.904    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.311%)  route 0.321ns (58.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.559    -0.845    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y55         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDPE (Prop_fdpe_C_Q)         0.128    -0.717 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.115    -0.602    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y55         LUT3 (Prop_lut3_I2_O)        0.098    -0.504 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.206    -0.298    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y55         FDPE                                         f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.829    -1.270    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y55         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.461    -0.809    
    SLICE_X28Y55         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.904    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.904    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.226ns (40.589%)  route 0.331ns (59.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.559    -0.845    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y55         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDPE (Prop_fdpe_C_Q)         0.128    -0.717 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.115    -0.602    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y55         LUT3 (Prop_lut3_I2_O)        0.098    -0.504 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.216    -0.288    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X30Y56         FDCE                                         f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.827    -1.271    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X30Y56         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.442    -0.829    
    SLICE_X30Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.896    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.896    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.226ns (40.589%)  route 0.331ns (59.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.559    -0.845    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y55         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDPE (Prop_fdpe_C_Q)         0.128    -0.717 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.115    -0.602    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y55         LUT3 (Prop_lut3_I2_O)        0.098    -0.504 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.216    -0.288    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X30Y56         FDCE                                         f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.827    -1.271    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X30Y56         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.442    -0.829    
    SLICE_X30Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.896    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.896    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.226ns (41.084%)  route 0.324ns (58.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.559    -0.845    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y55         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDPE (Prop_fdpe_C_Q)         0.128    -0.717 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.115    -0.602    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y55         LUT3 (Prop_lut3_I2_O)        0.098    -0.504 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.209    -0.295    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y56         FDPE                                         f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.829    -1.270    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y56         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.461    -0.809    
    SLICE_X29Y56         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.904    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.904    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.226ns (40.761%)  route 0.328ns (59.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.559    -0.845    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y55         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDPE (Prop_fdpe_C_Q)         0.128    -0.717 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.115    -0.602    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y55         LUT3 (Prop_lut3_I2_O)        0.098    -0.504 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.213    -0.290    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y56         FDCE                                         f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.829    -1.270    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y56         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.461    -0.809    
    SLICE_X28Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.901    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.901    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.226ns (40.761%)  route 0.328ns (59.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.559    -0.845    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y55         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDPE (Prop_fdpe_C_Q)         0.128    -0.717 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.115    -0.602    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y55         LUT3 (Prop_lut3_I2_O)        0.098    -0.504 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.213    -0.290    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y56         FDCE                                         f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.829    -1.270    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y56         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.461    -0.809    
    SLICE_X28Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.901    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.901    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.226ns (40.761%)  route 0.328ns (59.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.559    -0.845    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y55         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDPE (Prop_fdpe_C_Q)         0.128    -0.717 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.115    -0.602    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y55         LUT3 (Prop_lut3_I2_O)        0.098    -0.504 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.213    -0.290    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y56         FDCE                                         f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.829    -1.270    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y56         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.461    -0.809    
    SLICE_X28Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.901    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          0.901    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.226ns (40.589%)  route 0.331ns (59.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.559    -0.845    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y55         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDPE (Prop_fdpe_C_Q)         0.128    -0.717 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.115    -0.602    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y55         LUT3 (Prop_lut3_I2_O)        0.098    -0.504 f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[10]_i_2/O
                         net (fo=50, routed)          0.216    -0.288    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_1
    SLICE_X30Y56         FDPE                                         f  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6945, routed)        0.827    -1.271    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X30Y56         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.442    -0.829    
    SLICE_X30Y56         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.900    U_Audio_channel_left/U_FFT_Wrapper/U_FIFO_addrB/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.900    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.612    





