#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Nov 30 20:58:19 2022
# Process ID: 107648
# Current directory: /home/bruna/sv_ks_project
# Command line: vivado
# Log file: /home/bruna/sv_ks_project/vivado.log
# Journal file: /home/bruna/sv_ks_project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/bruna/sv_ks_project/ks_vivado/ks_vivado.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 7351.383 ; gain = 46.066 ; free physical = 421 ; free virtual = 33897
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj
xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {/home/bruna/sv_ks_project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/bruna/sv_ks_project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ;  Programa de Teste 1 - STORE
[[ RAM ]] ;  Autor Bruna e Julia
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  0 0000
[[ RAM ]]  1 814b
[[ RAM ]]  2 812c
[[ RAM ]]  3 a138
[[ RAM ]]  4 060d
[[ RAM ]]  5 0000
[[ RAM ]]  6 0000
[[ RAM ]]  7 ffff
[[ RAM ]]  8 0000
[[ RAM ]]  9 0000
[[ RAM ]] 10 0000
[[ RAM ]] 11 0001
[[ RAM ]] 12 0002
[[ RAM ]] 13 0f12
[[ RAM ]] 14 0000
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 7502.223 ; gain = 108.820 ; free physical = 360 ; free virtual = 33828
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj
xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ;  Programa de Teste 1 - STORE
[[ RAM ]] ;  Autor Bruna e Julia
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  0 0000
[[ RAM ]]  1 814b
[[ RAM ]]  2 812c
[[ RAM ]]  3 a138
[[ RAM ]]  4 0a0d
[[ RAM ]]  5 0000
[[ RAM ]]  6 0000
[[ RAM ]]  7 ffff
[[ RAM ]]  8 0000
[[ RAM ]]  9 0000
[[ RAM ]] 10 0000
[[ RAM ]] 11 0001
[[ RAM ]] 12 0002
[[ RAM ]] 13 0f12
[[ RAM ]] 14 0000
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7502.223 ; gain = 0.000 ; free physical = 257 ; free virtual = 33746
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj
xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ;  Programa de Teste 1 - STORE
[[ RAM ]] ;  Autor Bruna e Julia
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  0 0000
[[ RAM ]]  1 814b
[[ RAM ]]  2 812c
[[ RAM ]]  3 a138
[[ RAM ]]  4 0b0d
[[ RAM ]]  5 0000
[[ RAM ]]  6 0000
[[ RAM ]]  7 ffff
[[ RAM ]]  8 0000
[[ RAM ]]  9 0000
[[ RAM ]] 10 0000
[[ RAM ]] 11 0001
[[ RAM ]] 12 0002
[[ RAM ]] 13 0f12
[[ RAM ]] 14 0000
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
[[ TBT ]] K and S is HALTED!!!
[[ TBT ]] Asking memory to dump data
[[ TBT ]] Waiting memory dumping process


[[ RAM ]]Dumping RAM to File : ram.hex
[[ RAM ]]  0 0000
[[ RAM ]]  1 814B
[[ RAM ]]  2 812C
[[ RAM ]]  3 A138
[[ RAM ]]  4 0B0D
[[ RAM ]]  5 0000
[[ RAM ]]  6 0000
[[ RAM ]]  7 FFFF
[[ RAM ]]  8 0000
[[ RAM ]]  9 0000
[[ RAM ]] 10 0000
[[ RAM ]] 11 0001
[[ RAM ]] 12 0002
[[ RAM ]] 13 0F12
[[ RAM ]] 14 0000
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7502.223 ; gain = 0.000 ; free physical = 205 ; free virtual = 33754
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj
xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ;  Programa de Teste 1 - STORE
[[ RAM ]] ;  Autor Bruna e Julia
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  0 0000
[[ RAM ]]  1 0000
[[ RAM ]]  2 8132
[[ RAM ]]  3 8113
[[ RAM ]]  4 0000
[[ RAM ]]  5 0000
[[ RAM ]]  6 0000
[[ RAM ]]  7 FFFF
[[ RAM ]]  8 0000
[[ RAM ]]  9 0000
[[ RAM ]] 10 0000
[[ RAM ]] 11 0000
[[ RAM ]] 12 0000
[[ RAM ]] 13 0000
[[ RAM ]] 14 0000
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 8d34
[[ RAM ]] 19 45c2
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
[[ TBT ]] K and S is HALTED!!!
[[ TBT ]] Asking memory to dump data
[[ TBT ]] Waiting memory dumping process


[[ RAM ]]Dumping RAM to File : ram.hex
[[ RAM ]]  0 0000
[[ RAM ]]  1 0000
[[ RAM ]]  2 8132
[[ RAM ]]  3 8113
[[ RAM ]]  4 0000
[[ RAM ]]  5 0000
[[ RAM ]]  6 0000
[[ RAM ]]  7 FFFF
[[ RAM ]]  8 0000
[[ RAM ]]  9 0000
[[ RAM ]] 10 0000
[[ RAM ]] 11 0000
[[ RAM ]] 12 0000
[[ RAM ]] 13 0000
[[ RAM ]] 14 0000
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 8D34
[[ RAM ]] 19 45C2
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7502.223 ; gain = 0.000 ; free physical = 371 ; free virtual = 33818
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj
xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ;  Programa de Teste 1 - STORE
[[ RAM ]] ;  Autor Bruna e Julia
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  0 0000
[[ RAM ]]  1 0000
[[ RAM ]]  2 8232
[[ RAM ]]  3 8213
[[ RAM ]]  4 0000
[[ RAM ]]  5 0000
[[ RAM ]]  6 0000
[[ RAM ]]  7 FFFF
[[ RAM ]]  8 0000
[[ RAM ]]  9 0000
[[ RAM ]] 10 0000
[[ RAM ]] 11 0000
[[ RAM ]] 12 0000
[[ RAM ]] 13 0000
[[ RAM ]] 14 0000
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 8d34
[[ RAM ]] 19 45c2
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
[[ TBT ]] K and S is HALTED!!!
[[ TBT ]] Asking memory to dump data
[[ TBT ]] Waiting memory dumping process


[[ RAM ]]Dumping RAM to File : ram.hex
[[ RAM ]]  0 0000
[[ RAM ]]  1 0000
[[ RAM ]]  2 8232
[[ RAM ]]  3 8213
[[ RAM ]]  4 0000
[[ RAM ]]  5 0000
[[ RAM ]]  6 0000
[[ RAM ]]  7 FFFF
[[ RAM ]]  8 0000
[[ RAM ]]  9 0000
[[ RAM ]] 10 0000
[[ RAM ]] 11 0000
[[ RAM ]] 12 0000
[[ RAM ]] 13 0000
[[ RAM ]] 14 0000
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 XXXX
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7502.223 ; gain = 0.000 ; free physical = 332 ; free virtual = 33800
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj
xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
