# 100-days-of-RTL-verilog
Welcome to my 100 Days of RTL Verilog Code Challenge!  I'm  Anushka, VLSI enthusiast, this fantastic repository showcases my dedication to coding Verilog daily for 100 days, all to boost my RTL design skills. Each day, I dove into different Verilog projects and challenges in digital designÂ concepts. \n
Day 01- NAND gate,NOR gate \n
Day 02- Half adder,Full adder \n
Day 03- Half subtractor,Full subtractor \n
Day 04- Ripple carry adder \n
Day 05- Carry look ahead adder \n
Day 06- 4-bit adder subtractor \n
Day 07- Ripple borrow subtractor
