[11/28 14:01:03      0s] 
[11/28 14:01:03      0s] Cadence Innovus(TM) Implementation System.
[11/28 14:01:03      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/28 14:01:03      0s] 
[11/28 14:01:03      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[11/28 14:01:03      0s] Options:	
[11/28 14:01:03      0s] Date:		Thu Nov 28 14:01:03 2024
[11/28 14:01:03      0s] Host:		ee28 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (64cores*256cpus*AMD EPYC 7713 64-Core Processor 512KB)
[11/28 14:01:03      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[11/28 14:01:03      0s] 
[11/28 14:01:03      0s] License:
[11/28 14:01:03      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[11/28 14:01:03      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/28 14:01:16     11s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/28 14:01:16     11s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[11/28 14:01:16     11s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/28 14:01:16     11s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[11/28 14:01:16     11s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[11/28 14:01:16     11s] @(#)CDS: CPE v20.15-s071
[11/28 14:01:16     11s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/28 14:01:16     11s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[11/28 14:01:16     11s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/28 14:01:16     11s] @(#)CDS: RCDB 11.15.0
[11/28 14:01:16     11s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[11/28 14:01:16     11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_231283_ee28_iclab131_t1XZf8.

[11/28 14:01:16     11s] Change the soft stacksize limit to 0.2%RAM (2063 mbytes). Set global soft_stack_size_limit to change the value.
[11/28 14:01:18     13s] 
[11/28 14:01:18     13s] **INFO:  MMMC transition support version v31-84 
[11/28 14:01:18     13s] 
[11/28 14:01:18     13s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/28 14:01:18     13s] <CMD> suppressMessage ENCEXT-2799
[11/28 14:01:18     13s] <CMD> getVersion
[11/28 14:01:19     13s] [INFO] Loading Pegasus 21.21 fill procedures
[11/28 14:01:19     13s] <CMD> win
[11/28 14:01:26     14s] <CMD> set init_design_uniquify 1
[11/28 14:01:26     14s] <CMD> setDesignMode -process 180
[11/28 14:01:26     14s] ##  Process: 180           (User Set)               
[11/28 14:01:26     14s] ##     Node: (not set)                           
[11/28 14:01:26     14s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/28 14:01:26     14s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[11/28 14:01:26     14s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/28 14:01:26     14s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[11/28 14:01:26     14s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/28 14:01:26     14s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/28 14:01:26     14s] <CMD> suppressMessage TECHLIB 1318
[11/28 14:01:26     14s] <CMD> suppressMessage ENCEXT-2799
[11/28 14:01:42     15s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/28 14:01:42     15s] <CMD> set conf_qxconf_file NULL
[11/28 14:01:42     15s] <CMD> set conf_qxlib_file NULL
[11/28 14:01:42     15s] <CMD> set dbgDualViewAwareXTree 1
[11/28 14:01:42     15s] <CMD> set defHierChar /
[11/28 14:01:42     15s] <CMD> set distributed_client_message_echo 1
[11/28 14:01:42     15s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/28 14:01:42     15s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[11/28 14:01:42     15s] <CMD> set enc_enable_print_mode_command_reset_options 1
[11/28 14:01:42     15s] <CMD> set init_design_uniquify 1
[11/28 14:01:42     15s] <CMD> set init_gnd_net GND
[11/28 14:01:42     15s] <CMD> set init_io_file CHIP.io
[11/28 14:01:42     15s] <CMD> set init_lef_file {LEF/header6_V55_20ka_cic.lef LEF/fsa0m_a_generic_core.lef LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef LEF/fsa0m_a_t33_generic_io.lef LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef LEF/BONDPAD.lef LEF/MEM_gray_max.lef}
[11/28 14:01:42     15s] <CMD> set init_mmmc_file CHIP_mmmc
[11/28 14:01:42     15s] <CMD> set init_pwr_net VCC
[11/28 14:01:42     15s] <CMD> set init_top_cell CHIP
[11/28 14:01:42     15s] <CMD> set init_verilog CHIP_SYN.v
[11/28 14:01:42     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/28 14:01:42     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/28 14:01:42     15s] <CMD> set latch_time_borrow_mode max_borrow
[11/28 14:01:42     15s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/28 14:01:42     15s] <CMD> set pegDefaultResScaleFactor 1
[11/28 14:01:42     15s] <CMD> set pegDetailResScaleFactor 1
[11/28 14:01:42     15s] <CMD> set pegEnableDualViewForTQuantus 1
[11/28 14:01:42     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/28 14:01:42     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/28 14:01:42     15s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/28 14:01:42     15s] <CMD> set spgUnflattenIlmInCheckPlace 2
[11/28 14:01:42     15s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[11/28 14:01:42     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/28 14:01:42     15s] <CMD> suppressMessage -silent GLOBAL-100
[11/28 14:01:42     15s] <CMD> unsuppressMessage -silent GLOBAL-100
[11/28 14:01:42     15s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[11/28 14:01:42     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/28 14:01:42     15s] <CMD> suppressMessage -silent GLOBAL-100
[11/28 14:01:42     15s] <CMD> unsuppressMessage -silent GLOBAL-100
[11/28 14:01:42     15s] <CMD> set timing_enable_default_delay_arc 1
[11/28 14:01:42     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/28 14:01:42     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/28 14:01:42     15s] <CMD> set timing_path_based_override_distance 3.40282e+38
[11/28 14:01:42     15s] <CMD> set defStreamOutCheckUncolored false
[11/28 14:01:42     15s] <CMD> set init_verilog_tolerate_port_mismatch 0
[11/28 14:01:42     15s] <CMD> set load_netlist_ignore_undefined_cell 1
[11/28 14:01:45     15s] <CMD> init_design
[11/28 14:01:45     15s] #% Begin Load MMMC data ... (date=11/28 14:01:45, mem=669.1M)
[11/28 14:01:45     15s] #% End Load MMMC data ... (date=11/28 14:01:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=669.4M, current mem=669.4M)
[11/28 14:01:45     15s] 
[11/28 14:01:45     15s] Loading LEF file LEF/header6_V55_20ka_cic.lef ...
[11/28 14:01:45     15s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[11/28 14:01:45     15s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[11/28 14:01:45     15s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/header6_V55_20ka_cic.lef at line 1290.
[11/28 14:01:45     15s] 
[11/28 14:01:45     15s] Loading LEF file LEF/fsa0m_a_generic_core.lef ...
[11/28 14:01:45     15s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file LEF/fsa0m_a_generic_core.lef at line 1.
[11/28 14:01:45     15s] Set DBUPerIGU to M2 pitch 620.
[11/28 14:01:45     15s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file LEF/fsa0m_a_generic_core.lef at line 40071.
[11/28 14:01:45     15s] 
[11/28 14:01:45     15s] Loading LEF file LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
[11/28 14:01:45     15s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-119' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-119' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-119' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-119' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-119' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-119' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-58' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-58' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-58' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-58' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-58' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-58' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-58' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-58' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-58' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-58' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-58' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-58' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-58' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-58' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-58' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-58' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-58' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-58' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-58' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-58' for more detail.
[11/28 14:01:45     15s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[11/28 14:01:45     15s] To increase the message display limit, refer to the product command reference manual.
[11/28 14:01:45     15s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[11/28 14:01:45     15s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[11/28 14:01:45     15s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[11/28 14:01:45     15s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[11/28 14:01:45     15s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[11/28 14:01:45     15s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[11/28 14:01:45     15s] 
[11/28 14:01:45     15s] Loading LEF file LEF/fsa0m_a_t33_generic_io.lef ...
[11/28 14:01:45     15s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file LEF/fsa0m_a_t33_generic_io.lef at line 1.
[11/28 14:01:45     15s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file LEF/fsa0m_a_t33_generic_io.lef at line 2034.
[11/28 14:01:45     15s] 
[11/28 14:01:45     15s] Loading LEF file LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef ...
[11/28 14:01:45     15s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-119' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-119' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-119' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-119' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-119' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-119' for more detail.
[11/28 14:01:45     15s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[11/28 14:01:45     15s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[11/28 14:01:45     15s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
[11/28 14:01:45     15s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[11/28 14:01:45     15s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[11/28 14:01:45     15s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
[11/28 14:01:45     15s] 
[11/28 14:01:45     15s] Loading LEF file LEF/BONDPAD.lef ...
[11/28 14:01:45     15s] WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
[11/28 14:01:45     15s] Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
[11/28 14:01:45     15s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/BONDPAD.lef at line 123.
[11/28 14:01:45     15s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[11/28 14:01:45     15s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[11/28 14:01:45     15s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/BONDPAD.lef at line 123.
[11/28 14:01:45     15s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[11/28 14:01:45     15s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[11/28 14:01:45     15s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/BONDPAD.lef at line 123.
[11/28 14:01:45     15s] 
[11/28 14:01:45     15s] Loading LEF file LEF/MEM_gray_max.lef ...
[11/28 14:01:45     15s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file LEF/MEM_gray_max.lef at line 37.
[11/28 14:01:45     15s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1147.
[11/28 14:01:45     15s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1161.
[11/28 14:01:45     15s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1175.
[11/28 14:01:45     15s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1189.
[11/28 14:01:45     15s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1203.
[11/28 14:01:45     15s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1217.
[11/28 14:01:45     15s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1231.
[11/28 14:01:45     15s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1245.
[11/28 14:01:45     15s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1259.
[11/28 14:01:45     15s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1273.
[11/28 14:01:45     15s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1287.
[11/28 14:01:45     15s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1301.
[11/28 14:01:45     15s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1315.
[11/28 14:01:45     15s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1329.
[11/28 14:01:45     15s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1343.
[11/28 14:01:45     15s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1357.
[11/28 14:01:45     15s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1371.
[11/28 14:01:45     15s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1385.
[11/28 14:01:45     15s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/28 14:01:45     15s] The LEF parser will ignore this statement.
[11/28 14:01:45     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1399.
[11/28 14:01:45     15s] **WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[11/28 14:01:45     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/28 14:01:45     15s] Type 'man IMPLF-61' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-201):	Pin 'DO7' in macro 'MEM_gray_max' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-201' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-200):	Pin 'DI7' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-200' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-201):	Pin 'DO6' in macro 'MEM_gray_max' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-201' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-200):	Pin 'DI6' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-200' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-201):	Pin 'DO5' in macro 'MEM_gray_max' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-201' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-200):	Pin 'DI5' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-200' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-201):	Pin 'DO4' in macro 'MEM_gray_max' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-201' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-200):	Pin 'DI4' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-200' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-200):	Pin 'A1' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-200' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-200):	Pin 'WEB' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-200' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-200):	Pin 'OE' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-200' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-200):	Pin 'CS' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-200' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-200):	Pin 'A2' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-200' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-200):	Pin 'CK' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-200' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-200):	Pin 'A0' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-200' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-200):	Pin 'A3' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-200' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-200):	Pin 'A4' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-200' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-200):	Pin 'A5' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-200' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-200):	Pin 'A6' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-200' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-200):	Pin 'A7' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-200' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-201):	Pin 'DO3' in macro 'MEM_gray_max' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-201' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-200):	Pin 'DI3' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-200' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-201):	Pin 'DO2' in macro 'MEM_gray_max' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-201' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-200):	Pin 'DI2' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-200' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-201):	Pin 'DO1' in macro 'MEM_gray_max' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-201' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-200):	Pin 'DI1' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-200' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-201):	Pin 'DO0' in macro 'MEM_gray_max' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-201' for more detail.
[11/28 14:01:45     15s] **WARN: (IMPLF-200):	Pin 'DI0' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/28 14:01:45     15s] Type 'man IMPLF-200' for more detail.
[11/28 14:01:45     15s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[11/28 14:01:45     15s] To increase the message display limit, refer to the product command reference manual.
[11/28 14:01:45     15s] 
[11/28 14:01:45     15s] viaInitial starts at Thu Nov 28 14:01:45 2024
viaInitial ends at Thu Nov 28 14:01:45 2024

##  Check design process and node:  
##  Design tech node is not set.

[11/28 14:01:45     15s] Loading view definition file from CHIP_mmmc
[11/28 14:01:45     15s] Reading lib_max timing library '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.lib' ...
[11/28 14:01:46     16s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.lib)
[11/28 14:01:46     16s] Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
[11/28 14:01:46     16s] Reading lib_max timing library '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
[11/28 14:01:46     16s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
[11/28 14:01:46     16s] Reading lib_max timing library '/RAID2/COURSE/iclab/iclab131/Lab11/05_APR/LIB/MEM_gray_max_WC.lib' ...
[11/28 14:01:46     16s] Read 1 cells in library 'MEM_gray_max_WC' 
[11/28 14:01:46     16s] Reading lib_min timing library '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
[11/28 14:01:46     17s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ff1p98vm40c.lib)
[11/28 14:01:46     17s] Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
[11/28 14:01:46     17s] Reading lib_min timing library '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ff1p98vm40c.lib' ...
[11/28 14:01:46     17s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ff1p98vm40c' 
[11/28 14:01:46     17s] Reading lib_min timing library '/RAID2/COURSE/iclab/iclab131/Lab11/05_APR/LIB/MEM_gray_max_BC.lib' ...
[11/28 14:01:46     17s] Read 1 cells in library 'MEM_gray_max_BC' 
[11/28 14:01:46     17s] Ending "PreSetAnalysisView" (total cpu=0:00:01.4, real=0:00:01.0, peak res=770.3M, current mem=691.7M)
[11/28 14:01:46     17s] *** End library_loading (cpu=0.02min, real=0.02min, mem=17.9M, fe_cpu=0.29min, fe_real=0.72min, fe_mem=934.2M) ***
[11/28 14:01:46     17s] #% Begin Load netlist data ... (date=11/28 14:01:46, mem=691.7M)
[11/28 14:01:46     17s] *** Begin netlist parsing (mem=934.2M) ***
[11/28 14:01:46     17s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[11/28 14:01:46     17s] Type 'man IMPVL-159' for more detail.
[11/28 14:01:46     17s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[11/28 14:01:46     17s] Type 'man IMPVL-159' for more detail.
[11/28 14:01:46     17s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[11/28 14:01:46     17s] Type 'man IMPVL-159' for more detail.
[11/28 14:01:46     17s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[11/28 14:01:46     17s] Type 'man IMPVL-159' for more detail.
[11/28 14:01:46     17s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[11/28 14:01:46     17s] Type 'man IMPVL-159' for more detail.
[11/28 14:01:46     17s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[11/28 14:01:46     17s] Type 'man IMPVL-159' for more detail.
[11/28 14:01:46     17s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[11/28 14:01:46     17s] Type 'man IMPVL-159' for more detail.
[11/28 14:01:46     17s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[11/28 14:01:46     17s] Type 'man IMPVL-159' for more detail.
[11/28 14:01:46     17s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[11/28 14:01:46     17s] Type 'man IMPVL-159' for more detail.
[11/28 14:01:46     17s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[11/28 14:01:46     17s] Type 'man IMPVL-159' for more detail.
[11/28 14:01:46     17s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[11/28 14:01:46     17s] Type 'man IMPVL-159' for more detail.
[11/28 14:01:46     17s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[11/28 14:01:46     17s] Type 'man IMPVL-159' for more detail.
[11/28 14:01:46     17s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[11/28 14:01:46     17s] Type 'man IMPVL-159' for more detail.
[11/28 14:01:46     17s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[11/28 14:01:46     17s] Type 'man IMPVL-159' for more detail.
[11/28 14:01:46     17s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[11/28 14:01:46     17s] Type 'man IMPVL-159' for more detail.
[11/28 14:01:46     17s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[11/28 14:01:46     17s] Type 'man IMPVL-159' for more detail.
[11/28 14:01:46     17s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[11/28 14:01:46     17s] Type 'man IMPVL-159' for more detail.
[11/28 14:01:46     17s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[11/28 14:01:46     17s] Type 'man IMPVL-159' for more detail.
[11/28 14:01:46     17s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[11/28 14:01:46     17s] Type 'man IMPVL-159' for more detail.
[11/28 14:01:46     17s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[11/28 14:01:46     17s] Type 'man IMPVL-159' for more detail.
[11/28 14:01:46     17s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/28 14:01:46     17s] To increase the message display limit, refer to the product command reference manual.
[11/28 14:01:46     17s] Created 389 new cells from 6 timing libraries.
[11/28 14:01:46     17s] Reading netlist ...
[11/28 14:01:46     17s] Backslashed names will retain backslash and a trailing blank character.
[11/28 14:01:46     17s] Reading verilog netlist 'CHIP_SYN.v'
[11/28 14:01:47     17s] 
[11/28 14:01:47     17s] *** Memory Usage v#1 (Current mem = 937.188M, initial mem = 292.375M) ***
[11/28 14:01:47     17s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=937.2M) ***
[11/28 14:01:47     17s] #% End Load netlist data ... (date=11/28 14:01:47, total cpu=0:00:00.1, real=0:00:01.0, peak res=706.5M, current mem=706.5M)
[11/28 14:01:47     17s] Set top cell to CHIP.
[11/28 14:01:47     17s] Hooked 778 DB cells to tlib cells.
[11/28 14:01:47     17s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=728.4M, current mem=728.4M)
[11/28 14:01:47     17s] Starting recursive module instantiation check.
[11/28 14:01:47     17s] No recursion found.
[11/28 14:01:47     17s] Building hierarchical netlist for Cell CHIP ...
[11/28 14:01:47     17s] *** Netlist is unique.
[11/28 14:01:47     17s] Setting Std. cell height to 5040 DBU (smallest netlist inst).
[11/28 14:01:47     17s] ** info: there are 819 modules.
[11/28 14:01:47     17s] ** info: there are 21088 stdCell insts.
[11/28 14:01:47     17s] ** info: there are 47 Pad insts.
[11/28 14:01:47     17s] ** info: there are 3 macros.
[11/28 14:01:47     17s] 
[11/28 14:01:47     17s] *** Memory Usage v#1 (Current mem = 993.113M, initial mem = 292.375M) ***
[11/28 14:01:47     17s] Reading IO assignment file "CHIP.io" ...
[11/28 14:01:47     17s] Adjusting Core to Bottom to: 0.4400.
[11/28 14:01:47     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/28 14:01:47     17s] Type 'man IMPFP-3961' for more detail.
[11/28 14:01:47     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/28 14:01:47     17s] Type 'man IMPFP-3961' for more detail.
[11/28 14:01:47     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/28 14:01:47     17s] Type 'man IMPFP-3961' for more detail.
[11/28 14:01:47     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/28 14:01:47     17s] Type 'man IMPFP-3961' for more detail.
[11/28 14:01:47     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/28 14:01:47     17s] Type 'man IMPFP-3961' for more detail.
[11/28 14:01:47     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/28 14:01:47     17s] Type 'man IMPFP-3961' for more detail.
[11/28 14:01:47     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/28 14:01:47     17s] Type 'man IMPFP-3961' for more detail.
[11/28 14:01:47     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/28 14:01:47     17s] Type 'man IMPFP-3961' for more detail.
[11/28 14:01:47     17s] Start create_tracks
[11/28 14:01:47     17s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[11/28 14:01:47     17s] Set Default Net Delay as 1000 ps.
[11/28 14:01:47     17s] Set Default Net Load as 0.5 pF. 
[11/28 14:01:47     17s] Set Default Input Pin Transition as 0.1 ps.
[11/28 14:01:47     17s] Extraction setup Started 
[11/28 14:01:47     17s] 
[11/28 14:01:47     17s] Trim Metal Layers:
[11/28 14:01:47     17s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/28 14:01:47     17s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[11/28 14:01:47     17s] Type 'man IMPEXT-6202' for more detail.
[11/28 14:01:47     17s] Reading Capacitance Table File RC/u18_Faraday.CapTbl ...
[11/28 14:01:47     17s] Cap table was created using Encounter 13.13-s017_1.
[11/28 14:01:47     17s] Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
[11/28 14:01:47     17s] Importing multi-corner RC tables ... 
[11/28 14:01:47     17s] Summary of Active RC-Corners : 
[11/28 14:01:47     17s]  
[11/28 14:01:47     17s]  Analysis View: av_func_mode_max
[11/28 14:01:47     17s]     RC-Corner Name        : RC_Corner
[11/28 14:01:47     17s]     RC-Corner Index       : 0
[11/28 14:01:47     17s]     RC-Corner Temperature : 25 Celsius
[11/28 14:01:47     17s]     RC-Corner Cap Table   : 'RC/u18_Faraday.CapTbl'
[11/28 14:01:47     17s]     RC-Corner PreRoute Res Factor         : 1
[11/28 14:01:47     17s]     RC-Corner PreRoute Cap Factor         : 1
[11/28 14:01:47     17s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/28 14:01:47     17s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/28 14:01:47     17s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/28 14:01:47     17s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/28 14:01:47     17s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/28 14:01:47     17s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/28 14:01:47     17s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/28 14:01:47     17s]     RC-Corner Technology file: 'RC/icecaps.tch'
[11/28 14:01:47     17s]  
[11/28 14:01:47     17s]  Analysis View: av_func_mode_min
[11/28 14:01:47     17s]     RC-Corner Name        : RC_Corner
[11/28 14:01:47     17s]     RC-Corner Index       : 0
[11/28 14:01:47     17s]     RC-Corner Temperature : 25 Celsius
[11/28 14:01:47     17s]     RC-Corner Cap Table   : 'RC/u18_Faraday.CapTbl'
[11/28 14:01:47     17s]     RC-Corner PreRoute Res Factor         : 1
[11/28 14:01:47     17s]     RC-Corner PreRoute Cap Factor         : 1
[11/28 14:01:47     17s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/28 14:01:47     17s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/28 14:01:47     17s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/28 14:01:47     17s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/28 14:01:47     17s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/28 14:01:47     17s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/28 14:01:47     17s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/28 14:01:47     17s]     RC-Corner Technology file: 'RC/icecaps.tch'
[11/28 14:01:47     17s] 
[11/28 14:01:47     17s] Trim Metal Layers:
[11/28 14:01:47     17s] LayerId::1 widthSet size::4
[11/28 14:01:47     17s] LayerId::2 widthSet size::4
[11/28 14:01:47     17s] LayerId::3 widthSet size::4
[11/28 14:01:47     17s] LayerId::4 widthSet size::4
[11/28 14:01:47     17s] LayerId::5 widthSet size::4
[11/28 14:01:47     17s] LayerId::6 widthSet size::2
[11/28 14:01:47     17s] Updating RC grid for preRoute extraction ...
[11/28 14:01:47     17s] eee: pegSigSF::1.070000
[11/28 14:01:47     17s] Initializing multi-corner capacitance tables ... 
[11/28 14:01:47     17s] Initializing multi-corner resistance tables ...
[11/28 14:01:47     17s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 14:01:47     17s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 14:01:47     17s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 14:01:47     17s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 14:01:47     17s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 14:01:47     17s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 14:01:47     17s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:01:47     17s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[11/28 14:01:47     17s] *Info: initialize multi-corner CTS.
[11/28 14:01:47     17s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=969.6M, current mem=746.7M)
[11/28 14:01:47     18s] Reading timing constraints file 'CHIP.sdc' ...
[11/28 14:01:47     18s] Current (total cpu=0:00:18.0, real=0:00:44.0, peak res=981.6M, current mem=981.6M)
[11/28 14:01:47     18s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File CHIP.sdc, Line 8).
[11/28 14:01:47     18s] 
[11/28 14:01:47     18s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File CHIP.sdc, Line 12).
[11/28 14:01:47     18s] 
[11/28 14:01:47     18s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CHIP.sdc, Line 98).
[11/28 14:01:47     18s] 
[11/28 14:01:47     18s] INFO (CTE): Reading of timing constraints file CHIP.sdc completed, with 3 WARNING
[11/28 14:01:47     18s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1003.0M, current mem=1002.9M)
[11/28 14:01:47     18s] Current (total cpu=0:00:18.1, real=0:00:44.0, peak res=1003.0M, current mem=1002.9M)
[11/28 14:01:47     18s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/28 14:01:47     18s] 
[11/28 14:01:47     18s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/28 14:01:47     18s] Summary for sequential cells identification: 
[11/28 14:01:47     18s]   Identified SBFF number: 42
[11/28 14:01:47     18s]   Identified MBFF number: 0
[11/28 14:01:47     18s]   Identified SB Latch number: 0
[11/28 14:01:47     18s]   Identified MB Latch number: 0
[11/28 14:01:47     18s]   Not identified SBFF number: 10
[11/28 14:01:47     18s]   Not identified MBFF number: 0
[11/28 14:01:47     18s]   Not identified SB Latch number: 0
[11/28 14:01:47     18s]   Not identified MB Latch number: 0
[11/28 14:01:47     18s]   Number of sequential cells which are not FFs: 27
[11/28 14:01:47     18s] Total number of combinational cells: 290
[11/28 14:01:47     18s] Total number of sequential cells: 79
[11/28 14:01:47     18s] Total number of tristate cells: 13
[11/28 14:01:47     18s] Total number of level shifter cells: 0
[11/28 14:01:47     18s] Total number of power gating cells: 0
[11/28 14:01:47     18s] Total number of isolation cells: 0
[11/28 14:01:47     18s] Total number of power switch cells: 0
[11/28 14:01:47     18s] Total number of pulse generator cells: 0
[11/28 14:01:47     18s] Total number of always on buffers: 0
[11/28 14:01:47     18s] Total number of retention cells: 0
[11/28 14:01:47     18s] List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
[11/28 14:01:47     18s] Total number of usable buffers: 14
[11/28 14:01:47     18s] List of unusable buffers:
[11/28 14:01:47     18s] Total number of unusable buffers: 0
[11/28 14:01:47     18s] List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
[11/28 14:01:47     18s] Total number of usable inverters: 15
[11/28 14:01:47     18s] List of unusable inverters:
[11/28 14:01:47     18s] Total number of unusable inverters: 0
[11/28 14:01:47     18s] List of identified usable delay cells: DELA DELC DELB
[11/28 14:01:47     18s] Total number of identified usable delay cells: 3
[11/28 14:01:47     18s] List of identified unusable delay cells:
[11/28 14:01:47     18s] Total number of identified unusable delay cells: 0
[11/28 14:01:47     18s] 
[11/28 14:01:47     18s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/28 14:01:47     18s] 
[11/28 14:01:47     18s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:01:47     18s] 
[11/28 14:01:47     18s] TimeStamp Deleting Cell Server End ...
[11/28 14:01:47     18s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1024.7M, current mem=1024.6M)
[11/28 14:01:47     18s] 
[11/28 14:01:47     18s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:01:47     18s] Summary for sequential cells identification: 
[11/28 14:01:47     18s]   Identified SBFF number: 42
[11/28 14:01:47     18s]   Identified MBFF number: 0
[11/28 14:01:47     18s]   Identified SB Latch number: 0
[11/28 14:01:47     18s]   Identified MB Latch number: 0
[11/28 14:01:47     18s]   Not identified SBFF number: 10
[11/28 14:01:47     18s]   Not identified MBFF number: 0
[11/28 14:01:47     18s]   Not identified SB Latch number: 0
[11/28 14:01:47     18s]   Not identified MB Latch number: 0
[11/28 14:01:47     18s]   Number of sequential cells which are not FFs: 27
[11/28 14:01:47     18s]  Visiting view : av_func_mode_max
[11/28 14:01:47     18s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:01:47     18s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:01:47     18s]  Visiting view : av_func_mode_min
[11/28 14:01:47     18s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:01:47     18s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:01:47     18s] TLC MultiMap info (StdDelay):
[11/28 14:01:47     18s]   : Delay_Corner_min + lib_min + 1 + no RcCorner := 20.6ps
[11/28 14:01:47     18s]   : Delay_Corner_min + lib_min + 1 + RC_Corner := 22.5ps
[11/28 14:01:47     18s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[11/28 14:01:47     18s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[11/28 14:01:47     18s]  Setting StdDelay to: 53.6ps
[11/28 14:01:47     18s] 
[11/28 14:01:47     18s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:01:47     18s] **WARN: (IMPSYC-2):	Timing information is not defined for cell VCCKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/28 14:01:47     18s] Type 'man IMPSYC-2' for more detail.
[11/28 14:01:47     18s] **WARN: (IMPSYC-2):	Timing information is not defined for cell VCC3IOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/28 14:01:47     18s] Type 'man IMPSYC-2' for more detail.
[11/28 14:01:47     18s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GNDKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/28 14:01:47     18s] Type 'man IMPSYC-2' for more detail.
[11/28 14:01:47     18s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GNDIOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/28 14:01:47     18s] Type 'man IMPSYC-2' for more detail.
[11/28 14:01:47     18s] 
[11/28 14:01:47     18s] *** Summary of all messages that are not suppressed in this session:
[11/28 14:01:47     18s] Severity  ID               Count  Summary                                  
[11/28 14:01:47     18s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[11/28 14:01:47     18s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/28 14:01:47     18s] WARNING   IMPLF-200           27  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/28 14:01:47     18s] WARNING   IMPLF-201            8  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/28 14:01:47     18s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[11/28 14:01:47     18s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[11/28 14:01:47     18s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[11/28 14:01:47     18s] WARNING   IMPSYC-2             4  Timing information is not defined for ce...
[11/28 14:01:47     18s] WARNING   IMPVL-159          766  Pin '%s' of cell '%s' is defined in LEF ...
[11/28 14:01:47     18s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[11/28 14:01:47     18s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[11/28 14:01:47     18s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[11/28 14:01:47     18s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[11/28 14:01:47     18s] *** Message Summary: 1224 warning(s), 0 error(s)
[11/28 14:01:47     18s] 
[11/28 14:02:03     19s] <CMD> getIoFlowFlag
[11/28 14:02:25     21s] <CMD> setIoFlowFlag 0
[11/28 14:02:25     21s] <CMD> floorPlan -site core_5040 -r 0.995391705069 0.7 100 100 100 100
[11/28 14:02:25     21s] Adjusting Core to Bottom to: 100.6800.
[11/28 14:02:25     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/28 14:02:25     21s] Type 'man IMPFP-3961' for more detail.
[11/28 14:02:25     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/28 14:02:25     21s] Type 'man IMPFP-3961' for more detail.
[11/28 14:02:25     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/28 14:02:25     21s] Type 'man IMPFP-3961' for more detail.
[11/28 14:02:25     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/28 14:02:25     21s] Type 'man IMPFP-3961' for more detail.
[11/28 14:02:25     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/28 14:02:25     21s] Type 'man IMPFP-3961' for more detail.
[11/28 14:02:25     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/28 14:02:25     21s] Type 'man IMPFP-3961' for more detail.
[11/28 14:02:25     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/28 14:02:25     21s] Type 'man IMPFP-3961' for more detail.
[11/28 14:02:25     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/28 14:02:25     21s] Type 'man IMPFP-3961' for more detail.
[11/28 14:02:25     21s] Start create_tracks
[11/28 14:02:25     21s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[11/28 14:02:25     21s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/28 14:02:25     21s] <CMD> uiSetTool select
[11/28 14:02:25     21s] <CMD> getIoFlowFlag
[11/28 14:02:25     21s] <CMD> fit
[11/28 14:02:30     21s] <CMD> setDrawView fplan
[11/28 14:02:31     21s] <CMD> zoomBox -358.53000 -274.51300 1518.86000 1582.13200
[11/28 14:02:35     21s] <CMD> selectInst CORE/m1_U0
[11/28 14:02:50     23s] <CMD> addHaloToBlock {15 15 15 15} -allMacro
[11/28 14:02:52     23s] <CMD> uiSetTool move
[11/28 14:03:00     23s] <CMD> setObjFPlanBox Instance CORE/m1_U0 591.065 905.849 794.425 1121.449
[11/28 14:03:01     23s] <CMD> deselectAll
[11/28 14:03:01     23s] <CMD> selectInst CORE/m2_U0
[11/28 14:03:06     23s] <CMD> setObjFPlanBox Instance CORE/m2_U0 590.436 605.052 793.796 820.652
[11/28 14:03:06     24s] <CMD> deselectAll
[11/28 14:03:06     24s] <CMD> selectInst CORE/m0_U0
[11/28 14:03:13     24s] <CMD> setObjFPlanBox Instance CORE/m0_U0 586.349 307.712 789.709 523.312
[11/28 14:03:18     24s] <CMD> setObjFPlanBox Instance CORE/m0_U0 610.552 311.167 813.912 526.767
[11/28 14:03:18     24s] <CMD> zoomBox -187.90500 -161.97400 2039.72400 1416.17500
[11/28 14:03:19     24s] <CMD> zoomBox -60.50700 -87.47500 1832.97800 1253.95200
[11/28 14:03:25     25s] <CMD> setObjFPlanBox Instance CORE/m0_U0 588.068 326.158 791.428 541.758
[11/28 14:03:31     25s] <CMD> setObjFPlanBox Instance CORE/m0_U0 595.564 303.678 798.924 519.278
[11/28 14:03:33     25s] <CMD> deselectAll
[11/28 14:03:33     25s] <CMD> selectInst CORE/m2_U0
[11/28 14:03:37     25s] <CMD> setObjFPlanBox Instance CORE/m2_U0 597.934 600.054 801.294 815.654
[11/28 14:03:39     26s] <CMD> deselectAll
[11/28 14:03:39     26s] <CMD> selectInst CORE/m1_U0
[11/28 14:03:41     26s] <CMD> setObjFPlanBox Instance CORE/m1_U0 598.554 918.34 801.914 1133.94
[11/28 14:03:43     26s] <CMD> deselectAll
[11/28 14:03:43     26s] <CMD> selectInst CORE/m2_U0
[11/28 14:03:46     26s] <CMD> setObjFPlanBox Instance CORE/m2_U0 597.93 625.03 801.29 840.63
[11/28 14:03:48     26s] <CMD> setObjFPlanBox Instance CORE/m2_U0 597.93 615.038 801.29 830.638
[11/28 14:03:49     27s] <CMD> deselectAll
[11/28 14:03:49     27s] <CMD> selectInst CORE/m0_U0
[11/28 14:03:54     27s] <CMD> setObjFPlanBox Instance CORE/m0_U0 598.058 316.17 801.418 531.77
[11/28 14:03:56     27s] <CMD> zoomBox -225.81600 -201.20700 2001.81300 1376.94200
[11/28 14:03:59     27s] <CMD> zoomBox -109.43900 -48.68200 1784.04600 1292.74500
[11/28 14:03:59     27s] <CMD> zoomBox -3.39900 40.87100 1606.06400 1181.08400
[11/28 14:04:01     28s] <CMD> zoomBox -134.91900 -109.75800 1758.56700 1231.66900
[11/28 14:04:01     28s] <CMD> zoomBox -296.70200 -257.43400 1930.92900 1320.71600
[11/28 14:04:02     28s] <CMD> zoomBox -487.03500 -431.17100 2133.70800 1425.47700
[11/28 14:04:03     28s] <CMD> zoomBox -799.42600 -616.65300 2283.80200 1567.63900
[11/28 14:04:05     28s] <CMD> uiSetTool select
[11/28 14:04:06     28s] <CMD> deselectAll
[11/28 14:04:06     28s] <CMD> selectInst CORE/m1_U0
[11/28 14:04:08     28s] <CMD> deselectAll
[11/28 14:04:08     28s] <CMD> selectInst CORE/m2_U0
[11/28 14:04:20     29s] <CMD> uiSetTool obstruct
[11/28 14:04:21     29s] <CMD> uiSetTool obstruct
[11/28 14:04:22     29s] <CMD> uiSetTool select
[11/28 14:04:40     31s] <CMD> saveDesign CHIP_floorplan.inn
[11/28 14:04:40     31s] #% Begin save design ... (date=11/28 14:04:40, mem=1213.2M)
[11/28 14:04:40     31s] % Begin Save ccopt configuration ... (date=11/28 14:04:40, mem=1215.3M)
[11/28 14:04:40     31s] % End Save ccopt configuration ... (date=11/28 14:04:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1216.1M, current mem=1216.1M)
[11/28 14:04:40     31s] % Begin Save netlist data ... (date=11/28 14:04:40, mem=1216.1M)
[11/28 14:04:40     31s] Writing Binary DB to CHIP_floorplan.inn.dat.tmp/CHIP.v.bin in single-threaded mode...
[11/28 14:04:40     31s] % End Save netlist data ... (date=11/28 14:04:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1218.9M, current mem=1216.5M)
[11/28 14:04:40     31s] Saving symbol-table file ...
[11/28 14:04:41     31s] Saving congestion map file CHIP_floorplan.inn.dat.tmp/CHIP.route.congmap.gz ...
[11/28 14:04:41     31s] % Begin Save AAE data ... (date=11/28 14:04:41, mem=1217.3M)
[11/28 14:04:41     31s] Saving AAE Data ...
[11/28 14:04:41     31s] % End Save AAE data ... (date=11/28 14:04:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1217.3M, current mem=1217.3M)
[11/28 14:04:41     31s] Saving preference file CHIP_floorplan.inn.dat.tmp/gui.pref.tcl ...
[11/28 14:04:41     31s] Saving mode setting ...
[11/28 14:04:41     31s] Saving global file ...
[11/28 14:04:41     31s] % Begin Save floorplan data ... (date=11/28 14:04:41, mem=1220.2M)
[11/28 14:04:41     31s] Saving floorplan file ...
[11/28 14:04:41     31s] % End Save floorplan data ... (date=11/28 14:04:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1220.2M, current mem=1220.2M)
[11/28 14:04:41     31s] Saving Drc markers ...
[11/28 14:04:41     31s] ... No Drc file written since there is no markers found.
[11/28 14:04:41     31s] % Begin Save placement data ... (date=11/28 14:04:41, mem=1220.3M)
[11/28 14:04:41     31s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/28 14:04:41     31s] Save Adaptive View Pruning View Names to Binary file
[11/28 14:04:41     31s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1908.1M) ***
[11/28 14:04:41     31s] % End Save placement data ... (date=11/28 14:04:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1220.5M, current mem=1220.5M)
[11/28 14:04:41     31s] % Begin Save routing data ... (date=11/28 14:04:41, mem=1220.5M)
[11/28 14:04:41     31s] Saving route file ...
[11/28 14:04:42     31s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1905.1M) ***
[11/28 14:04:42     31s] % End Save routing data ... (date=11/28 14:04:42, total cpu=0:00:00.1, real=0:00:01.0, peak res=1220.8M, current mem=1220.8M)
[11/28 14:04:42     31s] Saving property file CHIP_floorplan.inn.dat.tmp/CHIP.prop
[11/28 14:04:42     31s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1908.1M) ***
[11/28 14:04:42     31s] % Begin Save power constraints data ... (date=11/28 14:04:42, mem=1221.4M)
[11/28 14:04:42     31s] % End Save power constraints data ... (date=11/28 14:04:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1221.5M, current mem=1221.5M)
[11/28 14:04:42     31s] Generated self-contained design CHIP_floorplan.inn.dat.tmp
[11/28 14:04:42     32s] #% End save design ... (date=11/28 14:04:42, total cpu=0:00:00.9, real=0:00:02.0, peak res=1251.1M, current mem=1224.6M)
[11/28 14:04:43     32s] *** Message Summary: 0 warning(s), 0 error(s)
[11/28 14:04:43     32s] 
[11/28 14:05:43     36s] <CMD> clearGlobalNets
[11/28 14:05:43     36s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
[11/28 14:05:43     36s] <CMD> globalNetConnect VCC -type net -net VCC
[11/28 14:05:43     36s] <CMD> globalNetConnect VCC -type tiehi -pin VCC -instanceBasename *
[11/28 14:05:43     36s] <CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
[11/28 14:05:43     36s] <CMD> globalNetConnect GND -type net -net GND
[11/28 14:05:43     36s] <CMD> globalNetConnect GND -type tielo -pin GND -instanceBasename *
[11/28 14:05:44     36s] Warning: term PU of inst I_CLK is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_CLK is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_CLK is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_RST is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_RST is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_RST is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_IN_VALID is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_IN_VALID is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_IN_VALID is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_IN_VALID2 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_IN_VALID2 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_IN_VALID2 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_IMAGE0 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_IMAGE0 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_IMAGE0 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_IMAGE1 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_IMAGE1 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_IMAGE1 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_IMAGE2 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_IMAGE2 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_IMAGE2 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_IMAGE3 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_IMAGE3 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_IMAGE3 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_IMAGE4 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_IMAGE4 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_IMAGE4 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_IMAGE5 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_IMAGE5 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_IMAGE5 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_IMAGE6 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_IMAGE6 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_IMAGE6 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_IMAGE7 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_IMAGE7 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_IMAGE7 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_TEMPLATE0 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_TEMPLATE0 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_TEMPLATE0 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_TEMPLATE1 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_TEMPLATE1 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_TEMPLATE1 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_TEMPLATE2 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_TEMPLATE2 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_TEMPLATE2 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_TEMPLATE3 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_TEMPLATE3 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_TEMPLATE3 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_TEMPLATE4 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_TEMPLATE4 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_TEMPLATE4 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_TEMPLATE5 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_TEMPLATE5 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_TEMPLATE5 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_TEMPLATE6 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_TEMPLATE6 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_TEMPLATE6 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_TEMPLATE7 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_TEMPLATE7 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_TEMPLATE7 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_IMG_SIZE0 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_IMG_SIZE0 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_IMG_SIZE0 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_IMG_SIZE1 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_IMG_SIZE1 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_IMG_SIZE1 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_ACTION0 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_ACTION0 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_ACTION0 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_ACTION1 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_ACTION1 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_ACTION1 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PU of inst I_ACTION2 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term PD of inst I_ACTION2 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SMT of inst I_ACTION2 is not connect to global special net.
[11/28 14:05:44     36s] Warning: term E of inst O_VALID is not connect to global special net.
[11/28 14:05:44     36s] Warning: term E2 of inst O_VALID is not connect to global special net.
[11/28 14:05:44     36s] Warning: term E4 of inst O_VALID is not connect to global special net.
[11/28 14:05:44     36s] Warning: term E8 of inst O_VALID is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SR of inst O_VALID is not connect to global special net.
[11/28 14:05:44     36s] Warning: term E of inst O_VALUE is not connect to global special net.
[11/28 14:05:44     36s] Warning: term E2 of inst O_VALUE is not connect to global special net.
[11/28 14:05:44     36s] Warning: term E4 of inst O_VALUE is not connect to global special net.
[11/28 14:05:44     36s] Warning: term E8 of inst O_VALUE is not connect to global special net.
[11/28 14:05:44     36s] Warning: term SR of inst O_VALUE is not connect to global special net.
[11/28 14:06:01     37s] <CMD> set sprCreateIeRingOffset 1.0
[11/28 14:06:01     37s] <CMD> set sprCreateIeRingThreshold 1.0
[11/28 14:06:01     37s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/28 14:06:01     37s] <CMD> set sprCreateIeRingLayers {}
[11/28 14:06:01     37s] <CMD> set sprCreateIeRingOffset 1.0
[11/28 14:06:01     37s] <CMD> set sprCreateIeRingThreshold 1.0
[11/28 14:06:01     37s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/28 14:06:01     37s] <CMD> set sprCreateIeRingLayers {}
[11/28 14:06:01     37s] <CMD> set sprCreateIeStripeWidth 10.0
[11/28 14:06:01     37s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/28 14:06:01     37s] <CMD> set sprCreateIeStripeWidth 10.0
[11/28 14:06:01     37s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/28 14:06:01     37s] <CMD> set sprCreateIeRingOffset 1.0
[11/28 14:06:01     37s] <CMD> set sprCreateIeRingThreshold 1.0
[11/28 14:06:01     37s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/28 14:06:01     37s] <CMD> set sprCreateIeRingLayers {}
[11/28 14:06:01     37s] <CMD> set sprCreateIeStripeWidth 10.0
[11/28 14:06:01     37s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/28 14:06:44     40s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/28 14:06:44     40s] The ring targets are set to core/block ring wires.
[11/28 14:06:44     40s] addRing command will consider rows while creating rings.
[11/28 14:06:44     40s] addRing command will disallow rings to go over rows.
[11/28 14:06:44     40s] addRing command will ignore shorts while creating rings.
[11/28 14:06:44     40s] <CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 9 bottom 9 left 9 right 9} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 5 -use_interleaving_wire_group 1
[11/28 14:06:44     40s] 
[11/28 14:06:44     40s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1956.7M)
[11/28 14:06:44     40s] Ring generation is complete.
[11/28 14:06:44     40s] vias are now being generated.
[11/28 14:06:44     40s] addRing created 40 wires.
[11/28 14:06:44     40s] ViaGen created 200 vias, deleted 0 via to avoid violation.
[11/28 14:06:44     40s] +--------+----------------+----------------+
[11/28 14:06:44     40s] |  Layer |     Created    |     Deleted    |
[11/28 14:06:44     40s] +--------+----------------+----------------+
[11/28 14:06:44     40s] | metal2 |       20       |       NA       |
[11/28 14:06:44     40s] |  via2  |       200      |        0       |
[11/28 14:06:44     40s] | metal3 |       20       |       NA       |
[11/28 14:06:44     40s] +--------+----------------+----------------+
[11/28 14:07:13     42s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/28 14:07:13     42s] The ring targets are set to core/block ring wires.
[11/28 14:07:13     42s] addRing command will consider rows while creating rings.
[11/28 14:07:13     42s] addRing command will disallow rings to go over rows.
[11/28 14:07:13     42s] addRing command will ignore shorts while creating rings.
[11/28 14:07:13     42s] <CMD> addRing -nets {GND VCC} -type block_rings -around each_block -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 4 bottom 4 left 4 right 4} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/28 14:07:13     42s] 
[11/28 14:07:13     42s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1958.2M)
[11/28 14:07:13     42s] Ring generation is complete.
[11/28 14:07:13     42s] vias are now being generated.
[11/28 14:07:13     42s] addRing created 24 wires.
[11/28 14:07:13     42s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[11/28 14:07:13     42s] +--------+----------------+----------------+
[11/28 14:07:13     42s] |  Layer |     Created    |     Deleted    |
[11/28 14:07:13     42s] +--------+----------------+----------------+
[11/28 14:07:13     42s] | metal2 |       12       |       NA       |
[11/28 14:07:13     42s] |  via2  |       24       |        0       |
[11/28 14:07:13     42s] | metal3 |       12       |       NA       |
[11/28 14:07:13     42s] +--------+----------------+----------------+
[11/28 14:07:36     43s] <CMD> setSrouteMode -viaConnectToShape { ring blockring }
[11/28 14:07:36     43s] <CMD> sroute -connect { blockPin padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[11/28 14:07:36     43s] *** Begin SPECIAL ROUTE on Thu Nov 28 14:07:36 2024 ***
[11/28 14:07:36     43s] SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab131/Lab11/05_APR
[11/28 14:07:36     43s] SPECIAL ROUTE ran on machine: ee28 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.50Ghz)
[11/28 14:07:36     43s] 
[11/28 14:07:36     43s] Begin option processing ...
[11/28 14:07:36     43s] srouteConnectPowerBump set to false
[11/28 14:07:36     43s] routeSpecial set to true
[11/28 14:07:36     43s] srouteBlockPin set to "useLef"
[11/28 14:07:36     43s] srouteBottomLayerLimit set to 1
[11/28 14:07:36     43s] srouteBottomTargetLayerLimit set to 1
[11/28 14:07:36     43s] srouteConnectConverterPin set to false
[11/28 14:07:36     43s] srouteConnectCorePin set to false
[11/28 14:07:36     43s] srouteConnectStripe set to false
[11/28 14:07:36     43s] srouteCrossoverViaBottomLayer set to 1
[11/28 14:07:36     43s] srouteCrossoverViaTopLayer set to 6
[11/28 14:07:36     43s] srouteFollowCorePinEnd set to 3
[11/28 14:07:36     43s] srouteFollowPadPin set to false
[11/28 14:07:36     43s] srouteJogControl set to "preferWithChanges differentLayer"
[11/28 14:07:36     43s] srouteNoViaOnWireShape set to "padring stripe blockpin coverpin noshape blockwire corewire followpin iowire"
[11/28 14:07:36     43s] sroutePadPinAllPorts set to true
[11/28 14:07:36     43s] sroutePreserveExistingRoutes set to true
[11/28 14:07:36     43s] srouteRoutePowerBarPortOnBothDir set to true
[11/28 14:07:36     43s] srouteStopBlockPin set to "nearestTarget"
[11/28 14:07:36     43s] srouteTopLayerLimit set to 6
[11/28 14:07:36     43s] srouteTopTargetLayerLimit set to 6
[11/28 14:07:36     43s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3084.00 megs.
[11/28 14:07:36     43s] 
[11/28 14:07:36     43s] Reading DB technology information...
[11/28 14:07:36     43s] Finished reading DB technology information.
[11/28 14:07:36     43s] Reading floorplan and netlist information...
[11/28 14:07:36     43s] Finished reading floorplan and netlist information.
[11/28 14:07:36     43s] Read in 12 layers, 6 routing layers, 1 overlap layer
[11/28 14:07:36     43s] Read in 135 macros, 135 used
[11/28 14:07:36     43s] Read in 181 components
[11/28 14:07:36     43s]   127 core components: 127 unplaced, 0 placed, 0 fixed
[11/28 14:07:36     43s]   51 pad components: 0 unplaced, 47 placed, 4 fixed
[11/28 14:07:36     43s]   3 block/ring components: 0 unplaced, 0 placed, 3 fixed
[11/28 14:07:36     43s] Read in 27 logical pins
[11/28 14:07:36     43s] Read in 4 blockages
[11/28 14:07:36     43s] Read in 27 nets
[11/28 14:07:36     43s] Read in 2 special nets, 2 routed
[11/28 14:07:36     43s] Read in 270 terminals
[11/28 14:07:36     43s] Begin power routing ...
[11/28 14:07:36     43s]   Number of IO ports routed: 30
[11/28 14:07:36     43s]   Number of Block ports routed: 327
[11/28 14:07:36     43s]   Number of Power Bump ports routed: 0
[11/28 14:07:36     43s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3101.00 megs.
[11/28 14:07:36     43s] 
[11/28 14:07:36     43s] 
[11/28 14:07:36     43s] 
[11/28 14:07:36     43s]  Begin updating DB with routing results ...
[11/28 14:07:36     43s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/28 14:07:36     43s] Pin and blockage extraction finished
[11/28 14:07:36     43s] 
[11/28 14:07:36     43s] sroute created 357 wires.
[11/28 14:07:36     43s] ViaGen created 477 vias, deleted 0 via to avoid violation.
[11/28 14:07:36     43s] +--------+----------------+----------------+
[11/28 14:07:36     43s] |  Layer |     Created    |     Deleted    |
[11/28 14:07:36     43s] +--------+----------------+----------------+
[11/28 14:07:36     43s] | metal1 |       225      |       NA       |
[11/28 14:07:36     43s] |   via  |       285      |        0       |
[11/28 14:07:36     43s] | metal2 |       129      |       NA       |
[11/28 14:07:36     43s] |  via2  |       177      |        0       |
[11/28 14:07:36     43s] |  via3  |       15       |        0       |
[11/28 14:07:36     43s] | metal4 |        3       |       NA       |
[11/28 14:07:36     43s] +--------+----------------+----------------+
[11/28 14:07:39     44s] <CMD> zoomBox -621.26600 -414.08700 1999.47800 1442.56100
[11/28 14:07:48     44s] <CMD> set sprCreateIeRingOffset 1.0
[11/28 14:07:48     44s] <CMD> set sprCreateIeRingThreshold 1.0
[11/28 14:07:48     44s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/28 14:07:48     44s] <CMD> set sprCreateIeRingLayers {}
[11/28 14:07:48     44s] <CMD> set sprCreateIeRingOffset 1.0
[11/28 14:07:48     44s] <CMD> set sprCreateIeRingThreshold 1.0
[11/28 14:07:48     44s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/28 14:07:48     44s] <CMD> set sprCreateIeRingLayers {}
[11/28 14:07:48     44s] <CMD> set sprCreateIeStripeWidth 10.0
[11/28 14:07:48     44s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/28 14:07:48     44s] <CMD> set sprCreateIeStripeWidth 10.0
[11/28 14:07:48     44s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/28 14:07:48     44s] <CMD> set sprCreateIeRingOffset 1.0
[11/28 14:07:48     44s] <CMD> set sprCreateIeRingThreshold 1.0
[11/28 14:07:48     44s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/28 14:07:48     44s] <CMD> set sprCreateIeRingLayers {}
[11/28 14:07:48     44s] <CMD> set sprCreateIeStripeWidth 10.0
[11/28 14:07:48     44s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/28 14:08:18     46s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/28 14:08:18     46s] addStripe will allow jog to connect padcore ring and block ring.
[11/28 14:08:18     46s] 
[11/28 14:08:18     46s] Stripes will stop at the boundary of the specified area.
[11/28 14:08:18     46s] When breaking rings, the power planner will consider the existence of blocks.
[11/28 14:08:18     46s] Stripes will not extend to closest target.
[11/28 14:08:18     46s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/28 14:08:18     46s] Stripes will not be created over regions without power planning wires.
[11/28 14:08:18     46s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/28 14:08:18     46s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/28 14:08:18     46s] Offset for stripe breaking is set to 0.
[11/28 14:08:18     46s] <CMD> addStripe -nets {GND VCC} -layer metal2 -direction vertical -width 4 -spacing 0.28 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/28 14:08:18     46s] 
[11/28 14:08:18     46s] Initialize fgc environment(mem: 1987.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:18     46s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:18     46s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:18     46s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:18     46s] Starting stripe generation ...
[11/28 14:08:18     46s] Non-Default Mode Option Settings :
[11/28 14:08:18     46s]   NONE
[11/28 14:08:18     46s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:18     46s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:18     46s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:18     46s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer via2 at (644.44, 533.57) (644.56, 537.57).
[11/28 14:08:18     46s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer via2 at (644.31, 832.44) (644.56, 836.44).
[11/28 14:08:18     46s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer via2 at (640.56, 1135.74) (640.83, 1139.74).
[11/28 14:08:18     46s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:18     46s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:18     46s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:18     46s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:18     46s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:18     46s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:18     46s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:18     46s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer via at (644.44, 533.57) (644.56, 537.57).
[11/28 14:08:18     46s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer via at (644.31, 832.44) (644.55, 836.44).
[11/28 14:08:18     46s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer via at (640.59, 1135.74) (640.83, 1139.74).
[11/28 14:08:18     46s] Stripe generation is complete.
[11/28 14:08:18     46s] vias are now being generated.
[11/28 14:08:18     46s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (641.11, 1140.02) (648.84, 1144.02).
[11/28 14:08:18     46s] addStripe created 39 wires.
[11/28 14:08:18     46s] ViaGen created 225 vias, deleted 6 vias to avoid violation.
[11/28 14:08:18     46s] +--------+----------------+----------------+
[11/28 14:08:18     46s] |  Layer |     Created    |     Deleted    |
[11/28 14:08:18     46s] +--------+----------------+----------------+
[11/28 14:08:18     46s] | metal1 |        1       |       NA       |
[11/28 14:08:18     46s] |   via  |        6       |        0       |
[11/28 14:08:18     46s] | metal2 |       33       |       NA       |
[11/28 14:08:18     46s] |  via2  |       201      |        6       |
[11/28 14:08:18     46s] |  via3  |       18       |        0       |
[11/28 14:08:18     46s] | metal4 |        5       |       NA       |
[11/28 14:08:18     46s] +--------+----------------+----------------+
[11/28 14:08:42     47s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/28 14:08:42     47s] addStripe will allow jog to connect padcore ring and block ring.
[11/28 14:08:42     47s] 
[11/28 14:08:42     47s] Stripes will stop at the boundary of the specified area.
[11/28 14:08:42     47s] When breaking rings, the power planner will consider the existence of blocks.
[11/28 14:08:42     47s] Stripes will not extend to closest target.
[11/28 14:08:42     47s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/28 14:08:42     47s] Stripes will not be created over regions without power planning wires.
[11/28 14:08:42     47s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/28 14:08:42     47s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/28 14:08:42     47s] Offset for stripe breaking is set to 0.
[11/28 14:08:42     47s] <CMD> addStripe -nets {GND VCC} -layer metal3 -direction horizontal -width 4 -spacing 0.28 -set_to_set_distance 100 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/28 14:08:42     47s] 
[11/28 14:08:42     47s] Initialize fgc environment(mem: 1987.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:42     47s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:42     47s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:42     47s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:42     47s] Starting stripe generation ...
[11/28 14:08:42     47s] Non-Default Mode Option Settings :
[11/28 14:08:42     47s]   NONE
[11/28 14:08:42     47s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:42     47s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:42     47s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:42     47s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:42     47s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:42     47s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:42     47s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:42     47s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:42     47s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:42     47s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1987.1M)
[11/28 14:08:42     47s] Stripe generation is complete.
[11/28 14:08:42     47s] vias are now being generated.
[11/28 14:08:42     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (592.26, 343.95) (596.26, 344.80).
[11/28 14:08:42     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (592.26, 343.95) (596.26, 344.80).
[11/28 14:08:42     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (803.22, 343.95) (807.22, 344.80).
[11/28 14:08:42     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (803.22, 343.95) (807.22, 344.80).
[11/28 14:08:42     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (592.26, 440.80) (596.26, 441.27).
[11/28 14:08:42     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (592.26, 440.80) (596.26, 441.27).
[11/28 14:08:42     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (803.22, 440.80) (807.22, 441.27).
[11/28 14:08:42     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (803.22, 440.80) (807.22, 441.27).
[11/28 14:08:42     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (592.13, 642.82) (596.13, 644.80).
[11/28 14:08:42     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (592.13, 642.82) (596.13, 644.80).
[11/28 14:08:42     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (803.09, 642.82) (807.09, 644.80).
[11/28 14:08:42     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (803.09, 642.82) (807.09, 644.80).
[11/28 14:08:42     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (592.13, 744.74) (596.13, 744.80).
[11/28 14:08:42     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (592.13, 744.74) (596.13, 744.80).
[11/28 14:08:42     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (803.09, 744.74) (807.09, 744.80).
[11/28 14:08:42     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (803.09, 744.74) (807.09, 744.80).
[11/28 14:08:42     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (592.75, 940.80) (596.75, 941.52).
[11/28 14:08:42     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (592.75, 940.80) (596.75, 941.52).
[11/28 14:08:42     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (803.71, 940.80) (807.71, 941.52).
[11/28 14:08:42     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (803.71, 940.80) (807.71, 941.52).
[11/28 14:08:42     47s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[11/28 14:08:42     47s] To increase the message display limit, refer to the product command reference manual.
[11/28 14:08:42     47s] addStripe created 41 wires.
[11/28 14:08:42     47s] ViaGen created 396 vias, deleted 0 via to avoid violation.
[11/28 14:08:42     47s] +--------+----------------+----------------+
[11/28 14:08:42     47s] |  Layer |     Created    |     Deleted    |
[11/28 14:08:42     47s] +--------+----------------+----------------+
[11/28 14:08:42     47s] |  via2  |       394      |        0       |
[11/28 14:08:42     47s] | metal3 |       40       |       NA       |
[11/28 14:08:42     47s] |  via3  |        2       |        0       |
[11/28 14:08:42     47s] | metal4 |        1       |       NA       |
[11/28 14:08:42     47s] +--------+----------------+----------------+
[11/28 14:08:46     48s] <CMD> zoomBox -413.81900 -253.83500 1813.81300 1324.31600
[11/28 14:08:46     48s] <CMD> zoomBox -237.48900 -117.62000 1655.99800 1223.80800
[11/28 14:08:46     48s] <CMD> zoomBox 39.78900 96.57700 1407.83400 1065.75900
[11/28 14:08:48     48s] <CMD> zoomBox -87.60900 -1.83900 1521.85600 1138.37600
[11/28 14:08:49     48s] <CMD> zoomBox -237.49000 -117.62200 1656.00000 1223.80800
[11/28 14:08:49     48s] <CMD> zoomBox -413.82000 -253.83700 1813.81500 1324.31600
[11/28 14:09:15     49s] <CMD> setSrouteMode -viaConnectToShape { ring stripe blockring }
[11/28 14:09:15     49s] <CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
[11/28 14:09:15     49s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[11/28 14:09:15     49s] *** Begin SPECIAL ROUTE on Thu Nov 28 14:09:15 2024 ***
[11/28 14:09:15     49s] SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab131/Lab11/05_APR
[11/28 14:09:15     49s] SPECIAL ROUTE ran on machine: ee28 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.50Ghz)
[11/28 14:09:15     49s] 
[11/28 14:09:15     49s] Begin option processing ...
[11/28 14:09:15     49s] srouteConnectPowerBump set to false
[11/28 14:09:15     49s] routeSpecial set to true
[11/28 14:09:15     49s] srouteBottomLayerLimit set to 1
[11/28 14:09:15     49s] srouteBottomTargetLayerLimit set to 1
[11/28 14:09:15     49s] srouteConnectBlockPin set to false
[11/28 14:09:15     49s] srouteConnectConverterPin set to false
[11/28 14:09:15     49s] srouteConnectPadPin set to false
[11/28 14:09:15     49s] srouteConnectStripe set to false
[11/28 14:09:15     49s] srouteCrossoverViaBottomLayer set to 1
[11/28 14:09:15     49s] srouteCrossoverViaTopLayer set to 6
[11/28 14:09:15     49s] srouteFollowCorePinEnd set to 3
[11/28 14:09:15     49s] srouteFollowPadPin set to false
[11/28 14:09:15     49s] srouteJogControl set to "preferWithChanges differentLayer"
[11/28 14:09:15     49s] srouteNoViaOnWireShape set to "padring blockpin coverpin noshape blockwire corewire followpin iowire"
[11/28 14:09:15     49s] sroutePadPinAllPorts set to true
[11/28 14:09:15     49s] sroutePreserveExistingRoutes set to true
[11/28 14:09:15     49s] srouteRoutePowerBarPortOnBothDir set to true
[11/28 14:09:15     49s] srouteStopBlockPin set to "nearestTarget"
[11/28 14:09:15     49s] srouteTopLayerLimit set to 6
[11/28 14:09:15     49s] srouteTopTargetLayerLimit set to 6
[11/28 14:09:15     49s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3103.00 megs.
[11/28 14:09:15     49s] 
[11/28 14:09:15     49s] Reading DB technology information...
[11/28 14:09:15     49s] Finished reading DB technology information.
[11/28 14:09:15     49s] Reading floorplan and netlist information...
[11/28 14:09:15     49s] Finished reading floorplan and netlist information.
[11/28 14:09:15     49s] Read in 12 layers, 6 routing layers, 1 overlap layer
[11/28 14:09:15     49s] Read in 403 macros, 136 used
[11/28 14:09:15     49s] Read in 181 components
[11/28 14:09:15     49s]   127 core components: 127 unplaced, 0 placed, 0 fixed
[11/28 14:09:15     49s]   51 pad components: 0 unplaced, 47 placed, 4 fixed
[11/28 14:09:15     49s]   3 block/ring components: 0 unplaced, 0 placed, 3 fixed
[11/28 14:09:15     49s] Read in 27 logical pins
[11/28 14:09:15     49s] Read in 4 blockages
[11/28 14:09:15     49s] Read in 27 nets
[11/28 14:09:15     49s] Read in 2 special nets, 2 routed
[11/28 14:09:15     49s] Read in 270 terminals
[11/28 14:09:15     49s] Begin power routing ...
[11/28 14:09:16     49s] CPU time for FollowPin 0 seconds
[11/28 14:09:16     50s] CPU time for FollowPin 0 seconds
[11/28 14:09:16     50s]   Number of Core ports routed: 674
[11/28 14:09:16     50s]   Number of Followpin connections: 337
[11/28 14:09:16     50s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 3111.00 megs.
[11/28 14:09:16     50s] 
[11/28 14:09:16     50s] 
[11/28 14:09:16     50s] 
[11/28 14:09:16     50s]  Begin updating DB with routing results ...
[11/28 14:09:16     50s]  Updating DB with 1 via definition ...
[11/28 14:09:16     50s] 
sroute post-processing starts at Thu Nov 28 14:09:16 2024
The viaGen is rebuilding shadow vias for net GND.
[11/28 14:09:16     50s] sroute post-processing ends at Thu Nov 28 14:09:16 2024

sroute post-processing starts at Thu Nov 28 14:09:16 2024
The viaGen is rebuilding shadow vias for net VCC.
[11/28 14:09:16     50s] sroute post-processing ends at Thu Nov 28 14:09:16 2024
sroute created 1095 wires.
[11/28 14:09:16     50s] ViaGen created 3784 vias, deleted 22 vias to avoid violation.
[11/28 14:09:16     50s] +--------+----------------+----------------+
[11/28 14:09:16     50s] |  Layer |     Created    |     Deleted    |
[11/28 14:09:16     50s] +--------+----------------+----------------+
[11/28 14:09:16     50s] | metal1 |      1015      |       NA       |
[11/28 14:09:16     50s] |   via  |      3536      |       20       |
[11/28 14:09:16     50s] |  via2  |       238      |        1       |
[11/28 14:09:16     50s] | metal3 |       77       |       NA       |
[11/28 14:09:16     50s] |  via3  |        4       |        1       |
[11/28 14:09:16     50s] |  via4  |        6       |        0       |
[11/28 14:09:16     50s] | metal5 |        3       |       NA       |
[11/28 14:09:16     50s] +--------+----------------+----------------+
[11/28 14:09:29     50s] <CMD> getMultiCpuUsage -localCpu
[11/28 14:09:29     50s] <CMD> get_verify_drc_mode -disable_rules -quiet
[11/28 14:09:29     50s] <CMD> get_verify_drc_mode -quiet -area
[11/28 14:09:29     50s] <CMD> get_verify_drc_mode -quiet -layer_range
[11/28 14:09:29     50s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[11/28 14:09:29     50s] <CMD> get_verify_drc_mode -check_only -quiet
[11/28 14:09:29     50s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[11/28 14:09:29     50s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[11/28 14:09:29     50s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[11/28 14:09:29     50s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[11/28 14:09:29     50s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[11/28 14:09:29     50s] <CMD> get_verify_drc_mode -limit -quiet
[11/28 14:09:30     50s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[11/28 14:09:30     51s] <CMD> verify_drc
[11/28 14:09:30     51s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[11/28 14:09:30     51s] #-report CHIP.drc.rpt                    # string, default="", user setting
[11/28 14:09:30     51s]  *** Starting Verify DRC (MEM: 1992.2) ***
[11/28 14:09:30     51s] 
[11/28 14:09:31     51s] #create default rule from bind_ndr_rule rule=0x7fe7897850e0 0x7fe7442a6018
[11/28 14:09:31     51s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[11/28 14:09:31     51s]   VERIFY DRC ...... Starting Verification
[11/28 14:09:31     51s]   VERIFY DRC ...... Initializing
[11/28 14:09:31     51s]   VERIFY DRC ...... Deleting Existing Violations
[11/28 14:09:31     51s]   VERIFY DRC ...... Creating Sub-Areas
[11/28 14:09:31     51s]   VERIFY DRC ...... Using new threading
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 241.920 241.920} 1 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {241.920 0.000 483.840 241.920} 2 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {483.840 0.000 725.760 241.920} 3 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {725.760 0.000 967.680 241.920} 4 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {967.680 0.000 1209.600 241.920} 5 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {1209.600 0.000 1434.680 241.920} 6 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {0.000 241.920 241.920 483.840} 7 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {241.920 241.920 483.840 483.840} 8 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {483.840 241.920 725.760 483.840} 9 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {725.760 241.920 967.680 483.840} 10 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {967.680 241.920 1209.600 483.840} 11 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {1209.600 241.920 1434.680 483.840} 12 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {0.000 483.840 241.920 725.760} 13 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {241.920 483.840 483.840 725.760} 14 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {483.840 483.840 725.760 725.760} 15 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {725.760 483.840 967.680 725.760} 16 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {967.680 483.840 1209.600 725.760} 17 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {1209.600 483.840 1434.680 725.760} 18 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {0.000 725.760 241.920 967.680} 19 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {241.920 725.760 483.840 967.680} 20 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {483.840 725.760 725.760 967.680} 21 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {725.760 725.760 967.680 967.680} 22 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {967.680 725.760 1209.600 967.680} 23 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {1209.600 725.760 1434.680 967.680} 24 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {0.000 967.680 241.920 1209.600} 25 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {241.920 967.680 483.840 1209.600} 26 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {483.840 967.680 725.760 1209.600} 27 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {725.760 967.680 967.680 1209.600} 28 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {967.680 967.680 1209.600 1209.600} 29 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {1209.600 967.680 1434.680 1209.600} 30 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {0.000 1209.600 241.920 1434.680} 31 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {241.920 1209.600 483.840 1434.680} 32 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {483.840 1209.600 725.760 1434.680} 33 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {725.760 1209.600 967.680 1434.680} 34 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {967.680 1209.600 1209.600 1434.680} 35 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area: {1209.600 1209.600 1434.680 1434.680} 36 of 36
[11/28 14:09:31     51s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[11/28 14:09:31     51s] 
[11/28 14:09:31     51s]   Verification Complete : 0 Viols.
[11/28 14:09:31     51s] 
[11/28 14:09:31     51s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 9.0M) ***
[11/28 14:09:31     51s] 
[11/28 14:09:31     51s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[11/28 14:09:54     52s] <CMD> verifyConnectivity -net {GND VCC} -type special -error 1000 -warning 50
[11/28 14:09:54     52s] VERIFY_CONNECTIVITY use new engine.
[11/28 14:09:54     52s] 
[11/28 14:09:54     52s] ******** Start: VERIFY CONNECTIVITY ********
[11/28 14:09:54     52s] Start Time: Thu Nov 28 14:09:54 2024
[11/28 14:09:54     52s] 
[11/28 14:09:54     52s] Design Name: CHIP
[11/28 14:09:54     52s] Database Units: 1000
[11/28 14:09:54     52s] Design Boundary: (0.0000, 0.0000) (1434.6800, 1434.6800)
[11/28 14:09:54     52s] Error Limit = 1000; Warning Limit = 50
[11/28 14:09:54     52s] Check specified nets
[11/28 14:09:54     52s] *** Checking Net VCC
[11/28 14:09:54     52s] Net VCC: dangling Wire.
[11/28 14:09:54     52s] *** Checking Net GND
[11/28 14:09:54     52s] Net GND: dangling Wire.
[11/28 14:09:54     52s] 
[11/28 14:09:54     52s] Begin Summary 
[11/28 14:09:54     52s]     8 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[11/28 14:09:54     52s]     8 total info(s) created.
[11/28 14:09:54     52s] End Summary
[11/28 14:09:54     52s] 
[11/28 14:09:54     52s] End Time: Thu Nov 28 14:09:54 2024
[11/28 14:09:54     52s] Time Elapsed: 0:00:00.0
[11/28 14:09:54     52s] 
[11/28 14:09:54     52s] ******** End: VERIFY CONNECTIVITY ********
[11/28 14:09:54     52s]   Verification Complete : 8 Viols.  0 Wrngs.
[11/28 14:09:54     52s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[11/28 14:09:54     52s] 
[11/28 14:10:06     53s] <CMD> zoomBox -260.41300 -177.13300 1633.07700 1164.29700
[11/28 14:10:06     53s] <CMD> zoomBox 12.53800 -11.53500 1380.58500 957.64900
[11/28 14:10:07     53s] <CMD> zoomBox 295.13800 176.54700 1135.29100 771.74800
[11/28 14:10:07     53s] <CMD> zoomBox 518.28100 308.20600 1034.24200 673.73500
[11/28 14:10:07     53s] <CMD> zoomBox 570.66000 342.81900 1009.22700 653.51900
[11/28 14:10:08     53s] <CMD> zoomBox 609.97500 372.58700 982.75700 636.68200
[11/28 14:10:08     53s] <CMD> zoomBox 670.02200 419.26100 939.35800 610.07000
[11/28 14:10:08     53s] <CMD> zoomBox 726.92300 466.22100 892.33000 583.40200
[11/28 14:10:09     53s] <CMD> zoomBox 749.32800 487.96000 868.83500 572.62400
[11/28 14:10:09     53s] <CMD> zoomBox 772.94100 508.91800 846.33300 560.91200
[11/28 14:10:09     53s] <CMD> zoomBox 789.82800 520.98500 834.90100 552.91700
[11/28 14:10:10     53s] <CMD> zoomBox 797.35200 526.59600 829.91700 549.66600
[11/28 14:10:10     53s] <CMD> zoomBox 800.07100 528.83200 827.75200 548.44200
[11/28 14:10:10     53s] <CMD> zoomBox 802.38300 530.73200 825.91200 547.40100
[11/28 14:10:11     53s] <CMD> zoomBox 804.34800 532.34700 824.34800 546.51600
[11/28 14:10:13     53s] <CMD> uiSetTool select
[11/28 14:10:13     53s] <CMD> deselectAll
[11/28 14:10:13     53s] <CMD> selectWire 813.7500 540.8000 1281.3200 544.8000 3 GND
[11/28 14:10:16     53s] <CMD> editTrim
[11/28 14:10:18     54s] <CMD> zoomBox 804.34800 530.93000 824.34800 545.09900
[11/28 14:10:18     54s] <CMD> zoomBox 804.34800 529.51300 824.34800 543.68200
[11/28 14:10:19     54s] <CMD> zoomBox 802.57400 527.96300 826.10300 544.63200
[11/28 14:10:19     54s] <CMD> zoomBox 800.48700 526.13900 828.16800 545.74900
[11/28 14:10:19     54s] <CMD> zoomBox 791.74300 518.49800 836.81800 550.43100
[11/28 14:10:19     54s] <CMD> zoomBox 783.10800 510.84600 845.49700 555.04500
[11/28 14:10:20     54s] <CMD> zoomBox 777.67600 505.98000 851.07500 557.97900
[11/28 14:10:21     54s] <CMD> zoomBox 773.67700 500.47800 860.02900 561.65300
[11/28 14:10:22     54s] <CMD> zoomBox 773.67700 494.36000 860.02900 555.53500
[11/28 14:10:24     54s] <CMD> zoomBox 773.67700 488.24200 860.02900 549.41700
[11/28 14:10:24     54s] <CMD> zoomBox 773.67700 482.12400 860.02900 543.29900
[11/28 14:10:25     54s] <CMD> zoomBox 773.67700 476.00600 860.02900 537.18100
[11/28 14:10:26     54s] <CMD> zoomBox 777.65900 482.82400 851.05800 534.82300
[11/28 14:10:26     54s] <CMD> zoomBox 781.04200 488.61900 843.43200 532.81900
[11/28 14:10:27     54s] <CMD> zoomBox 773.67600 476.00600 860.02900 537.18200
[11/28 14:10:27     54s] <CMD> zoomBox 773.67600 488.24200 860.02900 549.41800
[11/28 14:10:28     54s] <CMD> zoomBox 773.67600 500.47800 860.02900 561.65400
[11/28 14:10:30     54s] <CMD> zoomBox 770.98200 492.99900 872.57400 564.97100
[11/28 14:10:30     54s] <CMD> zoomBox 767.81300 484.20000 887.33300 568.87300
[11/28 14:10:30     54s] <CMD> zoomBox 764.08400 473.84800 904.69600 573.46400
[11/28 14:10:30     54s] <CMD> zoomBox 759.69600 461.73500 925.12300 578.93100
[11/28 14:10:30     54s] <CMD> zoomBox 759.69400 461.73500 925.12300 578.93200
[11/28 14:10:32     54s] <CMD> fit
[11/28 14:10:34     55s] <CMD> zoomBox -216.17700 45.96600 1677.30700 1387.39200
[11/28 14:10:36     55s] <CMD> zoomBox 71.49700 181.13800 1439.54100 1150.32000
[11/28 14:10:36     55s] <CMD> zoomBox 183.84500 233.92800 1346.68400 1057.73300
[11/28 14:10:37     55s] <CMD> zoomBox 429.51100 349.36000 1143.64000 855.28000
[11/28 14:10:37     55s] <CMD> zoomBox 616.31000 437.26000 989.09100 701.35400
[11/28 14:10:39     55s] <CMD> zoomBox 618.52300 453.71000 935.38700 678.19000
[11/28 14:10:39     55s] <CMD> zoomBox 620.40400 467.69200 889.73900 658.50100
[11/28 14:10:40     55s] <CMD> zoomBox 623.36100 489.87700 817.95700 627.73700
[11/28 14:10:40     55s] <CMD> zoomBox 626.13400 512.16500 745.64100 596.82900
[11/28 14:10:41     55s] <CMD> zoomBox 627.83600 525.85300 701.23000 577.84800
[11/28 14:10:41     55s] <CMD> zoomBox 629.82400 531.84500 682.85200 569.41200
[11/28 14:10:42     55s] <CMD> zoomBox 631.79400 537.62100 664.36100 560.69300
[11/28 14:10:42     55s] <CMD> deselectAll
[11/28 14:10:42     55s] <CMD> selectWire 144.0800 545.0800 638.3100 549.0800 3 VCC
[11/28 14:10:44     55s] <CMD> editTrim
[11/28 14:10:46     55s] <CMD> zoomBox 629.97300 535.42200 668.28800 562.56600
[11/28 14:10:46     55s] <CMD> zoomBox 625.31300 529.79100 678.34500 567.36100
[11/28 14:10:46     55s] <CMD> zoomBox 604.26000 504.35300 723.78200 589.02800
[11/28 14:10:46     55s] <CMD> zoomBox 555.17600 438.80800 824.55200 629.64600
[11/28 14:10:47     56s] <CMD> zoomBox 537.05100 410.77400 853.96500 635.29000
[11/28 14:10:48     56s] <CMD> zoomBox 489.99800 338.51100 928.63600 649.26100
[11/28 14:10:48     56s] <CMD> zoomBox 460.07700 292.55600 976.12200 658.14500
[11/28 14:10:50     56s] <CMD> zoomBox 509.67500 363.40100 882.51900 627.54000
[11/28 14:10:50     56s] <CMD> zoomBox 570.57100 455.09600 765.19800 592.97800
[11/28 14:10:50     56s] <CMD> zoomBox 596.82500 490.86300 716.35200 575.54100
[11/28 14:10:51     56s] <CMD> zoomBox 613.34500 512.41000 686.75000 564.41300
[11/28 14:10:51     56s] <CMD> zoomBox 621.60300 526.31000 666.68400 558.24700
[11/28 14:10:52     56s] <CMD> zoomBox 612.81600 512.93400 686.22500 564.94000
[11/28 14:10:52     56s] <CMD> zoomBox 601.80000 492.02000 721.33600 576.70400
[11/28 14:10:52     56s] <CMD> zoomBox 592.98000 458.32800 787.62600 596.22400
[11/28 14:10:53     56s] <CMD> zoomBox 578.62000 403.47000 895.56800 628.01000
[11/28 14:10:54     56s] <CMD> zoomBox 578.99600 424.48100 848.40200 615.34000
[11/28 14:10:54     56s] <CMD> zoomBox 579.58800 457.52100 774.23400 595.41700
[11/28 14:10:55     56s] <CMD> zoomBox 580.01500 481.39200 720.64700 581.02200
[11/28 14:10:55     56s] <CMD> zoomBox 580.18200 490.71500 699.71900 575.40000
[11/28 14:10:55     56s] <CMD> zoomBox 580.54600 511.10000 653.95800 563.10800
[11/28 14:10:55     56s] <CMD> zoomBox 580.96800 523.65000 626.05300 555.59000
[11/28 14:10:56     56s] <CMD> zoomBox 581.66100 528.95700 614.23500 552.03400
[11/28 14:10:57     56s] <CMD> deselectAll
[11/28 14:10:57     56s] <CMD> selectWire 153.3600 540.8000 585.7300 544.8000 3 GND
[11/28 14:10:58     56s] <CMD> editTrim
[11/28 14:10:59     56s] <CMD> zoomBox 569.99600 520.66700 623.03700 558.24400
[11/28 14:11:00     56s] <CMD> zoomBox 541.86500 500.80300 643.47700 572.78900
[11/28 14:11:00     57s] <CMD> zoomBox 486.99600 461.52200 681.65200 599.42500
[11/28 14:11:00     57s] <CMD> zoomBox 431.76000 425.52100 701.18100 616.39000
[11/28 14:11:02     57s] <CMD> zoomBox 387.85300 403.00300 704.81900 627.55500
[11/28 14:11:03     57s] <CMD> fit
[11/28 14:11:07     57s] <CMD> zoomBox -164.16000 -25.88800 1729.32400 1315.53800
[11/28 14:11:07     57s] <CMD> zoomBox 33.30700 13.08100 1642.76800 1153.29300
[11/28 14:11:07     57s] <CMD> zoomBox 459.35700 97.47200 1447.76700 797.70400
[11/28 14:11:08     57s] <CMD> zoomBox 797.38900 173.63800 1235.95200 484.33500
[11/28 14:11:08     57s] <CMD> zoomBox 924.41200 202.37000 1153.34600 364.55700
[11/28 14:11:08     57s] <CMD> zoomBox 971.72600 217.63700 1112.32200 317.24100
[11/28 14:11:09     57s] <CMD> zoomBox 1007.71800 229.25000 1081.11300 281.24600
[11/28 14:11:10     57s] <CMD> deselectAll
[11/28 14:11:10     57s] <CMD> selectWire 1051.0900 240.8000 1281.3200 244.8000 3 GND
[11/28 14:11:11     58s] <CMD> editTrim
[11/28 14:11:15     58s] <CMD> fit
[11/28 14:11:16     58s] <CMD> zoomBox -109.41000 185.97000 1500.05200 1326.18300
[11/28 14:11:16     58s] <CMD> zoomBox 230.60800 441.60000 1219.02200 1141.83500
[11/28 14:11:17     58s] <CMD> zoomBox 327.62400 501.84300 1167.77600 1097.04300
[11/28 14:11:17     58s] <CMD> zoomBox 531.58400 630.38900 1047.54200 995.91600
[11/28 14:11:17     58s] <CMD> zoomBox 641.90100 714.17700 958.76300 938.65600
[11/28 14:11:18     58s] <CMD> zoomBox 703.15100 765.79400 897.74400 903.65200
[11/28 14:11:19     58s] <CMD> zoomBox 748.16800 794.81800 867.67200 879.48000
[11/28 14:11:19     58s] <CMD> zoomBox 775.66600 812.70300 849.05700 864.69600
[11/28 14:11:19     58s] <CMD> zoomBox 787.80900 820.60100 840.83500 858.16700
[11/28 14:11:20     58s] <CMD> deselectAll
[11/28 14:11:20     58s] <CMD> selectWire 813.6200 840.8000 1281.3200 844.8000 3 GND
[11/28 14:11:21     58s] <CMD> editTrim
[11/28 14:11:22     59s] <CMD> zoomBox 775.91200 812.58300 849.30700 864.57900
[11/28 14:11:23     59s] <CMD> zoomBox 758.32600 792.55300 877.83800 877.22000
[11/28 14:11:23     59s] <CMD> zoomBox 743.34800 760.75100 937.95400 898.61800
[11/28 14:11:25     59s] <CMD> fit
[11/28 14:11:26     59s] <CMD> zoomBox 21.91500 255.62100 1389.95700 1224.80100
[11/28 14:11:26     59s] <CMD> zoomBox 257.30700 485.44200 1097.45700 1080.64100
[11/28 14:11:26     59s] <CMD> zoomBox 401.86700 626.58200 917.82400 992.10800
[11/28 14:11:27     59s] <CMD> zoomBox 527.78100 729.65700 797.11600 920.46600
[11/28 14:11:27     59s] <CMD> zoomBox 573.43700 774.08000 738.84400 891.26100
[11/28 14:11:28     59s] <CMD> deselectAll
[11/28 14:11:28     59s] <CMD> selectWire 144.0800 845.0800 638.3100 849.0800 3 VCC
[11/28 14:11:29     59s] <CMD> zoomBox 590.33800 807.19600 691.91900 879.16000
[11/28 14:11:30     59s] <CMD> zoomBox 603.16800 817.42200 676.56000 869.41600
[11/28 14:11:32     59s] <CMD> editTrim
[11/28 14:11:33     60s] <CMD> zoomBox 579.25800 797.58800 698.76500 882.25200
[11/28 14:11:34     60s] <CMD> zoomBox 520.49900 748.50100 749.43900 910.69200
[11/28 14:11:34     60s] <CMD> zoomBox 413.74300 635.66100 852.32300 946.37000
[11/28 14:11:34     60s] <CMD> zoomBox 208.73400 418.83000 1048.91700 1014.05200
[11/28 14:11:36     60s] <CMD> fit
[11/28 14:11:37     60s] <CMD> zoomBox -46.54800 277.37600 1562.91300 1417.58800
[11/28 14:11:37     60s] <CMD> zoomBox 295.11100 616.57700 1283.52200 1316.81000
[11/28 14:11:38     60s] <CMD> zoomBox 500.76700 822.87600 1107.77500 1252.90700
[11/28 14:11:38     60s] <CMD> zoomBox 621.27900 944.31600 994.06000 1208.41000
[11/28 14:11:39     60s] <CMD> zoomBox 712.91100 1036.74500 907.50700 1174.60500
[11/28 14:11:39     60s] <CMD> zoomBox 760.64600 1085.95200 862.22700 1157.91600
[11/28 14:11:40     60s] <CMD> deselectAll
[11/28 14:11:40     60s] <CMD> selectWire 814.2400 1140.8000 1281.3200 1144.8000 3 GND
[11/28 14:11:42     60s] <CMD> editTrim
[11/28 14:11:44     61s] <CMD> zoomBox 751.27800 1063.66400 891.87500 1163.26900
[11/28 14:11:44     61s] <CMD> zoomBox 738.38300 1032.81600 932.98200 1170.67800
[11/28 14:11:46     61s] <CMD> fit
[11/28 14:11:47     61s] <CMD> zoomBox -146.10900 250.39700 1463.35400 1390.61000
[11/28 14:11:47     61s] <CMD> zoomBox 223.32200 686.81300 1063.47400 1282.01300
[11/28 14:11:47     61s] <CMD> zoomBox 441.59800 916.74600 880.16300 1227.44400
[11/28 14:11:48     61s] <CMD> zoomBox 525.85400 1009.03900 795.18800 1199.84700
[11/28 14:11:48     61s] <CMD> zoomBox 545.09500 1029.93200 774.02900 1192.11900
[11/28 14:11:48     61s] <CMD> zoomBox 566.48700 1061.24000 731.89200 1178.42000
[11/28 14:11:49     61s] <CMD> zoomBox 581.74600 1083.82600 701.25200 1168.48900
[11/28 14:11:49     61s] <CMD> zoomBox 603.37900 1108.09900 676.77100 1160.09300
[11/28 14:11:50     61s] <CMD> zoomBox 616.68000 1123.00600 661.75200 1154.93700
[11/28 14:11:50     61s] <CMD> deselectAll
[11/28 14:11:50     61s] <CMD> selectWire 144.0800 1145.0800 638.3100 1149.0800 3 VCC
[11/28 14:11:51     61s] <CMD> editTrim
[11/28 14:11:53     61s] <CMD> fit
[11/28 14:11:56     62s] <CMD> get_verify_drc_mode -disable_rules -quiet
[11/28 14:11:56     62s] <CMD> get_verify_drc_mode -quiet -area
[11/28 14:11:56     62s] <CMD> get_verify_drc_mode -quiet -layer_range
[11/28 14:11:56     62s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[11/28 14:11:56     62s] <CMD> get_verify_drc_mode -check_only -quiet
[11/28 14:11:56     62s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[11/28 14:11:56     62s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[11/28 14:11:56     62s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[11/28 14:11:56     62s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[11/28 14:11:56     62s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[11/28 14:11:56     62s] <CMD> get_verify_drc_mode -limit -quiet
[11/28 14:11:57     62s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[11/28 14:11:57     62s] <CMD> verify_drc
[11/28 14:11:57     62s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[11/28 14:11:57     62s] #-report CHIP.drc.rpt                    # string, default="", user setting
[11/28 14:11:57     62s]  *** Starting Verify DRC (MEM: 2036.5) ***
[11/28 14:11:57     62s] 
[11/28 14:11:57     62s]   VERIFY DRC ...... Starting Verification
[11/28 14:11:57     62s]   VERIFY DRC ...... Initializing
[11/28 14:11:57     62s]   VERIFY DRC ...... Deleting Existing Violations
[11/28 14:11:57     62s]   VERIFY DRC ...... Creating Sub-Areas
[11/28 14:11:57     62s]   VERIFY DRC ...... Using new threading
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 241.920 241.920} 1 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {241.920 0.000 483.840 241.920} 2 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {483.840 0.000 725.760 241.920} 3 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {725.760 0.000 967.680 241.920} 4 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {967.680 0.000 1209.600 241.920} 5 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {1209.600 0.000 1434.680 241.920} 6 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {0.000 241.920 241.920 483.840} 7 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {241.920 241.920 483.840 483.840} 8 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {483.840 241.920 725.760 483.840} 9 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {725.760 241.920 967.680 483.840} 10 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {967.680 241.920 1209.600 483.840} 11 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {1209.600 241.920 1434.680 483.840} 12 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {0.000 483.840 241.920 725.760} 13 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {241.920 483.840 483.840 725.760} 14 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {483.840 483.840 725.760 725.760} 15 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {725.760 483.840 967.680 725.760} 16 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {967.680 483.840 1209.600 725.760} 17 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {1209.600 483.840 1434.680 725.760} 18 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {0.000 725.760 241.920 967.680} 19 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {241.920 725.760 483.840 967.680} 20 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {483.840 725.760 725.760 967.680} 21 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {725.760 725.760 967.680 967.680} 22 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {967.680 725.760 1209.600 967.680} 23 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {1209.600 725.760 1434.680 967.680} 24 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {0.000 967.680 241.920 1209.600} 25 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {241.920 967.680 483.840 1209.600} 26 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {483.840 967.680 725.760 1209.600} 27 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {725.760 967.680 967.680 1209.600} 28 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {967.680 967.680 1209.600 1209.600} 29 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {1209.600 967.680 1434.680 1209.600} 30 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {0.000 1209.600 241.920 1434.680} 31 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {241.920 1209.600 483.840 1434.680} 32 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {483.840 1209.600 725.760 1434.680} 33 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {725.760 1209.600 967.680 1434.680} 34 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {967.680 1209.600 1209.600 1434.680} 35 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area: {1209.600 1209.600 1434.680 1434.680} 36 of 36
[11/28 14:11:57     62s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[11/28 14:11:57     62s] 
[11/28 14:11:57     62s]   Verification Complete : 0 Viols.
[11/28 14:11:57     62s] 
[11/28 14:11:57     62s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 4.0M) ***
[11/28 14:11:57     62s] 
[11/28 14:11:57     62s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[11/28 14:12:04     62s] <CMD> verifyConnectivity -net {GND VCC} -type special -error 1000 -warning 50
[11/28 14:12:04     62s] VERIFY_CONNECTIVITY use new engine.
[11/28 14:12:04     62s] 
[11/28 14:12:04     62s] ******** Start: VERIFY CONNECTIVITY ********
[11/28 14:12:04     62s] Start Time: Thu Nov 28 14:12:04 2024
[11/28 14:12:04     62s] 
[11/28 14:12:04     62s] Design Name: CHIP
[11/28 14:12:04     62s] Database Units: 1000
[11/28 14:12:04     62s] Design Boundary: (0.0000, 0.0000) (1434.6800, 1434.6800)
[11/28 14:12:04     62s] Error Limit = 1000; Warning Limit = 50
[11/28 14:12:04     62s] Check specified nets
[11/28 14:12:04     62s] *** Checking Net VCC
[11/28 14:12:04     62s] *** Checking Net GND
[11/28 14:12:04     62s] 
[11/28 14:12:04     62s] Begin Summary 
[11/28 14:12:04     62s]   Found no problems or warnings.
[11/28 14:12:04     62s] End Summary
[11/28 14:12:04     62s] 
[11/28 14:12:04     62s] End Time: Thu Nov 28 14:12:04 2024
[11/28 14:12:04     62s] Time Elapsed: 0:00:00.0
[11/28 14:12:04     62s] 
[11/28 14:12:04     62s] ******** End: VERIFY CONNECTIVITY ********
[11/28 14:12:04     62s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/28 14:12:04     62s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[11/28 14:12:04     62s] 
[11/28 14:12:35     64s] <CMD> saveDesign CHIP_powerplan.inn
[11/28 14:12:35     64s] #% Begin save design ... (date=11/28 14:12:35, mem=1313.3M)
[11/28 14:12:35     64s] % Begin Save ccopt configuration ... (date=11/28 14:12:35, mem=1313.3M)
[11/28 14:12:35     64s] % End Save ccopt configuration ... (date=11/28 14:12:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1313.5M, current mem=1313.5M)
[11/28 14:12:35     64s] % Begin Save netlist data ... (date=11/28 14:12:35, mem=1313.5M)
[11/28 14:12:35     64s] Writing Binary DB to CHIP_powerplan.inn.dat/CHIP.v.bin in single-threaded mode...
[11/28 14:12:35     64s] % End Save netlist data ... (date=11/28 14:12:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1313.5M, current mem=1313.5M)
[11/28 14:12:35     64s] Saving symbol-table file ...
[11/28 14:12:35     64s] Saving congestion map file CHIP_powerplan.inn.dat/CHIP.route.congmap.gz ...
[11/28 14:12:36     64s] % Begin Save AAE data ... (date=11/28 14:12:36, mem=1313.7M)
[11/28 14:12:36     64s] Saving AAE Data ...
[11/28 14:12:36     64s] % End Save AAE data ... (date=11/28 14:12:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1313.7M, current mem=1313.7M)
[11/28 14:12:36     64s] Saving preference file CHIP_powerplan.inn.dat/gui.pref.tcl ...
[11/28 14:12:36     64s] Saving mode setting ...
[11/28 14:12:36     64s] Saving global file ...
[11/28 14:12:36     64s] % Begin Save floorplan data ... (date=11/28 14:12:36, mem=1315.9M)
[11/28 14:12:36     64s] Saving floorplan file ...
[11/28 14:12:36     64s] % End Save floorplan data ... (date=11/28 14:12:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1316.0M, current mem=1316.0M)
[11/28 14:12:36     64s] Saving PG file CHIP_powerplan.inn.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Nov 28 14:12:36 2024)
[11/28 14:12:37     65s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2043.1M) ***
[11/28 14:12:37     65s] Saving Drc markers ...
[11/28 14:12:37     65s] ... No Drc file written since there is no markers found.
[11/28 14:12:37     65s] % Begin Save placement data ... (date=11/28 14:12:37, mem=1316.0M)
[11/28 14:12:37     65s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/28 14:12:37     65s] Save Adaptive View Pruning View Names to Binary file
[11/28 14:12:37     65s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2046.1M) ***
[11/28 14:12:37     65s] % End Save placement data ... (date=11/28 14:12:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1316.0M, current mem=1316.0M)
[11/28 14:12:37     65s] % Begin Save routing data ... (date=11/28 14:12:37, mem=1316.0M)
[11/28 14:12:37     65s] Saving route file ...
[11/28 14:12:37     65s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2043.1M) ***
[11/28 14:12:37     65s] % End Save routing data ... (date=11/28 14:12:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1316.1M, current mem=1316.1M)
[11/28 14:12:37     65s] Saving property file CHIP_powerplan.inn.dat/CHIP.prop
[11/28 14:12:37     65s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2046.1M) ***
[11/28 14:12:37     65s] % Begin Save power constraints data ... (date=11/28 14:12:37, mem=1316.1M)
[11/28 14:12:37     65s] % End Save power constraints data ... (date=11/28 14:12:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1316.1M, current mem=1316.1M)
[11/28 14:12:37     65s] Generated self-contained design CHIP_powerplan.inn.dat
[11/28 14:12:38     65s] #% End save design ... (date=11/28 14:12:38, total cpu=0:00:00.8, real=0:00:03.0, peak res=1346.7M, current mem=1317.1M)
[11/28 14:12:38     65s] *** Message Summary: 0 warning(s), 0 error(s)
[11/28 14:12:38     65s] 
[11/28 14:12:50     66s] <CMD> setPlaceMode -prerouteAsObs {2 3}
[11/28 14:13:00     66s] <CMD> setPlaceMode -fp false
[11/28 14:13:00     66s] <CMD> place_design -noPrePlaceOpt
[11/28 14:13:00     66s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2663, percentage of missing scan cell = 0.00% (0 / 2663)
[11/28 14:13:00     66s] ### Time Record (colorize_geometry) is installed.
[11/28 14:13:00     66s] #Start colorize_geometry on Thu Nov 28 14:13:00 2024
[11/28 14:13:00     66s] #
[11/28 14:13:00     66s] ### Time Record (Pre Callback) is installed.
[11/28 14:13:00     66s] ### Time Record (Pre Callback) is uninstalled.
[11/28 14:13:00     66s] ### Time Record (DB Import) is installed.
[11/28 14:13:00     66s] #WARNING (NRDB-733) PIN action[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:13:00     66s] #WARNING (NRDB-733) PIN action[1] in CELL_VIEW CHIP does not have physical port.
[11/28 14:13:00     66s] #WARNING (NRDB-733) PIN action[2] in CELL_VIEW CHIP does not have physical port.
[11/28 14:13:00     66s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[11/28 14:13:00     66s] #WARNING (NRDB-733) PIN image[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:13:00     66s] #WARNING (NRDB-733) PIN image[1] in CELL_VIEW CHIP does not have physical port.
[11/28 14:13:00     66s] #WARNING (NRDB-733) PIN image[2] in CELL_VIEW CHIP does not have physical port.
[11/28 14:13:00     66s] #WARNING (NRDB-733) PIN image[3] in CELL_VIEW CHIP does not have physical port.
[11/28 14:13:00     66s] #WARNING (NRDB-733) PIN image[4] in CELL_VIEW CHIP does not have physical port.
[11/28 14:13:00     66s] #WARNING (NRDB-733) PIN image[5] in CELL_VIEW CHIP does not have physical port.
[11/28 14:13:00     66s] #WARNING (NRDB-733) PIN image[6] in CELL_VIEW CHIP does not have physical port.
[11/28 14:13:00     66s] #WARNING (NRDB-733) PIN image[7] in CELL_VIEW CHIP does not have physical port.
[11/28 14:13:00     66s] #WARNING (NRDB-733) PIN image_size[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:13:00     66s] #WARNING (NRDB-733) PIN image_size[1] in CELL_VIEW CHIP does not have physical port.
[11/28 14:13:00     66s] #WARNING (NRDB-733) PIN in_valid in CELL_VIEW CHIP does not have physical port.
[11/28 14:13:00     66s] #WARNING (NRDB-733) PIN in_valid2 in CELL_VIEW CHIP does not have physical port.
[11/28 14:13:00     66s] #WARNING (NRDB-733) PIN out_valid in CELL_VIEW CHIP does not have physical port.
[11/28 14:13:00     66s] #WARNING (NRDB-733) PIN out_value in CELL_VIEW CHIP does not have physical port.
[11/28 14:13:00     66s] #WARNING (NRDB-733) PIN rst_n in CELL_VIEW CHIP does not have physical port.
[11/28 14:13:00     66s] #WARNING (NRDB-733) PIN template[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:13:00     66s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[11/28 14:13:00     66s] #To increase the message display limit, refer to the product command reference manual.
[11/28 14:13:00     66s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2064418083 placement=749823645 pin_access=1 inst_pattern=1 halo=0
[11/28 14:13:00     66s] ### Time Record (DB Import) is uninstalled.
[11/28 14:13:00     66s] ### Time Record (DB Export) is installed.
[11/28 14:13:00     66s] Extracting standard cell pins and blockage ...... 
[11/28 14:13:00     66s] Pin and blockage extraction finished
[11/28 14:13:00     66s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2064418083 placement=749823645 pin_access=1 inst_pattern=1 halo=0
[11/28 14:13:00     66s] ### Time Record (DB Export) is uninstalled.
[11/28 14:13:00     66s] ### Time Record (Post Callback) is installed.
[11/28 14:13:00     66s] ### Time Record (Post Callback) is uninstalled.
[11/28 14:13:00     66s] #
[11/28 14:13:00     66s] #colorize_geometry statistics:
[11/28 14:13:00     66s] #Cpu time = 00:00:00
[11/28 14:13:00     66s] #Elapsed time = 00:00:00
[11/28 14:13:00     66s] #Increased memory = -5.16 (MB)
[11/28 14:13:00     66s] #Total memory = 1316.89 (MB)
[11/28 14:13:00     66s] #Peak memory = 1346.72 (MB)
[11/28 14:13:00     66s] #Number of warnings = 21
[11/28 14:13:00     66s] #Total number of warnings = 21
[11/28 14:13:00     66s] #Number of fails = 0
[11/28 14:13:00     66s] #Total number of fails = 0
[11/28 14:13:00     66s] #Complete colorize_geometry on Thu Nov 28 14:13:00 2024
[11/28 14:13:00     66s] #
[11/28 14:13:00     66s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[11/28 14:13:00     66s] ### Time Record (colorize_geometry) is uninstalled.
[11/28 14:13:00     66s] ### 
[11/28 14:13:00     66s] ###   Scalability Statistics
[11/28 14:13:00     66s] ### 
[11/28 14:13:00     66s] ### ------------------------+----------------+----------------+----------------+
[11/28 14:13:00     66s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/28 14:13:00     66s] ### ------------------------+----------------+----------------+----------------+
[11/28 14:13:00     66s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/28 14:13:00     66s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/28 14:13:00     66s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/28 14:13:00     66s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/28 14:13:00     66s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/28 14:13:00     66s] ### ------------------------+----------------+----------------+----------------+
[11/28 14:13:00     66s] ### 
[11/28 14:13:00     66s] *** Starting placeDesign default flow ***
[11/28 14:13:00     66s] **INFO: Enable pre-place timing setting for timing analysis
[11/28 14:13:00     66s] Set Using Default Delay Limit as 101.
[11/28 14:13:00     66s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/28 14:13:00     66s] Set Default Net Delay as 0 ps.
[11/28 14:13:00     66s] Set Default Net Load as 0 pF. 
[11/28 14:13:00     66s] **INFO: Analyzing IO path groups for slack adjustment
[11/28 14:13:01     67s] Effort level <high> specified for reg2reg_tmp.231283 path_group
[11/28 14:13:01     67s] AAE DB initialization (MEM=2082.2 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/28 14:13:01     67s] #################################################################################
[11/28 14:13:01     67s] # Design Stage: PreRoute
[11/28 14:13:01     67s] # Design Name: CHIP
[11/28 14:13:01     67s] # Design Mode: 180nm
[11/28 14:13:01     67s] # Analysis Mode: MMMC Non-OCV 
[11/28 14:13:01     67s] # Parasitics Mode: No SPEF/RCDB 
[11/28 14:13:01     67s] # Signoff Settings: SI Off 
[11/28 14:13:01     67s] #################################################################################
[11/28 14:13:02     67s] Calculate delays in BcWc mode...
[11/28 14:13:02     67s] Topological Sorting (REAL = 0:00:00.0, MEM = 2093.7M, InitMEM = 2093.7M)
[11/28 14:13:02     67s] Start delay calculation (fullDC) (1 T). (MEM=2093.71)
[11/28 14:13:02     67s] AAE_INFO: Cdb files are: 
[11/28 14:13:02     67s]  	CeltIC/u18_ss.cdb
[11/28 14:13:02     67s] 	CeltIC/u18_ff.cdb
[11/28 14:13:02     67s]  
[11/28 14:13:02     67s] Start AAE Lib Loading. (MEM=2093.71)
[11/28 14:13:02     68s] End AAE Lib Loading. (MEM=2141.41 CPU=0:00:00.7 Real=0:00:00.0)
[11/28 14:13:02     68s] End AAE Lib Interpolated Model. (MEM=2141.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:13:02     68s] First Iteration Infinite Tw... 
[11/28 14:13:03     69s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/28 14:13:03     69s] Type 'man IMPESI-3086' for more detail.
[11/28 14:13:03     69s] **WARN: (IMPESI-3086):	The cell 'MEM_gray_max' does not have characterized noise model(s) for 'MEM_gray_max_WC, MEM_gray_max_BC' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/28 14:13:03     69s] Type 'man IMPESI-3086' for more detail.
[11/28 14:13:03     69s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/28 14:13:03     69s] Type 'man IMPESI-3086' for more detail.
[11/28 14:13:05     71s] Total number of fetched objects 23679
[11/28 14:13:05     71s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 14:13:05     71s] End delay calculation. (MEM=2189.1 CPU=0:00:02.4 REAL=0:00:02.0)
[11/28 14:13:05     71s] End delay calculation (fullDC). (MEM=2152.48 CPU=0:00:03.6 REAL=0:00:03.0)
[11/28 14:13:05     71s] *** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 2152.5M) ***
[11/28 14:13:06     71s] **INFO: Disable pre-place timing setting for timing analysis
[11/28 14:13:06     72s] Set Using Default Delay Limit as 1000.
[11/28 14:13:06     72s] Set Default Net Delay as 1000 ps.
[11/28 14:13:06     72s] Set Default Net Load as 0.5 pF. 
[11/28 14:13:06     72s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2143.0M
[11/28 14:13:06     72s] Deleted 0 physical inst  (cell - / prefix -).
[11/28 14:13:06     72s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2143.0M
[11/28 14:13:06     72s] INFO: #ExclusiveGroups=0
[11/28 14:13:06     72s] INFO: There are no Exclusive Groups.
[11/28 14:13:06     72s] *** Starting "NanoPlace(TM) placement v#7 (mem=2143.0M)" ...
[11/28 14:13:06     72s] Wait...
[11/28 14:13:09     74s] *** Build Buffered Sizing Timing Model
[11/28 14:13:09     74s] (cpu=0:00:02.8 mem=2151.0M) ***
[11/28 14:13:09     74s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[11/28 14:13:09     74s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[11/28 14:13:09     74s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[11/28 14:13:09     74s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[11/28 14:13:09     75s] *** Build Virtual Sizing Timing Model
[11/28 14:13:09     75s] (cpu=0:00:03.0 mem=2157.0M) ***
[11/28 14:13:09     75s] No user-set net weight.
[11/28 14:13:09     75s] Net fanout histogram:
[11/28 14:13:09     75s] 2		: 17630 (74.5%) nets
[11/28 14:13:09     75s] 3		: 1744 (7.4%) nets
[11/28 14:13:09     75s] 4     -	14	: 3945 (16.7%) nets
[11/28 14:13:09     75s] 15    -	39	: 181 (0.8%) nets
[11/28 14:13:09     75s] 40    -	79	: 127 (0.5%) nets
[11/28 14:13:09     75s] 80    -	159	: 28 (0.1%) nets
[11/28 14:13:09     75s] 160   -	319	: 9 (0.0%) nets
[11/28 14:13:09     75s] 320   -	639	: 0 (0.0%) nets
[11/28 14:13:09     75s] 640   -	1279	: 0 (0.0%) nets
[11/28 14:13:09     75s] 1280  -	2559	: 0 (0.0%) nets
[11/28 14:13:09     75s] 2560  -	5119	: 1 (0.0%) nets
[11/28 14:13:09     75s] 5120+		: 0 (0.0%) nets
[11/28 14:13:09     75s] no activity file in design. spp won't run.
[11/28 14:13:09     75s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/28 14:13:09     75s] Scan chains were not defined.
[11/28 14:13:09     75s] z: 2, totalTracks: 1
[11/28 14:13:09     75s] z: 4, totalTracks: 1
[11/28 14:13:09     75s] z: 6, totalTracks: 1
[11/28 14:13:09     75s] #spOpts: N=180 hrOri=1 hrSnap=1 
[11/28 14:13:09     75s] # Building CHIP llgBox search-tree.
[11/28 14:13:09     75s] #std cell=21088 (0 fixed + 21088 movable) #buf cell=344 #inv cell=1055 #block=3 (0 floating + 3 preplaced)
[11/28 14:13:09     75s] #ioInst=51 #net=23665 #term=83557 #term/net=3.53, #fixedIo=55, #floatIo=0, #fixedPin=27, #floatPin=0
[11/28 14:13:09     75s] stdCell: 21088 single + 0 double + 0 multi
[11/28 14:13:09     75s] Total standard cell length = 94.2090 (mm), area = 0.4748 (mm^2)
[11/28 14:13:09     75s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2167.0M
[11/28 14:13:09     75s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2167.0M
[11/28 14:13:09     75s] Core basic site is core_5040
[11/28 14:13:09     75s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2167.0M
[11/28 14:13:09     75s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2167.0M
[11/28 14:13:09     75s] Use non-trimmed site array because memory saving is not enough.
[11/28 14:13:09     75s] SiteArray: non-trimmed site array dimensions = 189 x 1538
[11/28 14:13:09     75s] SiteArray: use 1,355,776 bytes
[11/28 14:13:09     75s] SiteArray: current memory after site array memory allocation 2168.3M
[11/28 14:13:09     75s] SiteArray: FP blocked sites are writable
[11/28 14:13:09     75s] Estimated cell power/ground rail width = 0.866 um
[11/28 14:13:09     75s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 14:13:09     75s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2168.3M
[11/28 14:13:09     75s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:2168.3M
[11/28 14:13:09     75s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:2168.3M
[11/28 14:13:09     75s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.039, MEM:2168.3M
[11/28 14:13:09     75s] OPERPROF: Starting pre-place ADS at level 1, MEM:2168.3M
[11/28 14:13:09     75s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2169.3M
[11/28 14:13:09     75s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2169.3M
[11/28 14:13:09     75s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2169.3M
[11/28 14:13:09     75s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2169.3M
[11/28 14:13:09     75s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2169.3M
[11/28 14:13:09     75s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.001, MEM:2169.3M
[11/28 14:13:09     75s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2169.3M
[11/28 14:13:09     75s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2169.3M
[11/28 14:13:09     75s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.001, MEM:2169.3M
[11/28 14:13:09     75s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.001, MEM:2169.3M
[11/28 14:13:09     75s] ADSU 0.832 -> 0.893. site 182603.000 -> 170177.550. GS 40.320
[11/28 14:13:09     75s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.020, REAL:0.018, MEM:2169.3M
[11/28 14:13:09     75s] Average module density = 0.893.
[11/28 14:13:09     75s] Density for the design = 0.893.
[11/28 14:13:09     75s]        = stdcell_area 151950 sites (474813 um^2) / alloc_area 170178 sites (531771 um^2).
[11/28 14:13:09     75s] Pin Density = 0.2875.
[11/28 14:13:09     75s]             = total # of pins 83557 / total area 290682.
[11/28 14:13:09     75s] OPERPROF: Starting spMPad at level 1, MEM:2169.3M
[11/28 14:13:09     75s] OPERPROF:   Starting spContextMPad at level 2, MEM:2169.3M
[11/28 14:13:09     75s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2169.3M
[11/28 14:13:09     75s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:2169.3M
[11/28 14:13:09     75s] Initial padding reaches pin density 0.800 for top
[11/28 14:13:09     75s] InitPadU 0.893 -> 0.943 for top
[11/28 14:13:09     75s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2169.3M
[11/28 14:13:09     75s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.010, REAL:0.001, MEM:2169.3M
[11/28 14:13:09     75s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2169.3M
[11/28 14:13:09     75s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:2169.3M
[11/28 14:13:09     75s] === lastAutoLevel = 9 
[11/28 14:13:09     75s] OPERPROF: Starting spInitNetWt at level 1, MEM:2169.3M
[11/28 14:13:09     75s] no activity file in design. spp won't run.
[11/28 14:13:09     75s] [spp] 0
[11/28 14:13:09     75s] [adp] 0:1:1:3
[11/28 14:13:11     77s] OPERPROF: Finished spInitNetWt at level 1, CPU:1.950, REAL:1.949, MEM:2211.9M
[11/28 14:13:11     77s] Clock gating cells determined by native netlist tracing.
[11/28 14:13:11     77s] no activity file in design. spp won't run.
[11/28 14:13:11     77s] no activity file in design. spp won't run.
[11/28 14:13:11     77s] Effort level <high> specified for reg2reg path_group
[11/28 14:13:12     77s] OPERPROF: Starting npMain at level 1, MEM:2213.9M
[11/28 14:13:13     78s] OPERPROF:   Starting npPlace at level 2, MEM:2243.6M
[11/28 14:13:13     78s] Iteration  1: Total net bbox = 7.627e+04 (2.89e+04 4.74e+04)
[11/28 14:13:13     78s]               Est.  stn bbox = 8.892e+04 (3.37e+04 5.52e+04)
[11/28 14:13:13     78s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2274.6M
[11/28 14:13:13     78s] Iteration  2: Total net bbox = 7.627e+04 (2.89e+04 4.74e+04)
[11/28 14:13:13     78s]               Est.  stn bbox = 8.892e+04 (3.37e+04 5.52e+04)
[11/28 14:13:13     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2274.6M
[11/28 14:13:13     78s] exp_mt_sequential is set from setPlaceMode option to 1
[11/28 14:13:13     78s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/28 14:13:13     78s] place_exp_mt_interval set to default 32
[11/28 14:13:13     78s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/28 14:13:15     79s] Iteration  3: Total net bbox = 7.254e+04 (2.87e+04 4.39e+04)
[11/28 14:13:15     79s]               Est.  stn bbox = 8.959e+04 (3.60e+04 5.36e+04)
[11/28 14:13:15     79s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 2311.4M
[11/28 14:13:15     79s] Total number of setup views is 1.
[11/28 14:13:15     79s] Total number of active setup views is 1.
[11/28 14:13:15     79s] Active setup views:
[11/28 14:13:15     79s]     av_func_mode_max
[11/28 14:13:20     85s] Iteration  4: Total net bbox = 1.464e+06 (7.12e+05 7.53e+05)
[11/28 14:13:20     85s]               Est.  stn bbox = 1.959e+06 (9.60e+05 9.99e+05)
[11/28 14:13:20     85s]               cpu = 0:00:05.4 real = 0:00:05.0 mem = 2311.4M
[11/28 14:13:26     90s] Iteration  5: Total net bbox = 1.564e+06 (8.11e+05 7.53e+05)
[11/28 14:13:26     90s]               Est.  stn bbox = 2.139e+06 (1.13e+06 1.01e+06)
[11/28 14:13:26     90s]               cpu = 0:00:05.7 real = 0:00:06.0 mem = 2311.4M
[11/28 14:13:26     90s] OPERPROF:   Finished npPlace at level 2, CPU:12.900, REAL:12.944, MEM:2311.4M
[11/28 14:13:26     90s] OPERPROF: Finished npMain at level 1, CPU:12.980, REAL:14.014, MEM:2311.4M
[11/28 14:13:26     90s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2311.4M
[11/28 14:13:26     90s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/28 14:13:26     90s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:2311.4M
[11/28 14:13:26     90s] OPERPROF: Starting npMain at level 1, MEM:2311.4M
[11/28 14:13:26     91s] OPERPROF:   Starting npPlace at level 2, MEM:2311.4M
[11/28 14:13:34     99s] Iteration  6: Total net bbox = 1.578e+06 (8.09e+05 7.69e+05)
[11/28 14:13:34     99s]               Est.  stn bbox = 2.170e+06 (1.14e+06 1.03e+06)
[11/28 14:13:34     99s]               cpu = 0:00:08.1 real = 0:00:08.0 mem = 2319.3M
[11/28 14:13:34     99s] OPERPROF:   Finished npPlace at level 2, CPU:8.100, REAL:8.111, MEM:2319.3M
[11/28 14:13:34     99s] OPERPROF: Finished npMain at level 1, CPU:8.210, REAL:8.228, MEM:2319.3M
[11/28 14:13:34     99s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2319.3M
[11/28 14:13:34     99s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/28 14:13:34     99s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:2319.3M
[11/28 14:13:34     99s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2319.3M
[11/28 14:13:34     99s] Starting Early Global Route rough congestion estimation: mem = 2319.3M
[11/28 14:13:34     99s] (I)       Started Import and model ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Create place DB ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Import place data ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Read instances and placement ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Read nets ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Finished Read nets ( CPU: 0.06 sec, Real: 0.04 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Finished Import place data ( CPU: 0.07 sec, Real: 0.05 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Finished Create place DB ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Create route DB ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       == Non-default Options ==
[11/28 14:13:34     99s] (I)       Print mode                                         : 2
[11/28 14:13:34     99s] (I)       Stop if highly congested                           : false
[11/28 14:13:34     99s] (I)       Maximum routing layer                              : 6
[11/28 14:13:34     99s] (I)       Assign partition pins                              : false
[11/28 14:13:34     99s] (I)       Support large GCell                                : true
[11/28 14:13:34     99s] (I)       Number of threads                                  : 1
[11/28 14:13:34     99s] (I)       Number of rows per GCell                           : 12
[11/28 14:13:34     99s] (I)       Max num rows per GCell                             : 32
[11/28 14:13:34     99s] (I)       Method to set GCell size                           : row
[11/28 14:13:34     99s] (I)       Counted 6678 PG shapes. We will not process PG shapes layer by layer.
[11/28 14:13:34     99s] (I)       Started Import route data (1T) ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       ============== Pin Summary ==============
[11/28 14:13:34     99s] (I)       +-------+--------+---------+------------+
[11/28 14:13:34     99s] (I)       | Layer | # pins | % total |      Group |
[11/28 14:13:34     99s] (I)       +-------+--------+---------+------------+
[11/28 14:13:34     99s] (I)       |     1 |  83557 |  100.00 |        Pin |
[11/28 14:13:34     99s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/28 14:13:34     99s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/28 14:13:34     99s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/28 14:13:34     99s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/28 14:13:34     99s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/28 14:13:34     99s] (I)       +-------+--------+---------+------------+
[11/28 14:13:34     99s] (I)       Use row-based GCell size
[11/28 14:13:34     99s] (I)       Use row-based GCell align
[11/28 14:13:34     99s] (I)       GCell unit size   : 5040
[11/28 14:13:34     99s] (I)       GCell multiplier  : 12
[11/28 14:13:34     99s] (I)       GCell row height  : 5040
[11/28 14:13:34     99s] (I)       Actual row height : 5040
[11/28 14:13:34     99s] (I)       GCell align ref   : 240560 240800
[11/28 14:13:34     99s] [NR-eGR] Track table information for default rule: 
[11/28 14:13:34     99s] [NR-eGR] metal1 has no routable track
[11/28 14:13:34     99s] [NR-eGR] metal2 has single uniform track structure
[11/28 14:13:34     99s] [NR-eGR] metal3 has single uniform track structure
[11/28 14:13:34     99s] [NR-eGR] metal4 has single uniform track structure
[11/28 14:13:34     99s] [NR-eGR] metal5 has single uniform track structure
[11/28 14:13:34     99s] [NR-eGR] metal6 has single uniform track structure
[11/28 14:13:34     99s] (I)       =================== Default via ====================
[11/28 14:13:34     99s] (I)       +---+------------------+---------------------------+
[11/28 14:13:34     99s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/28 14:13:34     99s] (I)       +---+------------------+---------------------------+
[11/28 14:13:34     99s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/28 14:13:34     99s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/28 14:13:34     99s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/28 14:13:34     99s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/28 14:13:34     99s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/28 14:13:34     99s] (I)       +---+------------------+---------------------------+
[11/28 14:13:34     99s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Read routing blockages ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Read instance blockages ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Read PG blockages ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] [NR-eGR] Read 6714 PG shapes
[11/28 14:13:34     99s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Read boundary cut boxes ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] [NR-eGR] #Routing Blockages  : 0
[11/28 14:13:34     99s] [NR-eGR] #Instance Blockages : 3274
[11/28 14:13:34     99s] [NR-eGR] #PG Blockages       : 6714
[11/28 14:13:34     99s] [NR-eGR] #Halo Blockages     : 0
[11/28 14:13:34     99s] [NR-eGR] #Boundary Blockages : 0
[11/28 14:13:34     99s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Read blackboxes ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/28 14:13:34     99s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Read prerouted ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/28 14:13:34     99s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Read unlegalized nets ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Read nets ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] [NR-eGR] Read numTotalNets=23665  numIgnoredNets=0
[11/28 14:13:34     99s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Set up via pillars ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       early_global_route_priority property id does not exist.
[11/28 14:13:34     99s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Model blockages into capacity
[11/28 14:13:34     99s] (I)       Read Num Blocks=9988  Num Prerouted Wires=0  Num CS=0
[11/28 14:13:34     99s] (I)       Started Initialize 3D capacity ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Layer 1 (V) : #blockages 6254 : #preroutes 0
[11/28 14:13:34     99s] (I)       Layer 2 (H) : #blockages 2442 : #preroutes 0
[11/28 14:13:34     99s] (I)       Layer 3 (V) : #blockages 739 : #preroutes 0
[11/28 14:13:34     99s] (I)       Layer 4 (H) : #blockages 281 : #preroutes 0
[11/28 14:13:34     99s] (I)       Layer 5 (V) : #blockages 272 : #preroutes 0
[11/28 14:13:34     99s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       -- layer congestion ratio --
[11/28 14:13:34     99s] (I)       Layer 1 : 0.100000
[11/28 14:13:34     99s] (I)       Layer 2 : 0.700000
[11/28 14:13:34     99s] (I)       Layer 3 : 0.700000
[11/28 14:13:34     99s] (I)       Layer 4 : 0.700000
[11/28 14:13:34     99s] (I)       Layer 5 : 0.700000
[11/28 14:13:34     99s] (I)       Layer 6 : 0.700000
[11/28 14:13:34     99s] (I)       ----------------------------
[11/28 14:13:34     99s] (I)       Number of ignored nets                =      0
[11/28 14:13:34     99s] (I)       Number of connected nets              =      0
[11/28 14:13:34     99s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/28 14:13:34     99s] (I)       Number of clock nets                  =      2.  Ignored: No
[11/28 14:13:34     99s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/28 14:13:34     99s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/28 14:13:34     99s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 14:13:34     99s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/28 14:13:34     99s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/28 14:13:34     99s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 14:13:34     99s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 14:13:34     99s] (I)       Finished Import route data (1T) ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Finished Create route DB ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Read aux data ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Others data preparation ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/28 14:13:34     99s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Create route kernel ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Ndr track 0 does not exist
[11/28 14:13:34     99s] (I)       ---------------------Grid Graph Info--------------------
[11/28 14:13:34     99s] (I)       Routing area        : (0, 0) - (1434680, 1434680)
[11/28 14:13:34     99s] (I)       Core area           : (240560, 240800) - (1194120, 1193360)
[11/28 14:13:34     99s] (I)       Site width          :   620  (dbu)
[11/28 14:13:34     99s] (I)       Row height          :  5040  (dbu)
[11/28 14:13:34     99s] (I)       GCell row height    :  5040  (dbu)
[11/28 14:13:34     99s] (I)       GCell width         : 60480  (dbu)
[11/28 14:13:34     99s] (I)       GCell height        : 60480  (dbu)
[11/28 14:13:34     99s] (I)       Grid                :    24    24     6
[11/28 14:13:34     99s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/28 14:13:34     99s] (I)       Vertical capacity   :     0 60480     0 60480     0 60480
[11/28 14:13:34     99s] (I)       Horizontal capacity :     0     0 60480     0 60480     0
[11/28 14:13:34     99s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/28 14:13:34     99s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/28 14:13:34     99s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/28 14:13:34     99s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/28 14:13:34     99s] (I)       First track coord   :     0   310   280   310   280  2790
[11/28 14:13:34     99s] (I)       Num tracks per GCell: 126.00 97.55 108.00 97.55 108.00 24.39
[11/28 14:13:34     99s] (I)       Total num of tracks :     0  2314  2562  2314  2562   578
[11/28 14:13:34     99s] (I)       Num of masks        :     1     1     1     1     1     1
[11/28 14:13:34     99s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/28 14:13:34     99s] (I)       --------------------------------------------------------
[11/28 14:13:34     99s] 
[11/28 14:13:34     99s] [NR-eGR] ============ Routing rule table ============
[11/28 14:13:34     99s] [NR-eGR] Rule id: 0  Nets: 23638 
[11/28 14:13:34     99s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/28 14:13:34     99s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/28 14:13:34     99s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:13:34     99s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:13:34     99s] [NR-eGR] ========================================
[11/28 14:13:34     99s] [NR-eGR] 
[11/28 14:13:34     99s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/28 14:13:34     99s] (I)       blocked tracks on layer2 : = 31728 / 55536 (57.13%)
[11/28 14:13:34     99s] (I)       blocked tracks on layer3 : = 33832 / 61488 (55.02%)
[11/28 14:13:34     99s] (I)       blocked tracks on layer4 : = 23120 / 55536 (41.63%)
[11/28 14:13:34     99s] (I)       blocked tracks on layer5 : = 19849 / 61488 (32.28%)
[11/28 14:13:34     99s] (I)       blocked tracks on layer6 : = 4589 / 13872 (33.08%)
[11/28 14:13:34     99s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Finished Import and model ( CPU: 0.13 sec, Real: 0.09 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Reset routing kernel
[11/28 14:13:34     99s] (I)       Started Initialization ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       numLocalWires=78646  numGlobalNetBranches=22232  numLocalNetBranches=17123
[11/28 14:13:34     99s] (I)       totalPins=83503  totalGlobalPin=29623 (35.48%)
[11/28 14:13:34     99s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Generate topology ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       total 2D Cap : 149330 = (75474 H, 73856 V)
[11/28 14:13:34     99s] (I)       
[11/28 14:13:34     99s] (I)       ============  Phase 1a Route ============
[11/28 14:13:34     99s] (I)       Started Phase 1a ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Pattern routing (1T) ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/28 14:13:34     99s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Usage: 33591 = (17307 H, 16284 V) = (22.93% H, 22.05% V) = (1.047e+06um H, 9.849e+05um V)
[11/28 14:13:34     99s] (I)       Started Add via demand to 2D ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       
[11/28 14:13:34     99s] (I)       ============  Phase 1b Route ============
[11/28 14:13:34     99s] (I)       Started Phase 1b ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Usage: 33649 = (17345 H, 16304 V) = (22.98% H, 22.08% V) = (1.049e+06um H, 9.861e+05um V)
[11/28 14:13:34     99s] (I)       eGR overflow: 0.39% H + 13.50% V
[11/28 14:13:34     99s] 
[11/28 14:13:34     99s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] (I)       Started Export 2D cong map ( Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.37% H + 2.96% V
[11/28 14:13:34     99s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2319.34 MB )
[11/28 14:13:34     99s] Finished Early Global Route rough congestion estimation: mem = 2319.3M
[11/28 14:13:34     99s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.150, REAL:0.126, MEM:2319.3M
[11/28 14:13:34     99s] earlyGlobalRoute rough estimation gcell size 12 row height
[11/28 14:13:34     99s] OPERPROF: Starting CDPad at level 1, MEM:2319.3M
[11/28 14:13:34     99s] CDPadU 0.943 -> 0.973. R=0.893, N=21088, GS=60.480
[11/28 14:13:34     99s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.033, MEM:2319.3M
[11/28 14:13:34     99s] OPERPROF: Starting npMain at level 1, MEM:2319.3M
[11/28 14:13:34     99s] OPERPROF:   Starting npPlace at level 2, MEM:2319.3M
[11/28 14:13:34     99s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.044, MEM:2350.2M
[11/28 14:13:34     99s] OPERPROF: Finished npMain at level 1, CPU:0.150, REAL:0.152, MEM:2350.2M
[11/28 14:13:34     99s] Global placement CDP skipped at cutLevel 7.
[11/28 14:13:34     99s] Iteration  7: Total net bbox = 1.598e+06 (8.29e+05 7.69e+05)
[11/28 14:13:34     99s]               Est.  stn bbox = 2.192e+06 (1.16e+06 1.03e+06)
[11/28 14:13:34     99s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2350.2M
[11/28 14:13:37    102s] nrCritNet: 4.99% ( 1180 / 23665 ) cutoffSlk: 198.9ps stdDelay: 53.6ps
[11/28 14:13:40    104s] nrCritNet: 0.00% ( 0 / 23665 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[11/28 14:13:40    104s] Iteration  8: Total net bbox = 1.614e+06 (8.37e+05 7.77e+05)
[11/28 14:13:40    104s]               Est.  stn bbox = 2.209e+06 (1.17e+06 1.04e+06)
[11/28 14:13:40    104s]               cpu = 0:00:05.3 real = 0:00:06.0 mem = 2350.2M
[11/28 14:13:40    104s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2350.2M
[11/28 14:13:40    104s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/28 14:13:40    104s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:2350.2M
[11/28 14:13:40    104s] OPERPROF: Starting npMain at level 1, MEM:2350.2M
[11/28 14:13:40    104s] OPERPROF:   Starting npPlace at level 2, MEM:2350.2M
[11/28 14:13:49    113s] OPERPROF:   Finished npPlace at level 2, CPU:8.860, REAL:8.881, MEM:2350.2M
[11/28 14:13:49    113s] OPERPROF: Finished npMain at level 1, CPU:8.990, REAL:9.003, MEM:2350.2M
[11/28 14:13:49    113s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2350.2M
[11/28 14:13:49    113s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/28 14:13:49    113s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:2350.2M
[11/28 14:13:49    113s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2350.2M
[11/28 14:13:49    113s] Starting Early Global Route rough congestion estimation: mem = 2350.2M
[11/28 14:13:49    113s] (I)       Started Import and model ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Create place DB ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Import place data ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Read instances and placement ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Finished Read instances and placement ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Read nets ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Finished Read nets ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Finished Import place data ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Finished Create place DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Create route DB ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       == Non-default Options ==
[11/28 14:13:49    113s] (I)       Print mode                                         : 2
[11/28 14:13:49    113s] (I)       Stop if highly congested                           : false
[11/28 14:13:49    113s] (I)       Maximum routing layer                              : 6
[11/28 14:13:49    113s] (I)       Assign partition pins                              : false
[11/28 14:13:49    113s] (I)       Support large GCell                                : true
[11/28 14:13:49    113s] (I)       Number of threads                                  : 1
[11/28 14:13:49    113s] (I)       Number of rows per GCell                           : 6
[11/28 14:13:49    113s] (I)       Max num rows per GCell                             : 32
[11/28 14:13:49    113s] (I)       Method to set GCell size                           : row
[11/28 14:13:49    113s] (I)       Counted 6678 PG shapes. We will not process PG shapes layer by layer.
[11/28 14:13:49    113s] (I)       Started Import route data (1T) ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       ============== Pin Summary ==============
[11/28 14:13:49    113s] (I)       +-------+--------+---------+------------+
[11/28 14:13:49    113s] (I)       | Layer | # pins | % total |      Group |
[11/28 14:13:49    113s] (I)       +-------+--------+---------+------------+
[11/28 14:13:49    113s] (I)       |     1 |  83557 |  100.00 |        Pin |
[11/28 14:13:49    113s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/28 14:13:49    113s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/28 14:13:49    113s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/28 14:13:49    113s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/28 14:13:49    113s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/28 14:13:49    113s] (I)       +-------+--------+---------+------------+
[11/28 14:13:49    113s] (I)       Use row-based GCell size
[11/28 14:13:49    113s] (I)       Use row-based GCell align
[11/28 14:13:49    113s] (I)       GCell unit size   : 5040
[11/28 14:13:49    113s] (I)       GCell multiplier  : 6
[11/28 14:13:49    113s] (I)       GCell row height  : 5040
[11/28 14:13:49    113s] (I)       Actual row height : 5040
[11/28 14:13:49    113s] (I)       GCell align ref   : 240560 240800
[11/28 14:13:49    113s] [NR-eGR] Track table information for default rule: 
[11/28 14:13:49    113s] [NR-eGR] metal1 has no routable track
[11/28 14:13:49    113s] [NR-eGR] metal2 has single uniform track structure
[11/28 14:13:49    113s] [NR-eGR] metal3 has single uniform track structure
[11/28 14:13:49    113s] [NR-eGR] metal4 has single uniform track structure
[11/28 14:13:49    113s] [NR-eGR] metal5 has single uniform track structure
[11/28 14:13:49    113s] [NR-eGR] metal6 has single uniform track structure
[11/28 14:13:49    113s] (I)       =================== Default via ====================
[11/28 14:13:49    113s] (I)       +---+------------------+---------------------------+
[11/28 14:13:49    113s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/28 14:13:49    113s] (I)       +---+------------------+---------------------------+
[11/28 14:13:49    113s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/28 14:13:49    113s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/28 14:13:49    113s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/28 14:13:49    113s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/28 14:13:49    113s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/28 14:13:49    113s] (I)       +---+------------------+---------------------------+
[11/28 14:13:49    113s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Read routing blockages ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Read instance blockages ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Read PG blockages ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] [NR-eGR] Read 6714 PG shapes
[11/28 14:13:49    113s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Read boundary cut boxes ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] [NR-eGR] #Routing Blockages  : 0
[11/28 14:13:49    113s] [NR-eGR] #Instance Blockages : 3274
[11/28 14:13:49    113s] [NR-eGR] #PG Blockages       : 6714
[11/28 14:13:49    113s] [NR-eGR] #Halo Blockages     : 0
[11/28 14:13:49    113s] [NR-eGR] #Boundary Blockages : 0
[11/28 14:13:49    113s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Read blackboxes ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/28 14:13:49    113s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Read prerouted ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/28 14:13:49    113s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Read unlegalized nets ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Read nets ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] [NR-eGR] Read numTotalNets=23665  numIgnoredNets=0
[11/28 14:13:49    113s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Set up via pillars ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       early_global_route_priority property id does not exist.
[11/28 14:13:49    113s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Model blockages into capacity
[11/28 14:13:49    113s] (I)       Read Num Blocks=9988  Num Prerouted Wires=0  Num CS=0
[11/28 14:13:49    113s] (I)       Started Initialize 3D capacity ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Layer 1 (V) : #blockages 6254 : #preroutes 0
[11/28 14:13:49    113s] (I)       Layer 2 (H) : #blockages 2442 : #preroutes 0
[11/28 14:13:49    113s] (I)       Layer 3 (V) : #blockages 739 : #preroutes 0
[11/28 14:13:49    113s] (I)       Layer 4 (H) : #blockages 281 : #preroutes 0
[11/28 14:13:49    113s] (I)       Layer 5 (V) : #blockages 272 : #preroutes 0
[11/28 14:13:49    113s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       -- layer congestion ratio --
[11/28 14:13:49    113s] (I)       Layer 1 : 0.100000
[11/28 14:13:49    113s] (I)       Layer 2 : 0.700000
[11/28 14:13:49    113s] (I)       Layer 3 : 0.700000
[11/28 14:13:49    113s] (I)       Layer 4 : 0.700000
[11/28 14:13:49    113s] (I)       Layer 5 : 0.700000
[11/28 14:13:49    113s] (I)       Layer 6 : 0.700000
[11/28 14:13:49    113s] (I)       ----------------------------
[11/28 14:13:49    113s] (I)       Number of ignored nets                =      0
[11/28 14:13:49    113s] (I)       Number of connected nets              =      0
[11/28 14:13:49    113s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/28 14:13:49    113s] (I)       Number of clock nets                  =      2.  Ignored: No
[11/28 14:13:49    113s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/28 14:13:49    113s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/28 14:13:49    113s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 14:13:49    113s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/28 14:13:49    113s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/28 14:13:49    113s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 14:13:49    113s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 14:13:49    113s] (I)       Finished Import route data (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Finished Create route DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Read aux data ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Others data preparation ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/28 14:13:49    113s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Create route kernel ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Ndr track 0 does not exist
[11/28 14:13:49    113s] (I)       ---------------------Grid Graph Info--------------------
[11/28 14:13:49    113s] (I)       Routing area        : (0, 0) - (1434680, 1434680)
[11/28 14:13:49    113s] (I)       Core area           : (240560, 240800) - (1194120, 1193360)
[11/28 14:13:49    113s] (I)       Site width          :   620  (dbu)
[11/28 14:13:49    113s] (I)       Row height          :  5040  (dbu)
[11/28 14:13:49    113s] (I)       GCell row height    :  5040  (dbu)
[11/28 14:13:49    113s] (I)       GCell width         : 30240  (dbu)
[11/28 14:13:49    113s] (I)       GCell height        : 30240  (dbu)
[11/28 14:13:49    113s] (I)       Grid                :    48    48     6
[11/28 14:13:49    113s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/28 14:13:49    113s] (I)       Vertical capacity   :     0 30240     0 30240     0 30240
[11/28 14:13:49    113s] (I)       Horizontal capacity :     0     0 30240     0 30240     0
[11/28 14:13:49    113s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/28 14:13:49    113s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/28 14:13:49    113s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/28 14:13:49    113s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/28 14:13:49    113s] (I)       First track coord   :     0   310   280   310   280  2790
[11/28 14:13:49    113s] (I)       Num tracks per GCell: 63.00 48.77 54.00 48.77 54.00 12.19
[11/28 14:13:49    113s] (I)       Total num of tracks :     0  2314  2562  2314  2562   578
[11/28 14:13:49    113s] (I)       Num of masks        :     1     1     1     1     1     1
[11/28 14:13:49    113s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/28 14:13:49    113s] (I)       --------------------------------------------------------
[11/28 14:13:49    113s] 
[11/28 14:13:49    113s] [NR-eGR] ============ Routing rule table ============
[11/28 14:13:49    113s] [NR-eGR] Rule id: 0  Nets: 23638 
[11/28 14:13:49    113s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/28 14:13:49    113s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/28 14:13:49    113s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:13:49    113s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:13:49    113s] [NR-eGR] ========================================
[11/28 14:13:49    113s] [NR-eGR] 
[11/28 14:13:49    113s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/28 14:13:49    113s] (I)       blocked tracks on layer2 : = 60744 / 111072 (54.69%)
[11/28 14:13:49    113s] (I)       blocked tracks on layer3 : = 65108 / 122976 (52.94%)
[11/28 14:13:49    113s] (I)       blocked tracks on layer4 : = 43221 / 111072 (38.91%)
[11/28 14:13:49    113s] (I)       blocked tracks on layer5 : = 38439 / 122976 (31.26%)
[11/28 14:13:49    113s] (I)       blocked tracks on layer6 : = 8799 / 27744 (31.71%)
[11/28 14:13:49    113s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Reset routing kernel
[11/28 14:13:49    113s] (I)       Started Initialization ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       numLocalWires=59094  numGlobalNetBranches=16725  numLocalNetBranches=12860
[11/28 14:13:49    113s] (I)       totalPins=83503  totalGlobalPin=42175 (50.51%)
[11/28 14:13:49    113s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Generate topology ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       total 2D Cap : 303821 = (153692 H, 150129 V)
[11/28 14:13:49    113s] (I)       
[11/28 14:13:49    113s] (I)       ============  Phase 1a Route ============
[11/28 14:13:49    113s] (I)       Started Phase 1a ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Pattern routing (1T) ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/28 14:13:49    113s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Usage: 69685 = (35823 H, 33862 V) = (23.31% H, 22.56% V) = (1.083e+06um H, 1.024e+06um V)
[11/28 14:13:49    113s] (I)       Started Add via demand to 2D ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       
[11/28 14:13:49    113s] (I)       ============  Phase 1b Route ============
[11/28 14:13:49    113s] (I)       Started Phase 1b ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Usage: 69751 = (35858 H, 33893 V) = (23.33% H, 22.58% V) = (1.084e+06um H, 1.025e+06um V)
[11/28 14:13:49    113s] (I)       eGR overflow: 0.00% H + 5.17% V
[11/28 14:13:49    113s] 
[11/28 14:13:49    113s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] (I)       Started Export 2D cong map ( Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 2.27% V
[11/28 14:13:49    113s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:13:49    113s] Finished Early Global Route rough congestion estimation: mem = 2350.2M
[11/28 14:13:49    113s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.140, REAL:0.137, MEM:2350.2M
[11/28 14:13:49    113s] earlyGlobalRoute rough estimation gcell size 6 row height
[11/28 14:13:49    113s] OPERPROF: Starting CDPad at level 1, MEM:2350.2M
[11/28 14:13:49    113s] CDPadU 0.972 -> 0.992. R=0.893, N=21088, GS=30.240
[11/28 14:13:49    113s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.035, MEM:2350.2M
[11/28 14:13:49    113s] OPERPROF: Starting npMain at level 1, MEM:2350.2M
[11/28 14:13:49    114s] OPERPROF:   Starting npPlace at level 2, MEM:2350.2M
[11/28 14:13:49    114s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.044, MEM:2350.2M
[11/28 14:13:49    114s] OPERPROF: Finished npMain at level 1, CPU:0.160, REAL:0.159, MEM:2350.2M
[11/28 14:13:49    114s] Global placement CDP skipped at cutLevel 9.
[11/28 14:13:49    114s] Iteration  9: Total net bbox = 1.629e+06 (8.40e+05 7.89e+05)
[11/28 14:13:49    114s]               Est.  stn bbox = 2.242e+06 (1.17e+06 1.07e+06)
[11/28 14:13:49    114s]               cpu = 0:00:09.3 real = 0:00:09.0 mem = 2350.2M
[11/28 14:13:51    116s] nrCritNet: 0.00% ( 0 / 23665 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[11/28 14:13:54    119s] nrCritNet: 0.00% ( 0 / 23665 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[11/28 14:13:54    119s] Iteration 10: Total net bbox = 1.629e+06 (8.40e+05 7.89e+05)
[11/28 14:13:54    119s]               Est.  stn bbox = 2.242e+06 (1.17e+06 1.07e+06)
[11/28 14:13:54    119s]               cpu = 0:00:04.9 real = 0:00:05.0 mem = 2350.2M
[11/28 14:13:54    119s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2350.2M
[11/28 14:13:54    119s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/28 14:13:54    119s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:2350.2M
[11/28 14:13:54    119s] OPERPROF: Starting npMain at level 1, MEM:2350.2M
[11/28 14:13:54    119s] OPERPROF:   Starting npPlace at level 2, MEM:2350.2M
[11/28 14:14:03    128s] OPERPROF:   Finished npPlace at level 2, CPU:9.050, REAL:9.071, MEM:2350.2M
[11/28 14:14:03    128s] OPERPROF: Finished npMain at level 1, CPU:9.160, REAL:9.182, MEM:2350.2M
[11/28 14:14:03    128s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2350.2M
[11/28 14:14:03    128s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/28 14:14:03    128s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.001, MEM:2350.2M
[11/28 14:14:03    128s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2350.2M
[11/28 14:14:03    128s] Starting Early Global Route rough congestion estimation: mem = 2350.2M
[11/28 14:14:03    128s] (I)       Started Import and model ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Create place DB ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Import place data ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Read instances and placement ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Read nets ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Finished Read nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Finished Import place data ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Finished Create place DB ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Create route DB ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       == Non-default Options ==
[11/28 14:14:03    128s] (I)       Print mode                                         : 2
[11/28 14:14:03    128s] (I)       Stop if highly congested                           : false
[11/28 14:14:03    128s] (I)       Maximum routing layer                              : 6
[11/28 14:14:03    128s] (I)       Assign partition pins                              : false
[11/28 14:14:03    128s] (I)       Support large GCell                                : true
[11/28 14:14:03    128s] (I)       Number of threads                                  : 1
[11/28 14:14:03    128s] (I)       Number of rows per GCell                           : 3
[11/28 14:14:03    128s] (I)       Max num rows per GCell                             : 32
[11/28 14:14:03    128s] (I)       Method to set GCell size                           : row
[11/28 14:14:03    128s] (I)       Counted 6678 PG shapes. We will not process PG shapes layer by layer.
[11/28 14:14:03    128s] (I)       Started Import route data (1T) ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       ============== Pin Summary ==============
[11/28 14:14:03    128s] (I)       +-------+--------+---------+------------+
[11/28 14:14:03    128s] (I)       | Layer | # pins | % total |      Group |
[11/28 14:14:03    128s] (I)       +-------+--------+---------+------------+
[11/28 14:14:03    128s] (I)       |     1 |  83557 |  100.00 |        Pin |
[11/28 14:14:03    128s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/28 14:14:03    128s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/28 14:14:03    128s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/28 14:14:03    128s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/28 14:14:03    128s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/28 14:14:03    128s] (I)       +-------+--------+---------+------------+
[11/28 14:14:03    128s] (I)       Use row-based GCell size
[11/28 14:14:03    128s] (I)       Use row-based GCell align
[11/28 14:14:03    128s] (I)       GCell unit size   : 5040
[11/28 14:14:03    128s] (I)       GCell multiplier  : 3
[11/28 14:14:03    128s] (I)       GCell row height  : 5040
[11/28 14:14:03    128s] (I)       Actual row height : 5040
[11/28 14:14:03    128s] (I)       GCell align ref   : 240560 240800
[11/28 14:14:03    128s] [NR-eGR] Track table information for default rule: 
[11/28 14:14:03    128s] [NR-eGR] metal1 has no routable track
[11/28 14:14:03    128s] [NR-eGR] metal2 has single uniform track structure
[11/28 14:14:03    128s] [NR-eGR] metal3 has single uniform track structure
[11/28 14:14:03    128s] [NR-eGR] metal4 has single uniform track structure
[11/28 14:14:03    128s] [NR-eGR] metal5 has single uniform track structure
[11/28 14:14:03    128s] [NR-eGR] metal6 has single uniform track structure
[11/28 14:14:03    128s] (I)       =================== Default via ====================
[11/28 14:14:03    128s] (I)       +---+------------------+---------------------------+
[11/28 14:14:03    128s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/28 14:14:03    128s] (I)       +---+------------------+---------------------------+
[11/28 14:14:03    128s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/28 14:14:03    128s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/28 14:14:03    128s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/28 14:14:03    128s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/28 14:14:03    128s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/28 14:14:03    128s] (I)       +---+------------------+---------------------------+
[11/28 14:14:03    128s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Read routing blockages ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Read instance blockages ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Read PG blockages ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] [NR-eGR] Read 6714 PG shapes
[11/28 14:14:03    128s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Read boundary cut boxes ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] [NR-eGR] #Routing Blockages  : 0
[11/28 14:14:03    128s] [NR-eGR] #Instance Blockages : 3274
[11/28 14:14:03    128s] [NR-eGR] #PG Blockages       : 6714
[11/28 14:14:03    128s] [NR-eGR] #Halo Blockages     : 0
[11/28 14:14:03    128s] [NR-eGR] #Boundary Blockages : 0
[11/28 14:14:03    128s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Read blackboxes ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/28 14:14:03    128s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Read prerouted ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/28 14:14:03    128s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Read unlegalized nets ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Read nets ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] [NR-eGR] Read numTotalNets=23665  numIgnoredNets=0
[11/28 14:14:03    128s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Set up via pillars ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       early_global_route_priority property id does not exist.
[11/28 14:14:03    128s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Model blockages into capacity
[11/28 14:14:03    128s] (I)       Read Num Blocks=9988  Num Prerouted Wires=0  Num CS=0
[11/28 14:14:03    128s] (I)       Started Initialize 3D capacity ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Layer 1 (V) : #blockages 6254 : #preroutes 0
[11/28 14:14:03    128s] (I)       Layer 2 (H) : #blockages 2442 : #preroutes 0
[11/28 14:14:03    128s] (I)       Layer 3 (V) : #blockages 739 : #preroutes 0
[11/28 14:14:03    128s] (I)       Layer 4 (H) : #blockages 281 : #preroutes 0
[11/28 14:14:03    128s] (I)       Layer 5 (V) : #blockages 272 : #preroutes 0
[11/28 14:14:03    128s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       -- layer congestion ratio --
[11/28 14:14:03    128s] (I)       Layer 1 : 0.100000
[11/28 14:14:03    128s] (I)       Layer 2 : 0.700000
[11/28 14:14:03    128s] (I)       Layer 3 : 0.700000
[11/28 14:14:03    128s] (I)       Layer 4 : 0.700000
[11/28 14:14:03    128s] (I)       Layer 5 : 0.700000
[11/28 14:14:03    128s] (I)       Layer 6 : 0.700000
[11/28 14:14:03    128s] (I)       ----------------------------
[11/28 14:14:03    128s] (I)       Number of ignored nets                =      0
[11/28 14:14:03    128s] (I)       Number of connected nets              =      0
[11/28 14:14:03    128s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/28 14:14:03    128s] (I)       Number of clock nets                  =      2.  Ignored: No
[11/28 14:14:03    128s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/28 14:14:03    128s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/28 14:14:03    128s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 14:14:03    128s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/28 14:14:03    128s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/28 14:14:03    128s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 14:14:03    128s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 14:14:03    128s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Read aux data ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Others data preparation ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/28 14:14:03    128s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Create route kernel ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Ndr track 0 does not exist
[11/28 14:14:03    128s] (I)       ---------------------Grid Graph Info--------------------
[11/28 14:14:03    128s] (I)       Routing area        : (0, 0) - (1434680, 1434680)
[11/28 14:14:03    128s] (I)       Core area           : (240560, 240800) - (1194120, 1193360)
[11/28 14:14:03    128s] (I)       Site width          :   620  (dbu)
[11/28 14:14:03    128s] (I)       Row height          :  5040  (dbu)
[11/28 14:14:03    128s] (I)       GCell row height    :  5040  (dbu)
[11/28 14:14:03    128s] (I)       GCell width         : 15120  (dbu)
[11/28 14:14:03    128s] (I)       GCell height        : 15120  (dbu)
[11/28 14:14:03    128s] (I)       Grid                :    95    95     6
[11/28 14:14:03    128s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/28 14:14:03    128s] (I)       Vertical capacity   :     0 15120     0 15120     0 15120
[11/28 14:14:03    128s] (I)       Horizontal capacity :     0     0 15120     0 15120     0
[11/28 14:14:03    128s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/28 14:14:03    128s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/28 14:14:03    128s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/28 14:14:03    128s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/28 14:14:03    128s] (I)       First track coord   :     0   310   280   310   280  2790
[11/28 14:14:03    128s] (I)       Num tracks per GCell: 31.50 24.39 27.00 24.39 27.00  6.10
[11/28 14:14:03    128s] (I)       Total num of tracks :     0  2314  2562  2314  2562   578
[11/28 14:14:03    128s] (I)       Num of masks        :     1     1     1     1     1     1
[11/28 14:14:03    128s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/28 14:14:03    128s] (I)       --------------------------------------------------------
[11/28 14:14:03    128s] 
[11/28 14:14:03    128s] [NR-eGR] ============ Routing rule table ============
[11/28 14:14:03    128s] [NR-eGR] Rule id: 0  Nets: 23638 
[11/28 14:14:03    128s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/28 14:14:03    128s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/28 14:14:03    128s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:14:03    128s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:14:03    128s] [NR-eGR] ========================================
[11/28 14:14:03    128s] [NR-eGR] 
[11/28 14:14:03    128s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/28 14:14:03    128s] (I)       blocked tracks on layer2 : = 113540 / 219830 (51.65%)
[11/28 14:14:03    128s] (I)       blocked tracks on layer3 : = 122341 / 243390 (50.27%)
[11/28 14:14:03    128s] (I)       blocked tracks on layer4 : = 78111 / 219830 (35.53%)
[11/28 14:14:03    128s] (I)       blocked tracks on layer5 : = 69146 / 243390 (28.41%)
[11/28 14:14:03    128s] (I)       blocked tracks on layer6 : = 16049 / 54910 (29.23%)
[11/28 14:14:03    128s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Reset routing kernel
[11/28 14:14:03    128s] (I)       Started Initialization ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       numLocalWires=39584  numGlobalNetBranches=10762  numLocalNetBranches=9062
[11/28 14:14:03    128s] (I)       totalPins=83503  totalGlobalPin=55121 (66.01%)
[11/28 14:14:03    128s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Generate topology ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       total 2D Cap : 605730 = (306509 H, 299221 V)
[11/28 14:14:03    128s] (I)       
[11/28 14:14:03    128s] (I)       ============  Phase 1a Route ============
[11/28 14:14:03    128s] (I)       Started Phase 1a ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Pattern routing (1T) ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Finished Pattern routing (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/28 14:14:03    128s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Usage: 142076 = (72697 H, 69379 V) = (23.72% H, 23.19% V) = (1.099e+06um H, 1.049e+06um V)
[11/28 14:14:03    128s] (I)       Started Add via demand to 2D ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       
[11/28 14:14:03    128s] (I)       ============  Phase 1b Route ============
[11/28 14:14:03    128s] (I)       Started Phase 1b ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Usage: 142231 = (72788 H, 69443 V) = (23.75% H, 23.21% V) = (1.101e+06um H, 1.050e+06um V)
[11/28 14:14:03    128s] (I)       eGR overflow: 0.19% H + 2.06% V
[11/28 14:14:03    128s] 
[11/28 14:14:03    128s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] (I)       Started Export 2D cong map ( Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.14% H + 1.28% V
[11/28 14:14:03    128s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2350.24 MB )
[11/28 14:14:03    128s] Finished Early Global Route rough congestion estimation: mem = 2350.2M
[11/28 14:14:03    128s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.140, REAL:0.143, MEM:2350.2M
[11/28 14:14:03    128s] earlyGlobalRoute rough estimation gcell size 3 row height
[11/28 14:14:03    128s] OPERPROF: Starting CDPad at level 1, MEM:2350.2M
[11/28 14:14:03    128s] CDPadU 0.991 -> 0.997. R=0.893, N=21088, GS=15.120
[11/28 14:14:03    128s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.035, MEM:2350.2M
[11/28 14:14:03    128s] OPERPROF: Starting npMain at level 1, MEM:2350.2M
[11/28 14:14:03    128s] OPERPROF:   Starting npPlace at level 2, MEM:2350.2M
[11/28 14:14:03    128s] OPERPROF:   Finished npPlace at level 2, CPU:0.050, REAL:0.044, MEM:2350.2M
[11/28 14:14:03    128s] OPERPROF: Finished npMain at level 1, CPU:0.130, REAL:0.139, MEM:2350.2M
[11/28 14:14:03    128s] Global placement CDP skipped at cutLevel 11.
[11/28 14:14:03    128s] Iteration 11: Total net bbox = 1.645e+06 (8.46e+05 7.99e+05)
[11/28 14:14:03    128s]               Est.  stn bbox = 2.271e+06 (1.19e+06 1.09e+06)
[11/28 14:14:03    128s]               cpu = 0:00:09.5 real = 0:00:09.0 mem = 2350.2M
[11/28 14:14:06    130s] nrCritNet: 0.00% ( 0 / 23665 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[11/28 14:14:08    133s] nrCritNet: 0.00% ( 0 / 23665 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[11/28 14:14:08    133s] Iteration 12: Total net bbox = 1.645e+06 (8.46e+05 7.99e+05)
[11/28 14:14:08    133s]               Est.  stn bbox = 2.271e+06 (1.19e+06 1.09e+06)
[11/28 14:14:08    133s]               cpu = 0:00:04.6 real = 0:00:05.0 mem = 2350.2M
[11/28 14:14:08    133s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2350.2M
[11/28 14:14:08    133s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/28 14:14:08    133s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:2350.2M
[11/28 14:14:08    133s] OPERPROF: Starting npMain at level 1, MEM:2350.2M
[11/28 14:14:08    133s] OPERPROF:   Starting npPlace at level 2, MEM:2350.2M
[11/28 14:14:28    153s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2350.2M
[11/28 14:14:28    153s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.010, REAL:0.008, MEM:2350.2M
[11/28 14:14:28    153s] OPERPROF:   Finished npPlace at level 2, CPU:20.280, REAL:20.312, MEM:2350.2M
[11/28 14:14:28    153s] OPERPROF: Finished npMain at level 1, CPU:20.400, REAL:20.428, MEM:2350.2M
[11/28 14:14:28    153s] Iteration 13: Total net bbox = 1.664e+06 (8.52e+05 8.12e+05)
[11/28 14:14:28    153s]               Est.  stn bbox = 2.275e+06 (1.18e+06 1.09e+06)
[11/28 14:14:28    153s]               cpu = 0:00:20.4 real = 0:00:20.0 mem = 2350.2M
[11/28 14:14:28    153s] Iteration 14: Total net bbox = 1.664e+06 (8.52e+05 8.12e+05)
[11/28 14:14:28    153s]               Est.  stn bbox = 2.275e+06 (1.18e+06 1.09e+06)
[11/28 14:14:28    153s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2350.2M
[11/28 14:14:28    153s] [adp] clock
[11/28 14:14:28    153s] [adp] weight, nr nets, wire length
[11/28 14:14:28    153s] [adp]      0        2  2035.088000
[11/28 14:14:28    153s] [adp] data
[11/28 14:14:28    153s] [adp] weight, nr nets, wire length
[11/28 14:14:28    153s] [adp]      0    23663  1662145.685000
[11/28 14:14:28    153s] [adp] 0.000000|0.000000|0.000000
[11/28 14:14:28    153s] Iteration 15: Total net bbox = 1.664e+06 (8.52e+05 8.12e+05)
[11/28 14:14:28    153s]               Est.  stn bbox = 2.275e+06 (1.18e+06 1.09e+06)
[11/28 14:14:28    153s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2350.2M
[11/28 14:14:28    153s] *** cost = 1.664e+06 (8.52e+05 8.12e+05) (cpu for global=0:01:16) real=0:01:17***
[11/28 14:14:28    153s] Info: 1 clock gating cells identified, 0 (on average) moved 0/7
[11/28 14:14:28    153s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2350.2M
[11/28 14:14:28    153s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2350.2M
[11/28 14:14:28    153s] Solver runtime cpu: 0:00:58.4 real: 0:00:58.5
[11/28 14:14:28    153s] Core Placement runtime cpu: 0:01:00 real: 0:01:00.0
[11/28 14:14:28    153s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/28 14:14:28    153s] Type 'man IMPSP-9025' for more detail.
[11/28 14:14:28    153s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2350.2M
[11/28 14:14:28    153s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2350.2M
[11/28 14:14:28    153s] z: 2, totalTracks: 1
[11/28 14:14:28    153s] z: 4, totalTracks: 1
[11/28 14:14:28    153s] z: 6, totalTracks: 1
[11/28 14:14:28    153s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:14:28    153s] All LLGs are deleted
[11/28 14:14:28    153s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2350.2M
[11/28 14:14:28    153s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2350.2M
[11/28 14:14:28    153s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2350.2M
[11/28 14:14:28    153s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2350.2M
[11/28 14:14:28    153s] Core basic site is core_5040
[11/28 14:14:28    153s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2350.2M
[11/28 14:14:28    153s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.003, MEM:2350.2M
[11/28 14:14:28    153s] Fast DP-INIT is on for default
[11/28 14:14:28    153s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 14:14:28    153s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.013, MEM:2350.2M
[11/28 14:14:28    153s] OPERPROF:       Starting CMU at level 4, MEM:2350.2M
[11/28 14:14:28    153s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:2350.2M
[11/28 14:14:28    153s] 
[11/28 14:14:28    153s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:14:28    153s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:2350.2M
[11/28 14:14:28    153s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2350.2M
[11/28 14:14:28    153s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2350.2M
[11/28 14:14:28    153s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2350.2MB).
[11/28 14:14:28    153s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.036, MEM:2350.2M
[11/28 14:14:28    153s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.037, MEM:2350.2M
[11/28 14:14:28    153s] TDRefine: refinePlace mode is spiral
[11/28 14:14:28    153s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.231283.1
[11/28 14:14:28    153s] OPERPROF: Starting RefinePlace at level 1, MEM:2350.2M
[11/28 14:14:28    153s] *** Starting refinePlace (0:02:34 mem=2350.2M) ***
[11/28 14:14:28    153s] Total net bbox length = 1.664e+06 (8.521e+05 8.120e+05) (ext = 1.748e+04)
[11/28 14:14:28    153s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:14:28    153s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2350.2M
[11/28 14:14:28    153s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2350.2M
[11/28 14:14:28    153s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2350.2M
[11/28 14:14:28    153s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2350.2M
[11/28 14:14:28    153s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2350.2M
[11/28 14:14:28    153s] Starting refinePlace ...
[11/28 14:14:29    153s] ** Cut row section cpu time 0:00:00.0.
[11/28 14:14:29    153s]    Spread Effort: high, standalone mode, useDDP on.
[11/28 14:14:29    153s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=2350.2MB) @(0:02:34 - 0:02:34).
[11/28 14:14:29    153s] Move report: preRPlace moves 21088 insts, mean move: 2.45 um, max move: 75.63 um 
[11/28 14:14:29    153s] 	Max move on inst (CORE/U25650): (806.01, 1070.41) --> (849.40, 1102.64)
[11/28 14:14:29    153s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
[11/28 14:14:29    153s] 	Violation at original loc: Placement Blockage Violation
[11/28 14:14:29    153s] wireLenOptFixPriorityInst 0 inst fixed
[11/28 14:14:29    153s] Placement tweakage begins.
[11/28 14:14:29    153s] wire length = 2.257e+06
[11/28 14:14:30    155s] wire length = 2.198e+06
[11/28 14:14:30    155s] Placement tweakage ends.
[11/28 14:14:30    155s] Move report: tweak moves 8711 insts, mean move: 7.35 um, max move: 57.12 um 
[11/28 14:14:30    155s] 	Max move on inst (CORE/U17107): (553.04, 1057.28) --> (500.96, 1052.24)
[11/28 14:14:30    155s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.4, real=0:00:01.0, mem=2358.2MB) @(0:02:34 - 0:02:35).
[11/28 14:14:30    155s] 
[11/28 14:14:30    155s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/28 14:14:30    155s] Move report: legalization moves 538 insts, mean move: 8.44 um, max move: 47.12 um spiral
[11/28 14:14:30    155s] 	Max move on inst (CORE/U29299): (885.36, 1052.24) --> (838.24, 1052.24)
[11/28 14:14:30    155s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2358.2MB) @(0:02:35 - 0:02:35).
[11/28 14:14:30    155s] Move report: Detail placement moves 21088 insts, mean move: 4.70 um, max move: 75.63 um 
[11/28 14:14:30    155s] 	Max move on inst (CORE/U25650): (806.01, 1070.41) --> (849.40, 1102.64)
[11/28 14:14:30    155s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2358.2MB
[11/28 14:14:30    155s] Statistics of distance of Instance movement in refine placement:
[11/28 14:14:30    155s]   maximum (X+Y) =        75.63 um
[11/28 14:14:30    155s]   inst (CORE/U25650) with max move: (806.007, 1070.41) -> (849.4, 1102.64)
[11/28 14:14:30    155s]   mean    (X+Y) =         4.70 um
[11/28 14:14:30    155s] Summary Report:
[11/28 14:14:30    155s] Instances move: 21088 (out of 21088 movable)
[11/28 14:14:30    155s] Instances flipped: 0
[11/28 14:14:30    155s] Mean displacement: 4.70 um
[11/28 14:14:30    155s] Max displacement: 75.63 um (Instance: CORE/U25650) (806.007, 1070.41) -> (849.4, 1102.64)
[11/28 14:14:30    155s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
[11/28 14:14:30    155s] 	Violation at original loc: Placement Blockage Violation
[11/28 14:14:30    155s] Total instances moved : 21088
[11/28 14:14:30    155s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.770, REAL:1.770, MEM:2358.2M
[11/28 14:14:30    155s] Total net bbox length = 1.636e+06 (8.168e+05 8.195e+05) (ext = 1.747e+04)
[11/28 14:14:30    155s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2358.2MB
[11/28 14:14:30    155s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=2358.2MB) @(0:02:34 - 0:02:35).
[11/28 14:14:30    155s] *** Finished refinePlace (0:02:35 mem=2358.2M) ***
[11/28 14:14:30    155s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.231283.1
[11/28 14:14:30    155s] OPERPROF: Finished RefinePlace at level 1, CPU:1.800, REAL:1.802, MEM:2358.2M
[11/28 14:14:30    155s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2358.2M
[11/28 14:14:30    155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2358.2M
[11/28 14:14:30    155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:2358.2M
[11/28 14:14:30    155s] All LLGs are deleted
[11/28 14:14:30    155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2358.2M
[11/28 14:14:30    155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2358.2M
[11/28 14:14:30    155s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.018, MEM:2282.2M
[11/28 14:14:30    155s] *** End of Placement (cpu=0:01:23, real=0:01:24, mem=2282.2M) ***
[11/28 14:14:30    155s] z: 2, totalTracks: 1
[11/28 14:14:30    155s] z: 4, totalTracks: 1
[11/28 14:14:30    155s] z: 6, totalTracks: 1
[11/28 14:14:30    155s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:14:30    155s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2282.2M
[11/28 14:14:30    155s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2282.2M
[11/28 14:14:30    155s] Core basic site is core_5040
[11/28 14:14:30    155s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2282.2M
[11/28 14:14:30    155s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2282.2M
[11/28 14:14:30    155s] Fast DP-INIT is on for default
[11/28 14:14:30    155s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 14:14:30    155s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2282.2M
[11/28 14:14:30    155s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.014, MEM:2282.2M
[11/28 14:14:30    155s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2282.2M
[11/28 14:14:30    155s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2282.2M
[11/28 14:14:30    155s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.005, MEM:2282.2M
[11/28 14:14:30    155s] default core: bins with density > 0.750 = 83.38 % ( 301 / 361 )
[11/28 14:14:30    155s] Density distribution unevenness ratio = 5.249%
[11/28 14:14:30    155s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.006, MEM:2282.2M
[11/28 14:14:30    155s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2282.2M
[11/28 14:14:30    155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2282.2M
[11/28 14:14:30    155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2282.2M
[11/28 14:14:30    155s] All LLGs are deleted
[11/28 14:14:30    155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2282.2M
[11/28 14:14:30    155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2282.2M
[11/28 14:14:30    155s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.011, MEM:2282.2M
[11/28 14:14:30    155s] *** Free Virtual Timing Model ...(mem=2279.2M)
[11/28 14:14:30    155s] **INFO: Enable pre-place timing setting for timing analysis
[11/28 14:14:30    155s] Set Using Default Delay Limit as 101.
[11/28 14:14:30    155s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/28 14:14:30    155s] Set Default Net Delay as 0 ps.
[11/28 14:14:30    155s] Set Default Net Load as 0 pF. 
[11/28 14:14:30    155s] **INFO: Analyzing IO path groups for slack adjustment
[11/28 14:14:31    156s] Effort level <high> specified for reg2reg_tmp.231283 path_group
[11/28 14:14:31    156s] #################################################################################
[11/28 14:14:31    156s] # Design Stage: PreRoute
[11/28 14:14:31    156s] # Design Name: CHIP
[11/28 14:14:31    156s] # Design Mode: 180nm
[11/28 14:14:31    156s] # Analysis Mode: MMMC Non-OCV 
[11/28 14:14:31    156s] # Parasitics Mode: No SPEF/RCDB 
[11/28 14:14:31    156s] # Signoff Settings: SI Off 
[11/28 14:14:31    156s] #################################################################################
[11/28 14:14:31    156s] Calculate delays in BcWc mode...
[11/28 14:14:31    156s] Topological Sorting (REAL = 0:00:00.0, MEM = 2279.2M, InitMEM = 2279.2M)
[11/28 14:14:31    156s] Start delay calculation (fullDC) (1 T). (MEM=2279.24)
[11/28 14:14:31    156s] End AAE Lib Interpolated Model. (MEM=2279.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:14:34    158s] Total number of fetched objects 23679
[11/28 14:14:34    158s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 14:14:34    158s] End delay calculation. (MEM=2309.39 CPU=0:00:02.2 REAL=0:00:02.0)
[11/28 14:14:34    158s] End delay calculation (fullDC). (MEM=2309.39 CPU=0:00:02.6 REAL=0:00:03.0)
[11/28 14:14:34    158s] *** CDM Built up (cpu=0:00:02.7  real=0:00:03.0  mem= 2309.4M) ***
[11/28 14:14:34    159s] **INFO: Disable pre-place timing setting for timing analysis
[11/28 14:14:34    159s] Set Using Default Delay Limit as 1000.
[11/28 14:14:34    159s] Set Default Net Delay as 1000 ps.
[11/28 14:14:34    159s] Set Default Net Load as 0.5 pF. 
[11/28 14:14:34    159s] Info: Disable timing driven in postCTS congRepair.
[11/28 14:14:34    159s] 
[11/28 14:14:34    159s] Starting congRepair ...
[11/28 14:14:34    159s] User Input Parameters:
[11/28 14:14:34    159s] - Congestion Driven    : On
[11/28 14:14:34    159s] - Timing Driven        : Off
[11/28 14:14:34    159s] - Area-Violation Based : On
[11/28 14:14:34    159s] - Start Rollback Level : -5
[11/28 14:14:34    159s] - Legalized            : On
[11/28 14:14:34    159s] - Window Based         : Off
[11/28 14:14:34    159s] - eDen incr mode       : Off
[11/28 14:14:34    159s] - Small incr mode      : Off
[11/28 14:14:34    159s] 
[11/28 14:14:34    159s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2299.9M
[11/28 14:14:34    159s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.017, MEM:2299.9M
[11/28 14:14:34    159s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2299.9M
[11/28 14:14:34    159s] Starting Early Global Route congestion estimation: mem = 2299.9M
[11/28 14:14:34    159s] (I)       Started Import and model ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Started Create place DB ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Started Import place data ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Started Read instances and placement ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Finished Read instances and placement ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Started Read nets ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Finished Read nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Finished Import place data ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Finished Create place DB ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Started Create route DB ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       == Non-default Options ==
[11/28 14:14:34    159s] (I)       Maximum routing layer                              : 6
[11/28 14:14:34    159s] (I)       Number of threads                                  : 1
[11/28 14:14:34    159s] (I)       Use non-blocking free Dbs wires                    : false
[11/28 14:14:34    159s] (I)       Method to set GCell size                           : row
[11/28 14:14:34    159s] (I)       Counted 6678 PG shapes. We will not process PG shapes layer by layer.
[11/28 14:14:34    159s] (I)       Started Import route data (1T) ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       ============== Pin Summary ==============
[11/28 14:14:34    159s] (I)       +-------+--------+---------+------------+
[11/28 14:14:34    159s] (I)       | Layer | # pins | % total |      Group |
[11/28 14:14:34    159s] (I)       +-------+--------+---------+------------+
[11/28 14:14:34    159s] (I)       |     1 |  83557 |  100.00 |        Pin |
[11/28 14:14:34    159s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/28 14:14:34    159s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/28 14:14:34    159s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/28 14:14:34    159s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/28 14:14:34    159s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/28 14:14:34    159s] (I)       +-------+--------+---------+------------+
[11/28 14:14:34    159s] (I)       Use row-based GCell size
[11/28 14:14:34    159s] (I)       Use row-based GCell align
[11/28 14:14:34    159s] (I)       GCell unit size   : 5040
[11/28 14:14:34    159s] (I)       GCell multiplier  : 1
[11/28 14:14:34    159s] (I)       GCell row height  : 5040
[11/28 14:14:34    159s] (I)       Actual row height : 5040
[11/28 14:14:34    159s] (I)       GCell align ref   : 240560 240800
[11/28 14:14:34    159s] [NR-eGR] Track table information for default rule: 
[11/28 14:14:34    159s] [NR-eGR] metal1 has no routable track
[11/28 14:14:34    159s] [NR-eGR] metal2 has single uniform track structure
[11/28 14:14:34    159s] [NR-eGR] metal3 has single uniform track structure
[11/28 14:14:34    159s] [NR-eGR] metal4 has single uniform track structure
[11/28 14:14:34    159s] [NR-eGR] metal5 has single uniform track structure
[11/28 14:14:34    159s] [NR-eGR] metal6 has single uniform track structure
[11/28 14:14:34    159s] (I)       =================== Default via ====================
[11/28 14:14:34    159s] (I)       +---+------------------+---------------------------+
[11/28 14:14:34    159s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/28 14:14:34    159s] (I)       +---+------------------+---------------------------+
[11/28 14:14:34    159s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/28 14:14:34    159s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/28 14:14:34    159s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/28 14:14:34    159s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/28 14:14:34    159s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/28 14:14:34    159s] (I)       +---+------------------+---------------------------+
[11/28 14:14:34    159s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Started Read routing blockages ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Started Read instance blockages ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Started Read PG blockages ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] [NR-eGR] Read 6714 PG shapes
[11/28 14:14:34    159s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Started Read boundary cut boxes ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] [NR-eGR] #Routing Blockages  : 0
[11/28 14:14:34    159s] [NR-eGR] #Instance Blockages : 3274
[11/28 14:14:34    159s] [NR-eGR] #PG Blockages       : 6714
[11/28 14:14:34    159s] [NR-eGR] #Halo Blockages     : 0
[11/28 14:14:34    159s] [NR-eGR] #Boundary Blockages : 0
[11/28 14:14:34    159s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Started Read blackboxes ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/28 14:14:34    159s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Started Read prerouted ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/28 14:14:34    159s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Started Read unlegalized nets ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Started Read nets ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] [NR-eGR] Read numTotalNets=23665  numIgnoredNets=0
[11/28 14:14:34    159s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Started Set up via pillars ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       early_global_route_priority property id does not exist.
[11/28 14:14:34    159s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Model blockages into capacity
[11/28 14:14:34    159s] (I)       Read Num Blocks=9988  Num Prerouted Wires=0  Num CS=0
[11/28 14:14:34    159s] (I)       Started Initialize 3D capacity ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Layer 1 (V) : #blockages 6254 : #preroutes 0
[11/28 14:14:34    159s] (I)       Layer 2 (H) : #blockages 2442 : #preroutes 0
[11/28 14:14:34    159s] (I)       Layer 3 (V) : #blockages 739 : #preroutes 0
[11/28 14:14:34    159s] (I)       Layer 4 (H) : #blockages 281 : #preroutes 0
[11/28 14:14:34    159s] (I)       Layer 5 (V) : #blockages 272 : #preroutes 0
[11/28 14:14:34    159s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       -- layer congestion ratio --
[11/28 14:14:34    159s] (I)       Layer 1 : 0.100000
[11/28 14:14:34    159s] (I)       Layer 2 : 0.700000
[11/28 14:14:34    159s] (I)       Layer 3 : 0.700000
[11/28 14:14:34    159s] (I)       Layer 4 : 0.700000
[11/28 14:14:34    159s] (I)       Layer 5 : 0.700000
[11/28 14:14:34    159s] (I)       Layer 6 : 0.700000
[11/28 14:14:34    159s] (I)       ----------------------------
[11/28 14:14:34    159s] (I)       Number of ignored nets                =      0
[11/28 14:14:34    159s] (I)       Number of connected nets              =      0
[11/28 14:14:34    159s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/28 14:14:34    159s] (I)       Number of clock nets                  =      2.  Ignored: No
[11/28 14:14:34    159s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/28 14:14:34    159s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/28 14:14:34    159s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 14:14:34    159s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/28 14:14:34    159s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/28 14:14:34    159s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 14:14:34    159s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 14:14:34    159s] (I)       Finished Import route data (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Finished Create route DB ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Started Read aux data ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Started Others data preparation ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/28 14:14:34    159s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Started Create route kernel ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Ndr track 0 does not exist
[11/28 14:14:34    159s] (I)       ---------------------Grid Graph Info--------------------
[11/28 14:14:34    159s] (I)       Routing area        : (0, 0) - (1434680, 1434680)
[11/28 14:14:34    159s] (I)       Core area           : (240560, 240800) - (1194120, 1193360)
[11/28 14:14:34    159s] (I)       Site width          :   620  (dbu)
[11/28 14:14:34    159s] (I)       Row height          :  5040  (dbu)
[11/28 14:14:34    159s] (I)       GCell row height    :  5040  (dbu)
[11/28 14:14:34    159s] (I)       GCell width         :  5040  (dbu)
[11/28 14:14:34    159s] (I)       GCell height        :  5040  (dbu)
[11/28 14:14:34    159s] (I)       Grid                :   284   284     6
[11/28 14:14:34    159s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/28 14:14:34    159s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/28 14:14:34    159s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/28 14:14:34    159s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/28 14:14:34    159s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/28 14:14:34    159s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/28 14:14:34    159s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/28 14:14:34    159s] (I)       First track coord   :     0   310   280   310   280  2790
[11/28 14:14:34    159s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/28 14:14:34    159s] (I)       Total num of tracks :     0  2314  2562  2314  2562   578
[11/28 14:14:34    159s] (I)       Num of masks        :     1     1     1     1     1     1
[11/28 14:14:34    159s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/28 14:14:34    159s] (I)       --------------------------------------------------------
[11/28 14:14:34    159s] 
[11/28 14:14:34    159s] [NR-eGR] ============ Routing rule table ============
[11/28 14:14:34    159s] [NR-eGR] Rule id: 0  Nets: 23638 
[11/28 14:14:34    159s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/28 14:14:34    159s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/28 14:14:34    159s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:14:34    159s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:14:34    159s] [NR-eGR] ========================================
[11/28 14:14:34    159s] [NR-eGR] 
[11/28 14:14:34    159s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/28 14:14:34    159s] (I)       blocked tracks on layer2 : = 324659 / 657176 (49.40%)
[11/28 14:14:34    159s] (I)       blocked tracks on layer3 : = 351357 / 727608 (48.29%)
[11/28 14:14:34    159s] (I)       blocked tracks on layer4 : = 218535 / 657176 (33.25%)
[11/28 14:14:34    159s] (I)       blocked tracks on layer5 : = 190552 / 727608 (26.19%)
[11/28 14:14:34    159s] (I)       blocked tracks on layer6 : = 44069 / 164152 (26.85%)
[11/28 14:14:34    159s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Reset routing kernel
[11/28 14:14:34    159s] (I)       Started Global Routing ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Started Initialization ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       totalPins=83503  totalGlobalPin=77762 (93.12%)
[11/28 14:14:34    159s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Started Net group 1 ( Curr Mem: 2299.88 MB )
[11/28 14:14:34    159s] (I)       Started Generate topology ( Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       total 2D Cap : 1830502 = (925877 H, 904625 V)
[11/28 14:14:35    159s] [NR-eGR] Layer group 1: route 23638 net(s) in layer range [2, 6]
[11/28 14:14:35    159s] (I)       
[11/28 14:14:35    159s] (I)       ============  Phase 1a Route ============
[11/28 14:14:35    159s] (I)       Started Phase 1a ( Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Started Pattern routing (1T) ( Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Finished Pattern routing (1T) ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/28 14:14:35    159s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Usage: 423072 = (211824 H, 211248 V) = (22.88% H, 23.35% V) = (1.068e+06um H, 1.065e+06um V)
[11/28 14:14:35    159s] (I)       Started Add via demand to 2D ( Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       
[11/28 14:14:35    159s] (I)       ============  Phase 1b Route ============
[11/28 14:14:35    159s] (I)       Started Phase 1b ( Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Finished Monotonic routing (1T) ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Usage: 424488 = (212447 H, 212041 V) = (22.95% H, 23.44% V) = (1.071e+06um H, 1.069e+06um V)
[11/28 14:14:35    159s] (I)       Overflow of layer group 1: 0.70% H + 2.10% V. EstWL: 2.139420e+06um
[11/28 14:14:35    159s] (I)       Congestion metric : 0.70%H 2.10%V, 2.79%HV
[11/28 14:14:35    159s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/28 14:14:35    159s] (I)       Finished Phase 1b ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       
[11/28 14:14:35    159s] (I)       ============  Phase 1c Route ============
[11/28 14:14:35    159s] (I)       Started Phase 1c ( Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Started Two level routing ( Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Level2 Grid: 57 x 57
[11/28 14:14:35    159s] (I)       Started Two Level Routing ( Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Usage: 424532 = (212454 H, 212078 V) = (22.95% H, 23.44% V) = (1.071e+06um H, 1.069e+06um V)
[11/28 14:14:35    159s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       
[11/28 14:14:35    159s] (I)       ============  Phase 1d Route ============
[11/28 14:14:35    159s] (I)       Started Phase 1d ( Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Started Detoured routing ( Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Usage: 424568 = (212471 H, 212097 V) = (22.95% H, 23.45% V) = (1.071e+06um H, 1.069e+06um V)
[11/28 14:14:35    159s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       
[11/28 14:14:35    159s] (I)       ============  Phase 1e Route ============
[11/28 14:14:35    159s] (I)       Started Phase 1e ( Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Started Route legalization ( Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Usage: 424568 = (212471 H, 212097 V) = (22.95% H, 23.45% V) = (1.071e+06um H, 1.069e+06um V)
[11/28 14:14:35    159s] [NR-eGR] Early Global Route overflow of layer group 1: 0.44% H + 1.92% V. EstWL: 2.139823e+06um
[11/28 14:14:35    159s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       
[11/28 14:14:35    159s] (I)       ============  Phase 1l Route ============
[11/28 14:14:35    159s] (I)       Started Phase 1l ( Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Started Layer assignment (1T) ( Curr Mem: 2299.88 MB )
[11/28 14:14:35    159s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2299.88 MB )
[11/28 14:14:35    160s] (I)       Finished Layer assignment (1T) ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] (I)       Finished Phase 1l ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] (I)       Finished Net group 1 ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] (I)       Started Clean cong LA ( Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/28 14:14:35    160s] (I)       Layer  2:     338514    119900      2831      282492      370854    (43.24%) 
[11/28 14:14:35    160s] (I)       Layer  3:     382529    110567       667      305253      418095    (42.20%) 
[11/28 14:14:35    160s] (I)       Layer  4:     444521    114188      1066      195860      457485    (29.98%) 
[11/28 14:14:35    160s] (I)       Layer  5:     543010    114416       247      168462      554886    (23.29%) 
[11/28 14:14:35    160s] (I)       Layer  6:     121218     24141       485       40226      123110    (24.63%) 
[11/28 14:14:35    160s] (I)       Total:       1829792    483212      5296      992293     1924430    (34.02%) 
[11/28 14:14:35    160s] (I)       
[11/28 14:14:35    160s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 14:14:35    160s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/28 14:14:35    160s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/28 14:14:35    160s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[11/28 14:14:35    160s] [NR-eGR] --------------------------------------------------------------------------------
[11/28 14:14:35    160s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/28 14:14:35    160s] [NR-eGR]  metal2  (2)      1708( 3.74%)       188( 0.41%)         5( 0.01%)   ( 4.17%) 
[11/28 14:14:35    160s] [NR-eGR]  metal3  (3)       442( 0.95%)        32( 0.07%)         2( 0.00%)   ( 1.02%) 
[11/28 14:14:35    160s] [NR-eGR]  metal4  (4)       781( 1.39%)        36( 0.06%)         0( 0.00%)   ( 1.45%) 
[11/28 14:14:35    160s] [NR-eGR]  metal5  (5)       216( 0.35%)         2( 0.00%)         0( 0.00%)   ( 0.35%) 
[11/28 14:14:35    160s] [NR-eGR]  metal6  (6)       395( 0.65%)         0( 0.00%)         0( 0.00%)   ( 0.65%) 
[11/28 14:14:35    160s] [NR-eGR] --------------------------------------------------------------------------------
[11/28 14:14:35    160s] [NR-eGR] Total             3542( 1.31%)       258( 0.10%)         7( 0.00%)   ( 1.41%) 
[11/28 14:14:35    160s] [NR-eGR] 
[11/28 14:14:35    160s] (I)       Finished Global Routing ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] (I)       Started Export 3D cong map ( Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] (I)       total 2D Cap : 1832868 = (927127 H, 905741 V)
[11/28 14:14:35    160s] (I)       Started Export 2D cong map ( Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.45% H + 1.41% V
[11/28 14:14:35    160s] [NR-eGR] Overflow after Early Global Route 0.53% H + 1.74% V
[11/28 14:14:35    160s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] Early Global Route congestion estimation runtime: 0.48 seconds, mem = 2307.9M
[11/28 14:14:35    160s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.490, REAL:0.481, MEM:2307.9M
[11/28 14:14:35    160s] OPERPROF: Starting HotSpotCal at level 1, MEM:2307.9M
[11/28 14:14:35    160s] [hotspot] +------------+---------------+---------------+
[11/28 14:14:35    160s] [hotspot] |            |   max hotspot | total hotspot |
[11/28 14:14:35    160s] [hotspot] +------------+---------------+---------------+
[11/28 14:14:35    160s] [hotspot] | normalized |          3.41 |         13.51 |
[11/28 14:14:35    160s] [hotspot] +------------+---------------+---------------+
[11/28 14:14:35    160s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.41, normalized total congestion hotspot area = 13.51 (area is in unit of 4 std-cell row bins)
[11/28 14:14:35    160s] [hotspot] max/total 3.41/13.51, big hotspot (>10) total 0.00
[11/28 14:14:35    160s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/28 14:14:35    160s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:14:35    160s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/28 14:14:35    160s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:14:35    160s] [hotspot] |  1  |   769.76   608.72   850.40   689.36 |        3.67   |
[11/28 14:14:35    160s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:14:35    160s] [hotspot] |  2  |   366.56   931.28   447.20  1011.92 |        3.02   |
[11/28 14:14:35    160s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:14:35    160s] [hotspot] |  3  |   810.08   890.96   890.72   971.60 |        0.79   |
[11/28 14:14:35    160s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:14:35    160s] [hotspot] |  4  |   608.48  1092.56   689.12  1173.20 |        0.79   |
[11/28 14:14:35    160s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:14:35    160s] [hotspot] |  5  |   850.40   487.76   931.04   568.40 |        0.52   |
[11/28 14:14:35    160s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:14:35    160s] Top 5 hotspots total area: 8.79
[11/28 14:14:35    160s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:2307.9M
[11/28 14:14:35    160s] Skipped repairing congestion.
[11/28 14:14:35    160s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2307.9M
[11/28 14:14:35    160s] Starting Early Global Route wiring: mem = 2307.9M
[11/28 14:14:35    160s] (I)       ============= Track Assignment ============
[11/28 14:14:35    160s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] (I)       Started Track Assignment (1T) ( Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[11/28 14:14:35    160s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] (I)       Run Multi-thread track assignment
[11/28 14:14:35    160s] (I)       Finished Track Assignment (1T) ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] (I)       Started Export ( Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] [NR-eGR] Started Export DB wires ( Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] [NR-eGR] Started Export all nets ( Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] [NR-eGR] Finished Export all nets ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] [NR-eGR] Started Set wire vias ( Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] [NR-eGR] Finished Export DB wires ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:14:35    160s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 83503
[11/28 14:14:35    160s] [NR-eGR] metal2  (2V) length: 4.297055e+05um, number of vias: 115279
[11/28 14:14:35    160s] [NR-eGR] metal3  (3H) length: 5.210809e+05um, number of vias: 24806
[11/28 14:14:35    160s] [NR-eGR] metal4  (4V) length: 5.577944e+05um, number of vias: 13113
[11/28 14:14:35    160s] [NR-eGR] metal5  (5H) length: 5.730067e+05um, number of vias: 3212
[11/28 14:14:35    160s] [NR-eGR] metal6  (6V) length: 1.225239e+05um, number of vias: 0
[11/28 14:14:35    160s] [NR-eGR] Total length: 2.204111e+06um, number of vias: 239913
[11/28 14:14:35    160s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:14:35    160s] [NR-eGR] Total eGR-routed clock nets wire length: 3.108671e+04um 
[11/28 14:14:35    160s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:14:35    160s] (I)       Started Update net boxes ( Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] (I)       Finished Update net boxes ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] (I)       Started Update timing ( Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] (I)       Finished Export ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] (I)       Started Postprocess design ( Curr Mem: 2307.88 MB )
[11/28 14:14:35    160s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2226.88 MB )
[11/28 14:14:35    160s] Early Global Route wiring runtime: 0.49 seconds, mem = 2226.9M
[11/28 14:14:35    160s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.490, REAL:0.494, MEM:2226.9M
[11/28 14:14:35    160s] Tdgp not successfully inited but do clear! skip clearing
[11/28 14:14:35    160s] End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
[11/28 14:14:35    160s] *** Finishing placeDesign default flow ***
[11/28 14:14:35    160s] **placeDesign ... cpu = 0: 1:34, real = 0: 1:35, mem = 2209.9M **
[11/28 14:14:35    160s] Tdgp not successfully inited but do clear! skip clearing
[11/28 14:14:35    160s] 
[11/28 14:14:35    160s] *** Summary of all messages that are not suppressed in this session:
[11/28 14:14:35    160s] Severity  ID               Count  Summary                                  
[11/28 14:14:35    160s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[11/28 14:14:35    160s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/28 14:14:35    160s] WARNING   IMPESI-3086          3  The cell '%s' does not have characterize...
[11/28 14:14:35    160s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/28 14:14:35    160s] *** Message Summary: 10 warning(s), 0 error(s)
[11/28 14:14:35    160s] 
[11/28 14:14:43    161s] <CMD> setDrawView ameba
[11/28 14:14:43    161s] <CMD> setDrawView place
[11/28 14:14:45    161s] <CMD> setDrawView ameba
[11/28 14:14:49    162s] <CMD> zoomBox -262.90500 64.48000 1630.57900 1405.90600
[11/28 14:14:49    162s] <CMD> zoomBox -149.37100 180.26100 1460.09100 1320.47400
[11/28 14:14:49    162s] <CMD> zoomBox 98.88400 433.43200 1087.29700 1133.66700
[11/28 14:14:50    162s] <CMD> zoomBox -52.87000 278.67300 1315.17700 1247.85700
[11/28 14:14:50    162s] <CMD> zoomBox -149.37400 180.25800 1460.09300 1320.47400
[11/28 14:14:51    162s] <CMD> zoomBox -262.90900 64.47500 1630.58200 1405.90600
[11/28 14:14:52    162s] <CMD> setDrawView fplan
[11/28 14:14:54    162s] <CMD> setDrawView place
[11/28 14:14:56    163s] <CMD> setDrawView fplan
[11/28 14:14:56    163s] <CMD> setDrawView ameba
[11/28 14:14:57    163s] <CMD> setDrawView place
[11/28 14:14:59    164s] <CMD> setDrawView fplan
[11/28 14:15:13    165s] <CMD> saveDesign CHIP_placement.inn
[11/28 14:15:13    165s] #% Begin save design ... (date=11/28 14:15:13, mem=1460.2M)
[11/28 14:15:14    165s] % Begin Save ccopt configuration ... (date=11/28 14:15:14, mem=1460.2M)
[11/28 14:15:14    165s] % End Save ccopt configuration ... (date=11/28 14:15:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1460.3M, current mem=1460.3M)
[11/28 14:15:14    165s] % Begin Save netlist data ... (date=11/28 14:15:14, mem=1460.3M)
[11/28 14:15:14    165s] Writing Binary DB to CHIP_placement.inn.dat/CHIP.v.bin in single-threaded mode...
[11/28 14:15:14    166s] % End Save netlist data ... (date=11/28 14:15:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1460.3M, current mem=1460.3M)
[11/28 14:15:14    166s] Saving symbol-table file ...
[11/28 14:15:14    166s] Saving congestion map file CHIP_placement.inn.dat/CHIP.route.congmap.gz ...
[11/28 14:15:14    166s] % Begin Save AAE data ... (date=11/28 14:15:14, mem=1460.6M)
[11/28 14:15:14    166s] Saving AAE Data ...
[11/28 14:15:14    166s] % End Save AAE data ... (date=11/28 14:15:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1460.7M, current mem=1460.7M)
[11/28 14:15:14    166s] Saving preference file CHIP_placement.inn.dat/gui.pref.tcl ...
[11/28 14:15:14    166s] Saving mode setting ...
[11/28 14:15:14    166s] Saving global file ...
[11/28 14:15:15    166s] % Begin Save floorplan data ... (date=11/28 14:15:14, mem=1461.1M)
[11/28 14:15:15    166s] Saving floorplan file ...
[11/28 14:15:15    166s] % End Save floorplan data ... (date=11/28 14:15:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1461.1M, current mem=1461.1M)
[11/28 14:15:15    166s] Saving PG file CHIP_placement.inn.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Nov 28 14:15:15 2024)
[11/28 14:15:15    166s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2218.5M) ***
[11/28 14:15:15    166s] Saving Drc markers ...
[11/28 14:15:15    166s] ... No Drc file written since there is no markers found.
[11/28 14:15:15    166s] % Begin Save placement data ... (date=11/28 14:15:15, mem=1461.1M)
[11/28 14:15:15    166s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/28 14:15:15    166s] Save Adaptive View Pruning View Names to Binary file
[11/28 14:15:15    166s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2221.5M) ***
[11/28 14:15:15    166s] % End Save placement data ... (date=11/28 14:15:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1461.1M, current mem=1461.1M)
[11/28 14:15:15    166s] % Begin Save routing data ... (date=11/28 14:15:15, mem=1461.1M)
[11/28 14:15:15    166s] Saving route file ...
[11/28 14:15:15    166s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=2218.5M) ***
[11/28 14:15:15    166s] % End Save routing data ... (date=11/28 14:15:15, total cpu=0:00:00.2, real=0:00:00.0, peak res=1461.4M, current mem=1461.4M)
[11/28 14:15:15    166s] Saving property file CHIP_placement.inn.dat/CHIP.prop
[11/28 14:15:15    166s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2221.5M) ***
[11/28 14:15:16    166s] % Begin Save power constraints data ... (date=11/28 14:15:16, mem=1461.4M)
[11/28 14:15:16    166s] % End Save power constraints data ... (date=11/28 14:15:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1461.4M, current mem=1461.4M)
[11/28 14:15:16    166s] Generated self-contained design CHIP_placement.inn.dat
[11/28 14:15:16    166s] #% End save design ... (date=11/28 14:15:16, total cpu=0:00:01.1, real=0:00:03.0, peak res=1461.4M, current mem=1458.6M)
[11/28 14:15:16    166s] *** Message Summary: 0 warning(s), 0 error(s)
[11/28 14:15:16    166s] 
[11/28 14:15:23    167s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/28 14:15:23    167s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[11/28 14:15:24    167s] AAE DB initialization (MEM=2206.95 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/28 14:15:24    167s] #optDebug: fT-S <1 1 0 0 0>
[11/28 14:15:24    167s] *** timeDesign #1 [begin] : totSession cpu/real = 0:02:47.5/0:14:18.8 (0.2), mem = 2206.9M
[11/28 14:15:24    167s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/28 14:15:24    167s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/28 14:15:24    167s] 
[11/28 14:15:24    167s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:15:24    167s] 
[11/28 14:15:24    167s] TimeStamp Deleting Cell Server End ...
[11/28 14:15:24    167s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2206.9M
[11/28 14:15:24    167s] All LLGs are deleted
[11/28 14:15:24    167s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2206.9M
[11/28 14:15:24    167s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2206.9M
[11/28 14:15:24    167s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2206.9M
[11/28 14:15:24    167s] Start to check current routing status for nets...
[11/28 14:15:24    167s] **WARN: (IMPTR-2325):	There are 27 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
[11/28 14:15:24    167s] Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
[11/28 14:15:24    167s] Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
[11/28 14:15:24    167s] Type 'man IMPTR-2325' for more detail.
[11/28 14:15:24    167s] All nets are already routed correctly.
[11/28 14:15:24    167s] End to check current routing status for nets (mem=2206.9M)
[11/28 14:15:24    167s] Extraction called for design 'CHIP' of instances=21142 and nets=23667 using extraction engine 'preRoute' .
[11/28 14:15:24    167s] PreRoute RC Extraction called for design CHIP.
[11/28 14:15:24    167s] RC Extraction called in multi-corner(1) mode.
[11/28 14:15:24    167s] RCMode: PreRoute
[11/28 14:15:24    167s]       RC Corner Indexes            0   
[11/28 14:15:24    167s] Capacitance Scaling Factor   : 1.00000 
[11/28 14:15:24    167s] Resistance Scaling Factor    : 1.00000 
[11/28 14:15:24    167s] Clock Cap. Scaling Factor    : 1.00000 
[11/28 14:15:24    167s] Clock Res. Scaling Factor    : 1.00000 
[11/28 14:15:24    167s] Shrink Factor                : 1.00000
[11/28 14:15:24    167s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/28 14:15:24    167s] Using capacitance table file ...
[11/28 14:15:24    167s] 
[11/28 14:15:24    167s] Trim Metal Layers:
[11/28 14:15:24    167s] LayerId::1 widthSet size::4
[11/28 14:15:24    167s] LayerId::2 widthSet size::4
[11/28 14:15:24    167s] LayerId::3 widthSet size::4
[11/28 14:15:24    167s] LayerId::4 widthSet size::4
[11/28 14:15:24    167s] LayerId::5 widthSet size::4
[11/28 14:15:24    167s] LayerId::6 widthSet size::2
[11/28 14:15:24    167s] Updating RC grid for preRoute extraction ...
[11/28 14:15:24    167s] eee: pegSigSF::1.070000
[11/28 14:15:24    167s] Initializing multi-corner capacitance tables ... 
[11/28 14:15:24    167s] Initializing multi-corner resistance tables ...
[11/28 14:15:24    167s] eee: l::1 avDens::0.098107 usedTrk::3715.465275 availTrk::37871.638504 sigTrk::3715.465275
[11/28 14:15:24    167s] eee: l::2 avDens::0.248673 usedTrk::9579.556545 availTrk::38522.708973 sigTrk::9579.556545
[11/28 14:15:24    167s] eee: l::3 avDens::0.265737 usedTrk::11365.219451 availTrk::42768.598341 sigTrk::11365.219451
[11/28 14:15:24    167s] eee: l::4 avDens::0.358261 usedTrk::11082.266319 availTrk::30933.480098 sigTrk::11082.266319
[11/28 14:15:24    167s] eee: l::5 avDens::0.341309 usedTrk::11372.670034 availTrk::33320.787120 sigTrk::11372.670034
[11/28 14:15:24    167s] eee: l::6 avDens::0.378466 usedTrk::2422.795509 availTrk::6401.612903 sigTrk::2431.030155
[11/28 14:15:24    167s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:15:24    168s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.552400 ; uaWl: 1.000000 ; uaWlH: 0.568631 ; aWlH: 0.000000 ; Pmax: 0.918100 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 78 ; 
[11/28 14:15:24    168s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2206.945M)
[11/28 14:15:24    168s] Effort level <high> specified for reg2reg path_group
[11/28 14:15:25    168s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2222.5M
[11/28 14:15:25    168s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2222.5M
[11/28 14:15:25    168s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2222.5M
[11/28 14:15:25    168s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:2222.5M
[11/28 14:15:25    168s] Fast DP-INIT is on for default
[11/28 14:15:25    168s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:2222.5M
[11/28 14:15:25    168s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.019, MEM:2222.5M
[11/28 14:15:25    168s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2222.5M
[11/28 14:15:25    168s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2222.5M
[11/28 14:15:25    168s] Starting delay calculation for Setup views
[11/28 14:15:25    168s] #################################################################################
[11/28 14:15:25    168s] # Design Stage: PreRoute
[11/28 14:15:25    168s] # Design Name: CHIP
[11/28 14:15:25    168s] # Design Mode: 180nm
[11/28 14:15:25    168s] # Analysis Mode: MMMC Non-OCV 
[11/28 14:15:25    168s] # Parasitics Mode: No SPEF/RCDB 
[11/28 14:15:25    168s] # Signoff Settings: SI Off 
[11/28 14:15:25    168s] #################################################################################
[11/28 14:15:25    168s] Calculate delays in BcWc mode...
[11/28 14:15:25    168s] Topological Sorting (REAL = 0:00:00.0, MEM = 2235.3M, InitMEM = 2232.0M)
[11/28 14:15:25    168s] Start delay calculation (fullDC) (1 T). (MEM=2235.27)
[11/28 14:15:25    168s] AAE_INFO: Cdb files are: 
[11/28 14:15:25    168s]  	CeltIC/u18_ss.cdb
[11/28 14:15:25    168s] 	CeltIC/u18_ff.cdb
[11/28 14:15:25    168s]  
[11/28 14:15:25    168s] Start AAE Lib Loading. (MEM=2235.27)
[11/28 14:15:26    169s] End AAE Lib Loading. (MEM=2314.97 CPU=0:00:00.7 Real=0:00:01.0)
[11/28 14:15:26    169s] End AAE Lib Interpolated Model. (MEM=2314.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:15:26    169s] First Iteration Infinite Tw... 
[11/28 14:15:27    170s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/28 14:15:27    170s] Type 'man IMPESI-3086' for more detail.
[11/28 14:15:27    170s] **WARN: (IMPESI-3086):	The cell 'MEM_gray_max' does not have characterized noise model(s) for 'MEM_gray_max_WC, MEM_gray_max_BC' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/28 14:15:27    170s] Type 'man IMPESI-3086' for more detail.
[11/28 14:15:27    170s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/28 14:15:27    170s] Type 'man IMPESI-3086' for more detail.
[11/28 14:15:30    173s] Total number of fetched objects 23679
[11/28 14:15:30    173s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 14:15:30    173s] End delay calculation. (MEM=2372.2 CPU=0:00:03.6 REAL=0:00:03.0)
[11/28 14:15:30    173s] End delay calculation (fullDC). (MEM=2335.58 CPU=0:00:05.1 REAL=0:00:05.0)
[11/28 14:15:30    173s] *** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 2335.6M) ***
[11/28 14:15:31    174s] *** Done Building Timing Graph (cpu=0:00:05.5 real=0:00:06.0 totSessionCpu=0:02:54 mem=2335.6M)
[11/28 14:15:32    175s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -10.260 | -10.260 | -5.207  |
|           TNS (ns):|-16061.8 |-16061.8 | -5553.4 |
|    Violating Paths:|  2445   |  2445   |  2048   |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    278 (278)     |   -1.166   |    279 (279)     |
|   max_tran     |    277 (7358)    |   -8.867   |    277 (7358)    |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:15:32    175s] Density: 83.211%
Routing Overflow: 0.53% H and 1.74% V
------------------------------------------------------------------
Reported timing to dir timingReports
[11/28 14:15:32    175s] Total CPU time: 7.82 sec
[11/28 14:15:32    175s] Total Real time: 9.0 sec
[11/28 14:15:32    175s] Total Memory Usage: 2314.839844 Mbytes
[11/28 14:15:32    175s] *** timeDesign #1 [finish] : cpu/real = 0:00:07.7/0:00:08.8 (0.9), totSession cpu/real = 0:02:55.3/0:14:27.6 (0.2), mem = 2314.8M
[11/28 14:15:32    175s] 
[11/28 14:15:32    175s] =============================================================================================
[11/28 14:15:32    175s]  Final TAT Report for timeDesign #1                                             20.15-s105_1
[11/28 14:15:32    175s] =============================================================================================
[11/28 14:15:32    175s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:15:32    175s] ---------------------------------------------------------------------------------------------
[11/28 14:15:32    175s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:15:32    175s] [ ExtractRC              ]      1   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 14:15:32    175s] [ TimingUpdate           ]      1   0:00:00.4  (   4.0 % )     0:00:05.7 /  0:00:05.5    1.0
[11/28 14:15:32    175s] [ FullDelayCalc          ]      1   0:00:05.3  (  60.0 % )     0:00:05.3 /  0:00:05.2    1.0
[11/28 14:15:32    175s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.7 % )     0:00:07.6 /  0:00:06.5    0.9
[11/28 14:15:32    175s] [ TimingReport           ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 14:15:32    175s] [ DrvReport              ]      1   0:00:01.6  (  18.0 % )     0:00:01.6 /  0:00:00.6    0.4
[11/28 14:15:32    175s] [ GenerateReports        ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    0.9
[11/28 14:15:32    175s] [ MISC                   ]          0:00:01.0  (  11.2 % )     0:00:01.0 /  0:00:01.0    1.0
[11/28 14:15:32    175s] ---------------------------------------------------------------------------------------------
[11/28 14:15:32    175s]  timeDesign #1 TOTAL                0:00:08.8  ( 100.0 % )     0:00:08.8 /  0:00:07.7    0.9
[11/28 14:15:32    175s] ---------------------------------------------------------------------------------------------
[11/28 14:15:32    175s] 
[11/28 14:15:32    175s] Info: pop threads available for lower-level modules during optimization.
[11/28 14:15:56    176s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[11/28 14:15:56    176s] <CMD> optDesign -preCTS
[11/28 14:15:56    176s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1559.1M, totSessionCpu=0:02:57 **
[11/28 14:15:56    176s] Executing: place_opt_design -opt
[11/28 14:15:56    176s] **INFO: User settings:
[11/28 14:15:56    176s] setDesignMode -process                      180
[11/28 14:15:56    176s] setExtractRCMode -coupling_c_th             3
[11/28 14:15:56    176s] setExtractRCMode -engine                    preRoute
[11/28 14:15:56    176s] setExtractRCMode -relative_c_th             0.03
[11/28 14:15:56    176s] setExtractRCMode -total_c_th                5
[11/28 14:15:56    176s] setDelayCalMode -enable_high_fanout         true
[11/28 14:15:56    176s] setDelayCalMode -eng_copyNetPropToNewNet    true
[11/28 14:15:56    176s] setDelayCalMode -engine                     aae
[11/28 14:15:56    176s] setDelayCalMode -ignoreNetLoad              false
[11/28 14:15:56    176s] setDelayCalMode -socv_accuracy_mode         low
[11/28 14:15:56    176s] setOptMode -fixCap                          true
[11/28 14:15:56    176s] setOptMode -fixFanoutLoad                   true
[11/28 14:15:56    176s] setOptMode -fixTran                         true
[11/28 14:15:56    176s] setPlaceMode -place_design_floorplan_mode   false
[11/28 14:15:56    176s] setPlaceMode -place_detail_preroute_as_obs  {2 3}
[11/28 14:15:56    176s] setAnalysisMode -analysisType               bcwc
[11/28 14:15:56    176s] setAnalysisMode -checkType                  setup
[11/28 14:15:56    176s] setAnalysisMode -clkSrcPath                 true
[11/28 14:15:56    176s] setAnalysisMode -clockPropagation           forcedIdeal
[11/28 14:15:56    176s] setAnalysisMode -virtualIPO                 false
[11/28 14:15:56    176s] 
[11/28 14:15:56    176s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:02:56.6/0:14:51.6 (0.2), mem = 2319.5M
[11/28 14:15:56    176s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/28 14:15:56    176s] *** Starting GigaPlace ***
[11/28 14:15:56    176s] #optDebug: fT-E <X 2 3 1 0>
[11/28 14:15:56    176s] OPERPROF: Starting DPlace-Init at level 1, MEM:2319.5M
[11/28 14:15:56    176s] z: 2, totalTracks: 1
[11/28 14:15:56    176s] z: 4, totalTracks: 1
[11/28 14:15:56    176s] z: 6, totalTracks: 1
[11/28 14:15:56    176s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:15:56    176s] All LLGs are deleted
[11/28 14:15:56    176s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2322.5M
[11/28 14:15:56    176s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2321.2M
[11/28 14:15:56    176s] # Building CHIP llgBox search-tree.
[11/28 14:15:56    176s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2322.2M
[11/28 14:15:56    176s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2322.2M
[11/28 14:15:56    176s] Core basic site is core_5040
[11/28 14:15:56    176s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2322.2M
[11/28 14:15:56    176s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.005, MEM:2322.2M
[11/28 14:15:56    176s] SiteArray: non-trimmed site array dimensions = 189 x 1538
[11/28 14:15:56    176s] SiteArray: use 1,355,776 bytes
[11/28 14:15:56    176s] SiteArray: current memory after site array memory allocation 2323.5M
[11/28 14:15:56    176s] SiteArray: FP blocked sites are writable
[11/28 14:15:56    176s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 14:15:56    176s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2323.5M
[11/28 14:15:57    176s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:2323.5M
[11/28 14:15:57    176s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.028, MEM:2323.5M
[11/28 14:15:57    176s] OPERPROF:     Starting CMU at level 3, MEM:2323.5M
[11/28 14:15:57    176s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2323.5M
[11/28 14:15:57    176s] 
[11/28 14:15:57    176s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:15:57    176s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2323.5M
[11/28 14:15:57    176s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2323.5M
[11/28 14:15:57    176s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2323.5M
[11/28 14:15:57    176s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2323.5MB).
[11/28 14:15:57    176s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.066, MEM:2323.5M
[11/28 14:15:57    176s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2323.5M
[11/28 14:15:57    176s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2323.5M
[11/28 14:15:57    176s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2323.5M
[11/28 14:15:57    176s] All LLGs are deleted
[11/28 14:15:57    176s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2323.5M
[11/28 14:15:57    176s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2323.5M
[11/28 14:15:57    176s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.044, MEM:2323.5M
[11/28 14:15:57    176s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:02:56.8/0:14:51.7 (0.2), mem = 2323.5M
[11/28 14:15:57    176s] VSMManager cleared!
[11/28 14:15:57    176s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:56.8/0:14:51.7 (0.2), mem = 2323.5M
[11/28 14:15:57    176s] 
[11/28 14:15:57    176s] =============================================================================================
[11/28 14:15:57    176s]  Step TAT Report for GlobalPlace #1                                             20.15-s105_1
[11/28 14:15:57    176s] =============================================================================================
[11/28 14:15:57    176s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:15:57    176s] ---------------------------------------------------------------------------------------------
[11/28 14:15:57    176s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:15:57    176s] ---------------------------------------------------------------------------------------------
[11/28 14:15:57    176s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:15:57    176s] ---------------------------------------------------------------------------------------------
[11/28 14:15:57    176s] 
[11/28 14:15:57    176s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1562.1M, totSessionCpu=0:02:57 **
[11/28 14:15:57    176s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/28 14:15:57    176s] *** InitOpt #1 [begin] : totSession cpu/real = 0:02:56.8/0:14:51.7 (0.2), mem = 2323.5M
[11/28 14:15:57    176s] GigaOpt running with 1 threads.
[11/28 14:15:57    176s] Info: 1 threads available for lower-level modules during optimization.
[11/28 14:15:57    176s] OPERPROF: Starting DPlace-Init at level 1, MEM:2323.5M
[11/28 14:15:57    176s] z: 2, totalTracks: 1
[11/28 14:15:57    176s] z: 4, totalTracks: 1
[11/28 14:15:57    176s] z: 6, totalTracks: 1
[11/28 14:15:57    176s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:15:57    176s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2323.5M
[11/28 14:15:57    176s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2323.5M
[11/28 14:15:57    176s] Core basic site is core_5040
[11/28 14:15:57    176s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2323.5M
[11/28 14:15:57    176s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2323.5M
[11/28 14:15:57    176s] Fast DP-INIT is on for default
[11/28 14:15:57    176s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 14:15:57    176s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:2323.5M
[11/28 14:15:57    176s] OPERPROF:     Starting CMU at level 3, MEM:2323.5M
[11/28 14:15:57    176s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2323.5M
[11/28 14:15:57    176s] 
[11/28 14:15:57    176s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:15:57    176s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2323.5M
[11/28 14:15:57    176s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2323.5M
[11/28 14:15:57    176s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2323.5M
[11/28 14:15:57    176s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2323.5MB).
[11/28 14:15:57    176s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.034, MEM:2323.5M
[11/28 14:15:57    176s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2323.5M
[11/28 14:15:57    176s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.036, MEM:2323.5M
[11/28 14:15:57    176s] 
[11/28 14:15:57    176s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:15:57    176s] Summary for sequential cells identification: 
[11/28 14:15:57    176s]   Identified SBFF number: 42
[11/28 14:15:57    176s]   Identified MBFF number: 0
[11/28 14:15:57    176s]   Identified SB Latch number: 0
[11/28 14:15:57    176s]   Identified MB Latch number: 0
[11/28 14:15:57    176s]   Not identified SBFF number: 10
[11/28 14:15:57    176s]   Not identified MBFF number: 0
[11/28 14:15:57    176s]   Not identified SB Latch number: 0
[11/28 14:15:57    176s]   Not identified MB Latch number: 0
[11/28 14:15:57    176s]   Number of sequential cells which are not FFs: 27
[11/28 14:15:57    176s]  Visiting view : av_func_mode_max
[11/28 14:15:57    176s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:15:57    176s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:15:57    176s]  Visiting view : av_func_mode_min
[11/28 14:15:57    176s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:15:57    176s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:15:57    176s] TLC MultiMap info (StdDelay):
[11/28 14:15:57    176s]   : Delay_Corner_min + lib_min + 1 + no RcCorner := 20.6ps
[11/28 14:15:57    176s]   : Delay_Corner_min + lib_min + 1 + RC_Corner := 22.5ps
[11/28 14:15:57    176s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[11/28 14:15:57    176s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[11/28 14:15:57    176s]  Setting StdDelay to: 53.6ps
[11/28 14:15:57    176s] 
[11/28 14:15:57    176s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:15:57    176s] 
[11/28 14:15:57    176s] Creating Lib Analyzer ...
[11/28 14:15:57    176s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:15:57    176s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:15:57    176s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:15:57    176s] 
[11/28 14:15:57    176s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:15:58    178s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:58 mem=2345.5M
[11/28 14:15:58    178s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:58 mem=2345.5M
[11/28 14:15:58    178s] Creating Lib Analyzer, finished. 
[11/28 14:15:58    178s] #optDebug: fT-S <1 2 3 1 0>
[11/28 14:15:58    178s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/28 14:15:58    178s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/28 14:15:58    178s] 			Cell MEM_gray_max is dont_touch but not dont_use
[11/28 14:15:58    178s] 			Cell MEM_gray_max is dont_touch but not dont_use
[11/28 14:15:58    178s] 			Cell ZMA2GSD is dont_touch but not dont_use
[11/28 14:15:58    178s] 			Cell ZMA2GSD is dont_touch but not dont_use
[11/28 14:15:58    178s] 			Cell ZMA2GSC is dont_touch but not dont_use
[11/28 14:15:58    178s] 			Cell ZMA2GSC is dont_touch but not dont_use
[11/28 14:15:58    178s] 			Cell YA2GSD is dont_touch but not dont_use
[11/28 14:15:58    178s] 			Cell YA2GSD is dont_touch but not dont_use
[11/28 14:15:58    178s] 			Cell YA2GSC is dont_touch but not dont_use
[11/28 14:15:58    178s] 			Cell YA2GSC is dont_touch but not dont_use
[11/28 14:15:58    178s] 			Cell XMD is dont_touch but not dont_use
[11/28 14:15:58    178s] 			Cell XMD is dont_touch but not dont_use
[11/28 14:15:58    178s] 			Cell XMC is dont_touch but not dont_use
[11/28 14:15:58    178s] 			Cell XMC is dont_touch but not dont_use
[11/28 14:15:58    178s] 			Cell PUI is dont_touch but not dont_use
[11/28 14:15:58    178s] 			Cell PUI is dont_touch but not dont_use
[11/28 14:15:58    178s] 			Cell PDIX is dont_touch but not dont_use
[11/28 14:15:58    178s] 			Cell PDIX is dont_touch but not dont_use
[11/28 14:15:58    178s] 			Cell PDI is dont_touch but not dont_use
[11/28 14:15:58    178s] 			Cell PDI is dont_touch but not dont_use
[11/28 14:15:58    178s] 	...
[11/28 14:15:58    178s] 	Reporting only the 20 first cells found...
[11/28 14:15:58    178s] 
[11/28 14:15:58    178s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1570.8M, totSessionCpu=0:02:58 **
[11/28 14:15:58    178s] *** optDesign -preCTS ***
[11/28 14:15:58    178s] DRC Margin: user margin 0.0; extra margin 0.2
[11/28 14:15:58    178s] Setup Target Slack: user slack 0; extra slack 0.0
[11/28 14:15:58    178s] Hold Target Slack: user slack 0
[11/28 14:15:58    178s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2349.5M
[11/28 14:15:58    178s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.010, MEM:2349.5M
[11/28 14:15:58    178s] 
[11/28 14:15:58    178s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:15:58    178s] Deleting Lib Analyzer.
[11/28 14:15:58    178s] 
[11/28 14:15:58    178s] TimeStamp Deleting Cell Server End ...
[11/28 14:15:58    178s] Multi-VT timing optimization disabled based on library information.
[11/28 14:15:58    178s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 14:15:58    178s] 
[11/28 14:15:58    178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:15:58    178s] Summary for sequential cells identification: 
[11/28 14:15:58    178s]   Identified SBFF number: 42
[11/28 14:15:58    178s]   Identified MBFF number: 0
[11/28 14:15:58    178s]   Identified SB Latch number: 0
[11/28 14:15:58    178s]   Identified MB Latch number: 0
[11/28 14:15:58    178s]   Not identified SBFF number: 10
[11/28 14:15:58    178s]   Not identified MBFF number: 0
[11/28 14:15:58    178s]   Not identified SB Latch number: 0
[11/28 14:15:58    178s]   Not identified MB Latch number: 0
[11/28 14:15:58    178s]   Number of sequential cells which are not FFs: 27
[11/28 14:15:58    178s]  Visiting view : av_func_mode_max
[11/28 14:15:58    178s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:15:58    178s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:15:58    178s]  Visiting view : av_func_mode_min
[11/28 14:15:58    178s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:15:58    178s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:15:58    178s] TLC MultiMap info (StdDelay):
[11/28 14:15:58    178s]   : Delay_Corner_min + lib_min + 1 + no RcCorner := 20.6ps
[11/28 14:15:58    178s]   : Delay_Corner_min + lib_min + 1 + RC_Corner := 22.5ps
[11/28 14:15:58    178s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[11/28 14:15:58    178s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[11/28 14:15:58    178s]  Setting StdDelay to: 53.6ps
[11/28 14:15:58    178s] 
[11/28 14:15:58    178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:15:58    178s] 
[11/28 14:15:58    178s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:15:58    178s] 
[11/28 14:15:58    178s] TimeStamp Deleting Cell Server End ...
[11/28 14:15:58    178s] 
[11/28 14:15:58    178s] Creating Lib Analyzer ...
[11/28 14:15:58    178s] 
[11/28 14:15:58    178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:15:58    178s] Summary for sequential cells identification: 
[11/28 14:15:58    178s]   Identified SBFF number: 42
[11/28 14:15:58    178s]   Identified MBFF number: 0
[11/28 14:15:58    178s]   Identified SB Latch number: 0
[11/28 14:15:58    178s]   Identified MB Latch number: 0
[11/28 14:15:58    178s]   Not identified SBFF number: 10
[11/28 14:15:58    178s]   Not identified MBFF number: 0
[11/28 14:15:58    178s]   Not identified SB Latch number: 0
[11/28 14:15:58    178s]   Not identified MB Latch number: 0
[11/28 14:15:58    178s]   Number of sequential cells which are not FFs: 27
[11/28 14:15:58    178s]  Visiting view : av_func_mode_max
[11/28 14:15:58    178s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:15:58    178s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:15:58    178s]  Visiting view : av_func_mode_min
[11/28 14:15:58    178s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:15:58    178s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:15:58    178s] TLC MultiMap info (StdDelay):
[11/28 14:15:58    178s]   : Delay_Corner_min + lib_min + 1 + no RcCorner := 20.6ps
[11/28 14:15:58    178s]   : Delay_Corner_min + lib_min + 1 + RC_Corner := 22.5ps
[11/28 14:15:58    178s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[11/28 14:15:58    178s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[11/28 14:15:58    178s]  Setting StdDelay to: 53.6ps
[11/28 14:15:58    178s] 
[11/28 14:15:58    178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:15:58    178s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:15:58    178s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:15:58    178s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:15:58    178s] 
[11/28 14:15:58    178s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:15:59    179s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:59 mem=2349.5M
[11/28 14:15:59    179s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:59 mem=2349.5M
[11/28 14:15:59    179s] Creating Lib Analyzer, finished. 
[11/28 14:15:59    179s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2349.5M
[11/28 14:15:59    179s] All LLGs are deleted
[11/28 14:15:59    179s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2349.5M
[11/28 14:15:59    179s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2349.5M
[11/28 14:15:59    179s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2349.5M
[11/28 14:15:59    179s] ### Creating LA Mngr. totSessionCpu=0:03:00 mem=2349.5M
[11/28 14:15:59    179s] ### Creating LA Mngr, finished. totSessionCpu=0:03:00 mem=2349.5M
[11/28 14:15:59    179s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2349.52 MB )
[11/28 14:15:59    179s] (I)       Started Import and model ( Curr Mem: 2349.52 MB )
[11/28 14:15:59    179s] (I)       Started Create place DB ( Curr Mem: 2349.52 MB )
[11/28 14:15:59    179s] (I)       Started Import place data ( Curr Mem: 2349.52 MB )
[11/28 14:15:59    179s] (I)       Started Read instances and placement ( Curr Mem: 2349.52 MB )
[11/28 14:15:59    179s] (I)       Number of ignored instance 0
[11/28 14:15:59    179s] (I)       Number of inbound cells 54
[11/28 14:15:59    179s] (I)       Number of opened ILM blockages 0
[11/28 14:15:59    179s] (I)       Number of instances temporarily fixed by detailed placement 7
[11/28 14:15:59    179s] (I)       numMoveCells=21088, numMacros=54  numPads=27  numMultiRowHeightInsts=0
[11/28 14:15:59    179s] (I)       cell height: 5040, count: 21088
[11/28 14:15:59    179s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2355.90 MB )
[11/28 14:15:59    179s] (I)       Started Read nets ( Curr Mem: 2355.90 MB )
[11/28 14:15:59    179s] (I)       Number of nets = 23665 ( 0 ignored )
[11/28 14:15:59    179s] (I)       Finished Read nets ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] (I)       Read rows... (mem=2364.4M)
[11/28 14:15:59    179s] (I)       Done Read rows (cpu=0.000s, mem=2364.4M)
[11/28 14:15:59    179s] (I)       Identified Clock instances: Flop 2666, Clock buffer/inverter 0, Gate 0, Logic 1
[11/28 14:15:59    179s] (I)       Read module constraints... (mem=2364.4M)
[11/28 14:15:59    179s] (I)       Done Read module constraints (cpu=0.000s, mem=2364.4M)
[11/28 14:15:59    179s] (I)       Finished Import place data ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] (I)       Finished Create place DB ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] (I)       Started Create route DB ( Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] (I)       == Non-default Options ==
[11/28 14:15:59    179s] (I)       Maximum routing layer                              : 6
[11/28 14:15:59    179s] (I)       Buffering-aware routing                            : true
[11/28 14:15:59    179s] (I)       Spread congestion away from blockages              : true
[11/28 14:15:59    179s] (I)       Number of threads                                  : 1
[11/28 14:15:59    179s] (I)       Overflow penalty cost                              : 10
[11/28 14:15:59    179s] (I)       Punch through distance                             : 4642.740000
[11/28 14:15:59    179s] (I)       Source-to-sink ratio                               : 0.300000
[11/28 14:15:59    179s] (I)       Method to set GCell size                           : row
[11/28 14:15:59    179s] (I)       Counted 6678 PG shapes. We will not process PG shapes layer by layer.
[11/28 14:15:59    179s] (I)       Started Import route data (1T) ( Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] (I)       ============== Pin Summary ==============
[11/28 14:15:59    179s] (I)       +-------+--------+---------+------------+
[11/28 14:15:59    179s] (I)       | Layer | # pins | % total |      Group |
[11/28 14:15:59    179s] (I)       +-------+--------+---------+------------+
[11/28 14:15:59    179s] (I)       |     1 |  83557 |  100.00 |        Pin |
[11/28 14:15:59    179s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/28 14:15:59    179s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/28 14:15:59    179s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/28 14:15:59    179s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/28 14:15:59    179s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/28 14:15:59    179s] (I)       +-------+--------+---------+------------+
[11/28 14:15:59    179s] (I)       Use row-based GCell size
[11/28 14:15:59    179s] (I)       Use row-based GCell align
[11/28 14:15:59    179s] (I)       GCell unit size   : 5040
[11/28 14:15:59    179s] (I)       GCell multiplier  : 1
[11/28 14:15:59    179s] (I)       GCell row height  : 5040
[11/28 14:15:59    179s] (I)       Actual row height : 5040
[11/28 14:15:59    179s] (I)       GCell align ref   : 240560 240800
[11/28 14:15:59    179s] [NR-eGR] Track table information for default rule: 
[11/28 14:15:59    179s] [NR-eGR] metal1 has no routable track
[11/28 14:15:59    179s] [NR-eGR] metal2 has single uniform track structure
[11/28 14:15:59    179s] [NR-eGR] metal3 has single uniform track structure
[11/28 14:15:59    179s] [NR-eGR] metal4 has single uniform track structure
[11/28 14:15:59    179s] [NR-eGR] metal5 has single uniform track structure
[11/28 14:15:59    179s] [NR-eGR] metal6 has single uniform track structure
[11/28 14:15:59    179s] (I)       =================== Default via ====================
[11/28 14:15:59    179s] (I)       +---+------------------+---------------------------+
[11/28 14:15:59    179s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/28 14:15:59    179s] (I)       +---+------------------+---------------------------+
[11/28 14:15:59    179s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/28 14:15:59    179s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/28 14:15:59    179s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/28 14:15:59    179s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/28 14:15:59    179s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/28 14:15:59    179s] (I)       +---+------------------+---------------------------+
[11/28 14:15:59    179s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] (I)       Started Read routing blockages ( Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] (I)       Started Read instance blockages ( Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] (I)       Started Read PG blockages ( Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] [NR-eGR] Read 6714 PG shapes
[11/28 14:15:59    179s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] (I)       Started Read boundary cut boxes ( Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] [NR-eGR] #Routing Blockages  : 0
[11/28 14:15:59    179s] [NR-eGR] #Instance Blockages : 3274
[11/28 14:15:59    179s] [NR-eGR] #PG Blockages       : 6714
[11/28 14:15:59    179s] [NR-eGR] #Halo Blockages     : 0
[11/28 14:15:59    179s] [NR-eGR] #Boundary Blockages : 0
[11/28 14:15:59    179s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] (I)       Started Read blackboxes ( Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/28 14:15:59    179s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] (I)       Started Read prerouted ( Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/28 14:15:59    179s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] (I)       Started Read unlegalized nets ( Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] (I)       Started Read nets ( Curr Mem: 2364.40 MB )
[11/28 14:15:59    179s] [NR-eGR] Read numTotalNets=23665  numIgnoredNets=0
[11/28 14:15:59    179s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2370.00 MB )
[11/28 14:15:59    179s] (I)       Started Set up via pillars ( Curr Mem: 2370.00 MB )
[11/28 14:15:59    179s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.00 MB )
[11/28 14:15:59    179s] (I)       early_global_route_priority property id does not exist.
[11/28 14:15:59    179s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2370.00 MB )
[11/28 14:15:59    179s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.00 MB )
[11/28 14:15:59    179s] (I)       Model blockages into capacity
[11/28 14:15:59    179s] (I)       Read Num Blocks=9988  Num Prerouted Wires=0  Num CS=0
[11/28 14:15:59    179s] (I)       Started Initialize 3D capacity ( Curr Mem: 2370.00 MB )
[11/28 14:15:59    179s] (I)       Layer 1 (V) : #blockages 6254 : #preroutes 0
[11/28 14:15:59    179s] (I)       Layer 2 (H) : #blockages 2442 : #preroutes 0
[11/28 14:15:59    179s] (I)       Layer 3 (V) : #blockages 739 : #preroutes 0
[11/28 14:15:59    179s] (I)       Layer 4 (H) : #blockages 281 : #preroutes 0
[11/28 14:15:59    179s] (I)       Layer 5 (V) : #blockages 272 : #preroutes 0
[11/28 14:15:59    179s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2370.00 MB )
[11/28 14:15:59    179s] (I)       -- layer congestion ratio --
[11/28 14:15:59    179s] (I)       Layer 1 : 0.100000
[11/28 14:15:59    179s] (I)       Layer 2 : 0.700000
[11/28 14:15:59    179s] (I)       Layer 3 : 0.700000
[11/28 14:15:59    179s] (I)       Layer 4 : 0.700000
[11/28 14:15:59    179s] (I)       Layer 5 : 0.700000
[11/28 14:15:59    179s] (I)       Layer 6 : 0.700000
[11/28 14:15:59    179s] (I)       ----------------------------
[11/28 14:15:59    179s] (I)       Number of ignored nets                =      0
[11/28 14:15:59    179s] (I)       Number of connected nets              =      0
[11/28 14:15:59    179s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/28 14:15:59    179s] (I)       Number of clock nets                  =      2.  Ignored: No
[11/28 14:15:59    179s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/28 14:15:59    179s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/28 14:15:59    179s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 14:15:59    179s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/28 14:15:59    179s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/28 14:15:59    179s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 14:15:59    179s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 14:15:59    179s] (I)       Finished Import route data (1T) ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2370.00 MB )
[11/28 14:15:59    179s] (I)       Finished Create route DB ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2370.00 MB )
[11/28 14:15:59    179s] (I)       Started Read aux data ( Curr Mem: 2370.00 MB )
[11/28 14:15:59    179s] (I)       Constructing bin map
[11/28 14:15:59    179s] (I)       Initialize bin information with width=10080 height=10080
[11/28 14:15:59    179s] (I)       Done constructing bin map
[11/28 14:15:59    179s] (I)       Finished Read aux data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2370.00 MB )
[11/28 14:15:59    179s] (I)       Started Others data preparation ( Curr Mem: 2370.00 MB )
[11/28 14:15:59    179s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/28 14:15:59    179s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.00 MB )
[11/28 14:15:59    179s] (I)       Started Create route kernel ( Curr Mem: 2370.00 MB )
[11/28 14:15:59    179s] (I)       Ndr track 0 does not exist
[11/28 14:15:59    179s] (I)       ---------------------Grid Graph Info--------------------
[11/28 14:15:59    179s] (I)       Routing area        : (0, 0) - (1434680, 1434680)
[11/28 14:15:59    179s] (I)       Core area           : (240560, 240800) - (1194120, 1193360)
[11/28 14:15:59    179s] (I)       Site width          :   620  (dbu)
[11/28 14:15:59    179s] (I)       Row height          :  5040  (dbu)
[11/28 14:15:59    179s] (I)       GCell row height    :  5040  (dbu)
[11/28 14:15:59    179s] (I)       GCell width         :  5040  (dbu)
[11/28 14:15:59    179s] (I)       GCell height        :  5040  (dbu)
[11/28 14:15:59    179s] (I)       Grid                :   284   284     6
[11/28 14:15:59    179s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/28 14:15:59    179s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/28 14:15:59    179s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/28 14:15:59    179s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/28 14:15:59    179s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/28 14:15:59    179s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/28 14:15:59    179s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/28 14:15:59    179s] (I)       First track coord   :     0   310   280   310   280  2790
[11/28 14:15:59    179s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/28 14:15:59    179s] (I)       Total num of tracks :     0  2314  2562  2314  2562   578
[11/28 14:15:59    179s] (I)       Num of masks        :     1     1     1     1     1     1
[11/28 14:15:59    179s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/28 14:15:59    179s] (I)       --------------------------------------------------------
[11/28 14:15:59    179s] 
[11/28 14:15:59    179s] [NR-eGR] ============ Routing rule table ============
[11/28 14:15:59    179s] [NR-eGR] Rule id: 0  Nets: 23638 
[11/28 14:15:59    179s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/28 14:15:59    179s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/28 14:15:59    179s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:15:59    179s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:15:59    179s] [NR-eGR] ========================================
[11/28 14:15:59    179s] [NR-eGR] 
[11/28 14:15:59    179s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/28 14:15:59    179s] (I)       blocked tracks on layer2 : = 324659 / 657176 (49.40%)
[11/28 14:15:59    179s] (I)       blocked tracks on layer3 : = 351357 / 727608 (48.29%)
[11/28 14:15:59    179s] (I)       blocked tracks on layer4 : = 218535 / 657176 (33.25%)
[11/28 14:15:59    179s] (I)       blocked tracks on layer5 : = 190552 / 727608 (26.19%)
[11/28 14:15:59    179s] (I)       blocked tracks on layer6 : = 44069 / 164152 (26.85%)
[11/28 14:15:59    179s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.23 MB )
[11/28 14:15:59    179s] (I)       Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2373.23 MB )
[11/28 14:15:59    179s] (I)       Reset routing kernel
[11/28 14:15:59    179s] (I)       Started Global Routing ( Curr Mem: 2373.23 MB )
[11/28 14:15:59    179s] (I)       Started Initialization ( Curr Mem: 2373.23 MB )
[11/28 14:15:59    179s] (I)       totalPins=83503  totalGlobalPin=77762 (93.12%)
[11/28 14:15:59    179s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2373.23 MB )
[11/28 14:15:59    179s] (I)       Started Net group 1 ( Curr Mem: 2373.23 MB )
[11/28 14:15:59    179s] (I)       Started Generate topology ( Curr Mem: 2373.23 MB )
[11/28 14:15:59    179s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2373.23 MB )
[11/28 14:15:59    179s] (I)       total 2D Cap : 1830502 = (925877 H, 904625 V)
[11/28 14:15:59    179s] (I)       #blocked areas for congestion spreading : 103
[11/28 14:15:59    179s] [NR-eGR] Layer group 1: route 23638 net(s) in layer range [2, 6]
[11/28 14:15:59    179s] (I)       
[11/28 14:15:59    179s] (I)       ============  Phase 1a Route ============
[11/28 14:15:59    179s] (I)       Started Phase 1a ( Curr Mem: 2373.23 MB )
[11/28 14:15:59    179s] (I)       Started Pattern routing (1T) ( Curr Mem: 2373.23 MB )
[11/28 14:16:00    179s] (I)       Finished Pattern routing (1T) ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/28 14:16:00    179s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Usage: 429302 = (215936 H, 213366 V) = (23.32% H, 23.59% V) = (1.088e+06um H, 1.075e+06um V)
[11/28 14:16:00    179s] (I)       Started Add via demand to 2D ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       
[11/28 14:16:00    179s] (I)       ============  Phase 1b Route ============
[11/28 14:16:00    179s] (I)       Started Phase 1b ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Finished Monotonic routing (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Usage: 431046 = (216761 H, 214285 V) = (23.41% H, 23.69% V) = (1.092e+06um H, 1.080e+06um V)
[11/28 14:16:00    179s] (I)       Overflow of layer group 1: 0.51% H + 2.35% V. EstWL: 2.172472e+06um
[11/28 14:16:00    179s] (I)       Congestion metric : 0.51%H 2.35%V, 2.86%HV
[11/28 14:16:00    179s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/28 14:16:00    179s] (I)       Finished Phase 1b ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       
[11/28 14:16:00    179s] (I)       ============  Phase 1c Route ============
[11/28 14:16:00    179s] (I)       Started Phase 1c ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Started Two level routing ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Level2 Grid: 57 x 57
[11/28 14:16:00    179s] (I)       Started Two Level Routing ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Usage: 431077 = (216791 H, 214286 V) = (23.41% H, 23.69% V) = (1.093e+06um H, 1.080e+06um V)
[11/28 14:16:00    179s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       
[11/28 14:16:00    179s] (I)       ============  Phase 1d Route ============
[11/28 14:16:00    179s] (I)       Started Phase 1d ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Started Detoured routing ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Usage: 431092 = (216791 H, 214301 V) = (23.41% H, 23.69% V) = (1.093e+06um H, 1.080e+06um V)
[11/28 14:16:00    179s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       
[11/28 14:16:00    179s] (I)       ============  Phase 1e Route ============
[11/28 14:16:00    179s] (I)       Started Phase 1e ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Started Route legalization ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Usage: 431092 = (216791 H, 214301 V) = (23.41% H, 23.69% V) = (1.093e+06um H, 1.080e+06um V)
[11/28 14:16:00    179s] [NR-eGR] Early Global Route overflow of layer group 1: 0.32% H + 1.94% V. EstWL: 2.172704e+06um
[11/28 14:16:00    179s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       
[11/28 14:16:00    179s] (I)       ============  Phase 1l Route ============
[11/28 14:16:00    179s] (I)       Started Phase 1l ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Started Layer assignment (1T) ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Finished Layer assignment (1T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Finished Phase 1l ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Finished Net group 1 ( CPU: 0.37 sec, Real: 0.38 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Started Clean cong LA ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    179s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/28 14:16:00    179s] (I)       Layer  2:     338514    121293      2988      282492      370854    (43.24%) 
[11/28 14:16:00    179s] (I)       Layer  3:     382529    112430       717      305253      418095    (42.20%) 
[11/28 14:16:00    179s] (I)       Layer  4:     444521    115590      1128      195860      457485    (29.98%) 
[11/28 14:16:00    179s] (I)       Layer  5:     543010    116840       238      168462      554886    (23.29%) 
[11/28 14:16:00    179s] (I)       Layer  6:     121218     23589       408       40226      123110    (24.63%) 
[11/28 14:16:00    179s] (I)       Total:       1829792    489742      5479      992293     1924430    (34.02%) 
[11/28 14:16:00    180s] (I)       
[11/28 14:16:00    180s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 14:16:00    180s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/28 14:16:00    180s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/28 14:16:00    180s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[11/28 14:16:00    180s] [NR-eGR] --------------------------------------------------------------------------------
[11/28 14:16:00    180s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/28 14:16:00    180s] [NR-eGR]  metal2  (2)      1883( 4.13%)       169( 0.37%)         7( 0.02%)   ( 4.51%) 
[11/28 14:16:00    180s] [NR-eGR]  metal3  (3)       474( 1.02%)        34( 0.07%)         1( 0.00%)   ( 1.10%) 
[11/28 14:16:00    180s] [NR-eGR]  metal4  (4)       818( 1.45%)        40( 0.07%)         1( 0.00%)   ( 1.53%) 
[11/28 14:16:00    180s] [NR-eGR]  metal5  (5)       217( 0.35%)         2( 0.00%)         0( 0.00%)   ( 0.36%) 
[11/28 14:16:00    180s] [NR-eGR]  metal6  (6)       361( 0.60%)         0( 0.00%)         0( 0.00%)   ( 0.60%) 
[11/28 14:16:00    180s] [NR-eGR] --------------------------------------------------------------------------------
[11/28 14:16:00    180s] [NR-eGR] Total             3753( 1.39%)       245( 0.09%)         9( 0.00%)   ( 1.48%) 
[11/28 14:16:00    180s] [NR-eGR] 
[11/28 14:16:00    180s] (I)       Finished Global Routing ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    180s] (I)       Started Export 3D cong map ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    180s] (I)       total 2D Cap : 1832868 = (927127 H, 905741 V)
[11/28 14:16:00    180s] (I)       Started Export 2D cong map ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    180s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.43% H + 1.43% V
[11/28 14:16:00    180s] [NR-eGR] Overflow after Early Global Route 0.50% H + 1.75% V
[11/28 14:16:00    180s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    180s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    180s] (I)       ============= Track Assignment ============
[11/28 14:16:00    180s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    180s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    180s] (I)       Started Track Assignment (1T) ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    180s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[11/28 14:16:00    180s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    180s] (I)       Run Multi-thread track assignment
[11/28 14:16:00    180s] (I)       Finished Track Assignment (1T) ( CPU: 0.30 sec, Real: 0.29 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    180s] (I)       Started Export ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    180s] [NR-eGR] Started Export DB wires ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    180s] [NR-eGR] Started Export all nets ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    180s] [NR-eGR] Finished Export all nets ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    180s] [NR-eGR] Started Set wire vias ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    180s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    180s] [NR-eGR] Finished Export DB wires ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    180s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:16:00    180s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 83503
[11/28 14:16:00    180s] [NR-eGR] metal2  (2V) length: 4.373697e+05um, number of vias: 115224
[11/28 14:16:00    180s] [NR-eGR] metal3  (3H) length: 5.298331e+05um, number of vias: 24987
[11/28 14:16:00    180s] [NR-eGR] metal4  (4V) length: 5.652818e+05um, number of vias: 13595
[11/28 14:16:00    180s] [NR-eGR] metal5  (5H) length: 5.853551e+05um, number of vias: 3100
[11/28 14:16:00    180s] [NR-eGR] metal6  (6V) length: 1.197188e+05um, number of vias: 0
[11/28 14:16:00    180s] [NR-eGR] Total length: 2.237559e+06um, number of vias: 240409
[11/28 14:16:00    180s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:16:00    180s] [NR-eGR] Total eGR-routed clock nets wire length: 3.359055e+04um 
[11/28 14:16:00    180s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:16:00    180s] (I)       Started Update net boxes ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    180s] (I)       Finished Update net boxes ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2384.23 MB )
[11/28 14:16:00    180s] (I)       Started Update timing ( Curr Mem: 2384.23 MB )
[11/28 14:16:00    180s] (I)       Finished Update timing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2374.72 MB )
[11/28 14:16:00    180s] (I)       Finished Export ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2374.72 MB )
[11/28 14:16:00    180s] (I)       Started Postprocess design ( Curr Mem: 2374.72 MB )
[11/28 14:16:00    180s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2358.72 MB )
[11/28 14:16:00    180s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.11 sec, Real: 1.12 sec, Curr Mem: 2358.72 MB )
[11/28 14:16:00    180s] ### Creating LA Mngr. totSessionCpu=0:03:01 mem=2342.7M
[11/28 14:16:00    180s] 
[11/28 14:16:00    180s] Trim Metal Layers:
[11/28 14:16:00    180s] LayerId::1 widthSet size::4
[11/28 14:16:00    180s] LayerId::2 widthSet size::4
[11/28 14:16:00    180s] LayerId::3 widthSet size::4
[11/28 14:16:00    180s] LayerId::4 widthSet size::4
[11/28 14:16:00    180s] LayerId::5 widthSet size::4
[11/28 14:16:00    180s] LayerId::6 widthSet size::2
[11/28 14:16:00    180s] Updating RC grid for preRoute extraction ...
[11/28 14:16:00    180s] eee: pegSigSF::1.070000
[11/28 14:16:00    180s] Initializing multi-corner capacitance tables ... 
[11/28 14:16:00    180s] Initializing multi-corner resistance tables ...
[11/28 14:16:00    180s] eee: l::1 avDens::0.098107 usedTrk::3715.465275 availTrk::37871.638504 sigTrk::3715.465275
[11/28 14:16:00    180s] eee: l::2 avDens::0.252088 usedTrk::9731.623403 availTrk::38603.999296 sigTrk::9731.623403
[11/28 14:16:00    180s] eee: l::3 avDens::0.270367 usedTrk::11538.873203 availTrk::42678.598341 sigTrk::11538.873203
[11/28 14:16:00    180s] eee: l::4 avDens::0.369964 usedTrk::11230.826782 availTrk::30356.549571 sigTrk::11230.826782
[11/28 14:16:00    180s] eee: l::5 avDens::0.354260 usedTrk::11617.677798 availTrk::32794.247019 sigTrk::11617.677798
[11/28 14:16:00    180s] eee: l::6 avDens::0.365237 usedTrk::2367.796899 availTrk::6482.903226 sigTrk::2375.373609
[11/28 14:16:00    180s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:16:01    180s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.563707 ; uaWl: 1.000000 ; uaWlH: 0.567742 ; aWlH: 0.000000 ; Pmax: 0.917900 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 78 ; 
[11/28 14:16:01    180s] ### Creating LA Mngr, finished. totSessionCpu=0:03:01 mem=2342.7M
[11/28 14:16:01    180s] Extraction called for design 'CHIP' of instances=21142 and nets=23667 using extraction engine 'preRoute' .
[11/28 14:16:01    180s] PreRoute RC Extraction called for design CHIP.
[11/28 14:16:01    180s] RC Extraction called in multi-corner(1) mode.
[11/28 14:16:01    180s] RCMode: PreRoute
[11/28 14:16:01    180s]       RC Corner Indexes            0   
[11/28 14:16:01    180s] Capacitance Scaling Factor   : 1.00000 
[11/28 14:16:01    180s] Resistance Scaling Factor    : 1.00000 
[11/28 14:16:01    180s] Clock Cap. Scaling Factor    : 1.00000 
[11/28 14:16:01    180s] Clock Res. Scaling Factor    : 1.00000 
[11/28 14:16:01    180s] Shrink Factor                : 1.00000
[11/28 14:16:01    180s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/28 14:16:01    180s] Using capacitance table file ...
[11/28 14:16:01    180s] 
[11/28 14:16:01    180s] Trim Metal Layers:
[11/28 14:16:01    180s] LayerId::1 widthSet size::4
[11/28 14:16:01    180s] LayerId::2 widthSet size::4
[11/28 14:16:01    180s] LayerId::3 widthSet size::4
[11/28 14:16:01    180s] LayerId::4 widthSet size::4
[11/28 14:16:01    180s] LayerId::5 widthSet size::4
[11/28 14:16:01    180s] LayerId::6 widthSet size::2
[11/28 14:16:01    180s] Updating RC grid for preRoute extraction ...
[11/28 14:16:01    180s] eee: pegSigSF::1.070000
[11/28 14:16:01    180s] Initializing multi-corner capacitance tables ... 
[11/28 14:16:01    180s] Initializing multi-corner resistance tables ...
[11/28 14:16:01    180s] eee: l::1 avDens::0.098107 usedTrk::3715.465275 availTrk::37871.638504 sigTrk::3715.465275
[11/28 14:16:01    180s] eee: l::2 avDens::0.252088 usedTrk::9731.623403 availTrk::38603.999296 sigTrk::9731.623403
[11/28 14:16:01    180s] eee: l::3 avDens::0.270367 usedTrk::11538.873203 availTrk::42678.598341 sigTrk::11538.873203
[11/28 14:16:01    180s] eee: l::4 avDens::0.369964 usedTrk::11230.826782 availTrk::30356.549571 sigTrk::11230.826782
[11/28 14:16:01    180s] eee: l::5 avDens::0.354260 usedTrk::11617.677798 availTrk::32794.247019 sigTrk::11617.677798
[11/28 14:16:01    180s] eee: l::6 avDens::0.365237 usedTrk::2367.796899 availTrk::6482.903226 sigTrk::2375.373609
[11/28 14:16:01    180s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:16:01    180s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.563707 ; uaWl: 1.000000 ; uaWlH: 0.567742 ; aWlH: 0.000000 ; Pmax: 0.917900 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 78 ; 
[11/28 14:16:01    180s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2342.719M)
[11/28 14:16:01    180s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2342.7M
[11/28 14:16:01    180s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2342.7M
[11/28 14:16:01    180s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2342.7M
[11/28 14:16:01    180s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:2342.7M
[11/28 14:16:01    180s] Fast DP-INIT is on for default
[11/28 14:16:01    180s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:2342.7M
[11/28 14:16:01    180s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.016, MEM:2342.7M
[11/28 14:16:01    180s] Starting delay calculation for Setup views
[11/28 14:16:01    180s] #################################################################################
[11/28 14:16:01    180s] # Design Stage: PreRoute
[11/28 14:16:01    180s] # Design Name: CHIP
[11/28 14:16:01    180s] # Design Mode: 180nm
[11/28 14:16:01    180s] # Analysis Mode: MMMC Non-OCV 
[11/28 14:16:01    180s] # Parasitics Mode: No SPEF/RCDB 
[11/28 14:16:01    180s] # Signoff Settings: SI Off 
[11/28 14:16:01    180s] #################################################################################
[11/28 14:16:01    181s] Calculate delays in BcWc mode...
[11/28 14:16:01    181s] Topological Sorting (REAL = 0:00:00.0, MEM = 2363.5M, InitMEM = 2360.3M)
[11/28 14:16:01    181s] Start delay calculation (fullDC) (1 T). (MEM=2363.5)
[11/28 14:16:01    181s] End AAE Lib Interpolated Model. (MEM=2363.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:16:05    185s] Total number of fetched objects 23679
[11/28 14:16:05    185s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 14:16:05    185s] End delay calculation. (MEM=2379.93 CPU=0:00:03.5 REAL=0:00:03.0)
[11/28 14:16:05    185s] End delay calculation (fullDC). (MEM=2379.93 CPU=0:00:04.2 REAL=0:00:04.0)
[11/28 14:16:05    185s] *** CDM Built up (cpu=0:00:04.7  real=0:00:04.0  mem= 2379.9M) ***
[11/28 14:16:06    186s] *** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:03:06 mem=2379.9M)
[11/28 14:16:06    186s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -10.358 |
|           TNS (ns):|-16507.2 |
|    Violating Paths:|  2445   |
|          All Paths:|  2907   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    287 (287)     |   -1.269   |    288 (288)     |
|   max_tran     |    282 (7554)    |   -9.281   |    282 (7554)    |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.211%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 1598.0M, totSessionCpu=0:03:06 **
[11/28 14:16:06    186s] *** InitOpt #1 [finish] : cpu/real = 0:00:09.6/0:00:09.5 (1.0), totSession cpu/real = 0:03:06.4/0:15:01.2 (0.2), mem = 2351.2M
[11/28 14:16:06    186s] 
[11/28 14:16:06    186s] =============================================================================================
[11/28 14:16:06    186s]  Step TAT Report for InitOpt #1                                                 20.15-s105_1
[11/28 14:16:06    186s] =============================================================================================
[11/28 14:16:06    186s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:16:06    186s] ---------------------------------------------------------------------------------------------
[11/28 14:16:06    186s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:16:06    186s] [ EarlyGlobalRoute       ]      1   0:00:01.1  (  11.7 % )     0:00:01.1 /  0:00:01.1    1.0
[11/28 14:16:06    186s] [ ExtractRC              ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:16:06    186s] [ TimingUpdate           ]      1   0:00:00.4  (   4.3 % )     0:00:05.0 /  0:00:05.1    1.0
[11/28 14:16:06    186s] [ FullDelayCalc          ]      1   0:00:04.6  (  48.6 % )     0:00:04.6 /  0:00:04.7    1.0
[11/28 14:16:06    186s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.4 % )     0:00:05.4 /  0:00:05.5    1.0
[11/28 14:16:06    186s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/28 14:16:06    186s] [ DrvReport              ]      1   0:00:00.3  (   3.3 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 14:16:06    186s] [ CellServerInit         ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:16:06    186s] [ LibAnalyzerInit        ]      2   0:00:02.5  (  25.9 % )     0:00:02.5 /  0:00:02.5    1.0
[11/28 14:16:06    186s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:16:06    186s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:16:06    186s] [ MISC                   ]          0:00:00.4  (   3.8 % )     0:00:00.4 /  0:00:00.4    1.1
[11/28 14:16:06    186s] ---------------------------------------------------------------------------------------------
[11/28 14:16:06    186s]  InitOpt #1 TOTAL                   0:00:09.5  ( 100.0 % )     0:00:09.5 /  0:00:09.6    1.0
[11/28 14:16:06    186s] ---------------------------------------------------------------------------------------------
[11/28 14:16:06    186s] 
[11/28 14:16:06    186s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/28 14:16:06    186s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:16:06    186s] ### Creating PhyDesignMc. totSessionCpu=0:03:06 mem=2351.2M
[11/28 14:16:06    186s] OPERPROF: Starting DPlace-Init at level 1, MEM:2351.2M
[11/28 14:16:06    186s] z: 2, totalTracks: 1
[11/28 14:16:06    186s] z: 4, totalTracks: 1
[11/28 14:16:06    186s] z: 6, totalTracks: 1
[11/28 14:16:06    186s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:16:06    186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2351.2M
[11/28 14:16:06    186s] OPERPROF:     Starting CMU at level 3, MEM:2351.2M
[11/28 14:16:06    186s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2351.2M
[11/28 14:16:06    186s] 
[11/28 14:16:06    186s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:16:06    186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:2351.2M
[11/28 14:16:06    186s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2351.2M
[11/28 14:16:06    186s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2351.2M
[11/28 14:16:06    186s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2351.2MB).
[11/28 14:16:06    186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.036, MEM:2351.2M
[11/28 14:16:06    186s] TotalInstCnt at PhyDesignMc Initialization: 21,088
[11/28 14:16:06    186s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:06 mem=2351.2M
[11/28 14:16:06    186s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2351.2M
[11/28 14:16:06    186s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.055, MEM:2351.2M
[11/28 14:16:06    186s] TotalInstCnt at PhyDesignMc Destruction: 21,088
[11/28 14:16:06    186s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:16:06    186s] ### Creating PhyDesignMc. totSessionCpu=0:03:07 mem=2351.2M
[11/28 14:16:06    186s] OPERPROF: Starting DPlace-Init at level 1, MEM:2351.2M
[11/28 14:16:06    186s] z: 2, totalTracks: 1
[11/28 14:16:06    186s] z: 4, totalTracks: 1
[11/28 14:16:06    186s] z: 6, totalTracks: 1
[11/28 14:16:06    186s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:16:06    186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2351.2M
[11/28 14:16:06    186s] OPERPROF:     Starting CMU at level 3, MEM:2351.2M
[11/28 14:16:06    186s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2351.2M
[11/28 14:16:06    186s] 
[11/28 14:16:06    186s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:16:06    186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:2351.2M
[11/28 14:16:06    186s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2351.2M
[11/28 14:16:06    186s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2351.2M
[11/28 14:16:06    186s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2351.2MB).
[11/28 14:16:06    186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:2351.2M
[11/28 14:16:06    186s] TotalInstCnt at PhyDesignMc Initialization: 21,088
[11/28 14:16:06    186s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:07 mem=2351.2M
[11/28 14:16:06    186s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2351.2M
[11/28 14:16:06    186s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.049, MEM:2351.2M
[11/28 14:16:06    186s] TotalInstCnt at PhyDesignMc Destruction: 21,088
[11/28 14:16:06    186s] *** Starting optimizing excluded clock nets MEM= 2351.2M) ***
[11/28 14:16:06    186s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2351.2M) ***
[11/28 14:16:06    186s] The useful skew maximum allowed delay is: 0.3
[11/28 14:16:07    187s] Deleting Lib Analyzer.
[11/28 14:16:07    187s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:03:07.2/0:15:02.0 (0.2), mem = 2351.2M
[11/28 14:16:07    187s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:16:07    187s] Info: 27 io nets excluded
[11/28 14:16:07    187s] Info: 2 clock nets excluded from IPO operation.
[11/28 14:16:07    187s] ### Creating LA Mngr. totSessionCpu=0:03:07 mem=2351.2M
[11/28 14:16:07    187s] ### Creating LA Mngr, finished. totSessionCpu=0:03:07 mem=2351.2M
[11/28 14:16:07    187s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/28 14:16:07    187s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.1
[11/28 14:16:07    187s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:16:07    187s] ### Creating PhyDesignMc. totSessionCpu=0:03:07 mem=2351.2M
[11/28 14:16:07    187s] OPERPROF: Starting DPlace-Init at level 1, MEM:2351.2M
[11/28 14:16:07    187s] z: 2, totalTracks: 1
[11/28 14:16:07    187s] z: 4, totalTracks: 1
[11/28 14:16:07    187s] z: 6, totalTracks: 1
[11/28 14:16:07    187s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:16:07    187s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2351.2M
[11/28 14:16:07    187s] OPERPROF:     Starting CMU at level 3, MEM:2351.2M
[11/28 14:16:07    187s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2351.2M
[11/28 14:16:07    187s] 
[11/28 14:16:07    187s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:16:07    187s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:2351.2M
[11/28 14:16:07    187s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2351.2M
[11/28 14:16:07    187s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2351.2M
[11/28 14:16:07    187s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2351.2MB).
[11/28 14:16:07    187s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.025, MEM:2351.2M
[11/28 14:16:07    187s] TotalInstCnt at PhyDesignMc Initialization: 21,088
[11/28 14:16:07    187s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:07 mem=2351.2M
[11/28 14:16:07    187s] ### Creating TopoMgr, started
[11/28 14:16:07    187s] ### Creating TopoMgr, finished
[11/28 14:16:07    187s] 
[11/28 14:16:07    187s] Footprint cell information for calculating maxBufDist
[11/28 14:16:07    187s] *info: There are 14 candidate Buffer cells
[11/28 14:16:07    187s] *info: There are 14 candidate Inverter cells
[11/28 14:16:07    187s] 
[11/28 14:16:07    187s] #optDebug: Start CG creation (mem=2351.2M)
[11/28 14:16:07    187s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[11/28 14:16:07    187s] (cpu=0:00:00.1, mem=2451.2M)
[11/28 14:16:07    187s]  ...processing cgPrt (cpu=0:00:00.1, mem=2451.2M)
[11/28 14:16:07    187s]  ...processing cgEgp (cpu=0:00:00.1, mem=2451.2M)
[11/28 14:16:07    187s]  ...processing cgPbk (cpu=0:00:00.1, mem=2451.2M)
[11/28 14:16:07    187s]  ...processing cgNrb(cpu=0:00:00.2, mem=2451.2M)
[11/28 14:16:07    187s]  ...processing cgObs (cpu=0:00:00.2, mem=2451.2M)
[11/28 14:16:07    187s]  ...processing cgCon (cpu=0:00:00.2, mem=2451.2M)
[11/28 14:16:07    187s]  ...processing cgPdm (cpu=0:00:00.2, mem=2451.2M)
[11/28 14:16:07    187s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2451.2M)
[11/28 14:16:07    187s] ### Creating RouteCongInterface, started
[11/28 14:16:07    187s] 
[11/28 14:16:07    187s] Creating Lib Analyzer ...
[11/28 14:16:07    187s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:16:07    187s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:16:07    187s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:16:07    187s] 
[11/28 14:16:07    187s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:16:09    188s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:09 mem=2467.2M
[11/28 14:16:09    188s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:09 mem=2467.2M
[11/28 14:16:09    188s] Creating Lib Analyzer, finished. 
[11/28 14:16:09    188s] 
[11/28 14:16:09    188s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[11/28 14:16:09    188s] 
[11/28 14:16:09    188s] #optDebug: {0, 1.000}
[11/28 14:16:09    188s] ### Creating RouteCongInterface, finished
[11/28 14:16:09    189s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2486.3M
[11/28 14:16:09    189s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2486.3M
[11/28 14:16:09    189s] 
[11/28 14:16:09    189s] Netlist preparation processing... 
[11/28 14:16:09    189s] Removed 0 instance
[11/28 14:16:09    189s] *info: Marking 0 isolation instances dont touch
[11/28 14:16:09    189s] *info: Marking 0 level shifter instances dont touch
[11/28 14:16:09    189s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2467.2M
[11/28 14:16:09    189s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.068, MEM:2417.2M
[11/28 14:16:09    189s] TotalInstCnt at PhyDesignMc Destruction: 21,088
[11/28 14:16:09    189s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.1
[11/28 14:16:09    189s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:03:09.7/0:15:04.5 (0.2), mem = 2417.2M
[11/28 14:16:09    189s] 
[11/28 14:16:09    189s] =============================================================================================
[11/28 14:16:09    189s]  Step TAT Report for SimplifyNetlist #1                                         20.15-s105_1
[11/28 14:16:09    189s] =============================================================================================
[11/28 14:16:09    189s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:16:09    189s] ---------------------------------------------------------------------------------------------
[11/28 14:16:09    189s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  45.9 % )     0:00:01.1 /  0:00:01.1    1.0
[11/28 14:16:09    189s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:16:09    189s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 14:16:09    189s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.4 % )     0:00:01.2 /  0:00:01.2    1.0
[11/28 14:16:09    189s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  11.6 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 14:16:09    189s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:16:09    189s] [ MISC                   ]          0:00:00.9  (  36.1 % )     0:00:00.9 /  0:00:00.9    1.0
[11/28 14:16:09    189s] ---------------------------------------------------------------------------------------------
[11/28 14:16:09    189s]  SimplifyNetlist #1 TOTAL           0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[11/28 14:16:09    189s] ---------------------------------------------------------------------------------------------
[11/28 14:16:09    189s] 
[11/28 14:16:09    189s] Deleting Lib Analyzer.
[11/28 14:16:09    189s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[11/28 14:16:09    189s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:16:09    189s] Info: 27 io nets excluded
[11/28 14:16:09    189s] Info: 2 clock nets excluded from IPO operation.
[11/28 14:16:09    189s] ### Creating LA Mngr. totSessionCpu=0:03:10 mem=2417.2M
[11/28 14:16:09    189s] ### Creating LA Mngr, finished. totSessionCpu=0:03:10 mem=2417.2M
[11/28 14:16:09    189s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/28 14:16:09    189s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:16:09    189s] ### Creating PhyDesignMc. totSessionCpu=0:03:10 mem=2436.3M
[11/28 14:16:09    189s] OPERPROF: Starting DPlace-Init at level 1, MEM:2436.3M
[11/28 14:16:09    189s] z: 2, totalTracks: 1
[11/28 14:16:09    189s] z: 4, totalTracks: 1
[11/28 14:16:09    189s] z: 6, totalTracks: 1
[11/28 14:16:09    189s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:16:10    189s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2436.3M
[11/28 14:16:10    189s] OPERPROF:     Starting CMU at level 3, MEM:2436.3M
[11/28 14:16:10    189s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2436.3M
[11/28 14:16:10    189s] 
[11/28 14:16:10    189s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:16:10    189s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:2436.3M
[11/28 14:16:10    189s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2436.3M
[11/28 14:16:10    189s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2436.3M
[11/28 14:16:10    189s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2436.3MB).
[11/28 14:16:10    189s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:2436.3M
[11/28 14:16:10    189s] TotalInstCnt at PhyDesignMc Initialization: 21,088
[11/28 14:16:10    189s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:10 mem=2436.3M
[11/28 14:16:10    189s] Begin: Area Reclaim Optimization
[11/28 14:16:10    189s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:03:09.9/0:15:04.8 (0.2), mem = 2436.3M
[11/28 14:16:10    189s] 
[11/28 14:16:10    189s] Creating Lib Analyzer ...
[11/28 14:16:10    190s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:16:10    190s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:16:10    190s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:16:10    190s] 
[11/28 14:16:10    190s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:16:11    191s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:11 mem=2436.3M
[11/28 14:16:11    191s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:11 mem=2436.3M
[11/28 14:16:11    191s] Creating Lib Analyzer, finished. 
[11/28 14:16:11    191s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.2
[11/28 14:16:11    191s] ### Creating RouteCongInterface, started
[11/28 14:16:11    191s] 
[11/28 14:16:11    191s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[11/28 14:16:11    191s] 
[11/28 14:16:11    191s] #optDebug: {0, 1.000}
[11/28 14:16:11    191s] ### Creating RouteCongInterface, finished
[11/28 14:16:12    192s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2436.3M
[11/28 14:16:12    192s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2436.3M
[11/28 14:16:12    192s] Reclaim Optimization WNS Slack -10.358  TNS Slack -16507.238 Density 83.21
[11/28 14:16:12    192s] +---------+---------+--------+----------+------------+--------+
[11/28 14:16:12    192s] | Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[11/28 14:16:12    192s] +---------+---------+--------+----------+------------+--------+
[11/28 14:16:12    192s] |   83.21%|        -| -10.358|-16507.238|   0:00:00.0| 2436.3M|
[11/28 14:16:13    193s] |   83.21%|        1| -10.358|-16507.150|   0:00:01.0| 2480.9M|
[11/28 14:16:13    193s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/28 14:16:14    193s] |   83.21%|        0| -10.358|-16507.150|   0:00:01.0| 2480.9M|
[11/28 14:16:21    200s] |   83.14%|      128| -10.358|-16492.396|   0:00:07.0| 2488.9M|
[11/28 14:16:21    201s] |   83.14%|        0| -10.358|-16492.396|   0:00:00.0| 2488.9M|
[11/28 14:16:21    201s] +---------+---------+--------+----------+------------+--------+
[11/28 14:16:21    201s] Reclaim Optimization End WNS Slack -10.358  TNS Slack -16492.397 Density 83.14
[11/28 14:16:21    201s] 
[11/28 14:16:21    201s] ** Summary: Restruct = 1 Buffer Deletion = 0 Declone = 0 Resize = 64 **
[11/28 14:16:21    201s] --------------------------------------------------------------
[11/28 14:16:21    201s] |                                   | Total     | Sequential |
[11/28 14:16:21    201s] --------------------------------------------------------------
[11/28 14:16:21    201s] | Num insts resized                 |      64  |       0    |
[11/28 14:16:21    201s] | Num insts undone                  |      64  |       0    |
[11/28 14:16:21    201s] | Num insts Downsized               |      64  |       0    |
[11/28 14:16:21    201s] | Num insts Samesized               |       0  |       0    |
[11/28 14:16:21    201s] | Num insts Upsized                 |       0  |       0    |
[11/28 14:16:21    201s] | Num multiple commits+uncommits    |       0  |       -    |
[11/28 14:16:21    201s] --------------------------------------------------------------
[11/28 14:16:21    201s] Bottom Preferred Layer:
[11/28 14:16:21    201s]     None
[11/28 14:16:21    201s] Via Pillar Rule:
[11/28 14:16:21    201s]     None
[11/28 14:16:21    201s] End: Core Area Reclaim Optimization (cpu = 0:00:11.2) (real = 0:00:11.0) **
[11/28 14:16:21    201s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.2
[11/28 14:16:21    201s] *** AreaOpt #1 [finish] : cpu/real = 0:00:11.2/0:00:11.2 (1.0), totSession cpu/real = 0:03:21.2/0:15:16.0 (0.2), mem = 2488.9M
[11/28 14:16:21    201s] 
[11/28 14:16:21    201s] =============================================================================================
[11/28 14:16:21    201s]  Step TAT Report for AreaOpt #1                                                 20.15-s105_1
[11/28 14:16:21    201s] =============================================================================================
[11/28 14:16:21    201s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:16:21    201s] ---------------------------------------------------------------------------------------------
[11/28 14:16:21    201s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:16:21    201s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  11.2 % )     0:00:01.3 /  0:00:01.3    1.0
[11/28 14:16:21    201s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:16:21    201s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 14:16:21    201s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:16:21    201s] [ OptSingleIteration     ]      4   0:00:00.1  (   1.2 % )     0:00:08.7 /  0:00:08.7    1.0
[11/28 14:16:21    201s] [ OptGetWeight           ]    200   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:16:21    201s] [ OptEval                ]    200   0:00:02.1  (  18.3 % )     0:00:02.1 /  0:00:02.1    1.0
[11/28 14:16:21    201s] [ OptCommit              ]    200   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[11/28 14:16:21    201s] [ IncrTimingUpdate       ]     63   0:00:04.6  (  40.6 % )     0:00:04.6 /  0:00:04.6    1.0
[11/28 14:16:21    201s] [ PostCommitDelayUpdate  ]    224   0:00:00.2  (   1.8 % )     0:00:01.9 /  0:00:01.9    1.0
[11/28 14:16:21    201s] [ IncrDelayCalc          ]    352   0:00:01.7  (  15.1 % )     0:00:01.7 /  0:00:01.6    1.0
[11/28 14:16:21    201s] [ MISC                   ]          0:00:01.1  (   9.7 % )     0:00:01.1 /  0:00:01.1    1.0
[11/28 14:16:21    201s] ---------------------------------------------------------------------------------------------
[11/28 14:16:21    201s]  AreaOpt #1 TOTAL                   0:00:11.2  ( 100.0 % )     0:00:11.2 /  0:00:11.2    1.0
[11/28 14:16:21    201s] ---------------------------------------------------------------------------------------------
[11/28 14:16:21    201s] 
[11/28 14:16:21    201s] Executing incremental physical updates
[11/28 14:16:21    201s] Executing incremental physical updates
[11/28 14:16:21    201s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2469.9M
[11/28 14:16:21    201s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.072, MEM:2431.9M
[11/28 14:16:21    201s] TotalInstCnt at PhyDesignMc Destruction: 21,087
[11/28 14:16:21    201s] End: Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=2431.85M, totSessionCpu=0:03:21).
[11/28 14:16:21    201s] Deleting Lib Analyzer.
[11/28 14:16:21    201s] Begin: GigaOpt high fanout net optimization
[11/28 14:16:21    201s] GigaOpt HFN: use maxLocalDensity 1.2
[11/28 14:16:21    201s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/28 14:16:21    201s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:03:21.6/0:15:16.4 (0.2), mem = 2431.9M
[11/28 14:16:21    201s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:16:21    201s] Info: 27 io nets excluded
[11/28 14:16:21    201s] Info: 2 clock nets excluded from IPO operation.
[11/28 14:16:21    201s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.3
[11/28 14:16:21    201s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:16:21    201s] ### Creating PhyDesignMc. totSessionCpu=0:03:22 mem=2431.9M
[11/28 14:16:21    201s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:16:21    201s] OPERPROF: Starting DPlace-Init at level 1, MEM:2431.9M
[11/28 14:16:21    201s] z: 2, totalTracks: 1
[11/28 14:16:21    201s] z: 4, totalTracks: 1
[11/28 14:16:21    201s] z: 6, totalTracks: 1
[11/28 14:16:21    201s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:16:21    201s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2431.9M
[11/28 14:16:21    201s] OPERPROF:     Starting CMU at level 3, MEM:2431.9M
[11/28 14:16:21    201s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2431.9M
[11/28 14:16:21    201s] 
[11/28 14:16:21    201s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:16:21    201s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.018, MEM:2431.9M
[11/28 14:16:21    201s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2431.9M
[11/28 14:16:21    201s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2431.9M
[11/28 14:16:21    201s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2431.9MB).
[11/28 14:16:21    201s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.030, MEM:2431.9M
[11/28 14:16:21    201s] TotalInstCnt at PhyDesignMc Initialization: 21,087
[11/28 14:16:21    201s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:22 mem=2431.9M
[11/28 14:16:21    201s] ### Creating RouteCongInterface, started
[11/28 14:16:21    201s] 
[11/28 14:16:21    201s] Creating Lib Analyzer ...
[11/28 14:16:22    201s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:16:22    201s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:16:22    201s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:16:22    201s] 
[11/28 14:16:22    201s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:16:23    202s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:23 mem=2431.9M
[11/28 14:16:23    202s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:23 mem=2431.9M
[11/28 14:16:23    202s] Creating Lib Analyzer, finished. 
[11/28 14:16:23    202s] 
[11/28 14:16:23    202s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[11/28 14:16:23    202s] 
[11/28 14:16:23    202s] #optDebug: {0, 1.000}
[11/28 14:16:23    202s] ### Creating RouteCongInterface, finished
[11/28 14:16:23    202s] {MG  {5 0 49.2 0.918509} }
[11/28 14:16:24    203s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 14:16:24    203s] Total-nets :: 23664, Stn-nets :: 30, ratio :: 0.126775 %
[11/28 14:16:24    203s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2431.9M
[11/28 14:16:24    203s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.039, MEM:2431.9M
[11/28 14:16:24    203s] TotalInstCnt at PhyDesignMc Destruction: 21,087
[11/28 14:16:24    203s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.3
[11/28 14:16:24    203s] *** DrvOpt #1 [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:03:23.9/0:15:18.7 (0.2), mem = 2431.9M
[11/28 14:16:24    203s] 
[11/28 14:16:24    203s] =============================================================================================
[11/28 14:16:24    203s]  Step TAT Report for DrvOpt #1                                                  20.15-s105_1
[11/28 14:16:24    203s] =============================================================================================
[11/28 14:16:24    203s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:16:24    203s] ---------------------------------------------------------------------------------------------
[11/28 14:16:24    203s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  51.1 % )     0:00:01.2 /  0:00:01.2    1.0
[11/28 14:16:24    203s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:16:24    203s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:16:24    203s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.6 % )     0:00:01.2 /  0:00:01.2    1.0
[11/28 14:16:24    203s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:16:24    203s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:16:24    203s] [ MISC                   ]          0:00:01.0  (  41.6 % )     0:00:01.0 /  0:00:00.9    1.0
[11/28 14:16:24    203s] ---------------------------------------------------------------------------------------------
[11/28 14:16:24    203s]  DrvOpt #1 TOTAL                    0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[11/28 14:16:24    203s] ---------------------------------------------------------------------------------------------
[11/28 14:16:24    203s] 
[11/28 14:16:24    203s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/28 14:16:24    203s] End: GigaOpt high fanout net optimization
[11/28 14:16:24    203s] Begin: GigaOpt DRV Optimization
[11/28 14:16:24    203s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/28 14:16:24    203s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:03:23.9/0:15:18.7 (0.2), mem = 2431.9M
[11/28 14:16:24    203s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:16:24    203s] Info: 27 io nets excluded
[11/28 14:16:24    203s] Info: 2 clock nets excluded from IPO operation.
[11/28 14:16:24    203s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.4
[11/28 14:16:24    203s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:16:24    203s] ### Creating PhyDesignMc. totSessionCpu=0:03:24 mem=2431.9M
[11/28 14:16:24    203s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:16:24    203s] OPERPROF: Starting DPlace-Init at level 1, MEM:2431.9M
[11/28 14:16:24    203s] z: 2, totalTracks: 1
[11/28 14:16:24    203s] z: 4, totalTracks: 1
[11/28 14:16:24    203s] z: 6, totalTracks: 1
[11/28 14:16:24    203s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:16:24    203s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2431.9M
[11/28 14:16:24    203s] OPERPROF:     Starting CMU at level 3, MEM:2431.9M
[11/28 14:16:24    203s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2431.9M
[11/28 14:16:24    203s] 
[11/28 14:16:24    203s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:16:24    203s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:2431.9M
[11/28 14:16:24    203s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2431.9M
[11/28 14:16:24    203s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2431.9M
[11/28 14:16:24    203s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2431.9MB).
[11/28 14:16:24    203s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:2431.9M
[11/28 14:16:24    204s] TotalInstCnt at PhyDesignMc Initialization: 21,087
[11/28 14:16:24    204s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:24 mem=2431.9M
[11/28 14:16:24    204s] ### Creating RouteCongInterface, started
[11/28 14:16:24    204s] 
[11/28 14:16:24    204s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[11/28 14:16:24    204s] 
[11/28 14:16:24    204s] #optDebug: {0, 1.000}
[11/28 14:16:24    204s] ### Creating RouteCongInterface, finished
[11/28 14:16:24    204s] {MG  {5 0 49.2 0.918509} }
[11/28 14:16:25    204s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2450.9M
[11/28 14:16:25    204s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2450.9M
[11/28 14:16:25    205s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 14:16:25    205s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/28 14:16:25    205s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 14:16:25    205s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/28 14:16:25    205s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 14:16:25    205s] Info: violation cost 15597.128906 (cap = 410.138062, tran = 15174.993164, len = 0.000000, fanout load = 0.000000, fanout count = 12.000000, glitch 0.000000)
[11/28 14:16:25    205s] |   426|  9312|    -9.90|   428|   428|    -1.50|     0|     0|     0|     0|   -10.36|-16492.40|       0|       0|       0| 83.14%|          |         |
[11/28 14:16:33    213s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 14:16:33    213s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -7.36|-12883.64|     177|       9|     382| 83.82%| 0:00:08.0|  2523.2M|
[11/28 14:16:33    213s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 14:16:33    213s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -7.36|-12883.64|       0|       0|       0| 83.82%| 0:00:00.0|  2523.2M|
[11/28 14:16:33    213s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 14:16:33    213s] Bottom Preferred Layer:
[11/28 14:16:33    213s]     None
[11/28 14:16:33    213s] Via Pillar Rule:
[11/28 14:16:33    213s]     None
[11/28 14:16:33    213s] 
[11/28 14:16:33    213s] *** Finish DRV Fixing (cpu=0:00:08.6 real=0:00:08.0 mem=2523.2M) ***
[11/28 14:16:33    213s] 
[11/28 14:16:33    213s] Total-nets :: 23850, Stn-nets :: 50, ratio :: 0.209644 %
[11/28 14:16:33    213s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2504.1M
[11/28 14:16:33    213s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.042, MEM:2460.1M
[11/28 14:16:33    213s] TotalInstCnt at PhyDesignMc Destruction: 21,273
[11/28 14:16:33    213s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.4
[11/28 14:16:33    213s] *** DrvOpt #2 [finish] : cpu/real = 0:00:09.6/0:00:09.6 (1.0), totSession cpu/real = 0:03:33.5/0:15:28.4 (0.2), mem = 2460.1M
[11/28 14:16:33    213s] 
[11/28 14:16:33    213s] =============================================================================================
[11/28 14:16:33    213s]  Step TAT Report for DrvOpt #2                                                  20.15-s105_1
[11/28 14:16:33    213s] =============================================================================================
[11/28 14:16:33    213s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:16:33    213s] ---------------------------------------------------------------------------------------------
[11/28 14:16:33    213s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:16:33    213s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:16:33    213s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:16:33    213s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.2
[11/28 14:16:33    213s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:16:33    213s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:08.3 /  0:00:08.3    1.0
[11/28 14:16:33    213s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:16:33    213s] [ OptEval                ]      6   0:00:02.0  (  20.8 % )     0:00:02.0 /  0:00:02.0    1.0
[11/28 14:16:33    213s] [ OptCommit              ]      6   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    0.9
[11/28 14:16:33    213s] [ IncrTimingUpdate       ]      6   0:00:01.3  (  13.6 % )     0:00:01.3 /  0:00:01.3    1.0
[11/28 14:16:33    213s] [ PostCommitDelayUpdate  ]      6   0:00:00.5  (   5.4 % )     0:00:04.7 /  0:00:04.7    1.0
[11/28 14:16:33    213s] [ IncrDelayCalc          ]     57   0:00:04.2  (  43.7 % )     0:00:04.2 /  0:00:04.2    1.0
[11/28 14:16:33    213s] [ DrvFindVioNets         ]      3   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:16:33    213s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[11/28 14:16:33    213s] [ MISC                   ]          0:00:00.9  (   9.7 % )     0:00:00.9 /  0:00:00.9    1.0
[11/28 14:16:33    213s] ---------------------------------------------------------------------------------------------
[11/28 14:16:33    213s]  DrvOpt #2 TOTAL                    0:00:09.6  ( 100.0 % )     0:00:09.6 /  0:00:09.6    1.0
[11/28 14:16:33    213s] ---------------------------------------------------------------------------------------------
[11/28 14:16:33    213s] 
[11/28 14:16:33    213s] End: GigaOpt DRV Optimization
[11/28 14:16:33    213s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/28 14:16:33    213s] **optDesign ... cpu = 0:00:37, real = 0:00:36, mem = 1681.1M, totSessionCpu=0:03:34 **
[11/28 14:16:33    213s] 
[11/28 14:16:33    213s] Active setup views:
[11/28 14:16:33    213s]  av_func_mode_max
[11/28 14:16:33    213s]   Dominating endpoints: 0
[11/28 14:16:33    213s]   Dominating TNS: -0.000
[11/28 14:16:33    213s] 
[11/28 14:16:33    213s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 14:16:33    213s] Deleting Lib Analyzer.
[11/28 14:16:33    213s] Begin: GigaOpt Global Optimization
[11/28 14:16:33    213s] *info: use new DP (enabled)
[11/28 14:16:33    213s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/28 14:16:33    213s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:16:33    213s] Info: 27 io nets excluded
[11/28 14:16:33    213s] Info: 2 clock nets excluded from IPO operation.
[11/28 14:16:33    213s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:03:33.7/0:15:28.6 (0.2), mem = 2460.1M
[11/28 14:16:33    213s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.5
[11/28 14:16:33    213s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:16:33    213s] ### Creating PhyDesignMc. totSessionCpu=0:03:34 mem=2460.1M
[11/28 14:16:33    213s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:16:33    213s] OPERPROF: Starting DPlace-Init at level 1, MEM:2460.1M
[11/28 14:16:33    213s] z: 2, totalTracks: 1
[11/28 14:16:33    213s] z: 4, totalTracks: 1
[11/28 14:16:33    213s] z: 6, totalTracks: 1
[11/28 14:16:33    213s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:16:33    213s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2460.1M
[11/28 14:16:33    213s] OPERPROF:     Starting CMU at level 3, MEM:2460.1M
[11/28 14:16:33    213s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2460.1M
[11/28 14:16:33    213s] 
[11/28 14:16:33    213s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:16:33    213s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2460.1M
[11/28 14:16:33    213s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2460.1M
[11/28 14:16:33    213s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2460.1M
[11/28 14:16:33    213s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2460.1MB).
[11/28 14:16:33    213s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.032, MEM:2460.1M
[11/28 14:16:34    213s] TotalInstCnt at PhyDesignMc Initialization: 21,273
[11/28 14:16:34    213s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:34 mem=2460.1M
[11/28 14:16:34    213s] ### Creating RouteCongInterface, started
[11/28 14:16:34    213s] 
[11/28 14:16:34    213s] Creating Lib Analyzer ...
[11/28 14:16:34    213s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:16:34    213s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:16:34    213s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:16:34    213s] 
[11/28 14:16:34    213s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:16:35    214s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:35 mem=2460.1M
[11/28 14:16:35    214s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:35 mem=2460.1M
[11/28 14:16:35    214s] Creating Lib Analyzer, finished. 
[11/28 14:16:35    215s] 
[11/28 14:16:35    215s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[11/28 14:16:35    215s] 
[11/28 14:16:35    215s] #optDebug: {0, 1.000}
[11/28 14:16:35    215s] ### Creating RouteCongInterface, finished
[11/28 14:16:35    215s] {MG  {5 0 49.2 0.918509} }
[11/28 14:16:35    215s] *info: 27 io nets excluded
[11/28 14:16:35    215s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:16:35    215s] *info: 2 clock nets excluded
[11/28 14:16:35    215s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2479.2M
[11/28 14:16:35    215s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2479.2M
[11/28 14:16:36    215s] ** GigaOpt Global Opt WNS Slack -7.358  TNS Slack -12883.637 
[11/28 14:16:36    216s] +--------+----------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:16:36    216s] |  WNS   |   TNS    | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/28 14:16:36    216s] +--------+----------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:16:36    216s] |  -7.358|-12883.637|   83.82%|   0:00:00.0| 2479.2M|av_func_mode_max|  default| CORE/img_reg_6__2__7_/D          |
[11/28 14:16:47    226s] |  -5.027| -9066.377|   84.25%|   0:00:11.0| 2567.8M|av_func_mode_max|  default| CORE/img_reg_7__1__3_/D          |
[11/28 14:16:58    237s] |  -3.530| -6366.498|   85.88%|   0:00:11.0| 2583.0M|av_func_mode_max|  default| CORE/img_reg_5__13__7_/D         |
[11/28 14:16:59    239s] |  -3.530| -6366.498|   85.88%|   0:00:01.0| 2589.6M|av_func_mode_max|  default| CORE/img_reg_5__13__7_/D         |
[11/28 14:17:18    258s] |  -2.766| -4998.571|   87.72%|   0:00:19.0| 2589.6M|av_func_mode_max|  default| CORE/img_reg_5__13__7_/D         |
[11/28 14:17:29    268s] |  -2.373| -4290.725|   87.71%|   0:00:11.0| 2685.0M|av_func_mode_max|  default| CORE/img_reg_9__4__4_/D          |
[11/28 14:17:36    276s] |  -2.058| -3587.767|   87.96%|   0:00:07.0| 2685.0M|av_func_mode_max|  default| CORE/img_reg_4__4__4_/D          |
[11/28 14:17:37    277s] |  -2.058| -3587.767|   87.96%|   0:00:01.0| 2685.0M|av_func_mode_max|  default| CORE/img_reg_4__4__4_/D          |
[11/28 14:17:44    284s] |  -1.912| -3327.020|   88.38%|   0:00:07.0| 2685.0M|av_func_mode_max|  default| CORE/img_reg_4__4__4_/D          |
[11/28 14:17:52    292s] |  -1.442| -2406.863|   88.21%|   0:00:08.0| 2685.0M|av_func_mode_max|  default| CORE/img_reg_4__4__4_/D          |
[11/28 14:17:57    297s] |  -1.248| -1992.039|   88.42%|   0:00:05.0| 2682.0M|av_func_mode_max|  default| CORE/img_reg_12__6__4_/D         |
[11/28 14:17:58    297s] |  -1.248| -1992.039|   88.42%|   0:00:01.0| 2682.0M|av_func_mode_max|  default| CORE/img_reg_12__6__4_/D         |
[11/28 14:18:01    301s] |  -1.132| -1893.015|   88.68%|   0:00:03.0| 2682.0M|av_func_mode_max|  default| CORE/img_reg_10__5__0_/D         |
[11/28 14:18:09    309s] |  -1.036| -1318.051|   88.67%|   0:00:08.0| 2682.0M|av_func_mode_max|  default| CORE/img_reg_8__11__4_/D         |
[11/28 14:18:14    314s] |  -0.966| -1083.636|   89.14%|   0:00:05.0| 2682.0M|av_func_mode_max|  default| CORE/img_reg_8__11__4_/D         |
[11/28 14:18:15    315s] |  -0.966| -1083.636|   89.14%|   0:00:01.0| 2682.0M|av_func_mode_max|  default| CORE/img_reg_8__11__4_/D         |
[11/28 14:18:18    318s] |  -0.712| -1007.208|   89.43%|   0:00:03.0| 2682.0M|av_func_mode_max|  default| CORE/img_reg_10__5__0_/D         |
[11/28 14:18:25    325s] |  -0.582|  -715.987|   89.34%|   0:00:07.0| 2682.0M|av_func_mode_max|  default| CORE/img_reg_4__2__0_/D          |
[11/28 14:18:29    329s] |  -0.530|  -581.267|   89.68%|   0:00:04.0| 2682.0M|av_func_mode_max|  default| CORE/img_reg_10__5__0_/D         |
[11/28 14:18:30    330s] |  -0.530|  -581.267|   89.68%|   0:00:01.0| 2682.0M|av_func_mode_max|  default| CORE/img_reg_10__5__0_/D         |
[11/28 14:18:32    332s] |  -0.504|  -553.630|   89.83%|   0:00:02.0| 2682.0M|av_func_mode_max|  default| CORE/img_reg_10__5__0_/D         |
[11/28 14:18:39    339s] |  -0.473|  -457.957|   89.86%|   0:00:07.0| 2682.0M|av_func_mode_max|  default| CORE/img_reg_10__5__0_/D         |
[11/28 14:18:42    342s] |  -0.474|  -439.615|   90.15%|   0:00:03.0| 2682.0M|av_func_mode_max|  default| CORE/img_reg_10__5__0_/D         |
[11/28 14:18:43    343s] |  -0.474|  -439.615|   90.15%|   0:00:01.0| 2682.0M|av_func_mode_max|  default| CORE/img_reg_10__5__0_/D         |
[11/28 14:18:44    344s] |  -0.419|  -341.616|   90.31%|   0:00:01.0| 2682.0M|av_func_mode_max|  default| CORE/img_reg_10__5__0_/D         |
[11/28 14:18:50    349s] |  -0.421|  -338.600|   90.29%|   0:00:06.0| 2680.0M|av_func_mode_max|  default| CORE/img_reg_4__2__0_/D          |
[11/28 14:18:52    352s] |  -0.422|  -340.470|   90.50%|   0:00:02.0| 2680.0M|av_func_mode_max|  default| CORE/img_reg_4__2__0_/D          |
[11/28 14:18:52    352s] |  -0.422|  -340.470|   90.50%|   0:00:00.0| 2680.0M|av_func_mode_max|  default| CORE/img_reg_4__2__0_/D          |
[11/28 14:18:54    354s] |  -0.423|  -339.381|   90.61%|   0:00:02.0| 2680.0M|av_func_mode_max|  default| CORE/img_reg_4__2__0_/D          |
[11/28 14:18:58    358s] |  -0.381|  -346.138|   90.62%|   0:00:04.0| 2680.0M|av_func_mode_max|  default| CORE/img_reg_5__14__0_/D         |
[11/28 14:19:00    360s] |  -0.378|  -342.832|   90.73%|   0:00:02.0| 2680.0M|av_func_mode_max|  default| CORE/img_reg_0__5__0_/D          |
[11/28 14:19:01    361s] |  -0.378|  -342.832|   90.73%|   0:00:01.0| 2680.0M|av_func_mode_max|  default| CORE/img_reg_0__5__0_/D          |
[11/28 14:19:02    362s] |  -0.396|  -324.755|   90.79%|   0:00:01.0| 2680.0M|av_func_mode_max|  default| CORE/img_reg_5__7__0_/D          |
[11/28 14:19:07    367s] |  -0.363|  -237.686|   90.75%|   0:00:05.0| 2680.0M|av_func_mode_max|  default| CORE/img_reg_5__7__0_/D          |
[11/28 14:19:09    369s] |  -0.288|  -207.157|   90.83%|   0:00:02.0| 2680.0M|av_func_mode_max|  default| CORE/img_reg_12__13__5_/D        |
[11/28 14:19:09    369s] |  -0.288|  -207.157|   90.83%|   0:00:00.0| 2680.0M|av_func_mode_max|  default| CORE/img_reg_12__13__5_/D        |
[11/28 14:19:11    371s] |  -0.289|  -199.756|   90.90%|   0:00:02.0| 2680.0M|av_func_mode_max|  default| CORE/img_reg_4__2__0_/D          |
[11/28 14:19:15    375s] |  -0.289|  -197.127|   90.84%|   0:00:04.0| 2680.0M|av_func_mode_max|  default| CORE/img_reg_4__2__0_/D          |
[11/28 14:19:17    377s] |  -0.289|  -188.641|   90.92%|   0:00:02.0| 2680.0M|av_func_mode_max|  default| CORE/img_reg_4__2__0_/D          |
[11/28 14:19:17    377s] |  -0.289|  -188.641|   90.92%|   0:00:00.0| 2680.0M|av_func_mode_max|  default| CORE/img_reg_4__2__0_/D          |
[11/28 14:19:18    378s] |  -0.289|  -185.410|   90.97%|   0:00:01.0| 2680.0M|av_func_mode_max|  default| CORE/img_reg_4__2__0_/D          |
[11/28 14:19:22    382s] |  -0.284|  -192.426|   90.95%|   0:00:04.0| 2680.0M|av_func_mode_max|  default| CORE/img_reg_4__2__0_/D          |
[11/28 14:19:22    382s] +--------+----------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:19:22    382s] 
[11/28 14:19:22    382s] *** Finish pre-CTS Global Setup Fixing (cpu=0:02:47 real=0:02:46 mem=2680.0M) ***
[11/28 14:19:22    382s] 
[11/28 14:19:22    382s] *** Finish pre-CTS Setup Fixing (cpu=0:02:47 real=0:02:46 mem=2680.0M) ***
[11/28 14:19:22    382s] Bottom Preferred Layer:
[11/28 14:19:22    382s]     None
[11/28 14:19:22    382s] Via Pillar Rule:
[11/28 14:19:22    382s]     None
[11/28 14:19:22    382s] ** GigaOpt Global Opt End WNS Slack -0.284  TNS Slack -192.426 
[11/28 14:19:22    382s] Total-nets :: 24618, Stn-nets :: 621, ratio :: 2.52254 %
[11/28 14:19:22    382s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2660.9M
[11/28 14:19:22    382s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.075, MEM:2502.9M
[11/28 14:19:22    382s] TotalInstCnt at PhyDesignMc Destruction: 22,041
[11/28 14:19:22    382s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.5
[11/28 14:19:22    382s] *** GlobalOpt #1 [finish] : cpu/real = 0:02:49.0/0:02:48.8 (1.0), totSession cpu/real = 0:06:22.7/0:18:17.4 (0.3), mem = 2502.9M
[11/28 14:19:22    382s] 
[11/28 14:19:22    382s] =============================================================================================
[11/28 14:19:22    382s]  Step TAT Report for GlobalOpt #1                                               20.15-s105_1
[11/28 14:19:22    382s] =============================================================================================
[11/28 14:19:22    382s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:19:22    382s] ---------------------------------------------------------------------------------------------
[11/28 14:19:22    382s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:19:22    382s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   0.6 % )     0:00:01.1 /  0:00:01.1    1.0
[11/28 14:19:22    382s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:19:22    382s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 14:19:22    382s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:01.1 /  0:00:01.2    1.0
[11/28 14:19:22    382s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:19:22    382s] [ TransformInit          ]      1   0:00:00.8  (   0.5 % )     0:00:00.8 /  0:00:00.8    1.0
[11/28 14:19:22    382s] [ OptSingleIteration     ]     41   0:00:00.6  (   0.3 % )     0:02:46.1 /  0:02:46.3    1.0
[11/28 14:19:22    382s] [ OptGetWeight           ]     41   0:00:07.9  (   4.7 % )     0:00:07.9 /  0:00:07.9    1.0
[11/28 14:19:22    382s] [ OptEval                ]     41   0:01:41.1  (  59.9 % )     0:01:41.1 /  0:01:41.4    1.0
[11/28 14:19:22    382s] [ OptCommit              ]     41   0:00:01.9  (   1.1 % )     0:00:01.9 /  0:00:01.9    1.0
[11/28 14:19:22    382s] [ IncrTimingUpdate       ]     31   0:00:10.0  (   5.9 % )     0:00:10.0 /  0:00:10.0    1.0
[11/28 14:19:22    382s] [ PostCommitDelayUpdate  ]     41   0:00:02.7  (   1.6 % )     0:00:22.6 /  0:00:22.6    1.0
[11/28 14:19:22    382s] [ IncrDelayCalc          ]    461   0:00:19.9  (  11.8 % )     0:00:19.9 /  0:00:19.9    1.0
[11/28 14:19:22    382s] [ SetupOptGetWorkingSet  ]     41   0:00:08.7  (   5.2 % )     0:00:08.7 /  0:00:08.7    1.0
[11/28 14:19:22    382s] [ SetupOptGetActiveNode  ]     41   0:00:01.4  (   0.8 % )     0:00:01.4 /  0:00:01.4    1.0
[11/28 14:19:22    382s] [ SetupOptSlackGraph     ]     41   0:00:11.9  (   7.0 % )     0:00:11.9 /  0:00:12.0    1.0
[11/28 14:19:22    382s] [ MISC                   ]          0:00:00.6  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 14:19:22    382s] ---------------------------------------------------------------------------------------------
[11/28 14:19:22    382s]  GlobalOpt #1 TOTAL                 0:02:48.8  ( 100.0 % )     0:02:48.8 /  0:02:49.0    1.0
[11/28 14:19:22    382s] ---------------------------------------------------------------------------------------------
[11/28 14:19:22    382s] 
[11/28 14:19:22    382s] End: GigaOpt Global Optimization
[11/28 14:19:22    382s] *** Timing NOT met, worst failing slack is -0.284
[11/28 14:19:22    382s] *** Check timing (0:00:00.0)
[11/28 14:19:22    382s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 14:19:22    382s] Deleting Lib Analyzer.
[11/28 14:19:22    382s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/28 14:19:22    382s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:19:22    382s] Info: 27 io nets excluded
[11/28 14:19:22    382s] Info: 2 clock nets excluded from IPO operation.
[11/28 14:19:22    382s] ### Creating LA Mngr. totSessionCpu=0:06:23 mem=2502.9M
[11/28 14:19:22    382s] ### Creating LA Mngr, finished. totSessionCpu=0:06:23 mem=2502.9M
[11/28 14:19:22    382s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/28 14:19:22    382s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:19:22    382s] ### Creating PhyDesignMc. totSessionCpu=0:06:23 mem=2522.0M
[11/28 14:19:22    382s] OPERPROF: Starting DPlace-Init at level 1, MEM:2522.0M
[11/28 14:19:22    382s] z: 2, totalTracks: 1
[11/28 14:19:22    382s] z: 4, totalTracks: 1
[11/28 14:19:22    382s] z: 6, totalTracks: 1
[11/28 14:19:22    382s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:19:22    382s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2522.0M
[11/28 14:19:22    382s] OPERPROF:     Starting CMU at level 3, MEM:2522.0M
[11/28 14:19:22    382s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2522.0M
[11/28 14:19:22    382s] 
[11/28 14:19:22    382s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:19:22    382s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.020, MEM:2522.0M
[11/28 14:19:22    382s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2522.0M
[11/28 14:19:22    382s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2522.0M
[11/28 14:19:22    382s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2522.0MB).
[11/28 14:19:22    382s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.035, MEM:2522.0M
[11/28 14:19:22    382s] TotalInstCnt at PhyDesignMc Initialization: 22,041
[11/28 14:19:22    382s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:23 mem=2522.0M
[11/28 14:19:22    382s] Begin: Area Reclaim Optimization
[11/28 14:19:22    382s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:06:23.0/0:18:17.6 (0.3), mem = 2522.0M
[11/28 14:19:22    382s] 
[11/28 14:19:22    382s] Creating Lib Analyzer ...
[11/28 14:19:23    383s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:19:23    383s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:19:23    383s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:19:23    383s] 
[11/28 14:19:23    383s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:19:24    384s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:24 mem=2524.0M
[11/28 14:19:24    384s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:24 mem=2524.0M
[11/28 14:19:24    384s] Creating Lib Analyzer, finished. 
[11/28 14:19:24    384s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.6
[11/28 14:19:24    384s] ### Creating RouteCongInterface, started
[11/28 14:19:24    384s] 
[11/28 14:19:24    384s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[11/28 14:19:24    384s] 
[11/28 14:19:24    384s] #optDebug: {0, 1.000}
[11/28 14:19:24    384s] ### Creating RouteCongInterface, finished
[11/28 14:19:24    384s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2524.0M
[11/28 14:19:24    384s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2524.0M
[11/28 14:19:24    384s] Reclaim Optimization WNS Slack -0.284  TNS Slack -192.426 Density 90.95
[11/28 14:19:24    384s] +---------+---------+--------+--------+------------+--------+
[11/28 14:19:24    384s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/28 14:19:24    384s] +---------+---------+--------+--------+------------+--------+
[11/28 14:19:24    384s] |   90.95%|        -|  -0.284|-192.426|   0:00:00.0| 2524.0M|
[11/28 14:19:25    385s] |   90.95%|        4|  -0.284|-192.354|   0:00:01.0| 2562.2M|
[11/28 14:19:25    385s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/28 14:19:25    385s] |   90.95%|        0|  -0.284|-192.354|   0:00:00.0| 2562.2M|
[11/28 14:19:27    387s] |   90.55%|      149|  -0.285|-192.583|   0:00:02.0| 2562.2M|
[11/28 14:19:42    402s] |   89.11%|     1234|  -0.225|-126.718|   0:00:15.0| 2562.2M|
[11/28 14:19:45    405s] |   89.04%|       88|  -0.225|-126.205|   0:00:03.0| 2562.2M|
[11/28 14:19:45    405s] |   89.04%|        7|  -0.225|-126.207|   0:00:00.0| 2562.2M|
[11/28 14:19:46    406s] |   89.04%|        3|  -0.225|-125.990|   0:00:01.0| 2562.2M|
[11/28 14:19:46    406s] |   89.04%|        0|  -0.225|-125.990|   0:00:00.0| 2562.2M|
[11/28 14:19:46    406s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/28 14:19:46    406s] |   89.04%|        0|  -0.225|-125.990|   0:00:00.0| 2562.2M|
[11/28 14:19:46    406s] +---------+---------+--------+--------+------------+--------+
[11/28 14:19:46    406s] Reclaim Optimization End WNS Slack -0.225  TNS Slack -125.990 Density 89.04
[11/28 14:19:46    406s] 
[11/28 14:19:46    406s] ** Summary: Restruct = 4 Buffer Deletion = 127 Declone = 29 Resize = 1178 **
[11/28 14:19:46    406s] --------------------------------------------------------------
[11/28 14:19:46    406s] |                                   | Total     | Sequential |
[11/28 14:19:46    406s] --------------------------------------------------------------
[11/28 14:19:46    406s] | Num insts resized                 |    1125  |      11    |
[11/28 14:19:46    406s] | Num insts undone                  |     147  |       0    |
[11/28 14:19:46    406s] | Num insts Downsized               |    1125  |      11    |
[11/28 14:19:46    406s] | Num insts Samesized               |       0  |       0    |
[11/28 14:19:46    406s] | Num insts Upsized                 |       0  |       0    |
[11/28 14:19:46    406s] | Num multiple commits+uncommits    |      67  |       -    |
[11/28 14:19:46    406s] --------------------------------------------------------------
[11/28 14:19:46    406s] Bottom Preferred Layer:
[11/28 14:19:46    406s]     None
[11/28 14:19:46    406s] Via Pillar Rule:
[11/28 14:19:46    406s]     None
[11/28 14:19:46    406s] End: Core Area Reclaim Optimization (cpu = 0:00:23.7) (real = 0:00:24.0) **
[11/28 14:19:46    406s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.6
[11/28 14:19:46    406s] *** AreaOpt #2 [finish] : cpu/real = 0:00:23.7/0:00:23.7 (1.0), totSession cpu/real = 0:06:46.7/0:18:41.2 (0.4), mem = 2562.2M
[11/28 14:19:46    406s] 
[11/28 14:19:46    406s] =============================================================================================
[11/28 14:19:46    406s]  Step TAT Report for AreaOpt #2                                                 20.15-s105_1
[11/28 14:19:46    406s] =============================================================================================
[11/28 14:19:46    406s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:19:46    406s] ---------------------------------------------------------------------------------------------
[11/28 14:19:46    406s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:19:46    406s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   4.5 % )     0:00:01.1 /  0:00:01.1    1.0
[11/28 14:19:46    406s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:19:46    406s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:19:46    406s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:19:46    406s] [ OptSingleIteration     ]      9   0:00:00.3  (   1.3 % )     0:00:21.7 /  0:00:21.7    1.0
[11/28 14:19:46    406s] [ OptGetWeight           ]    389   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[11/28 14:19:46    406s] [ OptEval                ]    389   0:00:04.7  (  19.9 % )     0:00:04.7 /  0:00:04.7    1.0
[11/28 14:19:46    406s] [ OptCommit              ]    389   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 14:19:46    406s] [ IncrTimingUpdate       ]    145   0:00:10.0  (  42.2 % )     0:00:10.0 /  0:00:10.0    1.0
[11/28 14:19:46    406s] [ PostCommitDelayUpdate  ]    433   0:00:00.7  (   3.0 % )     0:00:06.5 /  0:00:06.5    1.0
[11/28 14:19:46    406s] [ IncrDelayCalc          ]    771   0:00:05.8  (  24.6 % )     0:00:05.8 /  0:00:05.9    1.0
[11/28 14:19:46    406s] [ MISC                   ]          0:00:00.7  (   3.1 % )     0:00:00.7 /  0:00:00.8    1.0
[11/28 14:19:46    406s] ---------------------------------------------------------------------------------------------
[11/28 14:19:46    406s]  AreaOpt #2 TOTAL                   0:00:23.7  ( 100.0 % )     0:00:23.7 /  0:00:23.7    1.0
[11/28 14:19:46    406s] ---------------------------------------------------------------------------------------------
[11/28 14:19:46    406s] 
[11/28 14:19:46    406s] Executing incremental physical updates
[11/28 14:19:46    406s] Executing incremental physical updates
[11/28 14:19:46    406s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2543.1M
[11/28 14:19:46    406s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.062, MEM:2505.1M
[11/28 14:19:46    406s] TotalInstCnt at PhyDesignMc Destruction: 21,885
[11/28 14:19:46    406s] End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:24, mem=2505.09M, totSessionCpu=0:06:47).
[11/28 14:19:46    406s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2505.1M
[11/28 14:19:46    406s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.024, MEM:2505.1M
[11/28 14:19:46    407s] **INFO: Flow update: Design is easy to close.
[11/28 14:19:46    407s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:06:47.0/0:18:41.6 (0.4), mem = 2505.1M
[11/28 14:19:46    407s] 
[11/28 14:19:46    407s] *** Start incrementalPlace ***
[11/28 14:19:46    407s] User Input Parameters:
[11/28 14:19:46    407s] - Congestion Driven    : On
[11/28 14:19:46    407s] - Timing Driven        : On
[11/28 14:19:46    407s] - Area-Violation Based : On
[11/28 14:19:46    407s] - Start Rollback Level : -5
[11/28 14:19:46    407s] - Legalized            : On
[11/28 14:19:46    407s] - Window Based         : Off
[11/28 14:19:46    407s] - eDen incr mode       : Off
[11/28 14:19:46    407s] - Small incr mode      : Off
[11/28 14:19:46    407s] 
[11/28 14:19:46    407s] no activity file in design. spp won't run.
[11/28 14:19:47    407s] 
[11/28 14:19:47    407s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:19:47    407s] Deleting Lib Analyzer.
[11/28 14:19:47    407s] 
[11/28 14:19:47    407s] TimeStamp Deleting Cell Server End ...
[11/28 14:19:47    407s] Effort level <high> specified for reg2reg path_group
[11/28 14:19:47    407s] No Views given, use default active views for adaptive view pruning
[11/28 14:19:47    407s] SKP will enable view:
[11/28 14:19:47    407s]   av_func_mode_max
[11/28 14:19:47    407s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2505.1M
[11/28 14:19:47    407s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.016, MEM:2505.1M
[11/28 14:19:47    407s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2505.1M
[11/28 14:19:47    407s] Starting Early Global Route congestion estimation: mem = 2505.1M
[11/28 14:19:47    407s] (I)       Started Import and model ( Curr Mem: 2505.09 MB )
[11/28 14:19:47    407s] (I)       Started Create place DB ( Curr Mem: 2505.09 MB )
[11/28 14:19:47    407s] (I)       Started Import place data ( Curr Mem: 2505.09 MB )
[11/28 14:19:47    407s] (I)       Started Read instances and placement ( Curr Mem: 2505.09 MB )
[11/28 14:19:47    407s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2511.46 MB )
[11/28 14:19:47    407s] (I)       Started Read nets ( Curr Mem: 2511.46 MB )
[11/28 14:19:47    407s] (I)       Finished Read nets ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] (I)       Finished Import place data ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] (I)       Finished Create place DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] (I)       Started Create route DB ( Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] (I)       == Non-default Options ==
[11/28 14:19:47    407s] (I)       Maximum routing layer                              : 6
[11/28 14:19:47    407s] (I)       Number of threads                                  : 1
[11/28 14:19:47    407s] (I)       Use non-blocking free Dbs wires                    : false
[11/28 14:19:47    407s] (I)       Method to set GCell size                           : row
[11/28 14:19:47    407s] (I)       Counted 6678 PG shapes. We will not process PG shapes layer by layer.
[11/28 14:19:47    407s] (I)       Started Import route data (1T) ( Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] (I)       ============== Pin Summary ==============
[11/28 14:19:47    407s] (I)       +-------+--------+---------+------------+
[11/28 14:19:47    407s] (I)       | Layer | # pins | % total |      Group |
[11/28 14:19:47    407s] (I)       +-------+--------+---------+------------+
[11/28 14:19:47    407s] (I)       |     1 |  85144 |  100.00 |        Pin |
[11/28 14:19:47    407s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/28 14:19:47    407s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/28 14:19:47    407s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/28 14:19:47    407s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/28 14:19:47    407s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/28 14:19:47    407s] (I)       +-------+--------+---------+------------+
[11/28 14:19:47    407s] (I)       Use row-based GCell size
[11/28 14:19:47    407s] (I)       Use row-based GCell align
[11/28 14:19:47    407s] (I)       GCell unit size   : 5040
[11/28 14:19:47    407s] (I)       GCell multiplier  : 1
[11/28 14:19:47    407s] (I)       GCell row height  : 5040
[11/28 14:19:47    407s] (I)       Actual row height : 5040
[11/28 14:19:47    407s] (I)       GCell align ref   : 240560 240800
[11/28 14:19:47    407s] [NR-eGR] Track table information for default rule: 
[11/28 14:19:47    407s] [NR-eGR] metal1 has no routable track
[11/28 14:19:47    407s] [NR-eGR] metal2 has single uniform track structure
[11/28 14:19:47    407s] [NR-eGR] metal3 has single uniform track structure
[11/28 14:19:47    407s] [NR-eGR] metal4 has single uniform track structure
[11/28 14:19:47    407s] [NR-eGR] metal5 has single uniform track structure
[11/28 14:19:47    407s] [NR-eGR] metal6 has single uniform track structure
[11/28 14:19:47    407s] (I)       =================== Default via ====================
[11/28 14:19:47    407s] (I)       +---+------------------+---------------------------+
[11/28 14:19:47    407s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/28 14:19:47    407s] (I)       +---+------------------+---------------------------+
[11/28 14:19:47    407s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/28 14:19:47    407s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/28 14:19:47    407s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/28 14:19:47    407s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/28 14:19:47    407s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/28 14:19:47    407s] (I)       +---+------------------+---------------------------+
[11/28 14:19:47    407s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] (I)       Started Read routing blockages ( Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] (I)       Started Read instance blockages ( Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] (I)       Started Read PG blockages ( Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] [NR-eGR] Read 6714 PG shapes
[11/28 14:19:47    407s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] (I)       Started Read boundary cut boxes ( Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] [NR-eGR] #Routing Blockages  : 0
[11/28 14:19:47    407s] [NR-eGR] #Instance Blockages : 3274
[11/28 14:19:47    407s] [NR-eGR] #PG Blockages       : 6714
[11/28 14:19:47    407s] [NR-eGR] #Halo Blockages     : 0
[11/28 14:19:47    407s] [NR-eGR] #Boundary Blockages : 0
[11/28 14:19:47    407s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] (I)       Started Read blackboxes ( Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/28 14:19:47    407s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] (I)       Started Read prerouted ( Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/28 14:19:47    407s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] (I)       Started Read unlegalized nets ( Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] (I)       Started Read nets ( Curr Mem: 2517.96 MB )
[11/28 14:19:47    407s] [NR-eGR] Read numTotalNets=24462  numIgnoredNets=0
[11/28 14:19:47    407s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2523.75 MB )
[11/28 14:19:47    407s] (I)       Started Set up via pillars ( Curr Mem: 2523.75 MB )
[11/28 14:19:47    407s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2523.75 MB )
[11/28 14:19:47    407s] (I)       early_global_route_priority property id does not exist.
[11/28 14:19:47    407s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2523.75 MB )
[11/28 14:19:47    407s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2523.75 MB )
[11/28 14:19:47    407s] (I)       Model blockages into capacity
[11/28 14:19:47    407s] (I)       Read Num Blocks=9988  Num Prerouted Wires=0  Num CS=0
[11/28 14:19:47    407s] (I)       Started Initialize 3D capacity ( Curr Mem: 2523.75 MB )
[11/28 14:19:47    407s] (I)       Layer 1 (V) : #blockages 6254 : #preroutes 0
[11/28 14:19:47    407s] (I)       Layer 2 (H) : #blockages 2442 : #preroutes 0
[11/28 14:19:47    407s] (I)       Layer 3 (V) : #blockages 739 : #preroutes 0
[11/28 14:19:47    407s] (I)       Layer 4 (H) : #blockages 281 : #preroutes 0
[11/28 14:19:47    407s] (I)       Layer 5 (V) : #blockages 272 : #preroutes 0
[11/28 14:19:47    407s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2523.75 MB )
[11/28 14:19:47    407s] (I)       -- layer congestion ratio --
[11/28 14:19:47    407s] (I)       Layer 1 : 0.100000
[11/28 14:19:47    407s] (I)       Layer 2 : 0.700000
[11/28 14:19:47    407s] (I)       Layer 3 : 0.700000
[11/28 14:19:47    407s] (I)       Layer 4 : 0.700000
[11/28 14:19:47    407s] (I)       Layer 5 : 0.700000
[11/28 14:19:47    407s] (I)       Layer 6 : 0.700000
[11/28 14:19:47    407s] (I)       ----------------------------
[11/28 14:19:47    407s] (I)       Number of ignored nets                =      0
[11/28 14:19:47    407s] (I)       Number of connected nets              =      0
[11/28 14:19:47    407s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/28 14:19:47    407s] (I)       Number of clock nets                  =      2.  Ignored: No
[11/28 14:19:47    407s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/28 14:19:47    407s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/28 14:19:47    407s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 14:19:47    407s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/28 14:19:47    407s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/28 14:19:47    407s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 14:19:47    407s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 14:19:47    407s] (I)       Finished Import route data (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2523.75 MB )
[11/28 14:19:47    407s] (I)       Finished Create route DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2523.75 MB )
[11/28 14:19:47    407s] (I)       Started Read aux data ( Curr Mem: 2523.75 MB )
[11/28 14:19:47    407s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2523.75 MB )
[11/28 14:19:47    407s] (I)       Started Others data preparation ( Curr Mem: 2523.75 MB )
[11/28 14:19:47    407s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/28 14:19:47    407s] **WARN: (IMPPSP-2001):	There are 33 pins inside GCell located around position 991.52 507.92. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[11/28 14:19:47    407s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2523.75 MB )
[11/28 14:19:47    407s] (I)       Started Create route kernel ( Curr Mem: 2523.75 MB )
[11/28 14:19:47    407s] (I)       Ndr track 0 does not exist
[11/28 14:19:47    407s] (I)       ---------------------Grid Graph Info--------------------
[11/28 14:19:47    407s] (I)       Routing area        : (0, 0) - (1434680, 1434680)
[11/28 14:19:47    407s] (I)       Core area           : (240560, 240800) - (1194120, 1193360)
[11/28 14:19:47    407s] (I)       Site width          :   620  (dbu)
[11/28 14:19:47    407s] (I)       Row height          :  5040  (dbu)
[11/28 14:19:47    407s] (I)       GCell row height    :  5040  (dbu)
[11/28 14:19:47    407s] (I)       GCell width         :  5040  (dbu)
[11/28 14:19:47    407s] (I)       GCell height        :  5040  (dbu)
[11/28 14:19:47    407s] (I)       Grid                :   284   284     6
[11/28 14:19:47    407s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/28 14:19:47    407s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/28 14:19:47    407s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/28 14:19:47    407s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/28 14:19:47    407s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/28 14:19:47    407s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/28 14:19:47    407s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/28 14:19:47    407s] (I)       First track coord   :     0   310   280   310   280  2790
[11/28 14:19:47    407s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/28 14:19:47    407s] (I)       Total num of tracks :     0  2314  2562  2314  2562   578
[11/28 14:19:47    407s] (I)       Num of masks        :     1     1     1     1     1     1
[11/28 14:19:47    407s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/28 14:19:47    407s] (I)       --------------------------------------------------------
[11/28 14:19:47    407s] 
[11/28 14:19:47    407s] [NR-eGR] ============ Routing rule table ============
[11/28 14:19:47    407s] [NR-eGR] Rule id: 0  Nets: 24435 
[11/28 14:19:47    407s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/28 14:19:47    407s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/28 14:19:47    407s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:19:47    407s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:19:47    407s] [NR-eGR] ========================================
[11/28 14:19:47    407s] [NR-eGR] 
[11/28 14:19:47    407s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/28 14:19:47    407s] (I)       blocked tracks on layer2 : = 324659 / 657176 (49.40%)
[11/28 14:19:47    407s] (I)       blocked tracks on layer3 : = 351357 / 727608 (48.29%)
[11/28 14:19:47    407s] (I)       blocked tracks on layer4 : = 218535 / 657176 (33.25%)
[11/28 14:19:47    407s] (I)       blocked tracks on layer5 : = 190552 / 727608 (26.19%)
[11/28 14:19:47    407s] (I)       blocked tracks on layer6 : = 44069 / 164152 (26.85%)
[11/28 14:19:47    407s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2526.98 MB )
[11/28 14:19:47    407s] (I)       Finished Import and model ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2526.98 MB )
[11/28 14:19:47    407s] (I)       Reset routing kernel
[11/28 14:19:47    407s] (I)       Started Global Routing ( Curr Mem: 2526.98 MB )
[11/28 14:19:47    407s] (I)       Started Initialization ( Curr Mem: 2526.98 MB )
[11/28 14:19:47    407s] (I)       totalPins=85090  totalGlobalPin=78310 (92.03%)
[11/28 14:19:47    407s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2526.98 MB )
[11/28 14:19:47    407s] (I)       Started Net group 1 ( Curr Mem: 2526.98 MB )
[11/28 14:19:47    407s] (I)       Started Generate topology ( Curr Mem: 2526.98 MB )
[11/28 14:19:47    407s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2526.98 MB )
[11/28 14:19:47    407s] (I)       total 2D Cap : 1830502 = (925877 H, 904625 V)
[11/28 14:19:47    407s] [NR-eGR] Layer group 1: route 24435 net(s) in layer range [2, 6]
[11/28 14:19:47    407s] (I)       
[11/28 14:19:47    407s] (I)       ============  Phase 1a Route ============
[11/28 14:19:47    407s] (I)       Started Phase 1a ( Curr Mem: 2526.98 MB )
[11/28 14:19:47    407s] (I)       Started Pattern routing (1T) ( Curr Mem: 2526.98 MB )
[11/28 14:19:47    407s] (I)       Finished Pattern routing (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/28 14:19:47    407s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Usage: 396616 = (197082 H, 199534 V) = (21.29% H, 22.06% V) = (9.933e+05um H, 1.006e+06um V)
[11/28 14:19:47    407s] (I)       Started Add via demand to 2D ( Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       
[11/28 14:19:47    407s] (I)       ============  Phase 1b Route ============
[11/28 14:19:47    407s] (I)       Started Phase 1b ( Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Finished Monotonic routing (1T) ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Usage: 397501 = (197515 H, 199986 V) = (21.33% H, 22.11% V) = (9.955e+05um H, 1.008e+06um V)
[11/28 14:19:47    407s] (I)       Overflow of layer group 1: 0.18% H + 1.53% V. EstWL: 2.003405e+06um
[11/28 14:19:47    407s] (I)       Congestion metric : 0.18%H 1.53%V, 1.71%HV
[11/28 14:19:47    407s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/28 14:19:47    407s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       
[11/28 14:19:47    407s] (I)       ============  Phase 1c Route ============
[11/28 14:19:47    407s] (I)       Started Phase 1c ( Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Started Two level routing ( Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Level2 Grid: 57 x 57
[11/28 14:19:47    407s] (I)       Started Two Level Routing ( Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Usage: 397516 = (197529 H, 199987 V) = (21.33% H, 22.11% V) = (9.955e+05um H, 1.008e+06um V)
[11/28 14:19:47    407s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       
[11/28 14:19:47    407s] (I)       ============  Phase 1d Route ============
[11/28 14:19:47    407s] (I)       Started Phase 1d ( Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Started Detoured routing ( Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Usage: 397584 = (197575 H, 200009 V) = (21.34% H, 22.11% V) = (9.958e+05um H, 1.008e+06um V)
[11/28 14:19:47    407s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       
[11/28 14:19:47    407s] (I)       ============  Phase 1e Route ============
[11/28 14:19:47    407s] (I)       Started Phase 1e ( Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Started Route legalization ( Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Usage: 397584 = (197575 H, 200009 V) = (21.34% H, 22.11% V) = (9.958e+05um H, 1.008e+06um V)
[11/28 14:19:47    407s] [NR-eGR] Early Global Route overflow of layer group 1: 0.12% H + 1.34% V. EstWL: 2.003823e+06um
[11/28 14:19:47    407s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       
[11/28 14:19:47    407s] (I)       ============  Phase 1l Route ============
[11/28 14:19:47    407s] (I)       Started Phase 1l ( Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Started Layer assignment (1T) ( Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Finished Layer assignment (1T) ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Finished Phase 1l ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Finished Net group 1 ( CPU: 0.38 sec, Real: 0.37 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Started Clean cong LA ( Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/28 14:19:47    407s] (I)       Layer  2:     338514    116250      2460      282492      370854    (43.24%) 
[11/28 14:19:47    407s] (I)       Layer  3:     382529    106089       421      305253      418095    (42.20%) 
[11/28 14:19:47    407s] (I)       Layer  4:     444521    108709       660      195860      457485    (29.98%) 
[11/28 14:19:47    407s] (I)       Layer  5:     543010    104041        68      168462      554886    (23.29%) 
[11/28 14:19:47    407s] (I)       Layer  6:     121218     22694       362       40226      123110    (24.63%) 
[11/28 14:19:47    407s] (I)       Total:       1829792    457783      3971      992293     1924430    (34.02%) 
[11/28 14:19:47    407s] (I)       
[11/28 14:19:47    407s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 14:19:47    407s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/28 14:19:47    407s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/28 14:19:47    407s] [NR-eGR]       Layer              (1-5)            (6-10)           (11-15)           (16-21)    OverCon 
[11/28 14:19:47    407s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/28 14:19:47    407s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/28 14:19:47    407s] [NR-eGR]  metal2  (2)      1512( 3.31%)        18( 0.04%)         4( 0.01%)         1( 0.00%)   ( 3.36%) 
[11/28 14:19:47    407s] [NR-eGR]  metal3  (3)       304( 0.65%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.66%) 
[11/28 14:19:47    407s] [NR-eGR]  metal4  (4)       505( 0.90%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.90%) 
[11/28 14:19:47    407s] [NR-eGR]  metal5  (5)        61( 0.10%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[11/28 14:19:47    407s] [NR-eGR]  metal6  (6)       308( 0.51%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.51%) 
[11/28 14:19:47    407s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/28 14:19:47    407s] [NR-eGR] Total             2690( 0.99%)        19( 0.01%)         4( 0.00%)         1( 0.00%)   ( 1.00%) 
[11/28 14:19:47    407s] [NR-eGR] 
[11/28 14:19:47    407s] (I)       Finished Global Routing ( CPU: 0.39 sec, Real: 0.38 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Started Export 3D cong map ( Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       total 2D Cap : 1832868 = (927127 H, 905741 V)
[11/28 14:19:47    407s] (I)       Started Export 2D cong map ( Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.16% H + 1.04% V
[11/28 14:19:47    407s] [NR-eGR] Overflow after Early Global Route 0.20% H + 1.30% V
[11/28 14:19:47    407s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2537.98 MB )
[11/28 14:19:47    407s] Early Global Route congestion estimation runtime: 0.52 seconds, mem = 2538.0M
[11/28 14:19:47    407s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.520, REAL:0.522, MEM:2538.0M
[11/28 14:19:47    407s] OPERPROF: Starting HotSpotCal at level 1, MEM:2538.0M
[11/28 14:19:47    407s] [hotspot] +------------+---------------+---------------+
[11/28 14:19:47    407s] [hotspot] |            |   max hotspot | total hotspot |
[11/28 14:19:47    407s] [hotspot] +------------+---------------+---------------+
[11/28 14:19:47    407s] [hotspot] | normalized |          6.10 |          9.25 |
[11/28 14:19:47    407s] [hotspot] +------------+---------------+---------------+
[11/28 14:19:47    407s] Local HotSpot Analysis: normalized max congestion hotspot area = 6.10, normalized total congestion hotspot area = 9.25 (area is in unit of 4 std-cell row bins)
[11/28 14:19:47    407s] [hotspot] max/total 6.10/9.25, big hotspot (>10) total 4.26
[11/28 14:19:47    407s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/28 14:19:47    407s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:19:47    407s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/28 14:19:47    407s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:19:47    407s] [hotspot] |  1  |   971.36   487.76  1052.00   568.40 |        4.79   |
[11/28 14:19:47    407s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:19:47    407s] [hotspot] |  2  |   769.76   608.72   850.40   689.36 |        0.79   |
[11/28 14:19:47    407s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:19:47    407s] [hotspot] |  3  |   447.20   890.96   527.84   971.60 |        0.52   |
[11/28 14:19:47    407s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:19:47    407s] [hotspot] |  4  |   527.84   931.28   608.48  1011.92 |        0.52   |
[11/28 14:19:47    407s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:19:47    407s] [hotspot] |  5  |   527.84   770.00   608.48   850.64 |        0.26   |
[11/28 14:19:47    407s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:19:47    407s] Top 5 hotspots total area: 6.89
[11/28 14:19:47    407s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.006, MEM:2538.0M
[11/28 14:19:47    407s] 
[11/28 14:19:47    407s] === incrementalPlace Internal Loop 1 ===
[11/28 14:19:47    407s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/28 14:19:47    407s] OPERPROF: Starting IPInitSPData at level 1, MEM:2538.0M
[11/28 14:19:47    407s] z: 2, totalTracks: 1
[11/28 14:19:47    407s] z: 4, totalTracks: 1
[11/28 14:19:47    407s] z: 6, totalTracks: 1
[11/28 14:19:47    407s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[11/28 14:19:47    407s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2538.0M
[11/28 14:19:47    407s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2538.0M
[11/28 14:19:47    407s] OPERPROF:   Starting post-place ADS at level 2, MEM:2538.0M
[11/28 14:19:47    407s] ADSU 0.890 -> 0.895. site 182603.000 -> 181625.050. GS 40.320
[11/28 14:19:47    407s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.030, REAL:0.031, MEM:2538.0M
[11/28 14:19:47    407s] OPERPROF:   Starting spMPad at level 2, MEM:2520.0M
[11/28 14:19:47    408s] OPERPROF:     Starting spContextMPad at level 3, MEM:2520.0M
[11/28 14:19:47    408s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2520.0M
[11/28 14:19:47    408s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.004, MEM:2520.0M
[11/28 14:19:48    408s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2520.0M
[11/28 14:19:48    408s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.001, MEM:2520.0M
[11/28 14:19:48    408s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2520.0M
[11/28 14:19:48    408s] no activity file in design. spp won't run.
[11/28 14:19:48    408s] [spp] 0
[11/28 14:19:48    408s] [adp] 0:1:1:3
[11/28 14:19:48    408s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.005, MEM:2520.0M
[11/28 14:19:48    408s] SP #FI/SF FL/PI 0/0 21885/0
[11/28 14:19:48    408s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.090, REAL:0.097, MEM:2520.0M
[11/28 14:19:48    408s] PP off. flexM 0
[11/28 14:19:48    408s] OPERPROF: Starting CDPad at level 1, MEM:2520.0M
[11/28 14:19:48    408s] 3DP is on.
[11/28 14:19:48    408s] 3DP OF M2 0.055, M4 0.012. Diff 0, Offset 0
[11/28 14:19:48    408s] 3DP (1, 3) DPT Adjust 1. 0.851, 0.783, delta 0.068. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/28 14:19:48    408s] CDPadU 1.026 -> 1.000. R=0.895, N=21885, GS=5.040
[11/28 14:19:48    408s] OPERPROF: Finished CDPad at level 1, CPU:0.130, REAL:0.122, MEM:2525.7M
[11/28 14:19:48    408s] OPERPROF: Starting InitSKP at level 1, MEM:2525.7M
[11/28 14:19:48    408s] no activity file in design. spp won't run.
[11/28 14:19:48    408s] no activity file in design. spp won't run.
[11/28 14:19:50    410s] 
[11/28 14:19:50    410s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:19:50    410s] TLC MultiMap info (StdDelay):
[11/28 14:19:50    410s]   : Delay_Corner_min + lib_min + 1 + no RcCorner := 20.6ps
[11/28 14:19:50    410s]   : Delay_Corner_min + lib_min + 1 + RC_Corner := 22.5ps
[11/28 14:19:50    410s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[11/28 14:19:50    410s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[11/28 14:19:50    410s]  Setting StdDelay to: 53.6ps
[11/28 14:19:50    410s] 
[11/28 14:19:50    410s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:19:50    410s] *** Finished SKP initialization (cpu=0:00:02.1, real=0:00:02.0)***
[11/28 14:19:50    410s] OPERPROF: Finished InitSKP at level 1, CPU:2.060, REAL:2.059, MEM:2560.8M
[11/28 14:19:50    410s] NP #FI/FS/SF FL/PI: 3/51/0 21885/0
[11/28 14:19:50    410s] no activity file in design. spp won't run.
[11/28 14:19:50    410s] 
[11/28 14:19:50    410s] AB Est...
[11/28 14:19:50    410s] OPERPROF: Starting npPlace at level 1, MEM:2562.8M
[11/28 14:19:50    410s] OPERPROF: Finished npPlace at level 1, CPU:0.040, REAL:0.041, MEM:2619.9M
[11/28 14:19:50    410s] Iteration  4: Skipped, with CDP Off
[11/28 14:19:50    410s] 
[11/28 14:19:50    410s] AB Est...
[11/28 14:19:50    410s] OPERPROF: Starting npPlace at level 1, MEM:2619.9M
[11/28 14:19:50    410s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.038, MEM:2619.9M
[11/28 14:19:50    410s] Iteration  5: Skipped, with CDP Off
[11/28 14:19:50    410s] 
[11/28 14:19:50    410s] AB Est...
[11/28 14:19:50    410s] OPERPROF: Starting npPlace at level 1, MEM:2619.9M
[11/28 14:19:50    410s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.039, MEM:2619.9M
[11/28 14:19:50    410s] Iteration  6: Skipped, with CDP Off
[11/28 14:19:50    410s] OPERPROF: Starting npPlace at level 1, MEM:2619.9M
[11/28 14:19:50    410s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[11/28 14:19:50    410s] No instances found in the vector
[11/28 14:19:50    410s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2619.9M, DRC: 0)
[11/28 14:19:50    410s] 0 (out of 0) MH cells were successfully legalized.
[11/28 14:19:58    418s] Iteration  7: Total net bbox = 1.519e+06 (7.61e+05 7.57e+05)
[11/28 14:19:58    418s]               Est.  stn bbox = 2.027e+06 (1.03e+06 9.95e+05)
[11/28 14:19:58    418s]               cpu = 0:00:08.2 real = 0:00:08.0 mem = 2716.1M
[11/28 14:19:58    418s] OPERPROF: Finished npPlace at level 1, CPU:8.200, REAL:8.219, MEM:2716.1M
[11/28 14:19:58    418s] no activity file in design. spp won't run.
[11/28 14:19:58    418s] NP #FI/FS/SF FL/PI: 3/51/0 21885/0
[11/28 14:19:58    418s] no activity file in design. spp won't run.
[11/28 14:19:58    418s] OPERPROF: Starting npPlace at level 1, MEM:2716.1M
[11/28 14:19:58    418s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[11/28 14:19:58    418s] No instances found in the vector
[11/28 14:19:58    418s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2716.1M, DRC: 0)
[11/28 14:19:58    418s] 0 (out of 0) MH cells were successfully legalized.
[11/28 14:20:13    433s] Iteration  8: Total net bbox = 1.541e+06 (7.73e+05 7.68e+05)
[11/28 14:20:13    433s]               Est.  stn bbox = 2.056e+06 (1.05e+06 1.01e+06)
[11/28 14:20:13    433s]               cpu = 0:00:14.6 real = 0:00:15.0 mem = 2698.1M
[11/28 14:20:13    433s] OPERPROF: Finished npPlace at level 1, CPU:14.600, REAL:14.591, MEM:2698.1M
[11/28 14:20:13    433s] no activity file in design. spp won't run.
[11/28 14:20:13    433s] NP #FI/FS/SF FL/PI: 3/51/0 21885/0
[11/28 14:20:13    433s] no activity file in design. spp won't run.
[11/28 14:20:13    433s] OPERPROF: Starting npPlace at level 1, MEM:2698.1M
[11/28 14:20:13    433s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/28 14:20:13    433s] No instances found in the vector
[11/28 14:20:13    433s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2698.1M, DRC: 0)
[11/28 14:20:13    433s] 0 (out of 0) MH cells were successfully legalized.
[11/28 14:20:34    454s] Iteration  9: Total net bbox = 1.543e+06 (7.77e+05 7.66e+05)
[11/28 14:20:34    454s]               Est.  stn bbox = 2.056e+06 (1.05e+06 1.01e+06)
[11/28 14:20:34    454s]               cpu = 0:00:20.5 real = 0:00:21.0 mem = 2696.1M
[11/28 14:20:34    454s] OPERPROF: Finished npPlace at level 1, CPU:20.480, REAL:20.521, MEM:2696.1M
[11/28 14:20:34    454s] no activity file in design. spp won't run.
[11/28 14:20:34    454s] NP #FI/FS/SF FL/PI: 3/51/0 21885/0
[11/28 14:20:34    454s] no activity file in design. spp won't run.
[11/28 14:20:34    454s] OPERPROF: Starting npPlace at level 1, MEM:2696.1M
[11/28 14:20:34    454s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/28 14:20:34    454s] No instances found in the vector
[11/28 14:20:34    454s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2696.1M, DRC: 0)
[11/28 14:20:34    454s] 0 (out of 0) MH cells were successfully legalized.
[11/28 14:20:34    454s] Starting Early Global Route supply map. mem = 2696.1M
[11/28 14:20:34    454s] Finished Early Global Route supply map. mem = 2712.2M
[11/28 14:21:17    497s] Iteration 10: Total net bbox = 1.584e+06 (7.94e+05 7.90e+05)
[11/28 14:21:17    497s]               Est.  stn bbox = 2.091e+06 (1.06e+06 1.03e+06)
[11/28 14:21:17    497s]               cpu = 0:00:42.7 real = 0:00:43.0 mem = 2703.3M
[11/28 14:21:17    497s] OPERPROF: Finished npPlace at level 1, CPU:42.730, REAL:42.662, MEM:2703.3M
[11/28 14:21:17    497s] no activity file in design. spp won't run.
[11/28 14:21:17    497s] NP #FI/FS/SF FL/PI: 3/51/0 21885/0
[11/28 14:21:17    497s] no activity file in design. spp won't run.
[11/28 14:21:17    497s] OPERPROF: Starting npPlace at level 1, MEM:2703.3M
[11/28 14:21:17    497s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[11/28 14:21:17    497s] No instances found in the vector
[11/28 14:21:17    497s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2703.3M, DRC: 0)
[11/28 14:21:17    497s] 0 (out of 0) MH cells were successfully legalized.
[11/28 14:21:21    501s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2697.3M
[11/28 14:21:21    501s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.010, REAL:0.005, MEM:2697.3M
[11/28 14:21:21    501s] Iteration 11: Total net bbox = 1.603e+06 (8.04e+05 8.00e+05)
[11/28 14:21:21    501s]               Est.  stn bbox = 2.111e+06 (1.07e+06 1.04e+06)
[11/28 14:21:21    501s]               cpu = 0:00:04.7 real = 0:00:04.0 mem = 2697.3M
[11/28 14:21:21    501s] OPERPROF: Finished npPlace at level 1, CPU:4.720, REAL:4.732, MEM:2697.3M
[11/28 14:21:22    502s] Move report: Timing Driven Placement moves 21885 insts, mean move: 32.04 um, max move: 992.72 um 
[11/28 14:21:22    502s] 	Max move on inst (CORE/FE_OFC2710_n13882): (987.66, 492.80) --> (576.17, 1074.03)
[11/28 14:21:22    502s] no activity file in design. spp won't run.
[11/28 14:21:22    502s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.002, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2697.3M
[11/28 14:21:22    502s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/28 14:21:22    502s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.002, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.014, MEM:2697.3M
[11/28 14:21:22    502s] 
[11/28 14:21:22    502s] Finished Incremental Placement (cpu=0:01:34, real=0:01:35, mem=2697.3M)
[11/28 14:21:22    502s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/28 14:21:22    502s] Type 'man IMPSP-9025' for more detail.
[11/28 14:21:22    502s] CongRepair sets shifter mode to gplace
[11/28 14:21:22    502s] TDRefine: refinePlace mode is spiral
[11/28 14:21:22    502s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2697.3M
[11/28 14:21:22    502s] z: 2, totalTracks: 1
[11/28 14:21:22    502s] z: 4, totalTracks: 1
[11/28 14:21:22    502s] z: 6, totalTracks: 1
[11/28 14:21:22    502s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:21:22    502s] All LLGs are deleted
[11/28 14:21:22    502s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2697.3M
[11/28 14:21:22    502s] Core basic site is core_5040
[11/28 14:21:22    502s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.003, MEM:2697.3M
[11/28 14:21:22    502s] Fast DP-INIT is on for default
[11/28 14:21:22    502s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 14:21:22    502s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.016, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF:         Starting CMU at level 5, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:2697.3M
[11/28 14:21:22    502s] 
[11/28 14:21:22    502s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:21:22    502s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.022, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2697.3M
[11/28 14:21:22    502s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2697.3MB).
[11/28 14:21:22    502s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.037, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.037, MEM:2697.3M
[11/28 14:21:22    502s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.231283.2
[11/28 14:21:22    502s] OPERPROF:   Starting RefinePlace at level 2, MEM:2697.3M
[11/28 14:21:22    502s] *** Starting refinePlace (0:08:22 mem=2697.3M) ***
[11/28 14:21:22    502s] Total net bbox length = 1.629e+06 (8.265e+05 8.027e+05) (ext = 1.698e+04)
[11/28 14:21:22    502s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:21:22    502s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2697.3M
[11/28 14:21:22    502s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2697.3M
[11/28 14:21:22    502s] Starting refinePlace ...
[11/28 14:21:22    502s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/28 14:21:22    502s] ** Cut row section cpu time 0:00:00.0.
[11/28 14:21:22    502s]    Spread Effort: high, pre-route mode, useDDP on.
[11/28 14:21:22    502s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2697.3MB) @(0:08:22 - 0:08:22).
[11/28 14:21:22    502s] Move report: preRPlace moves 21885 insts, mean move: 2.69 um, max move: 53.73 um 
[11/28 14:21:22    502s] 	Max move on inst (CORE/U15225): (587.21, 896.35) --> (538.16, 901.04)
[11/28 14:21:22    502s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
[11/28 14:21:22    502s] wireLenOptFixPriorityInst 0 inst fixed
[11/28 14:21:22    502s] Placement tweakage begins.
[11/28 14:21:22    502s] wire length = 2.069e+06
[11/28 14:21:23    503s] wire length = 2.015e+06
[11/28 14:21:23    503s] Placement tweakage ends.
[11/28 14:21:23    503s] Move report: tweak moves 7171 insts, mean move: 5.07 um, max move: 48.36 um 
[11/28 14:21:23    503s] 	Max move on inst (CORE/U15244): (538.16, 896.00) --> (586.52, 896.00)
[11/28 14:21:23    503s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=2697.3MB) @(0:08:22 - 0:08:23).
[11/28 14:21:23    503s] 
[11/28 14:21:23    503s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/28 14:21:23    503s] Move report: legalization moves 321 insts, mean move: 8.03 um, max move: 36.36 um spiral
[11/28 14:21:23    503s] 	Max move on inst (CORE/U15645): (538.16, 674.24) --> (527.00, 699.44)
[11/28 14:21:23    503s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2697.3MB) @(0:08:23 - 0:08:23).
[11/28 14:21:23    503s] Move report: Detail placement moves 21885 insts, mean move: 3.81 um, max move: 46.88 um 
[11/28 14:21:23    503s] 	Max move on inst (CORE/U26239): (900.58, 452.26) --> (927.52, 432.32)
[11/28 14:21:23    503s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2697.3MB
[11/28 14:21:23    503s] Statistics of distance of Instance movement in refine placement:
[11/28 14:21:23    503s]   maximum (X+Y) =        46.88 um
[11/28 14:21:23    503s]   inst (CORE/U26239) with max move: (900.577, 452.256) -> (927.52, 432.32)
[11/28 14:21:23    503s]   mean    (X+Y) =         3.81 um
[11/28 14:21:23    503s] Summary Report:
[11/28 14:21:23    503s] Instances move: 21885 (out of 21885 movable)
[11/28 14:21:23    503s] Instances flipped: 0
[11/28 14:21:23    503s] Mean displacement: 3.81 um
[11/28 14:21:23    503s] Max displacement: 46.88 um (Instance: CORE/U26239) (900.577, 452.256) -> (927.52, 432.32)
[11/28 14:21:23    503s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2S
[11/28 14:21:23    503s] 	Violation at original loc: Placement Blockage Violation
[11/28 14:21:23    503s] Total instances moved : 21885
[11/28 14:21:23    503s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.280, REAL:1.279, MEM:2697.3M
[11/28 14:21:23    503s] Total net bbox length = 1.609e+06 (7.949e+05 8.142e+05) (ext = 1.699e+04)
[11/28 14:21:23    503s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2697.3MB
[11/28 14:21:23    503s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=2697.3MB) @(0:08:22 - 0:08:23).
[11/28 14:21:23    503s] *** Finished refinePlace (0:08:23 mem=2697.3M) ***
[11/28 14:21:23    503s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.231283.2
[11/28 14:21:23    503s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.300, REAL:1.312, MEM:2697.3M
[11/28 14:21:23    503s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2697.3M
[11/28 14:21:23    503s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.050, REAL:0.041, MEM:2662.3M
[11/28 14:21:23    503s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.390, REAL:1.391, MEM:2662.3M
[11/28 14:21:23    503s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2662.3M
[11/28 14:21:23    503s] Starting Early Global Route congestion estimation: mem = 2662.3M
[11/28 14:21:23    503s] (I)       Started Import and model ( Curr Mem: 2662.27 MB )
[11/28 14:21:23    503s] (I)       Started Create place DB ( Curr Mem: 2662.27 MB )
[11/28 14:21:23    503s] (I)       Started Import place data ( Curr Mem: 2662.27 MB )
[11/28 14:21:23    503s] (I)       Started Read instances and placement ( Curr Mem: 2662.27 MB )
[11/28 14:21:23    503s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2668.64 MB )
[11/28 14:21:23    503s] (I)       Started Read nets ( Curr Mem: 2668.64 MB )
[11/28 14:21:23    503s] (I)       Finished Read nets ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Finished Import place data ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Finished Create place DB ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Started Create route DB ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       == Non-default Options ==
[11/28 14:21:23    503s] (I)       Maximum routing layer                              : 6
[11/28 14:21:23    503s] (I)       Number of threads                                  : 1
[11/28 14:21:23    503s] (I)       Use non-blocking free Dbs wires                    : false
[11/28 14:21:23    503s] (I)       Method to set GCell size                           : row
[11/28 14:21:23    503s] (I)       Counted 6678 PG shapes. We will not process PG shapes layer by layer.
[11/28 14:21:23    503s] (I)       Started Import route data (1T) ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       ============== Pin Summary ==============
[11/28 14:21:23    503s] (I)       +-------+--------+---------+------------+
[11/28 14:21:23    503s] (I)       | Layer | # pins | % total |      Group |
[11/28 14:21:23    503s] (I)       +-------+--------+---------+------------+
[11/28 14:21:23    503s] (I)       |     1 |  85144 |  100.00 |        Pin |
[11/28 14:21:23    503s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/28 14:21:23    503s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/28 14:21:23    503s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/28 14:21:23    503s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/28 14:21:23    503s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/28 14:21:23    503s] (I)       +-------+--------+---------+------------+
[11/28 14:21:23    503s] (I)       Use row-based GCell size
[11/28 14:21:23    503s] (I)       Use row-based GCell align
[11/28 14:21:23    503s] (I)       GCell unit size   : 5040
[11/28 14:21:23    503s] (I)       GCell multiplier  : 1
[11/28 14:21:23    503s] (I)       GCell row height  : 5040
[11/28 14:21:23    503s] (I)       Actual row height : 5040
[11/28 14:21:23    503s] (I)       GCell align ref   : 240560 240800
[11/28 14:21:23    503s] [NR-eGR] Track table information for default rule: 
[11/28 14:21:23    503s] [NR-eGR] metal1 has no routable track
[11/28 14:21:23    503s] [NR-eGR] metal2 has single uniform track structure
[11/28 14:21:23    503s] [NR-eGR] metal3 has single uniform track structure
[11/28 14:21:23    503s] [NR-eGR] metal4 has single uniform track structure
[11/28 14:21:23    503s] [NR-eGR] metal5 has single uniform track structure
[11/28 14:21:23    503s] [NR-eGR] metal6 has single uniform track structure
[11/28 14:21:23    503s] (I)       =================== Default via ====================
[11/28 14:21:23    503s] (I)       +---+------------------+---------------------------+
[11/28 14:21:23    503s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/28 14:21:23    503s] (I)       +---+------------------+---------------------------+
[11/28 14:21:23    503s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/28 14:21:23    503s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/28 14:21:23    503s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/28 14:21:23    503s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/28 14:21:23    503s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/28 14:21:23    503s] (I)       +---+------------------+---------------------------+
[11/28 14:21:23    503s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Started Read routing blockages ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Started Read instance blockages ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Started Read PG blockages ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] [NR-eGR] Read 6714 PG shapes
[11/28 14:21:23    503s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Started Read boundary cut boxes ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] [NR-eGR] #Routing Blockages  : 0
[11/28 14:21:23    503s] [NR-eGR] #Instance Blockages : 3274
[11/28 14:21:23    503s] [NR-eGR] #PG Blockages       : 6714
[11/28 14:21:23    503s] [NR-eGR] #Halo Blockages     : 0
[11/28 14:21:23    503s] [NR-eGR] #Boundary Blockages : 0
[11/28 14:21:23    503s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Started Read blackboxes ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/28 14:21:23    503s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Started Read prerouted ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/28 14:21:23    503s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Started Read unlegalized nets ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Started Read nets ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] [NR-eGR] Read numTotalNets=24462  numIgnoredNets=0
[11/28 14:21:23    503s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Started Set up via pillars ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       early_global_route_priority property id does not exist.
[11/28 14:21:23    503s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Model blockages into capacity
[11/28 14:21:23    503s] (I)       Read Num Blocks=9988  Num Prerouted Wires=0  Num CS=0
[11/28 14:21:23    503s] (I)       Started Initialize 3D capacity ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Layer 1 (V) : #blockages 6254 : #preroutes 0
[11/28 14:21:23    503s] (I)       Layer 2 (H) : #blockages 2442 : #preroutes 0
[11/28 14:21:23    503s] (I)       Layer 3 (V) : #blockages 739 : #preroutes 0
[11/28 14:21:23    503s] (I)       Layer 4 (H) : #blockages 281 : #preroutes 0
[11/28 14:21:23    503s] (I)       Layer 5 (V) : #blockages 272 : #preroutes 0
[11/28 14:21:23    503s] (I)       Finished Initialize 3D capacity ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       -- layer congestion ratio --
[11/28 14:21:23    503s] (I)       Layer 1 : 0.100000
[11/28 14:21:23    503s] (I)       Layer 2 : 0.700000
[11/28 14:21:23    503s] (I)       Layer 3 : 0.700000
[11/28 14:21:23    503s] (I)       Layer 4 : 0.700000
[11/28 14:21:23    503s] (I)       Layer 5 : 0.700000
[11/28 14:21:23    503s] (I)       Layer 6 : 0.700000
[11/28 14:21:23    503s] (I)       ----------------------------
[11/28 14:21:23    503s] (I)       Number of ignored nets                =      0
[11/28 14:21:23    503s] (I)       Number of connected nets              =      0
[11/28 14:21:23    503s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/28 14:21:23    503s] (I)       Number of clock nets                  =      2.  Ignored: No
[11/28 14:21:23    503s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/28 14:21:23    503s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/28 14:21:23    503s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 14:21:23    503s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/28 14:21:23    503s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/28 14:21:23    503s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 14:21:23    503s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 14:21:23    503s] (I)       Finished Import route data (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Started Read aux data ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Started Others data preparation ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/28 14:21:23    503s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Started Create route kernel ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Ndr track 0 does not exist
[11/28 14:21:23    503s] (I)       ---------------------Grid Graph Info--------------------
[11/28 14:21:23    503s] (I)       Routing area        : (0, 0) - (1434680, 1434680)
[11/28 14:21:23    503s] (I)       Core area           : (240560, 240800) - (1194120, 1193360)
[11/28 14:21:23    503s] (I)       Site width          :   620  (dbu)
[11/28 14:21:23    503s] (I)       Row height          :  5040  (dbu)
[11/28 14:21:23    503s] (I)       GCell row height    :  5040  (dbu)
[11/28 14:21:23    503s] (I)       GCell width         :  5040  (dbu)
[11/28 14:21:23    503s] (I)       GCell height        :  5040  (dbu)
[11/28 14:21:23    503s] (I)       Grid                :   284   284     6
[11/28 14:21:23    503s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/28 14:21:23    503s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/28 14:21:23    503s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/28 14:21:23    503s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/28 14:21:23    503s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/28 14:21:23    503s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/28 14:21:23    503s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/28 14:21:23    503s] (I)       First track coord   :     0   310   280   310   280  2790
[11/28 14:21:23    503s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/28 14:21:23    503s] (I)       Total num of tracks :     0  2314  2562  2314  2562   578
[11/28 14:21:23    503s] (I)       Num of masks        :     1     1     1     1     1     1
[11/28 14:21:23    503s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/28 14:21:23    503s] (I)       --------------------------------------------------------
[11/28 14:21:23    503s] 
[11/28 14:21:23    503s] [NR-eGR] ============ Routing rule table ============
[11/28 14:21:23    503s] [NR-eGR] Rule id: 0  Nets: 24435 
[11/28 14:21:23    503s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/28 14:21:23    503s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/28 14:21:23    503s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:21:23    503s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:21:23    503s] [NR-eGR] ========================================
[11/28 14:21:23    503s] [NR-eGR] 
[11/28 14:21:23    503s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/28 14:21:23    503s] (I)       blocked tracks on layer2 : = 324659 / 657176 (49.40%)
[11/28 14:21:23    503s] (I)       blocked tracks on layer3 : = 351357 / 727608 (48.29%)
[11/28 14:21:23    503s] (I)       blocked tracks on layer4 : = 218535 / 657176 (33.25%)
[11/28 14:21:23    503s] (I)       blocked tracks on layer5 : = 190552 / 727608 (26.19%)
[11/28 14:21:23    503s] (I)       blocked tracks on layer6 : = 44069 / 164152 (26.85%)
[11/28 14:21:23    503s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Finished Import and model ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Reset routing kernel
[11/28 14:21:23    503s] (I)       Started Global Routing ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Started Initialization ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       totalPins=85090  totalGlobalPin=79253 (93.14%)
[11/28 14:21:23    503s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Started Net group 1 ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Started Generate topology ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       total 2D Cap : 1830502 = (925877 H, 904625 V)
[11/28 14:21:23    503s] [NR-eGR] Layer group 1: route 24435 net(s) in layer range [2, 6]
[11/28 14:21:23    503s] (I)       
[11/28 14:21:23    503s] (I)       ============  Phase 1a Route ============
[11/28 14:21:23    503s] (I)       Started Phase 1a ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Started Pattern routing (1T) ( Curr Mem: 2675.14 MB )
[11/28 14:21:23    503s] (I)       Finished Pattern routing (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/28 14:21:23    503s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Usage: 387428 = (191329 H, 196099 V) = (20.66% H, 21.68% V) = (9.643e+05um H, 9.883e+05um V)
[11/28 14:21:23    503s] (I)       Started Add via demand to 2D ( Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       
[11/28 14:21:23    503s] (I)       ============  Phase 1b Route ============
[11/28 14:21:23    503s] (I)       Started Phase 1b ( Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Finished Monotonic routing (1T) ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Usage: 387963 = (191545 H, 196418 V) = (20.69% H, 21.71% V) = (9.654e+05um H, 9.899e+05um V)
[11/28 14:21:23    503s] (I)       Overflow of layer group 1: 0.13% H + 0.83% V. EstWL: 1.955334e+06um
[11/28 14:21:23    503s] (I)       Congestion metric : 0.13%H 0.83%V, 0.96%HV
[11/28 14:21:23    503s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/28 14:21:23    503s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       
[11/28 14:21:23    503s] (I)       ============  Phase 1c Route ============
[11/28 14:21:23    503s] (I)       Started Phase 1c ( Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Started Two level routing ( Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Level2 Grid: 57 x 57
[11/28 14:21:23    503s] (I)       Started Two Level Routing ( Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Usage: 387966 = (191548 H, 196418 V) = (20.69% H, 21.71% V) = (9.654e+05um H, 9.899e+05um V)
[11/28 14:21:23    503s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       
[11/28 14:21:23    503s] (I)       ============  Phase 1d Route ============
[11/28 14:21:23    503s] (I)       Started Phase 1d ( Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Started Detoured routing ( Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Usage: 387974 = (191567 H, 196407 V) = (20.69% H, 21.71% V) = (9.655e+05um H, 9.899e+05um V)
[11/28 14:21:23    503s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       
[11/28 14:21:23    503s] (I)       ============  Phase 1e Route ============
[11/28 14:21:23    503s] (I)       Started Phase 1e ( Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Started Route legalization ( Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Usage: 387974 = (191567 H, 196407 V) = (20.69% H, 21.71% V) = (9.655e+05um H, 9.899e+05um V)
[11/28 14:21:23    503s] [NR-eGR] Early Global Route overflow of layer group 1: 0.09% H + 0.59% V. EstWL: 1.955389e+06um
[11/28 14:21:23    503s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       
[11/28 14:21:23    503s] (I)       ============  Phase 1l Route ============
[11/28 14:21:23    503s] (I)       Started Phase 1l ( Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Started Layer assignment (1T) ( Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Finished Layer assignment (1T) ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Finished Phase 1l ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Finished Net group 1 ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Started Clean cong LA ( Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/28 14:21:23    503s] (I)       Layer  2:     338514    113677      1460      282492      370854    (43.24%) 
[11/28 14:21:23    503s] (I)       Layer  3:     382529    103648       245      305253      418095    (42.20%) 
[11/28 14:21:23    503s] (I)       Layer  4:     444521    106074       279      195860      457485    (29.98%) 
[11/28 14:21:23    503s] (I)       Layer  5:     543010    100005        56      168462      554886    (23.29%) 
[11/28 14:21:23    503s] (I)       Layer  6:     121218     22518       231       40226      123110    (24.63%) 
[11/28 14:21:23    503s] (I)       Total:       1829792    445922      2271      992293     1924430    (34.02%) 
[11/28 14:21:23    503s] (I)       
[11/28 14:21:23    503s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 14:21:23    503s] [NR-eGR]                        OverCon           OverCon            
[11/28 14:21:23    503s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/28 14:21:23    503s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[11/28 14:21:23    503s] [NR-eGR] ---------------------------------------------------------------
[11/28 14:21:23    503s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/28 14:21:23    503s] [NR-eGR]  metal2  (2)      1040( 2.28%)        58( 0.13%)   ( 2.41%) 
[11/28 14:21:23    503s] [NR-eGR]  metal3  (3)       176( 0.38%)        11( 0.02%)   ( 0.40%) 
[11/28 14:21:23    503s] [NR-eGR]  metal4  (4)       236( 0.42%)         4( 0.01%)   ( 0.43%) 
[11/28 14:21:23    503s] [NR-eGR]  metal5  (5)        47( 0.08%)         0( 0.00%)   ( 0.08%) 
[11/28 14:21:23    503s] [NR-eGR]  metal6  (6)       210( 0.35%)         0( 0.00%)   ( 0.35%) 
[11/28 14:21:23    503s] [NR-eGR] ---------------------------------------------------------------
[11/28 14:21:23    503s] [NR-eGR] Total             1709( 0.63%)        73( 0.03%)   ( 0.66%) 
[11/28 14:21:23    503s] [NR-eGR] 
[11/28 14:21:23    503s] (I)       Finished Global Routing ( CPU: 0.36 sec, Real: 0.35 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Started Export 3D cong map ( Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       total 2D Cap : 1832868 = (927127 H, 905741 V)
[11/28 14:21:23    503s] (I)       Started Export 2D cong map ( Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.11% H + 0.49% V
[11/28 14:21:23    503s] [NR-eGR] Overflow after Early Global Route 0.12% H + 0.53% V
[11/28 14:21:23    503s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] Early Global Route congestion estimation runtime: 0.48 seconds, mem = 2686.1M
[11/28 14:21:23    503s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.480, REAL:0.478, MEM:2686.1M
[11/28 14:21:23    503s] OPERPROF: Starting HotSpotCal at level 1, MEM:2686.1M
[11/28 14:21:23    503s] [hotspot] +------------+---------------+---------------+
[11/28 14:21:23    503s] [hotspot] |            |   max hotspot | total hotspot |
[11/28 14:21:23    503s] [hotspot] +------------+---------------+---------------+
[11/28 14:21:23    503s] [hotspot] | normalized |          0.00 |          0.00 |
[11/28 14:21:23    503s] [hotspot] +------------+---------------+---------------+
[11/28 14:21:23    503s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/28 14:21:23    503s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/28 14:21:23    503s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:2686.1M
[11/28 14:21:23    503s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2686.1M
[11/28 14:21:23    503s] Starting Early Global Route wiring: mem = 2686.1M
[11/28 14:21:23    503s] (I)       ============= Track Assignment ============
[11/28 14:21:23    503s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Started Track Assignment (1T) ( Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[11/28 14:21:23    503s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:23    503s] (I)       Run Multi-thread track assignment
[11/28 14:21:24    504s] (I)       Finished Track Assignment (1T) ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:24    504s] (I)       Started Export ( Curr Mem: 2686.14 MB )
[11/28 14:21:24    504s] [NR-eGR] Started Export DB wires ( Curr Mem: 2686.14 MB )
[11/28 14:21:24    504s] [NR-eGR] Started Export all nets ( Curr Mem: 2686.14 MB )
[11/28 14:21:24    504s] [NR-eGR] Finished Export all nets ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:24    504s] [NR-eGR] Started Set wire vias ( Curr Mem: 2686.14 MB )
[11/28 14:21:24    504s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:24    504s] [NR-eGR] Finished Export DB wires ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:24    504s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:21:24    504s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 85090
[11/28 14:21:24    504s] [NR-eGR] metal2  (2V) length: 3.971659e+05um, number of vias: 116681
[11/28 14:21:24    504s] [NR-eGR] metal3  (3H) length: 4.860966e+05um, number of vias: 24074
[11/28 14:21:24    504s] [NR-eGR] metal4  (4V) length: 5.176126e+05um, number of vias: 11520
[11/28 14:21:24    504s] [NR-eGR] metal5  (5H) length: 5.005649e+05um, number of vias: 2624
[11/28 14:21:24    504s] [NR-eGR] metal6  (6V) length: 1.140927e+05um, number of vias: 0
[11/28 14:21:24    504s] [NR-eGR] Total length: 2.015533e+06um, number of vias: 239989
[11/28 14:21:24    504s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:21:24    504s] [NR-eGR] Total eGR-routed clock nets wire length: 3.070159e+04um 
[11/28 14:21:24    504s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:21:24    504s] (I)       Started Update net boxes ( Curr Mem: 2686.14 MB )
[11/28 14:21:24    504s] (I)       Finished Update net boxes ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:24    504s] (I)       Started Update timing ( Curr Mem: 2686.14 MB )
[11/28 14:21:24    504s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:24    504s] (I)       Finished Export ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2686.14 MB )
[11/28 14:21:24    504s] (I)       Started Postprocess design ( Curr Mem: 2686.14 MB )
[11/28 14:21:24    504s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2663.14 MB )
[11/28 14:21:24    504s] Early Global Route wiring runtime: 0.46 seconds, mem = 2663.1M
[11/28 14:21:24    504s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.470, REAL:0.460, MEM:2663.1M
[11/28 14:21:24    504s] 0 delay mode for cte disabled.
[11/28 14:21:24    504s] SKP cleared!
[11/28 14:21:24    504s] 
[11/28 14:21:24    504s] *** Finished incrementalPlace (cpu=0:01:37, real=0:01:38)***
[11/28 14:21:24    504s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2663.1M
[11/28 14:21:24    504s] All LLGs are deleted
[11/28 14:21:24    504s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2663.1M
[11/28 14:21:24    504s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.006, MEM:2663.1M
[11/28 14:21:24    504s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.015, MEM:2552.1M
[11/28 14:21:24    504s] Start to check current routing status for nets...
[11/28 14:21:24    504s] All nets are already routed correctly.
[11/28 14:21:24    504s] End to check current routing status for nets (mem=2552.1M)
[11/28 14:21:24    504s] 
[11/28 14:21:24    504s] Creating Lib Analyzer ...
[11/28 14:21:24    504s] 
[11/28 14:21:24    504s] Trim Metal Layers:
[11/28 14:21:24    504s] LayerId::1 widthSet size::4
[11/28 14:21:24    504s] LayerId::2 widthSet size::4
[11/28 14:21:24    504s] LayerId::3 widthSet size::4
[11/28 14:21:24    504s] LayerId::4 widthSet size::4
[11/28 14:21:24    504s] LayerId::5 widthSet size::4
[11/28 14:21:24    504s] LayerId::6 widthSet size::2
[11/28 14:21:24    504s] Updating RC grid for preRoute extraction ...
[11/28 14:21:24    504s] eee: pegSigSF::1.070000
[11/28 14:21:24    504s] Initializing multi-corner capacitance tables ... 
[11/28 14:21:24    504s] Initializing multi-corner resistance tables ...
[11/28 14:21:24    504s] eee: l::1 avDens::0.098107 usedTrk::3715.465275 availTrk::37871.638504 sigTrk::3715.465275
[11/28 14:21:24    504s] eee: l::2 avDens::0.231425 usedTrk::8933.929357 availTrk::38603.999296 sigTrk::8933.929357
[11/28 14:21:24    504s] eee: l::3 avDens::0.249444 usedTrk::10671.087126 availTrk::42779.475782 sigTrk::10671.087126
[11/28 14:21:24    504s] eee: l::4 avDens::0.340641 usedTrk::10285.007730 availTrk::30193.108143 sigTrk::10285.007730
[11/28 14:21:24    504s] eee: l::5 avDens::0.288179 usedTrk::9935.332344 availTrk::34476.291030 sigTrk::9935.332344
[11/28 14:21:24    504s] eee: l::6 avDens::0.342740 usedTrk::2263.744447 availTrk::6604.838710 sigTrk::2263.744447
[11/28 14:21:24    504s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:21:24    504s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.478270 ; uaWl: 1.000000 ; uaWlH: 0.561772 ; aWlH: 0.000000 ; Pmax: 0.916900 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 78 ; 
[11/28 14:21:24    504s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:21:24    504s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:21:24    504s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:21:24    504s] 
[11/28 14:21:24    504s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:21:25    505s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:26 mem=2558.2M
[11/28 14:21:25    505s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:26 mem=2558.2M
[11/28 14:21:25    505s] Creating Lib Analyzer, finished. 
[11/28 14:21:25    505s] Extraction called for design 'CHIP' of instances=21939 and nets=24464 using extraction engine 'preRoute' .
[11/28 14:21:25    505s] PreRoute RC Extraction called for design CHIP.
[11/28 14:21:25    505s] RC Extraction called in multi-corner(1) mode.
[11/28 14:21:25    505s] RCMode: PreRoute
[11/28 14:21:25    505s]       RC Corner Indexes            0   
[11/28 14:21:25    505s] Capacitance Scaling Factor   : 1.00000 
[11/28 14:21:25    505s] Resistance Scaling Factor    : 1.00000 
[11/28 14:21:25    505s] Clock Cap. Scaling Factor    : 1.00000 
[11/28 14:21:25    505s] Clock Res. Scaling Factor    : 1.00000 
[11/28 14:21:25    505s] Shrink Factor                : 1.00000
[11/28 14:21:25    505s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/28 14:21:25    505s] Using capacitance table file ...
[11/28 14:21:25    505s] 
[11/28 14:21:25    505s] Trim Metal Layers:
[11/28 14:21:25    505s] LayerId::1 widthSet size::4
[11/28 14:21:25    505s] LayerId::2 widthSet size::4
[11/28 14:21:25    505s] LayerId::3 widthSet size::4
[11/28 14:21:25    505s] LayerId::4 widthSet size::4
[11/28 14:21:25    505s] LayerId::5 widthSet size::4
[11/28 14:21:25    505s] LayerId::6 widthSet size::2
[11/28 14:21:25    505s] Updating RC grid for preRoute extraction ...
[11/28 14:21:25    505s] eee: pegSigSF::1.070000
[11/28 14:21:25    505s] Initializing multi-corner capacitance tables ... 
[11/28 14:21:25    505s] Initializing multi-corner resistance tables ...
[11/28 14:21:25    505s] eee: l::1 avDens::0.098107 usedTrk::3715.465275 availTrk::37871.638504 sigTrk::3715.465275
[11/28 14:21:25    505s] eee: l::2 avDens::0.231425 usedTrk::8933.929357 availTrk::38603.999296 sigTrk::8933.929357
[11/28 14:21:25    505s] eee: l::3 avDens::0.249444 usedTrk::10671.087126 availTrk::42779.475782 sigTrk::10671.087126
[11/28 14:21:25    505s] eee: l::4 avDens::0.340641 usedTrk::10285.007730 availTrk::30193.108143 sigTrk::10285.007730
[11/28 14:21:25    505s] eee: l::5 avDens::0.288179 usedTrk::9935.332344 availTrk::34476.291030 sigTrk::9935.332344
[11/28 14:21:25    505s] eee: l::6 avDens::0.342740 usedTrk::2263.744447 availTrk::6604.838710 sigTrk::2263.744447
[11/28 14:21:25    505s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:21:25    505s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.478270 ; uaWl: 1.000000 ; uaWlH: 0.561772 ; aWlH: 0.000000 ; Pmax: 0.916900 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 78 ; 
[11/28 14:21:25    505s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2558.156M)
[11/28 14:21:26    506s] Compute RC Scale Done ...
[11/28 14:21:26    506s] **optDesign ... cpu = 0:05:30, real = 0:05:29, mem = 1682.7M, totSessionCpu=0:08:26 **
[11/28 14:21:26    506s] #################################################################################
[11/28 14:21:26    506s] # Design Stage: PreRoute
[11/28 14:21:26    506s] # Design Name: CHIP
[11/28 14:21:26    506s] # Design Mode: 180nm
[11/28 14:21:26    506s] # Analysis Mode: MMMC Non-OCV 
[11/28 14:21:26    506s] # Parasitics Mode: No SPEF/RCDB 
[11/28 14:21:26    506s] # Signoff Settings: SI Off 
[11/28 14:21:26    506s] #################################################################################
[11/28 14:21:27    507s] Calculate delays in BcWc mode...
[11/28 14:21:27    507s] Topological Sorting (REAL = 0:00:00.0, MEM = 2571.1M, InitMEM = 2567.7M)
[11/28 14:21:27    507s] Start delay calculation (fullDC) (1 T). (MEM=2571.06)
[11/28 14:21:27    507s] End AAE Lib Interpolated Model. (MEM=2571.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:21:30    510s] Total number of fetched objects 24476
[11/28 14:21:30    510s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:21:30    510s] End delay calculation. (MEM=2579.48 CPU=0:00:02.9 REAL=0:00:03.0)
[11/28 14:21:30    510s] End delay calculation (fullDC). (MEM=2579.48 CPU=0:00:03.4 REAL=0:00:03.0)
[11/28 14:21:30    510s] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 2579.5M) ***
[11/28 14:21:30    510s] *** IncrReplace #1 [finish] : cpu/real = 0:01:43.8/0:01:43.8 (1.0), totSession cpu/real = 0:08:30.8/0:20:25.4 (0.4), mem = 2579.5M
[11/28 14:21:30    510s] 
[11/28 14:21:30    510s] =============================================================================================
[11/28 14:21:30    510s]  Step TAT Report for IncrReplace #1                                             20.15-s105_1
[11/28 14:21:30    510s] =============================================================================================
[11/28 14:21:30    510s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:21:30    510s] ---------------------------------------------------------------------------------------------
[11/28 14:21:30    510s] [ ExtractRC              ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:21:30    510s] [ FullDelayCalc          ]      1   0:00:03.4  (   3.3 % )     0:00:03.4 /  0:00:03.4    1.0
[11/28 14:21:30    510s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[11/28 14:21:30    510s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   1.2 % )     0:00:01.2 /  0:00:01.2    1.0
[11/28 14:21:30    510s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:21:30    510s] [ MISC                   ]          0:01:39.1  (  95.4 % )     0:01:39.1 /  0:01:39.1    1.0
[11/28 14:21:30    510s] ---------------------------------------------------------------------------------------------
[11/28 14:21:30    510s]  IncrReplace #1 TOTAL               0:01:43.8  ( 100.0 % )     0:01:43.8 /  0:01:43.8    1.0
[11/28 14:21:30    510s] ---------------------------------------------------------------------------------------------
[11/28 14:21:30    510s] 
[11/28 14:21:31    511s] *** Timing NOT met, worst failing slack is -1.760
[11/28 14:21:31    511s] *** Check timing (0:00:00.0)
[11/28 14:21:31    511s] Deleting Lib Analyzer.
[11/28 14:21:31    511s] Begin: GigaOpt Optimization in WNS mode
[11/28 14:21:31    511s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[11/28 14:21:31    511s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:21:31    511s] Info: 27 io nets excluded
[11/28 14:21:31    511s] Info: 2 clock nets excluded from IPO operation.
[11/28 14:21:31    511s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:08:31.5/0:20:26.1 (0.4), mem = 2595.5M
[11/28 14:21:31    511s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.7
[11/28 14:21:31    511s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:21:31    511s] ### Creating PhyDesignMc. totSessionCpu=0:08:32 mem=2595.5M
[11/28 14:21:31    511s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:21:31    511s] OPERPROF: Starting DPlace-Init at level 1, MEM:2595.5M
[11/28 14:21:31    511s] z: 2, totalTracks: 1
[11/28 14:21:31    511s] z: 4, totalTracks: 1
[11/28 14:21:31    511s] z: 6, totalTracks: 1
[11/28 14:21:31    511s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[11/28 14:21:31    511s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2595.5M
[11/28 14:21:31    511s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2595.5M
[11/28 14:21:31    511s] Core basic site is core_5040
[11/28 14:21:31    511s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2595.5M
[11/28 14:21:31    511s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.004, MEM:2595.5M
[11/28 14:21:31    511s] Fast DP-INIT is on for default
[11/28 14:21:31    511s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 14:21:31    511s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.015, MEM:2595.5M
[11/28 14:21:31    511s] OPERPROF:     Starting CMU at level 3, MEM:2595.5M
[11/28 14:21:31    511s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2595.5M
[11/28 14:21:31    511s] 
[11/28 14:21:31    511s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:21:31    511s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2595.5M
[11/28 14:21:31    511s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2595.5M
[11/28 14:21:31    511s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2595.5M
[11/28 14:21:31    511s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2595.5MB).
[11/28 14:21:31    511s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.034, MEM:2595.5M
[11/28 14:21:31    511s] TotalInstCnt at PhyDesignMc Initialization: 21,885
[11/28 14:21:31    511s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:32 mem=2595.5M
[11/28 14:21:31    511s] ### Creating RouteCongInterface, started
[11/28 14:21:31    511s] 
[11/28 14:21:31    511s] Creating Lib Analyzer ...
[11/28 14:21:31    511s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:21:31    511s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:21:31    511s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:21:31    511s] 
[11/28 14:21:31    511s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:21:32    512s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:33 mem=2595.5M
[11/28 14:21:32    512s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:33 mem=2595.5M
[11/28 14:21:32    512s] Creating Lib Analyzer, finished. 
[11/28 14:21:32    512s] 
[11/28 14:21:32    512s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[11/28 14:21:32    512s] 
[11/28 14:21:32    512s] #optDebug: {0, 1.000}
[11/28 14:21:32    512s] ### Creating RouteCongInterface, finished
[11/28 14:21:32    512s] {MG  {5 0 49.2 0.918509} }
[11/28 14:21:32    512s] ### Creating LA Mngr. totSessionCpu=0:08:33 mem=2595.5M
[11/28 14:21:32    512s] ### Creating LA Mngr, finished. totSessionCpu=0:08:33 mem=2595.5M
[11/28 14:21:33    513s] *info: 27 io nets excluded
[11/28 14:21:33    513s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:21:33    513s] *info: 2 clock nets excluded
[11/28 14:21:33    513s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.231283.1
[11/28 14:21:34    514s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[11/28 14:21:34    514s] ** GigaOpt Optimizer WNS Slack -1.760 TNS Slack -2725.769 Density 89.04
[11/28 14:21:34    514s] Optimizer WNS Pass 0
[11/28 14:21:34    514s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.605| -485.304|
|reg2reg   |-1.760|-2725.769|
|HEPG      |-1.760|-2725.769|
|All Paths |-1.760|-2725.769|
+----------+------+---------+

[11/28 14:21:34    514s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2630.6M
[11/28 14:21:34    514s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2630.6M
[11/28 14:21:34    514s] Active Path Group: reg2reg  
[11/28 14:21:34    514s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:21:34    514s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/28 14:21:34    514s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:21:34    514s] |  -1.760|   -1.760|-2725.769|-2725.769|   89.04%|   0:00:00.0| 2630.6M|av_func_mode_max|  reg2reg| CORE/img_reg_5__0__2_/D          |
[11/28 14:21:35    515s] |  -1.373|   -1.373|-1918.383|-1918.383|   89.04%|   0:00:01.0| 2630.6M|av_func_mode_max|  reg2reg| CORE/img_reg_5__0__2_/D          |
[11/28 14:21:35    515s] |  -1.307|   -1.307|-1862.324|-1862.324|   89.04%|   0:00:00.0| 2630.6M|av_func_mode_max|  reg2reg| CORE/img_reg_14__3__6_/D         |
[11/28 14:21:36    516s] |  -1.162|   -1.162|-1801.320|-1801.320|   89.05%|   0:00:01.0| 2630.6M|av_func_mode_max|  reg2reg| CORE/img_reg_5__0__2_/D          |
[11/28 14:21:36    516s] |  -1.100|   -1.100|-1747.117|-1747.117|   89.05%|   0:00:00.0| 2630.6M|av_func_mode_max|  reg2reg| CORE/img_reg_5__0__2_/D          |
[11/28 14:21:36    516s] |  -1.052|   -1.052|-1731.176|-1731.176|   89.09%|   0:00:00.0| 2676.7M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__6_/D       |
[11/28 14:21:37    517s] |  -1.030|   -1.030|-1658.494|-1658.494|   89.10%|   0:00:01.0| 2676.7M|av_func_mode_max|  reg2reg| CORE/img_reg_13__13__5_/D        |
[11/28 14:21:37    517s] |  -0.993|   -0.993|-1636.810|-1636.810|   89.11%|   0:00:00.0| 2676.7M|av_func_mode_max|  reg2reg| CORE/img_reg_0__5__1_/D          |
[11/28 14:21:37    517s] |  -0.955|   -0.955|-1598.658|-1598.658|   89.12%|   0:00:00.0| 2676.7M|av_func_mode_max|  reg2reg| CORE/img_reg_0__5__1_/D          |
[11/28 14:21:38    518s] |  -0.919|   -0.919|-1403.277|-1403.328|   89.17%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__6_/D       |
[11/28 14:21:38    519s] |  -0.901|   -0.901|-1414.593|-1414.661|   89.18%|   0:00:00.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_7__0__1_/D          |
[11/28 14:21:39    519s] |  -0.865|   -0.865|-1397.171|-1397.243|   89.19%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_14__3__6_/D         |
[11/28 14:21:39    519s] |  -0.873|   -0.873|-1394.301|-1394.373|   89.18%|   0:00:00.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_14__3__6_/D         |
[11/28 14:21:39    519s] |  -0.855|   -0.855|-1400.194|-1400.246|   89.19%|   0:00:00.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_14__3__6_/D         |
[11/28 14:21:39    519s] |  -0.850|   -0.850|-1380.645|-1380.724|   89.22%|   0:00:00.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_14__3__6_/D         |
[11/28 14:21:40    520s] |  -0.828|   -0.828|-1378.052|-1378.132|   89.23%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_14__3__6_/D         |
[11/28 14:21:40    520s] |  -0.782|   -0.782|-1291.092|-1291.338|   89.29%|   0:00:00.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__6_/D       |
[11/28 14:21:40    521s] |  -0.756|   -0.756|-1225.858|-1226.357|   89.31%|   0:00:00.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_14__3__6_/D         |
[11/28 14:21:41    521s] |  -0.717|   -0.717|-1102.722|-1103.719|   89.35%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__6_/D       |
[11/28 14:21:41    521s] |  -0.682|   -0.682|-1081.094|-1082.203|   89.37%|   0:00:00.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_4__6__0_/D          |
[11/28 14:21:42    522s] |  -0.651|   -0.651| -998.480|-1000.236|   89.39%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_4__15_/D         |
[11/28 14:21:42    522s] |  -0.622|   -0.622| -979.751| -981.623|   89.42%|   0:00:00.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_10__11__5_/D        |
[11/28 14:21:43    523s] |  -0.579|   -0.605| -896.404| -899.009|   89.45%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_10__11__5_/D        |
[11/28 14:21:43    523s] |  -0.548|   -0.605| -784.027| -790.054|   89.48%|   0:00:00.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__5_/D       |
[11/28 14:21:43    523s] |  -0.517|   -0.605| -784.198| -790.013|   89.49%|   0:00:00.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_8__11__5_/D         |
[11/28 14:21:44    524s] |  -0.498|   -0.605| -696.249| -708.632|   89.53%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__3_/D       |
[11/28 14:21:44    524s] |  -0.475|   -0.605| -684.822| -698.474|   89.56%|   0:00:00.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_10__11__0_/D        |
[11/28 14:21:45    525s] |  -0.436|   -0.605| -600.823| -626.826|   89.57%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__2_/D       |
[11/28 14:21:45    525s] |  -0.407|   -0.605| -565.923| -598.890|   89.60%|   0:00:00.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_14__4__2_/D         |
[11/28 14:21:46    526s] |  -0.383|   -0.605| -499.344| -544.821|   89.62%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_14__4__2_/D         |
[11/28 14:21:46    526s] |  -0.350|   -0.605| -438.785| -495.489|   89.69%|   0:00:00.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_14__4__2_/D         |
[11/28 14:21:47    527s] |  -0.338|   -0.605| -392.339| -458.596|   89.74%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__3_/D       |
[11/28 14:21:47    528s] |  -0.311|   -0.605| -349.371| -428.122|   89.77%|   0:00:00.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_12__11__5_/D        |
[11/28 14:21:48    528s] |  -0.283|   -0.605| -298.134| -397.371|   89.83%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_0__13_/D         |
[11/28 14:21:49    529s] |  -0.267|   -0.605| -254.919| -372.998|   89.89%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__2_/D       |
[11/28 14:21:49    530s] |  -0.245|   -0.605| -217.914| -353.757|   89.95%|   0:00:00.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_12__11__5_/D        |
[11/28 14:21:50    530s] |  -0.225|   -0.605| -183.801| -338.330|   90.01%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_7__11__0_/D         |
[11/28 14:21:51    531s] |  -0.204|   -0.605| -146.057| -320.451|   90.07%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__3_/D       |
[11/28 14:21:52    532s] |  -0.190|   -0.605| -120.082| -311.329|   90.12%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_7__11__0_/D         |
[11/28 14:21:52    532s] |  -0.176|   -0.605|  -97.038| -300.932|   90.19%|   0:00:00.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_12__11__5_/D        |
[11/28 14:21:53    533s] |  -0.147|   -0.605|  -63.800| -290.136|   90.23%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_12__11__5_/D        |
[11/28 14:21:54    534s] |  -0.131|   -0.605|  -41.174| -281.989|   90.33%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_12__11__5_/D        |
[11/28 14:21:55    535s] |  -0.116|   -0.605|  -23.058| -276.076|   90.40%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_4__15_/D         |
[11/28 14:21:56    536s] |  -0.097|   -0.605|  -16.320| -273.896|   90.48%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_12__11__5_/D        |
[11/28 14:21:58    538s] |  -0.085|   -0.605|  -12.919| -272.620|   90.55%|   0:00:02.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_12__11__5_/D        |
[11/28 14:21:59    539s] |  -0.072|   -0.605|   -9.809| -270.246|   90.59%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_9__11__5_/D         |
[11/28 14:22:00    541s] |  -0.056|   -0.676|   -3.889| -309.438|   90.69%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_4__15_/D         |
[11/28 14:22:02    542s] |  -0.048|   -0.676|   -1.051| -307.637|   90.78%|   0:00:02.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__3_/D       |
[11/28 14:22:03    543s] |  -0.033|   -0.676|   -0.777| -307.498|   90.84%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_5__2__3_/D          |
[11/28 14:22:04    544s] |  -0.019|   -0.641|   -0.081| -280.799|   90.92%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_9__11__5_/D         |
[11/28 14:22:06    546s] |  -0.007|   -0.641|   -0.008| -280.783|   90.99%|   0:00:02.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__4_/D       |
[11/28 14:22:07    547s] |   0.002|   -0.645|    0.000| -278.705|   91.05%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_4__15_/D         |
[11/28 14:22:08    548s] |   0.005|   -0.645|    0.000| -278.032|   91.10%|   0:00:01.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__3_/D       |
[11/28 14:22:10    550s] |   0.032|   -0.645|    0.000| -275.304|   91.16%|   0:00:02.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_12__11__5_/D        |
[11/28 14:22:12    552s] |   0.040|   -0.646|    0.000| -274.772|   91.24%|   0:00:02.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__3_/D       |
[11/28 14:22:14    554s] |   0.049|   -0.646|    0.000| -273.519|   91.27%|   0:00:02.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_0__6__0_/D          |
[11/28 14:22:16    556s] |   0.054|   -0.621|    0.000| -273.962|   91.35%|   0:00:02.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_14__4__5_/D         |
[11/28 14:22:16    556s] |   0.054|   -0.621|    0.000| -273.962|   91.35%|   0:00:00.0| 2791.2M|av_func_mode_max|  reg2reg| CORE/img_reg_14__4__5_/D         |
[11/28 14:22:16    556s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:22:16    556s] 
[11/28 14:22:16    556s] *** Finish Core Optimize Step (cpu=0:00:41.6 real=0:00:42.0 mem=2791.2M) ***
[11/28 14:22:16    556s] Active Path Group: default 
[11/28 14:22:16    556s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:22:16    556s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/28 14:22:16    556s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:22:16    556s] |  -0.621|   -0.621|-273.962| -273.962|   91.35%|   0:00:00.0| 2791.2M|av_func_mode_max|  default| CORE/img_reg_2__5__0_/D          |
[11/28 14:22:16    556s] |  -0.432|   -0.432| -37.196|  -37.196|   91.36%|   0:00:00.0| 2791.2M|av_func_mode_max|  default| CORE/img_reg_8__12__1_/D         |
[11/28 14:22:16    556s] |  -0.384|   -0.384| -24.531|  -24.531|   91.37%|   0:00:00.0| 2791.2M|av_func_mode_max|  default| CORE/img_reg_8__12__1_/D         |
[11/28 14:22:16    556s] |  -0.358|   -0.358| -41.585|  -41.585|   91.38%|   0:00:00.0| 2791.2M|av_func_mode_max|  default| CORE/img_reg_9__11__5_/D         |
[11/28 14:22:16    556s] |  -0.335|   -0.335| -32.968|  -32.968|   91.38%|   0:00:00.0| 2791.2M|av_func_mode_max|  default| CORE/img_reg_9__11__5_/D         |
[11/28 14:22:16    556s] |  -0.331|   -0.331| -17.675|  -17.675|   91.38%|   0:00:00.0| 2791.2M|av_func_mode_max|  default| CORE/img_reg_8__12__1_/D         |
[11/28 14:22:16    556s] |  -0.300|   -0.300| -19.765|  -19.765|   91.38%|   0:00:00.0| 2791.2M|av_func_mode_max|  default| CORE/img_reg_11__12__3_/D        |
[11/28 14:22:17    557s] |  -0.258|   -0.258| -10.273|  -10.273|   91.39%|   0:00:01.0| 2791.2M|av_func_mode_max|  default| CORE/img_reg_9__2__4_/D          |
[11/28 14:22:17    557s] |  -0.184|   -0.184|  -8.284|   -8.284|   91.40%|   0:00:00.0| 2791.2M|av_func_mode_max|  default| CORE/img_reg_9__11__4_/D         |
[11/28 14:22:17    557s] |  -0.136|   -0.136|  -3.404|   -3.404|   91.40%|   0:00:00.0| 2791.2M|av_func_mode_max|  default| CORE/img_reg_12__1__3_/D         |
[11/28 14:22:17    557s] |  -0.058|   -0.058|  -1.972|   -1.972|   91.40%|   0:00:00.0| 2791.2M|av_func_mode_max|  default| CORE/img_reg_7__15__3_/D         |
[11/28 14:22:17    557s] |  -0.038|   -0.038|  -0.604|   -0.604|   91.41%|   0:00:00.0| 2791.2M|av_func_mode_max|  default| CORE/img_reg_8__12__1_/D         |
[11/28 14:22:17    557s] |  -0.019|   -0.019|  -0.082|   -0.082|   91.41%|   0:00:00.0| 2791.2M|av_func_mode_max|  default| CORE/img_reg_8__12__1_/D         |
[11/28 14:22:17    557s] |  -0.003|   -0.003|  -0.003|   -0.003|   91.42%|   0:00:00.0| 2791.2M|av_func_mode_max|  default| CORE/img_reg_11__9__6_/D         |
[11/28 14:22:17    557s] |   0.023|    0.023|   0.000|    0.000|   91.42%|   0:00:00.0| 2791.2M|av_func_mode_max|  default| CORE/img_reg_11__9__6_/D         |
[11/28 14:22:17    557s] |   0.055|    0.054|   0.000|    0.000|   91.43%|   0:00:00.0| 2791.2M|av_func_mode_max|  default| CORE/img_reg_11__9__6_/D         |
[11/28 14:22:17    557s] |   0.055|    0.054|   0.000|    0.000|   91.43%|   0:00:00.0| 2791.2M|av_func_mode_max|  default| CORE/img_reg_11__9__6_/D         |
[11/28 14:22:17    557s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:22:17    557s] 
[11/28 14:22:17    557s] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=2791.2M) ***
[11/28 14:22:17    557s] 
[11/28 14:22:17    557s] *** Finished Optimize Step Cumulative (cpu=0:00:43.1 real=0:00:43.0 mem=2791.2M) ***
[11/28 14:22:17    557s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.055|0.000|
|reg2reg   |0.054|0.000|
|HEPG      |0.054|0.000|
|All Paths |0.054|0.000|
+----------+-----+-----+

[11/28 14:22:17    557s] ** GigaOpt Optimizer WNS Slack 0.054 TNS Slack 0.000 Density 91.43
[11/28 14:22:17    557s] Placement Snapshot: Density distribution:
[11/28 14:22:17    557s] [1.00 -  +++]: 0 (0.00%)
[11/28 14:22:17    557s] [0.95 - 1.00]: 0 (0.00%)
[11/28 14:22:17    557s] [0.90 - 0.95]: 0 (0.00%)
[11/28 14:22:17    557s] [0.85 - 0.90]: 0 (0.00%)
[11/28 14:22:17    557s] [0.80 - 0.85]: 0 (0.00%)
[11/28 14:22:17    557s] [0.75 - 0.80]: 0 (0.00%)
[11/28 14:22:17    557s] [0.70 - 0.75]: 0 (0.00%)
[11/28 14:22:17    557s] [0.65 - 0.70]: 0 (0.00%)
[11/28 14:22:17    557s] [0.60 - 0.65]: 0 (0.00%)
[11/28 14:22:17    557s] [0.55 - 0.60]: 0 (0.00%)
[11/28 14:22:17    557s] [0.50 - 0.55]: 1 (0.32%)
[11/28 14:22:17    557s] [0.45 - 0.50]: 0 (0.00%)
[11/28 14:22:17    557s] [0.40 - 0.45]: 1 (0.32%)
[11/28 14:22:17    557s] [0.35 - 0.40]: 2 (0.64%)
[11/28 14:22:17    557s] [0.30 - 0.35]: 3 (0.96%)
[11/28 14:22:17    557s] [0.25 - 0.30]: 12 (3.83%)
[11/28 14:22:17    557s] [0.20 - 0.25]: 27 (8.63%)
[11/28 14:22:17    557s] [0.15 - 0.20]: 39 (12.46%)
[11/28 14:22:17    557s] [0.10 - 0.15]: 71 (22.68%)
[11/28 14:22:17    557s] [0.05 - 0.10]: 110 (35.14%)
[11/28 14:22:17    557s] [0.00 - 0.05]: 47 (15.02%)
[11/28 14:22:17    557s] Begin: Area Reclaim Optimization
[11/28 14:22:17    557s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:09:17.8/0:21:12.3 (0.4), mem = 2791.2M
[11/28 14:22:17    557s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2791.2M
[11/28 14:22:17    557s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2791.2M
[11/28 14:22:17    558s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 91.43
[11/28 14:22:17    558s] +---------+---------+--------+--------+------------+--------+
[11/28 14:22:17    558s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/28 14:22:17    558s] +---------+---------+--------+--------+------------+--------+
[11/28 14:22:17    558s] |   91.43%|        -|   0.000|   0.000|   0:00:00.0| 2791.2M|
[11/28 14:22:17    558s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/28 14:22:21    561s] |   90.78%|      166|  -0.004|  -0.004|   0:00:04.0| 2791.2M|
[11/28 14:22:41    581s] |   89.07%|     1149|   0.000|   0.000|   0:00:20.0| 2791.2M|
[11/28 14:22:42    582s] |   89.01%|       66|   0.000|   0.000|   0:00:01.0| 2791.2M|
[11/28 14:22:43    583s] |   89.01%|        7|   0.000|   0.000|   0:00:01.0| 2791.2M|
[11/28 14:22:43    583s] |   89.01%|        1|   0.000|   0.000|   0:00:00.0| 2791.2M|
[11/28 14:22:43    583s] |   89.01%|        0|   0.000|   0.000|   0:00:00.0| 2791.2M|
[11/28 14:22:43    583s] +---------+---------+--------+--------+------------+--------+
[11/28 14:22:43    583s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 89.01
[11/28 14:22:43    583s] 
[11/28 14:22:43    583s] ** Summary: Restruct = 0 Buffer Deletion = 136 Declone = 39 Resize = 1158 **
[11/28 14:22:43    583s] --------------------------------------------------------------
[11/28 14:22:43    583s] |                                   | Total     | Sequential |
[11/28 14:22:43    583s] --------------------------------------------------------------
[11/28 14:22:43    583s] | Num insts resized                 |    1087  |      38    |
[11/28 14:22:43    583s] | Num insts undone                  |      64  |       0    |
[11/28 14:22:43    583s] | Num insts Downsized               |    1087  |      38    |
[11/28 14:22:43    583s] | Num insts Samesized               |       0  |       0    |
[11/28 14:22:43    583s] | Num insts Upsized                 |       0  |       0    |
[11/28 14:22:43    583s] | Num multiple commits+uncommits    |      73  |       -    |
[11/28 14:22:43    583s] --------------------------------------------------------------
[11/28 14:22:43    583s] Bottom Preferred Layer:
[11/28 14:22:43    583s]     None
[11/28 14:22:43    583s] Via Pillar Rule:
[11/28 14:22:43    583s]     None
[11/28 14:22:43    583s] End: Core Area Reclaim Optimization (cpu = 0:00:25.9) (real = 0:00:26.0) **
[11/28 14:22:43    583s] *** AreaOpt #3 [finish] : cpu/real = 0:00:25.9/0:00:25.9 (1.0), totSession cpu/real = 0:09:43.7/0:21:38.2 (0.4), mem = 2791.2M
[11/28 14:22:43    583s] 
[11/28 14:22:43    583s] =============================================================================================
[11/28 14:22:43    583s]  Step TAT Report for AreaOpt #3                                                 20.15-s105_1
[11/28 14:22:43    583s] =============================================================================================
[11/28 14:22:43    583s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:22:43    583s] ---------------------------------------------------------------------------------------------
[11/28 14:22:43    583s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:22:43    583s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:22:43    583s] [ OptSingleIteration     ]      6   0:00:00.2  (   0.8 % )     0:00:25.3 /  0:00:25.4    1.0
[11/28 14:22:43    583s] [ OptGetWeight           ]    390   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.8
[11/28 14:22:43    583s] [ OptEval                ]    390   0:00:05.3  (  20.6 % )     0:00:05.3 /  0:00:05.4    1.0
[11/28 14:22:43    583s] [ OptCommit              ]    390   0:00:00.4  (   1.6 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:22:43    583s] [ IncrTimingUpdate       ]    161   0:00:13.7  (  52.8 % )     0:00:13.7 /  0:00:13.7    1.0
[11/28 14:22:43    583s] [ PostCommitDelayUpdate  ]    413   0:00:00.5  (   2.0 % )     0:00:05.7 /  0:00:05.7    1.0
[11/28 14:22:43    583s] [ IncrDelayCalc          ]    775   0:00:05.2  (  20.1 % )     0:00:05.2 /  0:00:05.3    1.0
[11/28 14:22:43    583s] [ MISC                   ]          0:00:00.4  (   1.6 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:22:43    583s] ---------------------------------------------------------------------------------------------
[11/28 14:22:43    583s]  AreaOpt #3 TOTAL                   0:00:25.9  ( 100.0 % )     0:00:25.9 /  0:00:25.9    1.0
[11/28 14:22:43    583s] ---------------------------------------------------------------------------------------------
[11/28 14:22:43    583s] 
[11/28 14:22:43    583s] End: Area Reclaim Optimization (cpu=0:00:26, real=0:00:26, mem=2632.20M, totSessionCpu=0:09:44).
[11/28 14:22:43    583s] Placement Snapshot: Density distribution:
[11/28 14:22:43    583s] [1.00 -  +++]: 0 (0.00%)
[11/28 14:22:43    583s] [0.95 - 1.00]: 0 (0.00%)
[11/28 14:22:43    583s] [0.90 - 0.95]: 0 (0.00%)
[11/28 14:22:43    583s] [0.85 - 0.90]: 0 (0.00%)
[11/28 14:22:43    583s] [0.80 - 0.85]: 0 (0.00%)
[11/28 14:22:43    583s] [0.75 - 0.80]: 0 (0.00%)
[11/28 14:22:43    583s] [0.70 - 0.75]: 0 (0.00%)
[11/28 14:22:43    583s] [0.65 - 0.70]: 0 (0.00%)
[11/28 14:22:43    583s] [0.60 - 0.65]: 0 (0.00%)
[11/28 14:22:43    583s] [0.55 - 0.60]: 0 (0.00%)
[11/28 14:22:43    583s] [0.50 - 0.55]: 1 (0.32%)
[11/28 14:22:43    583s] [0.45 - 0.50]: 0 (0.00%)
[11/28 14:22:43    583s] [0.40 - 0.45]: 2 (0.64%)
[11/28 14:22:43    583s] [0.35 - 0.40]: 3 (0.96%)
[11/28 14:22:43    583s] [0.30 - 0.35]: 8 (2.56%)
[11/28 14:22:43    583s] [0.25 - 0.30]: 11 (3.51%)
[11/28 14:22:43    583s] [0.20 - 0.25]: 35 (11.18%)
[11/28 14:22:43    583s] [0.15 - 0.20]: 41 (13.10%)
[11/28 14:22:43    583s] [0.10 - 0.15]: 83 (26.52%)
[11/28 14:22:43    583s] [0.05 - 0.10]: 114 (36.42%)
[11/28 14:22:43    583s] [0.00 - 0.05]: 15 (4.79%)
[11/28 14:22:43    583s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.231283.1
[11/28 14:22:43    583s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2632.2M
[11/28 14:22:43    583s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.062, MEM:2627.2M
[11/28 14:22:43    583s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2627.2M
[11/28 14:22:43    583s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2627.2M
[11/28 14:22:43    583s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2627.2M
[11/28 14:22:43    583s] OPERPROF:       Starting CMU at level 4, MEM:2627.2M
[11/28 14:22:43    583s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2627.2M
[11/28 14:22:43    583s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:2627.2M
[11/28 14:22:43    583s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2627.2M
[11/28 14:22:43    583s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2627.2M
[11/28 14:22:43    583s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.036, MEM:2627.2M
[11/28 14:22:43    583s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.036, MEM:2627.2M
[11/28 14:22:43    583s] TDRefine: refinePlace mode is spiral
[11/28 14:22:43    583s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.231283.3
[11/28 14:22:43    583s] OPERPROF: Starting RefinePlace at level 1, MEM:2627.2M
[11/28 14:22:43    583s] *** Starting refinePlace (0:09:44 mem=2627.2M) ***
[11/28 14:22:43    583s] Total net bbox length = 1.606e+06 (7.913e+05 8.143e+05) (ext = 1.700e+04)
[11/28 14:22:43    583s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:22:43    583s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2627.2M
[11/28 14:22:43    583s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2627.2M
[11/28 14:22:43    583s] 
[11/28 14:22:43    583s] Starting Small incrNP...
[11/28 14:22:43    583s] User Input Parameters:
[11/28 14:22:43    583s] - Congestion Driven    : Off
[11/28 14:22:43    583s] - Timing Driven        : Off
[11/28 14:22:43    583s] - Area-Violation Based : Off
[11/28 14:22:43    583s] - Start Rollback Level : -5
[11/28 14:22:43    583s] - Legalized            : On
[11/28 14:22:43    583s] - Window Based         : Off
[11/28 14:22:43    583s] - eDen incr mode       : Off
[11/28 14:22:43    583s] - Small incr mode      : On
[11/28 14:22:43    583s] 
[11/28 14:22:43    583s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2627.2M
[11/28 14:22:43    583s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2627.2M
[11/28 14:22:43    583s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.004, MEM:2627.2M
[11/28 14:22:43    583s] default core: bins with density > 0.750 = 72.58 % ( 262 / 361 )
[11/28 14:22:43    583s] Density distribution unevenness ratio = 4.301%
[11/28 14:22:43    583s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.006, MEM:2627.2M
[11/28 14:22:43    583s] cost 1.149383, thresh 1.000000
[11/28 14:22:43    583s] OPERPROF:   Starting spMPad at level 2, MEM:2627.2M
[11/28 14:22:43    583s] OPERPROF:     Starting spContextMPad at level 3, MEM:2627.2M
[11/28 14:22:43    583s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2627.2M
[11/28 14:22:43    583s] MP Top (21824): mp=1.050. U=0.890.
[11/28 14:22:43    583s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.003, MEM:2627.2M
[11/28 14:22:43    583s] MPU (21824) 0.890 -> 0.935
[11/28 14:22:43    583s] incrNP th 1.000, 0.100
[11/28 14:22:43    583s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/28 14:22:43    583s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2627.2M
[11/28 14:22:43    583s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2627.2M
[11/28 14:22:43    583s] no activity file in design. spp won't run.
[11/28 14:22:43    583s] [spp] 0
[11/28 14:22:43    583s] [adp] 0:1:1:3
[11/28 14:22:43    583s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.010, REAL:0.006, MEM:2627.2M
[11/28 14:22:43    583s] SP #FI/SF FL/PI 0/4711 15254/1859
[11/28 14:22:43    583s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.020, REAL:0.010, MEM:2627.2M
[11/28 14:22:43    583s] NP #FI/FS/SF FL/PI: 4714/51/4711 17113/1859
[11/28 14:22:43    583s] no activity file in design. spp won't run.
[11/28 14:22:43    583s] RPlace IncrNP: Rollback Lev = -3
[11/28 14:22:43    583s] OPERPROF:   Starting npPlace at level 2, MEM:2631.3M
[11/28 14:22:43    583s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/28 14:22:43    583s] No instances found in the vector
[11/28 14:22:43    583s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2635.3M, DRC: 0)
[11/28 14:22:43    583s] 0 (out of 0) MH cells were successfully legalized.
[11/28 14:22:45    586s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/28 14:22:45    586s] No instances found in the vector
[11/28 14:22:45    586s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2641.5M, DRC: 0)
[11/28 14:22:45    586s] 0 (out of 0) MH cells were successfully legalized.
[11/28 14:22:47    587s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[11/28 14:22:47    587s] No instances found in the vector
[11/28 14:22:47    587s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2641.5M, DRC: 0)
[11/28 14:22:47    587s] 0 (out of 0) MH cells were successfully legalized.
[11/28 14:22:49    589s] OPERPROF:   Finished npPlace at level 2, CPU:5.370, REAL:5.377, MEM:2641.5M
[11/28 14:22:49    589s] no activity file in design. spp won't run.
[11/28 14:22:49    589s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2641.5M
[11/28 14:22:49    589s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2641.5M
[11/28 14:22:49    589s] 
[11/28 14:22:49    589s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2641.5M
[11/28 14:22:49    589s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2641.5M
[11/28 14:22:49    589s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.004, MEM:2641.5M
[11/28 14:22:49    589s] default core: bins with density > 0.750 = 77.84 % ( 281 / 361 )
[11/28 14:22:49    589s] Density distribution unevenness ratio = 2.685%
[11/28 14:22:49    589s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.006, MEM:2641.5M
[11/28 14:22:49    589s] RPlace postIncrNP: Density = 1.149383 -> 1.016049.
[11/28 14:22:49    589s] RPlace postIncrNP Info: Density distribution changes:
[11/28 14:22:49    589s] [1.10+      ] :	 1 (0.28%) -> 0 (0.00%)
[11/28 14:22:49    589s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[11/28 14:22:49    589s] [1.00 - 1.05] :	 16 (4.43%) -> 8 (2.22%)
[11/28 14:22:49    589s] [0.95 - 1.00] :	 85 (23.55%) -> 45 (12.47%)
[11/28 14:22:49    589s] [0.90 - 0.95] :	 82 (22.71%) -> 124 (34.35%)
[11/28 14:22:49    589s] [0.85 - 0.90] :	 42 (11.63%) -> 72 (19.94%)
[11/28 14:22:49    589s] [0.80 - 0.85] :	 29 (8.03%) -> 34 (9.42%)
[11/28 14:22:49    589s] Move report: incrNP moves 16811 insts, mean move: 12.63 um, max move: 177.56 um 
[11/28 14:22:49    589s] 	Max move on inst (CORE/FE_OFC1764_n18155): (430.90, 699.44) --> (424.70, 528.08)
[11/28 14:22:49    589s] Finished incrNP (cpu=0:00:05.5, real=0:00:06.0, mem=2641.5M)
[11/28 14:22:49    589s] End of Small incrNP (cpu=0:00:05.5, real=0:00:06.0)
[11/28 14:22:49    589s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2641.5M
[11/28 14:22:49    589s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2641.5M
[11/28 14:22:49    589s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2641.5M
[11/28 14:22:49    589s] Starting refinePlace ...
[11/28 14:22:49    589s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/28 14:22:49    589s] ** Cut row section cpu time 0:00:00.0.
[11/28 14:22:49    589s]    Spread Effort: high, pre-route mode, useDDP on.
[11/28 14:22:49    589s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2641.5MB) @(0:09:49 - 0:09:50).
[11/28 14:22:49    589s] Move report: preRPlace moves 10216 insts, mean move: 2.09 um, max move: 32.86 um 
[11/28 14:22:49    589s] 	Max move on inst (CORE/U20999): (816.54, 1087.52) --> (849.40, 1087.52)
[11/28 14:22:49    589s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: AOI22S
[11/28 14:22:49    589s] 	Violation at original loc: Placement Blockage Violation
[11/28 14:22:49    589s] wireLenOptFixPriorityInst 2663 inst fixed
[11/28 14:22:49    589s] Placement tweakage begins.
[11/28 14:22:49    589s] wire length = 2.056e+06
[11/28 14:22:50    590s] wire length = 2.016e+06
[11/28 14:22:50    590s] Placement tweakage ends.
[11/28 14:22:50    590s] Move report: tweak moves 5267 insts, mean move: 4.26 um, max move: 29.14 um 
[11/28 14:22:50    590s] 	Max move on inst (CORE/U20999): (849.40, 1087.52) --> (820.26, 1087.52)
[11/28 14:22:50    590s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.7, real=0:00:01.0, mem=2651.9MB) @(0:09:50 - 0:09:50).
[11/28 14:22:50    590s] 
[11/28 14:22:50    590s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/28 14:22:50    590s] Move report: legalization moves 93 insts, mean move: 6.10 um, max move: 20.00 um spiral
[11/28 14:22:50    590s] 	Max move on inst (CORE/U17429): (478.64, 613.76) --> (488.56, 603.68)
[11/28 14:22:50    590s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2651.9MB) @(0:09:50 - 0:09:50).
[11/28 14:22:50    590s] Move report: Detail placement moves 12278 insts, mean move: 3.17 um, max move: 32.10 um 
[11/28 14:22:50    590s] 	Max move on inst (CORE/U17405): (815.30, 1032.08) --> (817.16, 1001.84)
[11/28 14:22:50    590s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2651.9MB
[11/28 14:22:50    590s] Statistics of distance of Instance movement in refine placement:
[11/28 14:22:50    590s]   maximum (X+Y) =       180.12 um
[11/28 14:22:50    590s]   inst (CORE/FE_OFC1764_n18155) with max move: (430.9, 699.44) -> (427.18, 523.04)
[11/28 14:22:50    590s]   mean    (X+Y) =        12.35 um
[11/28 14:22:50    590s] Total instances flipped for legalization: 193
[11/28 14:22:50    590s] Summary Report:
[11/28 14:22:50    590s] Instances move: 17774 (out of 21824 movable)
[11/28 14:22:50    590s] Instances flipped: 193
[11/28 14:22:50    590s] Mean displacement: 12.35 um
[11/28 14:22:50    590s] Max displacement: 180.12 um (Instance: CORE/FE_OFC1764_n18155) (430.9, 699.44) -> (427.18, 523.04)
[11/28 14:22:50    590s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/28 14:22:50    590s] Total instances moved : 17774
[11/28 14:22:50    590s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.130, REAL:1.127, MEM:2651.9M
[11/28 14:22:50    590s] Total net bbox length = 1.578e+06 (7.796e+05 7.980e+05) (ext = 1.695e+04)
[11/28 14:22:50    590s] Runtime: CPU: 0:00:06.7 REAL: 0:00:07.0 MEM: 2651.9MB
[11/28 14:22:50    590s] [CPU] RefinePlace/total (cpu=0:00:06.7, real=0:00:07.0, mem=2651.9MB) @(0:09:44 - 0:09:51).
[11/28 14:22:50    590s] *** Finished refinePlace (0:09:51 mem=2651.9M) ***
[11/28 14:22:50    590s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.231283.3
[11/28 14:22:50    590s] OPERPROF: Finished RefinePlace at level 1, CPU:6.690, REAL:6.702, MEM:2651.9M
[11/28 14:22:50    590s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2651.9M
[11/28 14:22:50    590s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.039, MEM:2627.9M
[11/28 14:22:50    590s] *** maximum move = 180.12 um ***
[11/28 14:22:50    590s] *** Finished re-routing un-routed nets (2627.9M) ***
[11/28 14:22:51    591s] OPERPROF: Starting DPlace-Init at level 1, MEM:2627.9M
[11/28 14:22:51    591s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2627.9M
[11/28 14:22:51    591s] OPERPROF:     Starting CMU at level 3, MEM:2627.9M
[11/28 14:22:51    591s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2627.9M
[11/28 14:22:51    591s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2627.9M
[11/28 14:22:51    591s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2627.9M
[11/28 14:22:51    591s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2627.9M
[11/28 14:22:51    591s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.034, MEM:2627.9M
[11/28 14:22:51    592s] 
[11/28 14:22:51    592s] *** Finish Physical Update (cpu=0:00:08.3 real=0:00:08.0 mem=2627.9M) ***
[11/28 14:22:51    592s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.231283.1
[11/28 14:22:52    592s] ** GigaOpt Optimizer WNS Slack -0.091 TNS Slack -16.086 Density 89.01
[11/28 14:22:52    592s] Skipped Place ECO bump recovery (WNS opt)
[11/28 14:22:52    592s] Optimizer WNS Pass 1
[11/28 14:22:52    592s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.034| -0.206|
|reg2reg   |-0.091|-15.938|
|HEPG      |-0.091|-15.938|
|All Paths |-0.091|-16.086|
+----------+------+-------+

[11/28 14:22:52    592s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2627.9M
[11/28 14:22:52    592s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2627.9M
[11/28 14:22:52    592s] Active Path Group: reg2reg  
[11/28 14:22:52    592s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:22:52    592s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/28 14:22:52    592s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:22:52    592s] |  -0.091|   -0.091| -15.938|  -16.086|   89.01%|   0:00:00.0| 2627.9M|av_func_mode_max|  reg2reg| CORE/img_reg_10__1__0_/D         |
[11/28 14:22:53    593s] |  -0.085|   -0.085|  -8.488|   -8.656|   89.04%|   0:00:01.0| 2666.1M|av_func_mode_max|  reg2reg| CORE/img_reg_5__8__6_/D          |
[11/28 14:22:53    593s] |  -0.068|   -0.068|  -2.169|   -2.375|   89.04%|   0:00:00.0| 2666.1M|av_func_mode_max|  reg2reg| CORE/img_reg_12__8__6_/D         |
[11/28 14:22:53    594s] |  -0.040|   -0.040|  -1.375|   -1.581|   89.06%|   0:00:00.0| 2666.1M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__6_/D       |
[11/28 14:22:56    596s] |  -0.020|   -0.034|  -0.090|   -0.296|   89.21%|   0:00:03.0| 2761.5M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__2_/D       |
[11/28 14:22:58    598s] |   0.003|   -0.034|   0.000|   -0.206|   89.27%|   0:00:02.0| 2761.5M|av_func_mode_max|  reg2reg| CORE/img_reg_14__4__5_/D         |
[11/28 14:23:01    601s] |   0.018|   -0.034|   0.000|   -0.206|   89.40%|   0:00:03.0| 2742.5M|av_func_mode_max|  reg2reg| CORE/img_reg_0__5__1_/D          |
[11/28 14:23:02    602s] |   0.043|   -0.034|   0.000|   -0.206|   89.55%|   0:00:01.0| 2742.5M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__1_/D       |
[11/28 14:23:05    605s] |   0.048|   -0.034|   0.000|   -0.206|   89.67%|   0:00:03.0| 2761.5M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_1__11_/D         |
[11/28 14:23:06    606s] |   0.063|   -0.034|   0.000|   -0.206|   89.72%|   0:00:01.0| 2761.5M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__2_/D       |
[11/28 14:23:06    606s] |   0.063|   -0.034|   0.000|   -0.206|   89.72%|   0:00:00.0| 2761.5M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__2_/D       |
[11/28 14:23:06    606s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:23:06    606s] 
[11/28 14:23:06    606s] *** Finish Core Optimize Step (cpu=0:00:14.0 real=0:00:14.0 mem=2761.5M) ***
[11/28 14:23:06    606s] Active Path Group: default 
[11/28 14:23:06    606s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:23:06    606s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/28 14:23:06    606s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:23:06    606s] |  -0.034|   -0.034|  -0.206|   -0.206|   89.72%|   0:00:00.0| 2761.5M|av_func_mode_max|  default| CORE/img_reg_5__11__2_/D         |
[11/28 14:23:07    607s] |   0.010|    0.010|   0.000|    0.000|   89.75%|   0:00:01.0| 2761.5M|av_func_mode_max|  default| CORE/img_reg_11__12__4_/D        |
[11/28 14:23:07    607s] |   0.054|    0.054|   0.000|    0.000|   89.77%|   0:00:00.0| 2761.5M|av_func_mode_max|  default| CORE/img_reg_2__5__3_/D          |
[11/28 14:23:07    607s] |   0.054|    0.054|   0.000|    0.000|   89.77%|   0:00:00.0| 2761.5M|av_func_mode_max|  default| CORE/img_reg_2__5__3_/D          |
[11/28 14:23:07    607s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:23:07    607s] 
[11/28 14:23:07    607s] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=2761.5M) ***
[11/28 14:23:07    607s] 
[11/28 14:23:07    607s] *** Finished Optimize Step Cumulative (cpu=0:00:15.4 real=0:00:15.0 mem=2761.5M) ***
[11/28 14:23:07    607s] OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.054|0.000|
|reg2reg   |0.063|0.000|
|HEPG      |0.063|0.000|
|All Paths |0.054|0.000|
+----------+-----+-----+

[11/28 14:23:07    607s] ** GigaOpt Optimizer WNS Slack 0.054 TNS Slack 0.000 Density 89.77
[11/28 14:23:07    607s] Placement Snapshot: Density distribution:
[11/28 14:23:07    607s] [1.00 -  +++]: 0 (0.00%)
[11/28 14:23:07    607s] [0.95 - 1.00]: 0 (0.00%)
[11/28 14:23:07    607s] [0.90 - 0.95]: 0 (0.00%)
[11/28 14:23:07    607s] [0.85 - 0.90]: 0 (0.00%)
[11/28 14:23:07    607s] [0.80 - 0.85]: 0 (0.00%)
[11/28 14:23:07    607s] [0.75 - 0.80]: 0 (0.00%)
[11/28 14:23:07    607s] [0.70 - 0.75]: 0 (0.00%)
[11/28 14:23:07    607s] [0.65 - 0.70]: 0 (0.00%)
[11/28 14:23:07    607s] [0.60 - 0.65]: 0 (0.00%)
[11/28 14:23:07    607s] [0.55 - 0.60]: 0 (0.00%)
[11/28 14:23:07    607s] [0.50 - 0.55]: 0 (0.00%)
[11/28 14:23:07    607s] [0.45 - 0.50]: 0 (0.00%)
[11/28 14:23:07    607s] [0.40 - 0.45]: 1 (0.32%)
[11/28 14:23:07    607s] [0.35 - 0.40]: 2 (0.64%)
[11/28 14:23:07    607s] [0.30 - 0.35]: 1 (0.32%)
[11/28 14:23:07    607s] [0.25 - 0.30]: 6 (1.92%)
[11/28 14:23:07    607s] [0.20 - 0.25]: 18 (5.75%)
[11/28 14:23:07    607s] [0.15 - 0.20]: 54 (17.25%)
[11/28 14:23:07    607s] [0.10 - 0.15]: 141 (45.05%)
[11/28 14:23:07    607s] [0.05 - 0.10]: 85 (27.16%)
[11/28 14:23:07    607s] [0.00 - 0.05]: 5 (1.60%)
[11/28 14:23:07    607s] Begin: Area Reclaim Optimization
[11/28 14:23:07    607s] *** AreaOpt #4 [begin] : totSession cpu/real = 0:10:07.8/0:22:02.3 (0.5), mem = 2761.5M
[11/28 14:23:08    608s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2761.5M
[11/28 14:23:08    608s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2761.5M
[11/28 14:23:08    608s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 89.77
[11/28 14:23:08    608s] +---------+---------+--------+--------+------------+--------+
[11/28 14:23:08    608s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/28 14:23:08    608s] +---------+---------+--------+--------+------------+--------+
[11/28 14:23:08    608s] |   89.77%|        -|   0.000|   0.000|   0:00:00.0| 2761.5M|
[11/28 14:23:08    608s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/28 14:23:11    611s] |   89.39%|       88|  -0.001|  -0.001|   0:00:03.0| 2761.5M|
[11/28 14:23:23    623s] |   88.54%|      598|  -0.002|  -0.002|   0:00:12.0| 2761.5M|
[11/28 14:23:24    625s] |   88.51%|       39|  -0.002|  -0.002|   0:00:01.0| 2761.5M|
[11/28 14:23:25    625s] |   88.50%|        4|  -0.002|  -0.002|   0:00:01.0| 2761.5M|
[11/28 14:23:25    625s] |   88.50%|        2|  -0.002|  -0.002|   0:00:00.0| 2761.5M|
[11/28 14:23:25    625s] |   88.50%|        0|  -0.002|  -0.002|   0:00:00.0| 2761.5M|
[11/28 14:23:25    625s] +---------+---------+--------+--------+------------+--------+
[11/28 14:23:25    625s] Reclaim Optimization End WNS Slack -0.002  TNS Slack -0.002 Density 88.50
[11/28 14:23:25    625s] 
[11/28 14:23:25    625s] ** Summary: Restruct = 0 Buffer Deletion = 80 Declone = 22 Resize = 598 **
[11/28 14:23:25    625s] --------------------------------------------------------------
[11/28 14:23:25    625s] |                                   | Total     | Sequential |
[11/28 14:23:25    625s] --------------------------------------------------------------
[11/28 14:23:25    625s] | Num insts resized                 |     557  |       3    |
[11/28 14:23:25    625s] | Num insts undone                  |      42  |       0    |
[11/28 14:23:25    625s] | Num insts Downsized               |     557  |       3    |
[11/28 14:23:25    625s] | Num insts Samesized               |       0  |       0    |
[11/28 14:23:25    625s] | Num insts Upsized                 |       0  |       0    |
[11/28 14:23:25    625s] | Num multiple commits+uncommits    |      47  |       -    |
[11/28 14:23:25    625s] --------------------------------------------------------------
[11/28 14:23:25    625s] Bottom Preferred Layer:
[11/28 14:23:25    625s]     None
[11/28 14:23:25    625s] Via Pillar Rule:
[11/28 14:23:25    625s]     None
[11/28 14:23:25    625s] End: Core Area Reclaim Optimization (cpu = 0:00:17.9) (real = 0:00:18.0) **
[11/28 14:23:25    625s] *** AreaOpt #4 [finish] : cpu/real = 0:00:17.9/0:00:17.9 (1.0), totSession cpu/real = 0:10:25.7/0:22:20.2 (0.5), mem = 2761.5M
[11/28 14:23:25    625s] 
[11/28 14:23:25    625s] =============================================================================================
[11/28 14:23:25    625s]  Step TAT Report for AreaOpt #4                                                 20.15-s105_1
[11/28 14:23:25    625s] =============================================================================================
[11/28 14:23:25    625s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:23:25    625s] ---------------------------------------------------------------------------------------------
[11/28 14:23:25    625s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:23:25    625s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:23:25    625s] [ OptSingleIteration     ]      6   0:00:00.2  (   0.9 % )     0:00:16.9 /  0:00:16.9    1.0
[11/28 14:23:25    625s] [ OptGetWeight           ]    386   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[11/28 14:23:25    625s] [ OptEval                ]    386   0:00:03.7  (  20.9 % )     0:00:03.7 /  0:00:03.7    1.0
[11/28 14:23:25    625s] [ OptCommit              ]    386   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.1
[11/28 14:23:25    625s] [ IncrTimingUpdate       ]    137   0:00:09.5  (  53.3 % )     0:00:09.5 /  0:00:09.6    1.0
[11/28 14:23:25    625s] [ PostCommitDelayUpdate  ]    404   0:00:00.3  (   1.5 % )     0:00:03.2 /  0:00:03.2    1.0
[11/28 14:23:25    625s] [ IncrDelayCalc          ]    639   0:00:02.9  (  16.4 % )     0:00:02.9 /  0:00:02.9    1.0
[11/28 14:23:25    625s] [ MISC                   ]          0:00:00.9  (   5.2 % )     0:00:00.9 /  0:00:00.9    1.0
[11/28 14:23:25    625s] ---------------------------------------------------------------------------------------------
[11/28 14:23:25    625s]  AreaOpt #4 TOTAL                   0:00:17.9  ( 100.0 % )     0:00:17.9 /  0:00:17.9    1.0
[11/28 14:23:25    625s] ---------------------------------------------------------------------------------------------
[11/28 14:23:25    625s] 
[11/28 14:23:25    625s] End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:18, mem=2630.54M, totSessionCpu=0:10:26).
[11/28 14:23:25    625s] Placement Snapshot: Density distribution:
[11/28 14:23:25    625s] [1.00 -  +++]: 0 (0.00%)
[11/28 14:23:25    625s] [0.95 - 1.00]: 0 (0.00%)
[11/28 14:23:25    625s] [0.90 - 0.95]: 0 (0.00%)
[11/28 14:23:25    625s] [0.85 - 0.90]: 0 (0.00%)
[11/28 14:23:25    625s] [0.80 - 0.85]: 0 (0.00%)
[11/28 14:23:25    625s] [0.75 - 0.80]: 0 (0.00%)
[11/28 14:23:25    625s] [0.70 - 0.75]: 0 (0.00%)
[11/28 14:23:25    625s] [0.65 - 0.70]: 0 (0.00%)
[11/28 14:23:25    625s] [0.60 - 0.65]: 0 (0.00%)
[11/28 14:23:25    625s] [0.55 - 0.60]: 0 (0.00%)
[11/28 14:23:25    625s] [0.50 - 0.55]: 0 (0.00%)
[11/28 14:23:25    625s] [0.45 - 0.50]: 0 (0.00%)
[11/28 14:23:25    625s] [0.40 - 0.45]: 1 (0.32%)
[11/28 14:23:25    625s] [0.35 - 0.40]: 2 (0.64%)
[11/28 14:23:25    625s] [0.30 - 0.35]: 2 (0.64%)
[11/28 14:23:25    625s] [0.25 - 0.30]: 7 (2.24%)
[11/28 14:23:25    625s] [0.20 - 0.25]: 28 (8.95%)
[11/28 14:23:25    625s] [0.15 - 0.20]: 56 (17.89%)
[11/28 14:23:25    625s] [0.10 - 0.15]: 146 (46.65%)
[11/28 14:23:25    625s] [0.05 - 0.10]: 69 (22.04%)
[11/28 14:23:25    625s] [0.00 - 0.05]: 2 (0.64%)
[11/28 14:23:25    625s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.231283.2
[11/28 14:23:25    625s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2630.5M
[11/28 14:23:25    625s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.075, MEM:2627.5M
[11/28 14:23:25    625s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2627.5M
[11/28 14:23:25    625s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2627.5M
[11/28 14:23:25    625s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2627.5M
[11/28 14:23:25    625s] OPERPROF:       Starting CMU at level 4, MEM:2627.5M
[11/28 14:23:25    625s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:2627.5M
[11/28 14:23:25    625s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:2627.5M
[11/28 14:23:25    625s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2627.5M
[11/28 14:23:25    625s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2627.5M
[11/28 14:23:25    625s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.030, MEM:2627.5M
[11/28 14:23:25    625s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.030, MEM:2627.5M
[11/28 14:23:25    625s] TDRefine: refinePlace mode is spiral
[11/28 14:23:25    625s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.231283.4
[11/28 14:23:25    625s] OPERPROF: Starting RefinePlace at level 1, MEM:2627.5M
[11/28 14:23:25    625s] *** Starting refinePlace (0:10:26 mem=2627.5M) ***
[11/28 14:23:25    625s] Total net bbox length = 1.580e+06 (7.815e+05 7.987e+05) (ext = 1.695e+04)
[11/28 14:23:25    625s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:23:25    625s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2627.5M
[11/28 14:23:25    625s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2627.5M
[11/28 14:23:25    625s] 
[11/28 14:23:25    625s] Starting Small incrNP...
[11/28 14:23:25    625s] User Input Parameters:
[11/28 14:23:25    625s] - Congestion Driven    : Off
[11/28 14:23:25    625s] - Timing Driven        : Off
[11/28 14:23:25    625s] - Area-Violation Based : Off
[11/28 14:23:25    625s] - Start Rollback Level : -5
[11/28 14:23:25    625s] - Legalized            : On
[11/28 14:23:25    625s] - Window Based         : Off
[11/28 14:23:25    625s] - eDen incr mode       : Off
[11/28 14:23:25    625s] - Small incr mode      : On
[11/28 14:23:25    625s] 
[11/28 14:23:25    625s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2627.5M
[11/28 14:23:25    625s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2627.5M
[11/28 14:23:25    625s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.003, MEM:2627.5M
[11/28 14:23:25    625s] default core: bins with density > 0.750 = 75.62 % ( 273 / 361 )
[11/28 14:23:25    625s] Density distribution unevenness ratio = 2.668%
[11/28 14:23:25    625s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.005, MEM:2627.5M
[11/28 14:23:25    625s] cost 1.000000, thresh 1.000000
[11/28 14:23:25    625s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2627.5M)
[11/28 14:23:25    625s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/28 14:23:25    625s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2627.5M
[11/28 14:23:25    625s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2627.5M
[11/28 14:23:25    625s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2627.5M
[11/28 14:23:25    625s] Starting refinePlace ...
[11/28 14:23:25    625s] One DDP V2 for no tweak run.
[11/28 14:23:25    625s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/28 14:23:25    625s] ** Cut row section cpu time 0:00:00.0.
[11/28 14:23:25    625s]    Spread Effort: high, pre-route mode, useDDP on.
[11/28 14:23:25    625s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2630.5MB) @(0:10:26 - 0:10:26).
[11/28 14:23:25    625s] Move report: preRPlace moves 995 insts, mean move: 1.69 um, max move: 17.52 um 
[11/28 14:23:25    625s] 	Max move on inst (CORE/U30659): (1154.44, 875.84) --> (1161.88, 885.92)
[11/28 14:23:25    625s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: AOI22S
[11/28 14:23:25    625s] wireLenOptFixPriorityInst 2663 inst fixed
[11/28 14:23:25    625s] 
[11/28 14:23:25    625s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/28 14:23:25    626s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/28 14:23:25    626s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2630.5MB) @(0:10:26 - 0:10:26).
[11/28 14:23:25    626s] Move report: Detail placement moves 995 insts, mean move: 1.69 um, max move: 17.52 um 
[11/28 14:23:25    626s] 	Max move on inst (CORE/U30659): (1154.44, 875.84) --> (1161.88, 885.92)
[11/28 14:23:25    626s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2630.5MB
[11/28 14:23:25    626s] Statistics of distance of Instance movement in refine placement:
[11/28 14:23:25    626s]   maximum (X+Y) =        17.52 um
[11/28 14:23:25    626s]   inst (CORE/U30659) with max move: (1154.44, 875.84) -> (1161.88, 885.92)
[11/28 14:23:25    626s]   mean    (X+Y) =         1.69 um
[11/28 14:23:25    626s] Summary Report:
[11/28 14:23:25    626s] Instances move: 995 (out of 21836 movable)
[11/28 14:23:25    626s] Instances flipped: 0
[11/28 14:23:25    626s] Mean displacement: 1.69 um
[11/28 14:23:25    626s] Max displacement: 17.52 um (Instance: CORE/U30659) (1154.44, 875.84) -> (1161.88, 885.92)
[11/28 14:23:25    626s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: AOI22S
[11/28 14:23:25    626s] Total instances moved : 995
[11/28 14:23:25    626s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.280, REAL:0.271, MEM:2630.5M
[11/28 14:23:25    626s] Total net bbox length = 1.581e+06 (7.819e+05 7.990e+05) (ext = 1.695e+04)
[11/28 14:23:25    626s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2630.5MB
[11/28 14:23:25    626s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2630.5MB) @(0:10:26 - 0:10:26).
[11/28 14:23:25    626s] *** Finished refinePlace (0:10:26 mem=2630.5M) ***
[11/28 14:23:25    626s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.231283.4
[11/28 14:23:25    626s] OPERPROF: Finished RefinePlace at level 1, CPU:0.310, REAL:0.309, MEM:2630.5M
[11/28 14:23:26    626s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2630.5M
[11/28 14:23:26    626s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.034, MEM:2627.5M
[11/28 14:23:26    626s] *** maximum move = 17.52 um ***
[11/28 14:23:26    626s] *** Finished re-routing un-routed nets (2627.5M) ***
[11/28 14:23:26    626s] OPERPROF: Starting DPlace-Init at level 1, MEM:2627.5M
[11/28 14:23:26    626s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2627.5M
[11/28 14:23:26    626s] OPERPROF:     Starting CMU at level 3, MEM:2627.5M
[11/28 14:23:26    626s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2627.5M
[11/28 14:23:26    626s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2627.5M
[11/28 14:23:26    626s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2627.5M
[11/28 14:23:26    626s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2627.5M
[11/28 14:23:26    626s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.029, MEM:2627.5M
[11/28 14:23:26    626s] 
[11/28 14:23:26    626s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2627.5M) ***
[11/28 14:23:26    626s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.231283.2
[11/28 14:23:26    626s] ** GigaOpt Optimizer WNS Slack -0.002 TNS Slack -0.002 Density 88.50
[11/28 14:23:26    626s] Recovering Place ECO bump
[11/28 14:23:26    626s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2627.5M
[11/28 14:23:26    626s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2627.5M
[11/28 14:23:26    626s] Active Path Group: reg2reg  
[11/28 14:23:26    626s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:23:26    626s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/28 14:23:26    626s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:23:26    626s] |  -0.002|   -0.002|  -0.002|   -0.002|   88.50%|   0:00:00.0| 2627.5M|av_func_mode_max|  reg2reg| CORE/img_reg_14__4__5_/D         |
[11/28 14:23:33    633s] |   0.015|    0.000|   0.000|    0.000|   88.83%|   0:00:07.0| 2732.9M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__3_/D       |
[11/28 14:23:35    635s] |   0.024|    0.000|   0.000|    0.000|   88.93%|   0:00:02.0| 2713.9M|av_func_mode_max|  reg2reg| CORE/img_reg_14__3__6_/D         |
[11/28 14:23:35    635s] |   0.049|    0.000|   0.000|    0.000|   88.95%|   0:00:00.0| 2713.9M|av_func_mode_max|  reg2reg| CORE/img_reg_13__13__5_/D        |
[11/28 14:23:37    638s] |   0.052|    0.000|   0.000|    0.000|   89.03%|   0:00:02.0| 2732.9M|av_func_mode_max|  reg2reg| CORE/img_reg_13__13__5_/D        |
[11/28 14:23:38    638s] |   0.075|    0.000|   0.000|    0.000|   89.07%|   0:00:01.0| 2732.9M|av_func_mode_max|  reg2reg| CORE/img_reg_0__5__1_/D          |
[11/28 14:23:38    638s] |   0.074|    0.000|   0.000|    0.000|   89.07%|   0:00:00.0| 2732.9M|av_func_mode_max|  reg2reg| CORE/img_reg_0__5__1_/D          |
[11/28 14:23:38    638s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:23:38    638s] 
[11/28 14:23:38    638s] *** Finish Core Optimize Step (cpu=0:00:12.2 real=0:00:12.0 mem=2732.9M) ***
[11/28 14:23:38    638s] Active Path Group: default 
[11/28 14:23:38    638s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:23:38    638s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/28 14:23:38    638s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:23:38    638s] |   0.000|    0.000|   0.000|    0.000|   89.07%|   0:00:00.0| 2732.9M|av_func_mode_max|  default| CORE/img_reg_9__0__2_/D          |
[11/28 14:23:39    639s] |   0.049|    0.049|   0.000|    0.000|   89.09%|   0:00:01.0| 2732.9M|av_func_mode_max|  default| CORE/img_reg_8__13__2_/D         |
[11/28 14:23:39    639s] |   0.080|    0.075|   0.000|    0.000|   89.10%|   0:00:00.0| 2732.9M|              NA|       NA| NA                               |
[11/28 14:23:39    639s] |   0.080|    0.074|   0.000|    0.000|   89.10%|   0:00:00.0| 2732.9M|av_func_mode_max|       NA| NA                               |
[11/28 14:23:39    639s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:23:39    639s] 
[11/28 14:23:39    639s] *** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=2732.9M) ***
[11/28 14:23:39    639s] 
[11/28 14:23:39    639s] *** Finished Optimize Step Cumulative (cpu=0:00:13.1 real=0:00:13.0 mem=2732.9M) ***
[11/28 14:23:39    639s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2732.9M
[11/28 14:23:39    639s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.046, MEM:2637.9M
[11/28 14:23:39    639s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2637.9M
[11/28 14:23:39    639s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2637.9M
[11/28 14:23:39    639s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2637.9M
[11/28 14:23:39    639s] OPERPROF:       Starting CMU at level 4, MEM:2637.9M
[11/28 14:23:39    639s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2637.9M
[11/28 14:23:39    639s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:2637.9M
[11/28 14:23:39    639s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2637.9M
[11/28 14:23:39    639s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2637.9M
[11/28 14:23:39    639s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.032, MEM:2637.9M
[11/28 14:23:39    639s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.032, MEM:2637.9M
[11/28 14:23:39    639s] TDRefine: refinePlace mode is spiral
[11/28 14:23:39    639s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.231283.5
[11/28 14:23:39    639s] OPERPROF: Starting RefinePlace at level 1, MEM:2637.9M
[11/28 14:23:39    639s] *** Starting refinePlace (0:10:40 mem=2637.9M) ***
[11/28 14:23:39    639s] Total net bbox length = 1.587e+06 (7.853e+05 8.018e+05) (ext = 1.695e+04)
[11/28 14:23:39    639s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:23:39    639s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2637.9M
[11/28 14:23:39    639s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.001, MEM:2637.9M
[11/28 14:23:39    639s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2637.9M
[11/28 14:23:39    639s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2637.9M
[11/28 14:23:39    639s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2637.9M
[11/28 14:23:39    639s] Starting refinePlace ...
[11/28 14:23:39    639s] One DDP V2 for no tweak run.
[11/28 14:23:39    639s] 
[11/28 14:23:39    639s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/28 14:23:39    640s] Move report: legalization moves 1023 insts, mean move: 7.37 um, max move: 41.94 um spiral
[11/28 14:23:39    640s] 	Max move on inst (CORE/FE_OFC102_n13782): (579.70, 749.84) --> (562.96, 775.04)
[11/28 14:23:39    640s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2641.0MB) @(0:10:40 - 0:10:40).
[11/28 14:23:39    640s] Move report: Detail placement moves 1023 insts, mean move: 7.37 um, max move: 41.94 um 
[11/28 14:23:39    640s] 	Max move on inst (CORE/FE_OFC102_n13782): (579.70, 749.84) --> (562.96, 775.04)
[11/28 14:23:39    640s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2641.0MB
[11/28 14:23:39    640s] Statistics of distance of Instance movement in refine placement:
[11/28 14:23:39    640s]   maximum (X+Y) =        41.94 um
[11/28 14:23:39    640s]   inst (CORE/FE_OFC102_n13782) with max move: (579.7, 749.84) -> (562.96, 775.04)
[11/28 14:23:39    640s]   mean    (X+Y) =         7.37 um
[11/28 14:23:39    640s] Summary Report:
[11/28 14:23:39    640s] Instances move: 1023 (out of 21917 movable)
[11/28 14:23:39    640s] Instances flipped: 0
[11/28 14:23:39    640s] Mean displacement: 7.37 um
[11/28 14:23:39    640s] Max displacement: 41.94 um (Instance: CORE/FE_OFC102_n13782) (579.7, 749.84) -> (562.96, 775.04)
[11/28 14:23:39    640s] 	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
[11/28 14:23:39    640s] Total instances moved : 1023
[11/28 14:23:39    640s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.200, REAL:0.201, MEM:2641.0M
[11/28 14:23:39    640s] Total net bbox length = 1.594e+06 (7.888e+05 8.052e+05) (ext = 1.695e+04)
[11/28 14:23:39    640s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2641.0MB
[11/28 14:23:39    640s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2641.0MB) @(0:10:40 - 0:10:40).
[11/28 14:23:39    640s] *** Finished refinePlace (0:10:40 mem=2641.0M) ***
[11/28 14:23:39    640s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.231283.5
[11/28 14:23:39    640s] OPERPROF: Finished RefinePlace at level 1, CPU:0.240, REAL:0.236, MEM:2641.0M
[11/28 14:23:39    640s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2641.0M
[11/28 14:23:40    640s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.037, MEM:2638.0M
[11/28 14:23:40    640s] *** maximum move = 41.94 um ***
[11/28 14:23:40    640s] *** Finished re-routing un-routed nets (2638.0M) ***
[11/28 14:23:40    640s] OPERPROF: Starting DPlace-Init at level 1, MEM:2638.0M
[11/28 14:23:40    640s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2638.0M
[11/28 14:23:40    640s] OPERPROF:     Starting CMU at level 3, MEM:2638.0M
[11/28 14:23:40    640s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2638.0M
[11/28 14:23:40    640s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2638.0M
[11/28 14:23:40    640s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2638.0M
[11/28 14:23:40    640s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2638.0M
[11/28 14:23:40    640s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.033, MEM:2638.0M
[11/28 14:23:40    640s] 
[11/28 14:23:40    640s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2638.0M) ***
[11/28 14:23:40    640s] ** GigaOpt Optimizer WNS Slack 0.018 TNS Slack 0.000 Density 89.10
[11/28 14:23:40    640s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.084|0.000|
|reg2reg   |0.018|0.000|
|HEPG      |0.018|0.000|
|All Paths |0.018|0.000|
+----------+-----+-----+

[11/28 14:23:40    640s] Bottom Preferred Layer:
[11/28 14:23:40    640s]     None
[11/28 14:23:40    640s] Via Pillar Rule:
[11/28 14:23:40    640s]     None
[11/28 14:23:40    640s] 
[11/28 14:23:40    640s] *** Finish pre-CTS Setup Fixing (cpu=0:02:07 real=0:02:07 mem=2638.0M) ***
[11/28 14:23:40    640s] 
[11/28 14:23:40    640s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.231283.1
[11/28 14:23:40    640s] Total-nets :: 24491, Stn-nets :: 2029, ratio :: 8.28468 %
[11/28 14:23:40    640s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2618.9M
[11/28 14:23:40    640s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.041, MEM:2574.9M
[11/28 14:23:40    640s] TotalInstCnt at PhyDesignMc Destruction: 21,917
[11/28 14:23:40    640s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.7
[11/28 14:23:40    640s] *** WnsOpt #1 [finish] : cpu/real = 0:02:09.2/0:02:09.0 (1.0), totSession cpu/real = 0:10:40.7/0:22:35.1 (0.5), mem = 2574.9M
[11/28 14:23:40    640s] 
[11/28 14:23:40    640s] =============================================================================================
[11/28 14:23:40    640s]  Step TAT Report for WnsOpt #1                                                  20.15-s105_1
[11/28 14:23:40    640s] =============================================================================================
[11/28 14:23:40    640s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:23:40    640s] ---------------------------------------------------------------------------------------------
[11/28 14:23:40    640s] [ AreaOpt                ]      2   0:00:43.8  (  33.9 % )     0:00:43.8 /  0:00:43.8    1.0
[11/28 14:23:40    640s] [ RefinePlace            ]      3   0:00:09.7  (   7.5 % )     0:00:09.7 /  0:00:09.7    1.0
[11/28 14:23:40    640s] [ SlackTraversorInit     ]      4   0:00:00.9  (   0.7 % )     0:00:00.9 /  0:00:00.9    1.0
[11/28 14:23:40    640s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   0.9 % )     0:00:01.2 /  0:00:01.2    1.0
[11/28 14:23:40    640s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:23:40    640s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:23:40    640s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:01.2 /  0:00:01.2    1.0
[11/28 14:23:40    640s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:23:40    640s] [ TransformInit          ]      1   0:00:00.7  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[11/28 14:23:40    640s] [ OptimizationStep       ]      6   0:00:00.8  (   0.6 % )     0:01:11.5 /  0:01:11.6    1.0
[11/28 14:23:40    640s] [ OptSingleIteration     ]     94   0:00:00.2  (   0.1 % )     0:01:10.7 /  0:01:10.8    1.0
[11/28 14:23:40    640s] [ OptGetWeight           ]     94   0:00:01.9  (   1.4 % )     0:00:01.9 /  0:00:01.9    1.0
[11/28 14:23:40    640s] [ OptEval                ]     94   0:00:41.5  (  32.1 % )     0:00:41.5 /  0:00:41.6    1.0
[11/28 14:23:40    640s] [ OptCommit              ]     94   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.1
[11/28 14:23:40    640s] [ IncrTimingUpdate       ]    111   0:00:17.2  (  13.3 % )     0:00:17.2 /  0:00:17.3    1.0
[11/28 14:23:40    640s] [ PostCommitDelayUpdate  ]     94   0:00:00.8  (   0.6 % )     0:00:08.1 /  0:00:08.1    1.0
[11/28 14:23:40    640s] [ IncrDelayCalc          ]    691   0:00:07.3  (   5.7 % )     0:00:07.3 /  0:00:07.3    1.0
[11/28 14:23:40    640s] [ SetupOptGetWorkingSet  ]    236   0:00:00.7  (   0.5 % )     0:00:00.7 /  0:00:00.6    0.9
[11/28 14:23:40    640s] [ SetupOptGetActiveNode  ]    236   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:23:40    640s] [ SetupOptSlackGraph     ]     94   0:00:00.7  (   0.6 % )     0:00:00.7 /  0:00:00.8    1.0
[11/28 14:23:40    640s] [ MISC                   ]          0:00:01.1  (   0.9 % )     0:00:01.1 /  0:00:01.1    1.0
[11/28 14:23:40    640s] ---------------------------------------------------------------------------------------------
[11/28 14:23:40    640s]  WnsOpt #1 TOTAL                    0:02:09.0  ( 100.0 % )     0:02:09.0 /  0:02:09.2    1.0
[11/28 14:23:40    640s] ---------------------------------------------------------------------------------------------
[11/28 14:23:40    640s] 
[11/28 14:23:40    640s] End: GigaOpt Optimization in WNS mode
[11/28 14:23:40    640s] *** Timing Is met
[11/28 14:23:40    640s] *** Check timing (0:00:00.0)
[11/28 14:23:40    640s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/28 14:23:40    640s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:23:40    640s] Info: 27 io nets excluded
[11/28 14:23:40    640s] Info: 2 clock nets excluded from IPO operation.
[11/28 14:23:40    640s] ### Creating LA Mngr. totSessionCpu=0:10:41 mem=2574.9M
[11/28 14:23:40    640s] ### Creating LA Mngr, finished. totSessionCpu=0:10:41 mem=2574.9M
[11/28 14:23:40    640s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/28 14:23:40    640s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:23:40    640s] ### Creating PhyDesignMc. totSessionCpu=0:10:41 mem=2594.0M
[11/28 14:23:40    640s] OPERPROF: Starting DPlace-Init at level 1, MEM:2594.0M
[11/28 14:23:40    640s] z: 2, totalTracks: 1
[11/28 14:23:40    640s] z: 4, totalTracks: 1
[11/28 14:23:40    640s] z: 6, totalTracks: 1
[11/28 14:23:40    640s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:23:40    640s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2594.0M
[11/28 14:23:40    640s] OPERPROF:     Starting CMU at level 3, MEM:2594.0M
[11/28 14:23:40    640s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2594.0M
[11/28 14:23:40    640s] 
[11/28 14:23:40    640s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:23:40    640s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:2594.0M
[11/28 14:23:40    640s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2594.0M
[11/28 14:23:40    640s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2594.0M
[11/28 14:23:40    640s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2594.0MB).
[11/28 14:23:40    640s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:2594.0M
[11/28 14:23:40    641s] TotalInstCnt at PhyDesignMc Initialization: 21,917
[11/28 14:23:40    641s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:41 mem=2594.0M
[11/28 14:23:40    641s] Begin: Area Reclaim Optimization
[11/28 14:23:40    641s] *** AreaOpt #5 [begin] : totSession cpu/real = 0:10:41.0/0:22:35.5 (0.5), mem = 2594.0M
[11/28 14:23:40    641s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.8
[11/28 14:23:40    641s] ### Creating RouteCongInterface, started
[11/28 14:23:40    641s] 
[11/28 14:23:40    641s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[11/28 14:23:40    641s] 
[11/28 14:23:40    641s] #optDebug: {0, 1.000}
[11/28 14:23:40    641s] ### Creating RouteCongInterface, finished
[11/28 14:23:40    641s] ### Creating LA Mngr. totSessionCpu=0:10:41 mem=2594.0M
[11/28 14:23:40    641s] ### Creating LA Mngr, finished. totSessionCpu=0:10:41 mem=2594.0M
[11/28 14:23:41    641s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2594.0M
[11/28 14:23:41    641s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2594.0M
[11/28 14:23:41    641s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 89.10
[11/28 14:23:41    641s] +---------+---------+--------+--------+------------+--------+
[11/28 14:23:41    641s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/28 14:23:41    641s] +---------+---------+--------+--------+------------+--------+
[11/28 14:23:41    641s] |   89.10%|        -|   0.000|   0.000|   0:00:00.0| 2594.0M|
[11/28 14:23:41    641s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/28 14:23:41    641s] |   89.10%|        0|   0.000|   0.000|   0:00:00.0| 2594.0M|
[11/28 14:23:44    644s] |   88.87%|       60|  -0.009|  -0.017|   0:00:03.0| 2632.1M|
[11/28 14:23:55    655s] |   88.17%|      530|   0.000|   0.000|   0:00:11.0| 2632.1M|
[11/28 14:23:57    657s] |   88.14%|       37|  -0.001|  -0.001|   0:00:02.0| 2632.1M|
[11/28 14:23:57    657s] |   88.14%|        3|  -0.001|  -0.001|   0:00:00.0| 2632.1M|
[11/28 14:23:57    657s] |   88.14%|        0|  -0.001|  -0.001|   0:00:00.0| 2632.1M|
[11/28 14:23:57    657s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/28 14:23:57    657s] |   88.14%|        0|  -0.001|  -0.001|   0:00:00.0| 2632.1M|
[11/28 14:23:57    657s] +---------+---------+--------+--------+------------+--------+
[11/28 14:23:57    657s] Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 88.14
[11/28 14:23:57    657s] 
[11/28 14:23:57    657s] ** Summary: Restruct = 0 Buffer Deletion = 44 Declone = 22 Resize = 536 **
[11/28 14:23:57    657s] --------------------------------------------------------------
[11/28 14:23:57    657s] |                                   | Total     | Sequential |
[11/28 14:23:57    657s] --------------------------------------------------------------
[11/28 14:23:57    657s] | Num insts resized                 |     514  |       3    |
[11/28 14:23:57    657s] | Num insts undone                  |      33  |       0    |
[11/28 14:23:57    657s] | Num insts Downsized               |     514  |       3    |
[11/28 14:23:57    657s] | Num insts Samesized               |       0  |       0    |
[11/28 14:23:57    657s] | Num insts Upsized                 |       0  |       0    |
[11/28 14:23:57    657s] | Num multiple commits+uncommits    |      24  |       -    |
[11/28 14:23:57    657s] --------------------------------------------------------------
[11/28 14:23:57    657s] Bottom Preferred Layer:
[11/28 14:23:57    657s]     None
[11/28 14:23:57    657s] Via Pillar Rule:
[11/28 14:23:57    657s]     None
[11/28 14:23:57    657s] End: Core Area Reclaim Optimization (cpu = 0:00:16.8) (real = 0:00:17.0) **
[11/28 14:23:57    657s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2632.1M
[11/28 14:23:57    657s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.043, MEM:2632.1M
[11/28 14:23:57    657s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2632.1M
[11/28 14:23:57    657s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2632.1M
[11/28 14:23:57    657s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2632.1M
[11/28 14:23:57    657s] OPERPROF:       Starting CMU at level 4, MEM:2632.1M
[11/28 14:23:57    657s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2632.1M
[11/28 14:23:57    657s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:2632.1M
[11/28 14:23:57    657s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2632.1M
[11/28 14:23:57    657s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2632.1M
[11/28 14:23:57    657s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2632.1M
[11/28 14:23:57    657s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2632.1M
[11/28 14:23:57    657s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.034, MEM:2632.1M
[11/28 14:23:57    657s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.034, MEM:2632.1M
[11/28 14:23:57    657s] TDRefine: refinePlace mode is spiral
[11/28 14:23:57    657s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.231283.6
[11/28 14:23:57    657s] OPERPROF: Starting RefinePlace at level 1, MEM:2632.1M
[11/28 14:23:57    657s] *** Starting refinePlace (0:10:58 mem=2632.1M) ***
[11/28 14:23:57    657s] Total net bbox length = 1.589e+06 (7.859e+05 8.029e+05) (ext = 1.695e+04)
[11/28 14:23:57    657s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:23:57    657s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2632.1M
[11/28 14:23:57    657s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2632.1M
[11/28 14:23:57    657s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2632.1M
[11/28 14:23:57    657s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2632.1M
[11/28 14:23:57    657s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2632.1M
[11/28 14:23:57    657s] Starting refinePlace ...
[11/28 14:23:57    657s] One DDP V2 for no tweak run.
[11/28 14:23:57    657s] 
[11/28 14:23:57    657s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/28 14:23:57    658s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/28 14:23:57    658s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2632.1MB) @(0:10:58 - 0:10:58).
[11/28 14:23:57    658s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:23:57    658s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2632.1MB
[11/28 14:23:57    658s] Statistics of distance of Instance movement in refine placement:
[11/28 14:23:57    658s]   maximum (X+Y) =         0.00 um
[11/28 14:23:57    658s]   mean    (X+Y) =         0.00 um
[11/28 14:23:57    658s] Summary Report:
[11/28 14:23:57    658s] Instances move: 0 (out of 21851 movable)
[11/28 14:23:57    658s] Instances flipped: 0
[11/28 14:23:57    658s] Mean displacement: 0.00 um
[11/28 14:23:57    658s] Max displacement: 0.00 um 
[11/28 14:23:57    658s] Total instances moved : 0
[11/28 14:23:57    658s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.200, REAL:0.194, MEM:2632.1M
[11/28 14:23:57    658s] Total net bbox length = 1.589e+06 (7.859e+05 8.029e+05) (ext = 1.695e+04)
[11/28 14:23:57    658s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2632.1MB
[11/28 14:23:57    658s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2632.1MB) @(0:10:58 - 0:10:58).
[11/28 14:23:57    658s] *** Finished refinePlace (0:10:58 mem=2632.1M) ***
[11/28 14:23:57    658s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.231283.6
[11/28 14:23:57    658s] OPERPROF: Finished RefinePlace at level 1, CPU:0.220, REAL:0.230, MEM:2632.1M
[11/28 14:23:58    658s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2632.1M
[11/28 14:23:58    658s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.033, MEM:2632.1M
[11/28 14:23:58    658s] *** maximum move = 0.00 um ***
[11/28 14:23:58    658s] *** Finished re-routing un-routed nets (2632.1M) ***
[11/28 14:23:58    658s] OPERPROF: Starting DPlace-Init at level 1, MEM:2632.1M
[11/28 14:23:58    658s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2632.1M
[11/28 14:23:58    658s] OPERPROF:     Starting CMU at level 3, MEM:2632.1M
[11/28 14:23:58    658s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2632.1M
[11/28 14:23:58    658s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.017, MEM:2632.1M
[11/28 14:23:58    658s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2632.1M
[11/28 14:23:58    658s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2632.1M
[11/28 14:23:58    658s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2632.1M
[11/28 14:23:58    658s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2632.1M
[11/28 14:23:58    658s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.033, MEM:2632.1M
[11/28 14:23:58    658s] 
[11/28 14:23:58    658s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2632.1M) ***
[11/28 14:23:58    658s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.8
[11/28 14:23:58    658s] *** AreaOpt #5 [finish] : cpu/real = 0:00:17.3/0:00:17.4 (1.0), totSession cpu/real = 0:10:58.3/0:22:52.8 (0.5), mem = 2632.1M
[11/28 14:23:58    658s] 
[11/28 14:23:58    658s] =============================================================================================
[11/28 14:23:58    658s]  Step TAT Report for AreaOpt #5                                                 20.15-s105_1
[11/28 14:23:58    658s] =============================================================================================
[11/28 14:23:58    658s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:23:58    658s] ---------------------------------------------------------------------------------------------
[11/28 14:23:58    658s] [ RefinePlace            ]      1   0:00:00.6  (   3.2 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 14:23:58    658s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:23:58    658s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:23:58    658s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[11/28 14:23:58    658s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:23:58    658s] [ OptSingleIteration     ]      7   0:00:00.2  (   1.1 % )     0:00:15.6 /  0:00:15.6    1.0
[11/28 14:23:58    658s] [ OptGetWeight           ]    293   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[11/28 14:23:58    658s] [ OptEval                ]    293   0:00:03.8  (  22.0 % )     0:00:03.8 /  0:00:03.8    1.0
[11/28 14:23:58    658s] [ OptCommit              ]    293   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.3    1.2
[11/28 14:23:58    658s] [ IncrTimingUpdate       ]    116   0:00:08.3  (  47.8 % )     0:00:08.3 /  0:00:08.3    1.0
[11/28 14:23:58    658s] [ PostCommitDelayUpdate  ]    312   0:00:00.3  (   1.9 % )     0:00:03.0 /  0:00:03.0    1.0
[11/28 14:23:58    658s] [ IncrDelayCalc          ]    533   0:00:02.7  (  15.6 % )     0:00:02.7 /  0:00:02.7    1.0
[11/28 14:23:58    658s] [ MISC                   ]          0:00:01.1  (   6.2 % )     0:00:01.1 /  0:00:01.1    1.0
[11/28 14:23:58    658s] ---------------------------------------------------------------------------------------------
[11/28 14:23:58    658s]  AreaOpt #5 TOTAL                   0:00:17.4  ( 100.0 % )     0:00:17.4 /  0:00:17.3    1.0
[11/28 14:23:58    658s] ---------------------------------------------------------------------------------------------
[11/28 14:23:58    658s] 
[11/28 14:23:58    658s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2613.1M
[11/28 14:23:58    658s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.039, MEM:2575.1M
[11/28 14:23:58    658s] TotalInstCnt at PhyDesignMc Destruction: 21,851
[11/28 14:23:58    658s] End: Area Reclaim Optimization (cpu=0:00:17, real=0:00:18, mem=2575.07M, totSessionCpu=0:10:58).
[11/28 14:23:58    658s] Begin: GigaOpt postEco DRV Optimization
[11/28 14:23:58    658s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[11/28 14:23:58    658s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:10:58.5/0:22:53.0 (0.5), mem = 2575.1M
[11/28 14:23:58    658s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:23:58    658s] Info: 27 io nets excluded
[11/28 14:23:58    658s] Info: 2 clock nets excluded from IPO operation.
[11/28 14:23:58    658s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.9
[11/28 14:23:58    658s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:23:58    658s] ### Creating PhyDesignMc. totSessionCpu=0:10:59 mem=2575.1M
[11/28 14:23:58    658s] OPERPROF: Starting DPlace-Init at level 1, MEM:2575.1M
[11/28 14:23:58    658s] z: 2, totalTracks: 1
[11/28 14:23:58    658s] z: 4, totalTracks: 1
[11/28 14:23:58    658s] z: 6, totalTracks: 1
[11/28 14:23:58    658s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:23:58    658s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2575.1M
[11/28 14:23:58    658s] OPERPROF:     Starting CMU at level 3, MEM:2575.1M
[11/28 14:23:58    658s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2575.1M
[11/28 14:23:58    658s] 
[11/28 14:23:58    658s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:23:58    658s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:2575.1M
[11/28 14:23:58    658s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2575.1M
[11/28 14:23:58    658s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2575.1M
[11/28 14:23:58    658s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2575.1MB).
[11/28 14:23:58    658s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.026, MEM:2575.1M
[11/28 14:23:58    658s] TotalInstCnt at PhyDesignMc Initialization: 21,851
[11/28 14:23:58    658s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:59 mem=2575.1M
[11/28 14:23:58    658s] ### Creating RouteCongInterface, started
[11/28 14:23:58    658s] 
[11/28 14:23:58    658s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[11/28 14:23:58    658s] 
[11/28 14:23:58    658s] #optDebug: {0, 1.000}
[11/28 14:23:58    658s] ### Creating RouteCongInterface, finished
[11/28 14:23:58    658s] {MG  {5 0 49.2 0.918509} }
[11/28 14:23:58    658s] ### Creating LA Mngr. totSessionCpu=0:10:59 mem=2575.1M
[11/28 14:23:58    658s] ### Creating LA Mngr, finished. totSessionCpu=0:10:59 mem=2575.1M
[11/28 14:23:59    659s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2594.1M
[11/28 14:23:59    659s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2594.1M
[11/28 14:23:59    659s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 14:23:59    659s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/28 14:23:59    659s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 14:23:59    659s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/28 14:23:59    659s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 14:23:59    659s] Info: violation cost 0.916571 (cap = 0.444494, tran = 0.472078, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 14:23:59    659s] |     6|    37|    -0.18|     7|     7|    -0.02|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0| 88.14%|          |         |
[11/28 14:23:59    659s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 14:23:59    659s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       8|       0|       1| 88.15%| 0:00:00.0|  2654.4M|
[11/28 14:23:59    659s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 14:23:59    659s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0| 88.15%| 0:00:00.0|  2654.4M|
[11/28 14:23:59    659s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 14:23:59    659s] Bottom Preferred Layer:
[11/28 14:23:59    659s]     None
[11/28 14:23:59    659s] Via Pillar Rule:
[11/28 14:23:59    659s]     None
[11/28 14:23:59    659s] 
[11/28 14:23:59    659s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2654.4M) ***
[11/28 14:23:59    659s] 
[11/28 14:23:59    659s] Total-nets :: 24433, Stn-nets :: 1992, ratio :: 8.15291 %
[11/28 14:23:59    659s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2635.4M
[11/28 14:23:59    660s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.040, MEM:2575.4M
[11/28 14:23:59    660s] TotalInstCnt at PhyDesignMc Destruction: 21,859
[11/28 14:23:59    660s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.9
[11/28 14:23:59    660s] *** DrvOpt #3 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:11:00.0/0:22:54.4 (0.5), mem = 2575.4M
[11/28 14:23:59    660s] 
[11/28 14:23:59    660s] =============================================================================================
[11/28 14:23:59    660s]  Step TAT Report for DrvOpt #3                                                  20.15-s105_1
[11/28 14:23:59    660s] =============================================================================================
[11/28 14:23:59    660s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:23:59    660s] ---------------------------------------------------------------------------------------------
[11/28 14:23:59    660s] [ SlackTraversorInit     ]      1   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:23:59    660s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:23:59    660s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:23:59    660s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.1    1.0
[11/28 14:23:59    660s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:23:59    660s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:23:59    660s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:23:59    660s] [ OptEval                ]      1   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:23:59    660s] [ OptCommit              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:23:59    660s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/28 14:23:59    660s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[11/28 14:23:59    660s] [ IncrDelayCalc          ]      6   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.0    1.0
[11/28 14:23:59    660s] [ DrvFindVioNets         ]      3   0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 14:23:59    660s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.5
[11/28 14:23:59    660s] [ MISC                   ]          0:00:00.9  (  61.5 % )     0:00:00.9 /  0:00:00.9    1.0
[11/28 14:23:59    660s] ---------------------------------------------------------------------------------------------
[11/28 14:23:59    660s]  DrvOpt #3 TOTAL                    0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[11/28 14:23:59    660s] ---------------------------------------------------------------------------------------------
[11/28 14:23:59    660s] 
[11/28 14:23:59    660s] End: GigaOpt postEco DRV Optimization
[11/28 14:24:00    660s] GigaOpt: WNS changes after postEco optimization: -0.001 -> -0.001 (bump = 0.0)
[11/28 14:24:00    660s] GigaOpt: Skipping nonLegal postEco optimization
[11/28 14:24:00    660s] Design TNS changes after trial route: -0.001 -> -0.001
[11/28 14:24:00    660s] Begin: GigaOpt TNS non-legal recovery
[11/28 14:24:00    660s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[11/28 14:24:00    660s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:24:00    660s] Info: 27 io nets excluded
[11/28 14:24:00    660s] Info: 2 clock nets excluded from IPO operation.
[11/28 14:24:00    660s] *** TnsOpt #1 [begin] : totSession cpu/real = 0:11:00.5/0:22:55.0 (0.5), mem = 2575.4M
[11/28 14:24:00    660s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.10
[11/28 14:24:00    660s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:24:00    660s] ### Creating PhyDesignMc. totSessionCpu=0:11:01 mem=2575.4M
[11/28 14:24:00    660s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:24:00    660s] OPERPROF: Starting DPlace-Init at level 1, MEM:2575.4M
[11/28 14:24:00    660s] z: 2, totalTracks: 1
[11/28 14:24:00    660s] z: 4, totalTracks: 1
[11/28 14:24:00    660s] z: 6, totalTracks: 1
[11/28 14:24:00    660s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:24:00    660s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2575.4M
[11/28 14:24:00    660s] OPERPROF:     Starting CMU at level 3, MEM:2575.4M
[11/28 14:24:00    660s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2575.4M
[11/28 14:24:00    660s] 
[11/28 14:24:00    660s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:24:00    660s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2575.4M
[11/28 14:24:00    660s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2575.4M
[11/28 14:24:00    660s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2575.4M
[11/28 14:24:00    660s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2575.4MB).
[11/28 14:24:00    660s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:2575.4M
[11/28 14:24:00    660s] TotalInstCnt at PhyDesignMc Initialization: 21,859
[11/28 14:24:00    660s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:01 mem=2575.4M
[11/28 14:24:00    660s] ### Creating RouteCongInterface, started
[11/28 14:24:00    660s] 
[11/28 14:24:00    660s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[11/28 14:24:00    660s] 
[11/28 14:24:00    660s] #optDebug: {0, 1.000}
[11/28 14:24:00    660s] ### Creating RouteCongInterface, finished
[11/28 14:24:00    660s] {MG  {5 0 49.2 0.918509} }
[11/28 14:24:00    660s] ### Creating LA Mngr. totSessionCpu=0:11:01 mem=2575.4M
[11/28 14:24:00    660s] ### Creating LA Mngr, finished. totSessionCpu=0:11:01 mem=2575.4M
[11/28 14:24:01    661s] *info: 27 io nets excluded
[11/28 14:24:01    661s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:24:01    661s] *info: 2 clock nets excluded
[11/28 14:24:01    661s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.231283.2
[11/28 14:24:01    661s] PathGroup :  reg2reg  TargetSlack : 0 
[11/28 14:24:01    661s] ** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.001 Density 88.15
[11/28 14:24:01    661s] Optimizer TNS Opt
[11/28 14:24:01    661s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.002| 0.000|
|reg2reg   |-0.001|-0.001|
|HEPG      |-0.001|-0.001|
|All Paths |-0.001|-0.001|
+----------+------+------+

[11/28 14:24:01    661s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2596.4M
[11/28 14:24:01    661s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2596.4M
[11/28 14:24:01    661s] Active Path Group: reg2reg  
[11/28 14:24:01    661s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:24:01    661s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/28 14:24:01    661s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:24:01    661s] |  -0.001|   -0.001|  -0.001|   -0.001|   88.15%|   0:00:00.0| 2596.4M|av_func_mode_max|  reg2reg| CORE/img_reg_0__5__1_/D          |
[11/28 14:24:01    661s] |   0.000|    0.001|   0.000|    0.000|   88.16%|   0:00:00.0| 2637.7M|av_func_mode_max|       NA| NA                               |
[11/28 14:24:01    661s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:24:01    661s] 
[11/28 14:24:01    661s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2637.7M) ***
[11/28 14:24:01    661s] 
[11/28 14:24:01    661s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2637.7M) ***
[11/28 14:24:01    661s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.002|0.000|
|reg2reg   |0.001|0.000|
|HEPG      |0.001|0.000|
|All Paths |0.001|0.000|
+----------+-----+-----+

[11/28 14:24:01    661s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 88.16
[11/28 14:24:01    661s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.231283.3
[11/28 14:24:01    661s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2637.7M
[11/28 14:24:01    661s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.042, MEM:2637.7M
[11/28 14:24:01    662s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2637.7M
[11/28 14:24:01    662s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2637.7M
[11/28 14:24:01    662s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2637.7M
[11/28 14:24:01    662s] OPERPROF:       Starting CMU at level 4, MEM:2637.7M
[11/28 14:24:01    662s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2637.7M
[11/28 14:24:01    662s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.020, MEM:2637.7M
[11/28 14:24:01    662s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2637.7M
[11/28 14:24:01    662s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.000, MEM:2637.7M
[11/28 14:24:01    662s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.033, MEM:2637.7M
[11/28 14:24:01    662s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.033, MEM:2637.7M
[11/28 14:24:01    662s] TDRefine: refinePlace mode is spiral
[11/28 14:24:01    662s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.231283.7
[11/28 14:24:01    662s] OPERPROF: Starting RefinePlace at level 1, MEM:2637.7M
[11/28 14:24:01    662s] *** Starting refinePlace (0:11:02 mem=2637.7M) ***
[11/28 14:24:01    662s] Total net bbox length = 1.589e+06 (7.863e+05 8.031e+05) (ext = 1.695e+04)
[11/28 14:24:01    662s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:24:01    662s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2637.7M
[11/28 14:24:01    662s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2637.7M
[11/28 14:24:01    662s] 
[11/28 14:24:01    662s] Starting Small incrNP...
[11/28 14:24:01    662s] User Input Parameters:
[11/28 14:24:01    662s] - Congestion Driven    : Off
[11/28 14:24:01    662s] - Timing Driven        : Off
[11/28 14:24:01    662s] - Area-Violation Based : Off
[11/28 14:24:01    662s] - Start Rollback Level : -5
[11/28 14:24:01    662s] - Legalized            : On
[11/28 14:24:01    662s] - Window Based         : Off
[11/28 14:24:01    662s] - eDen incr mode       : Off
[11/28 14:24:01    662s] - Small incr mode      : On
[11/28 14:24:01    662s] 
[11/28 14:24:01    662s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2637.7M
[11/28 14:24:01    662s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2637.7M
[11/28 14:24:01    662s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.003, MEM:2637.7M
[11/28 14:24:01    662s] default core: bins with density > 0.750 = 76.18 % ( 275 / 361 )
[11/28 14:24:01    662s] Density distribution unevenness ratio = 2.694%
[11/28 14:24:01    662s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.005, MEM:2637.7M
[11/28 14:24:01    662s] cost 1.004938, thresh 1.000000
[11/28 14:24:01    662s] OPERPROF:   Starting spMPad at level 2, MEM:2637.7M
[11/28 14:24:01    662s] OPERPROF:     Starting spContextMPad at level 3, MEM:2637.7M
[11/28 14:24:01    662s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2637.7M
[11/28 14:24:01    662s] MP Top (21859): mp=1.050. U=0.882.
[11/28 14:24:01    662s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.003, MEM:2637.7M
[11/28 14:24:01    662s] MPU (21859) 0.882 -> 0.926
[11/28 14:24:01    662s] incrNP th 1.000, 0.100
[11/28 14:24:01    662s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/28 14:24:01    662s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2637.7M
[11/28 14:24:01    662s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2637.7M
[11/28 14:24:01    662s] no activity file in design. spp won't run.
[11/28 14:24:01    662s] [spp] 0
[11/28 14:24:01    662s] [adp] 0:1:1:3
[11/28 14:24:01    662s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.005, MEM:2637.7M
[11/28 14:24:01    662s] SP #FI/SF FL/PI 0/10009 10787/1063
[11/28 14:24:01    662s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.000, REAL:0.008, MEM:2637.7M
[11/28 14:24:01    662s] NP #FI/FS/SF FL/PI: 10012/51/10009 11850/1063
[11/28 14:24:01    662s] no activity file in design. spp won't run.
[11/28 14:24:01    662s] RPlace IncrNP: Rollback Lev = -3
[11/28 14:24:01    662s] OPERPROF:   Starting npPlace at level 2, MEM:2641.7M
[11/28 14:24:01    662s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/28 14:24:01    662s] No instances found in the vector
[11/28 14:24:01    662s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2645.7M, DRC: 0)
[11/28 14:24:01    662s] 0 (out of 0) MH cells were successfully legalized.
[11/28 14:24:04    664s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/28 14:24:04    664s] No instances found in the vector
[11/28 14:24:04    664s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2650.1M, DRC: 0)
[11/28 14:24:04    664s] 0 (out of 0) MH cells were successfully legalized.
[11/28 14:24:05    666s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[11/28 14:24:05    666s] No instances found in the vector
[11/28 14:24:05    666s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2650.1M, DRC: 0)
[11/28 14:24:05    666s] 0 (out of 0) MH cells were successfully legalized.
[11/28 14:24:07    667s] OPERPROF:   Finished npPlace at level 2, CPU:5.370, REAL:5.325, MEM:2650.1M
[11/28 14:24:07    667s] no activity file in design. spp won't run.
[11/28 14:24:07    667s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2650.1M
[11/28 14:24:07    667s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2650.1M
[11/28 14:24:07    667s] 
[11/28 14:24:07    667s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2650.1M
[11/28 14:24:07    667s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2650.1M
[11/28 14:24:07    667s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.004, MEM:2650.1M
[11/28 14:24:07    667s] default core: bins with density > 0.750 = 77.56 % ( 280 / 361 )
[11/28 14:24:07    667s] Density distribution unevenness ratio = 2.423%
[11/28 14:24:07    667s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.006, MEM:2650.1M
[11/28 14:24:07    667s] RPlace postIncrNP: Density = 1.004938 -> 1.011111.
[11/28 14:24:07    667s] RPlace postIncrNP Info: Density distribution changes:
[11/28 14:24:07    667s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[11/28 14:24:07    667s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[11/28 14:24:07    667s] [1.00 - 1.05] :	 2 (0.55%) -> 2 (0.55%)
[11/28 14:24:07    667s] [0.95 - 1.00] :	 33 (9.14%) -> 30 (8.31%)
[11/28 14:24:07    667s] [0.90 - 0.95] :	 126 (34.90%) -> 113 (31.30%)
[11/28 14:24:07    667s] [0.85 - 0.90] :	 82 (22.71%) -> 101 (27.98%)
[11/28 14:24:07    667s] [0.80 - 0.85] :	 37 (10.25%) -> 41 (11.36%)
[11/28 14:24:07    667s] Move report: incrNP moves 11332 insts, mean move: 8.82 um, max move: 128.96 um 
[11/28 14:24:07    667s] 	Max move on inst (CORE/FE_OCPC2971_FE_OFN29925_n): (966.58, 512.96) --> (837.62, 512.96)
[11/28 14:24:07    667s] Finished incrNP (cpu=0:00:05.6, real=0:00:06.0, mem=2650.1M)
[11/28 14:24:07    667s] End of Small incrNP (cpu=0:00:05.6, real=0:00:06.0)
[11/28 14:24:07    667s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2650.1M
[11/28 14:24:07    667s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2650.1M
[11/28 14:24:07    667s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2650.1M
[11/28 14:24:07    667s] Starting refinePlace ...
[11/28 14:24:07    667s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/28 14:24:07    667s] ** Cut row section cpu time 0:00:00.0.
[11/28 14:24:07    667s]    Spread Effort: high, pre-route mode, useDDP on.
[11/28 14:24:07    667s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2650.1MB) @(0:11:08 - 0:11:08).
[11/28 14:24:07    667s] Move report: preRPlace moves 6246 insts, mean move: 1.81 um, max move: 23.26 um 
[11/28 14:24:07    667s] 	Max move on inst (CORE/U27433): (824.60, 452.48) --> (827.70, 432.32)
[11/28 14:24:07    667s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2S
[11/28 14:24:07    667s] wireLenOptFixPriorityInst 2663 inst fixed
[11/28 14:24:07    667s] Placement tweakage begins.
[11/28 14:24:07    667s] wire length = 2.045e+06
[11/28 14:24:08    668s] wire length = 2.013e+06
[11/28 14:24:08    668s] Placement tweakage ends.
[11/28 14:24:08    668s] Move report: tweak moves 4267 insts, mean move: 4.37 um, max move: 29.76 um 
[11/28 14:24:08    668s] 	Max move on inst (CORE/FE_OCPC2974_FE_OFN29915_n): (1008.12, 865.76) --> (1037.88, 865.76)
[11/28 14:24:08    668s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=2665.7MB) @(0:11:08 - 0:11:09).
[11/28 14:24:08    668s] 
[11/28 14:24:08    668s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/28 14:24:08    669s] Move report: legalization moves 56 insts, mean move: 5.44 um, max move: 29.46 um spiral
[11/28 14:24:08    669s] 	Max move on inst (CORE/U16405): (638.60, 578.48) --> (629.30, 558.32)
[11/28 14:24:08    669s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2665.7MB) @(0:11:09 - 0:11:09).
[11/28 14:24:08    669s] Move report: Detail placement moves 8648 insts, mean move: 3.17 um, max move: 31.16 um 
[11/28 14:24:08    669s] 	Max move on inst (CORE/FE_OCPC3064_n13797): (528.24, 1027.04) --> (549.32, 1016.96)
[11/28 14:24:08    669s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2665.7MB
[11/28 14:24:08    669s] Statistics of distance of Instance movement in refine placement:
[11/28 14:24:08    669s]   maximum (X+Y) =       142.14 um
[11/28 14:24:08    669s]   inst (CORE/FE_RC_213_0) with max move: (358.36, 785.12) -> (490.42, 795.2)
[11/28 14:24:08    669s]   mean    (X+Y) =         8.71 um
[11/28 14:24:08    669s] Total instances flipped for legalization: 399
[11/28 14:24:08    669s] Summary Report:
[11/28 14:24:08    669s] Instances move: 12465 (out of 21859 movable)
[11/28 14:24:08    669s] Instances flipped: 399
[11/28 14:24:08    669s] Mean displacement: 8.71 um
[11/28 14:24:08    669s] Max displacement: 142.14 um (Instance: CORE/FE_RC_213_0) (358.36, 785.12) -> (490.42, 795.2)
[11/28 14:24:08    669s] 	Length: 4 sites, height: 1 rows, site name: core_5040, cell type: OR2
[11/28 14:24:08    669s] Total instances moved : 12465
[11/28 14:24:08    669s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.410, REAL:1.414, MEM:2665.7M
[11/28 14:24:08    669s] Total net bbox length = 1.576e+06 (7.776e+05 7.986e+05) (ext = 1.692e+04)
[11/28 14:24:08    669s] Runtime: CPU: 0:00:07.0 REAL: 0:00:07.0 MEM: 2665.7MB
[11/28 14:24:08    669s] [CPU] RefinePlace/total (cpu=0:00:07.0, real=0:00:07.0, mem=2665.7MB) @(0:11:02 - 0:11:09).
[11/28 14:24:08    669s] *** Finished refinePlace (0:11:09 mem=2665.7M) ***
[11/28 14:24:08    669s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.231283.7
[11/28 14:24:08    669s] OPERPROF: Finished RefinePlace at level 1, CPU:7.020, REAL:6.979, MEM:2665.7M
[11/28 14:24:08    669s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2665.7M
[11/28 14:24:08    669s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.041, MEM:2638.7M
[11/28 14:24:08    669s] *** maximum move = 142.14 um ***
[11/28 14:24:08    669s] *** Finished re-routing un-routed nets (2638.7M) ***
[11/28 14:24:10    670s] OPERPROF: Starting DPlace-Init at level 1, MEM:2638.7M
[11/28 14:24:10    670s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2638.7M
[11/28 14:24:10    670s] OPERPROF:     Starting CMU at level 3, MEM:2638.7M
[11/28 14:24:10    670s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2638.7M
[11/28 14:24:10    670s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2638.7M
[11/28 14:24:10    670s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2638.7M
[11/28 14:24:10    670s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2638.7M
[11/28 14:24:10    670s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.034, MEM:2638.7M
[11/28 14:24:10    670s] 
[11/28 14:24:10    670s] *** Finish Physical Update (cpu=0:00:08.4 real=0:00:09.0 mem=2638.7M) ***
[11/28 14:24:10    670s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.231283.3
[11/28 14:24:10    670s] ** GigaOpt Optimizer WNS Slack -0.098 TNS Slack -8.556 Density 88.16
[11/28 14:24:10    670s] Recovering Place ECO bump
[11/28 14:24:10    670s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2638.7M
[11/28 14:24:10    670s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2638.7M
[11/28 14:24:10    670s] Active Path Group: reg2reg  
[11/28 14:24:10    670s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:24:10    670s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/28 14:24:10    670s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:24:10    670s] |  -0.098|   -0.098|  -8.519|   -8.556|   88.16%|   0:00:00.0| 2638.7M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_4__15_/D         |
[11/28 14:24:11    671s] |  -0.044|   -0.044|  -1.421|   -1.458|   88.16%|   0:00:01.0| 2638.7M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__3_/D       |
[11/28 14:24:12    672s] INFO (IMPSP-237): Unable to unplace CORE/FE_OFC2654_n21623 - no resize TGrid at inst's location.
[11/28 14:24:13    673s] |  -0.012|   -0.014|  -0.051|   -0.087|   88.17%|   0:00:02.0| 2695.9M|av_func_mode_max|  reg2reg| CORE/img_reg_13__13__5_/D        |
[11/28 14:24:14    674s] |  -0.003|   -0.014|  -0.003|   -0.040|   88.18%|   0:00:01.0| 2695.9M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_4__15_/D         |
[11/28 14:24:14    674s] |   0.000|   -0.014|   0.000|   -0.037|   88.18%|   0:00:00.0| 2695.9M|              NA|       NA| NA                               |
[11/28 14:24:14    674s] |   0.000|   -0.014|   0.000|   -0.037|   88.18%|   0:00:00.0| 2695.9M|av_func_mode_max|       NA| NA                               |
[11/28 14:24:14    674s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:24:14    674s] 
[11/28 14:24:14    674s] *** Finish Core Optimize Step (cpu=0:00:04.2 real=0:00:04.0 mem=2695.9M) ***
[11/28 14:24:14    674s] Active Path Group: default 
[11/28 14:24:14    674s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:24:14    674s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/28 14:24:14    674s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:24:14    674s] |  -0.014|   -0.014|  -0.037|   -0.037|   88.18%|   0:00:00.0| 2695.9M|av_func_mode_max|  default| CORE/img_reg_9__0__2_/D          |
[11/28 14:24:14    675s] |   0.000|    0.000|   0.000|    0.000|   88.18%|   0:00:00.0| 2695.9M|av_func_mode_max|       NA| NA                               |
[11/28 14:24:14    675s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:24:14    675s] 
[11/28 14:24:14    675s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2695.9M) ***
[11/28 14:24:14    675s] 
[11/28 14:24:14    675s] *** Finished Optimize Step Cumulative (cpu=0:00:04.3 real=0:00:04.0 mem=2695.9M) ***
[11/28 14:24:14    675s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 88.18
[11/28 14:24:14    675s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2695.9M
[11/28 14:24:14    675s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.058, MEM:2638.9M
[11/28 14:24:14    675s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2638.9M
[11/28 14:24:14    675s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2638.9M
[11/28 14:24:14    675s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2638.9M
[11/28 14:24:14    675s] OPERPROF:       Starting CMU at level 4, MEM:2638.9M
[11/28 14:24:14    675s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2638.9M
[11/28 14:24:14    675s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.022, MEM:2638.9M
[11/28 14:24:14    675s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2638.9M
[11/28 14:24:14    675s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2638.9M
[11/28 14:24:14    675s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.035, MEM:2638.9M
[11/28 14:24:14    675s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.035, MEM:2638.9M
[11/28 14:24:14    675s] TDRefine: refinePlace mode is spiral
[11/28 14:24:14    675s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.231283.8
[11/28 14:24:14    675s] OPERPROF: Starting RefinePlace at level 1, MEM:2638.9M
[11/28 14:24:14    675s] *** Starting refinePlace (0:11:15 mem=2638.9M) ***
[11/28 14:24:14    675s] Total net bbox length = 1.577e+06 (7.778e+05 7.987e+05) (ext = 1.692e+04)
[11/28 14:24:14    675s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:24:14    675s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2638.9M
[11/28 14:24:14    675s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2638.9M
[11/28 14:24:14    675s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2638.9M
[11/28 14:24:14    675s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2638.9M
[11/28 14:24:14    675s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2638.9M
[11/28 14:24:14    675s] Starting refinePlace ...
[11/28 14:24:14    675s] One DDP V2 for no tweak run.
[11/28 14:24:14    675s] 
[11/28 14:24:14    675s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/28 14:24:15    675s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/28 14:24:15    675s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2638.9MB) @(0:11:15 - 0:11:15).
[11/28 14:24:15    675s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:24:15    675s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2638.9MB
[11/28 14:24:15    675s] Statistics of distance of Instance movement in refine placement:
[11/28 14:24:15    675s]   maximum (X+Y) =         0.00 um
[11/28 14:24:15    675s]   mean    (X+Y) =         0.00 um
[11/28 14:24:15    675s] Summary Report:
[11/28 14:24:15    675s] Instances move: 0 (out of 21871 movable)
[11/28 14:24:15    675s] Instances flipped: 0
[11/28 14:24:15    675s] Mean displacement: 0.00 um
[11/28 14:24:15    675s] Max displacement: 0.00 um 
[11/28 14:24:15    675s] Total instances moved : 0
[11/28 14:24:15    675s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.180, REAL:0.181, MEM:2638.9M
[11/28 14:24:15    675s] Total net bbox length = 1.577e+06 (7.778e+05 7.987e+05) (ext = 1.692e+04)
[11/28 14:24:15    675s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2638.9MB
[11/28 14:24:15    675s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=2638.9MB) @(0:11:15 - 0:11:15).
[11/28 14:24:15    675s] *** Finished refinePlace (0:11:15 mem=2638.9M) ***
[11/28 14:24:15    675s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.231283.8
[11/28 14:24:15    675s] OPERPROF: Finished RefinePlace at level 1, CPU:0.220, REAL:0.215, MEM:2638.9M
[11/28 14:24:15    675s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2638.9M
[11/28 14:24:15    675s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.038, MEM:2638.9M
[11/28 14:24:15    675s] *** maximum move = 0.00 um ***
[11/28 14:24:15    675s] *** Finished re-routing un-routed nets (2638.9M) ***
[11/28 14:24:15    675s] OPERPROF: Starting DPlace-Init at level 1, MEM:2638.9M
[11/28 14:24:15    675s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2638.9M
[11/28 14:24:15    675s] OPERPROF:     Starting CMU at level 3, MEM:2638.9M
[11/28 14:24:15    675s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2638.9M
[11/28 14:24:15    675s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2638.9M
[11/28 14:24:15    675s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2638.9M
[11/28 14:24:15    675s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2638.9M
[11/28 14:24:15    675s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:2638.9M
[11/28 14:24:15    675s] 
[11/28 14:24:15    675s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2638.9M) ***
[11/28 14:24:15    675s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 88.18
[11/28 14:24:15    675s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.002|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/28 14:24:15    675s] Bottom Preferred Layer:
[11/28 14:24:15    675s]     None
[11/28 14:24:15    675s] Via Pillar Rule:
[11/28 14:24:15    675s]     None
[11/28 14:24:15    675s] 
[11/28 14:24:15    675s] *** Finish pre-CTS Setup Fixing (cpu=0:00:14.2 real=0:00:14.0 mem=2638.9M) ***
[11/28 14:24:15    675s] 
[11/28 14:24:15    675s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.231283.2
[11/28 14:24:15    675s] Total-nets :: 24445, Stn-nets :: 2878, ratio :: 11.7734 %
[11/28 14:24:15    675s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2619.8M
[11/28 14:24:15    675s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.041, MEM:2576.8M
[11/28 14:24:15    675s] TotalInstCnt at PhyDesignMc Destruction: 21,871
[11/28 14:24:15    675s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.10
[11/28 14:24:15    675s] *** TnsOpt #1 [finish] : cpu/real = 0:00:15.2/0:00:15.2 (1.0), totSession cpu/real = 0:11:15.7/0:23:10.2 (0.5), mem = 2576.8M
[11/28 14:24:15    675s] 
[11/28 14:24:15    675s] =============================================================================================
[11/28 14:24:15    675s]  Step TAT Report for TnsOpt #1                                                  20.15-s105_1
[11/28 14:24:15    675s] =============================================================================================
[11/28 14:24:15    675s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:24:15    675s] ---------------------------------------------------------------------------------------------
[11/28 14:24:15    675s] [ RefinePlace            ]      2   0:00:08.9  (  58.8 % )     0:00:08.9 /  0:00:09.0    1.0
[11/28 14:24:15    675s] [ SlackTraversorInit     ]      3   0:00:00.5  (   3.1 % )     0:00:00.5 /  0:00:00.5    1.0
[11/28 14:24:15    675s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:24:15    675s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:24:15    675s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.0
[11/28 14:24:15    675s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:24:15    675s] [ TransformInit          ]      1   0:00:00.8  (   5.1 % )     0:00:00.8 /  0:00:00.8    1.0
[11/28 14:24:15    675s] [ OptimizationStep       ]      3   0:00:00.2  (   1.1 % )     0:00:04.5 /  0:00:04.5    1.0
[11/28 14:24:15    675s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.1 % )     0:00:04.3 /  0:00:04.3    1.0
[11/28 14:24:15    675s] [ OptGetWeight           ]      7   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 14:24:15    675s] [ OptEval                ]      7   0:00:03.1  (  20.6 % )     0:00:03.1 /  0:00:03.1    1.0
[11/28 14:24:15    675s] [ OptCommit              ]      7   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[11/28 14:24:15    675s] [ IncrTimingUpdate       ]     17   0:00:00.9  (   5.6 % )     0:00:00.9 /  0:00:00.8    1.0
[11/28 14:24:15    675s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.2    1.1
[11/28 14:24:15    675s] [ IncrDelayCalc          ]     36   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[11/28 14:24:15    675s] [ SetupOptGetWorkingSet  ]     15   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[11/28 14:24:15    675s] [ SetupOptGetActiveNode  ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:24:15    675s] [ SetupOptSlackGraph     ]      7   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/28 14:24:15    675s] [ MISC                   ]          0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    0.9
[11/28 14:24:15    675s] ---------------------------------------------------------------------------------------------
[11/28 14:24:15    675s]  TnsOpt #1 TOTAL                    0:00:15.2  ( 100.0 % )     0:00:15.2 /  0:00:15.2    1.0
[11/28 14:24:15    675s] ---------------------------------------------------------------------------------------------
[11/28 14:24:15    675s] 
[11/28 14:24:15    675s] End: GigaOpt TNS non-legal recovery
[11/28 14:24:15    675s] 
[11/28 14:24:15    675s] Active setup views:
[11/28 14:24:15    675s]  av_func_mode_max
[11/28 14:24:15    675s]   Dominating endpoints: 0
[11/28 14:24:15    675s]   Dominating TNS: -0.000
[11/28 14:24:15    675s] 
[11/28 14:24:15    676s] Extraction called for design 'CHIP' of instances=21925 and nets=24447 using extraction engine 'preRoute' .
[11/28 14:24:15    676s] PreRoute RC Extraction called for design CHIP.
[11/28 14:24:15    676s] RC Extraction called in multi-corner(1) mode.
[11/28 14:24:15    676s] RCMode: PreRoute
[11/28 14:24:15    676s]       RC Corner Indexes            0   
[11/28 14:24:15    676s] Capacitance Scaling Factor   : 1.00000 
[11/28 14:24:15    676s] Resistance Scaling Factor    : 1.00000 
[11/28 14:24:15    676s] Clock Cap. Scaling Factor    : 1.00000 
[11/28 14:24:15    676s] Clock Res. Scaling Factor    : 1.00000 
[11/28 14:24:15    676s] Shrink Factor                : 1.00000
[11/28 14:24:15    676s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/28 14:24:15    676s] Using capacitance table file ...
[11/28 14:24:15    676s] RC Grid backup saved.
[11/28 14:24:15    676s] 
[11/28 14:24:15    676s] Trim Metal Layers:
[11/28 14:24:15    676s] LayerId::1 widthSet size::4
[11/28 14:24:15    676s] LayerId::2 widthSet size::4
[11/28 14:24:15    676s] LayerId::3 widthSet size::4
[11/28 14:24:15    676s] LayerId::4 widthSet size::4
[11/28 14:24:15    676s] LayerId::5 widthSet size::4
[11/28 14:24:15    676s] LayerId::6 widthSet size::2
[11/28 14:24:15    676s] Skipped RC grid update for preRoute extraction.
[11/28 14:24:15    676s] eee: pegSigSF::1.070000
[11/28 14:24:15    676s] Initializing multi-corner capacitance tables ... 
[11/28 14:24:15    676s] Initializing multi-corner resistance tables ...
[11/28 14:24:15    676s] eee: l::1 avDens::0.098107 usedTrk::3715.465275 availTrk::37871.638504 sigTrk::3715.465275
[11/28 14:24:15    676s] eee: l::2 avDens::0.231425 usedTrk::8933.929357 availTrk::38603.999296 sigTrk::8933.929357
[11/28 14:24:15    676s] eee: l::3 avDens::0.249444 usedTrk::10671.087126 availTrk::42779.475782 sigTrk::10671.087126
[11/28 14:24:15    676s] eee: l::4 avDens::0.340641 usedTrk::10285.007730 availTrk::30193.108143 sigTrk::10285.007730
[11/28 14:24:15    676s] eee: l::5 avDens::0.288179 usedTrk::9935.332344 availTrk::34476.291030 sigTrk::9935.332344
[11/28 14:24:15    676s] eee: l::6 avDens::0.342740 usedTrk::2263.744447 availTrk::6604.838710 sigTrk::2263.744447
[11/28 14:24:15    676s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:24:15    676s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.478270 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.916900 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 78 ; 
[11/28 14:24:15    676s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2556.320M)
[11/28 14:24:15    676s] Skewing Data Summary (End_of_FINAL)
[11/28 14:24:16    676s] --------------------------------------------------
[11/28 14:24:16    676s]  Total skewed count:0
[11/28 14:24:16    676s] --------------------------------------------------
[11/28 14:24:16    676s] Starting delay calculation for Setup views
[11/28 14:24:16    676s] #################################################################################
[11/28 14:24:16    676s] # Design Stage: PreRoute
[11/28 14:24:16    676s] # Design Name: CHIP
[11/28 14:24:16    676s] # Design Mode: 180nm
[11/28 14:24:16    676s] # Analysis Mode: MMMC Non-OCV 
[11/28 14:24:16    676s] # Parasitics Mode: No SPEF/RCDB 
[11/28 14:24:16    676s] # Signoff Settings: SI Off 
[11/28 14:24:16    676s] #################################################################################
[11/28 14:24:16    676s] Calculate delays in BcWc mode...
[11/28 14:24:16    677s] Topological Sorting (REAL = 0:00:00.0, MEM = 2569.2M, InitMEM = 2565.9M)
[11/28 14:24:16    677s] Start delay calculation (fullDC) (1 T). (MEM=2569.23)
[11/28 14:24:16    677s] End AAE Lib Interpolated Model. (MEM=2569.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:24:20    680s] Total number of fetched objects 24459
[11/28 14:24:20    680s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 14:24:20    680s] End delay calculation. (MEM=2584.91 CPU=0:00:03.3 REAL=0:00:03.0)
[11/28 14:24:20    680s] End delay calculation (fullDC). (MEM=2584.91 CPU=0:00:03.8 REAL=0:00:04.0)
[11/28 14:24:20    680s] *** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 2584.9M) ***
[11/28 14:24:20    681s] *** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:04.0 totSessionCpu=0:11:21 mem=2584.9M)
[11/28 14:24:21    681s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Import and model ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Create place DB ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Import place data ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Read instances and placement ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Read nets ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Read nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Import place data ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Create place DB ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Create route DB ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       == Non-default Options ==
[11/28 14:24:21    681s] (I)       Build term to term wires                           : false
[11/28 14:24:21    681s] (I)       Maximum routing layer                              : 6
[11/28 14:24:21    681s] (I)       Number of threads                                  : 1
[11/28 14:24:21    681s] (I)       Method to set GCell size                           : row
[11/28 14:24:21    681s] (I)       Counted 6678 PG shapes. We will not process PG shapes layer by layer.
[11/28 14:24:21    681s] (I)       Started Import route data (1T) ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       ============== Pin Summary ==============
[11/28 14:24:21    681s] (I)       +-------+--------+---------+------------+
[11/28 14:24:21    681s] (I)       | Layer | # pins | % total |      Group |
[11/28 14:24:21    681s] (I)       +-------+--------+---------+------------+
[11/28 14:24:21    681s] (I)       |     1 |  85129 |  100.00 |        Pin |
[11/28 14:24:21    681s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/28 14:24:21    681s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/28 14:24:21    681s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/28 14:24:21    681s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/28 14:24:21    681s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/28 14:24:21    681s] (I)       +-------+--------+---------+------------+
[11/28 14:24:21    681s] (I)       Use row-based GCell size
[11/28 14:24:21    681s] (I)       Use row-based GCell align
[11/28 14:24:21    681s] (I)       GCell unit size   : 5040
[11/28 14:24:21    681s] (I)       GCell multiplier  : 1
[11/28 14:24:21    681s] (I)       GCell row height  : 5040
[11/28 14:24:21    681s] (I)       Actual row height : 5040
[11/28 14:24:21    681s] (I)       GCell align ref   : 240560 240800
[11/28 14:24:21    681s] [NR-eGR] Track table information for default rule: 
[11/28 14:24:21    681s] [NR-eGR] metal1 has no routable track
[11/28 14:24:21    681s] [NR-eGR] metal2 has single uniform track structure
[11/28 14:24:21    681s] [NR-eGR] metal3 has single uniform track structure
[11/28 14:24:21    681s] [NR-eGR] metal4 has single uniform track structure
[11/28 14:24:21    681s] [NR-eGR] metal5 has single uniform track structure
[11/28 14:24:21    681s] [NR-eGR] metal6 has single uniform track structure
[11/28 14:24:21    681s] (I)       =================== Default via ====================
[11/28 14:24:21    681s] (I)       +---+------------------+---------------------------+
[11/28 14:24:21    681s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/28 14:24:21    681s] (I)       +---+------------------+---------------------------+
[11/28 14:24:21    681s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/28 14:24:21    681s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/28 14:24:21    681s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/28 14:24:21    681s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/28 14:24:21    681s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/28 14:24:21    681s] (I)       +---+------------------+---------------------------+
[11/28 14:24:21    681s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Read routing blockages ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Read instance blockages ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Read PG blockages ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] [NR-eGR] Read 6714 PG shapes
[11/28 14:24:21    681s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Read boundary cut boxes ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] [NR-eGR] #Routing Blockages  : 0
[11/28 14:24:21    681s] [NR-eGR] #Instance Blockages : 3274
[11/28 14:24:21    681s] [NR-eGR] #PG Blockages       : 6714
[11/28 14:24:21    681s] [NR-eGR] #Halo Blockages     : 0
[11/28 14:24:21    681s] [NR-eGR] #Boundary Blockages : 0
[11/28 14:24:21    681s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Read blackboxes ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/28 14:24:21    681s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Read prerouted ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/28 14:24:21    681s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Read unlegalized nets ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Read nets ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] [NR-eGR] Read numTotalNets=24445  numIgnoredNets=0
[11/28 14:24:21    681s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Set up via pillars ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       early_global_route_priority property id does not exist.
[11/28 14:24:21    681s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Model blockages into capacity
[11/28 14:24:21    681s] (I)       Read Num Blocks=9988  Num Prerouted Wires=0  Num CS=0
[11/28 14:24:21    681s] (I)       Started Initialize 3D capacity ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Layer 1 (V) : #blockages 6254 : #preroutes 0
[11/28 14:24:21    681s] (I)       Layer 2 (H) : #blockages 2442 : #preroutes 0
[11/28 14:24:21    681s] (I)       Layer 3 (V) : #blockages 739 : #preroutes 0
[11/28 14:24:21    681s] (I)       Layer 4 (H) : #blockages 281 : #preroutes 0
[11/28 14:24:21    681s] (I)       Layer 5 (V) : #blockages 272 : #preroutes 0
[11/28 14:24:21    681s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       -- layer congestion ratio --
[11/28 14:24:21    681s] (I)       Layer 1 : 0.100000
[11/28 14:24:21    681s] (I)       Layer 2 : 0.700000
[11/28 14:24:21    681s] (I)       Layer 3 : 0.700000
[11/28 14:24:21    681s] (I)       Layer 4 : 0.700000
[11/28 14:24:21    681s] (I)       Layer 5 : 0.700000
[11/28 14:24:21    681s] (I)       Layer 6 : 0.700000
[11/28 14:24:21    681s] (I)       ----------------------------
[11/28 14:24:21    681s] (I)       Number of ignored nets                =      0
[11/28 14:24:21    681s] (I)       Number of connected nets              =      0
[11/28 14:24:21    681s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/28 14:24:21    681s] (I)       Number of clock nets                  =      2.  Ignored: No
[11/28 14:24:21    681s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/28 14:24:21    681s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/28 14:24:21    681s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 14:24:21    681s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/28 14:24:21    681s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/28 14:24:21    681s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 14:24:21    681s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 14:24:21    681s] (I)       Finished Import route data (1T) ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Create route DB ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Read aux data ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Others data preparation ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/28 14:24:21    681s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Create route kernel ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Ndr track 0 does not exist
[11/28 14:24:21    681s] (I)       ---------------------Grid Graph Info--------------------
[11/28 14:24:21    681s] (I)       Routing area        : (0, 0) - (1434680, 1434680)
[11/28 14:24:21    681s] (I)       Core area           : (240560, 240800) - (1194120, 1193360)
[11/28 14:24:21    681s] (I)       Site width          :   620  (dbu)
[11/28 14:24:21    681s] (I)       Row height          :  5040  (dbu)
[11/28 14:24:21    681s] (I)       GCell row height    :  5040  (dbu)
[11/28 14:24:21    681s] (I)       GCell width         :  5040  (dbu)
[11/28 14:24:21    681s] (I)       GCell height        :  5040  (dbu)
[11/28 14:24:21    681s] (I)       Grid                :   284   284     6
[11/28 14:24:21    681s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/28 14:24:21    681s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/28 14:24:21    681s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/28 14:24:21    681s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/28 14:24:21    681s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/28 14:24:21    681s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/28 14:24:21    681s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/28 14:24:21    681s] (I)       First track coord   :     0   310   280   310   280  2790
[11/28 14:24:21    681s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/28 14:24:21    681s] (I)       Total num of tracks :     0  2314  2562  2314  2562   578
[11/28 14:24:21    681s] (I)       Num of masks        :     1     1     1     1     1     1
[11/28 14:24:21    681s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/28 14:24:21    681s] (I)       --------------------------------------------------------
[11/28 14:24:21    681s] 
[11/28 14:24:21    681s] [NR-eGR] ============ Routing rule table ============
[11/28 14:24:21    681s] [NR-eGR] Rule id: 0  Nets: 24418 
[11/28 14:24:21    681s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/28 14:24:21    681s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/28 14:24:21    681s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:24:21    681s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:24:21    681s] [NR-eGR] ========================================
[11/28 14:24:21    681s] [NR-eGR] 
[11/28 14:24:21    681s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/28 14:24:21    681s] (I)       blocked tracks on layer2 : = 324659 / 657176 (49.40%)
[11/28 14:24:21    681s] (I)       blocked tracks on layer3 : = 351357 / 727608 (48.29%)
[11/28 14:24:21    681s] (I)       blocked tracks on layer4 : = 218535 / 657176 (33.25%)
[11/28 14:24:21    681s] (I)       blocked tracks on layer5 : = 190552 / 727608 (26.19%)
[11/28 14:24:21    681s] (I)       blocked tracks on layer6 : = 44069 / 164152 (26.85%)
[11/28 14:24:21    681s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Import and model ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Reset routing kernel
[11/28 14:24:21    681s] (I)       Started Global Routing ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Initialization ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       totalPins=85075  totalGlobalPin=78630 (92.42%)
[11/28 14:24:21    681s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Net group 1 ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Generate topology ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       total 2D Cap : 1830502 = (925877 H, 904625 V)
[11/28 14:24:21    681s] [NR-eGR] Layer group 1: route 24418 net(s) in layer range [2, 6]
[11/28 14:24:21    681s] (I)       
[11/28 14:24:21    681s] (I)       ============  Phase 1a Route ============
[11/28 14:24:21    681s] (I)       Started Phase 1a ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Pattern routing (1T) ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Pattern routing (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/28 14:24:21    681s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Usage: 384019 = (188992 H, 195027 V) = (20.41% H, 21.56% V) = (9.525e+05um H, 9.829e+05um V)
[11/28 14:24:21    681s] (I)       Started Add via demand to 2D ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       
[11/28 14:24:21    681s] (I)       ============  Phase 1b Route ============
[11/28 14:24:21    681s] (I)       Started Phase 1b ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Monotonic routing (1T) ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Usage: 384839 = (189386 H, 195453 V) = (20.45% H, 21.61% V) = (9.545e+05um H, 9.851e+05um V)
[11/28 14:24:21    681s] (I)       Overflow of layer group 1: 0.24% H + 1.11% V. EstWL: 1.939589e+06um
[11/28 14:24:21    681s] (I)       Congestion metric : 0.24%H 1.11%V, 1.36%HV
[11/28 14:24:21    681s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/28 14:24:21    681s] (I)       Finished Phase 1b ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       
[11/28 14:24:21    681s] (I)       ============  Phase 1c Route ============
[11/28 14:24:21    681s] (I)       Started Phase 1c ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Two level routing ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Level2 Grid: 57 x 57
[11/28 14:24:21    681s] (I)       Started Two Level Routing ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Usage: 384842 = (189388 H, 195454 V) = (20.45% H, 21.61% V) = (9.545e+05um H, 9.851e+05um V)
[11/28 14:24:21    681s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       
[11/28 14:24:21    681s] (I)       ============  Phase 1d Route ============
[11/28 14:24:21    681s] (I)       Started Phase 1d ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Detoured routing ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Usage: 384860 = (189393 H, 195467 V) = (20.46% H, 21.61% V) = (9.545e+05um H, 9.852e+05um V)
[11/28 14:24:21    681s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       
[11/28 14:24:21    681s] (I)       ============  Phase 1e Route ============
[11/28 14:24:21    681s] (I)       Started Phase 1e ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Route legalization ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Usage: 384860 = (189393 H, 195467 V) = (20.46% H, 21.61% V) = (9.545e+05um H, 9.852e+05um V)
[11/28 14:24:21    681s] [NR-eGR] Early Global Route overflow of layer group 1: 0.16% H + 1.02% V. EstWL: 1.939694e+06um
[11/28 14:24:21    681s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       
[11/28 14:24:21    681s] (I)       ============  Phase 1l Route ============
[11/28 14:24:21    681s] (I)       Started Phase 1l ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Started Layer assignment (1T) ( Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2584.91 MB )
[11/28 14:24:21    681s] (I)       Finished Layer assignment (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2592.92 MB )
[11/28 14:24:21    681s] (I)       Finished Phase 1l ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2592.92 MB )
[11/28 14:24:21    681s] (I)       Finished Net group 1 ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 2592.92 MB )
[11/28 14:24:21    681s] (I)       Started Clean cong LA ( Curr Mem: 2592.92 MB )
[11/28 14:24:21    681s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2592.92 MB )
[11/28 14:24:21    681s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/28 14:24:21    681s] (I)       Layer  2:     338514    112337      1513      282492      370854    (43.24%) 
[11/28 14:24:21    681s] (I)       Layer  3:     382529    102581       324      305253      418095    (42.20%) 
[11/28 14:24:21    681s] (I)       Layer  4:     444521    106442       438      195860      457485    (29.98%) 
[11/28 14:24:21    681s] (I)       Layer  5:     543010     98645        85      168462      554886    (23.29%) 
[11/28 14:24:21    681s] (I)       Layer  6:     121218     22289       382       40226      123110    (24.63%) 
[11/28 14:24:21    681s] (I)       Total:       1829792    442294      2742      992293     1924430    (34.02%) 
[11/28 14:24:21    681s] (I)       
[11/28 14:24:21    681s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 14:24:21    681s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/28 14:24:21    681s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/28 14:24:21    681s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[11/28 14:24:21    681s] [NR-eGR] --------------------------------------------------------------------------------
[11/28 14:24:21    681s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/28 14:24:21    681s] [NR-eGR]  metal2  (2)      1054( 2.31%)        66( 0.14%)         1( 0.00%)   ( 2.46%) 
[11/28 14:24:21    681s] [NR-eGR]  metal3  (3)       224( 0.48%)        15( 0.03%)         0( 0.00%)   ( 0.51%) 
[11/28 14:24:21    681s] [NR-eGR]  metal4  (4)       356( 0.63%)        10( 0.02%)         0( 0.00%)   ( 0.65%) 
[11/28 14:24:21    681s] [NR-eGR]  metal5  (5)        74( 0.12%)         1( 0.00%)         0( 0.00%)   ( 0.12%) 
[11/28 14:24:21    681s] [NR-eGR]  metal6  (6)       317( 0.52%)         5( 0.01%)         0( 0.00%)   ( 0.53%) 
[11/28 14:24:21    681s] [NR-eGR] --------------------------------------------------------------------------------
[11/28 14:24:21    681s] [NR-eGR] Total             2025( 0.75%)        97( 0.04%)         1( 0.00%)   ( 0.78%) 
[11/28 14:24:21    681s] [NR-eGR] 
[11/28 14:24:21    681s] (I)       Finished Global Routing ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 2592.92 MB )
[11/28 14:24:21    681s] (I)       Started Export 3D cong map ( Curr Mem: 2592.92 MB )
[11/28 14:24:21    681s] (I)       total 2D Cap : 1832868 = (927127 H, 905741 V)
[11/28 14:24:21    681s] (I)       Started Export 2D cong map ( Curr Mem: 2592.92 MB )
[11/28 14:24:21    681s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.15% H + 0.69% V
[11/28 14:24:21    681s] [NR-eGR] Overflow after Early Global Route 0.18% H + 0.77% V
[11/28 14:24:21    681s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2592.92 MB )
[11/28 14:24:21    681s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2592.92 MB )
[11/28 14:24:21    681s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.47 sec, Real: 0.48 sec, Curr Mem: 2592.92 MB )
[11/28 14:24:21    681s] OPERPROF: Starting HotSpotCal at level 1, MEM:2592.9M
[11/28 14:24:21    681s] [hotspot] +------------+---------------+---------------+
[11/28 14:24:21    681s] [hotspot] |            |   max hotspot | total hotspot |
[11/28 14:24:21    681s] [hotspot] +------------+---------------+---------------+
[11/28 14:24:21    681s] [hotspot] | normalized |          0.52 |          0.52 |
[11/28 14:24:21    681s] [hotspot] +------------+---------------+---------------+
[11/28 14:24:21    681s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
[11/28 14:24:21    681s] [hotspot] max/total 0.52/0.52, big hotspot (>10) total 0.00
[11/28 14:24:21    681s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[11/28 14:24:21    681s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:24:21    681s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/28 14:24:21    681s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:24:21    681s] [hotspot] |  1  |   608.48   528.08   689.12   608.72 |        0.52   |
[11/28 14:24:21    681s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:24:21    681s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.005, MEM:2592.9M
[11/28 14:24:21    681s] Reported timing to dir ./timingReports
[11/28 14:24:21    681s] **optDesign ... cpu = 0:08:25, real = 0:08:24, mem = 1741.7M, totSessionCpu=0:11:22 **
[11/28 14:24:21    681s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2539.9M
[11/28 14:24:21    681s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.014, MEM:2539.9M
[11/28 14:24:23    682s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:24:23    682s] Density: 88.185%
Routing Overflow: 0.18% H and 0.77% V
------------------------------------------------------------------
**optDesign ... cpu = 0:08:26, real = 0:08:26, mem = 1741.8M, totSessionCpu=0:11:23 **
[11/28 14:24:23    682s] 
[11/28 14:24:23    682s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:24:23    682s] Deleting Lib Analyzer.
[11/28 14:24:23    682s] 
[11/28 14:24:23    682s] TimeStamp Deleting Cell Server End ...
[11/28 14:24:23    682s] *** Finished optDesign ***
[11/28 14:24:23    682s] 
[11/28 14:24:23    682s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:08:35 real=  0:08:35)
[11/28 14:24:23    682s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[11/28 14:24:23    682s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:53.1 real=0:00:53.0)
[11/28 14:24:23    682s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:02:49 real=  0:02:49)
[11/28 14:24:23    682s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:39 real=  0:01:39)
[11/28 14:24:23    682s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:02:09 real=  0:02:09)
[11/28 14:24:23    682s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:17.2 real=0:00:17.2)
[11/28 14:24:23    682s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 14:24:23    682s] Info: pop threads available for lower-level modules during optimization.
[11/28 14:24:23    682s] clean pInstBBox. size 0
[11/28 14:24:23    682s] All LLGs are deleted
[11/28 14:24:23    682s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2555.2M
[11/28 14:24:23    682s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2555.2M
[11/28 14:24:23    682s] #optDebug: fT-D <X 1 0 0 0>
[11/28 14:24:23    682s] VSMManager cleared!
[11/28 14:24:23    682s] **place_opt_design ... cpu = 0:08:26, real = 0:08:27, mem = 2505.2M **
[11/28 14:24:23    682s] *** Finished GigaPlace ***
[11/28 14:24:23    682s] 
[11/28 14:24:23    682s] *** Summary of all messages that are not suppressed in this session:
[11/28 14:24:23    682s] Severity  ID               Count  Summary                                  
[11/28 14:24:23    682s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/28 14:24:23    682s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[11/28 14:24:23    682s] WARNING   IMPPSP-2001          1  There are %d pins inside GCell located a...
[11/28 14:24:23    682s] *** Message Summary: 3 warning(s), 0 error(s)
[11/28 14:24:23    682s] 
[11/28 14:24:23    682s] *** place_opt_design #1 [finish] : cpu/real = 0:08:26.1/0:08:26.7 (1.0), totSession cpu/real = 0:11:22.7/0:23:18.3 (0.5), mem = 2505.2M
[11/28 14:24:23    682s] 
[11/28 14:24:23    682s] =============================================================================================
[11/28 14:24:23    682s]  Final TAT Report for place_opt_design #1                                       20.15-s105_1
[11/28 14:24:23    682s] =============================================================================================
[11/28 14:24:23    682s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:24:23    682s] ---------------------------------------------------------------------------------------------
[11/28 14:24:23    682s] [ InitOpt                ]      1   0:00:02.9  (   0.6 % )     0:00:09.5 /  0:00:09.6    1.0
[11/28 14:24:23    682s] [ WnsOpt                 ]      1   0:01:15.6  (  14.9 % )     0:02:09.0 /  0:02:09.2    1.0
[11/28 14:24:23    682s] [ TnsOpt                 ]      1   0:00:06.3  (   1.2 % )     0:00:15.2 /  0:00:15.2    1.0
[11/28 14:24:23    682s] [ GlobalOpt              ]      1   0:02:48.8  (  33.3 % )     0:02:48.8 /  0:02:49.0    1.0
[11/28 14:24:23    682s] [ DrvOpt                 ]      3   0:00:13.4  (   2.6 % )     0:00:13.4 /  0:00:13.4    1.0
[11/28 14:24:23    682s] [ SimplifyNetlist        ]      1   0:00:02.5  (   0.5 % )     0:00:02.5 /  0:00:02.5    1.0
[11/28 14:24:23    682s] [ SkewPreCTSReport       ]      1   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:24:23    682s] [ AreaOpt                ]      5   0:01:35.5  (  18.8 % )     0:01:36.0 /  0:01:36.1    1.0
[11/28 14:24:23    682s] [ ViewPruning            ]      8   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 14:24:23    682s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:24:23    682s] [ IncrReplace            ]      1   0:01:40.3  (  19.8 % )     0:01:43.8 /  0:01:43.8    1.0
[11/28 14:24:23    682s] [ RefinePlace            ]      6   0:00:19.2  (   3.8 % )     0:00:19.2 /  0:00:19.2    1.0
[11/28 14:24:23    682s] [ EarlyGlobalRoute       ]      2   0:00:01.6  (   0.3 % )     0:00:01.6 /  0:00:01.6    1.0
[11/28 14:24:23    682s] [ ExtractRC              ]      3   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:24:23    682s] [ TimingUpdate           ]      4   0:00:00.8  (   0.1 % )     0:00:09.7 /  0:00:09.7    1.0
[11/28 14:24:23    682s] [ FullDelayCalc          ]      3   0:00:12.3  (   2.4 % )     0:00:12.3 /  0:00:12.4    1.0
[11/28 14:24:23    682s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.0 % )     0:00:07.5 /  0:00:06.4    0.9
[11/28 14:24:23    682s] [ TimingReport           ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 14:24:23    682s] [ DrvReport              ]      2   0:00:02.1  (   0.4 % )     0:00:02.1 /  0:00:00.9    0.4
[11/28 14:24:23    682s] [ GenerateReports        ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    0.9
[11/28 14:24:23    682s] [ SlackTraversorInit     ]     10   0:00:01.2  (   0.2 % )     0:00:01.2 /  0:00:01.3    1.0
[11/28 14:24:23    682s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:24:23    682s] [ PlacerInterfaceInit    ]      3   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:24:23    682s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/28 14:24:23    682s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:24:23    682s] [ ReportFanoutViolation  ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/28 14:24:23    682s] [ MISC                   ]          0:00:02.2  (   0.4 % )     0:00:02.2 /  0:00:02.2    1.0
[11/28 14:24:23    682s] ---------------------------------------------------------------------------------------------
[11/28 14:24:23    682s]  place_opt_design #1 TOTAL          0:08:26.7  ( 100.0 % )     0:08:26.7 /  0:08:26.1    1.0
[11/28 14:24:23    682s] ---------------------------------------------------------------------------------------------
[11/28 14:24:23    682s] 
[11/28 14:24:24    682s] <CMD> zoomBox -107.03300 187.37700 1502.43400 1327.59300
[11/28 14:24:31    683s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/28 14:24:31    683s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[11/28 14:24:31    683s] #optDebug: fT-S <1 1 0 0 0>
[11/28 14:24:31    683s] *** timeDesign #2 [begin] : totSession cpu/real = 0:11:23.4/0:23:26.3 (0.5), mem = 2505.2M
[11/28 14:24:31    683s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2505.2M
[11/28 14:24:31    683s] All LLGs are deleted
[11/28 14:24:31    683s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2505.2M
[11/28 14:24:31    683s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2505.2M
[11/28 14:24:31    683s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2505.2M
[11/28 14:24:31    683s] Start to check current routing status for nets...
[11/28 14:24:31    683s] All nets are already routed correctly.
[11/28 14:24:31    683s] End to check current routing status for nets (mem=2505.2M)
[11/28 14:24:31    683s] Effort level <high> specified for reg2reg path_group
[11/28 14:24:32    683s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2507.2M
[11/28 14:24:32    683s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2507.2M
[11/28 14:24:32    683s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2507.2M
[11/28 14:24:32    683s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:2507.2M
[11/28 14:24:32    683s] Fast DP-INIT is on for default
[11/28 14:24:32    683s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:2507.2M
[11/28 14:24:32    683s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:2507.2M
[11/28 14:24:32    683s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2507.2M
[11/28 14:24:32    683s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2507.2M
[11/28 14:24:34    685s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:24:34    685s] Density: 88.185%
Routing Overflow: 0.18% H and 0.77% V
------------------------------------------------------------------
Reported timing to dir timingReports
[11/28 14:24:34    685s] Total CPU time: 1.74 sec
[11/28 14:24:34    685s] Total Real time: 3.0 sec
[11/28 14:24:34    685s] Total Memory Usage: 2505.199219 Mbytes
[11/28 14:24:34    685s] *** timeDesign #2 [finish] : cpu/real = 0:00:01.8/0:00:02.9 (0.6), totSession cpu/real = 0:11:25.1/0:23:29.2 (0.5), mem = 2505.2M
[11/28 14:24:34    685s] 
[11/28 14:24:34    685s] =============================================================================================
[11/28 14:24:34    685s]  Final TAT Report for timeDesign #2                                             20.15-s105_1
[11/28 14:24:34    685s] =============================================================================================
[11/28 14:24:34    685s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:24:34    685s] ---------------------------------------------------------------------------------------------
[11/28 14:24:34    685s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:24:34    685s] [ TimingUpdate           ]      1   0:00:00.3  (  11.3 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 14:24:34    685s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.6 % )     0:00:02.4 /  0:00:01.3    0.5
[11/28 14:24:34    685s] [ TimingReport           ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:24:34    685s] [ DrvReport              ]      1   0:00:01.7  (  59.1 % )     0:00:01.7 /  0:00:00.6    0.3
[11/28 14:24:34    685s] [ GenerateReports        ]      1   0:00:00.2  (   8.0 % )     0:00:00.2 /  0:00:00.2    0.9
[11/28 14:24:34    685s] [ MISC                   ]          0:00:00.5  (  17.3 % )     0:00:00.5 /  0:00:00.5    1.0
[11/28 14:24:34    685s] ---------------------------------------------------------------------------------------------
[11/28 14:24:34    685s]  timeDesign #2 TOTAL                0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:01.8    0.6
[11/28 14:24:34    685s] ---------------------------------------------------------------------------------------------
[11/28 14:24:34    685s] 
[11/28 14:24:34    685s] Info: pop threads available for lower-level modules during optimization.
[11/28 14:24:54    686s] <CMD> update_constraint_mode -name func_mode -sdc_files CHIP_cts.sdc
[11/28 14:24:55    686s] Reading timing constraints file 'CHIP_cts.sdc' ...
[11/28 14:24:55    686s] Current (total cpu=0:11:27, real=0:23:52, peak res=1986.3M, current mem=1663.2M)
[11/28 14:24:55    686s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File CHIP_cts.sdc, Line 8).
[11/28 14:24:55    686s] 
[11/28 14:24:55    686s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File CHIP_cts.sdc, Line 12).
[11/28 14:24:55    686s] 
[11/28 14:24:55    686s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CHIP_cts.sdc, Line 98).
[11/28 14:24:55    686s] 
[11/28 14:24:55    686s] INFO (CTE): Reading of timing constraints file CHIP_cts.sdc completed, with 3 WARNING
[11/28 14:24:55    686s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1675.4M, current mem=1675.4M)
[11/28 14:24:55    686s] Current (total cpu=0:11:27, real=0:23:52, peak res=1986.3M, current mem=1675.4M)
[11/28 14:24:55    686s] <CMD> set_ccopt_property update_io_latency false
[11/28 14:24:55    686s] <CMD> create_ccopt_clock_tree_spec -file CHIP.CCOPT.spec -keep_all_sdc_clocks
[11/28 14:24:55    686s] Creating clock tree spec for modes (timing configs): func_mode
[11/28 14:24:55    686s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/28 14:24:55    686s] 
[11/28 14:24:55    686s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:24:55    686s] Summary for sequential cells identification: 
[11/28 14:24:55    686s]   Identified SBFF number: 42
[11/28 14:24:55    686s]   Identified MBFF number: 0
[11/28 14:24:55    686s]   Identified SB Latch number: 0
[11/28 14:24:55    686s]   Identified MB Latch number: 0
[11/28 14:24:55    686s]   Not identified SBFF number: 10
[11/28 14:24:55    686s]   Not identified MBFF number: 0
[11/28 14:24:55    686s]   Not identified SB Latch number: 0
[11/28 14:24:55    686s]   Not identified MB Latch number: 0
[11/28 14:24:55    686s]   Number of sequential cells which are not FFs: 27
[11/28 14:24:55    686s]  Visiting view : av_func_mode_max
[11/28 14:24:55    686s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:24:55    686s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:24:55    686s]  Visiting view : av_func_mode_min
[11/28 14:24:55    686s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:24:55    686s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:24:55    686s] TLC MultiMap info (StdDelay):
[11/28 14:24:55    686s]   : Delay_Corner_min + lib_min + 1 + no RcCorner := 20.6ps
[11/28 14:24:55    686s]   : Delay_Corner_min + lib_min + 1 + RC_Corner := 22.5ps
[11/28 14:24:55    686s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[11/28 14:24:55    686s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[11/28 14:24:55    686s]  Setting StdDelay to: 53.6ps
[11/28 14:24:55    686s] 
[11/28 14:24:55    686s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:24:55    686s] Reset timing graph...
[11/28 14:24:55    686s] Ignoring AAE DB Resetting ...
[11/28 14:24:55    686s] Reset timing graph done.
[11/28 14:24:55    687s] Ignoring AAE DB Resetting ...
[11/28 14:24:56    687s] Analyzing clock structure...
[11/28 14:24:56    687s] Analyzing clock structure done.
[11/28 14:24:56    687s] Reset timing graph...
[11/28 14:24:56    687s] Ignoring AAE DB Resetting ...
[11/28 14:24:56    687s] Reset timing graph done.
[11/28 14:24:56    687s] Wrote: CHIP.CCOPT.spec
[11/28 14:24:56    687s] <CMD> get_ccopt_clock_trees
[11/28 14:24:56    687s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[11/28 14:24:56    687s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[11/28 14:24:56    687s] <CMD> set_ccopt_property case_analysis -pin I_CLK/PD 0
[11/28 14:24:56    687s] <CMD> set_ccopt_property case_analysis -pin I_CLK/PU 0
[11/28 14:24:56    687s] <CMD> set_ccopt_property case_analysis -pin I_CLK/SMT 0
[11/28 14:24:56    687s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[11/28 14:24:56    687s] Extracting original clock gating for clk...
[11/28 14:24:56    687s]   clock_tree clk contains 2666 sinks and 0 clock gates.
[11/28 14:24:56    687s]   Extraction for clk complete.
[11/28 14:24:56    687s] Extracting original clock gating for clk done.
[11/28 14:24:56    687s] <CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_max -early -clock_tree clk 0.500
[11/28 14:24:56    687s] <CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_min -early -clock_tree clk 0.500
[11/28 14:24:56    687s] <CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_max -late -clock_tree clk 0.500
[11/28 14:24:56    687s] <CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_min -late -clock_tree clk 0.500
[11/28 14:24:56    687s] <CMD> set_ccopt_property source_max_capacitance -clock_tree clk 0.150
[11/28 14:24:56    687s] <CMD> set_ccopt_property clock_period -pin clk 8.9
[11/28 14:24:56    687s] <CMD> create_ccopt_skew_group -name clk/func_mode -sources clk -auto_sinks
[11/28 14:24:56    687s] The skew group clk/func_mode was created. It contains 2666 sinks and 1 sources.
[11/28 14:24:56    687s] <CMD> set_ccopt_property include_source_latency -skew_group clk/func_mode true
[11/28 14:24:56    687s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/func_mode clk
[11/28 14:24:56    687s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/func_mode func_mode
[11/28 14:24:56    687s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/func_mode {Delay_Corner_max Delay_Corner_min}
[11/28 14:24:56    687s] <CMD> check_ccopt_clock_tree_convergence
[11/28 14:24:56    687s] Checking clock tree convergence...
[11/28 14:24:56    687s] Checking clock tree convergence done.
[11/28 14:24:56    687s] <CMD> get_ccopt_property auto_design_state_for_ilms
[11/28 14:24:56    687s] <CMD> ccopt_design
[11/28 14:24:56    687s] #% Begin ccopt_design (date=11/28 14:24:56, mem=1630.8M)
[11/28 14:24:56    687s] Turning off fast DC mode.
[11/28 14:24:56    687s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:11:27.9/0:23:51.0 (0.5), mem = 2460.8M
[11/28 14:24:56    687s] Runtime...
[11/28 14:24:56    687s] **INFO: User's settings:
[11/28 14:24:56    687s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[11/28 14:24:56    687s] setNanoRouteMode -extractThirdPartyCompatible       false
[11/28 14:24:56    687s] setNanoRouteMode -grouteExpTdStdDelay               53.6
[11/28 14:24:56    687s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[11/28 14:24:56    687s] setDesignMode -process                              180
[11/28 14:24:56    687s] setExtractRCMode -coupling_c_th                     3
[11/28 14:24:56    687s] setExtractRCMode -engine                            preRoute
[11/28 14:24:56    687s] setExtractRCMode -relative_c_th                     0.03
[11/28 14:24:56    687s] setExtractRCMode -total_c_th                        5
[11/28 14:24:56    687s] setDelayCalMode -enable_high_fanout                 true
[11/28 14:24:56    687s] setDelayCalMode -eng_copyNetPropToNewNet            true
[11/28 14:24:56    687s] setDelayCalMode -engine                             aae
[11/28 14:24:56    687s] setDelayCalMode -ignoreNetLoad                      false
[11/28 14:24:56    687s] setDelayCalMode -socv_accuracy_mode                 low
[11/28 14:24:56    687s] setOptMode -activeHoldViews                         { av_func_mode_min }
[11/28 14:24:56    687s] setOptMode -activeSetupViews                        { av_func_mode_max }
[11/28 14:24:56    687s] setOptMode -autoSetupViews                          { av_func_mode_max}
[11/28 14:24:56    687s] setOptMode -autoTDGRSetupViews                      { av_func_mode_max}
[11/28 14:24:56    687s] setOptMode -drcMargin                               0
[11/28 14:24:56    687s] setOptMode -fixCap                                  true
[11/28 14:24:56    687s] setOptMode -fixDrc                                  true
[11/28 14:24:56    687s] setOptMode -fixFanoutLoad                           true
[11/28 14:24:56    687s] setOptMode -fixTran                                 true
[11/28 14:24:56    687s] setOptMode -optimizeFF                              true
[11/28 14:24:56    687s] setOptMode -preserveAllSequential                   true
[11/28 14:24:56    687s] setOptMode -setupTargetSlack                        0
[11/28 14:24:56    687s] setPlaceMode -place_design_floorplan_mode           false
[11/28 14:24:56    687s] setPlaceMode -place_detail_preroute_as_obs          {2 3}
[11/28 14:24:56    687s] 
[11/28 14:24:56    687s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/28 14:24:56    687s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/28 14:24:56    687s] Set place::cacheFPlanSiteMark to 1
[11/28 14:24:56    687s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[11/28 14:24:56    687s] Using CCOpt effort standard.
[11/28 14:24:56    687s] CCOpt::Phase::Initialization...
[11/28 14:24:56    687s] Check Prerequisites...
[11/28 14:24:56    687s] Leaving CCOpt scope - CheckPlace...
[11/28 14:24:56    687s] OPERPROF: Starting checkPlace at level 1, MEM:2460.8M
[11/28 14:24:56    687s] z: 2, totalTracks: 1
[11/28 14:24:56    687s] z: 4, totalTracks: 1
[11/28 14:24:56    687s] z: 6, totalTracks: 1
[11/28 14:24:56    687s] #spOpts: N=180 hrOri=1 hrSnap=1 
[11/28 14:24:56    687s] All LLGs are deleted
[11/28 14:24:56    687s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2460.8M
[11/28 14:24:56    687s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2460.8M
[11/28 14:24:56    687s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2460.8M
[11/28 14:24:56    687s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2460.8M
[11/28 14:24:56    687s] Core basic site is core_5040
[11/28 14:24:56    687s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2460.8M
[11/28 14:24:56    687s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.004, MEM:2460.8M
[11/28 14:24:56    687s] SiteArray: non-trimmed site array dimensions = 189 x 1538
[11/28 14:24:56    687s] SiteArray: use 1,355,776 bytes
[11/28 14:24:56    687s] SiteArray: current memory after site array memory allocation 2460.8M
[11/28 14:24:56    687s] SiteArray: FP blocked sites are writable
[11/28 14:24:56    687s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:2460.8M
[11/28 14:24:56    687s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2460.8M
[11/28 14:24:56    687s] Begin checking placement ... (start mem=2460.8M, init mem=2460.8M)
[11/28 14:24:56    687s] Begin checking exclusive groups violation ...
[11/28 14:24:56    687s] There are 0 groups to check, max #box is 0, total #box is 0
[11/28 14:24:56    687s] Finished checking exclusive groups violations. Found 0 Vio.
[11/28 14:24:56    687s] 
[11/28 14:24:56    687s] Running CheckPlace using 1 thread in normal mode...
[11/28 14:24:56    688s] 
[11/28 14:24:56    688s] ...checkPlace normal is done!
[11/28 14:24:56    688s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2460.8M
[11/28 14:24:56    688s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.005, MEM:2460.8M
[11/28 14:24:56    688s] *info: Placed = 21874          (Fixed = 3)
[11/28 14:24:56    688s] *info: Unplaced = 0           
[11/28 14:24:56    688s] Placement Density:68.78%(503196/731616)
[11/28 14:24:56    688s] Placement Density (including fixed std cells):68.78%(503196/731616)
[11/28 14:24:56    688s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2460.8M
[11/28 14:24:56    688s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2460.8M
[11/28 14:24:56    688s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2460.8M)
[11/28 14:24:56    688s] OPERPROF: Finished checkPlace at level 1, CPU:0.150, REAL:0.150, MEM:2460.8M
[11/28 14:24:56    688s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/28 14:24:56    688s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[11/28 14:24:56    688s]  * CCOpt property update_io_latency is false
[11/28 14:24:56    688s] 
[11/28 14:24:56    688s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[11/28 14:24:56    688s] 
[11/28 14:24:56    688s] 
[11/28 14:24:56    688s] 
[11/28 14:24:56    688s] Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/28 14:24:56    688s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/28 14:24:56    688s] Executing ccopt post-processing.
[11/28 14:24:56    688s] Synthesizing clock trees with CCOpt...
[11/28 14:24:56    688s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/28 14:24:56    688s] CCOpt::Phase::PreparingToBalance...
[11/28 14:24:56    688s] Leaving CCOpt scope - Initializing power interface...
[11/28 14:24:56    688s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:24:56    688s] 
[11/28 14:24:56    688s] Positive (advancing) pin insertion delays
[11/28 14:24:56    688s] =========================================
[11/28 14:24:56    688s] 
[11/28 14:24:56    688s] Found 0 advancing pin insertion delay (0.000% of 2666 clock tree sinks)
[11/28 14:24:56    688s] 
[11/28 14:24:56    688s] Negative (delaying) pin insertion delays
[11/28 14:24:56    688s] ========================================
[11/28 14:24:56    688s] 
[11/28 14:24:56    688s] Found 0 delaying pin insertion delay (0.000% of 2666 clock tree sinks)
[11/28 14:24:56    688s] Notify start of optimization...
[11/28 14:24:56    688s] Notify start of optimization done.
[11/28 14:24:56    688s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[11/28 14:24:56    688s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2460.8M
[11/28 14:24:56    688s] All LLGs are deleted
[11/28 14:24:56    688s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2460.8M
[11/28 14:24:56    688s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2460.8M
[11/28 14:24:56    688s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2460.8M
[11/28 14:24:56    688s] ### Creating LA Mngr. totSessionCpu=0:11:28 mem=2460.8M
[11/28 14:24:56    688s] ### Creating LA Mngr, finished. totSessionCpu=0:11:28 mem=2460.8M
[11/28 14:24:56    688s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2460.79 MB )
[11/28 14:24:56    688s] (I)       Started Import and model ( Curr Mem: 2460.79 MB )
[11/28 14:24:56    688s] (I)       Started Create place DB ( Curr Mem: 2460.79 MB )
[11/28 14:24:56    688s] (I)       Started Import place data ( Curr Mem: 2460.79 MB )
[11/28 14:24:56    688s] (I)       Started Read instances and placement ( Curr Mem: 2460.79 MB )
[11/28 14:24:56    688s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2467.16 MB )
[11/28 14:24:56    688s] (I)       Started Read nets ( Curr Mem: 2467.16 MB )
[11/28 14:24:56    688s] (I)       Finished Read nets ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] (I)       Finished Import place data ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] (I)       Finished Create place DB ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] (I)       Started Create route DB ( Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] (I)       == Non-default Options ==
[11/28 14:24:56    688s] (I)       Maximum routing layer                              : 6
[11/28 14:24:56    688s] (I)       Number of threads                                  : 1
[11/28 14:24:56    688s] (I)       Method to set GCell size                           : row
[11/28 14:24:56    688s] (I)       Counted 6678 PG shapes. We will not process PG shapes layer by layer.
[11/28 14:24:56    688s] (I)       Started Import route data (1T) ( Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] (I)       ============== Pin Summary ==============
[11/28 14:24:56    688s] (I)       +-------+--------+---------+------------+
[11/28 14:24:56    688s] (I)       | Layer | # pins | % total |      Group |
[11/28 14:24:56    688s] (I)       +-------+--------+---------+------------+
[11/28 14:24:56    688s] (I)       |     1 |  85129 |  100.00 |        Pin |
[11/28 14:24:56    688s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/28 14:24:56    688s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/28 14:24:56    688s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/28 14:24:56    688s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/28 14:24:56    688s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/28 14:24:56    688s] (I)       +-------+--------+---------+------------+
[11/28 14:24:56    688s] (I)       Use row-based GCell size
[11/28 14:24:56    688s] (I)       Use row-based GCell align
[11/28 14:24:56    688s] (I)       GCell unit size   : 5040
[11/28 14:24:56    688s] (I)       GCell multiplier  : 1
[11/28 14:24:56    688s] (I)       GCell row height  : 5040
[11/28 14:24:56    688s] (I)       Actual row height : 5040
[11/28 14:24:56    688s] (I)       GCell align ref   : 240560 240800
[11/28 14:24:56    688s] [NR-eGR] Track table information for default rule: 
[11/28 14:24:56    688s] [NR-eGR] metal1 has no routable track
[11/28 14:24:56    688s] [NR-eGR] metal2 has single uniform track structure
[11/28 14:24:56    688s] [NR-eGR] metal3 has single uniform track structure
[11/28 14:24:56    688s] [NR-eGR] metal4 has single uniform track structure
[11/28 14:24:56    688s] [NR-eGR] metal5 has single uniform track structure
[11/28 14:24:56    688s] [NR-eGR] metal6 has single uniform track structure
[11/28 14:24:56    688s] (I)       =================== Default via ====================
[11/28 14:24:56    688s] (I)       +---+------------------+---------------------------+
[11/28 14:24:56    688s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/28 14:24:56    688s] (I)       +---+------------------+---------------------------+
[11/28 14:24:56    688s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/28 14:24:56    688s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/28 14:24:56    688s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/28 14:24:56    688s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/28 14:24:56    688s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/28 14:24:56    688s] (I)       +---+------------------+---------------------------+
[11/28 14:24:56    688s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] (I)       Started Read routing blockages ( Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] (I)       Started Read instance blockages ( Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] (I)       Started Read PG blockages ( Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] [NR-eGR] Read 6714 PG shapes
[11/28 14:24:56    688s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] (I)       Started Read boundary cut boxes ( Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] [NR-eGR] #Routing Blockages  : 0
[11/28 14:24:56    688s] [NR-eGR] #Instance Blockages : 3274
[11/28 14:24:56    688s] [NR-eGR] #PG Blockages       : 6714
[11/28 14:24:56    688s] [NR-eGR] #Halo Blockages     : 0
[11/28 14:24:56    688s] [NR-eGR] #Boundary Blockages : 0
[11/28 14:24:56    688s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] (I)       Started Read blackboxes ( Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/28 14:24:56    688s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] (I)       Started Read prerouted ( Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/28 14:24:56    688s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] (I)       Started Read unlegalized nets ( Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] (I)       Started Read nets ( Curr Mem: 2473.66 MB )
[11/28 14:24:56    688s] [NR-eGR] Read numTotalNets=24445  numIgnoredNets=0
[11/28 14:24:56    688s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2479.45 MB )
[11/28 14:24:56    688s] (I)       Started Set up via pillars ( Curr Mem: 2479.45 MB )
[11/28 14:24:56    688s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.45 MB )
[11/28 14:24:56    688s] (I)       early_global_route_priority property id does not exist.
[11/28 14:24:56    688s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2479.45 MB )
[11/28 14:24:56    688s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.45 MB )
[11/28 14:24:56    688s] (I)       Model blockages into capacity
[11/28 14:24:56    688s] (I)       Read Num Blocks=9988  Num Prerouted Wires=0  Num CS=0
[11/28 14:24:56    688s] (I)       Started Initialize 3D capacity ( Curr Mem: 2479.45 MB )
[11/28 14:24:56    688s] (I)       Layer 1 (V) : #blockages 6254 : #preroutes 0
[11/28 14:24:56    688s] (I)       Layer 2 (H) : #blockages 2442 : #preroutes 0
[11/28 14:24:56    688s] (I)       Layer 3 (V) : #blockages 739 : #preroutes 0
[11/28 14:24:56    688s] (I)       Layer 4 (H) : #blockages 281 : #preroutes 0
[11/28 14:24:56    688s] (I)       Layer 5 (V) : #blockages 272 : #preroutes 0
[11/28 14:24:56    688s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2479.45 MB )
[11/28 14:24:56    688s] (I)       -- layer congestion ratio --
[11/28 14:24:56    688s] (I)       Layer 1 : 0.100000
[11/28 14:24:56    688s] (I)       Layer 2 : 0.700000
[11/28 14:24:56    688s] (I)       Layer 3 : 0.700000
[11/28 14:24:56    688s] (I)       Layer 4 : 0.700000
[11/28 14:24:56    688s] (I)       Layer 5 : 0.700000
[11/28 14:24:56    688s] (I)       Layer 6 : 0.700000
[11/28 14:24:56    688s] (I)       ----------------------------
[11/28 14:24:56    688s] (I)       Number of ignored nets                =      0
[11/28 14:24:56    688s] (I)       Number of connected nets              =      0
[11/28 14:24:56    688s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/28 14:24:56    688s] (I)       Number of clock nets                  =      2.  Ignored: No
[11/28 14:24:56    688s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/28 14:24:56    688s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/28 14:24:56    688s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 14:24:56    688s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/28 14:24:56    688s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/28 14:24:56    688s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 14:24:56    688s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 14:24:56    688s] (I)       Finished Import route data (1T) ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2479.45 MB )
[11/28 14:24:56    688s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2479.45 MB )
[11/28 14:24:56    688s] (I)       Started Read aux data ( Curr Mem: 2479.45 MB )
[11/28 14:24:56    688s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.45 MB )
[11/28 14:24:56    688s] (I)       Started Others data preparation ( Curr Mem: 2479.45 MB )
[11/28 14:24:56    688s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/28 14:24:56    688s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.45 MB )
[11/28 14:24:56    688s] (I)       Started Create route kernel ( Curr Mem: 2479.45 MB )
[11/28 14:24:56    688s] (I)       Ndr track 0 does not exist
[11/28 14:24:56    688s] (I)       ---------------------Grid Graph Info--------------------
[11/28 14:24:56    688s] (I)       Routing area        : (0, 0) - (1434680, 1434680)
[11/28 14:24:56    688s] (I)       Core area           : (240560, 240800) - (1194120, 1193360)
[11/28 14:24:56    688s] (I)       Site width          :   620  (dbu)
[11/28 14:24:56    688s] (I)       Row height          :  5040  (dbu)
[11/28 14:24:56    688s] (I)       GCell row height    :  5040  (dbu)
[11/28 14:24:56    688s] (I)       GCell width         :  5040  (dbu)
[11/28 14:24:56    688s] (I)       GCell height        :  5040  (dbu)
[11/28 14:24:56    688s] (I)       Grid                :   284   284     6
[11/28 14:24:56    688s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/28 14:24:56    688s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/28 14:24:56    688s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/28 14:24:56    688s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/28 14:24:56    688s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/28 14:24:56    688s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/28 14:24:56    688s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/28 14:24:56    688s] (I)       First track coord   :     0   310   280   310   280  2790
[11/28 14:24:56    688s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/28 14:24:56    688s] (I)       Total num of tracks :     0  2314  2562  2314  2562   578
[11/28 14:24:56    688s] (I)       Num of masks        :     1     1     1     1     1     1
[11/28 14:24:56    688s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/28 14:24:56    688s] (I)       --------------------------------------------------------
[11/28 14:24:56    688s] 
[11/28 14:24:56    688s] [NR-eGR] ============ Routing rule table ============
[11/28 14:24:56    688s] [NR-eGR] Rule id: 0  Nets: 24418 
[11/28 14:24:56    688s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/28 14:24:56    688s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/28 14:24:56    688s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:24:56    688s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:24:56    688s] [NR-eGR] ========================================
[11/28 14:24:56    688s] [NR-eGR] 
[11/28 14:24:56    688s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/28 14:24:56    688s] (I)       blocked tracks on layer2 : = 324659 / 657176 (49.40%)
[11/28 14:24:56    688s] (I)       blocked tracks on layer3 : = 351357 / 727608 (48.29%)
[11/28 14:24:56    688s] (I)       blocked tracks on layer4 : = 218535 / 657176 (33.25%)
[11/28 14:24:56    688s] (I)       blocked tracks on layer5 : = 190552 / 727608 (26.19%)
[11/28 14:24:56    688s] (I)       blocked tracks on layer6 : = 44069 / 164152 (26.85%)
[11/28 14:24:56    688s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2482.68 MB )
[11/28 14:24:56    688s] (I)       Finished Import and model ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 2482.68 MB )
[11/28 14:24:56    688s] (I)       Reset routing kernel
[11/28 14:24:56    688s] (I)       Started Global Routing ( Curr Mem: 2482.68 MB )
[11/28 14:24:56    688s] (I)       Started Initialization ( Curr Mem: 2482.68 MB )
[11/28 14:24:56    688s] (I)       totalPins=85075  totalGlobalPin=78630 (92.42%)
[11/28 14:24:56    688s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2482.68 MB )
[11/28 14:24:56    688s] (I)       Started Net group 1 ( Curr Mem: 2482.68 MB )
[11/28 14:24:56    688s] (I)       Started Generate topology ( Curr Mem: 2482.68 MB )
[11/28 14:24:56    688s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2482.68 MB )
[11/28 14:24:56    688s] (I)       total 2D Cap : 1830502 = (925877 H, 904625 V)
[11/28 14:24:56    688s] [NR-eGR] Layer group 1: route 24418 net(s) in layer range [2, 6]
[11/28 14:24:56    688s] (I)       
[11/28 14:24:56    688s] (I)       ============  Phase 1a Route ============
[11/28 14:24:56    688s] (I)       Started Phase 1a ( Curr Mem: 2482.68 MB )
[11/28 14:24:56    688s] (I)       Started Pattern routing (1T) ( Curr Mem: 2482.68 MB )
[11/28 14:24:56    688s] (I)       Finished Pattern routing (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/28 14:24:56    688s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Usage: 384019 = (188992 H, 195027 V) = (20.41% H, 21.56% V) = (9.525e+05um H, 9.829e+05um V)
[11/28 14:24:56    688s] (I)       Started Add via demand to 2D ( Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       
[11/28 14:24:56    688s] (I)       ============  Phase 1b Route ============
[11/28 14:24:56    688s] (I)       Started Phase 1b ( Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Finished Monotonic routing (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Usage: 384839 = (189386 H, 195453 V) = (20.45% H, 21.61% V) = (9.545e+05um H, 9.851e+05um V)
[11/28 14:24:56    688s] (I)       Overflow of layer group 1: 0.24% H + 1.11% V. EstWL: 1.939589e+06um
[11/28 14:24:56    688s] (I)       Congestion metric : 0.24%H 1.11%V, 1.36%HV
[11/28 14:24:56    688s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/28 14:24:56    688s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       
[11/28 14:24:56    688s] (I)       ============  Phase 1c Route ============
[11/28 14:24:56    688s] (I)       Started Phase 1c ( Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Started Two level routing ( Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Level2 Grid: 57 x 57
[11/28 14:24:56    688s] (I)       Started Two Level Routing ( Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Usage: 384842 = (189388 H, 195454 V) = (20.45% H, 21.61% V) = (9.545e+05um H, 9.851e+05um V)
[11/28 14:24:56    688s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       
[11/28 14:24:56    688s] (I)       ============  Phase 1d Route ============
[11/28 14:24:56    688s] (I)       Started Phase 1d ( Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Started Detoured routing ( Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Usage: 384860 = (189393 H, 195467 V) = (20.46% H, 21.61% V) = (9.545e+05um H, 9.852e+05um V)
[11/28 14:24:56    688s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       
[11/28 14:24:56    688s] (I)       ============  Phase 1e Route ============
[11/28 14:24:56    688s] (I)       Started Phase 1e ( Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Started Route legalization ( Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Usage: 384860 = (189393 H, 195467 V) = (20.46% H, 21.61% V) = (9.545e+05um H, 9.852e+05um V)
[11/28 14:24:56    688s] [NR-eGR] Early Global Route overflow of layer group 1: 0.16% H + 1.02% V. EstWL: 1.939694e+06um
[11/28 14:24:56    688s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       
[11/28 14:24:56    688s] (I)       ============  Phase 1l Route ============
[11/28 14:24:56    688s] (I)       Started Phase 1l ( Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Started Layer assignment (1T) ( Curr Mem: 2493.68 MB )
[11/28 14:24:56    688s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:57    688s] (I)       Finished Layer assignment (1T) ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:57    688s] (I)       Finished Phase 1l ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:57    688s] (I)       Finished Net group 1 ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:57    688s] (I)       Started Clean cong LA ( Curr Mem: 2493.68 MB )
[11/28 14:24:57    688s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:57    688s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/28 14:24:57    688s] (I)       Layer  2:     338514    112337      1513      282492      370854    (43.24%) 
[11/28 14:24:57    688s] (I)       Layer  3:     382529    102581       324      305253      418095    (42.20%) 
[11/28 14:24:57    688s] (I)       Layer  4:     444521    106442       438      195860      457485    (29.98%) 
[11/28 14:24:57    688s] (I)       Layer  5:     543010     98645        85      168462      554886    (23.29%) 
[11/28 14:24:57    688s] (I)       Layer  6:     121218     22289       382       40226      123110    (24.63%) 
[11/28 14:24:57    688s] (I)       Total:       1829792    442294      2742      992293     1924430    (34.02%) 
[11/28 14:24:57    688s] (I)       
[11/28 14:24:57    688s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 14:24:57    688s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/28 14:24:57    688s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/28 14:24:57    688s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[11/28 14:24:57    688s] [NR-eGR] --------------------------------------------------------------------------------
[11/28 14:24:57    688s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/28 14:24:57    688s] [NR-eGR]  metal2  (2)      1054( 2.31%)        66( 0.14%)         1( 0.00%)   ( 2.46%) 
[11/28 14:24:57    688s] [NR-eGR]  metal3  (3)       224( 0.48%)        15( 0.03%)         0( 0.00%)   ( 0.51%) 
[11/28 14:24:57    688s] [NR-eGR]  metal4  (4)       356( 0.63%)        10( 0.02%)         0( 0.00%)   ( 0.65%) 
[11/28 14:24:57    688s] [NR-eGR]  metal5  (5)        74( 0.12%)         1( 0.00%)         0( 0.00%)   ( 0.12%) 
[11/28 14:24:57    688s] [NR-eGR]  metal6  (6)       317( 0.52%)         5( 0.01%)         0( 0.00%)   ( 0.53%) 
[11/28 14:24:57    688s] [NR-eGR] --------------------------------------------------------------------------------
[11/28 14:24:57    688s] [NR-eGR] Total             2025( 0.75%)        97( 0.04%)         1( 0.00%)   ( 0.78%) 
[11/28 14:24:57    688s] [NR-eGR] 
[11/28 14:24:57    688s] (I)       Finished Global Routing ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:57    688s] (I)       Started Export 3D cong map ( Curr Mem: 2493.68 MB )
[11/28 14:24:57    688s] (I)       total 2D Cap : 1832868 = (927127 H, 905741 V)
[11/28 14:24:57    688s] (I)       Started Export 2D cong map ( Curr Mem: 2493.68 MB )
[11/28 14:24:57    688s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.15% H + 0.69% V
[11/28 14:24:57    688s] [NR-eGR] Overflow after Early Global Route 0.18% H + 0.77% V
[11/28 14:24:57    688s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:57    688s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:57    688s] (I)       ============= Track Assignment ============
[11/28 14:24:57    688s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2493.68 MB )
[11/28 14:24:57    688s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:57    688s] (I)       Started Track Assignment (1T) ( Curr Mem: 2493.68 MB )
[11/28 14:24:57    688s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[11/28 14:24:57    688s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:57    688s] (I)       Run Multi-thread track assignment
[11/28 14:24:57    688s] (I)       Finished Track Assignment (1T) ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:57    688s] (I)       Started Export ( Curr Mem: 2493.68 MB )
[11/28 14:24:57    688s] [NR-eGR] Started Export DB wires ( Curr Mem: 2493.68 MB )
[11/28 14:24:57    688s] [NR-eGR] Started Export all nets ( Curr Mem: 2493.68 MB )
[11/28 14:24:57    689s] [NR-eGR] Finished Export all nets ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:57    689s] [NR-eGR] Started Set wire vias ( Curr Mem: 2493.68 MB )
[11/28 14:24:57    689s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:57    689s] [NR-eGR] Finished Export DB wires ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:57    689s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:24:57    689s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 85075
[11/28 14:24:57    689s] [NR-eGR] metal2  (2V) length: 3.900225e+05um, number of vias: 116743
[11/28 14:24:57    689s] [NR-eGR] metal3  (3H) length: 4.822122e+05um, number of vias: 24181
[11/28 14:24:57    689s] [NR-eGR] metal4  (4V) length: 5.210519e+05um, number of vias: 11550
[11/28 14:24:57    689s] [NR-eGR] metal5  (5H) length: 4.934248e+05um, number of vias: 2595
[11/28 14:24:57    689s] [NR-eGR] metal6  (6V) length: 1.127987e+05um, number of vias: 0
[11/28 14:24:57    689s] [NR-eGR] Total length: 1.999510e+06um, number of vias: 240144
[11/28 14:24:57    689s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:24:57    689s] [NR-eGR] Total eGR-routed clock nets wire length: 3.198327e+04um 
[11/28 14:24:57    689s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:24:57    689s] (I)       Started Update net boxes ( Curr Mem: 2493.68 MB )
[11/28 14:24:57    689s] (I)       Finished Update net boxes ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:57    689s] (I)       Started Update timing ( Curr Mem: 2493.68 MB )
[11/28 14:24:57    689s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:57    689s] (I)       Finished Export ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2493.68 MB )
[11/28 14:24:57    689s] (I)       Started Postprocess design ( Curr Mem: 2493.68 MB )
[11/28 14:24:57    689s] Saved RC grid cleaned up.
[11/28 14:24:57    689s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2478.68 MB )
[11/28 14:24:57    689s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.95 sec, Real: 0.96 sec, Curr Mem: 2478.68 MB )
[11/28 14:24:57    689s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.0 real=0:00:01.0)
[11/28 14:24:57    689s] Rebuilding timing graph...
[11/28 14:24:58    689s] Rebuilding timing graph done.
[11/28 14:24:58    689s] Legalization setup...
[11/28 14:24:58    689s] Using cell based legalization.
[11/28 14:24:58    689s] Initializing placement interface...
[11/28 14:24:58    689s]   Use check_library -place or consult logv if problems occur.
[11/28 14:24:58    689s]   Leaving CCOpt scope - Initializing placement interface...
[11/28 14:24:58    689s] OPERPROF: Starting DPlace-Init at level 1, MEM:2483.0M
[11/28 14:24:58    689s] z: 2, totalTracks: 1
[11/28 14:24:58    689s] z: 4, totalTracks: 1
[11/28 14:24:58    689s] z: 6, totalTracks: 1
[11/28 14:24:58    689s] #spOpts: N=180 hrOri=1 hrSnap=1 
[11/28 14:24:58    689s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2483.0M
[11/28 14:24:58    689s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2483.0M
[11/28 14:24:58    689s] Core basic site is core_5040
[11/28 14:24:58    689s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2483.0M
[11/28 14:24:58    689s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.004, MEM:2483.0M
[11/28 14:24:58    689s] SiteArray: non-trimmed site array dimensions = 189 x 1538
[11/28 14:24:58    689s] SiteArray: use 1,355,776 bytes
[11/28 14:24:58    689s] SiteArray: current memory after site array memory allocation 2483.0M
[11/28 14:24:58    689s] SiteArray: FP blocked sites are writable
[11/28 14:24:58    689s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 14:24:58    689s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2483.0M
[11/28 14:24:58    689s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:2483.0M
[11/28 14:24:58    689s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:2483.0M
[11/28 14:24:58    689s] OPERPROF:     Starting CMU at level 3, MEM:2483.0M
[11/28 14:24:58    689s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2483.0M
[11/28 14:24:58    689s] 
[11/28 14:24:58    689s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:24:58    689s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.023, MEM:2483.0M
[11/28 14:24:58    689s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2483.0M
[11/28 14:24:58    689s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2483.0M
[11/28 14:24:58    689s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2483.0MB).
[11/28 14:24:58    689s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:2483.0M
[11/28 14:24:58    689s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:24:58    689s] Initializing placement interface done.
[11/28 14:24:58    689s] Leaving CCOpt scope - Cleaning up placement interface...
[11/28 14:24:58    689s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2483.0M
[11/28 14:24:58    689s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.044, MEM:2483.0M
[11/28 14:24:58    689s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:24:58    689s] Leaving CCOpt scope - Initializing placement interface...
[11/28 14:24:58    689s] OPERPROF: Starting DPlace-Init at level 1, MEM:2483.0M
[11/28 14:24:58    689s] z: 2, totalTracks: 1
[11/28 14:24:58    689s] z: 4, totalTracks: 1
[11/28 14:24:58    689s] z: 6, totalTracks: 1
[11/28 14:24:58    689s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:24:58    689s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2483.0M
[11/28 14:24:58    689s] OPERPROF:     Starting CMU at level 3, MEM:2483.0M
[11/28 14:24:58    689s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2483.0M
[11/28 14:24:58    689s] 
[11/28 14:24:58    689s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:24:58    689s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:2483.0M
[11/28 14:24:58    689s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2483.0M
[11/28 14:24:58    689s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2483.0M
[11/28 14:24:58    689s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2483.0MB).
[11/28 14:24:58    689s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.024, MEM:2483.0M
[11/28 14:24:58    689s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:24:58    689s] (I)       Load db... (mem=2483.0M)
[11/28 14:24:58    689s] (I)       Read data from FE... (mem=2483.0M)
[11/28 14:24:58    689s] (I)       Started Read instances and placement ( Curr Mem: 2482.99 MB )
[11/28 14:24:58    689s] (I)       Number of ignored instance 0
[11/28 14:24:58    689s] (I)       Number of inbound cells 0
[11/28 14:24:58    689s] (I)       Number of opened ILM blockages 0
[11/28 14:24:58    689s] (I)       Number of instances temporarily fixed by detailed placement 7
[11/28 14:24:58    689s] (I)       numMoveCells=21871, numMacros=54  numPads=27  numMultiRowHeightInsts=0
[11/28 14:24:58    689s] (I)       cell height: 5040, count: 21871
[11/28 14:24:58    689s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2489.36 MB )
[11/28 14:24:58    689s] (I)       Read rows... (mem=2489.4M)
[11/28 14:24:58    689s] (I)       Done Read rows (cpu=0.000s, mem=2489.4M)
[11/28 14:24:58    689s] (I)       Done Read data from FE (cpu=0.010s, mem=2489.4M)
[11/28 14:24:58    689s] (I)       Done Load db (cpu=0.010s, mem=2489.4M)
[11/28 14:24:58    689s] (I)       Constructing placeable region... (mem=2489.4M)
[11/28 14:24:58    689s] (I)       Constructing bin map
[11/28 14:24:58    689s] (I)       Initialize bin information with width=50400 height=50400
[11/28 14:24:58    689s] (I)       Done constructing bin map
[11/28 14:24:58    689s] (I)       Compute region effective width... (mem=2489.4M)
[11/28 14:24:58    689s] (I)       Done Compute region effective width (cpu=0.000s, mem=2489.4M)
[11/28 14:24:58    689s] (I)       Done Constructing placeable region (cpu=0.000s, mem=2489.4M)
[11/28 14:24:58    689s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:24:58    689s] Validating CTS configuration...
[11/28 14:24:58    689s] Checking module port directions...
[11/28 14:24:58    689s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:24:58    689s] Non-default CCOpt properties:
[11/28 14:24:58    689s] cts_merge_clock_gates is set for at least one object
[11/28 14:24:58    689s] cts_merge_clock_logic is set for at least one object
[11/28 14:24:58    689s] route_type is set for at least one object
[11/28 14:24:58    689s] source_max_capacitance is set for at least one object
[11/28 14:24:58    689s] source_output_max_trans is set for at least one object
[11/28 14:24:58    689s] update_io_latency: 0 (default: true)
[11/28 14:24:58    689s] Route type trimming info:
[11/28 14:24:58    689s]   No route type modifications were made.
[11/28 14:24:58    689s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[11/28 14:24:58    689s] Accumulated time to calculate placeable region: 0
[11/28 14:24:58    689s] (I)       Initializing Steiner engine. 
[11/28 14:24:58    689s] 
[11/28 14:24:58    689s] Trim Metal Layers:
[11/28 14:24:58    689s] LayerId::1 widthSet size::4
[11/28 14:24:58    689s] LayerId::2 widthSet size::4
[11/28 14:24:58    689s] LayerId::3 widthSet size::4
[11/28 14:24:58    689s] LayerId::4 widthSet size::4
[11/28 14:24:58    689s] LayerId::5 widthSet size::4
[11/28 14:24:58    689s] LayerId::6 widthSet size::2
[11/28 14:24:58    689s] Updating RC grid for preRoute extraction ...
[11/28 14:24:58    689s] eee: pegSigSF::1.070000
[11/28 14:24:58    689s] Initializing multi-corner capacitance tables ... 
[11/28 14:24:58    689s] Initializing multi-corner resistance tables ...
[11/28 14:24:58    689s] eee: l::1 avDens::0.097943 usedTrk::3715.465275 availTrk::37935.157124 sigTrk::3715.465275
[11/28 14:24:58    689s] eee: l::2 avDens::0.227753 usedTrk::8792.195652 availTrk::38603.999921 sigTrk::8792.195652
[11/28 14:24:58    689s] eee: l::3 avDens::0.247393 usedTrk::10594.015879 availTrk::42822.688331 sigTrk::10594.015879
[11/28 14:24:58    689s] eee: l::4 avDens::0.342536 usedTrk::10353.249236 availTrk::30225.327826 sigTrk::10353.249236
[11/28 14:24:58    689s] eee: l::5 avDens::0.287960 usedTrk::9793.663278 availTrk::34010.503392 sigTrk::9793.663278
[11/28 14:24:58    689s] eee: l::6 avDens::0.336452 usedTrk::2229.050705 availTrk::6625.161290 sigTrk::2238.069041
[11/28 14:24:58    689s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:24:58    689s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.478962 ; uaWl: 1.000000 ; uaWlH: 0.563776 ; aWlH: 0.000000 ; Pmax: 0.917300 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 78 ; 
[11/28 14:24:58    689s] End AAE Lib Interpolated Model. (MEM=2496.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:24:58    689s] Library trimming inverters in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 7 cells
[11/28 14:24:58    689s] Original list had 7 cells:
[11/28 14:24:58    689s] INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[11/28 14:24:58    689s] Library trimming was not able to trim any cells:
[11/28 14:24:58    689s] INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[11/28 14:24:58    689s] Accumulated time to calculate placeable region: 0
[11/28 14:24:58    689s] Accumulated time to calculate placeable region: 0
[11/28 14:24:58    690s] Clock tree balancer configuration for clock_tree clk:
[11/28 14:24:58    690s] Non-default CCOpt properties:
[11/28 14:24:58    690s]   cts_merge_clock_gates: true (default: false)
[11/28 14:24:58    690s]   cts_merge_clock_logic: true (default: false)
[11/28 14:24:58    690s]   route_type (leaf): default_route_type_leaf (default: default)
[11/28 14:24:58    690s]   route_type (trunk): default_route_type_nonleaf (default: default)
[11/28 14:24:58    690s]   route_type (top): default_route_type_nonleaf (default: default)
[11/28 14:24:58    690s]   source_max_capacitance: 150 (default: auto)
[11/28 14:24:58    690s] For power domain auto-default:
[11/28 14:24:58    690s]   Buffers:     
[11/28 14:24:58    690s]   Inverters:   INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[11/28 14:24:58    690s]   Clock gates: GCKETF GCKETT GCKETP GCKETN 
[11/28 14:24:58    690s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 731615.674um^2
[11/28 14:24:58    690s] Top Routing info:
[11/28 14:24:58    690s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[11/28 14:24:58    690s]   Unshielded; Mask Constraint: 0; Source: route_type.
[11/28 14:24:58    690s] Trunk Routing info:
[11/28 14:24:58    690s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[11/28 14:24:58    690s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/28 14:24:58    690s] Leaf Routing info:
[11/28 14:24:58    690s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[11/28 14:24:58    690s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/28 14:24:58    690s] For timing_corner Delay_Corner_max:setup, late and power domain auto-default:
[11/28 14:24:58    690s]   Slew time target (leaf):    0.222ns
[11/28 14:24:58    690s]   Slew time target (trunk):   0.222ns
[11/28 14:24:58    690s]   Slew time target (top):     0.222ns (Note: no nets are considered top nets in this clock tree)
[11/28 14:24:58    690s]   Buffer unit delay: 0.134ns
[11/28 14:24:58    690s]   Buffer max distance: 863.030um
[11/28 14:24:58    690s] Fastest wire driving cells and distances:
[11/28 14:24:58    690s]   Inverter  : {lib_cell:INV12CK, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=863.030um, saturatedSlew=0.200ns, speed=6378.640um per ns, cellArea=57.932um^2 per 1000um}
[11/28 14:24:58    690s]   Clock gate: {lib_cell:GCKETF, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=426.560um, saturatedSlew=0.203ns, speed=1646.314um per ns, cellArea=183.140um^2 per 1000um}
[11/28 14:24:58    690s] 
[11/28 14:24:58    690s] 
[11/28 14:24:58    690s] Logic Sizing Table:
[11/28 14:24:58    690s] 
[11/28 14:24:58    690s] ---------------------------------------------------------------
[11/28 14:24:58    690s] Cell    Instance count    Source         Eligible library cells
[11/28 14:24:58    690s] ---------------------------------------------------------------
[11/28 14:24:58    690s] XMD           1           library set    {XMD}
[11/28 14:24:58    690s] ---------------------------------------------------------------
[11/28 14:24:58    690s] 
[11/28 14:24:58    690s] 
[11/28 14:24:58    690s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[11/28 14:24:58    690s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 14:24:58    690s] Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[11/28 14:24:58    690s] Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:24:58    690s] Clock tree clk has 1 slew violation.
[11/28 14:24:59    690s] Clock tree balancer configuration for skew_group clk/func_mode:
[11/28 14:24:59    690s]   Sources:                     pin clk
[11/28 14:24:59    690s]   Total number of sinks:       2666
[11/28 14:24:59    690s]   Delay constrained sinks:     2666
[11/28 14:24:59    690s]   Non-leaf sinks:              0
[11/28 14:24:59    690s]   Ignore pins:                 0
[11/28 14:24:59    690s]  Timing corner Delay_Corner_max:setup.late:
[11/28 14:24:59    690s]   Skew target:                 0.134ns
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] Clock Tree Violations Report
[11/28 14:24:59    690s] ============================
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[11/28 14:24:59    690s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[11/28 14:24:59    690s] Consider reviewing your design and relaunching CCOpt.
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] Max Slew Violations
[11/28 14:24:59    690s] -------------------
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] Found 2 slew violations below the root driver for clock_tree clk at (202.430,1433.180), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net} with half corner Delay_Corner_max:setup.late. The worst violation was at the pin clk with a slew time target of 0.222ns. Achieved a slew time of 0.500ns.
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] Primary reporting skew groups are:
[11/28 14:24:59    690s] skew_group clk/func_mode with 2666 clock sinks
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] Clock DAG stats initial state:
[11/28 14:24:59    690s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[11/28 14:24:59    690s]   misc counts      : r=1, pp=0
[11/28 14:24:59    690s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8774.314um^2
[11/28 14:24:59    690s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2061.990um, total=2061.990um
[11/28 14:24:59    690s] Clock DAG library cell distribution initial state {count}:
[11/28 14:24:59    690s]  Logics: XMD: 1 
[11/28 14:24:59    690s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[11/28 14:24:59    690s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] Layer information for route type default_route_type_leaf:
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] ---------------------------------------------------------------------
[11/28 14:24:59    690s] Layer     Preferred    Route    Res.          Cap.          RC
[11/28 14:24:59    690s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/28 14:24:59    690s] ---------------------------------------------------------------------
[11/28 14:24:59    690s] metal1    N            H          0.327         0.166         0.054
[11/28 14:24:59    690s] metal2    N            V          0.236         0.183         0.043
[11/28 14:24:59    690s] metal3    Y            H          0.236         0.191         0.045
[11/28 14:24:59    690s] metal4    Y            V          0.236         0.184         0.043
[11/28 14:24:59    690s] metal5    N            H          0.236         0.309         0.073
[11/28 14:24:59    690s] metal6    N            V          0.016         0.568         0.009
[11/28 14:24:59    690s] ---------------------------------------------------------------------
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[11/28 14:24:59    690s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] Layer information for route type default_route_type_nonleaf:
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] ---------------------------------------------------------------------
[11/28 14:24:59    690s] Layer     Preferred    Route    Res.          Cap.          RC
[11/28 14:24:59    690s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/28 14:24:59    690s] ---------------------------------------------------------------------
[11/28 14:24:59    690s] metal1    N            H          0.327         0.237         0.078
[11/28 14:24:59    690s] metal2    N            V          0.236         0.260         0.061
[11/28 14:24:59    690s] metal3    Y            H          0.236         0.281         0.066
[11/28 14:24:59    690s] metal4    Y            V          0.236         0.261         0.062
[11/28 14:24:59    690s] metal5    N            H          0.236         0.377         0.089
[11/28 14:24:59    690s] metal6    N            V          0.016         0.581         0.009
[11/28 14:24:59    690s] ---------------------------------------------------------------------
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[11/28 14:24:59    690s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] Layer information for route type default_route_type_nonleaf:
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] ---------------------------------------------------------------------
[11/28 14:24:59    690s] Layer     Preferred    Route    Res.          Cap.          RC
[11/28 14:24:59    690s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/28 14:24:59    690s] ---------------------------------------------------------------------
[11/28 14:24:59    690s] metal1    N            H          0.327         0.166         0.054
[11/28 14:24:59    690s] metal2    N            V          0.236         0.183         0.043
[11/28 14:24:59    690s] metal3    Y            H          0.236         0.191         0.045
[11/28 14:24:59    690s] metal4    Y            V          0.236         0.184         0.043
[11/28 14:24:59    690s] metal5    N            H          0.236         0.309         0.073
[11/28 14:24:59    690s] metal6    N            V          0.016         0.568         0.009
[11/28 14:24:59    690s] ---------------------------------------------------------------------
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] Via selection for estimated routes (rule default):
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] -------------------------------------------------------------------------------
[11/28 14:24:59    690s] Layer            Via Cell               Res.     Cap.     RC       Top of Stack
[11/28 14:24:59    690s] Range                                   (Ohm)    (fF)     (fs)     Only
[11/28 14:24:59    690s] -------------------------------------------------------------------------------
[11/28 14:24:59    690s] metal1-metal2    VIA12_VV               6.500    0.038    0.245    false
[11/28 14:24:59    690s] metal2-metal3    VIA23_VH               6.500    0.031    0.201    false
[11/28 14:24:59    690s] metal2-metal3    VIA23_stack_HAMMER1    6.500    0.049    0.319    true
[11/28 14:24:59    690s] metal3-metal4    VIA34_VH               6.500    0.031    0.201    false
[11/28 14:24:59    690s] metal3-metal4    VIA34_stack_HAMMER1    6.500    0.049    0.319    true
[11/28 14:24:59    690s] metal4-metal5    VIA45_VH               6.500    0.031    0.201    false
[11/28 14:24:59    690s] metal4-metal5    VIA45_stack_HAMMER1    6.500    0.049    0.320    true
[11/28 14:24:59    690s] metal5-metal6    VIA56_HH               6.500    0.067    0.438    false
[11/28 14:24:59    690s] metal5-metal6    VIA56_stack_HAMMER1    6.500    0.083    0.539    true
[11/28 14:24:59    690s] -------------------------------------------------------------------------------
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] No ideal or dont_touch nets found in the clock tree
[11/28 14:24:59    690s] No dont_touch hnets found in the clock tree
[11/28 14:24:59    690s] No dont_touch hpins found in the clock network.
[11/28 14:24:59    690s] Checking for illegal sizes of clock logic instances...
[11/28 14:24:59    690s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] Filtering reasons for cell type: buffer
[11/28 14:24:59    690s] =======================================
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] -----------------------------------------------------------------------------------------------------------------------------------------
[11/28 14:24:59    690s] Clock trees    Power domain    Reason                         Library cells
[11/28 14:24:59    690s] -----------------------------------------------------------------------------------------------------------------------------------------
[11/28 14:24:59    690s] all            auto-default    Unbalanced rise/fall delays    { BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK
[11/28 14:24:59    690s]                                                                 BUF8 BUF8CK }
[11/28 14:24:59    690s] -----------------------------------------------------------------------------------------------------------------------------------------
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] Filtering reasons for cell type: inverter
[11/28 14:24:59    690s] =========================================
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] -----------------------------------------------------------------------------------------------------------
[11/28 14:24:59    690s] Clock trees    Power domain    Reason                         Library cells
[11/28 14:24:59    690s] -----------------------------------------------------------------------------------------------------------
[11/28 14:24:59    690s] all            auto-default    Unbalanced rise/fall delays    { INV1 INV12 INV1S INV2 INV3 INV4 INV6 INV8 }
[11/28 14:24:59    690s] -----------------------------------------------------------------------------------------------------------
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] Filtering reasons for cell type: logic cell
[11/28 14:24:59    690s] ===========================================
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] -------------------------------------------------------------------
[11/28 14:24:59    690s] Clock trees    Power domain    Reason                 Library cells
[11/28 14:24:59    690s] -------------------------------------------------------------------
[11/28 14:24:59    690s] all            auto-default    Cannot be legalized    { XMD }
[11/28 14:24:59    690s] -------------------------------------------------------------------
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.9)
[11/28 14:24:59    690s] CCOpt configuration status: all checks passed.
[11/28 14:24:59    690s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[11/28 14:24:59    690s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[11/28 14:24:59    690s]   No exclusion drivers are needed.
[11/28 14:24:59    690s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[11/28 14:24:59    690s] Antenna diode management...
[11/28 14:24:59    690s]   Found 0 antenna diodes in the clock trees.
[11/28 14:24:59    690s]   
[11/28 14:24:59    690s] Antenna diode management done.
[11/28 14:24:59    690s] Adding driver cells for primary IOs...
[11/28 14:24:59    690s]   
[11/28 14:24:59    690s]   ----------------------------------------------------------------------------------------------
[11/28 14:24:59    690s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[11/28 14:24:59    690s]   ----------------------------------------------------------------------------------------------
[11/28 14:24:59    690s]     (empty table)
[11/28 14:24:59    690s]   ----------------------------------------------------------------------------------------------
[11/28 14:24:59    690s]   
[11/28 14:24:59    690s]   
[11/28 14:24:59    690s] Adding driver cells for primary IOs done.
[11/28 14:24:59    690s] Adding driver cell for primary IO roots...
[11/28 14:24:59    690s] Adding driver cell for primary IO roots done.
[11/28 14:24:59    690s] Maximizing clock DAG abstraction...
[11/28 14:24:59    690s] Maximizing clock DAG abstraction done.
[11/28 14:24:59    690s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.5 real=0:00:02.5)
[11/28 14:24:59    690s] Synthesizing clock trees...
[11/28 14:24:59    690s]   Preparing To Balance...
[11/28 14:24:59    690s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/28 14:24:59    690s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2544.5M
[11/28 14:24:59    690s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.040, MEM:2542.5M
[11/28 14:24:59    690s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:24:59    690s]   Leaving CCOpt scope - Initializing placement interface...
[11/28 14:24:59    690s] OPERPROF: Starting DPlace-Init at level 1, MEM:2533.0M
[11/28 14:24:59    690s] z: 2, totalTracks: 1
[11/28 14:24:59    690s] z: 4, totalTracks: 1
[11/28 14:24:59    690s] z: 6, totalTracks: 1
[11/28 14:24:59    690s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:24:59    690s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2533.0M
[11/28 14:24:59    690s] OPERPROF:     Starting CMU at level 3, MEM:2533.0M
[11/28 14:24:59    690s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2533.0M
[11/28 14:24:59    690s] 
[11/28 14:24:59    690s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:24:59    690s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2533.0M
[11/28 14:24:59    690s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2533.0M
[11/28 14:24:59    690s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2533.0M
[11/28 14:24:59    690s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2533.0MB).
[11/28 14:24:59    690s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.025, MEM:2533.0M
[11/28 14:24:59    690s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:24:59    690s]   Merging duplicate siblings in DAG...
[11/28 14:24:59    690s]     Clock DAG stats before merging:
[11/28 14:24:59    690s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[11/28 14:24:59    690s]       misc counts      : r=1, pp=0
[11/28 14:24:59    690s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8774.314um^2
[11/28 14:24:59    690s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2061.990um, total=2061.990um
[11/28 14:24:59    690s]     Clock DAG library cell distribution before merging {count}:
[11/28 14:24:59    690s]      Logics: XMD: 1 
[11/28 14:24:59    690s]     Resynthesising clock tree into netlist...
[11/28 14:24:59    690s]       Reset timing graph...
[11/28 14:24:59    690s] Ignoring AAE DB Resetting ...
[11/28 14:24:59    690s]       Reset timing graph done.
[11/28 14:24:59    690s]     Resynthesising clock tree into netlist done.
[11/28 14:24:59    690s]     
[11/28 14:24:59    690s]     Clock logic merging summary:
[11/28 14:24:59    690s]     
[11/28 14:24:59    690s]     -----------------------------------------------------------
[11/28 14:24:59    690s]     Description                           Number of occurrences
[11/28 14:24:59    690s]     -----------------------------------------------------------
[11/28 14:24:59    690s]     Total clock logics                              1
[11/28 14:24:59    690s]     Globally unique logic expressions               1
[11/28 14:24:59    690s]     Potentially mergeable clock logics              0
[11/28 14:24:59    690s]     Actually merged clock logics                    0
[11/28 14:24:59    690s]     -----------------------------------------------------------
[11/28 14:24:59    690s]     
[11/28 14:24:59    690s]     --------------------------------------------
[11/28 14:24:59    690s]     Cannot merge reason    Number of occurrences
[11/28 14:24:59    690s]     --------------------------------------------
[11/28 14:24:59    690s]     GloballyUnique                   1
[11/28 14:24:59    690s]     --------------------------------------------
[11/28 14:24:59    690s]     
[11/28 14:24:59    690s]     Disconnecting clock tree from netlist...
[11/28 14:24:59    690s]     Disconnecting clock tree from netlist done.
[11/28 14:24:59    690s]   Merging duplicate siblings in DAG done.
[11/28 14:24:59    690s]   Applying movement limits...
[11/28 14:24:59    690s]   Applying movement limits done.
[11/28 14:24:59    690s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/28 14:24:59    690s]   CCOpt::Phase::Construction...
[11/28 14:24:59    690s]   Stage::Clustering...
[11/28 14:24:59    690s]   Clustering...
[11/28 14:24:59    690s]     Initialize for clustering...
[11/28 14:24:59    690s]     Clock DAG stats before clustering:
[11/28 14:24:59    690s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[11/28 14:24:59    690s]       misc counts      : r=1, pp=0
[11/28 14:24:59    690s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8774.314um^2
[11/28 14:24:59    690s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2061.990um, total=2061.990um
[11/28 14:24:59    690s]     Clock DAG library cell distribution before clustering {count}:
[11/28 14:24:59    690s]      Logics: XMD: 1 
[11/28 14:24:59    690s]     Computing max distances from locked parents...
[11/28 14:24:59    690s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[11/28 14:24:59    690s]     Computing max distances from locked parents done.
[11/28 14:24:59    690s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:24:59    690s]     Bottom-up phase...
[11/28 14:24:59    690s]     Clustering clock_tree clk...
[11/28 14:24:59    690s] End AAE Lib Interpolated Model. (MEM=2523.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:25:00    692s]         Accumulated time to calculate placeable region: 0
[11/28 14:25:00    692s]         Accumulated time to calculate placeable region: 0
[11/28 14:25:00    692s]     Clustering clock_tree clk done.
[11/28 14:25:00    692s]     Clock DAG stats after bottom-up phase:
[11/28 14:25:00    692s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:00    692s]       misc counts      : r=1, pp=0
[11/28 14:25:00    692s]       cell areas       : b=0.000um^2, i=4102.862um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12877.177um^2
[11/28 14:25:00    692s]       hp wire lengths  : top=0.000um, trunk=7039.160um, leaf=11904.670um, total=18943.830um
[11/28 14:25:00    692s]     Clock DAG library cell distribution after bottom-up phase {count}:
[11/28 14:25:00    692s]        Invs: INV12CK: 80 INV8CK: 3 
[11/28 14:25:00    692s]      Logics: XMD: 1 
[11/28 14:25:00    692s]     Bottom-up phase done. (took cpu=0:00:01.4 real=0:00:01.4)
[11/28 14:25:00    692s]     Legalizing clock trees...
[11/28 14:25:00    692s]     Resynthesising clock tree into netlist...
[11/28 14:25:00    692s]       Reset timing graph...
[11/28 14:25:00    692s] Ignoring AAE DB Resetting ...
[11/28 14:25:00    692s]       Reset timing graph done.
[11/28 14:25:00    692s]     Resynthesising clock tree into netlist done.
[11/28 14:25:00    692s]     Commiting net attributes....
[11/28 14:25:00    692s]     Commiting net attributes. done.
[11/28 14:25:00    692s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 14:25:00    692s]     Leaving CCOpt scope - ClockRefiner...
[11/28 14:25:00    692s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2523.5M
[11/28 14:25:00    692s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.110, REAL:0.117, MEM:2477.5M
[11/28 14:25:00    692s]     Assigned high priority to 2750 instances.
[11/28 14:25:00    692s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[11/28 14:25:00    692s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[11/28 14:25:00    692s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2477.5M
[11/28 14:25:00    692s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2477.5M
[11/28 14:25:00    692s] z: 2, totalTracks: 1
[11/28 14:25:00    692s] z: 4, totalTracks: 1
[11/28 14:25:00    692s] z: 6, totalTracks: 1
[11/28 14:25:00    692s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:25:00    692s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2477.5M
[11/28 14:25:00    692s] OPERPROF:       Starting CMU at level 4, MEM:2477.5M
[11/28 14:25:00    692s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2477.5M
[11/28 14:25:00    692s] 
[11/28 14:25:00    692s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:25:00    692s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:2477.5M
[11/28 14:25:00    692s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2477.5M
[11/28 14:25:00    692s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2477.5M
[11/28 14:25:00    692s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2477.5MB).
[11/28 14:25:00    692s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.041, MEM:2477.5M
[11/28 14:25:00    692s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.041, MEM:2477.5M
[11/28 14:25:00    692s] TDRefine: refinePlace mode is spiral
[11/28 14:25:00    692s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.231283.9
[11/28 14:25:00    692s] OPERPROF: Starting RefinePlace at level 1, MEM:2477.5M
[11/28 14:25:00    692s] *** Starting refinePlace (0:11:32 mem=2477.5M) ***
[11/28 14:25:00    692s] Total net bbox length = 1.593e+06 (7.872e+05 8.063e+05) (ext = 1.693e+04)
[11/28 14:25:00    692s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:25:00    692s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2477.5M
[11/28 14:25:00    692s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2477.5M
[11/28 14:25:00    692s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2477.5M
[11/28 14:25:00    692s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2477.5M
[11/28 14:25:00    692s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2477.5M
[11/28 14:25:00    692s] Starting refinePlace ...
[11/28 14:25:00    692s] One DDP V2 for no tweak run.
[11/28 14:25:00    692s] ** Cut row section cpu time 0:00:00.0.
[11/28 14:25:00    692s]    Spread Effort: high, standalone mode, useDDP on.
[11/28 14:25:01    692s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=2483.6MB) @(0:11:32 - 0:11:33).
[11/28 14:25:01    692s] Move report: preRPlace moves 2163 insts, mean move: 3.74 um, max move: 32.64 um 
[11/28 14:25:01    692s] 	Max move on inst (CORE/U25661): (574.12, 1006.88) --> (581.56, 1032.08)
[11/28 14:25:01    692s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2S
[11/28 14:25:01    692s] wireLenOptFixPriorityInst 2663 inst fixed
[11/28 14:25:01    692s] 
[11/28 14:25:01    692s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/28 14:25:01    692s] Move report: legalization moves 83 insts, mean move: 6.90 um, max move: 31.48 um spiral
[11/28 14:25:01    692s] 	Max move on inst (CORE/U29798): (1187.92, 724.64) --> (1189.16, 694.40)
[11/28 14:25:01    692s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2483.6MB) @(0:11:33 - 0:11:33).
[11/28 14:25:01    692s] Move report: Detail placement moves 2231 insts, mean move: 3.87 um, max move: 36.52 um 
[11/28 14:25:01    692s] 	Max move on inst (CORE/U29798): (1187.92, 729.68) --> (1189.16, 694.40)
[11/28 14:25:01    692s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2483.6MB
[11/28 14:25:01    692s] Statistics of distance of Instance movement in refine placement:
[11/28 14:25:01    692s]   maximum (X+Y) =        36.52 um
[11/28 14:25:01    692s]   inst (CORE/U29798) with max move: (1187.92, 729.68) -> (1189.16, 694.4)
[11/28 14:25:01    692s]   mean    (X+Y) =         3.87 um
[11/28 14:25:01    692s] Total instances flipped for legalization: 76
[11/28 14:25:01    692s] Summary Report:
[11/28 14:25:01    692s] Instances move: 2231 (out of 21954 movable)
[11/28 14:25:01    692s] Instances flipped: 76
[11/28 14:25:01    692s] Mean displacement: 3.87 um
[11/28 14:25:01    692s] Max displacement: 36.52 um (Instance: CORE/U29798) (1187.92, 729.68) -> (1189.16, 694.4)
[11/28 14:25:01    692s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2S
[11/28 14:25:01    692s] Total instances moved : 2231
[11/28 14:25:01    692s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.390, REAL:0.379, MEM:2483.6M
[11/28 14:25:01    692s] Total net bbox length = 1.600e+06 (7.912e+05 8.091e+05) (ext = 1.694e+04)
[11/28 14:25:01    692s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2483.6MB
[11/28 14:25:01    692s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2483.6MB) @(0:11:32 - 0:11:33).
[11/28 14:25:01    692s] *** Finished refinePlace (0:11:33 mem=2483.6M) ***
[11/28 14:25:01    692s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.231283.9
[11/28 14:25:01    692s] OPERPROF: Finished RefinePlace at level 1, CPU:0.430, REAL:0.420, MEM:2483.6M
[11/28 14:25:01    692s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2483.6M
[11/28 14:25:01    692s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.067, MEM:2477.6M
[11/28 14:25:01    692s]     ClockRefiner summary
[11/28 14:25:01    692s]     All clock instances: Moved 390, flipped 164 and cell swapped 0 (out of a total of 2750).
[11/28 14:25:01    692s]     The largest move was 25.7 um for CORE/img_reg_5__9__2_.
[11/28 14:25:01    692s]     Non-sink clock instances: Moved 26, flipped 3 and cell swapped 0 (out of a total of 84).
[11/28 14:25:01    692s]     The largest move was 20.2 um for CORE/CTS_ccl_inv_00441.
[11/28 14:25:01    692s]     Clock sinks: Moved 364, flipped 161 and cell swapped 0 (out of a total of 2666).
[11/28 14:25:01    692s]     The largest move was 25.7 um for CORE/img_reg_5__9__2_.
[11/28 14:25:01    692s]     Revert refine place priority changes on 0 instances.
[11/28 14:25:01    692s] OPERPROF: Starting DPlace-Init at level 1, MEM:2477.6M
[11/28 14:25:01    692s] z: 2, totalTracks: 1
[11/28 14:25:01    692s] z: 4, totalTracks: 1
[11/28 14:25:01    692s] z: 6, totalTracks: 1
[11/28 14:25:01    692s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:25:01    692s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2477.6M
[11/28 14:25:01    692s] OPERPROF:     Starting CMU at level 3, MEM:2477.6M
[11/28 14:25:01    692s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2477.6M
[11/28 14:25:01    692s] 
[11/28 14:25:01    692s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:25:01    692s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:2477.6M
[11/28 14:25:01    692s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2477.6M
[11/28 14:25:01    692s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2477.6M
[11/28 14:25:01    692s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2477.6MB).
[11/28 14:25:01    692s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.037, MEM:2477.6M
[11/28 14:25:01    692s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/28 14:25:01    692s]     Disconnecting clock tree from netlist...
[11/28 14:25:01    692s]     Disconnecting clock tree from netlist done.
[11/28 14:25:01    692s]     Leaving CCOpt scope - Cleaning up placement interface...
[11/28 14:25:01    692s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2477.6M
[11/28 14:25:01    693s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.080, MEM:2477.6M
[11/28 14:25:01    693s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:01    693s]     Leaving CCOpt scope - Initializing placement interface...
[11/28 14:25:01    693s] OPERPROF: Starting DPlace-Init at level 1, MEM:2477.6M
[11/28 14:25:01    693s] z: 2, totalTracks: 1
[11/28 14:25:01    693s] z: 4, totalTracks: 1
[11/28 14:25:01    693s] z: 6, totalTracks: 1
[11/28 14:25:01    693s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:25:01    693s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2477.6M
[11/28 14:25:01    693s] OPERPROF:     Starting CMU at level 3, MEM:2477.6M
[11/28 14:25:01    693s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2477.6M
[11/28 14:25:01    693s] 
[11/28 14:25:01    693s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:25:01    693s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2477.6M
[11/28 14:25:01    693s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2477.6M
[11/28 14:25:01    693s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2477.6M
[11/28 14:25:01    693s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2477.6MB).
[11/28 14:25:01    693s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.036, MEM:2477.6M
[11/28 14:25:01    693s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:01    693s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[11/28 14:25:01    693s] End AAE Lib Interpolated Model. (MEM=2477.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:25:01    693s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[11/28 14:25:01    693s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 14:25:01    693s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:01    693s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 14:25:01    693s]     
[11/28 14:25:01    693s]     Clock tree legalization - Histogram:
[11/28 14:25:01    693s]     ====================================
[11/28 14:25:01    693s]     
[11/28 14:25:01    693s]     ----------------------------------
[11/28 14:25:01    693s]     Movement (um)      Number of cells
[11/28 14:25:01    693s]     ----------------------------------
[11/28 14:25:01    693s]     [1.24,3.132)              3
[11/28 14:25:01    693s]     [3.132,5.024)             0
[11/28 14:25:01    693s]     [5.024,6.916)             3
[11/28 14:25:01    693s]     [6.916,8.808)             0
[11/28 14:25:01    693s]     [8.808,10.7)             13
[11/28 14:25:01    693s]     [10.7,12.592)             0
[11/28 14:25:01    693s]     [12.592,14.484)           4
[11/28 14:25:01    693s]     [14.484,16.376)           0
[11/28 14:25:01    693s]     [16.376,18.268)           0
[11/28 14:25:01    693s]     [18.268,20.16)            3
[11/28 14:25:01    693s]     ----------------------------------
[11/28 14:25:01    693s]     
[11/28 14:25:01    693s]     
[11/28 14:25:01    693s]     Clock tree legalization - Top 10 Movements:
[11/28 14:25:01    693s]     ===========================================
[11/28 14:25:01    693s]     
[11/28 14:25:01    693s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 14:25:01    693s]     Movement (um)    Desired               Achieved              Node
[11/28 14:25:01    693s]                      location              location              
[11/28 14:25:01    693s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 14:25:01    693s]         20.16        (530.100,1032.080)    (530.100,1011.920)    CTS_ccl_inv_00436 (a lib_cell INV12CK) at (530.100,1011.920), in power domain auto-default
[11/28 14:25:01    693s]         20.16        (530.100,1032.080)    (530.100,1052.240)    CTS_ccl_inv_00441 (a lib_cell INV12CK) at (530.100,1052.240), in power domain auto-default
[11/28 14:25:01    693s]         19.22        (530.100,1032.080)    (549.320,1032.080)    CTS_ccl_inv_00434 (a lib_cell INV12CK) at (549.320,1032.080), in power domain auto-default
[11/28 14:25:01    693s]         13.64        (1063.300,361.760)    (1076.940,361.760)    CTS_ccl_a_inv_00368 (a lib_cell INV12CK) at (1076.940,361.760), in power domain auto-default
[11/28 14:25:01    693s]         13.64        (877.300,1032.080)    (890.940,1032.080)    CTS_ccl_a_inv_00402 (a lib_cell INV12CK) at (890.940,1032.080), in power domain auto-default
[11/28 14:25:01    693s]         13.64        (530.100,1032.080)    (516.460,1032.080)    CTS_ccl_a_inv_00426 (a lib_cell INV12CK) at (516.460,1032.080), in power domain auto-default
[11/28 14:25:01    693s]         13.64        (1087.480,593.600)    (1101.120,593.600)    CTS_ccl_a_inv_00422 (a lib_cell INV12CK) at (1101.120,593.600), in power domain auto-default
[11/28 14:25:01    693s]         10.54        (315.580,1032.080)    (305.040,1032.080)    CTS_ccl_a_inv_00370 (a lib_cell INV8CK) at (305.040,1032.080), in power domain auto-default
[11/28 14:25:01    693s]         10.08        (1087.480,593.600)    (1087.480,603.680)    CTS_ccl_a_inv_00394 (a lib_cell INV12CK) at (1087.480,603.680), in power domain auto-default
[11/28 14:25:01    693s]         10.08        (530.100,1032.080)    (530.100,1022.000)    CTS_ccl_a_inv_00424 (a lib_cell INV12CK) at (530.100,1022.000), in power domain auto-default
[11/28 14:25:01    693s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 14:25:01    693s]     
[11/28 14:25:01    693s]     Legalizing clock trees done. (took cpu=0:00:01.0 real=0:00:01.0)
[11/28 14:25:01    693s]     Clock DAG stats after 'Clustering':
[11/28 14:25:01    693s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:01    693s]       misc counts      : r=1, pp=0
[11/28 14:25:01    693s]       cell areas       : b=0.000um^2, i=4102.862um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12877.177um^2
[11/28 14:25:01    693s]       cell capacitance : b=0.000pF, i=4.822pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.826pF
[11/28 14:25:01    693s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:01    693s]       wire capacitance : top=0.000pF, trunk=1.112pF, leaf=5.207pF, total=6.319pF
[11/28 14:25:01    693s]       wire lengths     : top=0.000um, trunk=7274.416um, leaf=32322.510um, total=39596.926um
[11/28 14:25:01    693s]       hp wire lengths  : top=0.000um, trunk=7249.560um, leaf=11914.750um, total=19164.310um
[11/28 14:25:01    693s]     Clock DAG net violations after 'Clustering':
[11/28 14:25:01    693s]       Remaining Transition : {count=2, worst=[0.278ns, 0.003ns]} avg=0.141ns sd=0.194ns sum=0.281ns
[11/28 14:25:01    693s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[11/28 14:25:01    693s]       Trunk : target=0.222ns count=36 avg=0.172ns sd=0.062ns min=0.098ns max=0.500ns {6 <= 0.133ns, 15 <= 0.178ns, 13 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns} {1 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:01    693s]       Leaf  : target=0.222ns count=49 avg=0.198ns sd=0.007ns min=0.185ns max=0.212ns {0 <= 0.133ns, 0 <= 0.178ns, 27 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[11/28 14:25:01    693s]     Clock DAG library cell distribution after 'Clustering' {count}:
[11/28 14:25:01    693s]        Invs: INV12CK: 80 INV8CK: 3 
[11/28 14:25:01    693s]      Logics: XMD: 1 
[11/28 14:25:01    693s]     Primary reporting skew groups after 'Clustering':
[11/28 14:25:01    693s]       skew_group clk/func_mode: insertion delay [min=1.677, max=1.816, avg=1.754, sd=0.037], skew [0.139 vs 0.134*], 98.1% {1.680, 1.814} (wid=0.098 ws=0.052) (gid=1.723 gs=0.096)
[11/28 14:25:01    693s]           min path sink: CORE/img_reg_4__12__1_/CK
[11/28 14:25:01    693s]           max path sink: CORE/img_reg_2__15__3_/CK
[11/28 14:25:01    693s]     Skew group summary after 'Clustering':
[11/28 14:25:01    693s]       skew_group clk/func_mode: insertion delay [min=1.677, max=1.816, avg=1.754, sd=0.037], skew [0.139 vs 0.134*], 98.1% {1.680, 1.814} (wid=0.098 ws=0.052) (gid=1.723 gs=0.096)
[11/28 14:25:01    693s]     Legalizer API calls during this step: 1568 succeeded with high effort: 1568 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:01    693s]   Clustering done. (took cpu=0:00:02.5 real=0:00:02.5)
[11/28 14:25:01    693s]   
[11/28 14:25:01    693s]   Post-Clustering Statistics Report
[11/28 14:25:01    693s]   =================================
[11/28 14:25:01    693s]   
[11/28 14:25:01    693s]   Fanout Statistics:
[11/28 14:25:01    693s]   
[11/28 14:25:01    693s]   ---------------------------------------------------------------------------------------------------------------
[11/28 14:25:01    693s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[11/28 14:25:01    693s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[11/28 14:25:01    693s]   ---------------------------------------------------------------------------------------------------------------
[11/28 14:25:01    693s]   Trunk        37       2.297       1         4        0.845      {8 <= 1, 11 <= 2, 17 <= 3, 1 <= 4}
[11/28 14:25:01    693s]   Leaf         49      54.408      37        64        5.012      {2 <= 42, 2 <= 48, 17 <= 54, 24 <= 60, 4 <= 66}
[11/28 14:25:01    693s]   ---------------------------------------------------------------------------------------------------------------
[11/28 14:25:01    693s]   
[11/28 14:25:01    693s]   Clustering Failure Statistics:
[11/28 14:25:01    693s]   
[11/28 14:25:01    693s]   ----------------------------------------------------------
[11/28 14:25:01    693s]   Net Type    Clusters    Clusters    Net Skew    Transition
[11/28 14:25:01    693s]               Tried       Failed      Failures    Failures
[11/28 14:25:01    693s]   ----------------------------------------------------------
[11/28 14:25:01    693s]   Trunk         259          97          7            97
[11/28 14:25:01    693s]   Leaf          159          76          0            76
[11/28 14:25:01    693s]   ----------------------------------------------------------
[11/28 14:25:01    693s]   
[11/28 14:25:01    693s]   Clustering Partition Statistics:
[11/28 14:25:01    693s]   
[11/28 14:25:01    693s]   --------------------------------------------------------------------------------------
[11/28 14:25:01    693s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[11/28 14:25:01    693s]               Fraction    Fraction    Count        Size        Size    Size    Size
[11/28 14:25:01    693s]   --------------------------------------------------------------------------------------
[11/28 14:25:01    693s]   Trunk        0.000       1.000          7          11.714       1      49     17.347
[11/28 14:25:01    693s]   Leaf         0.000       1.000          1        2666.000    2666    2666      0.000
[11/28 14:25:01    693s]   --------------------------------------------------------------------------------------
[11/28 14:25:01    693s]   
[11/28 14:25:01    693s]   
[11/28 14:25:01    693s]   Looking for fanout violations...
[11/28 14:25:01    693s]   Looking for fanout violations done.
[11/28 14:25:01    693s]   CongRepair After Initial Clustering...
[11/28 14:25:01    693s]   Reset timing graph...
[11/28 14:25:01    693s] Ignoring AAE DB Resetting ...
[11/28 14:25:01    693s]   Reset timing graph done.
[11/28 14:25:01    693s]   Leaving CCOpt scope - Early Global Route...
[11/28 14:25:01    693s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2515.7M
[11/28 14:25:01    693s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2515.7M
[11/28 14:25:01    693s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:2515.7M
[11/28 14:25:01    693s] All LLGs are deleted
[11/28 14:25:01    693s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2515.7M
[11/28 14:25:01    693s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2515.7M
[11/28 14:25:01    693s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.100, REAL:0.108, MEM:2477.7M
[11/28 14:25:01    693s]   Clock implementation routing...
[11/28 14:25:01    693s] Net route status summary:
[11/28 14:25:01    693s]   Clock:        85 (unrouted=85, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 14:25:01    693s]   Non-clock: 24445 (unrouted=28, trialRouted=24417, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 14:25:01    693s]     Routing using eGR only...
[11/28 14:25:01    693s]       Early Global Route - eGR only step...
[11/28 14:25:01    693s] (ccopt eGR): There are 85 nets for routing of which 84 have one or more fixed wires.
[11/28 14:25:01    693s] (ccopt eGR): Start to route 85 all nets
[11/28 14:25:01    693s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2477.71 MB )
[11/28 14:25:01    693s] (I)       Started Import and model ( Curr Mem: 2477.71 MB )
[11/28 14:25:01    693s] (I)       Started Create place DB ( Curr Mem: 2477.71 MB )
[11/28 14:25:01    693s] (I)       Started Import place data ( Curr Mem: 2477.71 MB )
[11/28 14:25:01    693s] (I)       Started Read instances and placement ( Curr Mem: 2477.71 MB )
[11/28 14:25:02    693s] (I)       Finished Read instances and placement ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2484.09 MB )
[11/28 14:25:02    693s] (I)       Started Read nets ( Curr Mem: 2484.09 MB )
[11/28 14:25:02    693s] (I)       Finished Read nets ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Finished Import place data ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Finished Create place DB ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Started Create route DB ( Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       == Non-default Options ==
[11/28 14:25:02    693s] (I)       Clean congestion better                            : true
[11/28 14:25:02    693s] (I)       Estimate vias on DPT layer                         : true
[11/28 14:25:02    693s] (I)       Clean congestion layer assignment rounds           : 3
[11/28 14:25:02    693s] (I)       Layer constraints as soft constraints              : true
[11/28 14:25:02    693s] (I)       Soft top layer                                     : true
[11/28 14:25:02    693s] (I)       Skip prospective layer relax nets                  : true
[11/28 14:25:02    693s] (I)       Better NDR handling                                : true
[11/28 14:25:02    693s] (I)       Improved NDR modeling in LA                        : true
[11/28 14:25:02    693s] (I)       Routing cost fix for NDR handling                  : true
[11/28 14:25:02    693s] (I)       Update initial WL after Phase 1a                   : true
[11/28 14:25:02    693s] (I)       Block tracks for preroutes                         : true
[11/28 14:25:02    693s] (I)       Assign IRoute by net group key                     : true
[11/28 14:25:02    693s] (I)       Block unroutable channels                          : true
[11/28 14:25:02    693s] (I)       Block unroutable channel fix                       : true
[11/28 14:25:02    693s] (I)       Block unroutable channels 3D                       : true
[11/28 14:25:02    693s] (I)       Bound layer relaxed segment wl                     : true
[11/28 14:25:02    693s] (I)       Bound layer relaxed segment wl fix                 : true
[11/28 14:25:02    693s] (I)       Blocked pin reach length threshold                 : 2
[11/28 14:25:02    693s] (I)       Check blockage within NDR space in TA              : true
[11/28 14:25:02    693s] (I)       Skip must join for term with via pillar            : true
[11/28 14:25:02    693s] (I)       Model find APA for IO pin                          : true
[11/28 14:25:02    693s] (I)       On pin location for off pin term                   : true
[11/28 14:25:02    693s] (I)       Handle EOL spacing                                 : true
[11/28 14:25:02    693s] (I)       Merge PG vias by gap                               : true
[11/28 14:25:02    693s] (I)       Maximum routing layer                              : 6
[11/28 14:25:02    693s] (I)       Route selected nets only                           : true
[11/28 14:25:02    693s] (I)       Refine MST                                         : true
[11/28 14:25:02    693s] (I)       Honor PRL                                          : true
[11/28 14:25:02    693s] (I)       Strong congestion aware                            : true
[11/28 14:25:02    693s] (I)       Improved initial location for IRoutes              : true
[11/28 14:25:02    693s] (I)       Multi panel TA                                     : true
[11/28 14:25:02    693s] (I)       Penalize wire overlap                              : true
[11/28 14:25:02    693s] (I)       Expand small instance blockage                     : true
[11/28 14:25:02    693s] (I)       Reduce via in TA                                   : true
[11/28 14:25:02    693s] (I)       SS-aware routing                                   : true
[11/28 14:25:02    693s] (I)       Improve tree edge sharing                          : true
[11/28 14:25:02    693s] (I)       Improve 2D via estimation                          : true
[11/28 14:25:02    693s] (I)       Refine Steiner tree                                : true
[11/28 14:25:02    693s] (I)       Build spine tree                                   : true
[11/28 14:25:02    693s] (I)       Model pass through capacity                        : true
[11/28 14:25:02    693s] (I)       Extend blockages by a half GCell                   : true
[11/28 14:25:02    693s] (I)       Consider pin shapes                                : true
[11/28 14:25:02    693s] (I)       Consider pin shapes for all nodes                  : true
[11/28 14:25:02    693s] (I)       Consider NR APA                                    : true
[11/28 14:25:02    693s] (I)       Consider IO pin shape                              : true
[11/28 14:25:02    693s] (I)       Fix pin connection bug                             : true
[11/28 14:25:02    693s] (I)       Consider layer RC for local wires                  : true
[11/28 14:25:02    693s] (I)       LA-aware pin escape length                         : 2
[11/28 14:25:02    693s] (I)       Connect multiple ports                             : true
[11/28 14:25:02    693s] (I)       Split for must join                                : true
[11/28 14:25:02    693s] (I)       Number of threads                                  : 1
[11/28 14:25:02    693s] (I)       Routing effort level                               : 10000
[11/28 14:25:02    693s] (I)       Special modeling for N7                            : 0
[11/28 14:25:02    693s] (I)       Special modeling for N6                            : 0
[11/28 14:25:02    693s] (I)       Special modeling for N2                            : 0
[11/28 14:25:02    693s] (I)       Special modeling for N3 v9                         : 0
[11/28 14:25:02    693s] (I)       Special modeling for N5 v6                         : 0
[11/28 14:25:02    693s] (I)       Special modeling for N5PPv2                        : 0
[11/28 14:25:02    693s] (I)       Special settings for S3                            : 0
[11/28 14:25:02    693s] (I)       Special settings for S4                            : 0
[11/28 14:25:02    693s] (I)       Special settings for S5 v2                         : 0
[11/28 14:25:02    693s] (I)       Special settings for S7                            : 0
[11/28 14:25:02    693s] (I)       Special settings for S8 v6                         : 0
[11/28 14:25:02    693s] (I)       Prefer layer length threshold                      : 8
[11/28 14:25:02    693s] (I)       Overflow penalty cost                              : 10
[11/28 14:25:02    693s] (I)       A-star cost                                        : 0.300000
[11/28 14:25:02    693s] (I)       Misalignment cost                                  : 10.000000
[11/28 14:25:02    693s] (I)       Threshold for short IRoute                         : 6
[11/28 14:25:02    693s] (I)       Via cost during post routing                       : 1.000000
[11/28 14:25:02    693s] (I)       Layer congestion ratios                            : { { 1.0 } }
[11/28 14:25:02    693s] (I)       Source-to-sink ratio                               : 0.300000
[11/28 14:25:02    693s] (I)       Scenic ratio bound                                 : 3.000000
[11/28 14:25:02    693s] (I)       Segment layer relax scenic ratio                   : 1.250000
[11/28 14:25:02    693s] (I)       Source-sink aware LA ratio                         : 0.500000
[11/28 14:25:02    693s] (I)       PG-aware similar topology routing                  : true
[11/28 14:25:02    693s] (I)       Maze routing via cost fix                          : true
[11/28 14:25:02    693s] (I)       Apply PRL on PG terms                              : true
[11/28 14:25:02    693s] (I)       Apply PRL on obs objects                           : true
[11/28 14:25:02    693s] (I)       Handle range-type spacing rules                    : true
[11/28 14:25:02    693s] (I)       PG gap threshold multiplier                        : 10.000000
[11/28 14:25:02    693s] (I)       Parallel spacing query fix                         : true
[11/28 14:25:02    693s] (I)       Force source to root IR                            : true
[11/28 14:25:02    693s] (I)       Layer Weights                                      : L2:4 L3:2.5
[11/28 14:25:02    693s] (I)       Do not relax to DPT layer                          : true
[11/28 14:25:02    693s] (I)       No DPT in post routing                             : true
[11/28 14:25:02    693s] (I)       Modeling PG via merging fix                        : true
[11/28 14:25:02    693s] (I)       Shield aware TA                                    : true
[11/28 14:25:02    693s] (I)       Strong shield aware TA                             : true
[11/28 14:25:02    693s] (I)       Overflow calculation fix in LA                     : true
[11/28 14:25:02    693s] (I)       Post routing fix                                   : true
[11/28 14:25:02    693s] (I)       Strong post routing                                : true
[11/28 14:25:02    693s] (I)       NDR via pillar fix                                 : true
[11/28 14:25:02    693s] (I)       Violation on path threshold                        : 1
[11/28 14:25:02    693s] (I)       Pass through capacity modeling                     : true
[11/28 14:25:02    693s] (I)       Select the non-relaxed segments in post routing stage : true
[11/28 14:25:02    693s] (I)       Select term pin box for io pin                     : true
[11/28 14:25:02    693s] (I)       Penalize NDR sharing                               : true
[11/28 14:25:02    693s] (I)       Keep fixed segments                                : true
[11/28 14:25:02    693s] (I)       Reorder net groups by key                          : true
[11/28 14:25:02    693s] (I)       Increase net scenic ratio                          : true
[11/28 14:25:02    693s] (I)       Method to set GCell size                           : row
[11/28 14:25:02    693s] (I)       Connect multiple ports and must join fix           : true
[11/28 14:25:02    693s] (I)       Avoid high resistance layers                       : true
[11/28 14:25:02    693s] (I)       Fix unreachable term connection                    : true
[11/28 14:25:02    693s] (I)       Model find APA for IO pin fix                      : true
[11/28 14:25:02    693s] (I)       Avoid connecting non-metal layers                  : true
[11/28 14:25:02    693s] (I)       Use track pitch for NDR                            : true
[11/28 14:25:02    693s] (I)       Top layer relaxation fix                           : true
[11/28 14:25:02    693s] (I)       Counted 6678 PG shapes. We will not process PG shapes layer by layer.
[11/28 14:25:02    693s] (I)       Started Import route data (1T) ( Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       ============== Pin Summary ==============
[11/28 14:25:02    693s] (I)       +-------+--------+---------+------------+
[11/28 14:25:02    693s] (I)       | Layer | # pins | % total |      Group |
[11/28 14:25:02    693s] (I)       +-------+--------+---------+------------+
[11/28 14:25:02    693s] (I)       |     1 |  85295 |  100.00 |        Pin |
[11/28 14:25:02    693s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/28 14:25:02    693s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/28 14:25:02    693s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/28 14:25:02    693s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/28 14:25:02    693s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/28 14:25:02    693s] (I)       +-------+--------+---------+------------+
[11/28 14:25:02    693s] (I)       Use row-based GCell size
[11/28 14:25:02    693s] (I)       Use row-based GCell align
[11/28 14:25:02    693s] (I)       GCell unit size   : 5040
[11/28 14:25:02    693s] (I)       GCell multiplier  : 1
[11/28 14:25:02    693s] (I)       GCell row height  : 5040
[11/28 14:25:02    693s] (I)       Actual row height : 5040
[11/28 14:25:02    693s] (I)       GCell align ref   : 240560 240800
[11/28 14:25:02    693s] [NR-eGR] Track table information for default rule: 
[11/28 14:25:02    693s] [NR-eGR] metal1 has no routable track
[11/28 14:25:02    693s] [NR-eGR] metal2 has single uniform track structure
[11/28 14:25:02    693s] [NR-eGR] metal3 has single uniform track structure
[11/28 14:25:02    693s] [NR-eGR] metal4 has single uniform track structure
[11/28 14:25:02    693s] [NR-eGR] metal5 has single uniform track structure
[11/28 14:25:02    693s] [NR-eGR] metal6 has single uniform track structure
[11/28 14:25:02    693s] (I)       =================== Default via ====================
[11/28 14:25:02    693s] (I)       +---+------------------+---------------------------+
[11/28 14:25:02    693s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/28 14:25:02    693s] (I)       +---+------------------+---------------------------+
[11/28 14:25:02    693s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/28 14:25:02    693s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/28 14:25:02    693s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/28 14:25:02    693s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/28 14:25:02    693s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/28 14:25:02    693s] (I)       +---+------------------+---------------------------+
[11/28 14:25:02    693s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Started Read routing blockages ( Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Started Read instance blockages ( Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Started Read PG blockages ( Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] [NR-eGR] Read 355 PG shapes
[11/28 14:25:02    693s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Started Read boundary cut boxes ( Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] [NR-eGR] #Routing Blockages  : 0
[11/28 14:25:02    693s] [NR-eGR] #Instance Blockages : 3274
[11/28 14:25:02    693s] [NR-eGR] #PG Blockages       : 355
[11/28 14:25:02    693s] [NR-eGR] #Halo Blockages     : 0
[11/28 14:25:02    693s] [NR-eGR] #Boundary Blockages : 0
[11/28 14:25:02    693s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Started Read blackboxes ( Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/28 14:25:02    693s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Started Read prerouted ( Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/28 14:25:02    693s] (I)       Finished Read prerouted ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Started Read unlegalized nets ( Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Started Read nets ( Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] [NR-eGR] Read numTotalNets=24528  numIgnoredNets=24443
[11/28 14:25:02    693s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] [NR-eGR] Connected 0 must-join pins/ports
[11/28 14:25:02    693s] (I)       Started Set up via pillars ( Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       early_global_route_priority property id does not exist.
[11/28 14:25:02    693s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Model blockages into capacity
[11/28 14:25:02    693s] (I)       Read Num Blocks=8493  Num Prerouted Wires=0  Num CS=0
[11/28 14:25:02    693s] (I)       Started Initialize 3D capacity ( Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Layer 1 (V) : #blockages 5011 : #preroutes 0
[11/28 14:25:02    693s] (I)       Layer 2 (H) : #blockages 2200 : #preroutes 0
[11/28 14:25:02    693s] (I)       Layer 3 (V) : #blockages 729 : #preroutes 0
[11/28 14:25:02    693s] (I)       Layer 4 (H) : #blockages 281 : #preroutes 0
[11/28 14:25:02    693s] (I)       Layer 5 (V) : #blockages 272 : #preroutes 0
[11/28 14:25:02    693s] (I)       Finished Initialize 3D capacity ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       -- layer congestion ratio --
[11/28 14:25:02    693s] (I)       Layer 1 : 0.100000
[11/28 14:25:02    693s] (I)       Layer 2 : 0.700000
[11/28 14:25:02    693s] (I)       Layer 3 : 0.700000
[11/28 14:25:02    693s] (I)       Layer 4 : 1.000000
[11/28 14:25:02    693s] (I)       Layer 5 : 1.000000
[11/28 14:25:02    693s] (I)       Layer 6 : 1.000000
[11/28 14:25:02    693s] (I)       ----------------------------
[11/28 14:25:02    693s] (I)       Started Move terms for access ( Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Moved 4 terms for better access 
[11/28 14:25:02    693s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Number of ignored nets                =      0
[11/28 14:25:02    693s] (I)       Number of connected nets              =      0
[11/28 14:25:02    693s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/28 14:25:02    693s] (I)       Number of clock nets                  =     85.  Ignored: No
[11/28 14:25:02    693s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/28 14:25:02    693s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/28 14:25:02    693s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 14:25:02    693s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/28 14:25:02    693s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/28 14:25:02    693s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 14:25:02    693s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 14:25:02    693s] (I)       Finished Import route data (1T) ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Finished Create route DB ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Started Read aux data ( Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Started Others data preparation ( Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] [NR-eGR] There are 84 clock nets ( 84 with NDR ).
[11/28 14:25:02    693s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Started Create route kernel ( Curr Mem: 2490.59 MB )
[11/28 14:25:02    693s] (I)       Ndr track 0 does not exist
[11/28 14:25:02    693s] (I)       Ndr track 0 does not exist
[11/28 14:25:02    693s] (I)       ---------------------Grid Graph Info--------------------
[11/28 14:25:02    693s] (I)       Routing area        : (0, 0) - (1434680, 1434680)
[11/28 14:25:02    693s] (I)       Core area           : (240560, 240800) - (1194120, 1193360)
[11/28 14:25:02    693s] (I)       Site width          :   620  (dbu)
[11/28 14:25:02    693s] (I)       Row height          :  5040  (dbu)
[11/28 14:25:02    693s] (I)       GCell row height    :  5040  (dbu)
[11/28 14:25:02    693s] (I)       GCell width         :  5040  (dbu)
[11/28 14:25:02    693s] (I)       GCell height        :  5040  (dbu)
[11/28 14:25:02    693s] (I)       Grid                :   284   284     6
[11/28 14:25:02    693s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/28 14:25:02    693s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/28 14:25:02    693s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/28 14:25:02    693s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/28 14:25:02    693s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/28 14:25:02    693s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/28 14:25:02    693s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/28 14:25:02    693s] (I)       First track coord   :     0   310   280   310   280  2790
[11/28 14:25:02    693s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/28 14:25:02    693s] (I)       Total num of tracks :     0  2314  2562  2314  2562   578
[11/28 14:25:02    693s] (I)       Num of masks        :     1     1     1     1     1     1
[11/28 14:25:02    693s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/28 14:25:02    693s] (I)       --------------------------------------------------------
[11/28 14:25:02    693s] 
[11/28 14:25:02    693s] [NR-eGR] ============ Routing rule table ============
[11/28 14:25:02    693s] [NR-eGR] Rule id: 0  Nets: 84 
[11/28 14:25:02    693s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/28 14:25:02    693s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[11/28 14:25:02    693s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[11/28 14:25:02    693s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:25:02    693s] [NR-eGR] Rule id: 1  Nets: 0 
[11/28 14:25:02    693s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/28 14:25:02    693s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/28 14:25:02    693s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:25:02    693s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:25:02    693s] [NR-eGR] ========================================
[11/28 14:25:02    693s] [NR-eGR] 
[11/28 14:25:02    693s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/28 14:25:02    693s] (I)       blocked tracks on layer2 : = 317252 / 657176 (48.28%)
[11/28 14:25:02    693s] (I)       blocked tracks on layer3 : = 343794 / 727608 (47.25%)
[11/28 14:25:02    693s] (I)       blocked tracks on layer4 : = 210258 / 657176 (31.99%)
[11/28 14:25:02    693s] (I)       blocked tracks on layer5 : = 182617 / 727608 (25.10%)
[11/28 14:25:02    693s] (I)       blocked tracks on layer6 : = 42435 / 164152 (25.85%)
[11/28 14:25:02    693s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Import and model ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Reset routing kernel
[11/28 14:25:02    693s] (I)       Started Global Routing ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Initialization ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       totalPins=2833  totalGlobalPin=2817 (99.44%)
[11/28 14:25:02    693s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Net group 1 ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Generate topology ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       total 2D Cap : 838042 = (387820 H, 450222 V)
[11/28 14:25:02    693s] [NR-eGR] Layer group 1: route 84 net(s) in layer range [3, 4]
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1a Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1a ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Pattern routing (1T) ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[11/28 14:25:02    693s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 7752 = (3837 H, 3915 V) = (0.99% H, 0.87% V) = (1.934e+04um H, 1.973e+04um V)
[11/28 14:25:02    693s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1b Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1b ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 7752 = (3837 H, 3915 V) = (0.99% H, 0.87% V) = (1.934e+04um H, 1.973e+04um V)
[11/28 14:25:02    693s] (I)       Overflow of layer group 1: 0.09% H + 0.00% V. EstWL: 3.907008e+04um
[11/28 14:25:02    693s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1c Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1c ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Two level routing ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Level2 Grid: 57 x 57
[11/28 14:25:02    693s] (I)       Started Two Level Routing ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 7752 = (3837 H, 3915 V) = (0.99% H, 0.87% V) = (1.934e+04um H, 1.973e+04um V)
[11/28 14:25:02    693s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1d Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1d ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Detoured routing ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 7752 = (3837 H, 3915 V) = (0.99% H, 0.87% V) = (1.934e+04um H, 1.973e+04um V)
[11/28 14:25:02    693s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1e Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1e ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Route legalization ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 7752 = (3837 H, 3915 V) = (0.99% H, 0.87% V) = (1.934e+04um H, 1.973e+04um V)
[11/28 14:25:02    693s] [NR-eGR] Early Global Route overflow of layer group 1: 0.09% H + 0.00% V. EstWL: 3.907008e+04um
[11/28 14:25:02    693s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1f Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1f ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Congestion clean ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 7754 = (3839 H, 3915 V) = (0.99% H, 0.87% V) = (1.935e+04um H, 1.973e+04um V)
[11/28 14:25:02    693s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1g Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1g ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Post Routing ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 7579 = (3762 H, 3817 V) = (0.97% H, 0.85% V) = (1.896e+04um H, 1.924e+04um V)
[11/28 14:25:02    693s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       numNets=84  numFullyRipUpNets=8  numPartialRipUpNets=9 routedWL=6602
[11/28 14:25:02    693s] [NR-eGR] Create a new net group with 9 nets and layer range [3, 6]
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1h Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1h ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Post Routing ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 7586 = (3777 H, 3809 V) = (0.97% H, 0.85% V) = (1.904e+04um H, 1.920e+04um V)
[11/28 14:25:02    693s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Layer assignment (1T) ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Net group 1 ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Net group 2 ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Generate topology ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       total 2D Cap : 1510230 = (937278 H, 572952 V)
[11/28 14:25:02    693s] [NR-eGR] Layer group 2: route 9 net(s) in layer range [3, 6]
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1a Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1a ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Pattern routing (1T) ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[11/28 14:25:02    693s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 8685 = (4383 H, 4302 V) = (0.47% H, 0.75% V) = (2.209e+04um H, 2.168e+04um V)
[11/28 14:25:02    693s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1b Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1b ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 8685 = (4383 H, 4302 V) = (0.47% H, 0.75% V) = (2.209e+04um H, 2.168e+04um V)
[11/28 14:25:02    693s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.377240e+04um
[11/28 14:25:02    693s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1c Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1c ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Two level routing ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Level2 Grid: 57 x 57
[11/28 14:25:02    693s] (I)       Started Two Level Routing ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 8685 = (4383 H, 4302 V) = (0.47% H, 0.75% V) = (2.209e+04um H, 2.168e+04um V)
[11/28 14:25:02    693s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1d Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1d ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Detoured routing ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 8685 = (4383 H, 4302 V) = (0.47% H, 0.75% V) = (2.209e+04um H, 2.168e+04um V)
[11/28 14:25:02    693s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1e Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1e ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Route legalization ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 8685 = (4383 H, 4302 V) = (0.47% H, 0.75% V) = (2.209e+04um H, 2.168e+04um V)
[11/28 14:25:02    693s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.377240e+04um
[11/28 14:25:02    693s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1f Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1f ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Congestion clean ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 8685 = (4383 H, 4302 V) = (0.47% H, 0.75% V) = (2.209e+04um H, 2.168e+04um V)
[11/28 14:25:02    693s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1g Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1g ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Post Routing ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 8637 = (4365 H, 4272 V) = (0.47% H, 0.75% V) = (2.200e+04um H, 2.153e+04um V)
[11/28 14:25:02    693s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       numNets=9  numFullyRipUpNets=0  numPartialRipUpNets=8 routedWL=74
[11/28 14:25:02    693s] [NR-eGR] Create a new net group with 8 nets and layer range [2, 6]
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1h Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1h ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Post Routing ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 8637 = (4365 H, 4272 V) = (0.47% H, 0.75% V) = (2.200e+04um H, 2.153e+04um V)
[11/28 14:25:02    693s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Layer assignment (1T) ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Net group 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Net group 3 ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Generate topology ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       total 2D Cap : 1854836 = (937278 H, 917558 V)
[11/28 14:25:02    693s] [NR-eGR] Layer group 3: route 8 net(s) in layer range [2, 6]
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1a Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1a ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Pattern routing (1T) ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 10
[11/28 14:25:02    693s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 10661 = (5433 H, 5228 V) = (0.58% H, 0.57% V) = (2.738e+04um H, 2.635e+04um V)
[11/28 14:25:02    693s] (I)       Started Add via demand to 2D ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1b Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1b ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 10661 = (5433 H, 5228 V) = (0.58% H, 0.57% V) = (2.738e+04um H, 2.635e+04um V)
[11/28 14:25:02    693s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.373144e+04um
[11/28 14:25:02    693s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/28 14:25:02    693s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/28 14:25:02    693s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1c Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1c ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Two level routing ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Level2 Grid: 57 x 57
[11/28 14:25:02    693s] (I)       Started Two Level Routing ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 10661 = (5433 H, 5228 V) = (0.58% H, 0.57% V) = (2.738e+04um H, 2.635e+04um V)
[11/28 14:25:02    693s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1d Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1d ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Detoured routing ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 10661 = (5433 H, 5228 V) = (0.58% H, 0.57% V) = (2.738e+04um H, 2.635e+04um V)
[11/28 14:25:02    693s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1e Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1e ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Route legalization ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 10661 = (5433 H, 5228 V) = (0.58% H, 0.57% V) = (2.738e+04um H, 2.635e+04um V)
[11/28 14:25:02    693s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.373144e+04um
[11/28 14:25:02    693s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1f Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1f ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Congestion clean ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 10661 = (5433 H, 5228 V) = (0.58% H, 0.57% V) = (2.738e+04um H, 2.635e+04um V)
[11/28 14:25:02    693s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1g Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1g ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Post Routing ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 10661 = (5433 H, 5228 V) = (0.58% H, 0.57% V) = (2.738e+04um H, 2.635e+04um V)
[11/28 14:25:02    693s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] (I)       ============  Phase 1h Route ============
[11/28 14:25:02    693s] (I)       Started Phase 1h ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Post Routing ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Usage: 10661 = (5433 H, 5228 V) = (0.58% H, 0.57% V) = (2.738e+04um H, 2.635e+04um V)
[11/28 14:25:02    693s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Layer assignment (1T) ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Net group 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       
[11/28 14:25:02    693s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 14:25:02    693s] [NR-eGR]                        OverCon            
[11/28 14:25:02    693s] [NR-eGR]                         #Gcell     %Gcell
[11/28 14:25:02    693s] [NR-eGR]       Layer                (0)    OverCon 
[11/28 14:25:02    693s] [NR-eGR] ----------------------------------------------
[11/28 14:25:02    693s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/28 14:25:02    693s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/28 14:25:02    693s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/28 14:25:02    693s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/28 14:25:02    693s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/28 14:25:02    693s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/28 14:25:02    693s] [NR-eGR] ----------------------------------------------
[11/28 14:25:02    693s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/28 14:25:02    693s] [NR-eGR] 
[11/28 14:25:02    693s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Export 3D cong map ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       total 2D Cap : 1864236 = (942281 H, 921955 V)
[11/28 14:25:02    693s] (I)       Started Export 2D cong map ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/28 14:25:02    693s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/28 14:25:02    693s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       ============= Track Assignment ============
[11/28 14:25:02    693s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Track Assignment (1T) ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[11/28 14:25:02    693s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Run Multi-thread track assignment
[11/28 14:25:02    693s] (I)       Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Export ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] [NR-eGR] Started Export DB wires ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] [NR-eGR] Started Export all nets ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] [NR-eGR] Started Set wire vias ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:02    693s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 85237
[11/28 14:25:02    693s] [NR-eGR] metal2  (2V) length: 3.807359e+05um, number of vias: 114966
[11/28 14:25:02    693s] [NR-eGR] metal3  (3H) length: 4.860548e+05um, number of vias: 25645
[11/28 14:25:02    693s] [NR-eGR] metal4  (4V) length: 5.335998e+05um, number of vias: 11581
[11/28 14:25:02    693s] [NR-eGR] metal5  (5H) length: 4.941310e+05um, number of vias: 2595
[11/28 14:25:02    693s] [NR-eGR] metal6  (6V) length: 1.127987e+05um, number of vias: 0
[11/28 14:25:02    693s] [NR-eGR] Total length: 2.007320e+06um, number of vias: 240024
[11/28 14:25:02    693s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:02    693s] [NR-eGR] Total eGR-routed clock nets wire length: 3.979328e+04um 
[11/28 14:25:02    693s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:02    693s] [NR-eGR] Report for selected net(s) only.
[11/28 14:25:02    693s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 2829
[11/28 14:25:02    693s] [NR-eGR] metal2  (2V) length: 6.543880e+03um, number of vias: 3182
[11/28 14:25:02    693s] [NR-eGR] metal3  (3H) length: 1.947028e+04um, number of vias: 1567
[11/28 14:25:02    693s] [NR-eGR] metal4  (4V) length: 1.297684e+04um, number of vias: 38
[11/28 14:25:02    693s] [NR-eGR] metal5  (5H) length: 8.022800e+02um, number of vias: 0
[11/28 14:25:02    693s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[11/28 14:25:02    693s] [NR-eGR] Total length: 3.979328e+04um, number of vias: 7616
[11/28 14:25:02    693s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:02    693s] [NR-eGR] Total routed clock nets wire length: 3.979328e+04um, number of vias: 7616
[11/28 14:25:02    693s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:02    693s] (I)       Started Update net boxes ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Update net boxes ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Update timing ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Export ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Started Postprocess design ( Curr Mem: 2493.82 MB )
[11/28 14:25:02    693s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2477.82 MB )
[11/28 14:25:02    693s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 2477.82 MB )
[11/28 14:25:02    694s]       Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/28 14:25:02    694s]     Routing using eGR only done.
[11/28 14:25:02    694s] Net route status summary:
[11/28 14:25:02    694s]   Clock:        85 (unrouted=1, trialRouted=0, noStatus=0, routed=84, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 14:25:02    694s]   Non-clock: 24445 (unrouted=28, trialRouted=24417, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 14:25:02    694s] 
[11/28 14:25:02    694s] CCOPT: Done with clock implementation routing.
[11/28 14:25:02    694s] 
[11/28 14:25:02    694s]   Clock implementation routing done.
[11/28 14:25:02    694s]   Fixed 84 wires.
[11/28 14:25:02    694s]   CCOpt: Starting congestion repair using flow wrapper...
[11/28 14:25:02    694s]     Congestion Repair...
[11/28 14:25:02    694s] *** IncrReplace #2 [begin] : totSession cpu/real = 0:11:34.1/0:23:57.1 (0.5), mem = 2477.8M
[11/28 14:25:02    694s] Info: Disable timing driven in postCTS congRepair.
[11/28 14:25:02    694s] 
[11/28 14:25:02    694s] Starting congRepair ...
[11/28 14:25:02    694s] User Input Parameters:
[11/28 14:25:02    694s] - Congestion Driven    : On
[11/28 14:25:02    694s] - Timing Driven        : Off
[11/28 14:25:02    694s] - Area-Violation Based : On
[11/28 14:25:02    694s] - Start Rollback Level : -5
[11/28 14:25:02    694s] - Legalized            : On
[11/28 14:25:02    694s] - Window Based         : Off
[11/28 14:25:02    694s] - eDen incr mode       : Off
[11/28 14:25:02    694s] - Small incr mode      : Off
[11/28 14:25:02    694s] 
[11/28 14:25:02    694s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2477.8M
[11/28 14:25:02    694s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.011, MEM:2477.8M
[11/28 14:25:02    694s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2477.8M
[11/28 14:25:02    694s] Starting Early Global Route congestion estimation: mem = 2477.8M
[11/28 14:25:02    694s] (I)       Started Import and model ( Curr Mem: 2477.82 MB )
[11/28 14:25:02    694s] (I)       Started Create place DB ( Curr Mem: 2477.82 MB )
[11/28 14:25:02    694s] (I)       Started Import place data ( Curr Mem: 2477.82 MB )
[11/28 14:25:02    694s] (I)       Started Read instances and placement ( Curr Mem: 2477.82 MB )
[11/28 14:25:02    694s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2484.20 MB )
[11/28 14:25:02    694s] (I)       Started Read nets ( Curr Mem: 2484.20 MB )
[11/28 14:25:02    694s] (I)       Finished Read nets ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] (I)       Finished Import place data ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] (I)       Finished Create place DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] (I)       Started Create route DB ( Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] (I)       == Non-default Options ==
[11/28 14:25:02    694s] (I)       Maximum routing layer                              : 6
[11/28 14:25:02    694s] (I)       Number of threads                                  : 1
[11/28 14:25:02    694s] (I)       Use non-blocking free Dbs wires                    : false
[11/28 14:25:02    694s] (I)       Method to set GCell size                           : row
[11/28 14:25:02    694s] (I)       Counted 6678 PG shapes. We will not process PG shapes layer by layer.
[11/28 14:25:02    694s] (I)       Started Import route data (1T) ( Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] (I)       ============== Pin Summary ==============
[11/28 14:25:02    694s] (I)       +-------+--------+---------+------------+
[11/28 14:25:02    694s] (I)       | Layer | # pins | % total |      Group |
[11/28 14:25:02    694s] (I)       +-------+--------+---------+------------+
[11/28 14:25:02    694s] (I)       |     1 |  85295 |  100.00 |        Pin |
[11/28 14:25:02    694s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/28 14:25:02    694s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/28 14:25:02    694s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/28 14:25:02    694s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/28 14:25:02    694s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/28 14:25:02    694s] (I)       +-------+--------+---------+------------+
[11/28 14:25:02    694s] (I)       Use row-based GCell size
[11/28 14:25:02    694s] (I)       Use row-based GCell align
[11/28 14:25:02    694s] (I)       GCell unit size   : 5040
[11/28 14:25:02    694s] (I)       GCell multiplier  : 1
[11/28 14:25:02    694s] (I)       GCell row height  : 5040
[11/28 14:25:02    694s] (I)       Actual row height : 5040
[11/28 14:25:02    694s] (I)       GCell align ref   : 240560 240800
[11/28 14:25:02    694s] [NR-eGR] Track table information for default rule: 
[11/28 14:25:02    694s] [NR-eGR] metal1 has no routable track
[11/28 14:25:02    694s] [NR-eGR] metal2 has single uniform track structure
[11/28 14:25:02    694s] [NR-eGR] metal3 has single uniform track structure
[11/28 14:25:02    694s] [NR-eGR] metal4 has single uniform track structure
[11/28 14:25:02    694s] [NR-eGR] metal5 has single uniform track structure
[11/28 14:25:02    694s] [NR-eGR] metal6 has single uniform track structure
[11/28 14:25:02    694s] (I)       =================== Default via ====================
[11/28 14:25:02    694s] (I)       +---+------------------+---------------------------+
[11/28 14:25:02    694s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/28 14:25:02    694s] (I)       +---+------------------+---------------------------+
[11/28 14:25:02    694s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/28 14:25:02    694s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/28 14:25:02    694s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/28 14:25:02    694s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/28 14:25:02    694s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/28 14:25:02    694s] (I)       +---+------------------+---------------------------+
[11/28 14:25:02    694s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] (I)       Started Read routing blockages ( Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] (I)       Started Read instance blockages ( Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] (I)       Started Read PG blockages ( Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] [NR-eGR] Read 6714 PG shapes
[11/28 14:25:02    694s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] (I)       Started Read boundary cut boxes ( Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] [NR-eGR] #Routing Blockages  : 0
[11/28 14:25:02    694s] [NR-eGR] #Instance Blockages : 3274
[11/28 14:25:02    694s] [NR-eGR] #PG Blockages       : 6714
[11/28 14:25:02    694s] [NR-eGR] #Halo Blockages     : 0
[11/28 14:25:02    694s] [NR-eGR] #Boundary Blockages : 0
[11/28 14:25:02    694s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] (I)       Started Read blackboxes ( Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/28 14:25:02    694s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] (I)       Started Read prerouted ( Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] [NR-eGR] Num Prerouted Nets = 84  Num Prerouted Wires = 7386
[11/28 14:25:02    694s] (I)       Finished Read prerouted ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] (I)       Started Read unlegalized nets ( Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] (I)       Started Read nets ( Curr Mem: 2490.70 MB )
[11/28 14:25:02    694s] [NR-eGR] Read numTotalNets=24528  numIgnoredNets=84
[11/28 14:25:02    694s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2496.48 MB )
[11/28 14:25:02    694s] (I)       Started Set up via pillars ( Curr Mem: 2496.48 MB )
[11/28 14:25:02    694s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2496.48 MB )
[11/28 14:25:02    694s] (I)       early_global_route_priority property id does not exist.
[11/28 14:25:02    694s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2496.48 MB )
[11/28 14:25:02    694s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2496.48 MB )
[11/28 14:25:02    694s] (I)       Model blockages into capacity
[11/28 14:25:02    694s] (I)       Read Num Blocks=9988  Num Prerouted Wires=7386  Num CS=0
[11/28 14:25:02    694s] (I)       Started Initialize 3D capacity ( Curr Mem: 2496.48 MB )
[11/28 14:25:02    694s] (I)       Layer 1 (V) : #blockages 6254 : #preroutes 3955
[11/28 14:25:02    694s] (I)       Layer 2 (H) : #blockages 2442 : #preroutes 2896
[11/28 14:25:02    694s] (I)       Layer 3 (V) : #blockages 739 : #preroutes 525
[11/28 14:25:02    694s] (I)       Layer 4 (H) : #blockages 281 : #preroutes 10
[11/28 14:25:02    694s] (I)       Layer 5 (V) : #blockages 272 : #preroutes 0
[11/28 14:25:02    694s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2496.48 MB )
[11/28 14:25:02    694s] (I)       -- layer congestion ratio --
[11/28 14:25:02    694s] (I)       Layer 1 : 0.100000
[11/28 14:25:02    694s] (I)       Layer 2 : 0.700000
[11/28 14:25:02    694s] (I)       Layer 3 : 0.700000
[11/28 14:25:02    694s] (I)       Layer 4 : 0.700000
[11/28 14:25:02    694s] (I)       Layer 5 : 0.700000
[11/28 14:25:02    694s] (I)       Layer 6 : 0.700000
[11/28 14:25:02    694s] (I)       ----------------------------
[11/28 14:25:02    694s] (I)       Number of ignored nets                =     84
[11/28 14:25:02    694s] (I)       Number of connected nets              =      0
[11/28 14:25:02    694s] (I)       Number of fixed nets                  =     84.  Ignored: Yes
[11/28 14:25:02    694s] (I)       Number of clock nets                  =     85.  Ignored: No
[11/28 14:25:02    694s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/28 14:25:02    694s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/28 14:25:02    694s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 14:25:02    694s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/28 14:25:02    694s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/28 14:25:02    694s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 14:25:02    694s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 14:25:02    694s] (I)       Finished Import route data (1T) ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 2496.48 MB )
[11/28 14:25:02    694s] (I)       Finished Create route DB ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 2496.48 MB )
[11/28 14:25:02    694s] (I)       Started Read aux data ( Curr Mem: 2496.48 MB )
[11/28 14:25:02    694s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2496.48 MB )
[11/28 14:25:02    694s] (I)       Started Others data preparation ( Curr Mem: 2496.48 MB )
[11/28 14:25:02    694s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2496.48 MB )
[11/28 14:25:02    694s] (I)       Started Create route kernel ( Curr Mem: 2496.48 MB )
[11/28 14:25:02    694s] (I)       Ndr track 0 does not exist
[11/28 14:25:02    694s] (I)       Ndr track 0 does not exist
[11/28 14:25:02    694s] (I)       ---------------------Grid Graph Info--------------------
[11/28 14:25:02    694s] (I)       Routing area        : (0, 0) - (1434680, 1434680)
[11/28 14:25:02    694s] (I)       Core area           : (240560, 240800) - (1194120, 1193360)
[11/28 14:25:02    694s] (I)       Site width          :   620  (dbu)
[11/28 14:25:02    694s] (I)       Row height          :  5040  (dbu)
[11/28 14:25:02    694s] (I)       GCell row height    :  5040  (dbu)
[11/28 14:25:02    694s] (I)       GCell width         :  5040  (dbu)
[11/28 14:25:02    694s] (I)       GCell height        :  5040  (dbu)
[11/28 14:25:02    694s] (I)       Grid                :   284   284     6
[11/28 14:25:02    694s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/28 14:25:02    694s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/28 14:25:02    694s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/28 14:25:02    694s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/28 14:25:02    694s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/28 14:25:02    694s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/28 14:25:02    694s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/28 14:25:02    694s] (I)       First track coord   :     0   310   280   310   280  2790
[11/28 14:25:02    694s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/28 14:25:02    694s] (I)       Total num of tracks :     0  2314  2562  2314  2562   578
[11/28 14:25:02    694s] (I)       Num of masks        :     1     1     1     1     1     1
[11/28 14:25:02    694s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/28 14:25:02    694s] (I)       --------------------------------------------------------
[11/28 14:25:02    694s] 
[11/28 14:25:02    694s] [NR-eGR] ============ Routing rule table ============
[11/28 14:25:02    694s] [NR-eGR] Rule id: 0  Nets: 0 
[11/28 14:25:02    694s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/28 14:25:02    694s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[11/28 14:25:02    694s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[11/28 14:25:02    694s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:25:02    694s] [NR-eGR] Rule id: 1  Nets: 24417 
[11/28 14:25:02    694s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/28 14:25:02    694s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/28 14:25:02    694s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:25:02    694s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:25:02    694s] [NR-eGR] ========================================
[11/28 14:25:02    694s] [NR-eGR] 
[11/28 14:25:02    694s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/28 14:25:02    694s] (I)       blocked tracks on layer2 : = 324659 / 657176 (49.40%)
[11/28 14:25:02    694s] (I)       blocked tracks on layer3 : = 351357 / 727608 (48.29%)
[11/28 14:25:02    694s] (I)       blocked tracks on layer4 : = 218535 / 657176 (33.25%)
[11/28 14:25:02    694s] (I)       blocked tracks on layer5 : = 190552 / 727608 (26.19%)
[11/28 14:25:02    694s] (I)       blocked tracks on layer6 : = 44069 / 164152 (26.85%)
[11/28 14:25:02    694s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2499.72 MB )
[11/28 14:25:02    694s] (I)       Finished Import and model ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 2499.72 MB )
[11/28 14:25:02    694s] (I)       Reset routing kernel
[11/28 14:25:02    694s] (I)       Started Global Routing ( Curr Mem: 2499.72 MB )
[11/28 14:25:02    694s] (I)       Started Initialization ( Curr Mem: 2499.72 MB )
[11/28 14:25:02    694s] (I)       totalPins=82408  totalGlobalPin=76131 (92.38%)
[11/28 14:25:02    694s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2499.72 MB )
[11/28 14:25:02    694s] (I)       Started Net group 1 ( Curr Mem: 2499.72 MB )
[11/28 14:25:02    694s] (I)       Started Generate topology ( Curr Mem: 2499.72 MB )
[11/28 14:25:02    694s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2499.72 MB )
[11/28 14:25:02    694s] (I)       total 2D Cap : 1830502 = (925877 H, 904625 V)
[11/28 14:25:02    694s] [NR-eGR] Layer group 1: route 24417 net(s) in layer range [2, 6]
[11/28 14:25:02    694s] (I)       
[11/28 14:25:02    694s] (I)       ============  Phase 1a Route ============
[11/28 14:25:02    694s] (I)       Started Phase 1a ( Curr Mem: 2499.72 MB )
[11/28 14:25:02    694s] (I)       Started Pattern routing (1T) ( Curr Mem: 2499.72 MB )
[11/28 14:25:02    694s] (I)       Finished Pattern routing (1T) ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/28 14:25:02    694s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Usage: 379527 = (186888 H, 192639 V) = (20.18% H, 21.29% V) = (9.419e+05um H, 9.709e+05um V)
[11/28 14:25:02    694s] (I)       Started Add via demand to 2D ( Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       
[11/28 14:25:02    694s] (I)       ============  Phase 1b Route ============
[11/28 14:25:02    694s] (I)       Started Phase 1b ( Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Finished Monotonic routing (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Usage: 380471 = (187364 H, 193107 V) = (20.24% H, 21.35% V) = (9.443e+05um H, 9.733e+05um V)
[11/28 14:25:02    694s] (I)       Overflow of layer group 1: 0.29% H + 1.32% V. EstWL: 1.917574e+06um
[11/28 14:25:02    694s] (I)       Congestion metric : 0.29%H 1.32%V, 1.62%HV
[11/28 14:25:02    694s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/28 14:25:02    694s] (I)       Finished Phase 1b ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       
[11/28 14:25:02    694s] (I)       ============  Phase 1c Route ============
[11/28 14:25:02    694s] (I)       Started Phase 1c ( Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Started Two level routing ( Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Level2 Grid: 57 x 57
[11/28 14:25:02    694s] (I)       Started Two Level Routing ( Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Usage: 380474 = (187365 H, 193109 V) = (20.24% H, 21.35% V) = (9.443e+05um H, 9.733e+05um V)
[11/28 14:25:02    694s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       
[11/28 14:25:02    694s] (I)       ============  Phase 1d Route ============
[11/28 14:25:02    694s] (I)       Started Phase 1d ( Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Started Detoured routing ( Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Usage: 380504 = (187365 H, 193139 V) = (20.24% H, 21.35% V) = (9.443e+05um H, 9.734e+05um V)
[11/28 14:25:02    694s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       
[11/28 14:25:02    694s] (I)       ============  Phase 1e Route ============
[11/28 14:25:02    694s] (I)       Started Phase 1e ( Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Started Route legalization ( Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Usage: 380504 = (187365 H, 193139 V) = (20.24% H, 21.35% V) = (9.443e+05um H, 9.734e+05um V)
[11/28 14:25:02    694s] [NR-eGR] Early Global Route overflow of layer group 1: 0.25% H + 1.25% V. EstWL: 1.917740e+06um
[11/28 14:25:02    694s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       
[11/28 14:25:02    694s] (I)       ============  Phase 1l Route ============
[11/28 14:25:02    694s] (I)       Started Phase 1l ( Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Started Layer assignment (1T) ( Curr Mem: 2510.72 MB )
[11/28 14:25:02    694s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:03    694s] (I)       Finished Layer assignment (1T) ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:03    694s] (I)       Finished Phase 1l ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:03    694s] (I)       Finished Net group 1 ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:03    694s] (I)       Started Clean cong LA ( Curr Mem: 2510.72 MB )
[11/28 14:25:03    694s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:03    694s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/28 14:25:03    694s] (I)       Layer  2:     338514    115862      1918      282492      370854    (43.24%) 
[11/28 14:25:03    694s] (I)       Layer  3:     382529    107854       456      305253      418095    (42.20%) 
[11/28 14:25:03    694s] (I)       Layer  4:     444521    112094       577      195860      457485    (29.98%) 
[11/28 14:25:03    694s] (I)       Layer  5:     543010    104867       127      168462      554886    (23.29%) 
[11/28 14:25:03    694s] (I)       Layer  6:     121218     23772       342       40226      123110    (24.63%) 
[11/28 14:25:03    694s] (I)       Total:       1829792    464449      3420      992293     1924430    (34.02%) 
[11/28 14:25:03    694s] (I)       
[11/28 14:25:03    694s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 14:25:03    694s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/28 14:25:03    694s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/28 14:25:03    694s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[11/28 14:25:03    694s] [NR-eGR] --------------------------------------------------------------------------------
[11/28 14:25:03    694s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/28 14:25:03    694s] [NR-eGR]  metal2  (2)      1241( 2.72%)       105( 0.23%)         5( 0.01%)   ( 2.96%) 
[11/28 14:25:03    694s] [NR-eGR]  metal3  (3)       319( 0.69%)        24( 0.05%)         0( 0.00%)   ( 0.74%) 
[11/28 14:25:03    694s] [NR-eGR]  metal4  (4)       474( 0.84%)        11( 0.02%)         0( 0.00%)   ( 0.86%) 
[11/28 14:25:03    694s] [NR-eGR]  metal5  (5)       107( 0.17%)         1( 0.00%)         0( 0.00%)   ( 0.18%) 
[11/28 14:25:03    694s] [NR-eGR]  metal6  (6)       287( 0.47%)         4( 0.01%)         0( 0.00%)   ( 0.48%) 
[11/28 14:25:03    694s] [NR-eGR] --------------------------------------------------------------------------------
[11/28 14:25:03    694s] [NR-eGR] Total             2428( 0.90%)       145( 0.05%)         5( 0.00%)   ( 0.95%) 
[11/28 14:25:03    694s] [NR-eGR] 
[11/28 14:25:03    694s] (I)       Finished Global Routing ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:03    694s] (I)       Started Export 3D cong map ( Curr Mem: 2510.72 MB )
[11/28 14:25:03    694s] (I)       total 2D Cap : 1832868 = (927127 H, 905741 V)
[11/28 14:25:03    694s] (I)       Started Export 2D cong map ( Curr Mem: 2510.72 MB )
[11/28 14:25:03    694s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.26% H + 0.83% V
[11/28 14:25:03    694s] [NR-eGR] Overflow after Early Global Route 0.32% H + 0.94% V
[11/28 14:25:03    694s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:03    694s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:03    694s] Early Global Route congestion estimation runtime: 0.53 seconds, mem = 2510.7M
[11/28 14:25:03    694s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.530, REAL:0.532, MEM:2510.7M
[11/28 14:25:03    694s] OPERPROF: Starting HotSpotCal at level 1, MEM:2510.7M
[11/28 14:25:03    694s] [hotspot] +------------+---------------+---------------+
[11/28 14:25:03    694s] [hotspot] |            |   max hotspot | total hotspot |
[11/28 14:25:03    694s] [hotspot] +------------+---------------+---------------+
[11/28 14:25:03    694s] [hotspot] | normalized |          1.84 |          3.15 |
[11/28 14:25:03    694s] [hotspot] +------------+---------------+---------------+
[11/28 14:25:03    694s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.84, normalized total congestion hotspot area = 3.15 (area is in unit of 4 std-cell row bins)
[11/28 14:25:03    694s] [hotspot] max/total 1.84/3.15, big hotspot (>10) total 0.00
[11/28 14:25:03    694s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/28 14:25:03    694s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:25:03    694s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/28 14:25:03    694s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:25:03    694s] [hotspot] |  1  |   729.44   528.08   810.08   608.72 |        1.57   |
[11/28 14:25:03    694s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:25:03    694s] [hotspot] |  2  |   608.48   528.08   689.12   608.72 |        0.79   |
[11/28 14:25:03    694s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:25:03    694s] [hotspot] |  3  |   527.84   568.40   608.48   649.04 |        0.26   |
[11/28 14:25:03    694s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:25:03    694s] [hotspot] |  4  |   810.08   568.40   890.72   649.04 |        0.26   |
[11/28 14:25:03    694s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:25:03    694s] [hotspot] |  5  |   527.84  1092.56   608.48  1173.20 |        0.26   |
[11/28 14:25:03    694s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:25:03    694s] Top 5 hotspots total area: 3.15
[11/28 14:25:03    694s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.006, MEM:2510.7M
[11/28 14:25:03    694s] Skipped repairing congestion.
[11/28 14:25:03    694s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2510.7M
[11/28 14:25:03    694s] Starting Early Global Route wiring: mem = 2510.7M
[11/28 14:25:03    694s] (I)       ============= Track Assignment ============
[11/28 14:25:03    694s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2510.72 MB )
[11/28 14:25:03    694s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:03    694s] (I)       Started Track Assignment (1T) ( Curr Mem: 2510.72 MB )
[11/28 14:25:03    694s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[11/28 14:25:03    694s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:03    694s] (I)       Run Multi-thread track assignment
[11/28 14:25:03    694s] (I)       Finished Track Assignment (1T) ( CPU: 0.22 sec, Real: 0.21 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:03    694s] (I)       Started Export ( Curr Mem: 2510.72 MB )
[11/28 14:25:03    694s] [NR-eGR] Started Export DB wires ( Curr Mem: 2510.72 MB )
[11/28 14:25:03    694s] [NR-eGR] Started Export all nets ( Curr Mem: 2510.72 MB )
[11/28 14:25:03    695s] [NR-eGR] Finished Export all nets ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:03    695s] [NR-eGR] Started Set wire vias ( Curr Mem: 2510.72 MB )
[11/28 14:25:03    695s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:03    695s] [NR-eGR] Finished Export DB wires ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:03    695s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:03    695s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 85237
[11/28 14:25:03    695s] [NR-eGR] metal2  (2V) length: 3.883896e+05um, number of vias: 115418
[11/28 14:25:03    695s] [NR-eGR] metal3  (3H) length: 4.626515e+05um, number of vias: 26150
[11/28 14:25:03    695s] [NR-eGR] metal4  (4V) length: 5.207526e+05um, number of vias: 13120
[11/28 14:25:03    695s] [NR-eGR] metal5  (5H) length: 5.227904e+05um, number of vias: 3126
[11/28 14:25:03    695s] [NR-eGR] metal6  (6V) length: 1.205200e+05um, number of vias: 0
[11/28 14:25:03    695s] [NR-eGR] Total length: 2.015104e+06um, number of vias: 243051
[11/28 14:25:03    695s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:03    695s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/28 14:25:03    695s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:03    695s] (I)       Started Update net boxes ( Curr Mem: 2510.72 MB )
[11/28 14:25:03    695s] (I)       Finished Update net boxes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:03    695s] (I)       Started Update timing ( Curr Mem: 2510.72 MB )
[11/28 14:25:03    695s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:03    695s] (I)       Finished Export ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2510.72 MB )
[11/28 14:25:03    695s] (I)       Started Postprocess design ( Curr Mem: 2510.72 MB )
[11/28 14:25:03    695s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2494.72 MB )
[11/28 14:25:03    695s] Early Global Route wiring runtime: 0.47 seconds, mem = 2494.7M
[11/28 14:25:03    695s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.470, REAL:0.472, MEM:2494.7M
[11/28 14:25:03    695s] Tdgp not successfully inited but do clear! skip clearing
[11/28 14:25:03    695s] End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
[11/28 14:25:03    695s] *** IncrReplace #2 [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:11:35.1/0:23:58.2 (0.5), mem = 2489.7M
[11/28 14:25:03    695s] 
[11/28 14:25:03    695s] =============================================================================================
[11/28 14:25:03    695s]  Step TAT Report for IncrReplace #2                                             20.15-s105_1
[11/28 14:25:03    695s] =============================================================================================
[11/28 14:25:03    695s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:25:03    695s] ---------------------------------------------------------------------------------------------
[11/28 14:25:03    695s] [ MISC                   ]          0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[11/28 14:25:03    695s] ---------------------------------------------------------------------------------------------
[11/28 14:25:03    695s]  IncrReplace #2 TOTAL               0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[11/28 14:25:03    695s] ---------------------------------------------------------------------------------------------
[11/28 14:25:03    695s] 
[11/28 14:25:03    695s]     Congestion Repair done. (took cpu=0:00:01.0 real=0:00:01.0)
[11/28 14:25:03    695s]   CCOpt: Starting congestion repair using flow wrapper done.
[11/28 14:25:03    695s] OPERPROF: Starting DPlace-Init at level 1, MEM:2489.7M
[11/28 14:25:03    695s] z: 2, totalTracks: 1
[11/28 14:25:03    695s] z: 4, totalTracks: 1
[11/28 14:25:03    695s] z: 6, totalTracks: 1
[11/28 14:25:03    695s] #spOpts: N=180 hrOri=1 hrSnap=1 
[11/28 14:25:03    695s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2489.7M
[11/28 14:25:03    695s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2489.7M
[11/28 14:25:03    695s] Core basic site is core_5040
[11/28 14:25:03    695s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2489.7M
[11/28 14:25:03    695s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.004, MEM:2489.7M
[11/28 14:25:03    695s] Fast DP-INIT is on for default
[11/28 14:25:03    695s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 14:25:03    695s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.014, MEM:2489.7M
[11/28 14:25:03    695s] OPERPROF:     Starting CMU at level 3, MEM:2489.7M
[11/28 14:25:03    695s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2489.7M
[11/28 14:25:03    695s] 
[11/28 14:25:03    695s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:25:03    695s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:2489.7M
[11/28 14:25:03    695s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2489.7M
[11/28 14:25:03    695s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2489.7M
[11/28 14:25:03    695s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2489.7MB).
[11/28 14:25:03    695s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.039, MEM:2489.7M
[11/28 14:25:03    695s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.8 real=0:00:01.8)
[11/28 14:25:03    695s]   Leaving CCOpt scope - extractRC...
[11/28 14:25:03    695s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/28 14:25:03    695s] Extraction called for design 'CHIP' of instances=22008 and nets=24530 using extraction engine 'preRoute' .
[11/28 14:25:03    695s] PreRoute RC Extraction called for design CHIP.
[11/28 14:25:03    695s] RC Extraction called in multi-corner(1) mode.
[11/28 14:25:03    695s] RCMode: PreRoute
[11/28 14:25:03    695s]       RC Corner Indexes            0   
[11/28 14:25:03    695s] Capacitance Scaling Factor   : 1.00000 
[11/28 14:25:03    695s] Resistance Scaling Factor    : 1.00000 
[11/28 14:25:03    695s] Clock Cap. Scaling Factor    : 1.00000 
[11/28 14:25:03    695s] Clock Res. Scaling Factor    : 1.00000 
[11/28 14:25:03    695s] Shrink Factor                : 1.00000
[11/28 14:25:03    695s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/28 14:25:03    695s] Using capacitance table file ...
[11/28 14:25:03    695s] 
[11/28 14:25:03    695s] Trim Metal Layers:
[11/28 14:25:03    695s] LayerId::1 widthSet size::4
[11/28 14:25:03    695s] LayerId::2 widthSet size::4
[11/28 14:25:03    695s] LayerId::3 widthSet size::4
[11/28 14:25:03    695s] LayerId::4 widthSet size::4
[11/28 14:25:03    695s] LayerId::5 widthSet size::4
[11/28 14:25:03    695s] LayerId::6 widthSet size::2
[11/28 14:25:03    695s] Updating RC grid for preRoute extraction ...
[11/28 14:25:03    695s] eee: pegSigSF::1.070000
[11/28 14:25:03    695s] Initializing multi-corner capacitance tables ... 
[11/28 14:25:03    695s] Initializing multi-corner resistance tables ...
[11/28 14:25:03    695s] eee: l::1 avDens::0.097943 usedTrk::3715.465275 availTrk::37935.157124 sigTrk::3715.465275
[11/28 14:25:03    695s] eee: l::2 avDens::0.227393 usedTrk::8759.797211 availTrk::38522.709598 sigTrk::8759.797211
[11/28 14:25:03    695s] eee: l::3 avDens::0.239022 usedTrk::10205.905706 availTrk::42698.601478 sigTrk::10205.905706
[11/28 14:25:03    695s] eee: l::4 avDens::0.339748 usedTrk::10347.309120 availTrk::30455.843998 sigTrk::10347.309120
[11/28 14:25:03    695s] eee: l::5 avDens::0.298143 usedTrk::10376.314290 availTrk::34803.171617 sigTrk::10376.314290
[11/28 14:25:03    695s] eee: l::6 avDens::0.347932 usedTrk::2382.884043 availTrk::6848.709677 sigTrk::2391.269045
[11/28 14:25:03    695s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:25:03    695s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.481194 ; uaWl: 1.000000 ; uaWlH: 0.582331 ; aWlH: 0.000000 ; Pmax: 0.920500 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 77 ; 
[11/28 14:25:03    695s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2489.719M)
[11/28 14:25:03    695s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/28 14:25:03    695s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:03    695s]   Not writing Steiner routes to the DB after clustering cong repair call.
[11/28 14:25:03    695s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[11/28 14:25:03    695s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 14:25:03    695s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[11/28 14:25:03    695s] End AAE Lib Interpolated Model. (MEM=2489.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:25:03    695s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:03    695s]   Clock DAG stats after clustering cong repair call:
[11/28 14:25:03    695s]     cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:03    695s]     misc counts      : r=1, pp=0
[11/28 14:25:03    695s]     cell areas       : b=0.000um^2, i=4102.862um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12877.177um^2
[11/28 14:25:03    695s]     cell capacitance : b=0.000pF, i=4.822pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.826pF
[11/28 14:25:03    695s]     sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:03    695s]     wire capacitance : top=0.000pF, trunk=1.110pF, leaf=5.201pF, total=6.312pF
[11/28 14:25:03    695s]     wire lengths     : top=0.000um, trunk=7274.416um, leaf=32322.510um, total=39596.926um
[11/28 14:25:03    695s]     hp wire lengths  : top=0.000um, trunk=7249.560um, leaf=11914.750um, total=19164.310um
[11/28 14:25:03    695s]   Clock DAG net violations after clustering cong repair call:
[11/28 14:25:03    695s]     Remaining Transition : {count=2, worst=[0.278ns, 0.003ns]} avg=0.141ns sd=0.194ns sum=0.281ns
[11/28 14:25:03    695s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[11/28 14:25:03    695s]     Trunk : target=0.222ns count=36 avg=0.172ns sd=0.062ns min=0.098ns max=0.500ns {6 <= 0.133ns, 15 <= 0.178ns, 13 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns} {1 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:03    695s]     Leaf  : target=0.222ns count=49 avg=0.198ns sd=0.007ns min=0.185ns max=0.212ns {0 <= 0.133ns, 0 <= 0.178ns, 28 <= 0.200ns, 20 <= 0.211ns, 1 <= 0.222ns}
[11/28 14:25:03    695s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[11/28 14:25:03    695s]      Invs: INV12CK: 80 INV8CK: 3 
[11/28 14:25:03    695s]    Logics: XMD: 1 
[11/28 14:25:03    695s]   Primary reporting skew groups after clustering cong repair call:
[11/28 14:25:03    695s]     skew_group clk/func_mode: insertion delay [min=1.676, max=1.816, avg=1.753, sd=0.037], skew [0.140 vs 0.134*], 97.7% {1.680, 1.814} (wid=0.098 ws=0.052) (gid=1.723 gs=0.096)
[11/28 14:25:03    695s]         min path sink: CORE/img_reg_4__12__1_/CK
[11/28 14:25:03    695s]         max path sink: CORE/img_reg_2__15__3_/CK
[11/28 14:25:03    695s]   Skew group summary after clustering cong repair call:
[11/28 14:25:03    695s]     skew_group clk/func_mode: insertion delay [min=1.676, max=1.816, avg=1.753, sd=0.037], skew [0.140 vs 0.134*], 97.7% {1.680, 1.814} (wid=0.098 ws=0.052) (gid=1.723 gs=0.096)
[11/28 14:25:03    695s]   CongRepair After Initial Clustering done. (took cpu=0:00:02.2 real=0:00:02.2)
[11/28 14:25:03    695s]   Stage::Clustering done. (took cpu=0:00:04.7 real=0:00:04.7)
[11/28 14:25:03    695s]   Stage::DRV Fixing...
[11/28 14:25:03    695s]   Fixing clock tree slew time and max cap violations...
[11/28 14:25:03    695s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...**WARN: (IMPCCOPT-2340):	Unfixable transition violation found at clk. The SDC-specified input transition 0.500ns is greater than the transition target of 0.222ns in corner Delay_Corner_max:setup.late.
[11/28 14:25:03    695s] 100% 
[11/28 14:25:03    695s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[11/28 14:25:03    695s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:03    695s]       misc counts      : r=1, pp=0
[11/28 14:25:03    695s]       cell areas       : b=0.000um^2, i=4087.238um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12861.553um^2
[11/28 14:25:03    695s]       cell capacitance : b=0.000pF, i=4.802pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.806pF
[11/28 14:25:03    695s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:03    695s]       wire capacitance : top=0.000pF, trunk=1.110pF, leaf=5.201pF, total=6.312pF
[11/28 14:25:03    695s]       wire lengths     : top=0.000um, trunk=7274.416um, leaf=32322.510um, total=39596.926um
[11/28 14:25:03    695s]       hp wire lengths  : top=0.000um, trunk=7250.800um, leaf=11914.750um, total=19165.550um
[11/28 14:25:03    695s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[11/28 14:25:03    695s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:03    695s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[11/28 14:25:03    695s]       Trunk : target=0.222ns count=36 avg=0.172ns sd=0.061ns min=0.109ns max=0.500ns {6 <= 0.133ns, 15 <= 0.178ns, 14 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:03    695s]       Leaf  : target=0.222ns count=49 avg=0.198ns sd=0.007ns min=0.185ns max=0.212ns {0 <= 0.133ns, 0 <= 0.178ns, 28 <= 0.200ns, 20 <= 0.211ns, 1 <= 0.222ns}
[11/28 14:25:03    695s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[11/28 14:25:03    695s]        Invs: INV12CK: 79 INV8CK: 4 
[11/28 14:25:03    695s]      Logics: XMD: 1 
[11/28 14:25:03    695s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[11/28 14:25:03    695s]       skew_group clk/func_mode: insertion delay [min=1.668, max=1.808], skew [0.140 vs 0.134*]
[11/28 14:25:03    695s]           min path sink: CORE/img_reg_4__12__1_/CK
[11/28 14:25:03    695s]           max path sink: CORE/img_reg_2__15__3_/CK
[11/28 14:25:03    695s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[11/28 14:25:03    695s]       skew_group clk/func_mode: insertion delay [min=1.668, max=1.808], skew [0.140 vs 0.134*]
[11/28 14:25:03    695s]     Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:03    695s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:03    695s]   Fixing clock tree slew time and max cap violations - detailed pass...
[11/28 14:25:03    695s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/28 14:25:03    695s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/28 14:25:03    695s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:03    695s]       misc counts      : r=1, pp=0
[11/28 14:25:03    695s]       cell areas       : b=0.000um^2, i=4087.238um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12861.553um^2
[11/28 14:25:03    695s]       cell capacitance : b=0.000pF, i=4.802pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.806pF
[11/28 14:25:03    695s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:03    695s]       wire capacitance : top=0.000pF, trunk=1.110pF, leaf=5.201pF, total=6.312pF
[11/28 14:25:03    695s]       wire lengths     : top=0.000um, trunk=7274.416um, leaf=32322.510um, total=39596.926um
[11/28 14:25:03    695s]       hp wire lengths  : top=0.000um, trunk=7250.800um, leaf=11914.750um, total=19165.550um
[11/28 14:25:03    695s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/28 14:25:03    695s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:03    695s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/28 14:25:03    695s]       Trunk : target=0.222ns count=36 avg=0.172ns sd=0.061ns min=0.109ns max=0.500ns {6 <= 0.133ns, 15 <= 0.178ns, 14 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:03    695s]       Leaf  : target=0.222ns count=49 avg=0.198ns sd=0.007ns min=0.185ns max=0.212ns {0 <= 0.133ns, 0 <= 0.178ns, 28 <= 0.200ns, 20 <= 0.211ns, 1 <= 0.222ns}
[11/28 14:25:03    695s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[11/28 14:25:03    695s]        Invs: INV12CK: 79 INV8CK: 4 
[11/28 14:25:03    695s]      Logics: XMD: 1 
[11/28 14:25:03    695s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/28 14:25:03    695s]       skew_group clk/func_mode: insertion delay [min=1.668, max=1.808, avg=1.745, sd=0.037], skew [0.140 vs 0.134*], 97.7% {1.672, 1.806} (wid=0.096 ws=0.052) (gid=1.716 gs=0.096)
[11/28 14:25:03    695s]           min path sink: CORE/img_reg_4__12__1_/CK
[11/28 14:25:03    695s]           max path sink: CORE/img_reg_2__15__3_/CK
[11/28 14:25:03    695s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/28 14:25:03    695s]       skew_group clk/func_mode: insertion delay [min=1.668, max=1.808, avg=1.745, sd=0.037], skew [0.140 vs 0.134*], 97.7% {1.672, 1.806} (wid=0.096 ws=0.052) (gid=1.716 gs=0.096)
[11/28 14:25:03    695s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:03    695s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:03    695s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:03    695s]   Stage::Insertion Delay Reduction...
[11/28 14:25:03    695s]   Removing unnecessary root buffering...
[11/28 14:25:03    695s]     Clock DAG stats after 'Removing unnecessary root buffering':
[11/28 14:25:03    695s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:03    695s]       misc counts      : r=1, pp=0
[11/28 14:25:03    695s]       cell areas       : b=0.000um^2, i=4087.238um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12861.553um^2
[11/28 14:25:03    695s]       cell capacitance : b=0.000pF, i=4.802pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.806pF
[11/28 14:25:03    695s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:03    695s]       wire capacitance : top=0.000pF, trunk=1.110pF, leaf=5.201pF, total=6.312pF
[11/28 14:25:03    695s]       wire lengths     : top=0.000um, trunk=7274.416um, leaf=32322.510um, total=39596.926um
[11/28 14:25:03    695s]       hp wire lengths  : top=0.000um, trunk=7250.800um, leaf=11914.750um, total=19165.550um
[11/28 14:25:03    695s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[11/28 14:25:03    695s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:03    695s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[11/28 14:25:03    695s]       Trunk : target=0.222ns count=36 avg=0.172ns sd=0.061ns min=0.109ns max=0.500ns {6 <= 0.133ns, 15 <= 0.178ns, 14 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:03    695s]       Leaf  : target=0.222ns count=49 avg=0.198ns sd=0.007ns min=0.185ns max=0.212ns {0 <= 0.133ns, 0 <= 0.178ns, 28 <= 0.200ns, 20 <= 0.211ns, 1 <= 0.222ns}
[11/28 14:25:03    695s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[11/28 14:25:03    695s]        Invs: INV12CK: 79 INV8CK: 4 
[11/28 14:25:03    695s]      Logics: XMD: 1 
[11/28 14:25:03    695s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[11/28 14:25:03    695s]       skew_group clk/func_mode: insertion delay [min=1.668, max=1.808], skew [0.140 vs 0.134*]
[11/28 14:25:03    695s]           min path sink: CORE/img_reg_4__12__1_/CK
[11/28 14:25:03    695s]           max path sink: CORE/img_reg_2__15__3_/CK
[11/28 14:25:03    695s]     Skew group summary after 'Removing unnecessary root buffering':
[11/28 14:25:03    695s]       skew_group clk/func_mode: insertion delay [min=1.668, max=1.808], skew [0.140 vs 0.134*]
[11/28 14:25:03    695s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:03    695s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:03    695s]   Removing unconstrained drivers...
[11/28 14:25:03    695s]     Clock DAG stats after 'Removing unconstrained drivers':
[11/28 14:25:03    695s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:03    695s]       misc counts      : r=1, pp=0
[11/28 14:25:03    695s]       cell areas       : b=0.000um^2, i=4087.238um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12861.553um^2
[11/28 14:25:03    695s]       cell capacitance : b=0.000pF, i=4.802pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.806pF
[11/28 14:25:03    695s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:03    695s]       wire capacitance : top=0.000pF, trunk=1.110pF, leaf=5.201pF, total=6.312pF
[11/28 14:25:03    695s]       wire lengths     : top=0.000um, trunk=7274.416um, leaf=32322.510um, total=39596.926um
[11/28 14:25:03    695s]       hp wire lengths  : top=0.000um, trunk=7250.800um, leaf=11914.750um, total=19165.550um
[11/28 14:25:03    695s]     Clock DAG net violations after 'Removing unconstrained drivers':
[11/28 14:25:03    695s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:03    695s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[11/28 14:25:03    695s]       Trunk : target=0.222ns count=36 avg=0.172ns sd=0.061ns min=0.109ns max=0.500ns {6 <= 0.133ns, 15 <= 0.178ns, 14 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:03    695s]       Leaf  : target=0.222ns count=49 avg=0.198ns sd=0.007ns min=0.185ns max=0.212ns {0 <= 0.133ns, 0 <= 0.178ns, 28 <= 0.200ns, 20 <= 0.211ns, 1 <= 0.222ns}
[11/28 14:25:03    695s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[11/28 14:25:03    695s]        Invs: INV12CK: 79 INV8CK: 4 
[11/28 14:25:03    695s]      Logics: XMD: 1 
[11/28 14:25:03    695s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[11/28 14:25:03    695s]       skew_group clk/func_mode: insertion delay [min=1.668, max=1.808], skew [0.140 vs 0.134*]
[11/28 14:25:03    695s]           min path sink: CORE/img_reg_4__12__1_/CK
[11/28 14:25:03    695s]           max path sink: CORE/img_reg_2__15__3_/CK
[11/28 14:25:03    695s]     Skew group summary after 'Removing unconstrained drivers':
[11/28 14:25:03    695s]       skew_group clk/func_mode: insertion delay [min=1.668, max=1.808], skew [0.140 vs 0.134*]
[11/28 14:25:03    695s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:03    695s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:03    695s]   
[11/28 14:25:03    695s]   Slew violating nets across all clock trees:
[11/28 14:25:03    695s]   ===========================================
[11/28 14:25:03    695s]   
[11/28 14:25:03    695s]   Target and measured clock slews (in ns):
[11/28 14:25:03    695s]   
[11/28 14:25:03    695s]   ---------------------------------------------------------------------------------------------------
[11/28 14:25:03    695s]   Half corner                    Slew target    Slew achieved    Net    Comment
[11/28 14:25:03    695s]   ---------------------------------------------------------------------------------------------------
[11/28 14:25:03    695s]   Delay_Corner_max:setup.late       0.222           0.500        clk    Marked as don't touch by user
[11/28 14:25:03    695s]   ---------------------------------------------------------------------------------------------------
[11/28 14:25:03    695s]   
[11/28 14:25:03    695s]   Found a net with slew violations that have been marked as don't touch. 
[11/28 14:25:03    695s]   CCOpt will not be able to fix these violations directly.
[11/28 14:25:03    695s]   Consider removing the don't touch flag: {dbSet [dbGetNetByName net].isDontTouch 0}.
[11/28 14:25:03    695s]   
[11/28 14:25:03    695s]   
[11/28 14:25:03    695s]   Reducing insertion delay 1...
[11/28 14:25:03    695s]     Accumulated time to calculate placeable region: 0
[11/28 14:25:03    695s]     Accumulated time to calculate placeable region: 0
[11/28 14:25:03    695s]     Accumulated time to calculate placeable region: 0
[11/28 14:25:04    695s]     Accumulated time to calculate placeable region: 0
[11/28 14:25:04    695s]     Clock DAG stats after 'Reducing insertion delay 1':
[11/28 14:25:04    695s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:04    695s]       misc counts      : r=1, pp=0
[11/28 14:25:04    695s]       cell areas       : b=0.000um^2, i=4087.238um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12861.553um^2
[11/28 14:25:04    695s]       cell capacitance : b=0.000pF, i=4.802pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.806pF
[11/28 14:25:04    695s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:04    695s]       wire capacitance : top=0.000pF, trunk=1.110pF, leaf=5.201pF, total=6.312pF
[11/28 14:25:04    695s]       wire lengths     : top=0.000um, trunk=7274.416um, leaf=32322.510um, total=39596.926um
[11/28 14:25:04    695s]       hp wire lengths  : top=0.000um, trunk=7250.800um, leaf=11914.750um, total=19165.550um
[11/28 14:25:04    695s]     Clock DAG net violations after 'Reducing insertion delay 1':
[11/28 14:25:04    695s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:04    695s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[11/28 14:25:04    695s]       Trunk : target=0.222ns count=36 avg=0.172ns sd=0.061ns min=0.109ns max=0.500ns {6 <= 0.133ns, 15 <= 0.178ns, 14 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:04    695s]       Leaf  : target=0.222ns count=49 avg=0.198ns sd=0.007ns min=0.185ns max=0.212ns {0 <= 0.133ns, 0 <= 0.178ns, 28 <= 0.200ns, 20 <= 0.211ns, 1 <= 0.222ns}
[11/28 14:25:04    695s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[11/28 14:25:04    695s]        Invs: INV12CK: 79 INV8CK: 4 
[11/28 14:25:04    695s]      Logics: XMD: 1 
[11/28 14:25:04    695s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[11/28 14:25:04    695s]       skew_group clk/func_mode: insertion delay [min=1.668, max=1.808], skew [0.140 vs 0.134*]
[11/28 14:25:04    695s]           min path sink: CORE/img_reg_4__12__1_/CK
[11/28 14:25:04    695s]           max path sink: CORE/img_reg_2__15__3_/CK
[11/28 14:25:04    695s]     Skew group summary after 'Reducing insertion delay 1':
[11/28 14:25:04    695s]       skew_group clk/func_mode: insertion delay [min=1.668, max=1.808], skew [0.140 vs 0.134*]
[11/28 14:25:04    695s]     Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:04    695s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:04    695s]   Removing longest path buffering...
[11/28 14:25:05    697s]     Clock DAG stats after 'Removing longest path buffering':
[11/28 14:25:05    697s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:05    697s]       misc counts      : r=1, pp=0
[11/28 14:25:05    697s]       cell areas       : b=0.000um^2, i=4087.238um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12861.553um^2
[11/28 14:25:05    697s]       cell capacitance : b=0.000pF, i=4.802pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.806pF
[11/28 14:25:05    697s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:05    697s]       wire capacitance : top=0.000pF, trunk=1.110pF, leaf=5.201pF, total=6.312pF
[11/28 14:25:05    697s]       wire lengths     : top=0.000um, trunk=7274.416um, leaf=32322.510um, total=39596.926um
[11/28 14:25:05    697s]       hp wire lengths  : top=0.000um, trunk=7250.800um, leaf=11914.750um, total=19165.550um
[11/28 14:25:05    697s]     Clock DAG net violations after 'Removing longest path buffering':
[11/28 14:25:05    697s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:05    697s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[11/28 14:25:05    697s]       Trunk : target=0.222ns count=36 avg=0.172ns sd=0.061ns min=0.109ns max=0.500ns {6 <= 0.133ns, 15 <= 0.178ns, 14 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:05    697s]       Leaf  : target=0.222ns count=49 avg=0.198ns sd=0.007ns min=0.185ns max=0.212ns {0 <= 0.133ns, 0 <= 0.178ns, 28 <= 0.200ns, 20 <= 0.211ns, 1 <= 0.222ns}
[11/28 14:25:05    697s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[11/28 14:25:05    697s]        Invs: INV12CK: 79 INV8CK: 4 
[11/28 14:25:05    697s]      Logics: XMD: 1 
[11/28 14:25:05    697s]     Primary reporting skew groups after 'Removing longest path buffering':
[11/28 14:25:05    697s]       skew_group clk/func_mode: insertion delay [min=1.668, max=1.808], skew [0.140 vs 0.134*]
[11/28 14:25:05    697s]           min path sink: CORE/img_reg_4__12__1_/CK
[11/28 14:25:05    697s]           max path sink: CORE/img_reg_2__15__3_/CK
[11/28 14:25:05    697s]     Skew group summary after 'Removing longest path buffering':
[11/28 14:25:05    697s]       skew_group clk/func_mode: insertion delay [min=1.668, max=1.808], skew [0.140 vs 0.134*]
[11/28 14:25:05    697s]     Legalizer API calls during this step: 304 succeeded with high effort: 304 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:05    697s]   Removing longest path buffering done. (took cpu=0:00:01.9 real=0:00:01.8)
[11/28 14:25:05    697s]   Reducing insertion delay 2...
[11/28 14:25:08    699s]     Path optimization required 1638 stage delay updates 
[11/28 14:25:08    699s]     Clock DAG stats after 'Reducing insertion delay 2':
[11/28 14:25:08    699s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:08    699s]       misc counts      : r=1, pp=0
[11/28 14:25:08    699s]       cell areas       : b=0.000um^2, i=4087.238um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12861.553um^2
[11/28 14:25:08    699s]       cell capacitance : b=0.000pF, i=4.802pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.806pF
[11/28 14:25:08    699s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:08    699s]       wire capacitance : top=0.000pF, trunk=1.066pF, leaf=5.233pF, total=6.299pF
[11/28 14:25:08    699s]       wire lengths     : top=0.000um, trunk=6997.645um, leaf=32537.713um, total=39535.358um
[11/28 14:25:08    699s]       hp wire lengths  : top=0.000um, trunk=6951.480um, leaf=12093.160um, total=19044.640um
[11/28 14:25:08    699s]     Clock DAG net violations after 'Reducing insertion delay 2':
[11/28 14:25:08    699s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:08    699s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[11/28 14:25:08    699s]       Trunk : target=0.222ns count=36 avg=0.172ns sd=0.062ns min=0.102ns max=0.500ns {5 <= 0.133ns, 16 <= 0.178ns, 13 <= 0.200ns, 1 <= 0.211ns, 0 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:08    699s]       Leaf  : target=0.222ns count=49 avg=0.197ns sd=0.007ns min=0.185ns max=0.214ns {0 <= 0.133ns, 0 <= 0.178ns, 28 <= 0.200ns, 19 <= 0.211ns, 2 <= 0.222ns}
[11/28 14:25:08    699s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[11/28 14:25:08    699s]        Invs: INV12CK: 79 INV8CK: 4 
[11/28 14:25:08    699s]      Logics: XMD: 1 
[11/28 14:25:08    699s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[11/28 14:25:08    699s]       skew_group clk/func_mode: insertion delay [min=1.675, max=1.782, avg=1.744, sd=0.028], skew [0.106 vs 0.134], 100% {1.675, 1.782} (wid=0.097 ws=0.050) (gid=1.701 gs=0.075)
[11/28 14:25:08    699s]           min path sink: CORE/img_reg_4__12__1_/CK
[11/28 14:25:08    699s]           max path sink: CORE/img_reg_3__10__0_/CK
[11/28 14:25:08    699s]     Skew group summary after 'Reducing insertion delay 2':
[11/28 14:25:08    699s]       skew_group clk/func_mode: insertion delay [min=1.675, max=1.782, avg=1.744, sd=0.028], skew [0.106 vs 0.134], 100% {1.675, 1.782} (wid=0.097 ws=0.050) (gid=1.701 gs=0.075)
[11/28 14:25:08    699s]     Legalizer API calls during this step: 794 succeeded with high effort: 794 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:08    699s]   Reducing insertion delay 2 done. (took cpu=0:00:02.2 real=0:00:02.2)
[11/28 14:25:08    699s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:04.2 real=0:00:04.1)
[11/28 14:25:08    699s]   CCOpt::Phase::Construction done. (took cpu=0:00:08.9 real=0:00:08.9)
[11/28 14:25:08    699s]   CCOpt::Phase::Implementation...
[11/28 14:25:08    699s]   Stage::Reducing Power...
[11/28 14:25:08    699s]   Improving clock tree routing...
[11/28 14:25:08    699s]     Iteration 1...
[11/28 14:25:08    699s]     Iteration 1 done.
[11/28 14:25:08    699s]     Clock DAG stats after 'Improving clock tree routing':
[11/28 14:25:08    699s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:08    699s]       misc counts      : r=1, pp=0
[11/28 14:25:08    699s]       cell areas       : b=0.000um^2, i=4087.238um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12861.553um^2
[11/28 14:25:08    699s]       cell capacitance : b=0.000pF, i=4.802pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.806pF
[11/28 14:25:08    699s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:08    699s]       wire capacitance : top=0.000pF, trunk=1.065pF, leaf=5.233pF, total=6.298pF
[11/28 14:25:08    699s]       wire lengths     : top=0.000um, trunk=6988.845um, leaf=32537.713um, total=39526.558um
[11/28 14:25:08    699s]       hp wire lengths  : top=0.000um, trunk=6940.940um, leaf=12093.160um, total=19034.100um
[11/28 14:25:08    699s]     Clock DAG net violations after 'Improving clock tree routing':
[11/28 14:25:08    699s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:08    699s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[11/28 14:25:08    699s]       Trunk : target=0.222ns count=36 avg=0.172ns sd=0.062ns min=0.102ns max=0.500ns {5 <= 0.133ns, 16 <= 0.178ns, 13 <= 0.200ns, 1 <= 0.211ns, 0 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:08    699s]       Leaf  : target=0.222ns count=49 avg=0.197ns sd=0.007ns min=0.185ns max=0.214ns {0 <= 0.133ns, 0 <= 0.178ns, 28 <= 0.200ns, 19 <= 0.211ns, 2 <= 0.222ns}
[11/28 14:25:08    699s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[11/28 14:25:08    699s]        Invs: INV12CK: 79 INV8CK: 4 
[11/28 14:25:08    699s]      Logics: XMD: 1 
[11/28 14:25:08    699s]     Primary reporting skew groups after 'Improving clock tree routing':
[11/28 14:25:08    699s]       skew_group clk/func_mode: insertion delay [min=1.675, max=1.782], skew [0.106 vs 0.134]
[11/28 14:25:08    699s]           min path sink: CORE/img_reg_4__12__1_/CK
[11/28 14:25:08    699s]           max path sink: CORE/img_reg_3__10__0_/CK
[11/28 14:25:08    699s]     Skew group summary after 'Improving clock tree routing':
[11/28 14:25:08    699s]       skew_group clk/func_mode: insertion delay [min=1.675, max=1.782], skew [0.106 vs 0.134]
[11/28 14:25:08    699s]     Legalizer API calls during this step: 116 succeeded with high effort: 116 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:08    699s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:08    699s]   Reducing clock tree power 1...
[11/28 14:25:08    699s]     Resizing gates: ...20% ...40% ...60% ...80% ...**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[11/28 14:25:08    700s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 14:25:08    700s] Legalizing clock trees...
[11/28 14:25:08    700s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 14:25:08    700s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:08    700s]     100% 
[11/28 14:25:08    700s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[11/28 14:25:08    700s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:08    700s]       misc counts      : r=1, pp=0
[11/28 14:25:08    700s]       cell areas       : b=0.000um^2, i=3865.378um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12639.692um^2
[11/28 14:25:08    700s]       cell capacitance : b=0.000pF, i=4.504pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.508pF
[11/28 14:25:08    700s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:08    700s]       wire capacitance : top=0.000pF, trunk=1.066pF, leaf=5.228pF, total=6.294pF
[11/28 14:25:08    700s]       wire lengths     : top=0.000um, trunk=6998.765um, leaf=32504.481um, total=39503.246um
[11/28 14:25:08    700s]       hp wire lengths  : top=0.000um, trunk=6952.100um, leaf=12102.110um, total=19054.210um
[11/28 14:25:08    700s]     Clock DAG net violations after reducing clock tree power 1 iteration 1:
[11/28 14:25:08    700s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:08    700s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[11/28 14:25:08    700s]       Trunk : target=0.222ns count=36 avg=0.185ns sd=0.058ns min=0.120ns max=0.500ns {1 <= 0.133ns, 14 <= 0.178ns, 17 <= 0.200ns, 1 <= 0.211ns, 2 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:08    700s]       Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.007ns min=0.185ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 25 <= 0.200ns, 21 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:08    700s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[11/28 14:25:08    700s]        Invs: INV12CK: 69 INV8CK: 5 INV6CK: 8 INV4CK: 1 
[11/28 14:25:08    700s]      Logics: XMD: 1 
[11/28 14:25:08    700s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[11/28 14:25:08    700s]       skew_group clk/func_mode: insertion delay [min=1.755, max=1.829], skew [0.074 vs 0.134]
[11/28 14:25:08    700s]           min path sink: CORE/template_store_reg_3__7_/CK
[11/28 14:25:08    700s]           max path sink: CORE/A67_shift_reg_30__6_/CK
[11/28 14:25:08    700s]     Skew group summary after reducing clock tree power 1 iteration 1:
[11/28 14:25:08    700s]       skew_group clk/func_mode: insertion delay [min=1.755, max=1.829], skew [0.074 vs 0.134]
[11/28 14:25:08    700s]     Resizing gates: ...20% ...40% ...60% ...80% ...**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[11/28 14:25:08    700s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 14:25:08    700s] Legalizing clock trees...
[11/28 14:25:08    700s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 14:25:08    700s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:08    700s]     100% 
[11/28 14:25:08    700s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[11/28 14:25:08    700s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:08    700s]       misc counts      : r=1, pp=0
[11/28 14:25:08    700s]       cell areas       : b=0.000um^2, i=3799.757um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12574.071um^2
[11/28 14:25:08    700s]       cell capacitance : b=0.000pF, i=4.420pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.424pF
[11/28 14:25:08    700s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:08    700s]       wire capacitance : top=0.000pF, trunk=1.066pF, leaf=5.228pF, total=6.294pF
[11/28 14:25:08    700s]       wire lengths     : top=0.000um, trunk=6998.825um, leaf=32503.861um, total=39502.686um
[11/28 14:25:08    700s]       hp wire lengths  : top=0.000um, trunk=6951.480um, leaf=12102.110um, total=19053.590um
[11/28 14:25:08    700s]     Clock DAG net violations after reducing clock tree power 1 iteration 2:
[11/28 14:25:08    700s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:08    700s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[11/28 14:25:08    700s]       Trunk : target=0.222ns count=36 avg=0.193ns sd=0.057ns min=0.119ns max=0.500ns {1 <= 0.133ns, 8 <= 0.178ns, 17 <= 0.200ns, 6 <= 0.211ns, 3 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:08    700s]       Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.007ns min=0.186ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 23 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:08    700s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[11/28 14:25:08    700s]        Invs: INV12CK: 68 INV8CK: 3 INV6CK: 8 INV4CK: 3 INV3CK: 1 
[11/28 14:25:08    700s]      Logics: XMD: 1 
[11/28 14:25:08    700s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[11/28 14:25:08    700s]       skew_group clk/func_mode: insertion delay [min=1.805, max=1.868], skew [0.062 vs 0.134]
[11/28 14:25:08    700s]           min path sink: CORE/img_reg_5__9__5_/CK
[11/28 14:25:08    700s]           max path sink: CORE/addr_reg_3_/CK
[11/28 14:25:08    700s]     Skew group summary after reducing clock tree power 1 iteration 2:
[11/28 14:25:08    700s]       skew_group clk/func_mode: insertion delay [min=1.805, max=1.868], skew [0.062 vs 0.134]
[11/28 14:25:08    700s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/28 14:25:09    700s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 14:25:09    700s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:09    700s]     100% 
[11/28 14:25:09    700s]     Clock DAG stats after 'Reducing clock tree power 1':
[11/28 14:25:09    700s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:09    700s]       misc counts      : r=1, pp=0
[11/28 14:25:09    700s]       cell areas       : b=0.000um^2, i=3799.757um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12574.071um^2
[11/28 14:25:09    700s]       cell capacitance : b=0.000pF, i=4.420pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.424pF
[11/28 14:25:09    700s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:09    700s]       wire capacitance : top=0.000pF, trunk=1.066pF, leaf=5.228pF, total=6.294pF
[11/28 14:25:09    700s]       wire lengths     : top=0.000um, trunk=6998.825um, leaf=32503.861um, total=39502.686um
[11/28 14:25:09    700s]       hp wire lengths  : top=0.000um, trunk=6951.480um, leaf=12102.110um, total=19053.590um
[11/28 14:25:09    700s]     Clock DAG net violations after 'Reducing clock tree power 1':
[11/28 14:25:09    700s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:09    700s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[11/28 14:25:09    700s]       Trunk : target=0.222ns count=36 avg=0.193ns sd=0.057ns min=0.119ns max=0.500ns {1 <= 0.133ns, 8 <= 0.178ns, 17 <= 0.200ns, 6 <= 0.211ns, 3 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:09    700s]       Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.007ns min=0.186ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 23 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:09    700s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[11/28 14:25:09    700s]        Invs: INV12CK: 68 INV8CK: 3 INV6CK: 8 INV4CK: 3 INV3CK: 1 
[11/28 14:25:09    700s]      Logics: XMD: 1 
[11/28 14:25:09    700s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[11/28 14:25:09    700s]       skew_group clk/func_mode: insertion delay [min=1.805, max=1.868], skew [0.062 vs 0.134]
[11/28 14:25:09    700s]           min path sink: CORE/img_reg_5__9__5_/CK
[11/28 14:25:09    700s]           max path sink: CORE/addr_reg_3_/CK
[11/28 14:25:09    700s]     Skew group summary after 'Reducing clock tree power 1':
[11/28 14:25:09    700s]       skew_group clk/func_mode: insertion delay [min=1.805, max=1.868], skew [0.062 vs 0.134]
[11/28 14:25:09    700s]     Legalizer API calls during this step: 528 succeeded with high effort: 528 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:09    700s]   Reducing clock tree power 1 done. (took cpu=0:00:00.9 real=0:00:00.9)
[11/28 14:25:09    700s]   Reducing clock tree power 2...
[11/28 14:25:09    700s]     Path optimization required 0 stage delay updates 
[11/28 14:25:09    700s]     Clock DAG stats after 'Reducing clock tree power 2':
[11/28 14:25:09    700s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:09    700s]       misc counts      : r=1, pp=0
[11/28 14:25:09    700s]       cell areas       : b=0.000um^2, i=3799.757um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12574.071um^2
[11/28 14:25:09    700s]       cell capacitance : b=0.000pF, i=4.420pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.424pF
[11/28 14:25:09    700s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:09    700s]       wire capacitance : top=0.000pF, trunk=1.066pF, leaf=5.228pF, total=6.294pF
[11/28 14:25:09    700s]       wire lengths     : top=0.000um, trunk=6998.825um, leaf=32503.861um, total=39502.686um
[11/28 14:25:09    700s]       hp wire lengths  : top=0.000um, trunk=6951.480um, leaf=12102.110um, total=19053.590um
[11/28 14:25:09    700s]     Clock DAG net violations after 'Reducing clock tree power 2':
[11/28 14:25:09    700s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:09    700s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[11/28 14:25:09    700s]       Trunk : target=0.222ns count=36 avg=0.193ns sd=0.057ns min=0.119ns max=0.500ns {1 <= 0.133ns, 8 <= 0.178ns, 17 <= 0.200ns, 6 <= 0.211ns, 3 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:09    700s]       Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.007ns min=0.186ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 23 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:09    700s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[11/28 14:25:09    700s]        Invs: INV12CK: 68 INV8CK: 3 INV6CK: 8 INV4CK: 3 INV3CK: 1 
[11/28 14:25:09    700s]      Logics: XMD: 1 
[11/28 14:25:09    700s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[11/28 14:25:09    700s]       skew_group clk/func_mode: insertion delay [min=1.805, max=1.868, avg=1.836, sd=0.014], skew [0.062 vs 0.134], 100% {1.805, 1.868} (wid=0.081 ws=0.050) (gid=1.814 gs=0.076)
[11/28 14:25:09    700s]           min path sink: CORE/img_reg_5__9__5_/CK
[11/28 14:25:09    700s]           max path sink: CORE/addr_reg_3_/CK
[11/28 14:25:09    700s]     Skew group summary after 'Reducing clock tree power 2':
[11/28 14:25:09    700s]       skew_group clk/func_mode: insertion delay [min=1.805, max=1.868, avg=1.836, sd=0.014], skew [0.062 vs 0.134], 100% {1.805, 1.868} (wid=0.081 ws=0.050) (gid=1.814 gs=0.076)
[11/28 14:25:09    700s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:09    700s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:09    700s]   Stage::Reducing Power done. (took cpu=0:00:01.0 real=0:00:01.0)
[11/28 14:25:09    700s]   Stage::Balancing...
[11/28 14:25:09    700s]   Approximately balancing fragments step...
[11/28 14:25:09    700s]     Resolve constraints - Approximately balancing fragments...
[11/28 14:25:09    700s]     Resolving skew group constraints...
[11/28 14:25:09    700s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[11/28 14:25:09    700s]     Resolving skew group constraints done.
[11/28 14:25:09    700s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:09    700s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[11/28 14:25:09    700s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[11/28 14:25:09    700s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:09    700s]     Approximately balancing fragments...
[11/28 14:25:09    700s]       Moving gates to improve sub-tree skew...
[11/28 14:25:09    700s]         Tried: 86 Succeeded: 0
[11/28 14:25:09    700s]         Topology Tried: 0 Succeeded: 0
[11/28 14:25:09    700s]         0 Succeeded with SS ratio
[11/28 14:25:09    700s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[11/28 14:25:09    700s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[11/28 14:25:09    700s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[11/28 14:25:09    700s]           cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:09    700s]           misc counts      : r=1, pp=0
[11/28 14:25:09    700s]           cell areas       : b=0.000um^2, i=3799.757um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12574.071um^2
[11/28 14:25:09    700s]           cell capacitance : b=0.000pF, i=4.420pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.424pF
[11/28 14:25:09    700s]           sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:09    700s]           wire capacitance : top=0.000pF, trunk=1.066pF, leaf=5.228pF, total=6.294pF
[11/28 14:25:09    700s]           wire lengths     : top=0.000um, trunk=6998.825um, leaf=32503.861um, total=39502.686um
[11/28 14:25:09    700s]           hp wire lengths  : top=0.000um, trunk=6951.480um, leaf=12102.110um, total=19053.590um
[11/28 14:25:09    700s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[11/28 14:25:09    700s]           Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:09    700s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[11/28 14:25:09    700s]           Trunk : target=0.222ns count=36 avg=0.193ns sd=0.057ns min=0.119ns max=0.500ns {1 <= 0.133ns, 8 <= 0.178ns, 17 <= 0.200ns, 6 <= 0.211ns, 3 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:09    700s]           Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.007ns min=0.186ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 23 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:09    700s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[11/28 14:25:09    700s]            Invs: INV12CK: 68 INV8CK: 3 INV6CK: 8 INV4CK: 3 INV3CK: 1 
[11/28 14:25:09    700s]          Logics: XMD: 1 
[11/28 14:25:09    700s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:09    700s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:09    700s]       Approximately balancing fragments bottom up...
[11/28 14:25:09    700s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[11/28 14:25:09    701s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[11/28 14:25:09    701s]           cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:09    701s]           misc counts      : r=1, pp=0
[11/28 14:25:09    701s]           cell areas       : b=0.000um^2, i=3799.757um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12574.071um^2
[11/28 14:25:09    701s]           cell capacitance : b=0.000pF, i=4.420pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.424pF
[11/28 14:25:09    701s]           sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:09    701s]           wire capacitance : top=0.000pF, trunk=1.066pF, leaf=5.228pF, total=6.294pF
[11/28 14:25:09    701s]           wire lengths     : top=0.000um, trunk=6998.825um, leaf=32503.861um, total=39502.686um
[11/28 14:25:09    701s]           hp wire lengths  : top=0.000um, trunk=6951.480um, leaf=12102.110um, total=19053.590um
[11/28 14:25:09    701s]         Clock DAG net violations after 'Approximately balancing fragments bottom up':
[11/28 14:25:09    701s]           Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:09    701s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[11/28 14:25:09    701s]           Trunk : target=0.222ns count=36 avg=0.193ns sd=0.057ns min=0.119ns max=0.500ns {1 <= 0.133ns, 8 <= 0.178ns, 17 <= 0.200ns, 6 <= 0.211ns, 3 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:09    701s]           Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.007ns min=0.186ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 23 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:09    701s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[11/28 14:25:09    701s]            Invs: INV12CK: 68 INV8CK: 3 INV6CK: 8 INV4CK: 3 INV3CK: 1 
[11/28 14:25:09    701s]          Logics: XMD: 1 
[11/28 14:25:09    701s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:09    701s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/28 14:25:09    701s]       Approximately balancing fragments, wire and cell delays...
[11/28 14:25:09    701s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[11/28 14:25:09    701s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/28 14:25:09    701s]           cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:09    701s]           misc counts      : r=1, pp=0
[11/28 14:25:09    701s]           cell areas       : b=0.000um^2, i=3799.757um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12574.071um^2
[11/28 14:25:09    701s]           cell capacitance : b=0.000pF, i=4.420pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.424pF
[11/28 14:25:09    701s]           sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:09    701s]           wire capacitance : top=0.000pF, trunk=1.066pF, leaf=5.228pF, total=6.294pF
[11/28 14:25:09    701s]           wire lengths     : top=0.000um, trunk=6998.825um, leaf=32503.861um, total=39502.686um
[11/28 14:25:09    701s]           hp wire lengths  : top=0.000um, trunk=6951.480um, leaf=12102.110um, total=19053.590um
[11/28 14:25:09    701s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/28 14:25:09    701s]           Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:09    701s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/28 14:25:09    701s]           Trunk : target=0.222ns count=36 avg=0.193ns sd=0.057ns min=0.119ns max=0.500ns {1 <= 0.133ns, 8 <= 0.178ns, 17 <= 0.200ns, 6 <= 0.211ns, 3 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:09    701s]           Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.007ns min=0.186ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 23 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:09    701s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[11/28 14:25:09    701s]            Invs: INV12CK: 68 INV8CK: 3 INV6CK: 8 INV4CK: 3 INV3CK: 1 
[11/28 14:25:09    701s]          Logics: XMD: 1 
[11/28 14:25:09    701s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[11/28 14:25:09    701s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:09    701s]     Approximately balancing fragments done.
[11/28 14:25:09    701s]     Clock DAG stats after 'Approximately balancing fragments step':
[11/28 14:25:09    701s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:09    701s]       misc counts      : r=1, pp=0
[11/28 14:25:09    701s]       cell areas       : b=0.000um^2, i=3799.757um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12574.071um^2
[11/28 14:25:09    701s]       cell capacitance : b=0.000pF, i=4.420pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.424pF
[11/28 14:25:09    701s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:09    701s]       wire capacitance : top=0.000pF, trunk=1.066pF, leaf=5.228pF, total=6.294pF
[11/28 14:25:09    701s]       wire lengths     : top=0.000um, trunk=6998.825um, leaf=32503.861um, total=39502.686um
[11/28 14:25:09    701s]       hp wire lengths  : top=0.000um, trunk=6951.480um, leaf=12102.110um, total=19053.590um
[11/28 14:25:09    701s]     Clock DAG net violations after 'Approximately balancing fragments step':
[11/28 14:25:09    701s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:09    701s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[11/28 14:25:09    701s]       Trunk : target=0.222ns count=36 avg=0.193ns sd=0.057ns min=0.119ns max=0.500ns {1 <= 0.133ns, 8 <= 0.178ns, 17 <= 0.200ns, 6 <= 0.211ns, 3 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:09    701s]       Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.007ns min=0.186ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 23 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:09    701s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[11/28 14:25:09    701s]        Invs: INV12CK: 68 INV8CK: 3 INV6CK: 8 INV4CK: 3 INV3CK: 1 
[11/28 14:25:09    701s]      Logics: XMD: 1 
[11/28 14:25:09    701s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:09    701s]   Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/28 14:25:09    701s]   Clock DAG stats after Approximately balancing fragments:
[11/28 14:25:09    701s]     cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:09    701s]     misc counts      : r=1, pp=0
[11/28 14:25:09    701s]     cell areas       : b=0.000um^2, i=3799.757um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12574.071um^2
[11/28 14:25:09    701s]     cell capacitance : b=0.000pF, i=4.420pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.424pF
[11/28 14:25:09    701s]     sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:09    701s]     wire capacitance : top=0.000pF, trunk=1.066pF, leaf=5.228pF, total=6.294pF
[11/28 14:25:09    701s]     wire lengths     : top=0.000um, trunk=6998.825um, leaf=32503.861um, total=39502.686um
[11/28 14:25:09    701s]     hp wire lengths  : top=0.000um, trunk=6951.480um, leaf=12102.110um, total=19053.590um
[11/28 14:25:09    701s]   Clock DAG net violations after Approximately balancing fragments:
[11/28 14:25:09    701s]     Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:09    701s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[11/28 14:25:09    701s]     Trunk : target=0.222ns count=36 avg=0.193ns sd=0.057ns min=0.119ns max=0.500ns {1 <= 0.133ns, 8 <= 0.178ns, 17 <= 0.200ns, 6 <= 0.211ns, 3 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:09    701s]     Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.007ns min=0.186ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 23 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:09    701s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[11/28 14:25:09    701s]      Invs: INV12CK: 68 INV8CK: 3 INV6CK: 8 INV4CK: 3 INV3CK: 1 
[11/28 14:25:09    701s]    Logics: XMD: 1 
[11/28 14:25:09    701s]   Primary reporting skew groups after Approximately balancing fragments:
[11/28 14:25:09    701s]     skew_group clk/func_mode: insertion delay [min=1.805, max=1.868], skew [0.062 vs 0.134]
[11/28 14:25:09    701s]         min path sink: CORE/img_reg_5__9__5_/CK
[11/28 14:25:09    701s]         max path sink: CORE/addr_reg_3_/CK
[11/28 14:25:09    701s]   Skew group summary after Approximately balancing fragments:
[11/28 14:25:09    701s]     skew_group clk/func_mode: insertion delay [min=1.805, max=1.868], skew [0.062 vs 0.134]
[11/28 14:25:09    701s]   Improving fragments clock skew...
[11/28 14:25:09    701s]     Clock DAG stats after 'Improving fragments clock skew':
[11/28 14:25:09    701s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:09    701s]       misc counts      : r=1, pp=0
[11/28 14:25:09    701s]       cell areas       : b=0.000um^2, i=3799.757um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12574.071um^2
[11/28 14:25:09    701s]       cell capacitance : b=0.000pF, i=4.420pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.424pF
[11/28 14:25:09    701s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:09    701s]       wire capacitance : top=0.000pF, trunk=1.066pF, leaf=5.228pF, total=6.294pF
[11/28 14:25:09    701s]       wire lengths     : top=0.000um, trunk=6998.825um, leaf=32503.861um, total=39502.686um
[11/28 14:25:09    701s]       hp wire lengths  : top=0.000um, trunk=6951.480um, leaf=12102.110um, total=19053.590um
[11/28 14:25:09    701s]     Clock DAG net violations after 'Improving fragments clock skew':
[11/28 14:25:09    701s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:09    701s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[11/28 14:25:09    701s]       Trunk : target=0.222ns count=36 avg=0.193ns sd=0.057ns min=0.119ns max=0.500ns {1 <= 0.133ns, 8 <= 0.178ns, 17 <= 0.200ns, 6 <= 0.211ns, 3 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:09    701s]       Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.007ns min=0.186ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 23 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:09    701s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[11/28 14:25:09    701s]        Invs: INV12CK: 68 INV8CK: 3 INV6CK: 8 INV4CK: 3 INV3CK: 1 
[11/28 14:25:09    701s]      Logics: XMD: 1 
[11/28 14:25:09    701s]     Primary reporting skew groups after 'Improving fragments clock skew':
[11/28 14:25:09    701s]       skew_group clk/func_mode: insertion delay [min=1.805, max=1.868], skew [0.062 vs 0.134]
[11/28 14:25:09    701s]           min path sink: CORE/img_reg_5__9__5_/CK
[11/28 14:25:09    701s]           max path sink: CORE/addr_reg_3_/CK
[11/28 14:25:09    701s]     Skew group summary after 'Improving fragments clock skew':
[11/28 14:25:09    701s]       skew_group clk/func_mode: insertion delay [min=1.805, max=1.868], skew [0.062 vs 0.134]
[11/28 14:25:09    701s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:09    701s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:09    701s]   Approximately balancing step...
[11/28 14:25:09    701s]     Resolve constraints - Approximately balancing...
[11/28 14:25:09    701s]     Resolving skew group constraints...
[11/28 14:25:09    701s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[11/28 14:25:09    701s]     Resolving skew group constraints done.
[11/28 14:25:09    701s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:09    701s]     Approximately balancing...
[11/28 14:25:09    701s]       Approximately balancing, wire and cell delays...
[11/28 14:25:09    701s]       Approximately balancing, wire and cell delays, iteration 1...
[11/28 14:25:09    701s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[11/28 14:25:09    701s]           cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:09    701s]           misc counts      : r=1, pp=0
[11/28 14:25:09    701s]           cell areas       : b=0.000um^2, i=3799.757um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12574.071um^2
[11/28 14:25:09    701s]           cell capacitance : b=0.000pF, i=4.420pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.424pF
[11/28 14:25:09    701s]           sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:09    701s]           wire capacitance : top=0.000pF, trunk=1.066pF, leaf=5.228pF, total=6.294pF
[11/28 14:25:09    701s]           wire lengths     : top=0.000um, trunk=6998.825um, leaf=32503.861um, total=39502.686um
[11/28 14:25:09    701s]           hp wire lengths  : top=0.000um, trunk=6951.480um, leaf=12102.110um, total=19053.590um
[11/28 14:25:09    701s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[11/28 14:25:09    701s]           Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:09    701s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[11/28 14:25:09    701s]           Trunk : target=0.222ns count=36 avg=0.193ns sd=0.057ns min=0.119ns max=0.500ns {1 <= 0.133ns, 8 <= 0.178ns, 17 <= 0.200ns, 6 <= 0.211ns, 3 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:09    701s]           Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.007ns min=0.186ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 23 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:09    701s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[11/28 14:25:09    701s]            Invs: INV12CK: 68 INV8CK: 3 INV6CK: 8 INV4CK: 3 INV3CK: 1 
[11/28 14:25:09    701s]          Logics: XMD: 1 
[11/28 14:25:09    701s]       Approximately balancing, wire and cell delays, iteration 1 done.
[11/28 14:25:09    701s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:09    701s]     Approximately balancing done.
[11/28 14:25:09    701s]     Clock DAG stats after 'Approximately balancing step':
[11/28 14:25:09    701s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:09    701s]       misc counts      : r=1, pp=0
[11/28 14:25:09    701s]       cell areas       : b=0.000um^2, i=3799.757um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12574.071um^2
[11/28 14:25:09    701s]       cell capacitance : b=0.000pF, i=4.420pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.424pF
[11/28 14:25:09    701s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:09    701s]       wire capacitance : top=0.000pF, trunk=1.066pF, leaf=5.228pF, total=6.294pF
[11/28 14:25:09    701s]       wire lengths     : top=0.000um, trunk=6998.825um, leaf=32503.861um, total=39502.686um
[11/28 14:25:09    701s]       hp wire lengths  : top=0.000um, trunk=6951.480um, leaf=12102.110um, total=19053.590um
[11/28 14:25:09    701s]     Clock DAG net violations after 'Approximately balancing step':
[11/28 14:25:09    701s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:09    701s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[11/28 14:25:09    701s]       Trunk : target=0.222ns count=36 avg=0.193ns sd=0.057ns min=0.119ns max=0.500ns {1 <= 0.133ns, 8 <= 0.178ns, 17 <= 0.200ns, 6 <= 0.211ns, 3 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:09    701s]       Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.007ns min=0.186ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 23 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:09    701s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[11/28 14:25:09    701s]        Invs: INV12CK: 68 INV8CK: 3 INV6CK: 8 INV4CK: 3 INV3CK: 1 
[11/28 14:25:09    701s]      Logics: XMD: 1 
[11/28 14:25:09    701s]     Primary reporting skew groups after 'Approximately balancing step':
[11/28 14:25:09    701s]       skew_group clk/func_mode: insertion delay [min=1.805, max=1.868], skew [0.062 vs 0.134]
[11/28 14:25:09    701s]           min path sink: CORE/img_reg_5__9__5_/CK
[11/28 14:25:09    701s]           max path sink: CORE/addr_reg_3_/CK
[11/28 14:25:09    701s]     Skew group summary after 'Approximately balancing step':
[11/28 14:25:09    701s]       skew_group clk/func_mode: insertion delay [min=1.805, max=1.868], skew [0.062 vs 0.134]
[11/28 14:25:09    701s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:09    701s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:09    701s]   Fixing clock tree overload...
[11/28 14:25:09    701s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/28 14:25:09    701s]     Clock DAG stats after 'Fixing clock tree overload':
[11/28 14:25:09    701s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:09    701s]       misc counts      : r=1, pp=0
[11/28 14:25:09    701s]       cell areas       : b=0.000um^2, i=3799.757um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12574.071um^2
[11/28 14:25:09    701s]       cell capacitance : b=0.000pF, i=4.420pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.424pF
[11/28 14:25:09    701s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:09    701s]       wire capacitance : top=0.000pF, trunk=1.066pF, leaf=5.228pF, total=6.294pF
[11/28 14:25:09    701s]       wire lengths     : top=0.000um, trunk=6998.825um, leaf=32503.861um, total=39502.686um
[11/28 14:25:09    701s]       hp wire lengths  : top=0.000um, trunk=6951.480um, leaf=12102.110um, total=19053.590um
[11/28 14:25:09    701s]     Clock DAG net violations after 'Fixing clock tree overload':
[11/28 14:25:09    701s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:09    701s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[11/28 14:25:09    701s]       Trunk : target=0.222ns count=36 avg=0.193ns sd=0.057ns min=0.119ns max=0.500ns {1 <= 0.133ns, 8 <= 0.178ns, 17 <= 0.200ns, 6 <= 0.211ns, 3 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:09    701s]       Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.007ns min=0.186ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 23 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:09    701s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[11/28 14:25:09    701s]        Invs: INV12CK: 68 INV8CK: 3 INV6CK: 8 INV4CK: 3 INV3CK: 1 
[11/28 14:25:09    701s]      Logics: XMD: 1 
[11/28 14:25:09    701s]     Primary reporting skew groups after 'Fixing clock tree overload':
[11/28 14:25:09    701s]       skew_group clk/func_mode: insertion delay [min=1.805, max=1.868], skew [0.062 vs 0.134]
[11/28 14:25:09    701s]           min path sink: CORE/img_reg_5__9__5_/CK
[11/28 14:25:09    701s]           max path sink: CORE/addr_reg_3_/CK
[11/28 14:25:09    701s]     Skew group summary after 'Fixing clock tree overload':
[11/28 14:25:09    701s]       skew_group clk/func_mode: insertion delay [min=1.805, max=1.868], skew [0.062 vs 0.134]
[11/28 14:25:09    701s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:09    701s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:09    701s]   Approximately balancing paths...
[11/28 14:25:09    701s]     Added 0 buffers.
[11/28 14:25:09    701s]     Clock DAG stats after 'Approximately balancing paths':
[11/28 14:25:09    701s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:09    701s]       misc counts      : r=1, pp=0
[11/28 14:25:09    701s]       cell areas       : b=0.000um^2, i=3799.757um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12574.071um^2
[11/28 14:25:09    701s]       cell capacitance : b=0.000pF, i=4.420pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.424pF
[11/28 14:25:09    701s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:09    701s]       wire capacitance : top=0.000pF, trunk=1.066pF, leaf=5.228pF, total=6.294pF
[11/28 14:25:09    701s]       wire lengths     : top=0.000um, trunk=6998.825um, leaf=32503.861um, total=39502.686um
[11/28 14:25:09    701s]       hp wire lengths  : top=0.000um, trunk=6951.480um, leaf=12102.110um, total=19053.590um
[11/28 14:25:09    701s]     Clock DAG net violations after 'Approximately balancing paths':
[11/28 14:25:09    701s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:09    701s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[11/28 14:25:09    701s]       Trunk : target=0.222ns count=36 avg=0.193ns sd=0.057ns min=0.119ns max=0.500ns {1 <= 0.133ns, 8 <= 0.178ns, 17 <= 0.200ns, 6 <= 0.211ns, 3 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:09    701s]       Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.007ns min=0.186ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 23 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:09    701s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[11/28 14:25:09    701s]        Invs: INV12CK: 68 INV8CK: 3 INV6CK: 8 INV4CK: 3 INV3CK: 1 
[11/28 14:25:09    701s]      Logics: XMD: 1 
[11/28 14:25:09    701s]     Primary reporting skew groups after 'Approximately balancing paths':
[11/28 14:25:09    701s]       skew_group clk/func_mode: insertion delay [min=1.805, max=1.868, avg=1.836, sd=0.014], skew [0.062 vs 0.134], 100% {1.805, 1.868} (wid=0.081 ws=0.050) (gid=1.814 gs=0.076)
[11/28 14:25:09    701s]           min path sink: CORE/img_reg_5__9__5_/CK
[11/28 14:25:09    701s]           max path sink: CORE/addr_reg_3_/CK
[11/28 14:25:09    701s]     Skew group summary after 'Approximately balancing paths':
[11/28 14:25:09    701s]       skew_group clk/func_mode: insertion delay [min=1.805, max=1.868, avg=1.836, sd=0.014], skew [0.062 vs 0.134], 100% {1.805, 1.868} (wid=0.081 ws=0.050) (gid=1.814 gs=0.076)
[11/28 14:25:09    701s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:09    701s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:09    701s]   Stage::Balancing done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/28 14:25:09    701s]   Stage::Polishing...
[11/28 14:25:09    701s]   Merging balancing drivers for power...
[11/28 14:25:09    701s]     Tried: 86 Succeeded: 0
[11/28 14:25:09    701s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[11/28 14:25:09    701s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 14:25:09    701s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[11/28 14:25:09    701s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:09    701s]     Clock DAG stats after 'Merging balancing drivers for power':
[11/28 14:25:09    701s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:09    701s]       misc counts      : r=1, pp=0
[11/28 14:25:09    701s]       cell areas       : b=0.000um^2, i=3799.757um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12574.071um^2
[11/28 14:25:09    701s]       cell capacitance : b=0.000pF, i=4.420pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.424pF
[11/28 14:25:09    701s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:09    701s]       wire capacitance : top=0.000pF, trunk=1.066pF, leaf=5.228pF, total=6.294pF
[11/28 14:25:09    701s]       wire lengths     : top=0.000um, trunk=6998.825um, leaf=32503.861um, total=39502.686um
[11/28 14:25:09    701s]       hp wire lengths  : top=0.000um, trunk=6951.480um, leaf=12102.110um, total=19053.590um
[11/28 14:25:09    701s]     Clock DAG net violations after 'Merging balancing drivers for power':
[11/28 14:25:09    701s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:09    701s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[11/28 14:25:09    701s]       Trunk : target=0.222ns count=36 avg=0.193ns sd=0.057ns min=0.119ns max=0.500ns {1 <= 0.133ns, 8 <= 0.178ns, 17 <= 0.200ns, 6 <= 0.211ns, 3 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:09    701s]       Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.007ns min=0.186ns max=0.216ns {0 <= 0.133ns, 0 <= 0.178ns, 24 <= 0.200ns, 22 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:09    701s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[11/28 14:25:09    701s]        Invs: INV12CK: 68 INV8CK: 3 INV6CK: 8 INV4CK: 3 INV3CK: 1 
[11/28 14:25:09    701s]      Logics: XMD: 1 
[11/28 14:25:09    701s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[11/28 14:25:09    701s]       skew_group clk/func_mode: insertion delay [min=1.806, max=1.869], skew [0.063 vs 0.134]
[11/28 14:25:09    701s]           min path sink: CORE/img_reg_7__1__6_/CK
[11/28 14:25:09    701s]           max path sink: CORE/rgb_value_reg_18_/CK
[11/28 14:25:09    701s]     Skew group summary after 'Merging balancing drivers for power':
[11/28 14:25:09    701s]       skew_group clk/func_mode: insertion delay [min=1.806, max=1.869], skew [0.063 vs 0.134]
[11/28 14:25:09    701s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:09    701s]   Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:09    701s]   Improving clock skew...
[11/28 14:25:09    701s]     Clock DAG stats after 'Improving clock skew':
[11/28 14:25:09    701s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:09    701s]       misc counts      : r=1, pp=0
[11/28 14:25:09    701s]       cell areas       : b=0.000um^2, i=3799.757um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12574.071um^2
[11/28 14:25:09    701s]       cell capacitance : b=0.000pF, i=4.420pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.424pF
[11/28 14:25:09    701s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:09    701s]       wire capacitance : top=0.000pF, trunk=1.066pF, leaf=5.228pF, total=6.294pF
[11/28 14:25:09    701s]       wire lengths     : top=0.000um, trunk=6998.825um, leaf=32503.861um, total=39502.686um
[11/28 14:25:09    701s]       hp wire lengths  : top=0.000um, trunk=6951.480um, leaf=12102.110um, total=19053.590um
[11/28 14:25:09    701s]     Clock DAG net violations after 'Improving clock skew':
[11/28 14:25:09    701s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:09    701s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[11/28 14:25:09    701s]       Trunk : target=0.222ns count=36 avg=0.193ns sd=0.057ns min=0.119ns max=0.500ns {1 <= 0.133ns, 8 <= 0.178ns, 17 <= 0.200ns, 6 <= 0.211ns, 3 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:09    701s]       Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.007ns min=0.186ns max=0.216ns {0 <= 0.133ns, 0 <= 0.178ns, 24 <= 0.200ns, 22 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:09    701s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[11/28 14:25:09    701s]        Invs: INV12CK: 68 INV8CK: 3 INV6CK: 8 INV4CK: 3 INV3CK: 1 
[11/28 14:25:09    701s]      Logics: XMD: 1 
[11/28 14:25:09    701s]     Primary reporting skew groups after 'Improving clock skew':
[11/28 14:25:09    701s]       skew_group clk/func_mode: insertion delay [min=1.806, max=1.869, avg=1.837, sd=0.013], skew [0.063 vs 0.134], 100% {1.806, 1.869} (wid=0.081 ws=0.050) (gid=1.816 gs=0.076)
[11/28 14:25:09    701s]           min path sink: CORE/img_reg_7__1__6_/CK
[11/28 14:25:09    701s]           max path sink: CORE/rgb_value_reg_18_/CK
[11/28 14:25:09    701s]     Skew group summary after 'Improving clock skew':
[11/28 14:25:09    701s]       skew_group clk/func_mode: insertion delay [min=1.806, max=1.869, avg=1.837, sd=0.013], skew [0.063 vs 0.134], 100% {1.806, 1.869} (wid=0.081 ws=0.050) (gid=1.816 gs=0.076)
[11/28 14:25:09    701s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:09    701s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:09    701s]   Moving gates to reduce wire capacitance...
[11/28 14:25:09    701s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[11/28 14:25:09    701s]     Iteration 1...
[11/28 14:25:09    701s]       Artificially removing short and long paths...
[11/28 14:25:09    701s]         For skew_group clk/func_mode target band (1.806, 1.869)
[11/28 14:25:09    701s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:09    701s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:09    701s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[11/28 14:25:10    701s]         Legalizing clock trees...
[11/28 14:25:10    701s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[11/28 14:25:10    701s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 14:25:10    701s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 14:25:10    701s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:10    701s]         Legalizer API calls during this step: 513 succeeded with high effort: 513 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:10    701s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/28 14:25:10    701s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[11/28 14:25:10    701s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/28 14:25:11    703s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[11/28 14:25:11    703s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 14:25:11    703s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 14:25:11    703s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:11    703s]         100% 
[11/28 14:25:11    703s]         Legalizer API calls during this step: 1162 succeeded with high effort: 1162 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:11    703s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.2 real=0:00:01.2)
[11/28 14:25:11    703s]     Iteration 1 done.
[11/28 14:25:11    703s]     Iteration 2...
[11/28 14:25:11    703s]       Artificially removing short and long paths...
[11/28 14:25:11    703s]         For skew_group clk/func_mode target band (1.805, 1.857)
[11/28 14:25:11    703s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:11    703s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:11    703s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[11/28 14:25:12    703s]         Legalizing clock trees...
[11/28 14:25:12    703s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[11/28 14:25:12    703s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 14:25:12    703s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 14:25:12    703s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:12    703s]         Legalizer API calls during this step: 479 succeeded with high effort: 479 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:12    703s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/28 14:25:12    703s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[11/28 14:25:12    703s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/28 14:25:13    704s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[11/28 14:25:13    704s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 14:25:13    704s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 14:25:13    704s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:13    704s]         100% 
[11/28 14:25:13    704s]         Legalizer API calls during this step: 1162 succeeded with high effort: 1162 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:13    704s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.0 real=0:00:01.0)
[11/28 14:25:13    704s]     Iteration 2 done.
[11/28 14:25:13    704s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[11/28 14:25:13    704s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[11/28 14:25:13    704s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:13    704s]       misc counts      : r=1, pp=0
[11/28 14:25:13    704s]       cell areas       : b=0.000um^2, i=3799.757um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12574.071um^2
[11/28 14:25:13    704s]       cell capacitance : b=0.000pF, i=4.420pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.424pF
[11/28 14:25:13    704s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:13    704s]       wire capacitance : top=0.000pF, trunk=1.003pF, leaf=5.188pF, total=6.191pF
[11/28 14:25:13    704s]       wire lengths     : top=0.000um, trunk=6607.645um, leaf=32232.809um, total=38840.454um
[11/28 14:25:13    704s]       hp wire lengths  : top=0.000um, trunk=6583.740um, leaf=12018.340um, total=18602.080um
[11/28 14:25:13    704s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[11/28 14:25:13    704s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:13    704s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[11/28 14:25:13    704s]       Trunk : target=0.222ns count=36 avg=0.191ns sd=0.057ns min=0.106ns max=0.500ns {1 <= 0.133ns, 10 <= 0.178ns, 16 <= 0.200ns, 6 <= 0.211ns, 2 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:13    704s]       Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.006ns min=0.188ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 27 <= 0.200ns, 20 <= 0.211ns, 2 <= 0.222ns}
[11/28 14:25:13    704s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[11/28 14:25:13    704s]        Invs: INV12CK: 68 INV8CK: 3 INV6CK: 8 INV4CK: 3 INV3CK: 1 
[11/28 14:25:13    704s]      Logics: XMD: 1 
[11/28 14:25:13    704s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[11/28 14:25:13    704s]       skew_group clk/func_mode: insertion delay [min=1.798, max=1.853, avg=1.822, sd=0.012], skew [0.055 vs 0.134], 100% {1.798, 1.853} (wid=0.079 ws=0.043) (gid=1.791 gs=0.057)
[11/28 14:25:13    704s]           min path sink: CORE/template_store_reg_3__7_/CK
[11/28 14:25:13    704s]           max path sink: CORE/A67_shift_reg_30__6_/CK
[11/28 14:25:13    704s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[11/28 14:25:13    704s]       skew_group clk/func_mode: insertion delay [min=1.798, max=1.853, avg=1.822, sd=0.012], skew [0.055 vs 0.134], 100% {1.798, 1.853} (wid=0.079 ws=0.043) (gid=1.791 gs=0.057)
[11/28 14:25:13    704s]     Legalizer API calls during this step: 3316 succeeded with high effort: 3316 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:13    704s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:03.3 real=0:00:03.3)
[11/28 14:25:13    704s]   Reducing clock tree power 3...
[11/28 14:25:13    704s]     Artificially removing short and long paths...
[11/28 14:25:13    704s]       For skew_group clk/func_mode target band (1.798, 1.853)
[11/28 14:25:13    704s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:13    704s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:13    704s]     Initial gate capacitance is (rise=10.429pF fall=10.429pF).
[11/28 14:25:13    704s]     Resizing gates: ...20% ...40% ...60% ...80% ...**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[11/28 14:25:13    705s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 14:25:13    705s] Legalizing clock trees...
[11/28 14:25:13    705s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 14:25:13    705s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:13    705s]     100% 
[11/28 14:25:13    705s]     Stopping in iteration 1: unable to make further power recovery in this step.
[11/28 14:25:13    705s]     Iteration 1: gate capacitance is (rise=10.399pF fall=10.399pF).
[11/28 14:25:13    705s]     Clock DAG stats after 'Reducing clock tree power 3':
[11/28 14:25:13    705s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:13    705s]       misc counts      : r=1, pp=0
[11/28 14:25:13    705s]       cell areas       : b=0.000um^2, i=3774.758um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12549.073um^2
[11/28 14:25:13    705s]       cell capacitance : b=0.000pF, i=4.390pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.394pF
[11/28 14:25:13    705s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:13    705s]       wire capacitance : top=0.000pF, trunk=1.004pF, leaf=5.190pF, total=6.194pF
[11/28 14:25:13    705s]       wire lengths     : top=0.000um, trunk=6615.724um, leaf=32248.649um, total=38864.373um
[11/28 14:25:13    705s]       hp wire lengths  : top=0.000um, trunk=6578.700um, leaf=12025.900um, total=18604.600um
[11/28 14:25:13    705s]     Clock DAG net violations after 'Reducing clock tree power 3':
[11/28 14:25:13    705s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:13    705s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[11/28 14:25:13    705s]       Trunk : target=0.222ns count=36 avg=0.193ns sd=0.057ns min=0.106ns max=0.500ns {1 <= 0.133ns, 9 <= 0.178ns, 16 <= 0.200ns, 5 <= 0.211ns, 4 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:13    705s]       Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.006ns min=0.188ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 24 <= 0.200ns, 23 <= 0.211ns, 2 <= 0.222ns}
[11/28 14:25:13    705s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[11/28 14:25:13    705s]        Invs: INV12CK: 67 INV8CK: 4 INV6CK: 7 INV4CK: 4 INV3CK: 1 
[11/28 14:25:13    705s]      Logics: XMD: 1 
[11/28 14:25:13    705s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[11/28 14:25:13    705s]       skew_group clk/func_mode: insertion delay [min=1.810, max=1.871, avg=1.835, sd=0.015], skew [0.061 vs 0.134], 100% {1.810, 1.871} (wid=0.082 ws=0.048) (gid=1.831 gs=0.083)
[11/28 14:25:13    705s]           min path sink: CORE/template_store_reg_3__7_/CK
[11/28 14:25:13    705s]           max path sink: CORE/img_reg_14__4__3_/CK
[11/28 14:25:13    705s]     Skew group summary after 'Reducing clock tree power 3':
[11/28 14:25:13    705s]       skew_group clk/func_mode: insertion delay [min=1.810, max=1.871, avg=1.835, sd=0.015], skew [0.061 vs 0.134], 100% {1.810, 1.871} (wid=0.082 ws=0.048) (gid=1.831 gs=0.083)
[11/28 14:25:13    705s]     Legalizer API calls during this step: 172 succeeded with high effort: 172 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:13    705s]   Reducing clock tree power 3 done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/28 14:25:13    705s]   Improving insertion delay...
[11/28 14:25:13    705s]     Clock DAG stats after 'Improving insertion delay':
[11/28 14:25:13    705s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:13    705s]       misc counts      : r=1, pp=0
[11/28 14:25:13    705s]       cell areas       : b=0.000um^2, i=3777.883um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12552.198um^2
[11/28 14:25:13    705s]       cell capacitance : b=0.000pF, i=4.395pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.399pF
[11/28 14:25:13    705s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:13    705s]       wire capacitance : top=0.000pF, trunk=1.005pF, leaf=5.190pF, total=6.194pF
[11/28 14:25:13    705s]       wire lengths     : top=0.000um, trunk=6617.404um, leaf=32248.649um, total=38866.053um
[11/28 14:25:13    705s]       hp wire lengths  : top=0.000um, trunk=6578.700um, leaf=12025.900um, total=18604.600um
[11/28 14:25:13    705s]     Clock DAG net violations after 'Improving insertion delay':
[11/28 14:25:13    705s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:13    705s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[11/28 14:25:13    705s]       Trunk : target=0.222ns count=36 avg=0.193ns sd=0.058ns min=0.087ns max=0.500ns {1 <= 0.133ns, 9 <= 0.178ns, 16 <= 0.200ns, 5 <= 0.211ns, 4 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:13    705s]       Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.006ns min=0.188ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 24 <= 0.200ns, 23 <= 0.211ns, 2 <= 0.222ns}
[11/28 14:25:13    705s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[11/28 14:25:13    705s]        Invs: INV12CK: 67 INV8CK: 4 INV6CK: 7 INV4CK: 5 
[11/28 14:25:13    705s]      Logics: XMD: 1 
[11/28 14:25:13    705s]     Primary reporting skew groups after 'Improving insertion delay':
[11/28 14:25:13    705s]       skew_group clk/func_mode: insertion delay [min=1.799, max=1.859, avg=1.823, sd=0.015], skew [0.060 vs 0.134], 100% {1.799, 1.859} (wid=0.083 ws=0.049) (gid=1.819 gs=0.083)
[11/28 14:25:13    705s]           min path sink: CORE/template_store_reg_3__7_/CK
[11/28 14:25:13    705s]           max path sink: CORE/img_reg_14__4__3_/CK
[11/28 14:25:13    705s]     Skew group summary after 'Improving insertion delay':
[11/28 14:25:13    705s]       skew_group clk/func_mode: insertion delay [min=1.799, max=1.859, avg=1.823, sd=0.015], skew [0.060 vs 0.134], 100% {1.799, 1.859} (wid=0.083 ws=0.049) (gid=1.819 gs=0.083)
[11/28 14:25:13    705s]     Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:13    705s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:13    705s]   Wire Opt OverFix...
[11/28 14:25:13    705s]     Wire Reduction extra effort...
[11/28 14:25:13    705s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[11/28 14:25:13    705s]       Artificially removing short and long paths...
[11/28 14:25:13    705s]         For skew_group clk/func_mode target band (1.799, 1.859)
[11/28 14:25:13    705s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:13    705s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:13    705s]       Global shorten wires A0...
[11/28 14:25:13    705s]         Legalizer API calls during this step: 149 succeeded with high effort: 149 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:13    705s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:13    705s]       Move For Wirelength - core...
[11/28 14:25:13    705s]         Move for wirelength. considered=85, filtered=85, permitted=83, cannotCompute=7, computed=74, moveTooSmall=130, resolved=0, predictFail=24, currentlyIllegal=2, legalizationFail=0, legalizedMoveTooSmall=50, ignoredLeafDriver=0, worse=140, accepted=19
[11/28 14:25:13    705s]         Max accepted move=196.560um, total accepted move=763.400um, average move=40.178um
[11/28 14:25:14    705s]         Move for wirelength. considered=85, filtered=85, permitted=83, cannotCompute=7, computed=73, moveTooSmall=124, resolved=0, predictFail=30, currentlyIllegal=3, legalizationFail=0, legalizedMoveTooSmall=59, ignoredLeafDriver=0, worse=163, accepted=9
[11/28 14:25:14    705s]         Max accepted move=68.820um, total accepted move=280.380um, average move=31.153um
[11/28 14:25:14    706s]         Move for wirelength. considered=85, filtered=85, permitted=83, cannotCompute=6, computed=74, moveTooSmall=119, resolved=0, predictFail=32, currentlyIllegal=3, legalizationFail=1, legalizedMoveTooSmall=55, ignoredLeafDriver=0, worse=176, accepted=5
[11/28 14:25:14    706s]         Max accepted move=36.580um, total accepted move=97.600um, average move=19.520um
[11/28 14:25:14    706s]         Legalizer API calls during this step: 763 succeeded with high effort: 763 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:14    706s]       Move For Wirelength - core done. (took cpu=0:00:00.8 real=0:00:00.8)
[11/28 14:25:14    706s]       Global shorten wires A1...
[11/28 14:25:14    706s]         Legalizer API calls during this step: 151 succeeded with high effort: 151 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:14    706s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:14    706s]       Move For Wirelength - core...
[11/28 14:25:14    706s]         Move for wirelength. considered=85, filtered=85, permitted=83, cannotCompute=78, computed=2, moveTooSmall=106, resolved=0, predictFail=0, currentlyIllegal=3, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=0, accepted=1
[11/28 14:25:14    706s]         Max accepted move=18.760um, total accepted move=18.760um, average move=18.760um
[11/28 14:25:14    706s]         Move for wirelength. considered=85, filtered=85, permitted=83, cannotCompute=79, computed=1, moveTooSmall=105, resolved=0, predictFail=0, currentlyIllegal=3, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=0, accepted=0
[11/28 14:25:14    706s]         Max accepted move=0.000um, total accepted move=0.000um
[11/28 14:25:14    706s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:14    706s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:14    706s]       Global shorten wires B...
[11/28 14:25:14    706s]         Legalizer API calls during this step: 349 succeeded with high effort: 349 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:14    706s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:14    706s]       Move For Wirelength - branch...
[11/28 14:25:14    706s]         Move for wirelength. considered=85, filtered=85, permitted=83, cannotCompute=0, computed=79, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=4, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=78, accepted=1
[11/28 14:25:14    706s]         Max accepted move=3.100um, total accepted move=3.100um, average move=3.100um
[11/28 14:25:14    706s]         Move for wirelength. considered=85, filtered=85, permitted=83, cannotCompute=78, computed=1, moveTooSmall=0, resolved=0, predictFail=100, currentlyIllegal=4, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[11/28 14:25:14    706s]         Max accepted move=0.000um, total accepted move=0.000um
[11/28 14:25:14    706s]         Legalizer API calls during this step: 81 succeeded with high effort: 81 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:14    706s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:14    706s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[11/28 14:25:14    706s]       Clock DAG stats after 'Wire Reduction extra effort':
[11/28 14:25:14    706s]         cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:14    706s]         misc counts      : r=1, pp=0
[11/28 14:25:14    706s]         cell areas       : b=0.000um^2, i=3777.883um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12552.198um^2
[11/28 14:25:14    706s]         cell capacitance : b=0.000pF, i=4.395pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.399pF
[11/28 14:25:14    706s]         sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:14    706s]         wire capacitance : top=0.000pF, trunk=0.953pF, leaf=5.201pF, total=6.154pF
[11/28 14:25:14    706s]         wire lengths     : top=0.000um, trunk=6265.241um, leaf=32321.616um, total=38586.857um
[11/28 14:25:14    706s]         hp wire lengths  : top=0.000um, trunk=6271.760um, leaf=12078.020um, total=18349.780um
[11/28 14:25:14    706s]       Clock DAG net violations after 'Wire Reduction extra effort':
[11/28 14:25:14    706s]         Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:14    706s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[11/28 14:25:14    706s]         Trunk : target=0.222ns count=36 avg=0.192ns sd=0.058ns min=0.087ns max=0.500ns {2 <= 0.133ns, 8 <= 0.178ns, 16 <= 0.200ns, 6 <= 0.211ns, 3 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:14    706s]         Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 26 <= 0.211ns, 1 <= 0.222ns}
[11/28 14:25:14    706s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[11/28 14:25:14    706s]          Invs: INV12CK: 67 INV8CK: 4 INV6CK: 7 INV4CK: 5 
[11/28 14:25:14    706s]        Logics: XMD: 1 
[11/28 14:25:14    706s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[11/28 14:25:14    706s]         skew_group clk/func_mode: insertion delay [min=1.770, max=1.866, avg=1.819, sd=0.020], skew [0.096 vs 0.134], 100% {1.770, 1.866} (wid=0.083 ws=0.051) (gid=1.820 gs=0.100)
[11/28 14:25:14    706s]             min path sink: CORE/template_store_reg_3__7_/CK
[11/28 14:25:14    706s]             max path sink: CORE/img_reg_8__15__5_/CK
[11/28 14:25:14    706s]       Skew group summary after 'Wire Reduction extra effort':
[11/28 14:25:14    706s]         skew_group clk/func_mode: insertion delay [min=1.770, max=1.866, avg=1.819, sd=0.020], skew [0.096 vs 0.134], 100% {1.770, 1.866} (wid=0.083 ws=0.051) (gid=1.820 gs=0.100)
[11/28 14:25:14    706s]       Legalizer API calls during this step: 1496 succeeded with high effort: 1496 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:14    706s]     Wire Reduction extra effort done. (took cpu=0:00:01.1 real=0:00:01.1)
[11/28 14:25:14    706s]     Optimizing orientation...
[11/28 14:25:14    706s]     FlipOpt...
[11/28 14:25:14    706s]     Disconnecting clock tree from netlist...
[11/28 14:25:14    706s]     Disconnecting clock tree from netlist done.
[11/28 14:25:14    706s]     Performing Single Threaded FlipOpt
[11/28 14:25:14    706s]     Optimizing orientation on clock cells...
[11/28 14:25:14    706s]       Orientation Wirelength Optimization: Attempted = 86 , Succeeded = 2 , Constraints Broken = 77 , CannotMove = 3 , Illegal = 4 , Other = 0
[11/28 14:25:14    706s]     Optimizing orientation on clock cells done.
[11/28 14:25:14    706s]     Resynthesising clock tree into netlist...
[11/28 14:25:14    706s]       Reset timing graph...
[11/28 14:25:14    706s] Ignoring AAE DB Resetting ...
[11/28 14:25:14    706s]       Reset timing graph done.
[11/28 14:25:14    706s]     Resynthesising clock tree into netlist done.
[11/28 14:25:14    706s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:14    706s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:14    706s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[11/28 14:25:14    706s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 14:25:14    706s] End AAE Lib Interpolated Model. (MEM=2527.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:25:14    706s]     Clock DAG stats after 'Wire Opt OverFix':
[11/28 14:25:14    706s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:14    706s]       misc counts      : r=1, pp=0
[11/28 14:25:14    706s]       cell areas       : b=0.000um^2, i=3777.883um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12552.198um^2
[11/28 14:25:14    706s]       cell capacitance : b=0.000pF, i=4.395pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.399pF
[11/28 14:25:14    706s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:14    706s]       wire capacitance : top=0.000pF, trunk=0.952pF, leaf=5.201pF, total=6.153pF
[11/28 14:25:14    706s]       wire lengths     : top=0.000um, trunk=6253.461um, leaf=32322.856um, total=38576.317um
[11/28 14:25:14    706s]       hp wire lengths  : top=0.000um, trunk=6271.760um, leaf=12078.020um, total=18349.780um
[11/28 14:25:14    706s]     Clock DAG net violations after 'Wire Opt OverFix':
[11/28 14:25:14    706s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:14    706s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[11/28 14:25:14    706s]       Trunk : target=0.222ns count=36 avg=0.192ns sd=0.058ns min=0.087ns max=0.500ns {2 <= 0.133ns, 8 <= 0.178ns, 16 <= 0.200ns, 6 <= 0.211ns, 3 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:14    706s]       Leaf  : target=0.222ns count=49 avg=0.200ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 26 <= 0.211ns, 1 <= 0.222ns}
[11/28 14:25:14    706s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[11/28 14:25:14    706s]        Invs: INV12CK: 67 INV8CK: 4 INV6CK: 7 INV4CK: 5 
[11/28 14:25:14    706s]      Logics: XMD: 1 
[11/28 14:25:14    706s]     Primary reporting skew groups after 'Wire Opt OverFix':
[11/28 14:25:14    706s]       skew_group clk/func_mode: insertion delay [min=1.770, max=1.866, avg=1.819, sd=0.020], skew [0.096 vs 0.134], 100% {1.770, 1.866} (wid=0.083 ws=0.051) (gid=1.820 gs=0.100)
[11/28 14:25:14    706s]           min path sink: CORE/template_store_reg_3__7_/CK
[11/28 14:25:14    706s]           max path sink: CORE/img_reg_8__15__5_/CK
[11/28 14:25:14    706s]     Skew group summary after 'Wire Opt OverFix':
[11/28 14:25:14    706s]       skew_group clk/func_mode: insertion delay [min=1.770, max=1.866, avg=1.819, sd=0.020], skew [0.096 vs 0.134], 100% {1.770, 1.866} (wid=0.083 ws=0.051) (gid=1.820 gs=0.100)
[11/28 14:25:14    706s]     Legalizer API calls during this step: 1496 succeeded with high effort: 1496 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:14    706s]   Wire Opt OverFix done. (took cpu=0:00:01.3 real=0:00:01.3)
[11/28 14:25:14    706s]   Total capacitance is (rise=16.557pF fall=16.557pF), of which (rise=6.153pF fall=6.153pF) is wire, and (rise=10.404pF fall=10.404pF) is gate.
[11/28 14:25:14    706s]   Stage::Polishing done. (took cpu=0:00:05.2 real=0:00:05.2)
[11/28 14:25:14    706s]   Stage::Updating netlist...
[11/28 14:25:14    706s]   Reset timing graph...
[11/28 14:25:14    706s] Ignoring AAE DB Resetting ...
[11/28 14:25:14    706s]   Reset timing graph done.
[11/28 14:25:14    706s]   Setting non-default rules before calling refine place.
[11/28 14:25:14    706s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 14:25:14    706s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/28 14:25:14    706s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2527.9M
[11/28 14:25:15    706s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.055, MEM:2476.9M
[11/28 14:25:15    706s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:15    706s]   Leaving CCOpt scope - ClockRefiner...
[11/28 14:25:15    706s]   Assigned high priority to 83 instances.
[11/28 14:25:15    706s]   Performing Clock Only Refine Place.
[11/28 14:25:15    706s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[11/28 14:25:15    706s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2476.9M
[11/28 14:25:15    706s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2476.9M
[11/28 14:25:15    706s] z: 2, totalTracks: 1
[11/28 14:25:15    706s] z: 4, totalTracks: 1
[11/28 14:25:15    706s] z: 6, totalTracks: 1
[11/28 14:25:15    706s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:25:15    706s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2476.9M
[11/28 14:25:15    706s] Info: 84 insts are soft-fixed.
[11/28 14:25:15    706s] OPERPROF:       Starting CMU at level 4, MEM:2476.9M
[11/28 14:25:15    706s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2476.9M
[11/28 14:25:15    706s] 
[11/28 14:25:15    706s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:25:15    706s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.014, MEM:2476.9M
[11/28 14:25:15    706s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2476.9M
[11/28 14:25:15    706s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2476.9M
[11/28 14:25:15    706s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2476.9MB).
[11/28 14:25:15    706s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.026, MEM:2476.9M
[11/28 14:25:15    706s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.026, MEM:2476.9M
[11/28 14:25:15    706s] TDRefine: refinePlace mode is spiral
[11/28 14:25:15    706s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.231283.10
[11/28 14:25:15    706s] OPERPROF: Starting RefinePlace at level 1, MEM:2476.9M
[11/28 14:25:15    706s] *** Starting refinePlace (0:11:47 mem=2476.9M) ***
[11/28 14:25:15    706s] Total net bbox length = 1.599e+06 (7.908e+05 8.085e+05) (ext = 1.700e+04)
[11/28 14:25:15    706s] Info: 84 insts are soft-fixed.
[11/28 14:25:15    706s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:25:15    706s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:25:15    706s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2476.9M
[11/28 14:25:15    706s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2476.9M
[11/28 14:25:15    706s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2476.9M
[11/28 14:25:15    706s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2476.9M
[11/28 14:25:15    706s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2476.9M
[11/28 14:25:15    706s] Starting refinePlace ...
[11/28 14:25:15    706s] One DDP V2 for no tweak run.
[11/28 14:25:15    706s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:25:15    706s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2476.9MB
[11/28 14:25:15    706s] Statistics of distance of Instance movement in refine placement:
[11/28 14:25:15    706s]   maximum (X+Y) =         0.00 um
[11/28 14:25:15    706s]   mean    (X+Y) =         0.00 um
[11/28 14:25:15    706s] Summary Report:
[11/28 14:25:15    706s] Instances move: 0 (out of 21954 movable)
[11/28 14:25:15    706s] Instances flipped: 0
[11/28 14:25:15    706s] Mean displacement: 0.00 um
[11/28 14:25:15    706s] Max displacement: 0.00 um 
[11/28 14:25:15    706s] Total instances moved : 0
[11/28 14:25:15    706s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.006, MEM:2476.9M
[11/28 14:25:15    706s] Total net bbox length = 1.599e+06 (7.908e+05 8.085e+05) (ext = 1.700e+04)
[11/28 14:25:15    706s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2476.9MB
[11/28 14:25:15    706s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2476.9MB) @(0:11:47 - 0:11:47).
[11/28 14:25:15    706s] *** Finished refinePlace (0:11:47 mem=2476.9M) ***
[11/28 14:25:15    706s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.231283.10
[11/28 14:25:15    706s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.040, MEM:2476.9M
[11/28 14:25:15    706s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2476.9M
[11/28 14:25:15    706s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.039, MEM:2476.9M
[11/28 14:25:15    706s]   ClockRefiner summary
[11/28 14:25:15    706s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2750).
[11/28 14:25:15    706s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 84).
[11/28 14:25:15    706s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2666).
[11/28 14:25:15    706s]   Revert refine place priority changes on 0 instances.
[11/28 14:25:15    706s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:15    706s]   Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/28 14:25:15    706s]   CCOpt::Phase::Implementation done. (took cpu=0:00:07.1 real=0:00:07.1)
[11/28 14:25:15    706s]   CCOpt::Phase::eGRPC...
[11/28 14:25:15    706s]   eGR Post Conditioning loop iteration 0...
[11/28 14:25:15    706s]     Clock implementation routing...
[11/28 14:25:15    706s]       Leaving CCOpt scope - Routing Tools...
[11/28 14:25:15    706s] Net route status summary:
[11/28 14:25:15    706s]   Clock:        85 (unrouted=85, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 14:25:15    706s]   Non-clock: 24445 (unrouted=28, trialRouted=24417, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 14:25:15    706s]       Routing using eGR only...
[11/28 14:25:15    706s]         Early Global Route - eGR only step...
[11/28 14:25:15    706s] (ccopt eGR): There are 85 nets for routing of which 84 have one or more fixed wires.
[11/28 14:25:15    706s] (ccopt eGR): Start to route 85 all nets
[11/28 14:25:15    706s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2476.88 MB )
[11/28 14:25:15    706s] (I)       Started Import and model ( Curr Mem: 2476.88 MB )
[11/28 14:25:15    706s] (I)       Started Create place DB ( Curr Mem: 2476.88 MB )
[11/28 14:25:15    706s] (I)       Started Import place data ( Curr Mem: 2476.88 MB )
[11/28 14:25:15    706s] (I)       Started Read instances and placement ( Curr Mem: 2476.88 MB )
[11/28 14:25:15    706s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2483.25 MB )
[11/28 14:25:15    706s] (I)       Started Read nets ( Curr Mem: 2483.25 MB )
[11/28 14:25:15    706s] (I)       Finished Read nets ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Finished Import place data ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Finished Create place DB ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Started Create route DB ( Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       == Non-default Options ==
[11/28 14:25:15    706s] (I)       Clean congestion better                            : true
[11/28 14:25:15    706s] (I)       Estimate vias on DPT layer                         : true
[11/28 14:25:15    706s] (I)       Clean congestion layer assignment rounds           : 3
[11/28 14:25:15    706s] (I)       Layer constraints as soft constraints              : true
[11/28 14:25:15    706s] (I)       Soft top layer                                     : true
[11/28 14:25:15    706s] (I)       Skip prospective layer relax nets                  : true
[11/28 14:25:15    706s] (I)       Better NDR handling                                : true
[11/28 14:25:15    706s] (I)       Improved NDR modeling in LA                        : true
[11/28 14:25:15    706s] (I)       Routing cost fix for NDR handling                  : true
[11/28 14:25:15    706s] (I)       Update initial WL after Phase 1a                   : true
[11/28 14:25:15    706s] (I)       Block tracks for preroutes                         : true
[11/28 14:25:15    706s] (I)       Assign IRoute by net group key                     : true
[11/28 14:25:15    706s] (I)       Block unroutable channels                          : true
[11/28 14:25:15    706s] (I)       Block unroutable channel fix                       : true
[11/28 14:25:15    706s] (I)       Block unroutable channels 3D                       : true
[11/28 14:25:15    706s] (I)       Bound layer relaxed segment wl                     : true
[11/28 14:25:15    706s] (I)       Bound layer relaxed segment wl fix                 : true
[11/28 14:25:15    706s] (I)       Blocked pin reach length threshold                 : 2
[11/28 14:25:15    706s] (I)       Check blockage within NDR space in TA              : true
[11/28 14:25:15    706s] (I)       Skip must join for term with via pillar            : true
[11/28 14:25:15    706s] (I)       Model find APA for IO pin                          : true
[11/28 14:25:15    706s] (I)       On pin location for off pin term                   : true
[11/28 14:25:15    706s] (I)       Handle EOL spacing                                 : true
[11/28 14:25:15    706s] (I)       Merge PG vias by gap                               : true
[11/28 14:25:15    706s] (I)       Maximum routing layer                              : 6
[11/28 14:25:15    706s] (I)       Route selected nets only                           : true
[11/28 14:25:15    706s] (I)       Refine MST                                         : true
[11/28 14:25:15    706s] (I)       Honor PRL                                          : true
[11/28 14:25:15    706s] (I)       Strong congestion aware                            : true
[11/28 14:25:15    706s] (I)       Improved initial location for IRoutes              : true
[11/28 14:25:15    706s] (I)       Multi panel TA                                     : true
[11/28 14:25:15    706s] (I)       Penalize wire overlap                              : true
[11/28 14:25:15    706s] (I)       Expand small instance blockage                     : true
[11/28 14:25:15    706s] (I)       Reduce via in TA                                   : true
[11/28 14:25:15    706s] (I)       SS-aware routing                                   : true
[11/28 14:25:15    706s] (I)       Improve tree edge sharing                          : true
[11/28 14:25:15    706s] (I)       Improve 2D via estimation                          : true
[11/28 14:25:15    706s] (I)       Refine Steiner tree                                : true
[11/28 14:25:15    706s] (I)       Build spine tree                                   : true
[11/28 14:25:15    706s] (I)       Model pass through capacity                        : true
[11/28 14:25:15    706s] (I)       Extend blockages by a half GCell                   : true
[11/28 14:25:15    706s] (I)       Consider pin shapes                                : true
[11/28 14:25:15    706s] (I)       Consider pin shapes for all nodes                  : true
[11/28 14:25:15    706s] (I)       Consider NR APA                                    : true
[11/28 14:25:15    706s] (I)       Consider IO pin shape                              : true
[11/28 14:25:15    706s] (I)       Fix pin connection bug                             : true
[11/28 14:25:15    706s] (I)       Consider layer RC for local wires                  : true
[11/28 14:25:15    706s] (I)       LA-aware pin escape length                         : 2
[11/28 14:25:15    706s] (I)       Connect multiple ports                             : true
[11/28 14:25:15    706s] (I)       Split for must join                                : true
[11/28 14:25:15    706s] (I)       Number of threads                                  : 1
[11/28 14:25:15    706s] (I)       Routing effort level                               : 10000
[11/28 14:25:15    706s] (I)       Special modeling for N7                            : 0
[11/28 14:25:15    706s] (I)       Special modeling for N6                            : 0
[11/28 14:25:15    706s] (I)       Special modeling for N2                            : 0
[11/28 14:25:15    706s] (I)       Special modeling for N3 v9                         : 0
[11/28 14:25:15    706s] (I)       Special modeling for N5 v6                         : 0
[11/28 14:25:15    706s] (I)       Special modeling for N5PPv2                        : 0
[11/28 14:25:15    706s] (I)       Special settings for S3                            : 0
[11/28 14:25:15    706s] (I)       Special settings for S4                            : 0
[11/28 14:25:15    706s] (I)       Special settings for S5 v2                         : 0
[11/28 14:25:15    706s] (I)       Special settings for S7                            : 0
[11/28 14:25:15    706s] (I)       Special settings for S8 v6                         : 0
[11/28 14:25:15    706s] (I)       Prefer layer length threshold                      : 8
[11/28 14:25:15    706s] (I)       Overflow penalty cost                              : 10
[11/28 14:25:15    706s] (I)       A-star cost                                        : 0.300000
[11/28 14:25:15    706s] (I)       Misalignment cost                                  : 10.000000
[11/28 14:25:15    706s] (I)       Threshold for short IRoute                         : 6
[11/28 14:25:15    706s] (I)       Via cost during post routing                       : 1.000000
[11/28 14:25:15    706s] (I)       Layer congestion ratios                            : { { 1.0 } }
[11/28 14:25:15    706s] (I)       Source-to-sink ratio                               : 0.300000
[11/28 14:25:15    706s] (I)       Scenic ratio bound                                 : 3.000000
[11/28 14:25:15    706s] (I)       Segment layer relax scenic ratio                   : 1.250000
[11/28 14:25:15    706s] (I)       Source-sink aware LA ratio                         : 0.500000
[11/28 14:25:15    706s] (I)       PG-aware similar topology routing                  : true
[11/28 14:25:15    706s] (I)       Maze routing via cost fix                          : true
[11/28 14:25:15    706s] (I)       Apply PRL on PG terms                              : true
[11/28 14:25:15    706s] (I)       Apply PRL on obs objects                           : true
[11/28 14:25:15    706s] (I)       Handle range-type spacing rules                    : true
[11/28 14:25:15    706s] (I)       PG gap threshold multiplier                        : 10.000000
[11/28 14:25:15    706s] (I)       Parallel spacing query fix                         : true
[11/28 14:25:15    706s] (I)       Force source to root IR                            : true
[11/28 14:25:15    706s] (I)       Layer Weights                                      : L2:4 L3:2.5
[11/28 14:25:15    706s] (I)       Do not relax to DPT layer                          : true
[11/28 14:25:15    706s] (I)       No DPT in post routing                             : true
[11/28 14:25:15    706s] (I)       Modeling PG via merging fix                        : true
[11/28 14:25:15    706s] (I)       Shield aware TA                                    : true
[11/28 14:25:15    706s] (I)       Strong shield aware TA                             : true
[11/28 14:25:15    706s] (I)       Overflow calculation fix in LA                     : true
[11/28 14:25:15    706s] (I)       Post routing fix                                   : true
[11/28 14:25:15    706s] (I)       Strong post routing                                : true
[11/28 14:25:15    706s] (I)       NDR via pillar fix                                 : true
[11/28 14:25:15    706s] (I)       Violation on path threshold                        : 1
[11/28 14:25:15    706s] (I)       Pass through capacity modeling                     : true
[11/28 14:25:15    706s] (I)       Select the non-relaxed segments in post routing stage : true
[11/28 14:25:15    706s] (I)       Select term pin box for io pin                     : true
[11/28 14:25:15    706s] (I)       Penalize NDR sharing                               : true
[11/28 14:25:15    706s] (I)       Keep fixed segments                                : true
[11/28 14:25:15    706s] (I)       Reorder net groups by key                          : true
[11/28 14:25:15    706s] (I)       Increase net scenic ratio                          : true
[11/28 14:25:15    706s] (I)       Method to set GCell size                           : row
[11/28 14:25:15    706s] (I)       Connect multiple ports and must join fix           : true
[11/28 14:25:15    706s] (I)       Avoid high resistance layers                       : true
[11/28 14:25:15    706s] (I)       Fix unreachable term connection                    : true
[11/28 14:25:15    706s] (I)       Model find APA for IO pin fix                      : true
[11/28 14:25:15    706s] (I)       Avoid connecting non-metal layers                  : true
[11/28 14:25:15    706s] (I)       Use track pitch for NDR                            : true
[11/28 14:25:15    706s] (I)       Top layer relaxation fix                           : true
[11/28 14:25:15    706s] (I)       Counted 6678 PG shapes. We will not process PG shapes layer by layer.
[11/28 14:25:15    706s] (I)       Started Import route data (1T) ( Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       ============== Pin Summary ==============
[11/28 14:25:15    706s] (I)       +-------+--------+---------+------------+
[11/28 14:25:15    706s] (I)       | Layer | # pins | % total |      Group |
[11/28 14:25:15    706s] (I)       +-------+--------+---------+------------+
[11/28 14:25:15    706s] (I)       |     1 |  85295 |  100.00 |        Pin |
[11/28 14:25:15    706s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/28 14:25:15    706s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/28 14:25:15    706s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/28 14:25:15    706s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/28 14:25:15    706s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/28 14:25:15    706s] (I)       +-------+--------+---------+------------+
[11/28 14:25:15    706s] (I)       Use row-based GCell size
[11/28 14:25:15    706s] (I)       Use row-based GCell align
[11/28 14:25:15    706s] (I)       GCell unit size   : 5040
[11/28 14:25:15    706s] (I)       GCell multiplier  : 1
[11/28 14:25:15    706s] (I)       GCell row height  : 5040
[11/28 14:25:15    706s] (I)       Actual row height : 5040
[11/28 14:25:15    706s] (I)       GCell align ref   : 240560 240800
[11/28 14:25:15    706s] [NR-eGR] Track table information for default rule: 
[11/28 14:25:15    706s] [NR-eGR] metal1 has no routable track
[11/28 14:25:15    706s] [NR-eGR] metal2 has single uniform track structure
[11/28 14:25:15    706s] [NR-eGR] metal3 has single uniform track structure
[11/28 14:25:15    706s] [NR-eGR] metal4 has single uniform track structure
[11/28 14:25:15    706s] [NR-eGR] metal5 has single uniform track structure
[11/28 14:25:15    706s] [NR-eGR] metal6 has single uniform track structure
[11/28 14:25:15    706s] (I)       =================== Default via ====================
[11/28 14:25:15    706s] (I)       +---+------------------+---------------------------+
[11/28 14:25:15    706s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/28 14:25:15    706s] (I)       +---+------------------+---------------------------+
[11/28 14:25:15    706s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/28 14:25:15    706s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/28 14:25:15    706s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/28 14:25:15    706s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/28 14:25:15    706s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/28 14:25:15    706s] (I)       +---+------------------+---------------------------+
[11/28 14:25:15    706s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Started Read routing blockages ( Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Started Read instance blockages ( Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Started Read PG blockages ( Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] [NR-eGR] Read 355 PG shapes
[11/28 14:25:15    706s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Started Read boundary cut boxes ( Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] [NR-eGR] #Routing Blockages  : 0
[11/28 14:25:15    706s] [NR-eGR] #Instance Blockages : 3274
[11/28 14:25:15    706s] [NR-eGR] #PG Blockages       : 355
[11/28 14:25:15    706s] [NR-eGR] #Halo Blockages     : 0
[11/28 14:25:15    706s] [NR-eGR] #Boundary Blockages : 0
[11/28 14:25:15    706s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Started Read blackboxes ( Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/28 14:25:15    706s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Started Read prerouted ( Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/28 14:25:15    706s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Started Read unlegalized nets ( Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Started Read nets ( Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] [NR-eGR] Read numTotalNets=24528  numIgnoredNets=24443
[11/28 14:25:15    706s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] [NR-eGR] Connected 0 must-join pins/ports
[11/28 14:25:15    706s] (I)       Started Set up via pillars ( Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       early_global_route_priority property id does not exist.
[11/28 14:25:15    706s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Model blockages into capacity
[11/28 14:25:15    706s] (I)       Read Num Blocks=8493  Num Prerouted Wires=0  Num CS=0
[11/28 14:25:15    706s] (I)       Started Initialize 3D capacity ( Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Layer 1 (V) : #blockages 5011 : #preroutes 0
[11/28 14:25:15    706s] (I)       Layer 2 (H) : #blockages 2200 : #preroutes 0
[11/28 14:25:15    706s] (I)       Layer 3 (V) : #blockages 729 : #preroutes 0
[11/28 14:25:15    706s] (I)       Layer 4 (H) : #blockages 281 : #preroutes 0
[11/28 14:25:15    706s] (I)       Layer 5 (V) : #blockages 272 : #preroutes 0
[11/28 14:25:15    706s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       -- layer congestion ratio --
[11/28 14:25:15    706s] (I)       Layer 1 : 0.100000
[11/28 14:25:15    706s] (I)       Layer 2 : 0.700000
[11/28 14:25:15    706s] (I)       Layer 3 : 0.700000
[11/28 14:25:15    706s] (I)       Layer 4 : 1.000000
[11/28 14:25:15    706s] (I)       Layer 5 : 1.000000
[11/28 14:25:15    706s] (I)       Layer 6 : 1.000000
[11/28 14:25:15    706s] (I)       ----------------------------
[11/28 14:25:15    706s] (I)       Started Move terms for access ( Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Moved 4 terms for better access 
[11/28 14:25:15    706s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Number of ignored nets                =      0
[11/28 14:25:15    706s] (I)       Number of connected nets              =      0
[11/28 14:25:15    706s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/28 14:25:15    706s] (I)       Number of clock nets                  =     85.  Ignored: No
[11/28 14:25:15    706s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/28 14:25:15    706s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/28 14:25:15    706s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 14:25:15    706s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/28 14:25:15    706s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/28 14:25:15    706s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 14:25:15    706s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 14:25:15    706s] (I)       Finished Import route data (1T) ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Finished Create route DB ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Started Read aux data ( Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Started Others data preparation ( Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] [NR-eGR] There are 84 clock nets ( 84 with NDR ).
[11/28 14:25:15    706s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Started Create route kernel ( Curr Mem: 2489.75 MB )
[11/28 14:25:15    706s] (I)       Ndr track 0 does not exist
[11/28 14:25:15    706s] (I)       Ndr track 0 does not exist
[11/28 14:25:15    706s] (I)       ---------------------Grid Graph Info--------------------
[11/28 14:25:15    706s] (I)       Routing area        : (0, 0) - (1434680, 1434680)
[11/28 14:25:15    706s] (I)       Core area           : (240560, 240800) - (1194120, 1193360)
[11/28 14:25:15    706s] (I)       Site width          :   620  (dbu)
[11/28 14:25:15    706s] (I)       Row height          :  5040  (dbu)
[11/28 14:25:15    706s] (I)       GCell row height    :  5040  (dbu)
[11/28 14:25:15    706s] (I)       GCell width         :  5040  (dbu)
[11/28 14:25:15    706s] (I)       GCell height        :  5040  (dbu)
[11/28 14:25:15    706s] (I)       Grid                :   284   284     6
[11/28 14:25:15    706s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/28 14:25:15    706s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/28 14:25:15    706s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/28 14:25:15    706s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/28 14:25:15    706s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/28 14:25:15    706s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/28 14:25:15    706s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/28 14:25:15    706s] (I)       First track coord   :     0   310   280   310   280  2790
[11/28 14:25:15    706s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/28 14:25:15    706s] (I)       Total num of tracks :     0  2314  2562  2314  2562   578
[11/28 14:25:15    706s] (I)       Num of masks        :     1     1     1     1     1     1
[11/28 14:25:15    706s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/28 14:25:15    706s] (I)       --------------------------------------------------------
[11/28 14:25:15    706s] 
[11/28 14:25:15    706s] [NR-eGR] ============ Routing rule table ============
[11/28 14:25:15    706s] [NR-eGR] Rule id: 0  Nets: 84 
[11/28 14:25:15    706s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/28 14:25:15    706s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[11/28 14:25:15    706s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[11/28 14:25:15    706s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:25:15    706s] [NR-eGR] Rule id: 1  Nets: 0 
[11/28 14:25:15    706s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/28 14:25:15    706s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/28 14:25:15    706s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:25:15    706s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:25:15    706s] [NR-eGR] ========================================
[11/28 14:25:15    706s] [NR-eGR] 
[11/28 14:25:15    706s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/28 14:25:15    706s] (I)       blocked tracks on layer2 : = 317252 / 657176 (48.28%)
[11/28 14:25:15    706s] (I)       blocked tracks on layer3 : = 343794 / 727608 (47.25%)
[11/28 14:25:15    706s] (I)       blocked tracks on layer4 : = 210258 / 657176 (31.99%)
[11/28 14:25:15    706s] (I)       blocked tracks on layer5 : = 182617 / 727608 (25.10%)
[11/28 14:25:15    706s] (I)       blocked tracks on layer6 : = 42435 / 164152 (25.85%)
[11/28 14:25:15    706s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Finished Import and model ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Reset routing kernel
[11/28 14:25:15    706s] (I)       Started Global Routing ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Started Initialization ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       totalPins=2833  totalGlobalPin=2816 (99.40%)
[11/28 14:25:15    706s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Started Net group 1 ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Started Generate topology ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       total 2D Cap : 838042 = (387820 H, 450222 V)
[11/28 14:25:15    706s] [NR-eGR] Layer group 1: route 84 net(s) in layer range [3, 4]
[11/28 14:25:15    706s] (I)       
[11/28 14:25:15    706s] (I)       ============  Phase 1a Route ============
[11/28 14:25:15    706s] (I)       Started Phase 1a ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Started Pattern routing (1T) ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[11/28 14:25:15    706s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Usage: 7570 = (3796 H, 3774 V) = (0.98% H, 0.84% V) = (1.913e+04um H, 1.902e+04um V)
[11/28 14:25:15    706s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       
[11/28 14:25:15    706s] (I)       ============  Phase 1b Route ============
[11/28 14:25:15    706s] (I)       Started Phase 1b ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Usage: 7570 = (3796 H, 3774 V) = (0.98% H, 0.84% V) = (1.913e+04um H, 1.902e+04um V)
[11/28 14:25:15    706s] (I)       Overflow of layer group 1: 0.09% H + 0.00% V. EstWL: 3.815280e+04um
[11/28 14:25:15    706s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       
[11/28 14:25:15    706s] (I)       ============  Phase 1c Route ============
[11/28 14:25:15    706s] (I)       Started Phase 1c ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Started Two level routing ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Level2 Grid: 57 x 57
[11/28 14:25:15    706s] (I)       Started Two Level Routing ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Usage: 7570 = (3796 H, 3774 V) = (0.98% H, 0.84% V) = (1.913e+04um H, 1.902e+04um V)
[11/28 14:25:15    706s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       
[11/28 14:25:15    706s] (I)       ============  Phase 1d Route ============
[11/28 14:25:15    706s] (I)       Started Phase 1d ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Started Detoured routing ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Usage: 7570 = (3796 H, 3774 V) = (0.98% H, 0.84% V) = (1.913e+04um H, 1.902e+04um V)
[11/28 14:25:15    706s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       
[11/28 14:25:15    706s] (I)       ============  Phase 1e Route ============
[11/28 14:25:15    706s] (I)       Started Phase 1e ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Started Route legalization ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Usage: 7570 = (3796 H, 3774 V) = (0.98% H, 0.84% V) = (1.913e+04um H, 1.902e+04um V)
[11/28 14:25:15    706s] [NR-eGR] Early Global Route overflow of layer group 1: 0.09% H + 0.00% V. EstWL: 3.815280e+04um
[11/28 14:25:15    706s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       
[11/28 14:25:15    706s] (I)       ============  Phase 1f Route ============
[11/28 14:25:15    706s] (I)       Started Phase 1f ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Started Congestion clean ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Usage: 7570 = (3796 H, 3774 V) = (0.98% H, 0.84% V) = (1.913e+04um H, 1.902e+04um V)
[11/28 14:25:15    706s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       
[11/28 14:25:15    706s] (I)       ============  Phase 1g Route ============
[11/28 14:25:15    706s] (I)       Started Phase 1g ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Started Post Routing ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Usage: 7398 = (3714 H, 3684 V) = (0.96% H, 0.82% V) = (1.872e+04um H, 1.857e+04um V)
[11/28 14:25:15    706s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       numNets=84  numFullyRipUpNets=8  numPartialRipUpNets=9 routedWL=6485
[11/28 14:25:15    706s] [NR-eGR] Create a new net group with 9 nets and layer range [3, 6]
[11/28 14:25:15    706s] (I)       
[11/28 14:25:15    706s] (I)       ============  Phase 1h Route ============
[11/28 14:25:15    706s] (I)       Started Phase 1h ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    706s] (I)       Started Post Routing ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Usage: 7274 = (3657 H, 3617 V) = (0.94% H, 0.80% V) = (1.843e+04um H, 1.823e+04um V)
[11/28 14:25:15    707s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Layer assignment (1T) ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Net group 2 ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Generate topology ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       total 2D Cap : 1510230 = (937278 H, 572952 V)
[11/28 14:25:15    707s] [NR-eGR] Layer group 2: route 9 net(s) in layer range [3, 6]
[11/28 14:25:15    707s] (I)       
[11/28 14:25:15    707s] (I)       ============  Phase 1a Route ============
[11/28 14:25:15    707s] (I)       Started Phase 1a ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Pattern routing (1T) ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[11/28 14:25:15    707s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Usage: 8309 = (4249 H, 4060 V) = (0.45% H, 0.71% V) = (2.141e+04um H, 2.046e+04um V)
[11/28 14:25:15    707s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       
[11/28 14:25:15    707s] (I)       ============  Phase 1b Route ============
[11/28 14:25:15    707s] (I)       Started Phase 1b ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Usage: 8309 = (4249 H, 4060 V) = (0.45% H, 0.71% V) = (2.141e+04um H, 2.046e+04um V)
[11/28 14:25:15    707s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.187736e+04um
[11/28 14:25:15    707s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       
[11/28 14:25:15    707s] (I)       ============  Phase 1c Route ============
[11/28 14:25:15    707s] (I)       Started Phase 1c ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Two level routing ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Level2 Grid: 57 x 57
[11/28 14:25:15    707s] (I)       Started Two Level Routing ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Usage: 8309 = (4249 H, 4060 V) = (0.45% H, 0.71% V) = (2.141e+04um H, 2.046e+04um V)
[11/28 14:25:15    707s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       
[11/28 14:25:15    707s] (I)       ============  Phase 1d Route ============
[11/28 14:25:15    707s] (I)       Started Phase 1d ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Detoured routing ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Usage: 8309 = (4249 H, 4060 V) = (0.45% H, 0.71% V) = (2.141e+04um H, 2.046e+04um V)
[11/28 14:25:15    707s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       
[11/28 14:25:15    707s] (I)       ============  Phase 1e Route ============
[11/28 14:25:15    707s] (I)       Started Phase 1e ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Route legalization ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Usage: 8309 = (4249 H, 4060 V) = (0.45% H, 0.71% V) = (2.141e+04um H, 2.046e+04um V)
[11/28 14:25:15    707s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.187736e+04um
[11/28 14:25:15    707s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       
[11/28 14:25:15    707s] (I)       ============  Phase 1f Route ============
[11/28 14:25:15    707s] (I)       Started Phase 1f ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Congestion clean ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Usage: 8309 = (4249 H, 4060 V) = (0.45% H, 0.71% V) = (2.141e+04um H, 2.046e+04um V)
[11/28 14:25:15    707s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       
[11/28 14:25:15    707s] (I)       ============  Phase 1g Route ============
[11/28 14:25:15    707s] (I)       Started Phase 1g ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Post Routing ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Usage: 8249 = (4227 H, 4022 V) = (0.45% H, 0.70% V) = (2.130e+04um H, 2.027e+04um V)
[11/28 14:25:15    707s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       numNets=9  numFullyRipUpNets=0  numPartialRipUpNets=6 routedWL=302
[11/28 14:25:15    707s] [NR-eGR] Create a new net group with 6 nets and layer range [2, 6]
[11/28 14:25:15    707s] (I)       
[11/28 14:25:15    707s] (I)       ============  Phase 1h Route ============
[11/28 14:25:15    707s] (I)       Started Phase 1h ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Post Routing ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Usage: 8248 = (4226 H, 4022 V) = (0.45% H, 0.70% V) = (2.130e+04um H, 2.027e+04um V)
[11/28 14:25:15    707s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Layer assignment (1T) ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Net group 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Net group 3 ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Generate topology ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       total 2D Cap : 1854836 = (937278 H, 917558 V)
[11/28 14:25:15    707s] [NR-eGR] Layer group 3: route 6 net(s) in layer range [2, 6]
[11/28 14:25:15    707s] (I)       
[11/28 14:25:15    707s] (I)       ============  Phase 1a Route ============
[11/28 14:25:15    707s] (I)       Started Phase 1a ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Pattern routing (1T) ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 6
[11/28 14:25:15    707s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Usage: 9696 = (5046 H, 4650 V) = (0.54% H, 0.51% V) = (2.543e+04um H, 2.344e+04um V)
[11/28 14:25:15    707s] (I)       Started Add via demand to 2D ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       
[11/28 14:25:15    707s] (I)       ============  Phase 1b Route ============
[11/28 14:25:15    707s] (I)       Started Phase 1b ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Usage: 9696 = (5046 H, 4650 V) = (0.54% H, 0.51% V) = (2.543e+04um H, 2.344e+04um V)
[11/28 14:25:15    707s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.886784e+04um
[11/28 14:25:15    707s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/28 14:25:15    707s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/28 14:25:15    707s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       
[11/28 14:25:15    707s] (I)       ============  Phase 1c Route ============
[11/28 14:25:15    707s] (I)       Started Phase 1c ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Two level routing ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Level2 Grid: 57 x 57
[11/28 14:25:15    707s] (I)       Started Two Level Routing ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Usage: 9696 = (5046 H, 4650 V) = (0.54% H, 0.51% V) = (2.543e+04um H, 2.344e+04um V)
[11/28 14:25:15    707s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       
[11/28 14:25:15    707s] (I)       ============  Phase 1d Route ============
[11/28 14:25:15    707s] (I)       Started Phase 1d ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Detoured routing ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Usage: 9696 = (5046 H, 4650 V) = (0.54% H, 0.51% V) = (2.543e+04um H, 2.344e+04um V)
[11/28 14:25:15    707s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       
[11/28 14:25:15    707s] (I)       ============  Phase 1e Route ============
[11/28 14:25:15    707s] (I)       Started Phase 1e ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Route legalization ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Usage: 9696 = (5046 H, 4650 V) = (0.54% H, 0.51% V) = (2.543e+04um H, 2.344e+04um V)
[11/28 14:25:15    707s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.886784e+04um
[11/28 14:25:15    707s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       
[11/28 14:25:15    707s] (I)       ============  Phase 1f Route ============
[11/28 14:25:15    707s] (I)       Started Phase 1f ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Congestion clean ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Usage: 9696 = (5046 H, 4650 V) = (0.54% H, 0.51% V) = (2.543e+04um H, 2.344e+04um V)
[11/28 14:25:15    707s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       
[11/28 14:25:15    707s] (I)       ============  Phase 1g Route ============
[11/28 14:25:15    707s] (I)       Started Phase 1g ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Post Routing ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Usage: 9696 = (5046 H, 4650 V) = (0.54% H, 0.51% V) = (2.543e+04um H, 2.344e+04um V)
[11/28 14:25:15    707s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       
[11/28 14:25:15    707s] (I)       ============  Phase 1h Route ============
[11/28 14:25:15    707s] (I)       Started Phase 1h ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Post Routing ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Usage: 9696 = (5048 H, 4648 V) = (0.54% H, 0.51% V) = (2.544e+04um H, 2.343e+04um V)
[11/28 14:25:15    707s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Layer assignment (1T) ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Net group 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       
[11/28 14:25:15    707s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 14:25:15    707s] [NR-eGR]                        OverCon            
[11/28 14:25:15    707s] [NR-eGR]                         #Gcell     %Gcell
[11/28 14:25:15    707s] [NR-eGR]       Layer                (0)    OverCon 
[11/28 14:25:15    707s] [NR-eGR] ----------------------------------------------
[11/28 14:25:15    707s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/28 14:25:15    707s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/28 14:25:15    707s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/28 14:25:15    707s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/28 14:25:15    707s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/28 14:25:15    707s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/28 14:25:15    707s] [NR-eGR] ----------------------------------------------
[11/28 14:25:15    707s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/28 14:25:15    707s] [NR-eGR] 
[11/28 14:25:15    707s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Export 3D cong map ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       total 2D Cap : 1864236 = (942281 H, 921955 V)
[11/28 14:25:15    707s] (I)       Started Export 2D cong map ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/28 14:25:15    707s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/28 14:25:15    707s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       ============= Track Assignment ============
[11/28 14:25:15    707s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Track Assignment (1T) ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[11/28 14:25:15    707s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Run Multi-thread track assignment
[11/28 14:25:15    707s] (I)       Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Export ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] [NR-eGR] Started Export DB wires ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] [NR-eGR] Started Export all nets ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] [NR-eGR] Started Set wire vias ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:15    707s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 85237
[11/28 14:25:15    707s] [NR-eGR] metal2  (2V) length: 3.881547e+05um, number of vias: 115368
[11/28 14:25:15    707s] [NR-eGR] metal3  (3H) length: 4.625501e+05um, number of vias: 26164
[11/28 14:25:15    707s] [NR-eGR] metal4  (4V) length: 5.203071e+05um, number of vias: 13111
[11/28 14:25:15    707s] [NR-eGR] metal5  (5H) length: 5.225914e+05um, number of vias: 3126
[11/28 14:25:15    707s] [NR-eGR] metal6  (6V) length: 1.205200e+05um, number of vias: 0
[11/28 14:25:15    707s] [NR-eGR] Total length: 2.014123e+06um, number of vias: 243006
[11/28 14:25:15    707s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:15    707s] [NR-eGR] Total eGR-routed clock nets wire length: 3.881244e+04um 
[11/28 14:25:15    707s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:15    707s] [NR-eGR] Report for selected net(s) only.
[11/28 14:25:15    707s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 2829
[11/28 14:25:15    707s] [NR-eGR] metal2  (2V) length: 6.308960e+03um, number of vias: 3132
[11/28 14:25:15    707s] [NR-eGR] metal3  (3H) length: 1.936886e+04um, number of vias: 1581
[11/28 14:25:15    707s] [NR-eGR] metal4  (4V) length: 1.253136e+04um, number of vias: 29
[11/28 14:25:15    707s] [NR-eGR] metal5  (5H) length: 6.032600e+02um, number of vias: 0
[11/28 14:25:15    707s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[11/28 14:25:15    707s] [NR-eGR] Total length: 3.881244e+04um, number of vias: 7571
[11/28 14:25:15    707s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:15    707s] [NR-eGR] Total routed clock nets wire length: 3.881244e+04um, number of vias: 7571
[11/28 14:25:15    707s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:15    707s] (I)       Started Update net boxes ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Update net boxes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Update timing ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Started Postprocess design ( Curr Mem: 2492.98 MB )
[11/28 14:25:15    707s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2476.98 MB )
[11/28 14:25:15    707s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2476.98 MB )
[11/28 14:25:15    707s]         Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/28 14:25:15    707s]       Routing using eGR only done.
[11/28 14:25:15    707s] Net route status summary:
[11/28 14:25:15    707s]   Clock:        85 (unrouted=1, trialRouted=0, noStatus=0, routed=84, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 14:25:15    707s]   Non-clock: 24445 (unrouted=28, trialRouted=24417, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 14:25:15    707s] 
[11/28 14:25:15    707s] CCOPT: Done with clock implementation routing.
[11/28 14:25:15    707s] 
[11/28 14:25:15    707s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/28 14:25:15    707s]     Clock implementation routing done.
[11/28 14:25:15    707s]     Leaving CCOpt scope - extractRC...
[11/28 14:25:15    707s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/28 14:25:15    707s] Extraction called for design 'CHIP' of instances=22008 and nets=24530 using extraction engine 'preRoute' .
[11/28 14:25:15    707s] PreRoute RC Extraction called for design CHIP.
[11/28 14:25:15    707s] RC Extraction called in multi-corner(1) mode.
[11/28 14:25:15    707s] RCMode: PreRoute
[11/28 14:25:15    707s]       RC Corner Indexes            0   
[11/28 14:25:15    707s] Capacitance Scaling Factor   : 1.00000 
[11/28 14:25:15    707s] Resistance Scaling Factor    : 1.00000 
[11/28 14:25:15    707s] Clock Cap. Scaling Factor    : 1.00000 
[11/28 14:25:15    707s] Clock Res. Scaling Factor    : 1.00000 
[11/28 14:25:15    707s] Shrink Factor                : 1.00000
[11/28 14:25:15    707s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/28 14:25:15    707s] Using capacitance table file ...
[11/28 14:25:15    707s] 
[11/28 14:25:15    707s] Trim Metal Layers:
[11/28 14:25:15    707s] LayerId::1 widthSet size::4
[11/28 14:25:15    707s] LayerId::2 widthSet size::4
[11/28 14:25:15    707s] LayerId::3 widthSet size::4
[11/28 14:25:15    707s] LayerId::4 widthSet size::4
[11/28 14:25:15    707s] LayerId::5 widthSet size::4
[11/28 14:25:15    707s] LayerId::6 widthSet size::2
[11/28 14:25:15    707s] Updating RC grid for preRoute extraction ...
[11/28 14:25:15    707s] eee: pegSigSF::1.070000
[11/28 14:25:15    707s] Initializing multi-corner capacitance tables ... 
[11/28 14:25:15    707s] Initializing multi-corner resistance tables ...
[11/28 14:25:15    707s] eee: l::1 avDens::0.098107 usedTrk::3715.465275 availTrk::37871.638504 sigTrk::3715.465275
[11/28 14:25:15    707s] eee: l::2 avDens::0.227272 usedTrk::8755.136105 availTrk::38522.708973 sigTrk::8755.136105
[11/28 14:25:15    707s] eee: l::3 avDens::0.238975 usedTrk::10203.893456 availTrk::42698.600786 sigTrk::10203.893456
[11/28 14:25:15    707s] eee: l::4 avDens::0.338018 usedTrk::10338.470217 availTrk::30585.520763 sigTrk::10338.470217
[11/28 14:25:15    707s] eee: l::5 avDens::0.298029 usedTrk::10372.365484 availTrk::34803.171617 sigTrk::10372.365484
[11/28 14:25:15    707s] eee: l::6 avDens::0.347932 usedTrk::2382.884043 availTrk::6848.709677 sigTrk::2391.269045
[11/28 14:25:15    707s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:25:15    707s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.480528 ; uaWl: 1.000000 ; uaWlH: 0.582331 ; aWlH: 0.000000 ; Pmax: 0.920500 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 77 ; 
[11/28 14:25:15    707s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2476.984M)
[11/28 14:25:15    707s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/28 14:25:15    707s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:15    707s]     Leaving CCOpt scope - Initializing placement interface...
[11/28 14:25:15    707s] OPERPROF: Starting DPlace-Init at level 1, MEM:2477.0M
[11/28 14:25:15    707s] z: 2, totalTracks: 1
[11/28 14:25:15    707s] z: 4, totalTracks: 1
[11/28 14:25:15    707s] z: 6, totalTracks: 1
[11/28 14:25:15    707s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:25:15    707s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2477.0M
[11/28 14:25:15    707s] OPERPROF:     Starting CMU at level 3, MEM:2477.0M
[11/28 14:25:15    707s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2477.0M
[11/28 14:25:15    707s] 
[11/28 14:25:15    707s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:25:15    707s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2477.0M
[11/28 14:25:15    707s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2477.0M
[11/28 14:25:15    707s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2477.0M
[11/28 14:25:15    707s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2477.0MB).
[11/28 14:25:15    707s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.025, MEM:2477.0M
[11/28 14:25:15    707s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:15    707s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 14:25:15    707s]     Calling post conditioning for eGRPC...
[11/28 14:25:15    707s]       eGRPC...
[11/28 14:25:15    707s]         eGRPC active optimizations:
[11/28 14:25:15    707s]          - Move Down
[11/28 14:25:15    707s]          - Downsizing before DRV sizing
[11/28 14:25:15    707s]          - DRV fixing with sizing
[11/28 14:25:15    707s]          - Move to fanout
[11/28 14:25:15    707s]          - Cloning
[11/28 14:25:15    707s]         
[11/28 14:25:15    707s]         Currently running CTS, using active skew data
[11/28 14:25:15    707s]         Reset bufferability constraints...
[11/28 14:25:15    707s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[11/28 14:25:15    707s]         Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[11/28 14:25:15    707s] End AAE Lib Interpolated Model. (MEM=2476.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:25:15    707s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[11/28 14:25:15    707s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 14:25:15    707s]         Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:15    707s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:15    707s]         Clock DAG stats eGRPC initial state:
[11/28 14:25:15    707s]           cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:15    707s]           misc counts      : r=1, pp=0
[11/28 14:25:15    707s]           cell areas       : b=0.000um^2, i=3777.883um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12552.198um^2
[11/28 14:25:15    707s]           cell capacitance : b=0.000pF, i=4.395pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.399pF
[11/28 14:25:15    707s]           sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:15    707s]           wire capacitance : top=0.000pF, trunk=0.958pF, leaf=5.244pF, total=6.202pF
[11/28 14:25:15    707s]           wire lengths     : top=0.000um, trunk=6273.480um, leaf=32538.960um, total=38812.440um
[11/28 14:25:15    707s]           hp wire lengths  : top=0.000um, trunk=6271.760um, leaf=12078.020um, total=18349.780um
[11/28 14:25:15    707s]         Clock DAG net violations eGRPC initial state:
[11/28 14:25:15    707s]           Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:15    707s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[11/28 14:25:15    707s]           Trunk : target=0.222ns count=36 avg=0.192ns sd=0.058ns min=0.087ns max=0.500ns {2 <= 0.133ns, 8 <= 0.178ns, 16 <= 0.200ns, 5 <= 0.211ns, 4 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:15    707s]           Leaf  : target=0.222ns count=49 avg=0.199ns sd=0.006ns min=0.182ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 27 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[11/28 14:25:15    707s]         Clock DAG library cell distribution eGRPC initial state {count}:
[11/28 14:25:15    707s]            Invs: INV12CK: 67 INV8CK: 4 INV6CK: 7 INV4CK: 5 
[11/28 14:25:15    707s]          Logics: XMD: 1 
[11/28 14:25:15    707s]         Primary reporting skew groups eGRPC initial state:
[11/28 14:25:15    707s]           skew_group clk/func_mode: insertion delay [min=1.770, max=1.870, avg=1.821, sd=0.021], skew [0.100 vs 0.134], 100% {1.770, 1.870} (wid=0.081 ws=0.048) (gid=1.821 gs=0.100)
[11/28 14:25:15    707s]               min path sink: CORE/template_store_reg_3__7_/CK
[11/28 14:25:15    707s]               max path sink: CORE/A67_shift_reg_30__6_/CK
[11/28 14:25:15    707s]         Skew group summary eGRPC initial state:
[11/28 14:25:15    707s]           skew_group clk/func_mode: insertion delay [min=1.770, max=1.870, avg=1.821, sd=0.021], skew [0.100 vs 0.134], 100% {1.770, 1.870} (wid=0.081 ws=0.048) (gid=1.821 gs=0.100)
[11/28 14:25:15    707s]         eGRPC Moving buffers...
[11/28 14:25:15    707s]           Violation analysis...
[11/28 14:25:15    707s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:15    707s]           Clock DAG stats after 'eGRPC Moving buffers':
[11/28 14:25:15    707s]             cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:15    707s]             misc counts      : r=1, pp=0
[11/28 14:25:15    707s]             cell areas       : b=0.000um^2, i=3777.883um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12552.198um^2
[11/28 14:25:15    707s]             cell capacitance : b=0.000pF, i=4.395pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.399pF
[11/28 14:25:15    707s]             sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:15    707s]             wire capacitance : top=0.000pF, trunk=0.958pF, leaf=5.244pF, total=6.202pF
[11/28 14:25:15    707s]             wire lengths     : top=0.000um, trunk=6273.480um, leaf=32538.960um, total=38812.440um
[11/28 14:25:15    707s]             hp wire lengths  : top=0.000um, trunk=6271.760um, leaf=12078.020um, total=18349.780um
[11/28 14:25:15    707s]           Clock DAG net violations after 'eGRPC Moving buffers':
[11/28 14:25:15    707s]             Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:15    707s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[11/28 14:25:15    707s]             Trunk : target=0.222ns count=36 avg=0.192ns sd=0.058ns min=0.087ns max=0.500ns {2 <= 0.133ns, 8 <= 0.178ns, 16 <= 0.200ns, 5 <= 0.211ns, 4 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:15    707s]             Leaf  : target=0.222ns count=49 avg=0.199ns sd=0.006ns min=0.182ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 27 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[11/28 14:25:15    707s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[11/28 14:25:15    707s]              Invs: INV12CK: 67 INV8CK: 4 INV6CK: 7 INV4CK: 5 
[11/28 14:25:15    707s]            Logics: XMD: 1 
[11/28 14:25:15    707s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[11/28 14:25:15    707s]             skew_group clk/func_mode: insertion delay [min=1.770, max=1.870, avg=1.821, sd=0.021], skew [0.100 vs 0.134], 100% {1.770, 1.870} (wid=0.081 ws=0.048) (gid=1.821 gs=0.100)
[11/28 14:25:15    707s]                 min path sink: CORE/template_store_reg_3__7_/CK
[11/28 14:25:15    707s]                 max path sink: CORE/A67_shift_reg_30__6_/CK
[11/28 14:25:15    707s]           Skew group summary after 'eGRPC Moving buffers':
[11/28 14:25:15    707s]             skew_group clk/func_mode: insertion delay [min=1.770, max=1.870, avg=1.821, sd=0.021], skew [0.100 vs 0.134], 100% {1.770, 1.870} (wid=0.081 ws=0.048) (gid=1.821 gs=0.100)
[11/28 14:25:15    707s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:15    707s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:15    707s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[11/28 14:25:15    707s]           Artificially removing long paths...
[11/28 14:25:15    707s]             Artificially shortened 142 long paths. The largest offset applied was 0.007ns.
[11/28 14:25:15    707s]             
[11/28 14:25:15    707s]             
[11/28 14:25:15    707s]             Skew Group Offsets:
[11/28 14:25:15    707s]             
[11/28 14:25:15    707s]             -------------------------------------------------------------------------------------------
[11/28 14:25:15    707s]             Skew Group       Num.     Num.       Offset        Max        Previous Max.    Current Max.
[11/28 14:25:15    707s]                              Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[11/28 14:25:15    707s]             -------------------------------------------------------------------------------------------
[11/28 14:25:15    707s]             clk/func_mode    2666       142        5.326%      0.007ns       1.870ns         1.863ns
[11/28 14:25:15    707s]             -------------------------------------------------------------------------------------------
[11/28 14:25:15    707s]             
[11/28 14:25:15    707s]             Offsets Histogram:
[11/28 14:25:15    707s]             
[11/28 14:25:15    707s]             -------------------------------
[11/28 14:25:15    707s]             From (ns)    To (ns)      Count
[11/28 14:25:15    707s]             -------------------------------
[11/28 14:25:15    707s]             below          0.000         3
[11/28 14:25:15    707s]               0.000        0.005       107
[11/28 14:25:15    707s]               0.005      and above      32
[11/28 14:25:15    707s]             -------------------------------
[11/28 14:25:15    707s]             
[11/28 14:25:15    707s]             Mean=0.003ns Median=0.003ns Std.Dev=0.002ns
[11/28 14:25:15    707s]             
[11/28 14:25:15    707s]             
[11/28 14:25:15    707s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:15    707s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:15    707s]           Modifying slew-target multiplier from 1 to 0.9
[11/28 14:25:15    707s]           Downsizing prefiltering...
[11/28 14:25:15    707s]           Downsizing prefiltering done.
[11/28 14:25:15    707s]           Downsizing: ...20% ...40% ...60% ..**WARN: (IMPCCOPT-2256):	CCOpt post-route optimization found legalization moved inst 'CORE/CTS_ccl_a_inv_00340' before optimization. Moved 0.620um, from (448.880,306.320), FN (0-mirror) to (449.500,306.320), FN (0-mirror).
[11/28 14:25:15    707s] .80% ...100% 
[11/28 14:25:16    707s]           DoDownSizing Summary : numSized = 1, numUnchanged = 6, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 74, numSkippedDueToCloseToSkewTarget = 4
[11/28 14:25:16    707s]           CCOpt-eGRPC Downsizing: considered: 7, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 0
[11/28 14:25:16    707s]           Downsizing prefiltering...
[11/28 14:25:16    707s]           Downsizing prefiltering done.
[11/28 14:25:16    707s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[11/28 14:25:16    707s]           DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[11/28 14:25:16    707s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[11/28 14:25:16    707s]           Reverting slew-target multiplier from 0.9 to 1
[11/28 14:25:16    707s]           Reverting Artificially removing long paths...
[11/28 14:25:16    707s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:16    707s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:16    707s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/28 14:25:16    707s]             cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:16    707s]             misc counts      : r=1, pp=0
[11/28 14:25:16    707s]             cell areas       : b=0.000um^2, i=3777.883um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12552.198um^2
[11/28 14:25:16    707s]             cell capacitance : b=0.000pF, i=4.395pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.399pF
[11/28 14:25:16    707s]             sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:16    707s]             wire capacitance : top=0.000pF, trunk=0.958pF, leaf=5.244pF, total=6.202pF
[11/28 14:25:16    707s]             wire lengths     : top=0.000um, trunk=6273.480um, leaf=32538.960um, total=38812.440um
[11/28 14:25:16    707s]             hp wire lengths  : top=0.000um, trunk=6271.760um, leaf=12078.020um, total=18349.780um
[11/28 14:25:16    707s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/28 14:25:16    707s]             Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:16    707s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/28 14:25:16    707s]             Trunk : target=0.222ns count=36 avg=0.192ns sd=0.058ns min=0.087ns max=0.500ns {2 <= 0.133ns, 8 <= 0.178ns, 16 <= 0.200ns, 5 <= 0.211ns, 4 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:16    707s]             Leaf  : target=0.222ns count=49 avg=0.199ns sd=0.006ns min=0.182ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 27 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[11/28 14:25:16    707s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[11/28 14:25:16    707s]              Invs: INV12CK: 67 INV8CK: 4 INV6CK: 7 INV4CK: 5 
[11/28 14:25:16    707s]            Logics: XMD: 1 
[11/28 14:25:16    707s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/28 14:25:16    707s]             skew_group clk/func_mode: insertion delay [min=1.770, max=1.870, avg=1.821, sd=0.021], skew [0.100 vs 0.134], 100% {1.770, 1.870} (wid=0.081 ws=0.048) (gid=1.821 gs=0.100)
[11/28 14:25:16    707s]                 min path sink: CORE/template_store_reg_3__7_/CK
[11/28 14:25:16    707s]                 max path sink: CORE/A67_shift_reg_30__6_/CK
[11/28 14:25:16    707s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/28 14:25:16    707s]             skew_group clk/func_mode: insertion delay [min=1.770, max=1.870, avg=1.821, sd=0.021], skew [0.100 vs 0.134], 100% {1.770, 1.870} (wid=0.081 ws=0.048) (gid=1.821 gs=0.100)
[11/28 14:25:16    707s]           Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:16    707s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:16    707s]         eGRPC Fixing DRVs...
[11/28 14:25:16    707s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/28 14:25:16    707s]           CCOpt-eGRPC: considered: 85, tested: 85, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[11/28 14:25:16    707s]           
[11/28 14:25:16    707s]           PRO Statistics: Fix DRVs (cell sizing):
[11/28 14:25:16    707s]           =======================================
[11/28 14:25:16    707s]           
[11/28 14:25:16    707s]           Cell changes by Net Type:
[11/28 14:25:16    707s]           
[11/28 14:25:16    707s]           -------------------------------------------------------------------------------------------------
[11/28 14:25:16    707s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/28 14:25:16    707s]           -------------------------------------------------------------------------------------------------
[11/28 14:25:16    707s]           top                0            0           0            0                    0                0
[11/28 14:25:16    707s]           trunk              0            0           0            0                    0                0
[11/28 14:25:16    707s]           leaf               0            0           0            0                    0                0
[11/28 14:25:16    707s]           -------------------------------------------------------------------------------------------------
[11/28 14:25:16    707s]           Total              0            0           0            0                    0                0
[11/28 14:25:16    707s]           -------------------------------------------------------------------------------------------------
[11/28 14:25:16    707s]           
[11/28 14:25:16    707s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/28 14:25:16    707s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/28 14:25:16    707s]           
[11/28 14:25:16    707s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[11/28 14:25:16    707s]             cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:16    707s]             misc counts      : r=1, pp=0
[11/28 14:25:16    707s]             cell areas       : b=0.000um^2, i=3777.883um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12552.198um^2
[11/28 14:25:16    707s]             cell capacitance : b=0.000pF, i=4.395pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.399pF
[11/28 14:25:16    707s]             sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:16    707s]             wire capacitance : top=0.000pF, trunk=0.958pF, leaf=5.244pF, total=6.202pF
[11/28 14:25:16    707s]             wire lengths     : top=0.000um, trunk=6273.480um, leaf=32538.960um, total=38812.440um
[11/28 14:25:16    707s]             hp wire lengths  : top=0.000um, trunk=6271.760um, leaf=12078.020um, total=18349.780um
[11/28 14:25:16    707s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[11/28 14:25:16    707s]             Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:16    707s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[11/28 14:25:16    707s]             Trunk : target=0.222ns count=36 avg=0.192ns sd=0.058ns min=0.087ns max=0.500ns {2 <= 0.133ns, 8 <= 0.178ns, 16 <= 0.200ns, 5 <= 0.211ns, 4 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:16    707s]             Leaf  : target=0.222ns count=49 avg=0.199ns sd=0.006ns min=0.182ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 27 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[11/28 14:25:16    707s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[11/28 14:25:16    707s]              Invs: INV12CK: 67 INV8CK: 4 INV6CK: 7 INV4CK: 5 
[11/28 14:25:16    707s]            Logics: XMD: 1 
[11/28 14:25:16    707s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[11/28 14:25:16    707s]             skew_group clk/func_mode: insertion delay [min=1.770, max=1.870, avg=1.821, sd=0.021], skew [0.100 vs 0.134], 100% {1.770, 1.870} (wid=0.081 ws=0.048) (gid=1.821 gs=0.100)
[11/28 14:25:16    707s]                 min path sink: CORE/template_store_reg_3__7_/CK
[11/28 14:25:16    707s]                 max path sink: CORE/A67_shift_reg_30__6_/CK
[11/28 14:25:16    707s]           Skew group summary after 'eGRPC Fixing DRVs':
[11/28 14:25:16    707s]             skew_group clk/func_mode: insertion delay [min=1.770, max=1.870, avg=1.821, sd=0.021], skew [0.100 vs 0.134], 100% {1.770, 1.870} (wid=0.081 ws=0.048) (gid=1.821 gs=0.100)
[11/28 14:25:16    707s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:16    707s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:16    707s]         
[11/28 14:25:16    707s]         Slew Diagnostics: After DRV fixing
[11/28 14:25:16    707s]         ==================================
[11/28 14:25:16    707s]         
[11/28 14:25:16    707s]         Global Causes:
[11/28 14:25:16    707s]         
[11/28 14:25:16    707s]         -------------------------------------
[11/28 14:25:16    707s]         Cause
[11/28 14:25:16    707s]         -------------------------------------
[11/28 14:25:16    707s]         DRV fixing with buffering is disabled
[11/28 14:25:16    707s]         -------------------------------------
[11/28 14:25:16    707s]         
[11/28 14:25:16    707s]         Top 5 overslews:
[11/28 14:25:16    707s]         
[11/28 14:25:16    707s]         -----------------------------------------------
[11/28 14:25:16    707s]         Overslew    Causes                  Driving Pin
[11/28 14:25:16    707s]         -----------------------------------------------
[11/28 14:25:16    707s]         0.278ns     Sizing not permitted    clk
[11/28 14:25:16    707s]         -----------------------------------------------
[11/28 14:25:16    707s]         
[11/28 14:25:16    707s]         Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/28 14:25:16    707s]         
[11/28 14:25:16    707s]         ----------------------------------
[11/28 14:25:16    707s]         Cause                   Occurences
[11/28 14:25:16    707s]         ----------------------------------
[11/28 14:25:16    707s]         Sizing not permitted        1
[11/28 14:25:16    707s]         ----------------------------------
[11/28 14:25:16    707s]         
[11/28 14:25:16    707s]         Violation diagnostics counts from the 1 nodes that have violations:
[11/28 14:25:16    707s]         
[11/28 14:25:16    707s]         ----------------------------------
[11/28 14:25:16    707s]         Cause                   Occurences
[11/28 14:25:16    707s]         ----------------------------------
[11/28 14:25:16    707s]         Sizing not permitted        1
[11/28 14:25:16    707s]         ----------------------------------
[11/28 14:25:16    707s]         
[11/28 14:25:16    707s]         Reconnecting optimized routes...
[11/28 14:25:16    707s]         Reset timing graph...
[11/28 14:25:16    707s] Ignoring AAE DB Resetting ...
[11/28 14:25:16    707s]         Reset timing graph done.
[11/28 14:25:16    707s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[11/28 14:25:16    707s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:16    707s]         Violation analysis...
[11/28 14:25:16    707s] End AAE Lib Interpolated Model. (MEM=2515.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:25:16    707s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:16    707s]         Clock instances to consider for cloning: 0
[11/28 14:25:16    707s]         Reset timing graph...
[11/28 14:25:16    707s] Ignoring AAE DB Resetting ...
[11/28 14:25:16    707s]         Reset timing graph done.
[11/28 14:25:16    707s]         Set dirty flag on 1 instances, 2 nets
[11/28 14:25:16    707s]         Clock DAG stats before routing clock trees:
[11/28 14:25:16    707s]           cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:16    707s]           misc counts      : r=1, pp=0
[11/28 14:25:16    707s]           cell areas       : b=0.000um^2, i=3777.883um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12552.198um^2
[11/28 14:25:16    707s]           cell capacitance : b=0.000pF, i=4.395pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.399pF
[11/28 14:25:16    707s]           sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:16    707s]           wire capacitance : top=0.000pF, trunk=0.958pF, leaf=5.244pF, total=6.202pF
[11/28 14:25:16    707s]           wire lengths     : top=0.000um, trunk=6273.480um, leaf=32538.960um, total=38812.440um
[11/28 14:25:16    707s]           hp wire lengths  : top=0.000um, trunk=6271.760um, leaf=12078.020um, total=18349.780um
[11/28 14:25:16    707s]         Clock DAG net violations before routing clock trees:
[11/28 14:25:16    707s]           Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:16    707s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[11/28 14:25:16    707s]           Trunk : target=0.222ns count=36 avg=0.192ns sd=0.058ns min=0.087ns max=0.500ns {2 <= 0.133ns, 8 <= 0.178ns, 16 <= 0.200ns, 5 <= 0.211ns, 4 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:16    707s]           Leaf  : target=0.222ns count=49 avg=0.199ns sd=0.006ns min=0.182ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 27 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[11/28 14:25:16    707s]         Clock DAG library cell distribution before routing clock trees {count}:
[11/28 14:25:16    707s]            Invs: INV12CK: 67 INV8CK: 4 INV6CK: 7 INV4CK: 5 
[11/28 14:25:16    707s]          Logics: XMD: 1 
[11/28 14:25:16    707s]         Primary reporting skew groups before routing clock trees:
[11/28 14:25:16    707s]           skew_group clk/func_mode: insertion delay [min=1.770, max=1.870, avg=1.821, sd=0.021], skew [0.100 vs 0.134], 100% {1.770, 1.870} (wid=0.081 ws=0.048) (gid=1.821 gs=0.100)
[11/28 14:25:16    707s]               min path sink: CORE/template_store_reg_3__7_/CK
[11/28 14:25:16    707s]               max path sink: CORE/A67_shift_reg_30__6_/CK
[11/28 14:25:16    707s]         Skew group summary before routing clock trees:
[11/28 14:25:16    707s]           skew_group clk/func_mode: insertion delay [min=1.770, max=1.870, avg=1.821, sd=0.021], skew [0.100 vs 0.134], 100% {1.770, 1.870} (wid=0.081 ws=0.048) (gid=1.821 gs=0.100)
[11/28 14:25:16    707s]       eGRPC done.
[11/28 14:25:16    707s]     Calling post conditioning for eGRPC done.
[11/28 14:25:16    707s]   eGR Post Conditioning loop iteration 0 done.
[11/28 14:25:16    707s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[11/28 14:25:16    707s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 14:25:16    707s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/28 14:25:16    707s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2515.1M
[11/28 14:25:16    707s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.045, MEM:2477.1M
[11/28 14:25:16    707s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:16    707s]   Leaving CCOpt scope - ClockRefiner...
[11/28 14:25:16    707s]   Assigned high priority to 0 instances.
[11/28 14:25:16    707s]   Performing Single Pass Refine Place.
[11/28 14:25:16    707s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[11/28 14:25:16    707s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2477.1M
[11/28 14:25:16    707s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2477.1M
[11/28 14:25:16    707s] z: 2, totalTracks: 1
[11/28 14:25:16    707s] z: 4, totalTracks: 1
[11/28 14:25:16    707s] z: 6, totalTracks: 1
[11/28 14:25:16    707s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:25:16    707s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2477.1M
[11/28 14:25:16    707s] Info: 84 insts are soft-fixed.
[11/28 14:25:16    707s] OPERPROF:       Starting CMU at level 4, MEM:2477.1M
[11/28 14:25:16    707s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2477.1M
[11/28 14:25:16    707s] 
[11/28 14:25:16    707s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:25:16    707s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.013, MEM:2477.1M
[11/28 14:25:16    707s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2477.1M
[11/28 14:25:16    707s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2477.1M
[11/28 14:25:16    707s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2477.1MB).
[11/28 14:25:16    707s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.025, MEM:2477.1M
[11/28 14:25:16    707s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.025, MEM:2477.1M
[11/28 14:25:16    707s] TDRefine: refinePlace mode is spiral
[11/28 14:25:16    707s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.231283.11
[11/28 14:25:16    707s] OPERPROF: Starting RefinePlace at level 1, MEM:2477.1M
[11/28 14:25:16    707s] *** Starting refinePlace (0:11:48 mem=2477.1M) ***
[11/28 14:25:16    707s] Total net bbox length = 1.599e+06 (7.908e+05 8.085e+05) (ext = 1.700e+04)
[11/28 14:25:16    707s] Info: 84 insts are soft-fixed.
[11/28 14:25:16    707s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:25:16    707s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:25:16    707s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2477.1M
[11/28 14:25:16    707s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2477.1M
[11/28 14:25:16    707s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2477.1M
[11/28 14:25:16    707s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.001, MEM:2477.1M
[11/28 14:25:16    707s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2477.1M
[11/28 14:25:16    707s] Starting refinePlace ...
[11/28 14:25:16    707s] One DDP V2 for no tweak run.
[11/28 14:25:16    707s] ** Cut row section cpu time 0:00:00.0.
[11/28 14:25:16    707s]    Spread Effort: high, standalone mode, useDDP on.
[11/28 14:25:16    707s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2480.1MB) @(0:11:48 - 0:11:48).
[11/28 14:25:16    707s] Move report: preRPlace moves 1347 insts, mean move: 3.28 um, max move: 24.50 um 
[11/28 14:25:16    707s] 	Max move on inst (CORE/img_reg_3__1__2_): (1121.58, 633.92) --> (1117.24, 654.08)
[11/28 14:25:16    707s] 	Length: 18 sites, height: 1 rows, site name: core_5040, cell type: DFFN
[11/28 14:25:16    707s] wireLenOptFixPriorityInst 2663 inst fixed
[11/28 14:25:16    708s] 
[11/28 14:25:16    708s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/28 14:25:16    708s] Move report: legalization moves 2 insts, mean move: 7.83 um, max move: 15.04 um spiral
[11/28 14:25:16    708s] 	Max move on inst (CORE/U30793): (1153.20, 860.72) --> (1158.16, 870.80)
[11/28 14:25:16    708s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2483.2MB) @(0:11:48 - 0:11:48).
[11/28 14:25:16    708s] Move report: Detail placement moves 1347 insts, mean move: 3.29 um, max move: 24.50 um 
[11/28 14:25:16    708s] 	Max move on inst (CORE/img_reg_3__1__2_): (1121.58, 633.92) --> (1117.24, 654.08)
[11/28 14:25:16    708s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2483.2MB
[11/28 14:25:16    708s] Statistics of distance of Instance movement in refine placement:
[11/28 14:25:16    708s]   maximum (X+Y) =        24.50 um
[11/28 14:25:16    708s]   inst (CORE/img_reg_3__1__2_) with max move: (1121.58, 633.92) -> (1117.24, 654.08)
[11/28 14:25:16    708s]   mean    (X+Y) =         3.29 um
[11/28 14:25:16    708s] Summary Report:
[11/28 14:25:16    708s] Instances move: 1347 (out of 21954 movable)
[11/28 14:25:16    708s] Instances flipped: 0
[11/28 14:25:16    708s] Mean displacement: 3.29 um
[11/28 14:25:16    708s] Max displacement: 24.50 um (Instance: CORE/img_reg_3__1__2_) (1121.58, 633.92) -> (1117.24, 654.08)
[11/28 14:25:16    708s] 	Length: 18 sites, height: 1 rows, site name: core_5040, cell type: DFFN
[11/28 14:25:16    708s] Total instances moved : 1347
[11/28 14:25:16    708s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.270, REAL:0.269, MEM:2483.2M
[11/28 14:25:16    708s] Total net bbox length = 1.602e+06 (7.924e+05 8.095e+05) (ext = 1.700e+04)
[11/28 14:25:16    708s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2483.2MB
[11/28 14:25:16    708s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2483.2MB) @(0:11:48 - 0:11:48).
[11/28 14:25:16    708s] *** Finished refinePlace (0:11:48 mem=2483.2M) ***
[11/28 14:25:16    708s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.231283.11
[11/28 14:25:16    708s] OPERPROF: Finished RefinePlace at level 1, CPU:0.300, REAL:0.303, MEM:2483.2M
[11/28 14:25:16    708s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2483.2M
[11/28 14:25:16    708s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.036, MEM:2477.2M
[11/28 14:25:16    708s]   ClockRefiner summary
[11/28 14:25:16    708s]   All clock instances: Moved 179, flipped 50 and cell swapped 0 (out of a total of 2750).
[11/28 14:25:16    708s]   The largest move was 24.5 um for CORE/img_reg_3__1__2_.
[11/28 14:25:16    708s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 84).
[11/28 14:25:16    708s]   Clock sinks: Moved 179, flipped 50 and cell swapped 0 (out of a total of 2666).
[11/28 14:25:16    708s]   The largest move was 24.5 um for CORE/img_reg_3__1__2_.
[11/28 14:25:16    708s]   Revert refine place priority changes on 0 instances.
[11/28 14:25:16    708s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/28 14:25:16    708s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:01.4 real=0:00:01.4)
[11/28 14:25:16    708s]   CCOpt::Phase::Routing...
[11/28 14:25:16    708s]   Clock implementation routing...
[11/28 14:25:16    708s]     Leaving CCOpt scope - Routing Tools...
[11/28 14:25:16    708s] Net route status summary:
[11/28 14:25:16    708s]   Clock:        85 (unrouted=0, trialRouted=0, noStatus=0, routed=84, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 14:25:16    708s]   Non-clock: 24445 (unrouted=28, trialRouted=24417, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 14:25:16    708s]     Routing using eGR in eGR->NR Step...
[11/28 14:25:16    708s]       Early Global Route - eGR->Nr High Frequency step...
[11/28 14:25:16    708s] (ccopt eGR): There are 85 nets for routing of which 84 have one or more fixed wires.
[11/28 14:25:16    708s] (ccopt eGR): Start to route 85 all nets
[11/28 14:25:16    708s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2477.20 MB )
[11/28 14:25:16    708s] (I)       Started Import and model ( Curr Mem: 2477.20 MB )
[11/28 14:25:16    708s] (I)       Started Create place DB ( Curr Mem: 2477.20 MB )
[11/28 14:25:16    708s] (I)       Started Import place data ( Curr Mem: 2477.20 MB )
[11/28 14:25:16    708s] (I)       Started Read instances and placement ( Curr Mem: 2477.20 MB )
[11/28 14:25:16    708s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2483.58 MB )
[11/28 14:25:16    708s] (I)       Started Read nets ( Curr Mem: 2483.58 MB )
[11/28 14:25:16    708s] (I)       Finished Read nets ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Finished Import place data ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Finished Create place DB ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Started Create route DB ( Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       == Non-default Options ==
[11/28 14:25:16    708s] (I)       Clean congestion better                            : true
[11/28 14:25:16    708s] (I)       Estimate vias on DPT layer                         : true
[11/28 14:25:16    708s] (I)       Clean congestion layer assignment rounds           : 3
[11/28 14:25:16    708s] (I)       Layer constraints as soft constraints              : true
[11/28 14:25:16    708s] (I)       Soft top layer                                     : true
[11/28 14:25:16    708s] (I)       Skip prospective layer relax nets                  : true
[11/28 14:25:16    708s] (I)       Better NDR handling                                : true
[11/28 14:25:16    708s] (I)       Improved NDR modeling in LA                        : true
[11/28 14:25:16    708s] (I)       Routing cost fix for NDR handling                  : true
[11/28 14:25:16    708s] (I)       Update initial WL after Phase 1a                   : true
[11/28 14:25:16    708s] (I)       Block tracks for preroutes                         : true
[11/28 14:25:16    708s] (I)       Assign IRoute by net group key                     : true
[11/28 14:25:16    708s] (I)       Block unroutable channels                          : true
[11/28 14:25:16    708s] (I)       Block unroutable channel fix                       : true
[11/28 14:25:16    708s] (I)       Block unroutable channels 3D                       : true
[11/28 14:25:16    708s] (I)       Bound layer relaxed segment wl                     : true
[11/28 14:25:16    708s] (I)       Bound layer relaxed segment wl fix                 : true
[11/28 14:25:16    708s] (I)       Blocked pin reach length threshold                 : 2
[11/28 14:25:16    708s] (I)       Check blockage within NDR space in TA              : true
[11/28 14:25:16    708s] (I)       Skip must join for term with via pillar            : true
[11/28 14:25:16    708s] (I)       Model find APA for IO pin                          : true
[11/28 14:25:16    708s] (I)       On pin location for off pin term                   : true
[11/28 14:25:16    708s] (I)       Handle EOL spacing                                 : true
[11/28 14:25:16    708s] (I)       Merge PG vias by gap                               : true
[11/28 14:25:16    708s] (I)       Maximum routing layer                              : 6
[11/28 14:25:16    708s] (I)       Route selected nets only                           : true
[11/28 14:25:16    708s] (I)       Refine MST                                         : true
[11/28 14:25:16    708s] (I)       Honor PRL                                          : true
[11/28 14:25:16    708s] (I)       Strong congestion aware                            : true
[11/28 14:25:16    708s] (I)       Improved initial location for IRoutes              : true
[11/28 14:25:16    708s] (I)       Multi panel TA                                     : true
[11/28 14:25:16    708s] (I)       Penalize wire overlap                              : true
[11/28 14:25:16    708s] (I)       Expand small instance blockage                     : true
[11/28 14:25:16    708s] (I)       Reduce via in TA                                   : true
[11/28 14:25:16    708s] (I)       SS-aware routing                                   : true
[11/28 14:25:16    708s] (I)       Improve tree edge sharing                          : true
[11/28 14:25:16    708s] (I)       Improve 2D via estimation                          : true
[11/28 14:25:16    708s] (I)       Refine Steiner tree                                : true
[11/28 14:25:16    708s] (I)       Build spine tree                                   : true
[11/28 14:25:16    708s] (I)       Model pass through capacity                        : true
[11/28 14:25:16    708s] (I)       Extend blockages by a half GCell                   : true
[11/28 14:25:16    708s] (I)       Consider pin shapes                                : true
[11/28 14:25:16    708s] (I)       Consider pin shapes for all nodes                  : true
[11/28 14:25:16    708s] (I)       Consider NR APA                                    : true
[11/28 14:25:16    708s] (I)       Consider IO pin shape                              : true
[11/28 14:25:16    708s] (I)       Fix pin connection bug                             : true
[11/28 14:25:16    708s] (I)       Consider layer RC for local wires                  : true
[11/28 14:25:16    708s] (I)       LA-aware pin escape length                         : 2
[11/28 14:25:16    708s] (I)       Connect multiple ports                             : true
[11/28 14:25:16    708s] (I)       Split for must join                                : true
[11/28 14:25:16    708s] (I)       Number of threads                                  : 1
[11/28 14:25:16    708s] (I)       Routing effort level                               : 10000
[11/28 14:25:16    708s] (I)       Special modeling for N7                            : 0
[11/28 14:25:16    708s] (I)       Special modeling for N6                            : 0
[11/28 14:25:16    708s] (I)       Special modeling for N2                            : 0
[11/28 14:25:16    708s] (I)       Special modeling for N3 v9                         : 0
[11/28 14:25:16    708s] (I)       Special modeling for N5 v6                         : 0
[11/28 14:25:16    708s] (I)       Special modeling for N5PPv2                        : 0
[11/28 14:25:16    708s] (I)       Special settings for S3                            : 0
[11/28 14:25:16    708s] (I)       Special settings for S4                            : 0
[11/28 14:25:16    708s] (I)       Special settings for S5 v2                         : 0
[11/28 14:25:16    708s] (I)       Special settings for S7                            : 0
[11/28 14:25:16    708s] (I)       Special settings for S8 v6                         : 0
[11/28 14:25:16    708s] (I)       Prefer layer length threshold                      : 8
[11/28 14:25:16    708s] (I)       Overflow penalty cost                              : 10
[11/28 14:25:16    708s] (I)       A-star cost                                        : 0.300000
[11/28 14:25:16    708s] (I)       Misalignment cost                                  : 10.000000
[11/28 14:25:16    708s] (I)       Threshold for short IRoute                         : 6
[11/28 14:25:16    708s] (I)       Via cost during post routing                       : 1.000000
[11/28 14:25:16    708s] (I)       Layer congestion ratios                            : { { 1.0 } }
[11/28 14:25:16    708s] (I)       Source-to-sink ratio                               : 0.300000
[11/28 14:25:16    708s] (I)       Scenic ratio bound                                 : 3.000000
[11/28 14:25:16    708s] (I)       Segment layer relax scenic ratio                   : 1.250000
[11/28 14:25:16    708s] (I)       Source-sink aware LA ratio                         : 0.500000
[11/28 14:25:16    708s] (I)       PG-aware similar topology routing                  : true
[11/28 14:25:16    708s] (I)       Maze routing via cost fix                          : true
[11/28 14:25:16    708s] (I)       Apply PRL on PG terms                              : true
[11/28 14:25:16    708s] (I)       Apply PRL on obs objects                           : true
[11/28 14:25:16    708s] (I)       Handle range-type spacing rules                    : true
[11/28 14:25:16    708s] (I)       PG gap threshold multiplier                        : 10.000000
[11/28 14:25:16    708s] (I)       Parallel spacing query fix                         : true
[11/28 14:25:16    708s] (I)       Force source to root IR                            : true
[11/28 14:25:16    708s] (I)       Layer Weights                                      : L2:4 L3:2.5
[11/28 14:25:16    708s] (I)       Do not relax to DPT layer                          : true
[11/28 14:25:16    708s] (I)       No DPT in post routing                             : true
[11/28 14:25:16    708s] (I)       Modeling PG via merging fix                        : true
[11/28 14:25:16    708s] (I)       Shield aware TA                                    : true
[11/28 14:25:16    708s] (I)       Strong shield aware TA                             : true
[11/28 14:25:16    708s] (I)       Overflow calculation fix in LA                     : true
[11/28 14:25:16    708s] (I)       Post routing fix                                   : true
[11/28 14:25:16    708s] (I)       Strong post routing                                : true
[11/28 14:25:16    708s] (I)       NDR via pillar fix                                 : true
[11/28 14:25:16    708s] (I)       Violation on path threshold                        : 1
[11/28 14:25:16    708s] (I)       Pass through capacity modeling                     : true
[11/28 14:25:16    708s] (I)       Select the non-relaxed segments in post routing stage : true
[11/28 14:25:16    708s] (I)       Select term pin box for io pin                     : true
[11/28 14:25:16    708s] (I)       Penalize NDR sharing                               : true
[11/28 14:25:16    708s] (I)       Keep fixed segments                                : true
[11/28 14:25:16    708s] (I)       Reorder net groups by key                          : true
[11/28 14:25:16    708s] (I)       Increase net scenic ratio                          : true
[11/28 14:25:16    708s] (I)       Method to set GCell size                           : row
[11/28 14:25:16    708s] (I)       Connect multiple ports and must join fix           : true
[11/28 14:25:16    708s] (I)       Avoid high resistance layers                       : true
[11/28 14:25:16    708s] (I)       Fix unreachable term connection                    : true
[11/28 14:25:16    708s] (I)       Model find APA for IO pin fix                      : true
[11/28 14:25:16    708s] (I)       Avoid connecting non-metal layers                  : true
[11/28 14:25:16    708s] (I)       Use track pitch for NDR                            : true
[11/28 14:25:16    708s] (I)       Top layer relaxation fix                           : true
[11/28 14:25:16    708s] (I)       Counted 6678 PG shapes. We will not process PG shapes layer by layer.
[11/28 14:25:16    708s] (I)       Started Import route data (1T) ( Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       ============== Pin Summary ==============
[11/28 14:25:16    708s] (I)       +-------+--------+---------+------------+
[11/28 14:25:16    708s] (I)       | Layer | # pins | % total |      Group |
[11/28 14:25:16    708s] (I)       +-------+--------+---------+------------+
[11/28 14:25:16    708s] (I)       |     1 |  85295 |  100.00 |        Pin |
[11/28 14:25:16    708s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/28 14:25:16    708s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/28 14:25:16    708s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/28 14:25:16    708s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/28 14:25:16    708s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/28 14:25:16    708s] (I)       +-------+--------+---------+------------+
[11/28 14:25:16    708s] (I)       Use row-based GCell size
[11/28 14:25:16    708s] (I)       Use row-based GCell align
[11/28 14:25:16    708s] (I)       GCell unit size   : 5040
[11/28 14:25:16    708s] (I)       GCell multiplier  : 1
[11/28 14:25:16    708s] (I)       GCell row height  : 5040
[11/28 14:25:16    708s] (I)       Actual row height : 5040
[11/28 14:25:16    708s] (I)       GCell align ref   : 240560 240800
[11/28 14:25:16    708s] [NR-eGR] Track table information for default rule: 
[11/28 14:25:16    708s] [NR-eGR] metal1 has no routable track
[11/28 14:25:16    708s] [NR-eGR] metal2 has single uniform track structure
[11/28 14:25:16    708s] [NR-eGR] metal3 has single uniform track structure
[11/28 14:25:16    708s] [NR-eGR] metal4 has single uniform track structure
[11/28 14:25:16    708s] [NR-eGR] metal5 has single uniform track structure
[11/28 14:25:16    708s] [NR-eGR] metal6 has single uniform track structure
[11/28 14:25:16    708s] (I)       =================== Default via ====================
[11/28 14:25:16    708s] (I)       +---+------------------+---------------------------+
[11/28 14:25:16    708s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/28 14:25:16    708s] (I)       +---+------------------+---------------------------+
[11/28 14:25:16    708s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/28 14:25:16    708s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/28 14:25:16    708s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/28 14:25:16    708s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/28 14:25:16    708s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/28 14:25:16    708s] (I)       +---+------------------+---------------------------+
[11/28 14:25:16    708s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Started Read routing blockages ( Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Started Read instance blockages ( Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Started Read PG blockages ( Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] [NR-eGR] Read 355 PG shapes
[11/28 14:25:16    708s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Started Read boundary cut boxes ( Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] [NR-eGR] #Routing Blockages  : 0
[11/28 14:25:16    708s] [NR-eGR] #Instance Blockages : 3274
[11/28 14:25:16    708s] [NR-eGR] #PG Blockages       : 355
[11/28 14:25:16    708s] [NR-eGR] #Halo Blockages     : 0
[11/28 14:25:16    708s] [NR-eGR] #Boundary Blockages : 0
[11/28 14:25:16    708s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Started Read blackboxes ( Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/28 14:25:16    708s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Started Read prerouted ( Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/28 14:25:16    708s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Started Read unlegalized nets ( Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Started Read nets ( Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] [NR-eGR] Read numTotalNets=24528  numIgnoredNets=24443
[11/28 14:25:16    708s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] [NR-eGR] Connected 0 must-join pins/ports
[11/28 14:25:16    708s] (I)       Started Set up via pillars ( Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       early_global_route_priority property id does not exist.
[11/28 14:25:16    708s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Model blockages into capacity
[11/28 14:25:16    708s] (I)       Read Num Blocks=8493  Num Prerouted Wires=0  Num CS=0
[11/28 14:25:16    708s] (I)       Started Initialize 3D capacity ( Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Layer 1 (V) : #blockages 5011 : #preroutes 0
[11/28 14:25:16    708s] (I)       Layer 2 (H) : #blockages 2200 : #preroutes 0
[11/28 14:25:16    708s] (I)       Layer 3 (V) : #blockages 729 : #preroutes 0
[11/28 14:25:16    708s] (I)       Layer 4 (H) : #blockages 281 : #preroutes 0
[11/28 14:25:16    708s] (I)       Layer 5 (V) : #blockages 272 : #preroutes 0
[11/28 14:25:16    708s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       -- layer congestion ratio --
[11/28 14:25:16    708s] (I)       Layer 1 : 0.100000
[11/28 14:25:16    708s] (I)       Layer 2 : 0.700000
[11/28 14:25:16    708s] (I)       Layer 3 : 0.700000
[11/28 14:25:16    708s] (I)       Layer 4 : 1.000000
[11/28 14:25:16    708s] (I)       Layer 5 : 1.000000
[11/28 14:25:16    708s] (I)       Layer 6 : 1.000000
[11/28 14:25:16    708s] (I)       ----------------------------
[11/28 14:25:16    708s] (I)       Started Move terms for access ( Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Moved 4 terms for better access 
[11/28 14:25:16    708s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Number of ignored nets                =      0
[11/28 14:25:16    708s] (I)       Number of connected nets              =      0
[11/28 14:25:16    708s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/28 14:25:16    708s] (I)       Number of clock nets                  =     85.  Ignored: No
[11/28 14:25:16    708s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/28 14:25:16    708s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/28 14:25:16    708s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 14:25:16    708s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/28 14:25:16    708s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/28 14:25:16    708s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 14:25:16    708s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 14:25:16    708s] (I)       Finished Import route data (1T) ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Finished Create route DB ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Started Read aux data ( Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Started Others data preparation ( Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] [NR-eGR] There are 84 clock nets ( 84 with NDR ).
[11/28 14:25:16    708s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Started Create route kernel ( Curr Mem: 2490.08 MB )
[11/28 14:25:16    708s] (I)       Ndr track 0 does not exist
[11/28 14:25:16    708s] (I)       Ndr track 0 does not exist
[11/28 14:25:16    708s] (I)       ---------------------Grid Graph Info--------------------
[11/28 14:25:16    708s] (I)       Routing area        : (0, 0) - (1434680, 1434680)
[11/28 14:25:16    708s] (I)       Core area           : (240560, 240800) - (1194120, 1193360)
[11/28 14:25:16    708s] (I)       Site width          :   620  (dbu)
[11/28 14:25:16    708s] (I)       Row height          :  5040  (dbu)
[11/28 14:25:16    708s] (I)       GCell row height    :  5040  (dbu)
[11/28 14:25:16    708s] (I)       GCell width         :  5040  (dbu)
[11/28 14:25:16    708s] (I)       GCell height        :  5040  (dbu)
[11/28 14:25:16    708s] (I)       Grid                :   284   284     6
[11/28 14:25:16    708s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/28 14:25:16    708s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/28 14:25:16    708s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/28 14:25:16    708s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/28 14:25:16    708s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/28 14:25:16    708s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/28 14:25:16    708s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/28 14:25:16    708s] (I)       First track coord   :     0   310   280   310   280  2790
[11/28 14:25:16    708s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/28 14:25:16    708s] (I)       Total num of tracks :     0  2314  2562  2314  2562   578
[11/28 14:25:16    708s] (I)       Num of masks        :     1     1     1     1     1     1
[11/28 14:25:16    708s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/28 14:25:16    708s] (I)       --------------------------------------------------------
[11/28 14:25:16    708s] 
[11/28 14:25:16    708s] [NR-eGR] ============ Routing rule table ============
[11/28 14:25:16    708s] [NR-eGR] Rule id: 0  Nets: 84 
[11/28 14:25:16    708s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/28 14:25:16    708s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[11/28 14:25:16    708s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[11/28 14:25:16    708s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:25:16    708s] [NR-eGR] Rule id: 1  Nets: 0 
[11/28 14:25:16    708s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/28 14:25:16    708s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/28 14:25:16    708s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:25:16    708s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:25:16    708s] [NR-eGR] ========================================
[11/28 14:25:16    708s] [NR-eGR] 
[11/28 14:25:16    708s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/28 14:25:16    708s] (I)       blocked tracks on layer2 : = 317252 / 657176 (48.28%)
[11/28 14:25:16    708s] (I)       blocked tracks on layer3 : = 343794 / 727608 (47.25%)
[11/28 14:25:16    708s] (I)       blocked tracks on layer4 : = 210258 / 657176 (31.99%)
[11/28 14:25:16    708s] (I)       blocked tracks on layer5 : = 182617 / 727608 (25.10%)
[11/28 14:25:16    708s] (I)       blocked tracks on layer6 : = 42435 / 164152 (25.85%)
[11/28 14:25:16    708s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Import and model ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Reset routing kernel
[11/28 14:25:16    708s] (I)       Started Global Routing ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Initialization ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       totalPins=2833  totalGlobalPin=2814 (99.33%)
[11/28 14:25:16    708s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Net group 1 ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Generate topology ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       total 2D Cap : 838042 = (387820 H, 450222 V)
[11/28 14:25:16    708s] [NR-eGR] Layer group 1: route 84 net(s) in layer range [3, 4]
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1a Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1a ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Pattern routing (1T) ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[11/28 14:25:16    708s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 7585 = (3811 H, 3774 V) = (0.98% H, 0.84% V) = (1.921e+04um H, 1.902e+04um V)
[11/28 14:25:16    708s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1b Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1b ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 7585 = (3811 H, 3774 V) = (0.98% H, 0.84% V) = (1.921e+04um H, 1.902e+04um V)
[11/28 14:25:16    708s] (I)       Overflow of layer group 1: 0.09% H + 0.00% V. EstWL: 3.822840e+04um
[11/28 14:25:16    708s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1c Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1c ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Two level routing ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Level2 Grid: 57 x 57
[11/28 14:25:16    708s] (I)       Started Two Level Routing ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 7585 = (3811 H, 3774 V) = (0.98% H, 0.84% V) = (1.921e+04um H, 1.902e+04um V)
[11/28 14:25:16    708s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1d Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1d ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Detoured routing ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 7585 = (3811 H, 3774 V) = (0.98% H, 0.84% V) = (1.921e+04um H, 1.902e+04um V)
[11/28 14:25:16    708s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1e Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1e ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Route legalization ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 7585 = (3811 H, 3774 V) = (0.98% H, 0.84% V) = (1.921e+04um H, 1.902e+04um V)
[11/28 14:25:16    708s] [NR-eGR] Early Global Route overflow of layer group 1: 0.09% H + 0.00% V. EstWL: 3.822840e+04um
[11/28 14:25:16    708s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1f Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1f ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Congestion clean ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 7585 = (3811 H, 3774 V) = (0.98% H, 0.84% V) = (1.921e+04um H, 1.902e+04um V)
[11/28 14:25:16    708s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1g Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1g ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Post Routing ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 7432 = (3736 H, 3696 V) = (0.96% H, 0.82% V) = (1.883e+04um H, 1.863e+04um V)
[11/28 14:25:16    708s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       numNets=84  numFullyRipUpNets=9  numPartialRipUpNets=10 routedWL=6363
[11/28 14:25:16    708s] [NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1h Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1h ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Post Routing ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 7175 = (3617 H, 3558 V) = (0.93% H, 0.79% V) = (1.823e+04um H, 1.793e+04um V)
[11/28 14:25:16    708s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Layer assignment (1T) ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Net group 1 ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Net group 2 ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Generate topology ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       total 2D Cap : 1510230 = (937278 H, 572952 V)
[11/28 14:25:16    708s] [NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1a Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1a ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Pattern routing (1T) ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[11/28 14:25:16    708s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 8349 = (4234 H, 4115 V) = (0.45% H, 0.72% V) = (2.134e+04um H, 2.074e+04um V)
[11/28 14:25:16    708s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1b Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1b ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 8349 = (4234 H, 4115 V) = (0.45% H, 0.72% V) = (2.134e+04um H, 2.074e+04um V)
[11/28 14:25:16    708s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.207896e+04um
[11/28 14:25:16    708s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1c Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1c ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Two level routing ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Level2 Grid: 57 x 57
[11/28 14:25:16    708s] (I)       Started Two Level Routing ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 8349 = (4234 H, 4115 V) = (0.45% H, 0.72% V) = (2.134e+04um H, 2.074e+04um V)
[11/28 14:25:16    708s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1d Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1d ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Detoured routing ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 8349 = (4234 H, 4115 V) = (0.45% H, 0.72% V) = (2.134e+04um H, 2.074e+04um V)
[11/28 14:25:16    708s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1e Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1e ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Route legalization ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 8349 = (4234 H, 4115 V) = (0.45% H, 0.72% V) = (2.134e+04um H, 2.074e+04um V)
[11/28 14:25:16    708s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.207896e+04um
[11/28 14:25:16    708s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1f Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1f ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Congestion clean ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 8349 = (4234 H, 4115 V) = (0.45% H, 0.72% V) = (2.134e+04um H, 2.074e+04um V)
[11/28 14:25:16    708s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1g Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1g ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Post Routing ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 8305 = (4220 H, 4085 V) = (0.45% H, 0.71% V) = (2.127e+04um H, 2.059e+04um V)
[11/28 14:25:16    708s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       numNets=10  numFullyRipUpNets=0  numPartialRipUpNets=6 routedWL=432
[11/28 14:25:16    708s] [NR-eGR] Create a new net group with 6 nets and layer range [2, 6]
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1h Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1h ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Post Routing ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 8305 = (4220 H, 4085 V) = (0.45% H, 0.71% V) = (2.127e+04um H, 2.059e+04um V)
[11/28 14:25:16    708s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Layer assignment (1T) ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Net group 2 ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Net group 3 ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Generate topology ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       total 2D Cap : 1854836 = (937278 H, 917558 V)
[11/28 14:25:16    708s] [NR-eGR] Layer group 3: route 6 net(s) in layer range [2, 6]
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1a Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1a ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Pattern routing (1T) ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 10
[11/28 14:25:16    708s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 9758 = (4987 H, 4771 V) = (0.53% H, 0.52% V) = (2.513e+04um H, 2.405e+04um V)
[11/28 14:25:16    708s] (I)       Started Add via demand to 2D ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1b Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1b ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 9758 = (4987 H, 4771 V) = (0.53% H, 0.52% V) = (2.513e+04um H, 2.405e+04um V)
[11/28 14:25:16    708s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.918032e+04um
[11/28 14:25:16    708s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/28 14:25:16    708s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/28 14:25:16    708s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1c Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1c ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Two level routing ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Level2 Grid: 57 x 57
[11/28 14:25:16    708s] (I)       Started Two Level Routing ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 9758 = (4987 H, 4771 V) = (0.53% H, 0.52% V) = (2.513e+04um H, 2.405e+04um V)
[11/28 14:25:16    708s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1d Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1d ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Detoured routing ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 9758 = (4987 H, 4771 V) = (0.53% H, 0.52% V) = (2.513e+04um H, 2.405e+04um V)
[11/28 14:25:16    708s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1e Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1e ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Route legalization ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 9758 = (4987 H, 4771 V) = (0.53% H, 0.52% V) = (2.513e+04um H, 2.405e+04um V)
[11/28 14:25:16    708s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.918032e+04um
[11/28 14:25:16    708s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1f Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1f ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Congestion clean ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 9758 = (4987 H, 4771 V) = (0.53% H, 0.52% V) = (2.513e+04um H, 2.405e+04um V)
[11/28 14:25:16    708s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1g Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1g ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Post Routing ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 9758 = (4987 H, 4771 V) = (0.53% H, 0.52% V) = (2.513e+04um H, 2.405e+04um V)
[11/28 14:25:16    708s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] (I)       ============  Phase 1h Route ============
[11/28 14:25:16    708s] (I)       Started Phase 1h ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Post Routing ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Usage: 9758 = (4986 H, 4772 V) = (0.53% H, 0.52% V) = (2.513e+04um H, 2.405e+04um V)
[11/28 14:25:16    708s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Layer assignment (1T) ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Net group 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       
[11/28 14:25:16    708s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 14:25:16    708s] [NR-eGR]                        OverCon            
[11/28 14:25:16    708s] [NR-eGR]                         #Gcell     %Gcell
[11/28 14:25:16    708s] [NR-eGR]       Layer                (0)    OverCon 
[11/28 14:25:16    708s] [NR-eGR] ----------------------------------------------
[11/28 14:25:16    708s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/28 14:25:16    708s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/28 14:25:16    708s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/28 14:25:16    708s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/28 14:25:16    708s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/28 14:25:16    708s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/28 14:25:16    708s] [NR-eGR] ----------------------------------------------
[11/28 14:25:16    708s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/28 14:25:16    708s] [NR-eGR] 
[11/28 14:25:16    708s] (I)       Finished Global Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Export 3D cong map ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       total 2D Cap : 1864236 = (942281 H, 921955 V)
[11/28 14:25:16    708s] (I)       Started Export 2D cong map ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/28 14:25:16    708s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/28 14:25:16    708s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       ============= Track Assignment ============
[11/28 14:25:16    708s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Started Track Assignment (1T) ( Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[11/28 14:25:16    708s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:16    708s] (I)       Run Multi-thread track assignment
[11/28 14:25:17    708s] (I)       Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:17    708s] (I)       Started Export ( Curr Mem: 2493.31 MB )
[11/28 14:25:17    708s] [NR-eGR] Started Export DB wires ( Curr Mem: 2493.31 MB )
[11/28 14:25:17    708s] [NR-eGR] Started Export all nets ( Curr Mem: 2493.31 MB )
[11/28 14:25:17    708s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:17    708s] [NR-eGR] Started Set wire vias ( Curr Mem: 2493.31 MB )
[11/28 14:25:17    708s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:17    708s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:17    708s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:17    708s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 85237
[11/28 14:25:17    708s] [NR-eGR] metal2  (2V) length: 3.883982e+05um, number of vias: 115394
[11/28 14:25:17    708s] [NR-eGR] metal3  (3H) length: 4.626505e+05um, number of vias: 26143
[11/28 14:25:17    708s] [NR-eGR] metal4  (4V) length: 5.200787e+05um, number of vias: 13108
[11/28 14:25:17    708s] [NR-eGR] metal5  (5H) length: 5.225846e+05um, number of vias: 3126
[11/28 14:25:17    708s] [NR-eGR] metal6  (6V) length: 1.205200e+05um, number of vias: 0
[11/28 14:25:17    708s] [NR-eGR] Total length: 2.014232e+06um, number of vias: 243008
[11/28 14:25:17    708s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:17    708s] [NR-eGR] Total eGR-routed clock nets wire length: 3.892118e+04um 
[11/28 14:25:17    708s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:17    708s] [NR-eGR] Report for selected net(s) only.
[11/28 14:25:17    708s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 2829
[11/28 14:25:17    708s] [NR-eGR] metal2  (2V) length: 6.552470e+03um, number of vias: 3158
[11/28 14:25:17    708s] [NR-eGR] metal3  (3H) length: 1.946930e+04um, number of vias: 1560
[11/28 14:25:17    708s] [NR-eGR] metal4  (4V) length: 1.230297e+04um, number of vias: 26
[11/28 14:25:17    708s] [NR-eGR] metal5  (5H) length: 5.964400e+02um, number of vias: 0
[11/28 14:25:17    708s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[11/28 14:25:17    708s] [NR-eGR] Total length: 3.892118e+04um, number of vias: 7573
[11/28 14:25:17    708s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:17    708s] [NR-eGR] Total routed clock nets wire length: 3.892118e+04um, number of vias: 7573
[11/28 14:25:17    708s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:17    708s] (I)       Started Update net boxes ( Curr Mem: 2493.31 MB )
[11/28 14:25:17    708s] (I)       Finished Update net boxes ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:17    708s] (I)       Started Update timing ( Curr Mem: 2493.31 MB )
[11/28 14:25:17    708s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:17    708s] (I)       Finished Export ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2493.31 MB )
[11/28 14:25:17    708s] (I)       Started Postprocess design ( Curr Mem: 2493.31 MB )
[11/28 14:25:17    708s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2477.31 MB )
[11/28 14:25:17    708s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.49 sec, Real: 0.49 sec, Curr Mem: 2477.31 MB )
[11/28 14:25:17    708s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/28 14:25:17    708s]     Routing using eGR in eGR->NR Step done.
[11/28 14:25:17    708s]     Routing using NR in eGR->NR Step...
[11/28 14:25:17    708s] 
[11/28 14:25:17    708s] CCOPT: Preparing to route 85 clock nets with NanoRoute.
[11/28 14:25:17    708s]   All net are default rule.
[11/28 14:25:17    708s]   Preferred NanoRoute mode settings: Current
[11/28 14:25:17    708s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/28 14:25:17    708s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[11/28 14:25:17    708s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[11/28 14:25:17    708s]       Clock detailed routing...
[11/28 14:25:17    708s]         NanoRoute...
[11/28 14:25:17    708s] % Begin globalDetailRoute (date=11/28 14:25:17, mem=1665.8M)
[11/28 14:25:17    708s] 
[11/28 14:25:17    708s] globalDetailRoute
[11/28 14:25:17    708s] 
[11/28 14:25:17    708s] ### Time Record (globalDetailRoute) is installed.
[11/28 14:25:17    708s] #Start globalDetailRoute on Thu Nov 28 14:25:17 2024
[11/28 14:25:17    708s] #
[11/28 14:25:17    708s] ### Time Record (Pre Callback) is installed.
[11/28 14:25:17    708s] ### Time Record (Pre Callback) is uninstalled.
[11/28 14:25:17    708s] ### Time Record (DB Import) is installed.
[11/28 14:25:17    708s] ### Time Record (Timing Data Generation) is installed.
[11/28 14:25:17    708s] ### Time Record (Timing Data Generation) is uninstalled.
[11/28 14:25:17    708s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:25:17    708s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_n of net rst_n because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:25:17    708s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_valid of net in_valid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:25:17    708s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_valid2 of net in_valid2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:25:17    708s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[7] of net image[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:25:17    708s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[6] of net image[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:25:17    708s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[5] of net image[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:25:17    708s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[4] of net image[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:25:17    708s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[3] of net image[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:25:17    708s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[2] of net image[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:25:17    708s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[1] of net image[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:25:17    708s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[0] of net image[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:25:17    708s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[7] of net template[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:25:17    708s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[6] of net template[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:25:17    708s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[5] of net template[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:25:17    708s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[4] of net template[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:25:17    708s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[3] of net template[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:25:17    708s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[2] of net template[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:25:17    708s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[1] of net template[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:25:17    708s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[0] of net template[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:25:17    708s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[11/28 14:25:17    708s] #To increase the message display limit, refer to the product command reference manual.
[11/28 14:25:17    709s] ### Net info: total nets: 24530
[11/28 14:25:17    709s] ### Net info: dirty nets: 0
[11/28 14:25:17    709s] ### Net info: marked as disconnected nets: 0
[11/28 14:25:17    709s] #num needed restored net=0
[11/28 14:25:17    709s] #need_extraction net=0 (total=24530)
[11/28 14:25:17    709s] ### Net info: fully routed nets: 84
[11/28 14:25:17    709s] ### Net info: trivial (< 2 pins) nets: 29
[11/28 14:25:17    709s] ### Net info: unrouted nets: 24417
[11/28 14:25:17    709s] ### Net info: re-extraction nets: 0
[11/28 14:25:17    709s] ### Net info: selected nets: 85
[11/28 14:25:17    709s] ### Net info: ignored nets: 0
[11/28 14:25:17    709s] ### Net info: skip routing nets: 0
[11/28 14:25:17    709s] #WARNING (NRDB-733) PIN action[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:25:17    709s] #WARNING (NRDB-733) PIN action[1] in CELL_VIEW CHIP does not have physical port.
[11/28 14:25:17    709s] #WARNING (NRDB-733) PIN action[2] in CELL_VIEW CHIP does not have physical port.
[11/28 14:25:17    709s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[11/28 14:25:17    709s] #WARNING (NRDB-733) PIN image[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:25:17    709s] #WARNING (NRDB-733) PIN image[1] in CELL_VIEW CHIP does not have physical port.
[11/28 14:25:17    709s] #WARNING (NRDB-733) PIN image[2] in CELL_VIEW CHIP does not have physical port.
[11/28 14:25:17    709s] #WARNING (NRDB-733) PIN image[3] in CELL_VIEW CHIP does not have physical port.
[11/28 14:25:17    709s] #WARNING (NRDB-733) PIN image[4] in CELL_VIEW CHIP does not have physical port.
[11/28 14:25:17    709s] #WARNING (NRDB-733) PIN image[5] in CELL_VIEW CHIP does not have physical port.
[11/28 14:25:17    709s] #WARNING (NRDB-733) PIN image[6] in CELL_VIEW CHIP does not have physical port.
[11/28 14:25:17    709s] #WARNING (NRDB-733) PIN image[7] in CELL_VIEW CHIP does not have physical port.
[11/28 14:25:17    709s] #WARNING (NRDB-733) PIN image_size[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:25:17    709s] #WARNING (NRDB-733) PIN image_size[1] in CELL_VIEW CHIP does not have physical port.
[11/28 14:25:17    709s] #WARNING (NRDB-733) PIN in_valid in CELL_VIEW CHIP does not have physical port.
[11/28 14:25:17    709s] #WARNING (NRDB-733) PIN in_valid2 in CELL_VIEW CHIP does not have physical port.
[11/28 14:25:17    709s] #WARNING (NRDB-733) PIN out_valid in CELL_VIEW CHIP does not have physical port.
[11/28 14:25:17    709s] #WARNING (NRDB-733) PIN out_value in CELL_VIEW CHIP does not have physical port.
[11/28 14:25:17    709s] #WARNING (NRDB-733) PIN rst_n in CELL_VIEW CHIP does not have physical port.
[11/28 14:25:17    709s] #WARNING (NRDB-733) PIN template[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:25:17    709s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[11/28 14:25:17    709s] #To increase the message display limit, refer to the product command reference manual.
[11/28 14:25:17    709s] ### import design signature (5): route=1775515805 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1806706369 dirty_area=1579252547 del_dirty_area=0 cell=825427496 placement=633227954 pin_access=1 inst_pattern=1 halo=0
[11/28 14:25:17    709s] ### Time Record (DB Import) is uninstalled.
[11/28 14:25:17    709s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[11/28 14:25:17    709s] #Wire/Via statistics before line assignment ...
[11/28 14:25:17    709s] #Total number of nets with non-default rule or having extra spacing = 85
[11/28 14:25:17    709s] #Total wire length = 38921 um.
[11/28 14:25:17    709s] #Total half perimeter of net bounding box = 18557 um.
[11/28 14:25:17    709s] #Total wire length on LAYER metal1 = 0 um.
[11/28 14:25:17    709s] #Total wire length on LAYER metal2 = 6552 um.
[11/28 14:25:17    709s] #Total wire length on LAYER metal3 = 19469 um.
[11/28 14:25:17    709s] #Total wire length on LAYER metal4 = 12303 um.
[11/28 14:25:17    709s] #Total wire length on LAYER metal5 = 596 um.
[11/28 14:25:17    709s] #Total wire length on LAYER metal6 = 0 um.
[11/28 14:25:17    709s] #Total number of vias = 7573
[11/28 14:25:17    709s] #Up-Via Summary (total 7573):
[11/28 14:25:17    709s] #           
[11/28 14:25:17    709s] #-----------------------
[11/28 14:25:17    709s] # metal1           2829
[11/28 14:25:17    709s] # metal2           3158
[11/28 14:25:17    709s] # metal3           1560
[11/28 14:25:17    709s] # metal4             26
[11/28 14:25:17    709s] #-----------------------
[11/28 14:25:17    709s] #                  7573 
[11/28 14:25:17    709s] #
[11/28 14:25:17    709s] ### Time Record (Data Preparation) is installed.
[11/28 14:25:17    709s] #Start routing data preparation on Thu Nov 28 14:25:17 2024
[11/28 14:25:17    709s] #
[11/28 14:25:17    709s] #Minimum voltage of a net in the design = 0.000.
[11/28 14:25:17    709s] #Maximum voltage of a net in the design = 1.980.
[11/28 14:25:17    709s] #Voltage range [0.000 - 1.980] has 24528 nets.
[11/28 14:25:17    709s] #Voltage range [0.000 - 0.000] has 1 net.
[11/28 14:25:17    709s] #Voltage range [1.620 - 1.980] has 1 net.
[11/28 14:25:17    709s] ### Time Record (Cell Pin Access) is installed.
[11/28 14:25:17    709s] #Initial pin access analysis.
[11/28 14:25:20    711s] #Detail pin access analysis.
[11/28 14:25:20    711s] ### Time Record (Cell Pin Access) is uninstalled.
[11/28 14:25:20    712s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[11/28 14:25:20    712s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[11/28 14:25:20    712s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/28 14:25:20    712s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[11/28 14:25:20    712s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/28 14:25:20    712s] # metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
[11/28 14:25:20    712s] #Monitoring time of adding inner blkg by smac
[11/28 14:25:20    712s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1693.31 (MB), peak = 1986.27 (MB)
[11/28 14:25:20    712s] #Regenerating Ggrids automatically.
[11/28 14:25:20    712s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[11/28 14:25:20    712s] #Using automatically generated G-grids.
[11/28 14:25:20    712s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/28 14:25:20    712s] #Done routing data preparation.
[11/28 14:25:20    712s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1704.39 (MB), peak = 1986.27 (MB)
[11/28 14:25:20    712s] ### Time Record (Data Preparation) is uninstalled.
[11/28 14:25:20    712s] #Data initialization: cpu:00:00:03, real:00:00:03, mem:1.7 GB, peak:1.9 GB
[11/28 14:25:20    712s] 
[11/28 14:25:20    712s] Trim Metal Layers:
[11/28 14:25:20    712s] LayerId::1 widthSet size::4
[11/28 14:25:20    712s] LayerId::2 widthSet size::4
[11/28 14:25:20    712s] LayerId::3 widthSet size::4
[11/28 14:25:20    712s] LayerId::4 widthSet size::4
[11/28 14:25:20    712s] LayerId::5 widthSet size::4
[11/28 14:25:20    712s] LayerId::6 widthSet size::2
[11/28 14:25:20    712s] Updating RC grid for preRoute extraction ...
[11/28 14:25:20    712s] eee: pegSigSF::1.070000
[11/28 14:25:20    712s] Initializing multi-corner capacitance tables ... 
[11/28 14:25:20    712s] Initializing multi-corner resistance tables ...
[11/28 14:25:20    712s] eee: l::1 avDens::0.098107 usedTrk::3715.465275 availTrk::37871.638504 sigTrk::3715.465275
[11/28 14:25:20    712s] eee: l::2 avDens::0.038076 usedTrk::1053.653571 availTrk::27672.736389 sigTrk::1053.653571
[11/28 14:25:20    712s] eee: l::3 avDens::0.035290 usedTrk::1026.312500 availTrk::29082.180630 sigTrk::1026.312500
[11/28 14:25:20    712s] eee: l::4 avDens::0.011449 usedTrk::14.917064 availTrk::1302.934464 sigTrk::14.917064
[11/28 14:25:20    712s] eee: l::5 avDens::0.006461 usedTrk::3.488690 availTrk::540.000000 sigTrk::3.488690
[11/28 14:25:20    712s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/28 14:25:20    712s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:25:20    712s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.920500 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 77 ; 
[11/28 14:25:20    712s] #Successfully loaded pre-route RC model
[11/28 14:25:20    712s] #Enabled timing driven Line Assignment.
[11/28 14:25:20    712s] ### Time Record (Line Assignment) is installed.
[11/28 14:25:20    712s] #
[11/28 14:25:20    712s] #Begin Line Assignment ...
[11/28 14:25:20    712s] #
[11/28 14:25:20    712s] #Begin build data ...
[11/28 14:25:21    712s] #
[11/28 14:25:21    712s] #Distribution of nets:
[11/28 14:25:21    712s] #        2 ( 0         pin),  17982 ( 2         pin),   1818 ( 3         pin),
[11/28 14:25:21    712s] #      643 ( 4         pin),    563 ( 5         pin),   1623 ( 6         pin),
[11/28 14:25:21    712s] #      463 ( 7         pin),    149 ( 8         pin),    457 ( 9         pin),
[11/28 14:25:21    712s] #      461 (10-19      pin),    158 (20-29      pin),     56 (30-39      pin),
[11/28 14:25:21    712s] #       51 (40-49      pin),     67 (50-59      pin),     31 (60-69      pin),
[11/28 14:25:21    712s] #        6 (70-79      pin),      0 (>=2000     pin).
[11/28 14:25:21    712s] #Total: 24530 nets, 84 fully global routed, 85 clocks, 85 nets have extra space,
[11/28 14:25:21    712s] #       85 nets have layer range, 85 nets have weight, 85 nets have avoid detour,
[11/28 14:25:21    712s] #       85 nets have priority.
[11/28 14:25:21    712s] #
[11/28 14:25:21    712s] #Nets in 1 layer range:
[11/28 14:25:21    712s] #   (metal3, metal4) :       85 ( 0.3%)
[11/28 14:25:21    712s] #
[11/28 14:25:21    712s] #Nets in 1 priority group:
[11/28 14:25:21    712s] #  clock:       85 ( 0.3%)
[11/28 14:25:21    712s] #
[11/28 14:25:21    712s] #85 nets selected.
[11/28 14:25:21    712s] #
[11/28 14:25:21    712s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[11/28 14:25:21    712s] #
[11/28 14:25:21    712s] #Net length summary:
[11/28 14:25:21    712s] #Layer    H-Len   V-Len         Total       #Up-Via
[11/28 14:25:21    712s] #--------------------------------------------------
[11/28 14:25:21    712s] #metal1       0       0       0(  0%)    2829( 37%)
[11/28 14:25:21    712s] #metal2       0    6552    6552( 17%)    3158( 42%)
[11/28 14:25:21    712s] #metal3   19469       0   19469( 50%)    1566( 21%)
[11/28 14:25:21    712s] #metal4       0   12302   12302( 32%)      26(  0%)
[11/28 14:25:21    712s] #metal5     596       0     596(  2%)       0(  0%)
[11/28 14:25:21    712s] #metal6       0       0       0(  0%)       0(  0%)
[11/28 14:25:21    712s] #--------------------------------------------------
[11/28 14:25:21    712s] #         20066   18854   38921          7579      
[11/28 14:25:21    712s] ### Top 1 overlap violations ...
[11/28 14:25:21    712s] ###   Net: C_clk
[11/28 14:25:21    712s] ###     metal4: (193.6100, 1293.0810, 193.8900, 1295.3190), length: 2.2380, total: 2.2380
[11/28 14:25:21    712s] ###       fixed object
[11/28 14:25:21    712s] #
[11/28 14:25:21    712s] #Net length and overlap summary:
[11/28 14:25:21    712s] #Layer    H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[11/28 14:25:21    712s] #----------------------------------------------------------------------------------------------
[11/28 14:25:21    712s] #metal1      41       0      41(  0%)    2829( 40%)       0(  0%)      0(  0.0%)      0(  0.0%)
[11/28 14:25:21    712s] #metal2       0    7397    7397( 19%)    2970( 42%)       0(  0%)      0(  0.0%)      0(  0.0%)
[11/28 14:25:21    712s] #metal3   19366       0   19366( 49%)    1255( 18%)       0(  0%)      0(  0.0%)      0(  0.0%)
[11/28 14:25:21    712s] #metal4       0   11861   11861( 30%)      22(  0%)       0(  0%)      0(  0.0%)      2(  0.0%)
[11/28 14:25:21    712s] #metal5     584       0     584(  1%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[11/28 14:25:21    712s] #metal6       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[11/28 14:25:21    712s] #----------------------------------------------------------------------------------------------
[11/28 14:25:21    712s] #         19991   19258   39249          7076             0            0              2        
[11/28 14:25:21    712s] #
[11/28 14:25:21    712s] #Line Assignment statistics:
[11/28 14:25:21    712s] #Cpu time = 00:00:00
[11/28 14:25:21    712s] #Elapsed time = 00:00:00
[11/28 14:25:21    712s] #Increased memory = 2.87 (MB)
[11/28 14:25:21    712s] #Total memory = 1725.34 (MB)
[11/28 14:25:21    712s] #Peak memory = 1986.27 (MB)
[11/28 14:25:21    712s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[11/28 14:25:21    712s] #
[11/28 14:25:21    712s] #Begin assignment summary ...
[11/28 14:25:21    712s] #
[11/28 14:25:21    712s] #  Total number of segments             = 1767
[11/28 14:25:21    712s] #  Total number of overlap segments     =    1 (  0.1%)
[11/28 14:25:21    712s] #  Total number of assigned segments    = 1766 ( 99.9%)
[11/28 14:25:21    712s] #  Total number of shifted segments     =   24 (  1.4%)
[11/28 14:25:21    712s] #  Average movement of shifted segments =    6.00 tracks
[11/28 14:25:21    712s] #
[11/28 14:25:21    712s] #  Total number of overlaps             =    0
[11/28 14:25:21    712s] #  Total length of overlaps             =    0 um
[11/28 14:25:21    712s] #
[11/28 14:25:21    712s] #End assignment summary.
[11/28 14:25:21    712s] ### Time Record (Line Assignment) is uninstalled.
[11/28 14:25:21    712s] #Wire/Via statistics after line assignment ...
[11/28 14:25:21    712s] #Total number of nets with non-default rule or having extra spacing = 85
[11/28 14:25:21    712s] #Total wire length = 37571 um.
[11/28 14:25:21    712s] #Total half perimeter of net bounding box = 18617 um.
[11/28 14:25:21    712s] #Total wire length on LAYER metal1 = 4 um.
[11/28 14:25:21    712s] #Total wire length on LAYER metal2 = 5756 um.
[11/28 14:25:21    712s] #Total wire length on LAYER metal3 = 19366 um.
[11/28 14:25:21    712s] #Total wire length on LAYER metal4 = 11861 um.
[11/28 14:25:21    712s] #Total wire length on LAYER metal5 = 584 um.
[11/28 14:25:21    712s] #Total wire length on LAYER metal6 = 0 um.
[11/28 14:25:21    712s] #Total number of vias = 7076
[11/28 14:25:21    712s] #Up-Via Summary (total 7076):
[11/28 14:25:21    712s] #           
[11/28 14:25:21    712s] #-----------------------
[11/28 14:25:21    712s] # metal1           2829
[11/28 14:25:21    712s] # metal2           2970
[11/28 14:25:21    712s] # metal3           1255
[11/28 14:25:21    712s] # metal4             22
[11/28 14:25:21    712s] #-----------------------
[11/28 14:25:21    712s] #                  7076 
[11/28 14:25:21    712s] #
[11/28 14:25:21    713s] #Routing data preparation, pin analysis, line assignment statistics:
[11/28 14:25:21    713s] #Cpu time = 00:00:04
[11/28 14:25:21    713s] #Elapsed time = 00:00:04
[11/28 14:25:21    713s] #Increased memory = 39.52 (MB)
[11/28 14:25:21    713s] #Total memory = 1717.33 (MB)
[11/28 14:25:21    713s] #Peak memory = 1986.27 (MB)
[11/28 14:25:21    713s] #RTESIG:78da95933f4fc33010c599f914a7b4439068f139fed30c2c48ac802a60ad4ce34611898d
[11/28 14:25:21    713s] #       6c07d46f8f5b3150149c269be39f7def9defcde6aff76bc82859225f78247c83f0b0a648
[11/28 14:25:21    713s] #       24150b2c18de50b2895b2f77d9e56cfef8f44c2103e57d539b4d672b7dbb6dedf61d42d3
[11/28 14:25:21    713s] #       35a63efec920f7c1c5d535f45e3bf03a84b8bafa392e21b85e43fe666d3b486051c24eb5
[11/28 14:25:21    713s] #       3ec550ba024a206f4cd0b576ff5412a7f7547ba3ba660b95dea9be0d7ff002c998321ec5
[11/28 14:25:21    713s] #       67c17ed8d6d67b686d34fcd5b811c34272c8541f6cc4827646b9fd20571664d4767c9ee2
[11/28 14:25:21    713s] #       4464da52c4d9245c8849b8c42938128cdd8b7c6c84367d37ec10391f1d10264ae0c55290
[11/28 14:25:21    713s] #       c307f9aeb52a0c939cd1f1a68ae8233b5249654296803c3d7328597cedcf223d12280f15
[11/28 14:25:21    713s] #       7d50a652ae4a169532e6cd58939656ae46534509f9e5321550c2c478fe083b23a484afce
[11/28 14:25:21    713s] #       8004a6a08b6fa8b57092
[11/28 14:25:21    713s] #
[11/28 14:25:21    713s] #Skip comparing routing design signature in db-snapshot flow
[11/28 14:25:21    713s] ### Time Record (Detail Routing) is installed.
[11/28 14:25:21    713s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[11/28 14:25:21    713s] #
[11/28 14:25:21    713s] #Start Detail Routing..
[11/28 14:25:21    713s] #start initial detail routing ...
[11/28 14:25:21    713s] ### Design has 86 dirty nets
[11/28 14:25:29    720s] #   number of violations = 0
[11/28 14:25:29    720s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1728.21 (MB), peak = 1986.27 (MB)
[11/28 14:25:29    720s] #Complete Detail Routing.
[11/28 14:25:29    720s] #Total number of nets with non-default rule or having extra spacing = 85
[11/28 14:25:29    720s] #Total wire length = 41408 um.
[11/28 14:25:29    720s] #Total half perimeter of net bounding box = 18617 um.
[11/28 14:25:29    720s] #Total wire length on LAYER metal1 = 20 um.
[11/28 14:25:29    720s] #Total wire length on LAYER metal2 = 3388 um.
[11/28 14:25:29    720s] #Total wire length on LAYER metal3 = 22731 um.
[11/28 14:25:29    720s] #Total wire length on LAYER metal4 = 14673 um.
[11/28 14:25:29    720s] #Total wire length on LAYER metal5 = 597 um.
[11/28 14:25:29    720s] #Total wire length on LAYER metal6 = 0 um.
[11/28 14:25:29    720s] #Total number of vias = 7507
[11/28 14:25:29    720s] #Up-Via Summary (total 7507):
[11/28 14:25:29    720s] #           
[11/28 14:25:29    720s] #-----------------------
[11/28 14:25:29    720s] # metal1           2828
[11/28 14:25:29    720s] # metal2           2711
[11/28 14:25:29    720s] # metal3           1947
[11/28 14:25:29    720s] # metal4             21
[11/28 14:25:29    720s] #-----------------------
[11/28 14:25:29    720s] #                  7507 
[11/28 14:25:29    720s] #
[11/28 14:25:29    720s] #Total number of DRC violations = 0
[11/28 14:25:29    720s] ### Time Record (Detail Routing) is uninstalled.
[11/28 14:25:29    720s] #Cpu time = 00:00:08
[11/28 14:25:29    720s] #Elapsed time = 00:00:08
[11/28 14:25:29    720s] #Increased memory = 8.23 (MB)
[11/28 14:25:29    720s] #Total memory = 1725.57 (MB)
[11/28 14:25:29    720s] #Peak memory = 1986.27 (MB)
[11/28 14:25:29    720s] #Skip updating routing design signature in db-snapshot flow
[11/28 14:25:29    720s] #detailRoute Statistics:
[11/28 14:25:29    720s] #Cpu time = 00:00:08
[11/28 14:25:29    720s] #Elapsed time = 00:00:08
[11/28 14:25:29    720s] #Increased memory = 8.25 (MB)
[11/28 14:25:29    720s] #Total memory = 1725.58 (MB)
[11/28 14:25:29    720s] #Peak memory = 1986.27 (MB)
[11/28 14:25:29    720s] ### Time Record (DB Export) is installed.
[11/28 14:25:29    720s] ### export design design signature (10): route=1200673683 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1726232642 dirty_area=0 del_dirty_area=0 cell=825427496 placement=633227954 pin_access=1907903569 inst_pattern=1 halo=1555777204
[11/28 14:25:29    721s] ### Time Record (DB Export) is uninstalled.
[11/28 14:25:29    721s] ### Time Record (Post Callback) is installed.
[11/28 14:25:29    721s] ### Time Record (Post Callback) is uninstalled.
[11/28 14:25:29    721s] #
[11/28 14:25:29    721s] #globalDetailRoute statistics:
[11/28 14:25:29    721s] #Cpu time = 00:00:12
[11/28 14:25:29    721s] #Elapsed time = 00:00:12
[11/28 14:25:29    721s] #Increased memory = 54.57 (MB)
[11/28 14:25:29    721s] #Total memory = 1720.42 (MB)
[11/28 14:25:29    721s] #Peak memory = 1986.27 (MB)
[11/28 14:25:29    721s] #Number of warnings = 42
[11/28 14:25:29    721s] #Total number of warnings = 65
[11/28 14:25:29    721s] #Number of fails = 0
[11/28 14:25:29    721s] #Total number of fails = 0
[11/28 14:25:29    721s] #Complete globalDetailRoute on Thu Nov 28 14:25:29 2024
[11/28 14:25:29    721s] #
[11/28 14:25:29    721s] ### import design signature (11): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1907903569 inst_pattern=1 halo=0
[11/28 14:25:29    721s] ### Time Record (globalDetailRoute) is uninstalled.
[11/28 14:25:29    721s] ### 
[11/28 14:25:29    721s] ###   Scalability Statistics
[11/28 14:25:29    721s] ### 
[11/28 14:25:29    721s] ### --------------------------------+----------------+----------------+----------------+
[11/28 14:25:29    721s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[11/28 14:25:29    721s] ### --------------------------------+----------------+----------------+----------------+
[11/28 14:25:29    721s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/28 14:25:29    721s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/28 14:25:29    721s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/28 14:25:29    721s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[11/28 14:25:29    721s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/28 14:25:29    721s] ###   Cell Pin Access               |        00:00:02|        00:00:02|             1.0|
[11/28 14:25:29    721s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[11/28 14:25:29    721s] ###   Detail Routing                |        00:00:08|        00:00:08|             1.0|
[11/28 14:25:29    721s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[11/28 14:25:29    721s] ###   Entire Command                |        00:00:12|        00:00:12|             1.0|
[11/28 14:25:29    721s] ### --------------------------------+----------------+----------------+----------------+
[11/28 14:25:29    721s] ### 
[11/28 14:25:29    721s] % End globalDetailRoute (date=11/28 14:25:29, total cpu=0:00:12.2, real=0:00:12.0, peak res=1715.3M, current mem=1715.3M)
[11/28 14:25:29    721s]         NanoRoute done. (took cpu=0:00:12.2 real=0:00:12.3)
[11/28 14:25:29    721s]       Clock detailed routing done.
[11/28 14:25:29    721s] Skipping check of guided vs. routed net lengths.
[11/28 14:25:29    721s] Set FIXED routing status on 84 net(s)
[11/28 14:25:29    721s] **WARN: (IMPCCOPT-5043):	Found a non-standard cell I_CLK (XMD). Its placement status will remain as PLACED.
[11/28 14:25:29    721s] Set FIXED placed status on 83 instance(s)
[11/28 14:25:29    721s]       Route Remaining Unrouted Nets...
[11/28 14:25:29    721s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[11/28 14:25:29    721s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2498.2M
[11/28 14:25:29    721s] All LLGs are deleted
[11/28 14:25:29    721s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2498.2M
[11/28 14:25:29    721s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.005, MEM:2498.2M
[11/28 14:25:29    721s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.006, MEM:2498.2M
[11/28 14:25:29    721s] ### Creating LA Mngr. totSessionCpu=0:12:01 mem=2498.2M
[11/28 14:25:29    721s] ### Creating LA Mngr, finished. totSessionCpu=0:12:01 mem=2498.2M
[11/28 14:25:29    721s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2498.20 MB )
[11/28 14:25:29    721s] (I)       Started Import and model ( Curr Mem: 2498.20 MB )
[11/28 14:25:29    721s] (I)       Started Create place DB ( Curr Mem: 2498.20 MB )
[11/28 14:25:29    721s] (I)       Started Import place data ( Curr Mem: 2498.20 MB )
[11/28 14:25:29    721s] (I)       Started Read instances and placement ( Curr Mem: 2498.20 MB )
[11/28 14:25:29    721s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2504.57 MB )
[11/28 14:25:29    721s] (I)       Started Read nets ( Curr Mem: 2504.57 MB )
[11/28 14:25:29    721s] (I)       Finished Read nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] (I)       Finished Import place data ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] (I)       Finished Create place DB ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] (I)       Started Create route DB ( Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] (I)       == Non-default Options ==
[11/28 14:25:29    721s] (I)       Maximum routing layer                              : 6
[11/28 14:25:29    721s] (I)       Number of threads                                  : 1
[11/28 14:25:29    721s] (I)       Method to set GCell size                           : row
[11/28 14:25:29    721s] (I)       Counted 6678 PG shapes. We will not process PG shapes layer by layer.
[11/28 14:25:29    721s] (I)       Started Import route data (1T) ( Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] (I)       ============== Pin Summary ==============
[11/28 14:25:29    721s] (I)       +-------+--------+---------+------------+
[11/28 14:25:29    721s] (I)       | Layer | # pins | % total |      Group |
[11/28 14:25:29    721s] (I)       +-------+--------+---------+------------+
[11/28 14:25:29    721s] (I)       |     1 |  85295 |  100.00 |        Pin |
[11/28 14:25:29    721s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/28 14:25:29    721s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/28 14:25:29    721s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/28 14:25:29    721s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/28 14:25:29    721s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/28 14:25:29    721s] (I)       +-------+--------+---------+------------+
[11/28 14:25:29    721s] (I)       Use row-based GCell size
[11/28 14:25:29    721s] (I)       Use row-based GCell align
[11/28 14:25:29    721s] (I)       GCell unit size   : 5040
[11/28 14:25:29    721s] (I)       GCell multiplier  : 1
[11/28 14:25:29    721s] (I)       GCell row height  : 5040
[11/28 14:25:29    721s] (I)       Actual row height : 5040
[11/28 14:25:29    721s] (I)       GCell align ref   : 240560 240800
[11/28 14:25:29    721s] [NR-eGR] Track table information for default rule: 
[11/28 14:25:29    721s] [NR-eGR] metal1 has no routable track
[11/28 14:25:29    721s] [NR-eGR] metal2 has single uniform track structure
[11/28 14:25:29    721s] [NR-eGR] metal3 has single uniform track structure
[11/28 14:25:29    721s] [NR-eGR] metal4 has single uniform track structure
[11/28 14:25:29    721s] [NR-eGR] metal5 has single uniform track structure
[11/28 14:25:29    721s] [NR-eGR] metal6 has single uniform track structure
[11/28 14:25:29    721s] (I)       ================= Default via ==================
[11/28 14:25:29    721s] (I)       +---+------------------+-----------------------+
[11/28 14:25:29    721s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut       |
[11/28 14:25:29    721s] (I)       +---+------------------+-----------------------+
[11/28 14:25:29    721s] (I)       | 1 |    4  VIA12_VV   |   33  VIA12_HH_2cut_E |
[11/28 14:25:29    721s] (I)       | 2 |    7  VIA23_VH   |   43  VIA23_HH_2cut_E |
[11/28 14:25:29    721s] (I)       | 3 |   11  VIA34_VH   |   53  VIA34_HH_2cut_E |
[11/28 14:25:29    721s] (I)       | 4 |   15  VIA45_VH   |   63  VIA45_HH_2cut_E |
[11/28 14:25:29    721s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N |
[11/28 14:25:29    721s] (I)       +---+------------------+-----------------------+
[11/28 14:25:29    721s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] (I)       Started Read routing blockages ( Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] (I)       Started Read instance blockages ( Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] (I)       Started Read PG blockages ( Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] [NR-eGR] Read 6714 PG shapes
[11/28 14:25:29    721s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] (I)       Started Read boundary cut boxes ( Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] [NR-eGR] #Routing Blockages  : 0
[11/28 14:25:29    721s] [NR-eGR] #Instance Blockages : 3274
[11/28 14:25:29    721s] [NR-eGR] #PG Blockages       : 6714
[11/28 14:25:29    721s] [NR-eGR] #Halo Blockages     : 0
[11/28 14:25:29    721s] [NR-eGR] #Boundary Blockages : 0
[11/28 14:25:29    721s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] (I)       Started Read blackboxes ( Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/28 14:25:29    721s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] (I)       Started Read prerouted ( Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] [NR-eGR] Num Prerouted Nets = 84  Num Prerouted Wires = 7371
[11/28 14:25:29    721s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] (I)       Started Read unlegalized nets ( Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] (I)       Started Read nets ( Curr Mem: 2511.07 MB )
[11/28 14:25:29    721s] [NR-eGR] Read numTotalNets=24528  numIgnoredNets=84
[11/28 14:25:29    721s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2516.86 MB )
[11/28 14:25:29    721s] (I)       Started Set up via pillars ( Curr Mem: 2516.86 MB )
[11/28 14:25:29    721s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2516.86 MB )
[11/28 14:25:29    721s] (I)       early_global_route_priority property id does not exist.
[11/28 14:25:29    721s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2516.86 MB )
[11/28 14:25:29    721s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2516.86 MB )
[11/28 14:25:29    721s] (I)       Model blockages into capacity
[11/28 14:25:29    721s] (I)       Read Num Blocks=9988  Num Prerouted Wires=7371  Num CS=0
[11/28 14:25:29    721s] (I)       Started Initialize 3D capacity ( Curr Mem: 2516.86 MB )
[11/28 14:25:29    721s] (I)       Layer 1 (V) : #blockages 6254 : #preroutes 3375
[11/28 14:25:29    721s] (I)       Layer 2 (H) : #blockages 2442 : #preroutes 3456
[11/28 14:25:29    721s] (I)       Layer 3 (V) : #blockages 739 : #preroutes 534
[11/28 14:25:29    721s] (I)       Layer 4 (H) : #blockages 281 : #preroutes 6
[11/28 14:25:29    721s] (I)       Layer 5 (V) : #blockages 272 : #preroutes 0
[11/28 14:25:29    721s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2516.86 MB )
[11/28 14:25:29    721s] (I)       -- layer congestion ratio --
[11/28 14:25:29    721s] (I)       Layer 1 : 0.100000
[11/28 14:25:29    721s] (I)       Layer 2 : 0.700000
[11/28 14:25:29    721s] (I)       Layer 3 : 0.700000
[11/28 14:25:29    721s] (I)       Layer 4 : 0.700000
[11/28 14:25:29    721s] (I)       Layer 5 : 0.700000
[11/28 14:25:29    721s] (I)       Layer 6 : 0.700000
[11/28 14:25:29    721s] (I)       ----------------------------
[11/28 14:25:29    721s] (I)       Number of ignored nets                =     84
[11/28 14:25:29    721s] (I)       Number of connected nets              =      0
[11/28 14:25:29    721s] (I)       Number of fixed nets                  =     84.  Ignored: Yes
[11/28 14:25:29    721s] (I)       Number of clock nets                  =     85.  Ignored: No
[11/28 14:25:29    721s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/28 14:25:29    721s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/28 14:25:29    721s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 14:25:29    721s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/28 14:25:29    721s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/28 14:25:29    721s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 14:25:29    721s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 14:25:29    721s] (I)       Finished Import route data (1T) ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2516.86 MB )
[11/28 14:25:29    721s] (I)       Finished Create route DB ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2516.86 MB )
[11/28 14:25:29    721s] (I)       Started Read aux data ( Curr Mem: 2516.86 MB )
[11/28 14:25:29    721s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2516.86 MB )
[11/28 14:25:29    721s] (I)       Started Others data preparation ( Curr Mem: 2516.86 MB )
[11/28 14:25:29    721s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2516.86 MB )
[11/28 14:25:29    721s] (I)       Started Create route kernel ( Curr Mem: 2516.86 MB )
[11/28 14:25:29    721s] (I)       Ndr track 0 does not exist
[11/28 14:25:29    721s] (I)       Ndr track 0 does not exist
[11/28 14:25:29    721s] (I)       ---------------------Grid Graph Info--------------------
[11/28 14:25:29    721s] (I)       Routing area        : (0, 0) - (1434680, 1434680)
[11/28 14:25:29    721s] (I)       Core area           : (240560, 240800) - (1194120, 1193360)
[11/28 14:25:29    721s] (I)       Site width          :   620  (dbu)
[11/28 14:25:29    721s] (I)       Row height          :  5040  (dbu)
[11/28 14:25:29    721s] (I)       GCell row height    :  5040  (dbu)
[11/28 14:25:29    721s] (I)       GCell width         :  5040  (dbu)
[11/28 14:25:29    721s] (I)       GCell height        :  5040  (dbu)
[11/28 14:25:29    721s] (I)       Grid                :   284   284     6
[11/28 14:25:29    721s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/28 14:25:29    721s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/28 14:25:29    721s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/28 14:25:29    721s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/28 14:25:29    721s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/28 14:25:29    721s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/28 14:25:29    721s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/28 14:25:29    721s] (I)       First track coord   :     0   310   280   310   280  2790
[11/28 14:25:29    721s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/28 14:25:29    721s] (I)       Total num of tracks :     0  2314  2562  2314  2562   578
[11/28 14:25:29    721s] (I)       Num of masks        :     1     1     1     1     1     1
[11/28 14:25:29    721s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/28 14:25:29    721s] (I)       --------------------------------------------------------
[11/28 14:25:29    721s] 
[11/28 14:25:29    721s] [NR-eGR] ============ Routing rule table ============
[11/28 14:25:29    721s] [NR-eGR] Rule id: 0  Nets: 0 
[11/28 14:25:29    721s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/28 14:25:29    721s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[11/28 14:25:29    721s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[11/28 14:25:29    721s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:25:29    721s] [NR-eGR] Rule id: 1  Nets: 24417 
[11/28 14:25:29    721s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/28 14:25:29    721s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/28 14:25:29    721s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:25:29    721s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:25:29    721s] [NR-eGR] ========================================
[11/28 14:25:29    721s] [NR-eGR] 
[11/28 14:25:29    721s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/28 14:25:29    721s] (I)       blocked tracks on layer2 : = 324659 / 657176 (49.40%)
[11/28 14:25:29    721s] (I)       blocked tracks on layer3 : = 351357 / 727608 (48.29%)
[11/28 14:25:29    721s] (I)       blocked tracks on layer4 : = 218535 / 657176 (33.25%)
[11/28 14:25:29    721s] (I)       blocked tracks on layer5 : = 190552 / 727608 (26.19%)
[11/28 14:25:29    721s] (I)       blocked tracks on layer6 : = 44069 / 164152 (26.85%)
[11/28 14:25:29    721s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2520.09 MB )
[11/28 14:25:29    721s] (I)       Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2520.09 MB )
[11/28 14:25:29    721s] (I)       Reset routing kernel
[11/28 14:25:29    721s] (I)       Started Global Routing ( Curr Mem: 2520.09 MB )
[11/28 14:25:29    721s] (I)       Started Initialization ( Curr Mem: 2520.09 MB )
[11/28 14:25:29    721s] (I)       totalPins=82408  totalGlobalPin=76255 (92.53%)
[11/28 14:25:29    721s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2520.09 MB )
[11/28 14:25:29    721s] (I)       Started Net group 1 ( Curr Mem: 2520.09 MB )
[11/28 14:25:29    721s] (I)       Started Generate topology ( Curr Mem: 2520.09 MB )
[11/28 14:25:29    721s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2520.09 MB )
[11/28 14:25:29    721s] (I)       total 2D Cap : 1830502 = (925877 H, 904625 V)
[11/28 14:25:29    721s] [NR-eGR] Layer group 1: route 24417 net(s) in layer range [2, 6]
[11/28 14:25:29    721s] (I)       
[11/28 14:25:29    721s] (I)       ============  Phase 1a Route ============
[11/28 14:25:29    721s] (I)       Started Phase 1a ( Curr Mem: 2520.09 MB )
[11/28 14:25:29    721s] (I)       Started Pattern routing (1T) ( Curr Mem: 2520.09 MB )
[11/28 14:25:29    721s] (I)       Finished Pattern routing (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/28 14:25:29    721s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Usage: 380108 = (187235 H, 192873 V) = (20.22% H, 21.32% V) = (9.437e+05um H, 9.721e+05um V)
[11/28 14:25:29    721s] (I)       Started Add via demand to 2D ( Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       
[11/28 14:25:29    721s] (I)       ============  Phase 1b Route ============
[11/28 14:25:29    721s] (I)       Started Phase 1b ( Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Finished Monotonic routing (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Usage: 381123 = (187697 H, 193426 V) = (20.27% H, 21.38% V) = (9.460e+05um H, 9.749e+05um V)
[11/28 14:25:29    721s] (I)       Overflow of layer group 1: 0.31% H + 1.30% V. EstWL: 1.920860e+06um
[11/28 14:25:29    721s] (I)       Congestion metric : 0.31%H 1.30%V, 1.60%HV
[11/28 14:25:29    721s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/28 14:25:29    721s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       
[11/28 14:25:29    721s] (I)       ============  Phase 1c Route ============
[11/28 14:25:29    721s] (I)       Started Phase 1c ( Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Started Two level routing ( Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Level2 Grid: 57 x 57
[11/28 14:25:29    721s] (I)       Started Two Level Routing ( Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Usage: 381126 = (187698 H, 193428 V) = (20.27% H, 21.38% V) = (9.460e+05um H, 9.749e+05um V)
[11/28 14:25:29    721s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       
[11/28 14:25:29    721s] (I)       ============  Phase 1d Route ============
[11/28 14:25:29    721s] (I)       Started Phase 1d ( Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Started Detoured routing ( Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Usage: 381146 = (187700 H, 193446 V) = (20.27% H, 21.38% V) = (9.460e+05um H, 9.750e+05um V)
[11/28 14:25:29    721s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       
[11/28 14:25:29    721s] (I)       ============  Phase 1e Route ============
[11/28 14:25:29    721s] (I)       Started Phase 1e ( Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Started Route legalization ( Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Usage: 381146 = (187700 H, 193446 V) = (20.27% H, 21.38% V) = (9.460e+05um H, 9.750e+05um V)
[11/28 14:25:29    721s] [NR-eGR] Early Global Route overflow of layer group 1: 0.26% H + 1.20% V. EstWL: 1.920976e+06um
[11/28 14:25:29    721s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       
[11/28 14:25:29    721s] (I)       ============  Phase 1l Route ============
[11/28 14:25:29    721s] (I)       Started Phase 1l ( Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Started Layer assignment (1T) ( Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Finished Layer assignment (1T) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Finished Phase 1l ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Finished Net group 1 ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Started Clean cong LA ( Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/28 14:25:29    721s] (I)       Layer  2:     338514    114538      1946      282492      370854    (43.24%) 
[11/28 14:25:29    721s] (I)       Layer  3:     382529    109192       460      305253      418095    (42.20%) 
[11/28 14:25:29    721s] (I)       Layer  4:     444521    112548       587      195860      457485    (29.98%) 
[11/28 14:25:29    721s] (I)       Layer  5:     543010    105390       128      168462      554886    (23.29%) 
[11/28 14:25:29    721s] (I)       Layer  6:     121218     23538       370       40226      123110    (24.63%) 
[11/28 14:25:29    721s] (I)       Total:       1829792    465206      3491      992293     1924430    (34.02%) 
[11/28 14:25:29    721s] (I)       
[11/28 14:25:29    721s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 14:25:29    721s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/28 14:25:29    721s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/28 14:25:29    721s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[11/28 14:25:29    721s] [NR-eGR] --------------------------------------------------------------------------------
[11/28 14:25:29    721s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/28 14:25:29    721s] [NR-eGR]  metal2  (2)      1289( 2.83%)        95( 0.21%)         4( 0.01%)   ( 3.04%) 
[11/28 14:25:29    721s] [NR-eGR]  metal3  (3)       295( 0.64%)        28( 0.06%)         1( 0.00%)   ( 0.70%) 
[11/28 14:25:29    721s] [NR-eGR]  metal4  (4)       469( 0.83%)        13( 0.02%)         0( 0.00%)   ( 0.86%) 
[11/28 14:25:29    721s] [NR-eGR]  metal5  (5)       106( 0.17%)         3( 0.00%)         0( 0.00%)   ( 0.18%) 
[11/28 14:25:29    721s] [NR-eGR]  metal6  (6)       316( 0.52%)         3( 0.00%)         0( 0.00%)   ( 0.53%) 
[11/28 14:25:29    721s] [NR-eGR] --------------------------------------------------------------------------------
[11/28 14:25:29    721s] [NR-eGR] Total             2475( 0.91%)       142( 0.05%)         5( 0.00%)   ( 0.97%) 
[11/28 14:25:29    721s] [NR-eGR] 
[11/28 14:25:29    721s] (I)       Finished Global Routing ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Started Export 3D cong map ( Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       total 2D Cap : 1832868 = (927127 H, 905741 V)
[11/28 14:25:29    721s] (I)       Started Export 2D cong map ( Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.25% H + 0.82% V
[11/28 14:25:29    721s] [NR-eGR] Overflow after Early Global Route 0.31% H + 0.92% V
[11/28 14:25:29    721s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       ============= Track Assignment ============
[11/28 14:25:29    721s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Started Track Assignment (1T) ( Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[11/28 14:25:29    721s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:29    721s] (I)       Run Multi-thread track assignment
[11/28 14:25:30    721s] (I)       Finished Track Assignment (1T) ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:30    721s] (I)       Started Export ( Curr Mem: 2536.59 MB )
[11/28 14:25:30    721s] [NR-eGR] Started Export DB wires ( Curr Mem: 2536.59 MB )
[11/28 14:25:30    721s] [NR-eGR] Started Export all nets ( Curr Mem: 2536.59 MB )
[11/28 14:25:30    721s] [NR-eGR] Finished Export all nets ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:30    721s] [NR-eGR] Started Set wire vias ( Curr Mem: 2536.59 MB )
[11/28 14:25:30    721s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:30    721s] [NR-eGR] Finished Export DB wires ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:30    721s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:30    721s] [NR-eGR] metal1  (1F) length: 1.978000e+01um, number of vias: 85236
[11/28 14:25:30    721s] [NR-eGR] metal2  (2V) length: 3.911588e+05um, number of vias: 115578
[11/28 14:25:30    721s] [NR-eGR] metal3  (3H) length: 4.639021e+05um, number of vias: 26363
[11/28 14:25:30    721s] [NR-eGR] metal4  (4V) length: 5.194762e+05um, number of vias: 13275
[11/28 14:25:30    721s] [NR-eGR] metal5  (5H) length: 5.261019e+05um, number of vias: 2986
[11/28 14:25:30    721s] [NR-eGR] metal6  (6V) length: 1.192308e+05um, number of vias: 0
[11/28 14:25:30    721s] [NR-eGR] Total length: 2.019890e+06um, number of vias: 243438
[11/28 14:25:30    721s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:30    721s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/28 14:25:30    721s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:25:30    721s] (I)       Started Update net boxes ( Curr Mem: 2536.59 MB )
[11/28 14:25:30    721s] (I)       Finished Update net boxes ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:30    721s] (I)       Started Update timing ( Curr Mem: 2536.59 MB )
[11/28 14:25:30    721s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:30    721s] (I)       Finished Export ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2536.59 MB )
[11/28 14:25:30    721s] (I)       Started Postprocess design ( Curr Mem: 2536.59 MB )
[11/28 14:25:30    721s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2516.59 MB )
[11/28 14:25:30    721s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.80 sec, Real: 0.79 sec, Curr Mem: 2516.59 MB )
[11/28 14:25:30    721s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.8 real=0:00:00.8)
[11/28 14:25:30    721s]     Routing using NR in eGR->NR Step done.
[11/28 14:25:30    721s] Net route status summary:
[11/28 14:25:30    721s]   Clock:        85 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=84, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 14:25:30    721s]   Non-clock: 24445 (unrouted=28, trialRouted=24417, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 14:25:30    721s] 
[11/28 14:25:30    721s] CCOPT: Done with clock implementation routing.
[11/28 14:25:30    721s] 
[11/28 14:25:30    721s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:13.7 real=0:00:13.7)
[11/28 14:25:30    721s]   Clock implementation routing done.
[11/28 14:25:30    721s]   Leaving CCOpt scope - extractRC...
[11/28 14:25:30    721s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/28 14:25:30    721s] Extraction called for design 'CHIP' of instances=22008 and nets=24530 using extraction engine 'preRoute' .
[11/28 14:25:30    721s] PreRoute RC Extraction called for design CHIP.
[11/28 14:25:30    721s] RC Extraction called in multi-corner(1) mode.
[11/28 14:25:30    721s] RCMode: PreRoute
[11/28 14:25:30    721s]       RC Corner Indexes            0   
[11/28 14:25:30    721s] Capacitance Scaling Factor   : 1.00000 
[11/28 14:25:30    721s] Resistance Scaling Factor    : 1.00000 
[11/28 14:25:30    721s] Clock Cap. Scaling Factor    : 1.00000 
[11/28 14:25:30    721s] Clock Res. Scaling Factor    : 1.00000 
[11/28 14:25:30    721s] Shrink Factor                : 1.00000
[11/28 14:25:30    721s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/28 14:25:30    721s] Using capacitance table file ...
[11/28 14:25:30    721s] 
[11/28 14:25:30    721s] Trim Metal Layers:
[11/28 14:25:30    721s] LayerId::1 widthSet size::4
[11/28 14:25:30    721s] LayerId::2 widthSet size::4
[11/28 14:25:30    721s] LayerId::3 widthSet size::4
[11/28 14:25:30    721s] LayerId::4 widthSet size::4
[11/28 14:25:30    721s] LayerId::5 widthSet size::4
[11/28 14:25:30    721s] LayerId::6 widthSet size::2
[11/28 14:25:30    721s] Updating RC grid for preRoute extraction ...
[11/28 14:25:30    721s] eee: pegSigSF::1.070000
[11/28 14:25:30    721s] Initializing multi-corner capacitance tables ... 
[11/28 14:25:30    721s] Initializing multi-corner resistance tables ...
[11/28 14:25:30    721s] eee: l::1 avDens::0.098117 usedTrk::3715.857733 availTrk::37871.638504 sigTrk::3715.857733
[11/28 14:25:30    721s] eee: l::2 avDens::0.227858 usedTrk::8814.741655 availTrk::38685.289618 sigTrk::8814.741655
[11/28 14:25:30    721s] eee: l::3 avDens::0.240161 usedTrk::10230.716878 availTrk::42599.475782 sigTrk::10230.716878
[11/28 14:25:30    721s] eee: l::4 avDens::0.339983 usedTrk::10321.984115 availTrk::30360.287638 sigTrk::10321.984115
[11/28 14:25:30    721s] eee: l::5 avDens::0.301194 usedTrk::10442.018452 availTrk::34668.797725 sigTrk::10442.018452
[11/28 14:25:30    721s] eee: l::6 avDens::0.347246 usedTrk::2357.017381 availTrk::6787.741935 sigTrk::2365.691272
[11/28 14:25:30    721s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:25:30    721s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.483929 ; uaWl: 1.000000 ; uaWlH: 0.581021 ; aWlH: 0.000000 ; Pmax: 0.920200 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 77 ; 
[11/28 14:25:30    722s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2499.594M)
[11/28 14:25:30    722s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/28 14:25:30    722s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:30    722s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[11/28 14:25:30    722s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 14:25:30    722s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[11/28 14:25:30    722s] End AAE Lib Interpolated Model. (MEM=2499.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:25:30    722s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:30    722s]   Clock DAG stats after routing clock trees:
[11/28 14:25:30    722s]     cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:30    722s]     misc counts      : r=1, pp=0
[11/28 14:25:30    722s]     cell areas       : b=0.000um^2, i=3777.883um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12552.198um^2
[11/28 14:25:30    722s]     cell capacitance : b=0.000pF, i=4.395pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.399pF
[11/28 14:25:30    722s]     sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:30    722s]     wire capacitance : top=0.000pF, trunk=0.956pF, leaf=5.490pF, total=6.446pF
[11/28 14:25:30    722s]     wire lengths     : top=0.000um, trunk=6292.660um, leaf=35115.660um, total=41408.320um
[11/28 14:25:30    722s]     hp wire lengths  : top=0.000um, trunk=6271.760um, leaf=12098.100um, total=18369.860um
[11/28 14:25:30    722s]   Clock DAG net violations after routing clock trees:
[11/28 14:25:30    722s]     Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:30    722s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[11/28 14:25:30    722s]     Trunk : target=0.222ns count=36 avg=0.192ns sd=0.058ns min=0.086ns max=0.500ns {2 <= 0.133ns, 8 <= 0.178ns, 16 <= 0.200ns, 5 <= 0.211ns, 4 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:30    722s]     Leaf  : target=0.222ns count=49 avg=0.201ns sd=0.006ns min=0.184ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 28 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:30    722s]   Clock DAG library cell distribution after routing clock trees {count}:
[11/28 14:25:30    722s]      Invs: INV12CK: 67 INV8CK: 4 INV6CK: 7 INV4CK: 5 
[11/28 14:25:30    722s]    Logics: XMD: 1 
[11/28 14:25:30    722s]   Primary reporting skew groups after routing clock trees:
[11/28 14:25:30    722s]     skew_group clk/func_mode: insertion delay [min=1.768, max=1.866, avg=1.819, sd=0.021], skew [0.098 vs 0.134], 100% {1.768, 1.866} (wid=0.077 ws=0.045) (gid=1.820 gs=0.102)
[11/28 14:25:30    722s]         min path sink: CORE/template_store_reg_3__7_/CK
[11/28 14:25:30    722s]         max path sink: CORE/img_reg_8__15__5_/CK
[11/28 14:25:30    722s]   Skew group summary after routing clock trees:
[11/28 14:25:30    722s]     skew_group clk/func_mode: insertion delay [min=1.768, max=1.866, avg=1.819, sd=0.021], skew [0.098 vs 0.134], 100% {1.768, 1.866} (wid=0.077 ws=0.045) (gid=1.820 gs=0.102)
[11/28 14:25:30    722s]   CCOpt::Phase::Routing done. (took cpu=0:00:14.0 real=0:00:14.0)
[11/28 14:25:30    722s]   CCOpt::Phase::PostConditioning...
[11/28 14:25:30    722s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[11/28 14:25:30    722s]   Leaving CCOpt scope - Initializing placement interface...
[11/28 14:25:30    722s] OPERPROF: Starting DPlace-Init at level 1, MEM:2547.3M
[11/28 14:25:30    722s] z: 2, totalTracks: 1
[11/28 14:25:30    722s] z: 4, totalTracks: 1
[11/28 14:25:30    722s] z: 6, totalTracks: 1
[11/28 14:25:30    722s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:25:30    722s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2547.3M
[11/28 14:25:30    722s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2547.3M
[11/28 14:25:30    722s] Core basic site is core_5040
[11/28 14:25:30    722s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2547.3M
[11/28 14:25:30    722s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2547.3M
[11/28 14:25:30    722s] Fast DP-INIT is on for default
[11/28 14:25:30    722s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 14:25:30    722s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.014, MEM:2547.3M
[11/28 14:25:30    722s] OPERPROF:     Starting CMU at level 3, MEM:2547.3M
[11/28 14:25:30    722s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2547.3M
[11/28 14:25:30    722s] 
[11/28 14:25:30    722s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:25:30    722s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.021, MEM:2547.3M
[11/28 14:25:30    722s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2547.3M
[11/28 14:25:30    722s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.000, MEM:2547.3M
[11/28 14:25:30    722s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2547.3MB).
[11/28 14:25:30    722s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.035, MEM:2547.3M
[11/28 14:25:30    722s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:30    722s]   Removing CTS place status from clock tree and sinks.
[11/28 14:25:30    722s]   Removed CTS place status from 83 clock cells (out of 86 ) and 0 clock sinks (out of 0 ).
[11/28 14:25:30    722s]   Switching to inst based legalization.
[11/28 14:25:30    722s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 14:25:30    722s]   PostConditioning...
[11/28 14:25:30    722s]     PostConditioning active optimizations:
[11/28 14:25:30    722s]      - DRV fixing with initial upsizing, sizing and buffering
[11/28 14:25:30    722s]      - Skew fixing with sizing
[11/28 14:25:30    722s]     
[11/28 14:25:30    722s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[11/28 14:25:30    722s]     Currently running CTS, using active skew data
[11/28 14:25:30    722s]     Reset bufferability constraints...
[11/28 14:25:30    722s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[11/28 14:25:30    722s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:30    722s]     PostConditioning Upsizing To Fix DRVs...
[11/28 14:25:30    722s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[11/28 14:25:30    722s]       CCOpt-PostConditioning: considered: 85, tested: 85, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[11/28 14:25:30    722s]       
[11/28 14:25:30    722s]       PRO Statistics: Fix DRVs (initial upsizing):
[11/28 14:25:30    722s]       ============================================
[11/28 14:25:30    722s]       
[11/28 14:25:30    722s]       Cell changes by Net Type:
[11/28 14:25:30    722s]       
[11/28 14:25:30    722s]       -------------------------------------------------------------------------------------------------
[11/28 14:25:30    722s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/28 14:25:30    722s]       -------------------------------------------------------------------------------------------------
[11/28 14:25:30    722s]       top                0            0           0            0                    0                0
[11/28 14:25:30    722s]       trunk              0            0           0            0                    0                0
[11/28 14:25:30    722s]       leaf               0            0           0            0                    0                0
[11/28 14:25:30    722s]       -------------------------------------------------------------------------------------------------
[11/28 14:25:30    722s]       Total              0            0           0            0                    0                0
[11/28 14:25:30    722s]       -------------------------------------------------------------------------------------------------
[11/28 14:25:30    722s]       
[11/28 14:25:30    722s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/28 14:25:30    722s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/28 14:25:30    722s]       
[11/28 14:25:30    722s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[11/28 14:25:30    722s]         cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:30    722s]         misc counts      : r=1, pp=0
[11/28 14:25:30    722s]         cell areas       : b=0.000um^2, i=3777.883um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12552.198um^2
[11/28 14:25:30    722s]         cell capacitance : b=0.000pF, i=4.395pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.399pF
[11/28 14:25:30    722s]         sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:30    722s]         wire capacitance : top=0.000pF, trunk=0.956pF, leaf=5.490pF, total=6.446pF
[11/28 14:25:30    722s]         wire lengths     : top=0.000um, trunk=6292.660um, leaf=35115.660um, total=41408.320um
[11/28 14:25:30    722s]         hp wire lengths  : top=0.000um, trunk=6271.760um, leaf=12098.100um, total=18369.860um
[11/28 14:25:30    722s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[11/28 14:25:30    722s]         Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:30    722s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[11/28 14:25:30    722s]         Trunk : target=0.222ns count=36 avg=0.192ns sd=0.058ns min=0.086ns max=0.500ns {2 <= 0.133ns, 8 <= 0.178ns, 16 <= 0.200ns, 5 <= 0.211ns, 4 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:30    722s]         Leaf  : target=0.222ns count=49 avg=0.201ns sd=0.006ns min=0.184ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 28 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:30    722s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[11/28 14:25:30    722s]          Invs: INV12CK: 67 INV8CK: 4 INV6CK: 7 INV4CK: 5 
[11/28 14:25:30    722s]        Logics: XMD: 1 
[11/28 14:25:30    722s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[11/28 14:25:30    722s]         skew_group clk/func_mode: insertion delay [min=1.768, max=1.866, avg=1.819, sd=0.021], skew [0.098 vs 0.134], 100% {1.768, 1.866} (wid=0.077 ws=0.045) (gid=1.820 gs=0.102)
[11/28 14:25:30    722s]             min path sink: CORE/template_store_reg_3__7_/CK
[11/28 14:25:30    722s]             max path sink: CORE/img_reg_8__15__5_/CK
[11/28 14:25:30    722s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[11/28 14:25:30    722s]         skew_group clk/func_mode: insertion delay [min=1.768, max=1.866, avg=1.819, sd=0.021], skew [0.098 vs 0.134], 100% {1.768, 1.866} (wid=0.077 ws=0.045) (gid=1.820 gs=0.102)
[11/28 14:25:30    722s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:30    722s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:30    722s]     Recomputing CTS skew targets...
[11/28 14:25:30    722s]     Resolving skew group constraints...
[11/28 14:25:30    722s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[11/28 14:25:30    722s]     Resolving skew group constraints done.
[11/28 14:25:30    722s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:30    722s]     PostConditioning Fixing DRVs...
[11/28 14:25:30    722s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/28 14:25:30    722s]       CCOpt-PostConditioning: considered: 85, tested: 85, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[11/28 14:25:30    722s]       
[11/28 14:25:30    722s]       PRO Statistics: Fix DRVs (cell sizing):
[11/28 14:25:30    722s]       =======================================
[11/28 14:25:30    722s]       
[11/28 14:25:30    722s]       Cell changes by Net Type:
[11/28 14:25:30    722s]       
[11/28 14:25:30    722s]       -------------------------------------------------------------------------------------------------
[11/28 14:25:30    722s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/28 14:25:30    722s]       -------------------------------------------------------------------------------------------------
[11/28 14:25:30    722s]       top                0            0           0            0                    0                0
[11/28 14:25:30    722s]       trunk              0            0           0            0                    0                0
[11/28 14:25:30    722s]       leaf               0            0           0            0                    0                0
[11/28 14:25:30    722s]       -------------------------------------------------------------------------------------------------
[11/28 14:25:30    722s]       Total              0            0           0            0                    0                0
[11/28 14:25:30    722s]       -------------------------------------------------------------------------------------------------
[11/28 14:25:30    722s]       
[11/28 14:25:30    722s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/28 14:25:30    722s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/28 14:25:30    722s]       
[11/28 14:25:30    722s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[11/28 14:25:30    722s]         cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:30    722s]         misc counts      : r=1, pp=0
[11/28 14:25:30    722s]         cell areas       : b=0.000um^2, i=3777.883um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12552.198um^2
[11/28 14:25:30    722s]         cell capacitance : b=0.000pF, i=4.395pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.399pF
[11/28 14:25:30    722s]         sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:30    722s]         wire capacitance : top=0.000pF, trunk=0.956pF, leaf=5.490pF, total=6.446pF
[11/28 14:25:30    722s]         wire lengths     : top=0.000um, trunk=6292.660um, leaf=35115.660um, total=41408.320um
[11/28 14:25:30    722s]         hp wire lengths  : top=0.000um, trunk=6271.760um, leaf=12098.100um, total=18369.860um
[11/28 14:25:30    722s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[11/28 14:25:30    722s]         Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:30    722s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[11/28 14:25:30    722s]         Trunk : target=0.222ns count=36 avg=0.192ns sd=0.058ns min=0.086ns max=0.500ns {2 <= 0.133ns, 8 <= 0.178ns, 16 <= 0.200ns, 5 <= 0.211ns, 4 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:30    722s]         Leaf  : target=0.222ns count=49 avg=0.201ns sd=0.006ns min=0.184ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 28 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:30    722s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[11/28 14:25:30    722s]          Invs: INV12CK: 67 INV8CK: 4 INV6CK: 7 INV4CK: 5 
[11/28 14:25:30    722s]        Logics: XMD: 1 
[11/28 14:25:30    722s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[11/28 14:25:30    722s]         skew_group clk/func_mode: insertion delay [min=1.768, max=1.866, avg=1.819, sd=0.021], skew [0.098 vs 0.134], 100% {1.768, 1.866} (wid=0.077 ws=0.045) (gid=1.820 gs=0.102)
[11/28 14:25:30    722s]             min path sink: CORE/template_store_reg_3__7_/CK
[11/28 14:25:30    722s]             max path sink: CORE/img_reg_8__15__5_/CK
[11/28 14:25:30    722s]       Skew group summary after 'PostConditioning Fixing DRVs':
[11/28 14:25:30    722s]         skew_group clk/func_mode: insertion delay [min=1.768, max=1.866, avg=1.819, sd=0.021], skew [0.098 vs 0.134], 100% {1.768, 1.866} (wid=0.077 ws=0.045) (gid=1.820 gs=0.102)
[11/28 14:25:30    722s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:30    722s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:30    722s]     Buffering to fix DRVs...
[11/28 14:25:30    722s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[11/28 14:25:30    722s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/28 14:25:30    722s]     Inserted 0 buffers and inverters.
[11/28 14:25:30    722s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[11/28 14:25:30    722s]     CCOpt-PostConditioning: nets considered: 85, nets tested: 85, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
[11/28 14:25:30    722s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[11/28 14:25:30    722s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:30    722s]       misc counts      : r=1, pp=0
[11/28 14:25:30    722s]       cell areas       : b=0.000um^2, i=3777.883um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12552.198um^2
[11/28 14:25:30    722s]       cell capacitance : b=0.000pF, i=4.395pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.399pF
[11/28 14:25:30    722s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:30    722s]       wire capacitance : top=0.000pF, trunk=0.956pF, leaf=5.490pF, total=6.446pF
[11/28 14:25:30    722s]       wire lengths     : top=0.000um, trunk=6292.660um, leaf=35115.660um, total=41408.320um
[11/28 14:25:30    722s]       hp wire lengths  : top=0.000um, trunk=6271.760um, leaf=12098.100um, total=18369.860um
[11/28 14:25:30    722s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[11/28 14:25:30    722s]       Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:30    722s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[11/28 14:25:30    722s]       Trunk : target=0.222ns count=36 avg=0.192ns sd=0.058ns min=0.086ns max=0.500ns {2 <= 0.133ns, 8 <= 0.178ns, 16 <= 0.200ns, 5 <= 0.211ns, 4 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:30    722s]       Leaf  : target=0.222ns count=49 avg=0.201ns sd=0.006ns min=0.184ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 28 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:30    722s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[11/28 14:25:30    722s]        Invs: INV12CK: 67 INV8CK: 4 INV6CK: 7 INV4CK: 5 
[11/28 14:25:30    722s]      Logics: XMD: 1 
[11/28 14:25:30    722s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[11/28 14:25:30    722s]       skew_group clk/func_mode: insertion delay [min=1.768, max=1.866, avg=1.819, sd=0.021], skew [0.098 vs 0.134], 100% {1.768, 1.866} (wid=0.077 ws=0.045) (gid=1.820 gs=0.102)
[11/28 14:25:30    722s]           min path sink: CORE/template_store_reg_3__7_/CK
[11/28 14:25:30    722s]           max path sink: CORE/img_reg_8__15__5_/CK
[11/28 14:25:30    722s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[11/28 14:25:30    722s]       skew_group clk/func_mode: insertion delay [min=1.768, max=1.866, avg=1.819, sd=0.021], skew [0.098 vs 0.134], 100% {1.768, 1.866} (wid=0.077 ws=0.045) (gid=1.820 gs=0.102)
[11/28 14:25:30    722s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:30    722s]     
[11/28 14:25:30    722s]     Slew Diagnostics: After DRV fixing
[11/28 14:25:30    722s]     ==================================
[11/28 14:25:30    722s]     
[11/28 14:25:30    722s]     Global Causes:
[11/28 14:25:30    722s]     
[11/28 14:25:30    722s]     -----
[11/28 14:25:30    722s]     Cause
[11/28 14:25:30    722s]     -----
[11/28 14:25:30    722s]       (empty table)
[11/28 14:25:30    722s]     -----
[11/28 14:25:30    722s]     
[11/28 14:25:30    722s]     Top 5 overslews:
[11/28 14:25:30    722s]     
[11/28 14:25:30    722s]     ----------------------------------------------------------------
[11/28 14:25:30    722s]     Overslew    Causes                                   Driving Pin
[11/28 14:25:30    722s]     ----------------------------------------------------------------
[11/28 14:25:30    722s]     0.278ns     1. Sizing not permitted                  clk
[11/28 14:25:30    722s]        -        2. Cannot buffer as net is dont touch         -
[11/28 14:25:30    722s]     ----------------------------------------------------------------
[11/28 14:25:30    722s]     
[11/28 14:25:30    722s]     Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/28 14:25:30    722s]     
[11/28 14:25:30    722s]     ------------------------------------------------
[11/28 14:25:30    722s]     Cause                                 Occurences
[11/28 14:25:30    722s]     ------------------------------------------------
[11/28 14:25:30    722s]     Sizing not permitted                      1
[11/28 14:25:30    722s]     Cannot buffer as net is dont touch        1
[11/28 14:25:30    722s]     ------------------------------------------------
[11/28 14:25:30    722s]     
[11/28 14:25:30    722s]     Violation diagnostics counts from the 1 nodes that have violations:
[11/28 14:25:30    722s]     
[11/28 14:25:30    722s]     ------------------------------------------------
[11/28 14:25:30    722s]     Cause                                 Occurences
[11/28 14:25:30    722s]     ------------------------------------------------
[11/28 14:25:30    722s]     Sizing not permitted                      1
[11/28 14:25:30    722s]     Cannot buffer as net is dont touch        1
[11/28 14:25:30    722s]     ------------------------------------------------
[11/28 14:25:30    722s]     
[11/28 14:25:30    722s]     PostConditioning Fixing Skew by cell sizing...
[11/28 14:25:30    722s]       Path optimization required 0 stage delay updates 
[11/28 14:25:30    722s]       Resized 0 clock insts to decrease delay.
[11/28 14:25:30    722s]       Fixing short paths with downsize only
[11/28 14:25:30    722s]       Path optimization required 0 stage delay updates 
[11/28 14:25:30    722s]       Resized 0 clock insts to increase delay.
[11/28 14:25:30    722s]       
[11/28 14:25:30    722s]       PRO Statistics: Fix Skew (cell sizing):
[11/28 14:25:30    722s]       =======================================
[11/28 14:25:30    722s]       
[11/28 14:25:30    722s]       Cell changes by Net Type:
[11/28 14:25:30    722s]       
[11/28 14:25:30    722s]       -------------------------------------------------------------------------------------------------
[11/28 14:25:30    722s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/28 14:25:30    722s]       -------------------------------------------------------------------------------------------------
[11/28 14:25:30    722s]       top                0            0           0            0                    0                0
[11/28 14:25:30    722s]       trunk              0            0           0            0                    0                0
[11/28 14:25:30    722s]       leaf               0            0           0            0                    0                0
[11/28 14:25:30    722s]       -------------------------------------------------------------------------------------------------
[11/28 14:25:30    722s]       Total              0            0           0            0                    0                0
[11/28 14:25:30    722s]       -------------------------------------------------------------------------------------------------
[11/28 14:25:30    722s]       
[11/28 14:25:30    722s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/28 14:25:30    722s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/28 14:25:30    722s]       
[11/28 14:25:30    722s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[11/28 14:25:30    722s]         cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:30    722s]         misc counts      : r=1, pp=0
[11/28 14:25:30    722s]         cell areas       : b=0.000um^2, i=3777.883um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12552.198um^2
[11/28 14:25:30    722s]         cell capacitance : b=0.000pF, i=4.395pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.399pF
[11/28 14:25:30    722s]         sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:30    722s]         wire capacitance : top=0.000pF, trunk=0.956pF, leaf=5.490pF, total=6.446pF
[11/28 14:25:30    722s]         wire lengths     : top=0.000um, trunk=6292.660um, leaf=35115.660um, total=41408.320um
[11/28 14:25:30    722s]         hp wire lengths  : top=0.000um, trunk=6271.760um, leaf=12098.100um, total=18369.860um
[11/28 14:25:30    722s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[11/28 14:25:30    722s]         Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:30    722s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[11/28 14:25:30    722s]         Trunk : target=0.222ns count=36 avg=0.192ns sd=0.058ns min=0.086ns max=0.500ns {2 <= 0.133ns, 8 <= 0.178ns, 16 <= 0.200ns, 5 <= 0.211ns, 4 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:30    722s]         Leaf  : target=0.222ns count=49 avg=0.201ns sd=0.006ns min=0.184ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 28 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:30    722s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[11/28 14:25:30    722s]          Invs: INV12CK: 67 INV8CK: 4 INV6CK: 7 INV4CK: 5 
[11/28 14:25:30    722s]        Logics: XMD: 1 
[11/28 14:25:30    722s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[11/28 14:25:30    722s]         skew_group clk/func_mode: insertion delay [min=1.768, max=1.866, avg=1.819, sd=0.021], skew [0.098 vs 0.134], 100% {1.768, 1.866} (wid=0.077 ws=0.045) (gid=1.820 gs=0.102)
[11/28 14:25:30    722s]             min path sink: CORE/template_store_reg_3__7_/CK
[11/28 14:25:30    722s]             max path sink: CORE/img_reg_8__15__5_/CK
[11/28 14:25:30    722s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[11/28 14:25:30    722s]         skew_group clk/func_mode: insertion delay [min=1.768, max=1.866, avg=1.819, sd=0.021], skew [0.098 vs 0.134], 100% {1.768, 1.866} (wid=0.077 ws=0.045) (gid=1.820 gs=0.102)
[11/28 14:25:30    722s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:25:30    722s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:30    722s]     Reconnecting optimized routes...
[11/28 14:25:30    722s]     Reset timing graph...
[11/28 14:25:30    722s] Ignoring AAE DB Resetting ...
[11/28 14:25:30    722s]     Reset timing graph done.
[11/28 14:25:30    722s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[11/28 14:25:30    722s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:30    722s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[11/28 14:25:30    722s]     Set dirty flag on 0 instances, 0 nets
[11/28 14:25:30    722s]   PostConditioning done.
[11/28 14:25:30    722s] Net route status summary:
[11/28 14:25:30    722s]   Clock:        85 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=84, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 14:25:30    722s]   Non-clock: 24445 (unrouted=28, trialRouted=24417, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 14:25:30    722s]   Update timing and DAG stats after post-conditioning...
[11/28 14:25:30    722s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:30    722s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[11/28 14:25:30    722s] End AAE Lib Interpolated Model. (MEM=2537.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:25:30    722s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:31    722s]   Clock DAG stats after post-conditioning:
[11/28 14:25:31    722s]     cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:31    722s]     misc counts      : r=1, pp=0
[11/28 14:25:31    722s]     cell areas       : b=0.000um^2, i=3777.883um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12552.198um^2
[11/28 14:25:31    722s]     cell capacitance : b=0.000pF, i=4.395pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.399pF
[11/28 14:25:31    722s]     sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:31    722s]     wire capacitance : top=0.000pF, trunk=0.956pF, leaf=5.490pF, total=6.446pF
[11/28 14:25:31    722s]     wire lengths     : top=0.000um, trunk=6292.660um, leaf=35115.660um, total=41408.320um
[11/28 14:25:31    722s]     hp wire lengths  : top=0.000um, trunk=6271.760um, leaf=12098.100um, total=18369.860um
[11/28 14:25:31    722s]   Clock DAG net violations after post-conditioning:
[11/28 14:25:31    722s]     Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:31    722s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[11/28 14:25:31    722s]     Trunk : target=0.222ns count=36 avg=0.192ns sd=0.058ns min=0.086ns max=0.500ns {2 <= 0.133ns, 8 <= 0.178ns, 16 <= 0.200ns, 5 <= 0.211ns, 4 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:31    722s]     Leaf  : target=0.222ns count=49 avg=0.201ns sd=0.006ns min=0.184ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 28 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:31    722s]   Clock DAG library cell distribution after post-conditioning {count}:
[11/28 14:25:31    722s]      Invs: INV12CK: 67 INV8CK: 4 INV6CK: 7 INV4CK: 5 
[11/28 14:25:31    722s]    Logics: XMD: 1 
[11/28 14:25:31    722s]   Primary reporting skew groups after post-conditioning:
[11/28 14:25:31    722s]     skew_group clk/func_mode: insertion delay [min=1.768, max=1.866, avg=1.819, sd=0.021], skew [0.098 vs 0.134], 100% {1.768, 1.866} (wid=0.077 ws=0.045) (gid=1.820 gs=0.102)
[11/28 14:25:31    722s]         min path sink: CORE/template_store_reg_3__7_/CK
[11/28 14:25:31    722s]         max path sink: CORE/img_reg_8__15__5_/CK
[11/28 14:25:31    722s]   Skew group summary after post-conditioning:
[11/28 14:25:31    722s]     skew_group clk/func_mode: insertion delay [min=1.768, max=1.866, avg=1.819, sd=0.021], skew [0.098 vs 0.134], 100% {1.768, 1.866} (wid=0.077 ws=0.045) (gid=1.820 gs=0.102)
[11/28 14:25:31    722s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/28 14:25:31    722s]   Setting CTS place status to fixed for clock tree and sinks.
[11/28 14:25:31    722s]   numClockCells = 86, numClockCellsFixed = 86, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/28 14:25:31    722s]   Post-balance tidy up or trial balance steps...
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   Clock DAG stats at end of CTS:
[11/28 14:25:31    722s]   ==============================
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   ---------------------------------------------------------------
[11/28 14:25:31    722s]   Cell type                     Count    Area         Capacitance
[11/28 14:25:31    722s]   ---------------------------------------------------------------
[11/28 14:25:31    722s]   Buffers                         0          0.000       0.000
[11/28 14:25:31    722s]   Inverters                      83       3777.883       4.395
[11/28 14:25:31    722s]   Integrated Clock Gates          0          0.000       0.000
[11/28 14:25:31    722s]   Non-Integrated Clock Gates      0          0.000       0.000
[11/28 14:25:31    722s]   Clock Logic                     1       8774.314       0.004
[11/28 14:25:31    722s]   All                            84      12552.198       4.399
[11/28 14:25:31    722s]   ---------------------------------------------------------------
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   Clock DAG wire lengths at end of CTS:
[11/28 14:25:31    722s]   =====================================
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   --------------------
[11/28 14:25:31    722s]   Type     Wire Length
[11/28 14:25:31    722s]   --------------------
[11/28 14:25:31    722s]   Top           0.000
[11/28 14:25:31    722s]   Trunk      6292.660
[11/28 14:25:31    722s]   Leaf      35115.660
[11/28 14:25:31    722s]   Total     41408.320
[11/28 14:25:31    722s]   --------------------
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   Clock DAG hp wire lengths at end of CTS:
[11/28 14:25:31    722s]   ========================================
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   -----------------------
[11/28 14:25:31    722s]   Type     hp Wire Length
[11/28 14:25:31    722s]   -----------------------
[11/28 14:25:31    722s]   Top            0.000
[11/28 14:25:31    722s]   Trunk       6271.760
[11/28 14:25:31    722s]   Leaf       12098.100
[11/28 14:25:31    722s]   Total      18369.860
[11/28 14:25:31    722s]   -----------------------
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   Clock DAG capacitances at end of CTS:
[11/28 14:25:31    722s]   =====================================
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   ----------------------------------
[11/28 14:25:31    722s]   Type     Gate      Wire     Total
[11/28 14:25:31    722s]   ----------------------------------
[11/28 14:25:31    722s]   Top       0.000    0.000     0.000
[11/28 14:25:31    722s]   Trunk     4.399    0.956     5.355
[11/28 14:25:31    722s]   Leaf      6.006    5.490    11.496
[11/28 14:25:31    722s]   Total    10.404    6.446    16.851
[11/28 14:25:31    722s]   ----------------------------------
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   Clock DAG sink capacitances at end of CTS:
[11/28 14:25:31    722s]   ==========================================
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   --------------------------------------------------------
[11/28 14:25:31    722s]   Count    Total    Average    Std. Dev.    Min      Max
[11/28 14:25:31    722s]   --------------------------------------------------------
[11/28 14:25:31    722s]   2666     6.006     0.002       0.002      0.002    0.060
[11/28 14:25:31    722s]   --------------------------------------------------------
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   Clock DAG net violations at end of CTS:
[11/28 14:25:31    722s]   =======================================
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   --------------------------------------------------------------------------------------------
[11/28 14:25:31    722s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[11/28 14:25:31    722s]   --------------------------------------------------------------------------------------------
[11/28 14:25:31    722s]   Unfixable Transition    ns         1       0.278       0.000      0.278    [0.278]
[11/28 14:25:31    722s]   --------------------------------------------------------------------------------------------
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   Clock DAG primary half-corner transition distribution at end of CTS:
[11/28 14:25:31    722s]   ====================================================================
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 14:25:31    722s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
[11/28 14:25:31    722s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 14:25:31    722s]   Trunk       0.222      36       0.192       0.058      0.086    0.500    {2 <= 0.133ns, 8 <= 0.178ns, 16 <= 0.200ns, 5 <= 0.211ns, 4 <= 0.222ns}     {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:31    722s]   Leaf        0.222      49       0.201       0.006      0.184    0.213    {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 28 <= 0.211ns, 3 <= 0.222ns}                                      -
[11/28 14:25:31    722s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   Clock DAG library cell distribution at end of CTS:
[11/28 14:25:31    722s]   ==================================================
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   ------------------------------------------
[11/28 14:25:31    722s]   Name       Type        Inst     Inst Area 
[11/28 14:25:31    722s]                          Count    (um^2)
[11/28 14:25:31    722s]   ------------------------------------------
[11/28 14:25:31    722s]   INV12CK    inverter     67       3349.786
[11/28 14:25:31    722s]   INV8CK     inverter      4        137.491
[11/28 14:25:31    722s]   INV6CK     inverter      7        196.862
[11/28 14:25:31    722s]   INV4CK     inverter      5         93.744
[11/28 14:25:31    722s]   XMD        logic         1       8774.314
[11/28 14:25:31    722s]   ------------------------------------------
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   Primary reporting skew groups summary at end of CTS:
[11/28 14:25:31    722s]   ====================================================
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 14:25:31    722s]   Half-corner                    Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/28 14:25:31    722s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 14:25:31    722s]   Delay_Corner_max:setup.late    clk/func_mode    1.768     1.866     0.098       0.134         0.045           0.013           1.819        0.021     100% {1.768, 1.866}
[11/28 14:25:31    722s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   Skew group summary at end of CTS:
[11/28 14:25:31    722s]   =================================
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 14:25:31    722s]   Half-corner                    Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/28 14:25:31    722s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 14:25:31    722s]   Delay_Corner_max:setup.late    clk/func_mode    1.768     1.866     0.098       0.134         0.045           0.013           1.819        0.021     100% {1.768, 1.866}
[11/28 14:25:31    722s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   Found a total of 2 clock tree pins with a slew violation.
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   Slew violation summary across all clock trees - Top 2 violating pins:
[11/28 14:25:31    722s]   =====================================================================
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   Target and measured clock slews (in ns):
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   ----------------------------------------------------------------------------------------------
[11/28 14:25:31    722s]   Half corner                  Violation  Slew    Slew      Dont   Ideal  Target         Pin
[11/28 14:25:31    722s]                                amount     target  achieved  touch  net?   source         
[11/28 14:25:31    722s]                                                             net?                         
[11/28 14:25:31    722s]   ----------------------------------------------------------------------------------------------
[11/28 14:25:31    722s]   Delay_Corner_max:setup.late    0.278    0.222    0.500    Y      N      auto computed  I_CLK/I
[11/28 14:25:31    722s]   Delay_Corner_max:setup.late    0.278    0.222    0.500    Y      N      auto computed  clk
[11/28 14:25:31    722s]   ----------------------------------------------------------------------------------------------
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   Target sources:
[11/28 14:25:31    722s]   auto extracted - target was extracted from SDC.
[11/28 14:25:31    722s]   auto computed - target was computed when balancing trees.
[11/28 14:25:31    722s]   explicit - target is explicitly set via target_max_trans property.
[11/28 14:25:31    722s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[11/28 14:25:31    722s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   Found 2 pins on nets marked dont_touch that have slew violations.
[11/28 14:25:31    722s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[11/28 14:25:31    722s]   Found 0 pins on nets marked ideal_network that have slew violations.
[11/28 14:25:31    722s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   
[11/28 14:25:31    722s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:25:31    722s] Synthesizing clock trees done.
[11/28 14:25:31    722s] Tidy Up And Update Timing...
[11/28 14:25:31    722s] External - Set all clocks to propagated mode...
[11/28 14:25:31    722s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[11/28 14:25:31    722s]  * CCOpt property update_io_latency is false
[11/28 14:25:31    722s] 
[11/28 14:25:31    722s] Setting all clocks to propagated mode.
[11/28 14:25:31    723s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/28 14:25:31    723s] Clock DAG stats after update timingGraph:
[11/28 14:25:31    723s]   cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:25:31    723s]   misc counts      : r=1, pp=0
[11/28 14:25:31    723s]   cell areas       : b=0.000um^2, i=3777.883um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12552.198um^2
[11/28 14:25:31    723s]   cell capacitance : b=0.000pF, i=4.395pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.399pF
[11/28 14:25:31    723s]   sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:25:31    723s]   wire capacitance : top=0.000pF, trunk=0.956pF, leaf=5.490pF, total=6.446pF
[11/28 14:25:31    723s]   wire lengths     : top=0.000um, trunk=6292.660um, leaf=35115.660um, total=41408.320um
[11/28 14:25:31    723s]   hp wire lengths  : top=0.000um, trunk=6271.760um, leaf=12098.100um, total=18369.860um
[11/28 14:25:31    723s] Clock DAG net violations after update timingGraph:
[11/28 14:25:31    723s]   Unfixable Transition : {count=1, worst=[0.278ns]} avg=0.278ns sd=0.000ns sum=0.278ns
[11/28 14:25:31    723s] Clock DAG primary half-corner transition distribution after update timingGraph:
[11/28 14:25:31    723s]   Trunk : target=0.222ns count=36 avg=0.192ns sd=0.058ns min=0.086ns max=0.500ns {2 <= 0.133ns, 8 <= 0.178ns, 16 <= 0.200ns, 5 <= 0.211ns, 4 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 1 > 0.333ns}
[11/28 14:25:31    723s]   Leaf  : target=0.222ns count=49 avg=0.201ns sd=0.006ns min=0.184ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 28 <= 0.211ns, 3 <= 0.222ns}
[11/28 14:25:31    723s] Clock DAG library cell distribution after update timingGraph {count}:
[11/28 14:25:31    723s]    Invs: INV12CK: 67 INV8CK: 4 INV6CK: 7 INV4CK: 5 
[11/28 14:25:31    723s]  Logics: XMD: 1 
[11/28 14:25:31    723s] Primary reporting skew groups after update timingGraph:
[11/28 14:25:31    723s]   skew_group clk/func_mode: insertion delay [min=1.768, max=1.866, avg=1.819, sd=0.021], skew [0.098 vs 0.134], 100% {1.768, 1.866} (wid=0.077 ws=0.045) (gid=1.820 gs=0.102)
[11/28 14:25:31    723s]       min path sink: CORE/template_store_reg_3__7_/CK
[11/28 14:25:31    723s]       max path sink: CORE/img_reg_8__15__5_/CK
[11/28 14:25:31    723s] Skew group summary after update timingGraph:
[11/28 14:25:31    723s]   skew_group clk/func_mode: insertion delay [min=1.768, max=1.866, avg=1.819, sd=0.021], skew [0.098 vs 0.134], 100% {1.768, 1.866} (wid=0.077 ws=0.045) (gid=1.820 gs=0.102)
[11/28 14:25:31    723s] Logging CTS constraint violations...
[11/28 14:25:31    723s]   Clock tree clk has 1 slew violation.
[11/28 14:25:31    723s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below the root driver for clock_tree clk at (202.430,1433.180), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin clk with a slew time target of 0.222ns. Achieved a slew time of 0.500ns.
[11/28 14:25:31    723s] 
[11/28 14:25:31    723s] Type 'man IMPCCOPT-1007' for more detail.
[11/28 14:25:31    723s] Logging CTS constraint violations done.
[11/28 14:25:31    723s] Tidy Up And Update Timing done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/28 14:25:31    723s] Runtime done. (took cpu=0:00:35.3 real=0:00:35.3)
[11/28 14:25:31    723s] Runtime Report Coverage % = 99.9
[11/28 14:25:31    723s] Runtime Summary
[11/28 14:25:31    723s] ===============
[11/28 14:25:31    723s] Clock Runtime:  (48%) Core CTS          17.12 (Init 1.68, Construction 6.17, Implementation 6.96, eGRPC 0.93, PostConditioning 0.45, Other 0.92)
[11/28 14:25:31    723s] Clock Runtime:  (41%) CTS services      14.66 (RefinePlace 1.18, EarlyGlobalClock 0.80, NanoRoute 12.25, ExtractRC 0.43, TimingAnalysis 0.00)
[11/28 14:25:31    723s] Clock Runtime:   (9%) Other CTS          3.52 (Init 1.16, CongRepair/EGR-DP 1.86, TimingUpdate 0.49, Other 0.00)
[11/28 14:25:31    723s] Clock Runtime: (100%) Total             35.30
[11/28 14:25:31    723s] 
[11/28 14:25:31    723s] 
[11/28 14:25:31    723s] Runtime Summary:
[11/28 14:25:31    723s] ================
[11/28 14:25:31    723s] 
[11/28 14:25:31    723s] ---------------------------------------------------------------------------------------------------------------------------
[11/28 14:25:31    723s] wall   % time  children  called  name
[11/28 14:25:31    723s] ---------------------------------------------------------------------------------------------------------------------------
[11/28 14:25:31    723s] 35.33  100.00   35.33      0       
[11/28 14:25:31    723s] 35.33  100.00   35.30      1     Runtime
[11/28 14:25:31    723s]  0.16    0.44    0.16      1     CCOpt::Phase::Initialization
[11/28 14:25:31    723s]  0.16    0.44    0.15      1       Check Prerequisites
[11/28 14:25:31    723s]  0.15    0.44    0.00      1         Leaving CCOpt scope - CheckPlace
[11/28 14:25:31    723s]  2.51    7.10    2.00      1     CCOpt::Phase::PreparingToBalance
[11/28 14:25:31    723s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[11/28 14:25:31    723s]  1.01    2.85    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[11/28 14:25:31    723s]  0.14    0.39    0.11      1       Legalization setup
[11/28 14:25:31    723s]  0.07    0.19    0.00      2         Leaving CCOpt scope - Initializing placement interface
[11/28 14:25:31    723s]  0.04    0.12    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[11/28 14:25:31    723s]  0.86    2.43    0.01      1       Validating CTS configuration
[11/28 14:25:31    723s]  0.00    0.00    0.00      1         Checking module port directions
[11/28 14:25:31    723s]  0.01    0.03    0.00      1         Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[11/28 14:25:31    723s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[11/28 14:25:31    723s]  0.18    0.51    0.07      1     Preparing To Balance
[11/28 14:25:31    723s]  0.04    0.12    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/28 14:25:31    723s]  0.03    0.07    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/28 14:25:31    723s]  8.87   25.12    8.87      1     CCOpt::Phase::Construction
[11/28 14:25:31    723s]  4.66   13.20    4.65      1       Stage::Clustering
[11/28 14:25:31    723s]  2.49    7.05    2.42      1         Clustering
[11/28 14:25:31    723s]  0.00    0.01    0.00      1           Initialize for clustering
[11/28 14:25:31    723s]  1.44    4.09    0.00      1           Bottom-up phase
[11/28 14:25:31    723s]  0.97    2.76    0.91      1           Legalizing clock trees
[11/28 14:25:31    723s]  0.71    2.01    0.00      1             Leaving CCOpt scope - ClockRefiner
[11/28 14:25:31    723s]  0.08    0.23    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[11/28 14:25:31    723s]  0.04    0.11    0.00      1             Leaving CCOpt scope - Initializing placement interface
[11/28 14:25:31    723s]  0.09    0.24    0.00      1             Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[11/28 14:25:31    723s]  2.17    6.13    2.07      1         CongRepair After Initial Clustering
[11/28 14:25:31    723s]  1.85    5.24    1.56      1           Leaving CCOpt scope - Early Global Route
[11/28 14:25:31    723s]  0.51    1.44    0.00      1             Early Global Route - eGR only step
[11/28 14:25:31    723s]  1.05    2.96    0.00      1             Congestion Repair
[11/28 14:25:31    723s]  0.15    0.41    0.00      1           Leaving CCOpt scope - extractRC
[11/28 14:25:31    723s]  0.07    0.20    0.00      1           Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[11/28 14:25:31    723s]  0.08    0.23    0.08      1       Stage::DRV Fixing
[11/28 14:25:31    723s]  0.03    0.09    0.00      1         Fixing clock tree slew time and max cap violations
[11/28 14:25:31    723s]  0.05    0.13    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[11/28 14:25:31    723s]  4.13   11.69    4.12      1       Stage::Insertion Delay Reduction
[11/28 14:25:31    723s]  0.02    0.04    0.00      1         Removing unnecessary root buffering
[11/28 14:25:31    723s]  0.02    0.04    0.00      1         Removing unconstrained drivers
[11/28 14:25:31    723s]  0.03    0.08    0.00      1         Reducing insertion delay 1
[11/28 14:25:31    723s]  1.84    5.21    0.00      1         Removing longest path buffering
[11/28 14:25:31    723s]  2.22    6.30    0.00      1         Reducing insertion delay 2
[11/28 14:25:31    723s]  7.07   20.02    7.07      1     CCOpt::Phase::Implementation
[11/28 14:25:31    723s]  1.01    2.87    1.01      1       Stage::Reducing Power
[11/28 14:25:31    723s]  0.04    0.12    0.00      1         Improving clock tree routing
[11/28 14:25:31    723s]  0.92    2.62    0.01      1         Reducing clock tree power 1
[11/28 14:25:31    723s]  0.01    0.02    0.00      3           Legalizing clock trees
[11/28 14:25:31    723s]  0.04    0.11    0.00      1         Reducing clock tree power 2
[11/28 14:25:31    723s]  0.67    1.90    0.64      1       Stage::Balancing
[11/28 14:25:31    723s]  0.44    1.23    0.42      1         Approximately balancing fragments step
[11/28 14:25:31    723s]  0.12    0.34    0.00      1           Resolve constraints - Approximately balancing fragments
[11/28 14:25:31    723s]  0.05    0.13    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[11/28 14:25:31    723s]  0.03    0.08    0.00      1           Moving gates to improve sub-tree skew
[11/28 14:25:31    723s]  0.20    0.55    0.00      1           Approximately balancing fragments bottom up
[11/28 14:25:31    723s]  0.03    0.08    0.00      1           Approximately balancing fragments, wire and cell delays
[11/28 14:25:31    723s]  0.04    0.12    0.00      1         Improving fragments clock skew
[11/28 14:25:31    723s]  0.10    0.28    0.08      1         Approximately balancing step
[11/28 14:25:31    723s]  0.05    0.16    0.00      1           Resolve constraints - Approximately balancing
[11/28 14:25:31    723s]  0.03    0.08    0.00      1           Approximately balancing, wire and cell delays
[11/28 14:25:31    723s]  0.02    0.05    0.00      1         Fixing clock tree overload
[11/28 14:25:31    723s]  0.04    0.11    0.00      1         Approximately balancing paths
[11/28 14:25:31    723s]  5.21   14.74    5.20      1       Stage::Polishing
[11/28 14:25:31    723s]  0.10    0.28    0.06      1         Merging balancing drivers for power
[11/28 14:25:31    723s]  0.06    0.18    0.00      1           Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[11/28 14:25:31    723s]  0.05    0.13    0.00      1         Improving clock skew
[11/28 14:25:31    723s]  3.27    9.25    3.17      1         Moving gates to reduce wire capacitance
[11/28 14:25:31    723s]  0.06    0.16    0.00      2           Artificially removing short and long paths
[11/28 14:25:31    723s]  0.43    1.21    0.02      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[11/28 14:25:31    723s]  0.02    0.07    0.00      1             Legalizing clock trees
[11/28 14:25:31    723s]  1.23    3.48    0.01      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[11/28 14:25:31    723s]  0.01    0.03    0.00      1             Legalizing clock trees
[11/28 14:25:31    723s]  0.43    1.21    0.03      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[11/28 14:25:31    723s]  0.03    0.07    0.00      1             Legalizing clock trees
[11/28 14:25:31    723s]  1.03    2.90    0.01      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[11/28 14:25:31    723s]  0.01    0.03    0.00      1             Legalizing clock trees
[11/28 14:25:31    723s]  0.41    1.16    0.02      1         Reducing clock tree power 3
[11/28 14:25:31    723s]  0.02    0.05    0.00      1           Artificially removing short and long paths
[11/28 14:25:31    723s]  0.00    0.01    0.00      1           Legalizing clock trees
[11/28 14:25:31    723s]  0.06    0.18    0.00      1         Improving insertion delay
[11/28 14:25:31    723s]  1.32    3.73    1.19      1         Wire Opt OverFix
[11/28 14:25:31    723s]  1.12    3.16    1.06      1           Wire Reduction extra effort
[11/28 14:25:31    723s]  0.02    0.05    0.00      1             Artificially removing short and long paths
[11/28 14:25:31    723s]  0.02    0.05    0.00      1             Global shorten wires A0
[11/28 14:25:31    723s]  0.84    2.39    0.00      2             Move For Wirelength - core
[11/28 14:25:31    723s]  0.01    0.03    0.00      1             Global shorten wires A1
[11/28 14:25:31    723s]  0.13    0.36    0.00      1             Global shorten wires B
[11/28 14:25:31    723s]  0.05    0.13    0.00      1             Move For Wirelength - branch
[11/28 14:25:31    723s]  0.07    0.21    0.07      1           Optimizing orientation
[11/28 14:25:31    723s]  0.07    0.21    0.00      1             FlipOpt
[11/28 14:25:31    723s]  0.18    0.50    0.16      1       Stage::Updating netlist
[11/28 14:25:31    723s]  0.06    0.16    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[11/28 14:25:31    723s]  0.11    0.31    0.00      1         Leaving CCOpt scope - ClockRefiner
[11/28 14:25:31    723s]  1.44    4.08    1.31      1     CCOpt::Phase::eGRPC
[11/28 14:25:31    723s]  0.44    1.24    0.38      1       Leaving CCOpt scope - Routing Tools
[11/28 14:25:31    723s]  0.38    1.06    0.00      1         Early Global Route - eGR only step
[11/28 14:25:31    723s]  0.14    0.41    0.00      1       Leaving CCOpt scope - extractRC
[11/28 14:25:31    723s]  0.03    0.07    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/28 14:25:31    723s]  0.06    0.16    0.06      1       Reset bufferability constraints
[11/28 14:25:31    723s]  0.06    0.16    0.00      1         Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[11/28 14:25:31    723s]  0.05    0.15    0.01      1       eGRPC Moving buffers
[11/28 14:25:31    723s]  0.01    0.04    0.00      1         Violation analysis
[11/28 14:25:31    723s]  0.11    0.31    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[11/28 14:25:31    723s]  0.01    0.02    0.00      1         Artificially removing long paths
[11/28 14:25:31    723s]  0.00    0.00    0.00      1         Reverting Artificially removing long paths
[11/28 14:25:31    723s]  0.05    0.13    0.00      1       eGRPC Fixing DRVs
[11/28 14:25:31    723s]  0.01    0.03    0.00      1       Reconnecting optimized routes
[11/28 14:25:31    723s]  0.02    0.04    0.00      1       Violation analysis
[11/28 14:25:31    723s]  0.05    0.13    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/28 14:25:31    723s]  0.37    1.04    0.00      1       Leaving CCOpt scope - ClockRefiner
[11/28 14:25:31    723s] 14.01   39.66   13.93      1     CCOpt::Phase::Routing
[11/28 14:25:31    723s] 13.73   38.87   13.61      1       Leaving CCOpt scope - Routing Tools
[11/28 14:25:31    723s]  0.54    1.53    0.00      1         Early Global Route - eGR->Nr High Frequency step
[11/28 14:25:31    723s] 12.25   34.68    0.00      1         NanoRoute
[11/28 14:25:31    723s]  0.82    2.31    0.00      1         Route Remaining Unrouted Nets
[11/28 14:25:31    723s]  0.14    0.39    0.00      1       Leaving CCOpt scope - extractRC
[11/28 14:25:31    723s]  0.06    0.18    0.00      1       Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[11/28 14:25:31    723s]  0.45    1.27    0.36      1     CCOpt::Phase::PostConditioning
[11/28 14:25:31    723s]  0.04    0.10    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/28 14:25:31    723s]  0.00    0.00    0.00      1       Reset bufferability constraints
[11/28 14:25:31    723s]  0.05    0.15    0.00      1       PostConditioning Upsizing To Fix DRVs
[11/28 14:25:31    723s]  0.07    0.19    0.00      1       Recomputing CTS skew targets
[11/28 14:25:31    723s]  0.04    0.12    0.00      1       PostConditioning Fixing DRVs
[11/28 14:25:31    723s]  0.04    0.12    0.00      1       Buffering to fix DRVs
[11/28 14:25:31    723s]  0.05    0.13    0.00      1       PostConditioning Fixing Skew by cell sizing
[11/28 14:25:31    723s]  0.01    0.03    0.00      1       Reconnecting optimized routes
[11/28 14:25:31    723s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[11/28 14:25:31    723s]  0.06    0.16    0.00      1       Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[11/28 14:25:31    723s]  0.05    0.15    0.00      1     Post-balance tidy up or trial balance steps
[11/28 14:25:31    723s]  0.55    1.57    0.49      1     Tidy Up And Update Timing
[11/28 14:25:31    723s]  0.49    1.38    0.00      1       External - Set all clocks to propagated mode
[11/28 14:25:31    723s] ---------------------------------------------------------------------------------------------------------------------------
[11/28 14:25:31    723s] 
[11/28 14:25:31    723s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/28 14:25:31    723s] Leaving CCOpt scope - Cleaning up placement interface...
[11/28 14:25:31    723s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2545.8M
[11/28 14:25:31    723s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.046, MEM:2500.8M
[11/28 14:25:31    723s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:25:31    723s] Synthesizing clock trees with CCOpt done.
[11/28 14:25:31    723s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/28 14:25:31    723s] Type 'man IMPSP-9025' for more detail.
[11/28 14:25:31    723s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1719.9M, totSessionCpu=0:12:03 **
[11/28 14:25:31    723s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/28 14:25:31    723s] Need call spDPlaceInit before registerPrioInstLoc.
[11/28 14:25:31    723s] *** InitOpt #2 [begin] : totSession cpu/real = 0:12:03.3/0:24:26.4 (0.5), mem = 2494.8M
[11/28 14:25:31    723s] GigaOpt running with 1 threads.
[11/28 14:25:31    723s] Info: 1 threads available for lower-level modules during optimization.
[11/28 14:25:31    723s] OPERPROF: Starting DPlace-Init at level 1, MEM:2494.8M
[11/28 14:25:31    723s] z: 2, totalTracks: 1
[11/28 14:25:31    723s] z: 4, totalTracks: 1
[11/28 14:25:31    723s] z: 6, totalTracks: 1
[11/28 14:25:31    723s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:25:31    723s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2494.8M
[11/28 14:25:31    723s] OPERPROF:     Starting CMU at level 3, MEM:2494.8M
[11/28 14:25:31    723s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2494.8M
[11/28 14:25:31    723s] 
[11/28 14:25:31    723s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:25:31    723s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:2494.8M
[11/28 14:25:31    723s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2494.8M
[11/28 14:25:31    723s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2494.8M
[11/28 14:25:31    723s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2494.8MB).
[11/28 14:25:31    723s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.025, MEM:2494.8M
[11/28 14:25:31    723s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2494.8M
[11/28 14:25:31    723s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.038, MEM:2494.8M
[11/28 14:25:31    723s] 
[11/28 14:25:31    723s] Creating Lib Analyzer ...
[11/28 14:25:31    723s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:25:31    723s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:25:31    723s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:25:31    723s] 
[11/28 14:25:31    723s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:25:33    724s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:05 mem=2516.8M
[11/28 14:25:33    724s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:05 mem=2516.8M
[11/28 14:25:33    724s] Creating Lib Analyzer, finished. 
[11/28 14:25:33    724s] Effort level <high> specified for reg2reg path_group
[11/28 14:25:33    724s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/28 14:25:33    724s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/28 14:25:33    724s] 			Cell MEM_gray_max is dont_touch but not dont_use
[11/28 14:25:33    724s] 			Cell MEM_gray_max is dont_touch but not dont_use
[11/28 14:25:33    724s] 			Cell ZMA2GSD is dont_touch but not dont_use
[11/28 14:25:33    724s] 			Cell ZMA2GSD is dont_touch but not dont_use
[11/28 14:25:33    724s] 			Cell ZMA2GSC is dont_touch but not dont_use
[11/28 14:25:33    724s] 			Cell ZMA2GSC is dont_touch but not dont_use
[11/28 14:25:33    724s] 			Cell YA2GSD is dont_touch but not dont_use
[11/28 14:25:33    724s] 			Cell YA2GSD is dont_touch but not dont_use
[11/28 14:25:33    724s] 			Cell YA2GSC is dont_touch but not dont_use
[11/28 14:25:33    724s] 			Cell YA2GSC is dont_touch but not dont_use
[11/28 14:25:33    724s] 			Cell XMD is dont_touch but not dont_use
[11/28 14:25:33    724s] 			Cell XMD is dont_touch but not dont_use
[11/28 14:25:33    724s] 			Cell XMC is dont_touch but not dont_use
[11/28 14:25:33    724s] 			Cell XMC is dont_touch but not dont_use
[11/28 14:25:33    724s] 			Cell PUI is dont_touch but not dont_use
[11/28 14:25:33    724s] 			Cell PUI is dont_touch but not dont_use
[11/28 14:25:33    724s] 			Cell PDIX is dont_touch but not dont_use
[11/28 14:25:33    724s] 			Cell PDIX is dont_touch but not dont_use
[11/28 14:25:33    724s] 			Cell PDI is dont_touch but not dont_use
[11/28 14:25:33    724s] 			Cell PDI is dont_touch but not dont_use
[11/28 14:25:33    724s] 	...
[11/28 14:25:33    724s] 	Reporting only the 20 first cells found...
[11/28 14:25:33    724s] 
[11/28 14:25:33    724s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1726.1M, totSessionCpu=0:12:05 **
[11/28 14:25:33    725s] *** optDesign -postCTS ***
[11/28 14:25:33    725s] DRC Margin: user margin 0.0; extra margin 0.2
[11/28 14:25:33    725s] Hold Target Slack: user slack 0
[11/28 14:25:33    725s] Setup Target Slack: user slack 0; extra slack 0.0
[11/28 14:25:33    725s] setUsefulSkewMode -ecoRoute false
[11/28 14:25:33    725s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2518.8M
[11/28 14:25:33    725s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2518.8M
[11/28 14:25:33    725s] 
[11/28 14:25:33    725s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:25:33    725s] Deleting Lib Analyzer.
[11/28 14:25:33    725s] 
[11/28 14:25:33    725s] TimeStamp Deleting Cell Server End ...
[11/28 14:25:33    725s] Multi-VT timing optimization disabled based on library information.
[11/28 14:25:33    725s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 14:25:33    725s] 
[11/28 14:25:33    725s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:25:33    725s] Summary for sequential cells identification: 
[11/28 14:25:33    725s]   Identified SBFF number: 42
[11/28 14:25:33    725s]   Identified MBFF number: 0
[11/28 14:25:33    725s]   Identified SB Latch number: 0
[11/28 14:25:33    725s]   Identified MB Latch number: 0
[11/28 14:25:33    725s]   Not identified SBFF number: 10
[11/28 14:25:33    725s]   Not identified MBFF number: 0
[11/28 14:25:33    725s]   Not identified SB Latch number: 0
[11/28 14:25:33    725s]   Not identified MB Latch number: 0
[11/28 14:25:33    725s]   Number of sequential cells which are not FFs: 27
[11/28 14:25:33    725s]  Visiting view : av_func_mode_max
[11/28 14:25:33    725s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:25:33    725s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:25:33    725s]  Visiting view : av_func_mode_min
[11/28 14:25:33    725s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:25:33    725s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:25:33    725s] TLC MultiMap info (StdDelay):
[11/28 14:25:33    725s]   : Delay_Corner_min + lib_min + 1 + no RcCorner := 20.6ps
[11/28 14:25:33    725s]   : Delay_Corner_min + lib_min + 1 + RC_Corner := 22.5ps
[11/28 14:25:33    725s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[11/28 14:25:33    725s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[11/28 14:25:33    725s]  Setting StdDelay to: 53.6ps
[11/28 14:25:33    725s] 
[11/28 14:25:33    725s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:25:33    725s] 
[11/28 14:25:33    725s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:25:33    725s] 
[11/28 14:25:33    725s] TimeStamp Deleting Cell Server End ...
[11/28 14:25:33    725s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2518.8M
[11/28 14:25:33    725s] All LLGs are deleted
[11/28 14:25:33    725s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2518.8M
[11/28 14:25:33    725s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2518.8M
[11/28 14:25:33    725s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2512.8M
[11/28 14:25:33    725s] Start to check current routing status for nets...
[11/28 14:25:33    725s] All nets are already routed correctly.
[11/28 14:25:33    725s] End to check current routing status for nets (mem=2512.8M)
[11/28 14:25:33    725s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2512.8M
[11/28 14:25:33    725s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2512.8M
[11/28 14:25:33    725s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2512.8M
[11/28 14:25:33    725s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:2512.8M
[11/28 14:25:33    725s] Fast DP-INIT is on for default
[11/28 14:25:33    725s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:2512.8M
[11/28 14:25:33    725s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:2512.8M
[11/28 14:25:33    725s] Starting delay calculation for Setup views
[11/28 14:25:33    725s] #################################################################################
[11/28 14:25:33    725s] # Design Stage: PreRoute
[11/28 14:25:33    725s] # Design Name: CHIP
[11/28 14:25:33    725s] # Design Mode: 180nm
[11/28 14:25:33    725s] # Analysis Mode: MMMC Non-OCV 
[11/28 14:25:33    725s] # Parasitics Mode: No SPEF/RCDB 
[11/28 14:25:33    725s] # Signoff Settings: SI Off 
[11/28 14:25:33    725s] #################################################################################
[11/28 14:25:33    725s] Calculate delays in BcWc mode...
[11/28 14:25:33    725s] Topological Sorting (REAL = 0:00:00.0, MEM = 2525.7M, InitMEM = 2522.3M)
[11/28 14:25:33    725s] Start delay calculation (fullDC) (1 T). (MEM=2525.68)
[11/28 14:25:34    725s] End AAE Lib Interpolated Model. (MEM=2525.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:25:37    728s] Total number of fetched objects 24542
[11/28 14:25:37    728s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:25:37    728s] End delay calculation. (MEM=2534.11 CPU=0:00:02.9 REAL=0:00:03.0)
[11/28 14:25:37    728s] End delay calculation (fullDC). (MEM=2534.11 CPU=0:00:03.4 REAL=0:00:04.0)
[11/28 14:25:37    728s] *** CDM Built up (cpu=0:00:03.6  real=0:00:04.0  mem= 2534.1M) ***
[11/28 14:25:37    729s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:12:09 mem=2534.1M)
[11/28 14:25:37    729s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.881  | -0.249  | -0.881  |
|           TNS (ns):|-119.055 |-118.174 | -0.881  |
|    Violating Paths:|  1777   |  1776   |    1    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.847%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1742.2M, totSessionCpu=0:12:10 **
[11/28 14:25:37    729s] *** InitOpt #2 [finish] : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:12:09.6/0:24:32.5 (0.5), mem = 2502.4M
[11/28 14:25:37    729s] 
[11/28 14:25:37    729s] =============================================================================================
[11/28 14:25:37    729s]  Step TAT Report for InitOpt #2                                                 20.15-s105_1
[11/28 14:25:37    729s] =============================================================================================
[11/28 14:25:37    729s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:25:37    729s] ---------------------------------------------------------------------------------------------
[11/28 14:25:37    729s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:25:37    729s] [ TimingUpdate           ]      1   0:00:00.4  (   5.8 % )     0:00:04.0 /  0:00:04.0    1.0
[11/28 14:25:37    729s] [ FullDelayCalc          ]      1   0:00:03.6  (  58.8 % )     0:00:03.6 /  0:00:03.7    1.0
[11/28 14:25:37    729s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.6 % )     0:00:04.3 /  0:00:04.4    1.0
[11/28 14:25:37    729s] [ TimingReport           ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 14:25:37    729s] [ DrvReport              ]      1   0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:25:37    729s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:25:37    729s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  20.1 % )     0:00:01.2 /  0:00:01.2    1.0
[11/28 14:25:37    729s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:25:37    729s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:25:37    729s] [ MISC                   ]          0:00:00.6  (   9.5 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 14:25:37    729s] ---------------------------------------------------------------------------------------------
[11/28 14:25:37    729s]  InitOpt #2 TOTAL                   0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:06.2    1.0
[11/28 14:25:37    729s] ---------------------------------------------------------------------------------------------
[11/28 14:25:37    729s] 
[11/28 14:25:37    729s] ** INFO : this run is activating low effort ccoptDesign flow
[11/28 14:25:37    729s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:25:37    729s] ### Creating PhyDesignMc. totSessionCpu=0:12:10 mem=2502.4M
[11/28 14:25:37    729s] OPERPROF: Starting DPlace-Init at level 1, MEM:2502.4M
[11/28 14:25:37    729s] z: 2, totalTracks: 1
[11/28 14:25:37    729s] z: 4, totalTracks: 1
[11/28 14:25:37    729s] z: 6, totalTracks: 1
[11/28 14:25:37    729s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:25:37    729s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2502.4M
[11/28 14:25:37    729s] 
[11/28 14:25:37    729s] Skipping Bad Lib Cell Checking (CMU) !
[11/28 14:25:37    729s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:2502.4M
[11/28 14:25:37    729s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2502.4M
[11/28 14:25:37    729s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2502.4M
[11/28 14:25:37    729s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2502.4MB).
[11/28 14:25:37    729s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:2502.4M
[11/28 14:25:37    729s] TotalInstCnt at PhyDesignMc Initialization: 21,954
[11/28 14:25:37    729s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:10 mem=2502.4M
[11/28 14:25:37    729s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2502.4M
[11/28 14:25:38    729s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.043, MEM:2502.4M
[11/28 14:25:38    729s] TotalInstCnt at PhyDesignMc Destruction: 21,954
[11/28 14:25:38    729s] #optDebug: fT-E <X 2 0 0 1>
[11/28 14:25:38    729s] -congRepairInPostCTS false                 # bool, default=false, private
[11/28 14:25:38    730s] *** Starting optimizing excluded clock nets MEM= 2502.4M) ***
[11/28 14:25:38    730s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2502.4M) ***
[11/28 14:25:38    730s] *** Starting optimizing excluded clock nets MEM= 2502.4M) ***
[11/28 14:25:38    730s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2502.4M) ***
[11/28 14:25:38    730s] Info: Done creating the CCOpt slew target map.
[11/28 14:25:38    730s] Begin: GigaOpt high fanout net optimization
[11/28 14:25:38    730s] GigaOpt HFN: use maxLocalDensity 1.2
[11/28 14:25:38    730s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/28 14:25:38    730s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:12:10.1/0:24:33.1 (0.5), mem = 2502.4M
[11/28 14:25:38    730s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:25:38    730s] Info: 27 io nets excluded
[11/28 14:25:38    730s] Info: 84 nets with fixed/cover wires excluded.
[11/28 14:25:38    730s] Info: 85 clock nets excluded from IPO operation.
[11/28 14:25:38    730s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.11
[11/28 14:25:38    730s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:25:38    730s] ### Creating PhyDesignMc. totSessionCpu=0:12:10 mem=2502.4M
[11/28 14:25:38    730s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:25:38    730s] OPERPROF: Starting DPlace-Init at level 1, MEM:2502.4M
[11/28 14:25:38    730s] z: 2, totalTracks: 1
[11/28 14:25:38    730s] z: 4, totalTracks: 1
[11/28 14:25:38    730s] z: 6, totalTracks: 1
[11/28 14:25:38    730s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:25:38    730s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2502.4M
[11/28 14:25:38    730s] 
[11/28 14:25:38    730s] Skipping Bad Lib Cell Checking (CMU) !
[11/28 14:25:38    730s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2502.4M
[11/28 14:25:38    730s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2502.4M
[11/28 14:25:38    730s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2502.4M
[11/28 14:25:38    730s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2502.4MB).
[11/28 14:25:38    730s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.025, MEM:2502.4M
[11/28 14:25:38    730s] TotalInstCnt at PhyDesignMc Initialization: 21,954
[11/28 14:25:38    730s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:10 mem=2502.4M
[11/28 14:25:38    730s] #optDebug: Start CG creation (mem=2502.4M)
[11/28 14:25:38    730s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[11/28 14:25:38    730s] (cpu=0:00:00.1, mem=2567.2M)
[11/28 14:25:38    730s]  ...processing cgPrt (cpu=0:00:00.1, mem=2567.2M)
[11/28 14:25:38    730s]  ...processing cgEgp (cpu=0:00:00.1, mem=2567.2M)
[11/28 14:25:38    730s]  ...processing cgPbk (cpu=0:00:00.1, mem=2567.2M)
[11/28 14:25:38    730s]  ...processing cgNrb(cpu=0:00:00.1, mem=2567.2M)
[11/28 14:25:38    730s]  ...processing cgObs (cpu=0:00:00.1, mem=2567.2M)
[11/28 14:25:38    730s]  ...processing cgCon (cpu=0:00:00.1, mem=2567.2M)
[11/28 14:25:38    730s]  ...processing cgPdm (cpu=0:00:00.1, mem=2567.2M)
[11/28 14:25:38    730s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2567.2M)
[11/28 14:25:38    730s] ### Creating RouteCongInterface, started
[11/28 14:25:38    730s] 
[11/28 14:25:38    730s] Creating Lib Analyzer ...
[11/28 14:25:38    730s] 
[11/28 14:25:38    730s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:25:38    730s] Summary for sequential cells identification: 
[11/28 14:25:38    730s]   Identified SBFF number: 42
[11/28 14:25:38    730s]   Identified MBFF number: 0
[11/28 14:25:38    730s]   Identified SB Latch number: 0
[11/28 14:25:38    730s]   Identified MB Latch number: 0
[11/28 14:25:38    730s]   Not identified SBFF number: 10
[11/28 14:25:38    730s]   Not identified MBFF number: 0
[11/28 14:25:38    730s]   Not identified SB Latch number: 0
[11/28 14:25:38    730s]   Not identified MB Latch number: 0
[11/28 14:25:38    730s]   Number of sequential cells which are not FFs: 27
[11/28 14:25:38    730s]  Visiting view : av_func_mode_max
[11/28 14:25:38    730s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:25:38    730s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:25:38    730s]  Visiting view : av_func_mode_min
[11/28 14:25:38    730s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:25:38    730s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:25:38    730s] TLC MultiMap info (StdDelay):
[11/28 14:25:38    730s]   : Delay_Corner_min + lib_min + 1 + no RcCorner := 20.6ps
[11/28 14:25:38    730s]   : Delay_Corner_min + lib_min + 1 + RC_Corner := 22.5ps
[11/28 14:25:38    730s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[11/28 14:25:38    730s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[11/28 14:25:38    730s]  Setting StdDelay to: 53.6ps
[11/28 14:25:38    730s] 
[11/28 14:25:38    730s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:25:38    730s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:25:38    730s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:25:38    730s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:25:38    730s] 
[11/28 14:25:38    730s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:25:40    731s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:12 mem=2583.2M
[11/28 14:25:40    731s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:12 mem=2583.2M
[11/28 14:25:40    731s] Creating Lib Analyzer, finished. 
[11/28 14:25:40    731s] ### Creating LA Mngr. totSessionCpu=0:12:12 mem=2583.2M
[11/28 14:25:40    731s] ### Creating LA Mngr, finished. totSessionCpu=0:12:12 mem=2583.2M
[11/28 14:25:40    731s] 
[11/28 14:25:40    731s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[11/28 14:25:40    731s] 
[11/28 14:25:40    731s] #optDebug: {0, 1.000}
[11/28 14:25:40    731s] ### Creating RouteCongInterface, finished
[11/28 14:25:40    731s] {MG  {5 0 49.2 0.918509} }
[11/28 14:25:40    731s] ### Creating LA Mngr. totSessionCpu=0:12:12 mem=2583.2M
[11/28 14:25:40    731s] ### Creating LA Mngr, finished. totSessionCpu=0:12:12 mem=2583.2M
[11/28 14:25:40    732s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 14:25:40    732s] Total-nets :: 24528, Stn-nets :: 27, ratio :: 0.110078 %
[11/28 14:25:40    732s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2583.2M
[11/28 14:25:41    732s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.037, MEM:2578.2M
[11/28 14:25:41    732s] TotalInstCnt at PhyDesignMc Destruction: 21,954
[11/28 14:25:41    732s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.11
[11/28 14:25:41    732s] *** DrvOpt #4 [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:12:12.7/0:24:35.7 (0.5), mem = 2578.2M
[11/28 14:25:41    732s] 
[11/28 14:25:41    732s] =============================================================================================
[11/28 14:25:41    732s]  Step TAT Report for DrvOpt #4                                                  20.15-s105_1
[11/28 14:25:41    732s] =============================================================================================
[11/28 14:25:41    732s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:25:41    732s] ---------------------------------------------------------------------------------------------
[11/28 14:25:41    732s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:25:41    732s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  48.9 % )     0:00:01.3 /  0:00:01.3    1.0
[11/28 14:25:41    732s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:25:41    732s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:25:41    732s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.5 % )     0:00:01.3 /  0:00:01.3    1.0
[11/28 14:25:41    732s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:25:41    732s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:25:41    732s] [ MISC                   ]          0:00:01.0  (  38.4 % )     0:00:01.0 /  0:00:01.0    1.0
[11/28 14:25:41    732s] ---------------------------------------------------------------------------------------------
[11/28 14:25:41    732s]  DrvOpt #4 TOTAL                    0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[11/28 14:25:41    732s] ---------------------------------------------------------------------------------------------
[11/28 14:25:41    732s] 
[11/28 14:25:41    732s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/28 14:25:41    732s] End: GigaOpt high fanout net optimization
[11/28 14:25:41    733s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 14:25:41    733s] Deleting Lib Analyzer.
[11/28 14:25:41    733s] Begin: GigaOpt Global Optimization
[11/28 14:25:41    733s] *info: use new DP (enabled)
[11/28 14:25:41    733s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/28 14:25:41    733s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:25:41    733s] Info: 27 io nets excluded
[11/28 14:25:41    733s] Info: 84 nets with fixed/cover wires excluded.
[11/28 14:25:41    733s] Info: 85 clock nets excluded from IPO operation.
[11/28 14:25:41    733s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:12:13.1/0:24:36.1 (0.5), mem = 2578.2M
[11/28 14:25:41    733s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.12
[11/28 14:25:41    733s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:25:41    733s] ### Creating PhyDesignMc. totSessionCpu=0:12:13 mem=2578.2M
[11/28 14:25:41    733s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:25:41    733s] OPERPROF: Starting DPlace-Init at level 1, MEM:2578.2M
[11/28 14:25:41    733s] z: 2, totalTracks: 1
[11/28 14:25:41    733s] z: 4, totalTracks: 1
[11/28 14:25:41    733s] z: 6, totalTracks: 1
[11/28 14:25:41    733s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:25:41    733s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2578.2M
[11/28 14:25:41    733s] 
[11/28 14:25:41    733s] Skipping Bad Lib Cell Checking (CMU) !
[11/28 14:25:41    733s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2578.2M
[11/28 14:25:41    733s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2578.2M
[11/28 14:25:41    733s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2578.2M
[11/28 14:25:41    733s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2578.2MB).
[11/28 14:25:41    733s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.026, MEM:2578.2M
[11/28 14:25:41    733s] TotalInstCnt at PhyDesignMc Initialization: 21,954
[11/28 14:25:41    733s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:13 mem=2578.2M
[11/28 14:25:41    733s] ### Creating RouteCongInterface, started
[11/28 14:25:41    733s] 
[11/28 14:25:41    733s] Creating Lib Analyzer ...
[11/28 14:25:41    733s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:25:41    733s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:25:41    733s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:25:41    733s] 
[11/28 14:25:41    733s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:25:42    734s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:14 mem=2578.2M
[11/28 14:25:42    734s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:14 mem=2578.2M
[11/28 14:25:42    734s] Creating Lib Analyzer, finished. 
[11/28 14:25:42    734s] 
[11/28 14:25:42    734s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[11/28 14:25:42    734s] 
[11/28 14:25:42    734s] #optDebug: {0, 1.000}
[11/28 14:25:42    734s] ### Creating RouteCongInterface, finished
[11/28 14:25:42    734s] {MG  {5 0 49.2 0.918509} }
[11/28 14:25:42    734s] ### Creating LA Mngr. totSessionCpu=0:12:14 mem=2578.2M
[11/28 14:25:42    734s] ### Creating LA Mngr, finished. totSessionCpu=0:12:14 mem=2578.2M
[11/28 14:25:43    735s] *info: 27 io nets excluded
[11/28 14:25:43    735s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:25:43    735s] *info: 85 clock nets excluded
[11/28 14:25:43    735s] *info: 84 nets with fixed/cover wires excluded.
[11/28 14:25:43    735s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2597.3M
[11/28 14:25:43    735s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2597.3M
[11/28 14:25:43    735s] ** GigaOpt Global Opt WNS Slack -0.880  TNS Slack -119.055 
[11/28 14:25:43    735s] +--------+--------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:25:43    735s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/28 14:25:43    735s] +--------+--------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:25:43    735s] |  -0.880|-119.055|   88.85%|   0:00:00.0| 2597.3M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:49    740s] |  -0.362|-165.478|   88.86%|   0:00:06.0| 2640.9M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:52    743s] |  -0.199| -26.540|   89.04%|   0:00:03.0| 2665.8M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:52    744s] |  -0.199| -26.540|   89.04%|   0:00:00.0| 2665.8M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:53    745s] |  -0.199|  -5.118|   89.14%|   0:00:01.0| 2665.8M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:56    747s] |  -0.199|  -0.920|   89.12%|   0:00:03.0| 2684.9M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:56    748s] |  -0.199|  -0.903|   89.12%|   0:00:00.0| 2684.9M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:56    748s] |  -0.199|  -0.903|   89.12%|   0:00:00.0| 2684.9M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:56    748s] |  -0.199|  -0.871|   89.12%|   0:00:00.0| 2684.9M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:57    749s] |  -0.199|  -1.698|   89.08%|   0:00:01.0| 2682.9M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:57    749s] |  -0.199|  -0.900|   89.09%|   0:00:00.0| 2682.9M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:58    749s] |  -0.199|  -0.900|   89.09%|   0:00:01.0| 2682.9M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:58    749s] |  -0.199|  -0.429|   89.10%|   0:00:00.0| 2682.9M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:58    750s] |  -0.199|  -0.406|   89.09%|   0:00:00.0| 2682.9M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:58    750s] |  -0.106|  -0.314|   89.10%|   0:00:00.0| 2682.9M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:58    750s] |  -0.106|  -0.314|   89.10%|   0:00:00.0| 2682.9M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:58    750s] |  -0.038|  -0.174|   89.10%|   0:00:00.0| 2682.9M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:59    750s] |  -0.038|  -0.174|   89.10%|   0:00:01.0| 2684.4M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:59    750s] |  -0.038|  -0.174|   89.10%|   0:00:00.0| 2684.4M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:59    750s] |  -0.038|  -0.174|   89.10%|   0:00:00.0| 2684.4M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:59    750s] |  -0.038|  -0.174|   89.10%|   0:00:00.0| 2684.4M|av_func_mode_max|  default| out_value                        |
[11/28 14:25:59    751s] |  -0.040|  -0.132|   89.09%|   0:00:00.0| 2684.4M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__3_/D       |
[11/28 14:25:59    751s] +--------+--------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:25:59    751s] 
[11/28 14:25:59    751s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:15.8 real=0:00:16.0 mem=2684.4M) ***
[11/28 14:25:59    751s] 
[11/28 14:25:59    751s] *** Finish post-CTS Setup Fixing (cpu=0:00:15.8 real=0:00:16.0 mem=2684.4M) ***
[11/28 14:25:59    751s] Bottom Preferred Layer:
[11/28 14:25:59    751s] +---------------+------------+----------+
[11/28 14:25:59    751s] |     Layer     |    CLK     |   Rule   |
[11/28 14:25:59    751s] +---------------+------------+----------+
[11/28 14:25:59    751s] | metal3 (z=3)  |         85 | default  |
[11/28 14:25:59    751s] +---------------+------------+----------+
[11/28 14:25:59    751s] Via Pillar Rule:
[11/28 14:25:59    751s]     None
[11/28 14:25:59    751s] ** GigaOpt Global Opt End WNS Slack -0.040  TNS Slack -0.132 
[11/28 14:25:59    751s] Total-nets :: 24531, Stn-nets :: 205, ratio :: 0.835677 %
[11/28 14:25:59    751s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2665.3M
[11/28 14:25:59    751s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.047, MEM:2580.3M
[11/28 14:25:59    751s] TotalInstCnt at PhyDesignMc Destruction: 21,957
[11/28 14:25:59    751s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.12
[11/28 14:25:59    751s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:18.3/0:00:18.3 (1.0), totSession cpu/real = 0:12:31.4/0:24:54.4 (0.5), mem = 2580.3M
[11/28 14:25:59    751s] 
[11/28 14:25:59    751s] =============================================================================================
[11/28 14:25:59    751s]  Step TAT Report for GlobalOpt #2                                               20.15-s105_1
[11/28 14:25:59    751s] =============================================================================================
[11/28 14:25:59    751s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:25:59    751s] ---------------------------------------------------------------------------------------------
[11/28 14:25:59    751s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:25:59    751s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   6.7 % )     0:00:01.2 /  0:00:01.2    1.0
[11/28 14:25:59    751s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:25:59    751s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 14:25:59    751s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:01.3 /  0:00:01.3    1.0
[11/28 14:25:59    751s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:25:59    751s] [ TransformInit          ]      1   0:00:00.8  (   4.2 % )     0:00:00.8 /  0:00:00.8    1.0
[11/28 14:25:59    751s] [ OptSingleIteration     ]     21   0:00:00.0  (   0.2 % )     0:00:15.7 /  0:00:15.8    1.0
[11/28 14:25:59    751s] [ OptGetWeight           ]     21   0:00:00.6  (   3.1 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 14:25:59    751s] [ OptEval                ]     21   0:00:11.0  (  60.0 % )     0:00:11.0 /  0:00:11.0    1.0
[11/28 14:25:59    751s] [ OptCommit              ]     21   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:25:59    751s] [ IncrTimingUpdate       ]     14   0:00:01.7  (   9.5 % )     0:00:01.7 /  0:00:01.8    1.0
[11/28 14:25:59    751s] [ PostCommitDelayUpdate  ]     21   0:00:00.1  (   0.6 % )     0:00:01.1 /  0:00:01.1    1.0
[11/28 14:25:59    751s] [ IncrDelayCalc          ]     88   0:00:01.0  (   5.5 % )     0:00:01.0 /  0:00:01.0    1.0
[11/28 14:25:59    751s] [ SetupOptGetWorkingSet  ]     21   0:00:00.5  (   2.5 % )     0:00:00.5 /  0:00:00.5    1.0
[11/28 14:25:59    751s] [ SetupOptGetActiveNode  ]     21   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:25:59    751s] [ SetupOptSlackGraph     ]     21   0:00:00.6  (   3.3 % )     0:00:00.6 /  0:00:00.6    0.9
[11/28 14:25:59    751s] [ MISC                   ]          0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 14:25:59    751s] ---------------------------------------------------------------------------------------------
[11/28 14:25:59    751s]  GlobalOpt #2 TOTAL                 0:00:18.3  ( 100.0 % )     0:00:18.3 /  0:00:18.3    1.0
[11/28 14:25:59    751s] ---------------------------------------------------------------------------------------------
[11/28 14:25:59    751s] 
[11/28 14:25:59    751s] End: GigaOpt Global Optimization
[11/28 14:25:59    751s] *** Timing NOT met, worst failing slack is -0.040
[11/28 14:25:59    751s] *** Check timing (0:00:00.0)
[11/28 14:25:59    751s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 14:25:59    751s] Deleting Lib Analyzer.
[11/28 14:25:59    751s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/28 14:25:59    751s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:25:59    751s] Info: 27 io nets excluded
[11/28 14:25:59    751s] Info: 84 nets with fixed/cover wires excluded.
[11/28 14:25:59    751s] Info: 85 clock nets excluded from IPO operation.
[11/28 14:25:59    751s] ### Creating LA Mngr. totSessionCpu=0:12:31 mem=2580.3M
[11/28 14:25:59    751s] ### Creating LA Mngr, finished. totSessionCpu=0:12:31 mem=2580.3M
[11/28 14:25:59    751s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/28 14:25:59    751s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2580.3M
[11/28 14:25:59    751s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:2580.3M
[11/28 14:26:00    751s] Begin: GigaOpt Optimization in WNS mode
[11/28 14:26:00    751s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[11/28 14:26:00    751s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:26:00    751s] Info: 27 io nets excluded
[11/28 14:26:00    751s] Info: 84 nets with fixed/cover wires excluded.
[11/28 14:26:00    751s] Info: 85 clock nets excluded from IPO operation.
[11/28 14:26:00    751s] *** WnsOpt #2 [begin] : totSession cpu/real = 0:12:31.9/0:24:54.9 (0.5), mem = 2578.3M
[11/28 14:26:00    751s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.13
[11/28 14:26:00    751s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:26:00    751s] ### Creating PhyDesignMc. totSessionCpu=0:12:32 mem=2578.3M
[11/28 14:26:00    751s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:26:00    751s] OPERPROF: Starting DPlace-Init at level 1, MEM:2578.3M
[11/28 14:26:00    751s] z: 2, totalTracks: 1
[11/28 14:26:00    751s] z: 4, totalTracks: 1
[11/28 14:26:00    751s] z: 6, totalTracks: 1
[11/28 14:26:00    751s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:26:00    751s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2578.3M
[11/28 14:26:00    751s] 
[11/28 14:26:00    751s] Skipping Bad Lib Cell Checking (CMU) !
[11/28 14:26:00    751s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:2578.3M
[11/28 14:26:00    751s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2578.3M
[11/28 14:26:00    751s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2578.3M
[11/28 14:26:00    751s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2578.3MB).
[11/28 14:26:00    751s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.059, MEM:2578.3M
[11/28 14:26:00    752s] TotalInstCnt at PhyDesignMc Initialization: 21,957
[11/28 14:26:00    752s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:32 mem=2578.3M
[11/28 14:26:00    752s] ### Creating RouteCongInterface, started
[11/28 14:26:00    752s] 
[11/28 14:26:00    752s] Creating Lib Analyzer ...
[11/28 14:26:00    752s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:26:00    752s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:26:00    752s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:26:00    752s] 
[11/28 14:26:00    752s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:26:01    753s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:33 mem=2582.4M
[11/28 14:26:01    753s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:33 mem=2582.4M
[11/28 14:26:01    753s] Creating Lib Analyzer, finished. 
[11/28 14:26:01    753s] 
[11/28 14:26:01    753s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[11/28 14:26:01    753s] 
[11/28 14:26:01    753s] #optDebug: {0, 1.000}
[11/28 14:26:01    753s] ### Creating RouteCongInterface, finished
[11/28 14:26:01    753s] {MG  {5 0 49.2 0.918509} }
[11/28 14:26:01    753s] ### Creating LA Mngr. totSessionCpu=0:12:34 mem=2582.4M
[11/28 14:26:01    753s] ### Creating LA Mngr, finished. totSessionCpu=0:12:34 mem=2582.4M
[11/28 14:26:02    754s] *info: 27 io nets excluded
[11/28 14:26:02    754s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:26:02    754s] *info: 85 clock nets excluded
[11/28 14:26:02    754s] *info: 84 nets with fixed/cover wires excluded.
[11/28 14:26:02    754s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.231283.3
[11/28 14:26:02    754s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[11/28 14:26:02    754s] ** GigaOpt Optimizer WNS Slack -0.040 TNS Slack -0.132 Density 89.09
[11/28 14:26:02    754s] Optimizer WNS Pass 0
[11/28 14:26:02    754s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.038|-0.038|
|reg2reg   |-0.040|-0.094|
|HEPG      |-0.040|-0.094|
|All Paths |-0.040|-0.132|
+----------+------+------+

[11/28 14:26:02    754s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.040ns TNS -0.094ns; HEPG WNS -0.040ns TNS -0.094ns; all paths WNS -0.040ns TNS -0.132ns; Real time 0:01:06
[11/28 14:26:02    754s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2601.4M
[11/28 14:26:02    754s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2601.4M
[11/28 14:26:03    754s] Active Path Group: reg2reg  
[11/28 14:26:03    754s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:26:03    754s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/28 14:26:03    754s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:26:03    754s] |  -0.040|   -0.040|  -0.094|   -0.132|   89.09%|   0:00:00.0| 2601.4M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__3_/D       |
[11/28 14:26:05    756s] |   0.011|   -0.038|   0.000|   -0.038|   89.21%|   0:00:02.0| 2738.0M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_4__15_/D         |
[11/28 14:26:05    757s] |   0.039|   -0.038|   0.000|   -0.038|   89.28%|   0:00:00.0| 2738.0M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_5__15_/D         |
[11/28 14:26:07    758s] |   0.046|   -0.038|   0.000|   -0.038|   89.32%|   0:00:02.0| 2746.0M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_5__15_/D         |
[11/28 14:26:08    759s] |   0.064|   -0.038|   0.000|   -0.038|   89.36%|   0:00:01.0| 2746.0M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__2_/D       |
[11/28 14:26:08    759s] |   0.064|   -0.038|   0.000|   -0.038|   89.36%|   0:00:00.0| 2746.0M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__2_/D       |
[11/28 14:26:08    759s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:26:08    759s] 
[11/28 14:26:08    759s] *** Finish Core Optimize Step (cpu=0:00:05.2 real=0:00:05.0 mem=2746.0M) ***
[11/28 14:26:08    759s] Active Path Group: default 
[11/28 14:26:08    759s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:26:08    759s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/28 14:26:08    759s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:26:08    759s] |  -0.038|   -0.038|  -0.038|   -0.038|   89.36%|   0:00:00.0| 2746.0M|av_func_mode_max|  default| out_value                        |
[11/28 14:26:08    759s] Starting generalSmallTnsOpt
[11/28 14:26:08    759s] Ending generalSmallTnsOpt End
[11/28 14:26:08    759s] |  -0.038|   -0.038|  -0.038|   -0.038|   89.36%|   0:00:00.0| 2746.0M|av_func_mode_max|  default| out_value                        |
[11/28 14:26:08    759s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:26:08    759s] 
[11/28 14:26:08    759s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2746.0M) ***
[11/28 14:26:08    759s] 
[11/28 14:26:08    759s] *** Finished Optimize Step Cumulative (cpu=0:00:05.3 real=0:00:05.0 mem=2746.0M) ***
[11/28 14:26:08    759s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.038|-0.038|
|reg2reg   | 0.064| 0.000|
|HEPG      | 0.064| 0.000|
|All Paths |-0.038|-0.038|
+----------+------+------+

[11/28 14:26:08    759s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.064ns TNS 0.000ns; HEPG WNS 0.064ns TNS 0.000ns; all paths WNS -0.038ns TNS -0.038ns; Real time 0:01:12
[11/28 14:26:08    759s] ** GigaOpt Optimizer WNS Slack -0.038 TNS Slack -0.038 Density 89.36
[11/28 14:26:08    759s] Placement Snapshot: Density distribution:
[11/28 14:26:08    759s] [1.00 -  +++]: 0 (0.00%)
[11/28 14:26:08    759s] [0.95 - 1.00]: 0 (0.00%)
[11/28 14:26:08    759s] [0.90 - 0.95]: 0 (0.00%)
[11/28 14:26:08    759s] [0.85 - 0.90]: 0 (0.00%)
[11/28 14:26:08    759s] [0.80 - 0.85]: 0 (0.00%)
[11/28 14:26:08    759s] [0.75 - 0.80]: 0 (0.00%)
[11/28 14:26:08    759s] [0.70 - 0.75]: 0 (0.00%)
[11/28 14:26:08    759s] [0.65 - 0.70]: 0 (0.00%)
[11/28 14:26:08    759s] [0.60 - 0.65]: 0 (0.00%)
[11/28 14:26:08    759s] [0.55 - 0.60]: 0 (0.00%)
[11/28 14:26:08    759s] [0.50 - 0.55]: 0 (0.00%)
[11/28 14:26:08    759s] [0.45 - 0.50]: 0 (0.00%)
[11/28 14:26:08    759s] [0.40 - 0.45]: 1 (0.32%)
[11/28 14:26:08    759s] [0.35 - 0.40]: 2 (0.64%)
[11/28 14:26:08    759s] [0.30 - 0.35]: 1 (0.32%)
[11/28 14:26:08    759s] [0.25 - 0.30]: 3 (0.96%)
[11/28 14:26:08    759s] [0.20 - 0.25]: 21 (6.71%)
[11/28 14:26:08    759s] [0.15 - 0.20]: 65 (20.77%)
[11/28 14:26:08    759s] [0.10 - 0.15]: 139 (44.41%)
[11/28 14:26:08    759s] [0.05 - 0.10]: 77 (24.60%)
[11/28 14:26:08    759s] [0.00 - 0.05]: 4 (1.28%)
[11/28 14:26:08    759s] Begin: Area Reclaim Optimization
[11/28 14:26:08    759s] *** AreaOpt #6 [begin] : totSession cpu/real = 0:12:40.0/0:25:02.9 (0.5), mem = 2746.0M
[11/28 14:26:08    759s] Usable buffer cells for single buffer setup transform:
[11/28 14:26:08    759s] BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK 
[11/28 14:26:08    759s] Number of usable buffer cells above: 14
[11/28 14:26:08    760s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2746.0M
[11/28 14:26:08    760s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2746.0M
[11/28 14:26:08    760s] Reclaim Optimization WNS Slack -0.038  TNS Slack -0.038 Density 89.36
[11/28 14:26:08    760s] +---------+---------+--------+--------+------------+--------+
[11/28 14:26:08    760s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/28 14:26:08    760s] +---------+---------+--------+--------+------------+--------+
[11/28 14:26:08    760s] |   89.36%|        -|  -0.038|  -0.038|   0:00:00.0| 2746.0M|
[11/28 14:26:08    760s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/28 14:26:10    762s] |   89.13%|       76|  -0.038|  -0.038|   0:00:02.0| 2746.0M|
[11/28 14:26:21    773s] |   88.42%|      466|  -0.038|  -0.038|   0:00:11.0| 2746.0M|
[11/28 14:26:22    774s] |   88.41%|       21|  -0.038|  -0.038|   0:00:01.0| 2746.0M|
[11/28 14:26:22    774s] |   88.41%|        0|  -0.038|  -0.038|   0:00:00.0| 2746.0M|
[11/28 14:26:22    774s] +---------+---------+--------+--------+------------+--------+
[11/28 14:26:22    774s] Reclaim Optimization End WNS Slack -0.038  TNS Slack -0.038 Density 88.41
[11/28 14:26:22    774s] 
[11/28 14:26:22    774s] ** Summary: Restruct = 0 Buffer Deletion = 64 Declone = 12 Resize = 456 **
[11/28 14:26:22    774s] --------------------------------------------------------------
[11/28 14:26:22    774s] |                                   | Total     | Sequential |
[11/28 14:26:22    774s] --------------------------------------------------------------
[11/28 14:26:22    774s] | Num insts resized                 |     437  |       0    |
[11/28 14:26:22    774s] | Num insts undone                  |      29  |       0    |
[11/28 14:26:22    774s] | Num insts Downsized               |     437  |       0    |
[11/28 14:26:22    774s] | Num insts Samesized               |       0  |       0    |
[11/28 14:26:22    774s] | Num insts Upsized                 |       0  |       0    |
[11/28 14:26:22    774s] | Num multiple commits+uncommits    |      23  |       -    |
[11/28 14:26:22    774s] --------------------------------------------------------------
[11/28 14:26:22    774s] Bottom Preferred Layer:
[11/28 14:26:22    774s] +---------------+------------+----------+
[11/28 14:26:22    774s] |     Layer     |    CLK     |   Rule   |
[11/28 14:26:22    774s] +---------------+------------+----------+
[11/28 14:26:22    774s] | metal3 (z=3)  |         85 | default  |
[11/28 14:26:22    774s] +---------------+------------+----------+
[11/28 14:26:22    774s] Via Pillar Rule:
[11/28 14:26:22    774s]     None
[11/28 14:26:22    774s] End: Core Area Reclaim Optimization (cpu = 0:00:14.4) (real = 0:00:14.0) **
[11/28 14:26:22    774s] *** AreaOpt #6 [finish] : cpu/real = 0:00:14.4/0:00:14.5 (1.0), totSession cpu/real = 0:12:54.4/0:25:17.4 (0.5), mem = 2746.0M
[11/28 14:26:22    774s] 
[11/28 14:26:22    774s] =============================================================================================
[11/28 14:26:22    774s]  Step TAT Report for AreaOpt #6                                                 20.15-s105_1
[11/28 14:26:22    774s] =============================================================================================
[11/28 14:26:22    774s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:26:22    774s] ---------------------------------------------------------------------------------------------
[11/28 14:26:22    774s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:26:22    774s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:26:22    774s] [ OptSingleIteration     ]      4   0:00:00.2  (   1.2 % )     0:00:14.0 /  0:00:14.0    1.0
[11/28 14:26:22    774s] [ OptGetWeight           ]    238   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.9
[11/28 14:26:22    774s] [ OptEval                ]    238   0:00:03.4  (  23.2 % )     0:00:03.4 /  0:00:03.3    1.0
[11/28 14:26:22    774s] [ OptCommit              ]    238   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.2
[11/28 14:26:22    774s] [ IncrTimingUpdate       ]    105   0:00:07.2  (  50.0 % )     0:00:07.2 /  0:00:07.2    1.0
[11/28 14:26:22    774s] [ PostCommitDelayUpdate  ]    258   0:00:00.4  (   2.4 % )     0:00:03.0 /  0:00:03.1    1.0
[11/28 14:26:22    774s] [ IncrDelayCalc          ]    479   0:00:02.7  (  18.6 % )     0:00:02.7 /  0:00:02.8    1.0
[11/28 14:26:22    774s] [ MISC                   ]          0:00:00.4  (   2.5 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:26:22    774s] ---------------------------------------------------------------------------------------------
[11/28 14:26:22    774s]  AreaOpt #6 TOTAL                   0:00:14.5  ( 100.0 % )     0:00:14.5 /  0:00:14.4    1.0
[11/28 14:26:22    774s] ---------------------------------------------------------------------------------------------
[11/28 14:26:22    774s] 
[11/28 14:26:22    774s] End: Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=2654.04M, totSessionCpu=0:12:54).
[11/28 14:26:22    774s] Placement Snapshot: Density distribution:
[11/28 14:26:22    774s] [1.00 -  +++]: 0 (0.00%)
[11/28 14:26:22    774s] [0.95 - 1.00]: 0 (0.00%)
[11/28 14:26:22    774s] [0.90 - 0.95]: 0 (0.00%)
[11/28 14:26:22    774s] [0.85 - 0.90]: 0 (0.00%)
[11/28 14:26:22    774s] [0.80 - 0.85]: 0 (0.00%)
[11/28 14:26:22    774s] [0.75 - 0.80]: 0 (0.00%)
[11/28 14:26:22    774s] [0.70 - 0.75]: 0 (0.00%)
[11/28 14:26:22    774s] [0.65 - 0.70]: 0 (0.00%)
[11/28 14:26:22    774s] [0.60 - 0.65]: 0 (0.00%)
[11/28 14:26:22    774s] [0.55 - 0.60]: 0 (0.00%)
[11/28 14:26:22    774s] [0.50 - 0.55]: 0 (0.00%)
[11/28 14:26:22    774s] [0.45 - 0.50]: 0 (0.00%)
[11/28 14:26:22    774s] [0.40 - 0.45]: 1 (0.32%)
[11/28 14:26:22    774s] [0.35 - 0.40]: 2 (0.64%)
[11/28 14:26:22    774s] [0.30 - 0.35]: 1 (0.32%)
[11/28 14:26:22    774s] [0.25 - 0.30]: 8 (2.56%)
[11/28 14:26:22    774s] [0.20 - 0.25]: 23 (7.35%)
[11/28 14:26:22    774s] [0.15 - 0.20]: 71 (22.68%)
[11/28 14:26:22    774s] [0.10 - 0.15]: 138 (44.09%)
[11/28 14:26:22    774s] [0.05 - 0.10]: 67 (21.41%)
[11/28 14:26:22    774s] [0.00 - 0.05]: 2 (0.64%)
[11/28 14:26:22    774s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.231283.4
[11/28 14:26:22    774s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2654.0M
[11/28 14:26:22    774s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.082, MEM:2651.0M
[11/28 14:26:22    774s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2651.0M
[11/28 14:26:22    774s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2651.0M
[11/28 14:26:22    774s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2651.0M
[11/28 14:26:22    774s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:2651.0M
[11/28 14:26:22    774s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2651.0M
[11/28 14:26:22    774s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2651.0M
[11/28 14:26:22    774s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.034, MEM:2651.0M
[11/28 14:26:22    774s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.034, MEM:2651.0M
[11/28 14:26:22    774s] TDRefine: refinePlace mode is spiral
[11/28 14:26:22    774s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.231283.12
[11/28 14:26:22    774s] OPERPROF: Starting RefinePlace at level 1, MEM:2651.0M
[11/28 14:26:22    774s] *** Starting refinePlace (0:12:55 mem=2651.0M) ***
[11/28 14:26:22    774s] Total net bbox length = 1.604e+06 (7.929e+05 8.109e+05) (ext = 1.744e+04)
[11/28 14:26:22    774s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:26:22    774s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2651.0M
[11/28 14:26:22    774s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2651.0M
[11/28 14:26:22    774s] 
[11/28 14:26:22    774s] Starting Small incrNP...
[11/28 14:26:22    774s] User Input Parameters:
[11/28 14:26:22    774s] - Congestion Driven    : Off
[11/28 14:26:22    774s] - Timing Driven        : Off
[11/28 14:26:22    774s] - Area-Violation Based : Off
[11/28 14:26:22    774s] - Start Rollback Level : -5
[11/28 14:26:22    774s] - Legalized            : On
[11/28 14:26:22    774s] - Window Based         : Off
[11/28 14:26:22    774s] - eDen incr mode       : Off
[11/28 14:26:22    774s] - Small incr mode      : On
[11/28 14:26:22    774s] 
[11/28 14:26:22    774s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2651.0M
[11/28 14:26:22    774s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2651.0M
[11/28 14:26:22    774s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.004, MEM:2651.0M
[11/28 14:26:22    774s] default core: bins with density > 0.750 = 75.90 % ( 274 / 361 )
[11/28 14:26:22    774s] Density distribution unevenness ratio = 2.583%
[11/28 14:26:22    774s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.005, MEM:2651.0M
[11/28 14:26:22    774s] cost 1.009877, thresh 1.000000
[11/28 14:26:22    774s] OPERPROF:   Starting spMPad at level 2, MEM:2651.0M
[11/28 14:26:22    774s] OPERPROF:     Starting spContextMPad at level 3, MEM:2651.0M
[11/28 14:26:22    774s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2651.0M
[11/28 14:26:22    774s] MP Top (21846): mp=1.050. U=0.883.
[11/28 14:26:22    774s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.003, MEM:2651.0M
[11/28 14:26:22    774s] MPU (21846) 0.883 -> 0.928
[11/28 14:26:22    774s] incrNP th 1.000, 0.100
[11/28 14:26:22    774s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[11/28 14:26:22    774s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2651.0M
[11/28 14:26:22    774s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2651.0M
[11/28 14:26:22    774s] no activity file in design. spp won't run.
[11/28 14:26:22    774s] [spp] 0
[11/28 14:26:22    774s] [adp] 0:1:1:3
[11/28 14:26:22    774s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.010, REAL:0.005, MEM:2651.0M
[11/28 14:26:22    774s] SP #FI/SF FL/PI 83/9880 10881/1085
[11/28 14:26:22    774s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.010, REAL:0.009, MEM:2651.0M
[11/28 14:26:22    774s] NP #FI/FS/SF FL/PI: 9966/51/9880 11966/1085
[11/28 14:26:22    774s] no activity file in design. spp won't run.
[11/28 14:26:23    774s] RPlace IncrNP: Rollback Lev = -3
[11/28 14:26:23    774s] OPERPROF:   Starting npPlace at level 2, MEM:2657.0M
[11/28 14:26:23    774s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/28 14:26:23    774s] No instances found in the vector
[11/28 14:26:23    774s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2661.0M, DRC: 0)
[11/28 14:26:23    774s] 0 (out of 0) MH cells were successfully legalized.
[11/28 14:26:24    776s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/28 14:26:24    776s] No instances found in the vector
[11/28 14:26:24    776s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2665.4M, DRC: 0)
[11/28 14:26:24    776s] 0 (out of 0) MH cells were successfully legalized.
[11/28 14:26:25    777s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[11/28 14:26:25    777s] No instances found in the vector
[11/28 14:26:25    777s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2665.4M, DRC: 0)
[11/28 14:26:25    777s] 0 (out of 0) MH cells were successfully legalized.
[11/28 14:26:26    778s] OPERPROF:   Finished npPlace at level 2, CPU:3.880, REAL:3.881, MEM:2665.4M
[11/28 14:26:26    778s] no activity file in design. spp won't run.
[11/28 14:26:26    778s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2665.4M
[11/28 14:26:26    778s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2665.4M
[11/28 14:26:26    778s] 
[11/28 14:26:26    778s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2665.4M
[11/28 14:26:26    778s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2665.4M
[11/28 14:26:26    778s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.003, MEM:2665.4M
[11/28 14:26:26    778s] default core: bins with density > 0.750 = 77.29 % ( 279 / 361 )
[11/28 14:26:26    778s] Density distribution unevenness ratio = 2.411%
[11/28 14:26:26    778s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.006, MEM:2665.4M
[11/28 14:26:26    778s] RPlace postIncrNP: Density = 1.009877 -> 1.013580.
[11/28 14:26:26    778s] RPlace postIncrNP Info: Density distribution changes:
[11/28 14:26:26    778s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[11/28 14:26:26    778s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[11/28 14:26:26    778s] [1.00 - 1.05] :	 1 (0.28%) -> 4 (1.11%)
[11/28 14:26:26    778s] [0.95 - 1.00] :	 34 (9.42%) -> 27 (7.48%)
[11/28 14:26:26    778s] [0.90 - 0.95] :	 109 (30.19%) -> 117 (32.41%)
[11/28 14:26:26    778s] [0.85 - 0.90] :	 101 (27.98%) -> 99 (27.42%)
[11/28 14:26:26    778s] [0.80 - 0.85] :	 39 (10.80%) -> 43 (11.91%)
[11/28 14:26:26    778s] Move report: incrNP moves 11393 insts, mean move: 7.80 um, max move: 135.86 um 
[11/28 14:26:26    778s] 	Max move on inst (CORE/FE_RC_47_0): (436.48, 1077.44) --> (305.66, 1072.40)
[11/28 14:26:26    778s] Finished incrNP (cpu=0:00:04.0, real=0:00:04.0, mem=2665.4M)
[11/28 14:26:26    778s] End of Small incrNP (cpu=0:00:04.0, real=0:00:04.0)
[11/28 14:26:26    778s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2665.4M
[11/28 14:26:26    778s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2665.4M
[11/28 14:26:26    778s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2665.4M
[11/28 14:26:26    778s] Starting refinePlace ...
[11/28 14:26:26    778s] Rule aware DDP is turned off due to no Spiral.
[11/28 14:26:27    778s] ** Cut row section cpu time 0:00:00.0.
[11/28 14:26:27    778s]    Spread Effort: high, standalone mode, useDDP on.
[11/28 14:26:27    778s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=2665.4MB) @(0:12:59 - 0:12:59).
[11/28 14:26:27    778s] Move report: preRPlace moves 7106 insts, mean move: 1.90 um, max move: 25.74 um 
[11/28 14:26:27    778s] 	Max move on inst (CORE/m2_DO_reg_0_): (572.26, 351.68) --> (566.68, 331.52)
[11/28 14:26:27    778s] 	Length: 17 sites, height: 1 rows, site name: core_5040, cell type: QDFFS
[11/28 14:26:27    778s] Move report: Detail placement moves 7106 insts, mean move: 1.90 um, max move: 25.74 um 
[11/28 14:26:27    778s] 	Max move on inst (CORE/m2_DO_reg_0_): (572.26, 351.68) --> (566.68, 331.52)
[11/28 14:26:27    778s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2665.4MB
[11/28 14:26:27    778s] Statistics of distance of Instance movement in refine placement:
[11/28 14:26:27    778s]   maximum (X+Y) =       135.86 um
[11/28 14:26:27    778s]   inst (CORE/FE_RC_47_0) with max move: (436.48, 1077.44) -> (305.66, 1072.4)
[11/28 14:26:27    778s]   mean    (X+Y) =         7.84 um
[11/28 14:26:27    778s] Total instances flipped for legalization: 494
[11/28 14:26:27    778s] Summary Report:
[11/28 14:26:27    778s] Instances move: 11735 (out of 21846 movable)
[11/28 14:26:27    778s] Instances flipped: 494
[11/28 14:26:27    778s] Mean displacement: 7.84 um
[11/28 14:26:27    778s] Max displacement: 135.86 um (Instance: CORE/FE_RC_47_0) (436.48, 1077.44) -> (305.66, 1072.4)
[11/28 14:26:27    778s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/28 14:26:27    778s] Total instances moved : 11735
[11/28 14:26:27    778s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.120, REAL:0.112, MEM:2665.4M
[11/28 14:26:27    778s] Total net bbox length = 1.621e+06 (8.114e+05 8.092e+05) (ext = 1.744e+04)
[11/28 14:26:27    778s] Runtime: CPU: 0:00:04.2 REAL: 0:00:05.0 MEM: 2665.4MB
[11/28 14:26:27    778s] [CPU] RefinePlace/total (cpu=0:00:04.2, real=0:00:05.0, mem=2665.4MB) @(0:12:55 - 0:12:59).
[11/28 14:26:27    778s] *** Finished refinePlace (0:12:59 mem=2665.4M) ***
[11/28 14:26:27    778s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.231283.12
[11/28 14:26:27    778s] OPERPROF: Finished RefinePlace at level 1, CPU:4.170, REAL:4.183, MEM:2665.4M
[11/28 14:26:27    778s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2665.4M
[11/28 14:26:27    778s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.038, MEM:2653.4M
[11/28 14:26:27    778s] *** maximum move = 135.86 um ***
[11/28 14:26:27    778s] *** Finished re-routing un-routed nets (2653.4M) ***
[11/28 14:26:27    779s] OPERPROF: Starting DPlace-Init at level 1, MEM:2653.4M
[11/28 14:26:27    779s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2653.4M
[11/28 14:26:27    779s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2653.4M
[11/28 14:26:27    779s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2653.4M
[11/28 14:26:27    779s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2653.4M
[11/28 14:26:27    779s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.026, MEM:2653.4M
[11/28 14:26:27    779s] 
[11/28 14:26:27    779s] *** Finish Physical Update (cpu=0:00:04.8 real=0:00:05.0 mem=2653.4M) ***
[11/28 14:26:27    779s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.231283.4
[11/28 14:26:27    779s] ** GigaOpt Optimizer WNS Slack -0.038 TNS Slack -0.038 Density 88.41
[11/28 14:26:27    779s] Optimizer WNS Pass 1
[11/28 14:26:27    779s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.038|-0.038|
|reg2reg   | 0.061| 0.000|
|HEPG      | 0.061| 0.000|
|All Paths |-0.038|-0.038|
+----------+------+------+

[11/28 14:26:27    779s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS 0.061ns TNS 0.000ns; HEPG WNS 0.061ns TNS 0.000ns; all paths WNS -0.038ns TNS -0.038ns; Real time 0:01:31
[11/28 14:26:27    779s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2653.4M
[11/28 14:26:27    779s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2653.4M
[11/28 14:26:27    779s] Active Path Group: default 
[11/28 14:26:27    779s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:26:27    779s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/28 14:26:27    779s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:26:27    779s] |  -0.038|   -0.038|  -0.038|   -0.038|   88.41%|   0:00:00.0| 2653.4M|av_func_mode_max|  default| out_value                        |
[11/28 14:26:28    779s] Starting generalSmallTnsOpt
[11/28 14:26:28    779s] Ending generalSmallTnsOpt End
[11/28 14:26:28    779s] |  -0.038|   -0.038|  -0.038|   -0.038|   88.41%|   0:00:01.0| 2653.4M|av_func_mode_max|  default| out_value                        |
[11/28 14:26:28    779s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:26:28    779s] 
[11/28 14:26:28    779s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=2653.4M) ***
[11/28 14:26:28    779s] 
[11/28 14:26:28    779s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:01.0 mem=2653.4M) ***
[11/28 14:26:28    779s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.038|-0.038|
|reg2reg   | 0.061| 0.000|
|HEPG      | 0.061| 0.000|
|All Paths |-0.038|-0.038|
+----------+------+------+

[11/28 14:26:28    779s] CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS 0.061ns TNS 0.000ns; HEPG WNS 0.061ns TNS 0.000ns; all paths WNS -0.038ns TNS -0.038ns; Real time 0:01:32
[11/28 14:26:28    779s] ** GigaOpt Optimizer WNS Slack -0.038 TNS Slack -0.038 Density 88.41
[11/28 14:26:28    779s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.231283.5
[11/28 14:26:28    779s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2653.4M
[11/28 14:26:28    779s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.046, MEM:2653.4M
[11/28 14:26:28    779s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2653.4M
[11/28 14:26:28    779s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2653.4M
[11/28 14:26:28    779s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2653.4M
[11/28 14:26:28    779s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:2653.4M
[11/28 14:26:28    779s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2653.4M
[11/28 14:26:28    779s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2653.4M
[11/28 14:26:28    779s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.032, MEM:2653.4M
[11/28 14:26:28    779s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.032, MEM:2653.4M
[11/28 14:26:28    779s] TDRefine: refinePlace mode is spiral
[11/28 14:26:28    779s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.231283.13
[11/28 14:26:28    779s] OPERPROF: Starting RefinePlace at level 1, MEM:2653.4M
[11/28 14:26:28    779s] *** Starting refinePlace (0:13:00 mem=2653.4M) ***
[11/28 14:26:28    779s] Total net bbox length = 1.621e+06 (8.114e+05 8.092e+05) (ext = 1.744e+04)
[11/28 14:26:28    779s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:26:28    779s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2653.4M
[11/28 14:26:28    779s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2653.4M
[11/28 14:26:28    779s] 
[11/28 14:26:28    779s] Starting Small incrNP...
[11/28 14:26:28    779s] User Input Parameters:
[11/28 14:26:28    779s] - Congestion Driven    : Off
[11/28 14:26:28    779s] - Timing Driven        : Off
[11/28 14:26:28    779s] - Area-Violation Based : Off
[11/28 14:26:28    779s] - Start Rollback Level : -5
[11/28 14:26:28    779s] - Legalized            : On
[11/28 14:26:28    779s] - Window Based         : Off
[11/28 14:26:28    779s] - eDen incr mode       : Off
[11/28 14:26:28    779s] - Small incr mode      : On
[11/28 14:26:28    779s] 
[11/28 14:26:28    779s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2653.4M
[11/28 14:26:28    779s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2653.4M
[11/28 14:26:28    779s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.004, MEM:2653.4M
[11/28 14:26:28    779s] default core: bins with density > 0.750 = 76.73 % ( 277 / 361 )
[11/28 14:26:28    779s] Density distribution unevenness ratio = 2.388%
[11/28 14:26:28    779s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.006, MEM:2653.4M
[11/28 14:26:28    779s] cost 1.000000, thresh 1.000000
[11/28 14:26:28    779s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2653.4M)
[11/28 14:26:28    779s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/28 14:26:28    779s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2653.4M
[11/28 14:26:28    779s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2653.4M
[11/28 14:26:28    779s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2653.4M
[11/28 14:26:28    779s] Starting refinePlace ...
[11/28 14:26:28    779s] One DDP V2 for no tweak run.
[11/28 14:26:28    779s]   Spread Effort: high, standalone mode, useDDP on.
[11/28 14:26:28    779s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2656.4MB) @(0:13:00 - 0:13:00).
[11/28 14:26:28    779s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:26:28    779s] wireLenOptFixPriorityInst 2663 inst fixed
[11/28 14:26:28    779s] 
[11/28 14:26:28    779s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/28 14:26:28    780s] Move report: legalization moves 24 insts, mean move: 3.17 um, max move: 10.62 um spiral
[11/28 14:26:28    780s] 	Max move on inst (CORE/U16392): (936.20, 694.40) --> (930.62, 699.44)
[11/28 14:26:28    780s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2659.4MB) @(0:13:00 - 0:13:00).
[11/28 14:26:28    780s] Move report: Detail placement moves 24 insts, mean move: 3.17 um, max move: 10.62 um 
[11/28 14:26:28    780s] 	Max move on inst (CORE/U16392): (936.20, 694.40) --> (930.62, 699.44)
[11/28 14:26:28    780s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2659.4MB
[11/28 14:26:28    780s] Statistics of distance of Instance movement in refine placement:
[11/28 14:26:28    780s]   maximum (X+Y) =        10.62 um
[11/28 14:26:28    780s]   inst (CORE/U16392) with max move: (936.2, 694.4) -> (930.62, 699.44)
[11/28 14:26:28    780s]   mean    (X+Y) =         3.17 um
[11/28 14:26:28    780s] Total instances flipped for legalization: 6127
[11/28 14:26:28    780s] Summary Report:
[11/28 14:26:28    780s] Instances move: 24 (out of 21846 movable)
[11/28 14:26:28    780s] Instances flipped: 6127
[11/28 14:26:28    780s] Mean displacement: 3.17 um
[11/28 14:26:28    780s] Max displacement: 10.62 um (Instance: CORE/U16392) (936.2, 694.4) -> (930.62, 699.44)
[11/28 14:26:28    780s] 	Length: 7 sites, height: 1 rows, site name: core_5040, cell type: MUX2S
[11/28 14:26:28    780s] Total instances moved : 24
[11/28 14:26:28    780s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.240, REAL:0.247, MEM:2659.4M
[11/28 14:26:28    780s] Total net bbox length = 1.621e+06 (8.114e+05 8.100e+05) (ext = 1.744e+04)
[11/28 14:26:28    780s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2659.4MB
[11/28 14:26:28    780s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2659.4MB) @(0:13:00 - 0:13:00).
[11/28 14:26:28    780s] *** Finished refinePlace (0:13:00 mem=2659.4M) ***
[11/28 14:26:28    780s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.231283.13
[11/28 14:26:28    780s] OPERPROF: Finished RefinePlace at level 1, CPU:0.300, REAL:0.290, MEM:2659.4M
[11/28 14:26:28    780s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2659.4M
[11/28 14:26:28    780s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.036, MEM:2653.4M
[11/28 14:26:28    780s] *** maximum move = 10.62 um ***
[11/28 14:26:28    780s] *** Finished re-routing un-routed nets (2653.4M) ***
[11/28 14:26:28    780s] OPERPROF: Starting DPlace-Init at level 1, MEM:2653.4M
[11/28 14:26:28    780s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2653.4M
[11/28 14:26:28    780s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2653.4M
[11/28 14:26:28    780s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2653.4M
[11/28 14:26:28    780s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2653.4M
[11/28 14:26:28    780s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:2653.4M
[11/28 14:26:28    780s] 
[11/28 14:26:28    780s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2653.4M) ***
[11/28 14:26:28    780s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.231283.5
[11/28 14:26:28    780s] ** GigaOpt Optimizer WNS Slack -0.038 TNS Slack -0.038 Density 88.41
[11/28 14:26:28    780s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.038|-0.038|
|reg2reg   | 0.051| 0.000|
|HEPG      | 0.051| 0.000|
|All Paths |-0.038|-0.038|
+----------+------+------+

[11/28 14:26:28    780s] Bottom Preferred Layer:
[11/28 14:26:28    780s] +---------------+------------+----------+
[11/28 14:26:28    780s] |     Layer     |    CLK     |   Rule   |
[11/28 14:26:28    780s] +---------------+------------+----------+
[11/28 14:26:28    780s] | metal3 (z=3)  |         85 | default  |
[11/28 14:26:28    780s] +---------------+------------+----------+
[11/28 14:26:28    780s] Via Pillar Rule:
[11/28 14:26:28    780s]     None
[11/28 14:26:28    780s] 
[11/28 14:26:28    780s] *** Finish post-CTS Setup Fixing (cpu=0:00:26.1 real=0:00:26.0 mem=2653.4M) ***
[11/28 14:26:28    780s] 
[11/28 14:26:28    780s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.231283.3
[11/28 14:26:28    780s] Total-nets :: 24501, Stn-nets :: 526, ratio :: 2.14685 %
[11/28 14:26:28    780s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2634.3M
[11/28 14:26:28    780s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.039, MEM:2591.3M
[11/28 14:26:28    780s] TotalInstCnt at PhyDesignMc Destruction: 21,929
[11/28 14:26:28    780s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.13
[11/28 14:26:28    780s] *** WnsOpt #2 [finish] : cpu/real = 0:00:28.6/0:00:28.6 (1.0), totSession cpu/real = 0:13:00.5/0:25:23.5 (0.5), mem = 2591.3M
[11/28 14:26:28    780s] 
[11/28 14:26:28    780s] =============================================================================================
[11/28 14:26:28    780s]  Step TAT Report for WnsOpt #2                                                  20.15-s105_1
[11/28 14:26:28    780s] =============================================================================================
[11/28 14:26:28    780s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:26:28    780s] ---------------------------------------------------------------------------------------------
[11/28 14:26:28    780s] [ AreaOpt                ]      1   0:00:14.5  (  50.5 % )     0:00:14.5 /  0:00:14.4    1.0
[11/28 14:26:28    780s] [ RefinePlace            ]      2   0:00:05.4  (  19.0 % )     0:00:05.4 /  0:00:05.4    1.0
[11/28 14:26:28    780s] [ SlackTraversorInit     ]      3   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:26:28    780s] [ LibAnalyzerInit        ]      1   0:00:01.4  (   4.7 % )     0:00:01.4 /  0:00:01.4    1.0
[11/28 14:26:28    780s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:26:28    780s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:26:28    780s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:01.4 /  0:00:01.4    1.0
[11/28 14:26:28    780s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:26:28    780s] [ TransformInit          ]      1   0:00:00.8  (   2.9 % )     0:00:00.8 /  0:00:00.8    1.0
[11/28 14:26:28    780s] [ OptimizationStep       ]      3   0:00:00.2  (   0.6 % )     0:00:05.4 /  0:00:05.5    1.0
[11/28 14:26:28    780s] [ SmallTnsOpt            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:26:28    780s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.1 % )     0:00:05.3 /  0:00:05.3    1.0
[11/28 14:26:28    780s] [ OptGetWeight           ]     17   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.1    1.0
[11/28 14:26:28    780s] [ OptEval                ]     17   0:00:03.0  (  10.6 % )     0:00:03.0 /  0:00:03.0    1.0
[11/28 14:26:28    780s] [ OptCommit              ]     17   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[11/28 14:26:28    780s] [ IncrTimingUpdate       ]     19   0:00:01.2  (   4.3 % )     0:00:01.2 /  0:00:01.2    1.0
[11/28 14:26:28    780s] [ PostCommitDelayUpdate  ]     17   0:00:00.1  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.1
[11/28 14:26:28    780s] [ IncrDelayCalc          ]     42   0:00:00.6  (   2.2 % )     0:00:00.6 /  0:00:00.7    1.1
[11/28 14:26:28    780s] [ SetupOptGetWorkingSet  ]     43   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.8
[11/28 14:26:28    780s] [ SetupOptGetActiveNode  ]     43   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:26:28    780s] [ SetupOptSlackGraph     ]     17   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[11/28 14:26:28    780s] [ MISC                   ]          0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:26:28    780s] ---------------------------------------------------------------------------------------------
[11/28 14:26:28    780s]  WnsOpt #2 TOTAL                    0:00:28.6  ( 100.0 % )     0:00:28.6 /  0:00:28.6    1.0
[11/28 14:26:28    780s] ---------------------------------------------------------------------------------------------
[11/28 14:26:28    780s] 
[11/28 14:26:28    780s] End: GigaOpt Optimization in WNS mode
[11/28 14:26:28    780s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 14:26:28    780s] Deleting Lib Analyzer.
[11/28 14:26:28    780s] Begin: GigaOpt Optimization in TNS mode
[11/28 14:26:28    780s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[11/28 14:26:28    780s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:26:28    780s] Info: 27 io nets excluded
[11/28 14:26:28    780s] Info: 84 nets with fixed/cover wires excluded.
[11/28 14:26:28    780s] Info: 85 clock nets excluded from IPO operation.
[11/28 14:26:28    780s] *** TnsOpt #2 [begin] : totSession cpu/real = 0:13:00.6/0:25:23.6 (0.5), mem = 2591.3M
[11/28 14:26:28    780s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.14
[11/28 14:26:28    780s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:26:28    780s] ### Creating PhyDesignMc. totSessionCpu=0:13:01 mem=2591.3M
[11/28 14:26:28    780s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:26:28    780s] OPERPROF: Starting DPlace-Init at level 1, MEM:2591.3M
[11/28 14:26:28    780s] z: 2, totalTracks: 1
[11/28 14:26:28    780s] z: 4, totalTracks: 1
[11/28 14:26:28    780s] z: 6, totalTracks: 1
[11/28 14:26:28    780s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:26:28    780s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2591.3M
[11/28 14:26:28    780s] 
[11/28 14:26:28    780s] Skipping Bad Lib Cell Checking (CMU) !
[11/28 14:26:28    780s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:2591.3M
[11/28 14:26:28    780s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2591.3M
[11/28 14:26:28    780s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2591.3M
[11/28 14:26:28    780s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2591.3MB).
[11/28 14:26:28    780s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.026, MEM:2591.3M
[11/28 14:26:29    780s] TotalInstCnt at PhyDesignMc Initialization: 21,929
[11/28 14:26:29    780s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:01 mem=2591.3M
[11/28 14:26:29    780s] ### Creating RouteCongInterface, started
[11/28 14:26:29    780s] 
[11/28 14:26:29    780s] Creating Lib Analyzer ...
[11/28 14:26:29    780s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:26:29    780s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:26:29    780s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:26:29    780s] 
[11/28 14:26:29    780s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:26:30    781s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:02 mem=2593.3M
[11/28 14:26:30    781s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:02 mem=2593.3M
[11/28 14:26:30    781s] Creating Lib Analyzer, finished. 
[11/28 14:26:30    781s] 
[11/28 14:26:30    781s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[11/28 14:26:30    781s] 
[11/28 14:26:30    781s] #optDebug: {0, 1.000}
[11/28 14:26:30    781s] ### Creating RouteCongInterface, finished
[11/28 14:26:30    781s] {MG  {5 0 49.2 0.918509} }
[11/28 14:26:30    781s] ### Creating LA Mngr. totSessionCpu=0:13:02 mem=2593.3M
[11/28 14:26:30    781s] ### Creating LA Mngr, finished. totSessionCpu=0:13:02 mem=2593.3M
[11/28 14:26:30    782s] *info: 27 io nets excluded
[11/28 14:26:30    782s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:26:30    782s] *info: 85 clock nets excluded
[11/28 14:26:30    782s] *info: 84 nets with fixed/cover wires excluded.
[11/28 14:26:30    782s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.231283.4
[11/28 14:26:30    782s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[11/28 14:26:30    782s] ** GigaOpt Optimizer WNS Slack -0.038 TNS Slack -0.038 Density 88.41
[11/28 14:26:30    782s] Optimizer TNS Opt
[11/28 14:26:30    782s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.038|-0.038|
|reg2reg   | 0.051| 0.000|
|HEPG      | 0.051| 0.000|
|All Paths |-0.038|-0.038|
+----------+------+------+

[11/28 14:26:30    782s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS 0.051ns TNS 0.000ns; HEPG WNS 0.051ns TNS 0.000ns; all paths WNS -0.038ns TNS -0.038ns; Real time 0:01:34
[11/28 14:26:30    782s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2612.4M
[11/28 14:26:31    782s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2612.4M
[11/28 14:26:31    782s] Active Path Group: reg2reg  
[11/28 14:26:31    782s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:26:31    782s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/28 14:26:31    782s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:26:31    782s] |   0.051|   -0.038|   0.000|   -0.038|   88.41%|   0:00:00.0| 2612.4M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_1__11_/D         |
[11/28 14:26:32    783s] |   0.067|   -0.038|   0.000|   -0.038|   88.44%|   0:00:01.0| 2691.8M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_3__15_/D         |
[11/28 14:26:32    783s] |   0.067|   -0.038|   0.000|   -0.038|   88.44%|   0:00:00.0| 2691.8M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_3__15_/D         |
[11/28 14:26:32    783s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:26:32    783s] 
[11/28 14:26:32    783s] *** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=2691.8M) ***
[11/28 14:26:32    783s] Active Path Group: default 
[11/28 14:26:32    783s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:26:32    783s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/28 14:26:32    783s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:26:32    783s] |  -0.038|   -0.038|  -0.038|   -0.038|   88.44%|   0:00:00.0| 2691.8M|av_func_mode_max|  default| out_value                        |
[11/28 14:26:32    783s] |  -0.038|   -0.038|  -0.038|   -0.038|   88.44%|   0:00:00.0| 2691.8M|av_func_mode_max|  default| out_value                        |
[11/28 14:26:32    783s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:26:32    783s] 
[11/28 14:26:32    783s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2691.8M) ***
[11/28 14:26:32    783s] 
[11/28 14:26:32    783s] *** Finished Optimize Step Cumulative (cpu=0:00:01.2 real=0:00:01.0 mem=2691.8M) ***
[11/28 14:26:32    783s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.038|-0.038|
|reg2reg   | 0.067| 0.000|
|HEPG      | 0.067| 0.000|
|All Paths |-0.038|-0.038|
+----------+------+------+

[11/28 14:26:32    783s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.067ns TNS 0.000ns; HEPG WNS 0.067ns TNS 0.000ns; all paths WNS -0.038ns TNS -0.038ns; Real time 0:01:36
[11/28 14:26:32    783s] ** GigaOpt Optimizer WNS Slack -0.038 TNS Slack -0.038 Density 88.44
[11/28 14:26:32    783s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.231283.6
[11/28 14:26:32    783s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2691.8M
[11/28 14:26:32    783s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.040, MEM:2691.8M
[11/28 14:26:32    783s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2691.8M
[11/28 14:26:32    783s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2691.8M
[11/28 14:26:32    784s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2691.8M
[11/28 14:26:32    784s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:2691.8M
[11/28 14:26:32    784s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2691.8M
[11/28 14:26:32    784s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2691.8M
[11/28 14:26:32    784s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.028, MEM:2691.8M
[11/28 14:26:32    784s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.028, MEM:2691.8M
[11/28 14:26:32    784s] TDRefine: refinePlace mode is spiral
[11/28 14:26:32    784s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.231283.14
[11/28 14:26:32    784s] OPERPROF: Starting RefinePlace at level 1, MEM:2691.8M
[11/28 14:26:32    784s] *** Starting refinePlace (0:13:04 mem=2691.8M) ***
[11/28 14:26:32    784s] Total net bbox length = 1.621e+06 (8.114e+05 8.101e+05) (ext = 1.744e+04)
[11/28 14:26:32    784s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:26:32    784s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2691.8M
[11/28 14:26:32    784s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2691.8M
[11/28 14:26:32    784s] 
[11/28 14:26:32    784s] Starting Small incrNP...
[11/28 14:26:32    784s] User Input Parameters:
[11/28 14:26:32    784s] - Congestion Driven    : Off
[11/28 14:26:32    784s] - Timing Driven        : Off
[11/28 14:26:32    784s] - Area-Violation Based : Off
[11/28 14:26:32    784s] - Start Rollback Level : -5
[11/28 14:26:32    784s] - Legalized            : On
[11/28 14:26:32    784s] - Window Based         : Off
[11/28 14:26:32    784s] - eDen incr mode       : Off
[11/28 14:26:32    784s] - Small incr mode      : On
[11/28 14:26:32    784s] 
[11/28 14:26:32    784s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2691.8M
[11/28 14:26:32    784s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2691.8M
[11/28 14:26:32    784s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.003, MEM:2691.8M
[11/28 14:26:32    784s] default core: bins with density > 0.750 = 76.73 % ( 277 / 361 )
[11/28 14:26:32    784s] Density distribution unevenness ratio = 2.390%
[11/28 14:26:32    784s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.005, MEM:2691.8M
[11/28 14:26:32    784s] cost 1.000000, thresh 1.000000
[11/28 14:26:32    784s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2691.8M)
[11/28 14:26:32    784s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/28 14:26:32    784s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2691.8M
[11/28 14:26:32    784s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2691.8M
[11/28 14:26:32    784s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2691.8M
[11/28 14:26:32    784s] Starting refinePlace ...
[11/28 14:26:32    784s] One DDP V2 for no tweak run.
[11/28 14:26:32    784s]   Spread Effort: high, standalone mode, useDDP on.
[11/28 14:26:32    784s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2694.8MB) @(0:13:04 - 0:13:04).
[11/28 14:26:32    784s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:26:32    784s] wireLenOptFixPriorityInst 2663 inst fixed
[11/28 14:26:32    784s] 
[11/28 14:26:32    784s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/28 14:26:32    784s] Move report: legalization moves 67 insts, mean move: 5.25 um, max move: 22.64 um spiral
[11/28 14:26:32    784s] 	Max move on inst (CORE/U21591): (400.52, 790.16) --> (398.04, 770.00)
[11/28 14:26:32    784s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2697.9MB) @(0:13:04 - 0:13:04).
[11/28 14:26:32    784s] Move report: Detail placement moves 67 insts, mean move: 5.25 um, max move: 22.64 um 
[11/28 14:26:32    784s] 	Max move on inst (CORE/U21591): (400.52, 790.16) --> (398.04, 770.00)
[11/28 14:26:32    784s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2697.9MB
[11/28 14:26:32    784s] Statistics of distance of Instance movement in refine placement:
[11/28 14:26:32    784s]   maximum (X+Y) =        22.64 um
[11/28 14:26:32    784s]   inst (CORE/U21591) with max move: (400.52, 790.16) -> (398.04, 770)
[11/28 14:26:32    784s]   mean    (X+Y) =         5.25 um
[11/28 14:26:32    784s] Summary Report:
[11/28 14:26:32    784s] Instances move: 67 (out of 21847 movable)
[11/28 14:26:32    784s] Instances flipped: 0
[11/28 14:26:32    784s] Mean displacement: 5.25 um
[11/28 14:26:32    784s] Max displacement: 22.64 um (Instance: CORE/U21591) (400.52, 790.16) -> (398.04, 770)
[11/28 14:26:32    784s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/28 14:26:32    784s] Total instances moved : 67
[11/28 14:26:32    784s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.220, REAL:0.219, MEM:2697.9M
[11/28 14:26:32    784s] Total net bbox length = 1.622e+06 (8.116e+05 8.101e+05) (ext = 1.744e+04)
[11/28 14:26:32    784s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2697.9MB
[11/28 14:26:32    784s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2697.9MB) @(0:13:04 - 0:13:04).
[11/28 14:26:32    784s] *** Finished refinePlace (0:13:04 mem=2697.9M) ***
[11/28 14:26:32    784s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.231283.14
[11/28 14:26:32    784s] OPERPROF: Finished RefinePlace at level 1, CPU:0.260, REAL:0.254, MEM:2697.9M
[11/28 14:26:32    784s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2697.9M
[11/28 14:26:32    784s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.037, MEM:2691.9M
[11/28 14:26:32    784s] *** maximum move = 22.64 um ***
[11/28 14:26:32    784s] *** Finished re-routing un-routed nets (2691.9M) ***
[11/28 14:26:32    784s] OPERPROF: Starting DPlace-Init at level 1, MEM:2691.9M
[11/28 14:26:32    784s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2691.9M
[11/28 14:26:32    784s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:2691.9M
[11/28 14:26:32    784s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2691.9M
[11/28 14:26:32    784s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2691.9M
[11/28 14:26:32    784s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.028, MEM:2691.9M
[11/28 14:26:32    784s] 
[11/28 14:26:32    784s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2691.9M) ***
[11/28 14:26:32    784s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.231283.6
[11/28 14:26:32    784s] ** GigaOpt Optimizer WNS Slack -0.038 TNS Slack -0.038 Density 88.44
[11/28 14:26:32    784s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.038|-0.038|
|reg2reg   | 0.067| 0.000|
|HEPG      | 0.067| 0.000|
|All Paths |-0.038|-0.038|
+----------+------+------+

[11/28 14:26:32    784s] Bottom Preferred Layer:
[11/28 14:26:32    784s] +---------------+------------+----------+
[11/28 14:26:32    784s] |     Layer     |    CLK     |   Rule   |
[11/28 14:26:32    784s] +---------------+------------+----------+
[11/28 14:26:32    784s] | metal3 (z=3)  |         85 | default  |
[11/28 14:26:32    784s] +---------------+------------+----------+
[11/28 14:26:32    784s] Via Pillar Rule:
[11/28 14:26:32    784s]     None
[11/28 14:26:32    784s] 
[11/28 14:26:32    784s] *** Finish post-CTS Setup Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=2691.9M) ***
[11/28 14:26:32    784s] 
[11/28 14:26:32    784s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.231283.4
[11/28 14:26:32    784s] Total-nets :: 24502, Stn-nets :: 550, ratio :: 2.24471 %
[11/28 14:26:32    784s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2672.8M
[11/28 14:26:33    784s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.039, MEM:2591.8M
[11/28 14:26:33    784s] TotalInstCnt at PhyDesignMc Destruction: 21,930
[11/28 14:26:33    784s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.14
[11/28 14:26:33    784s] *** TnsOpt #2 [finish] : cpu/real = 0:00:04.0/0:00:04.1 (1.0), totSession cpu/real = 0:13:04.6/0:25:27.6 (0.5), mem = 2591.8M
[11/28 14:26:33    784s] 
[11/28 14:26:33    784s] =============================================================================================
[11/28 14:26:33    784s]  Step TAT Report for TnsOpt #2                                                  20.15-s105_1
[11/28 14:26:33    784s] =============================================================================================
[11/28 14:26:33    784s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:26:33    784s] ---------------------------------------------------------------------------------------------
[11/28 14:26:33    784s] [ RefinePlace            ]      1   0:00:00.6  (  13.9 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 14:26:33    784s] [ SlackTraversorInit     ]      2   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:26:33    784s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  26.1 % )     0:00:01.1 /  0:00:01.1    1.0
[11/28 14:26:33    784s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:26:33    784s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:26:33    784s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.5 % )     0:00:01.1 /  0:00:01.1    1.0
[11/28 14:26:33    784s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:26:33    784s] [ TransformInit          ]      1   0:00:00.7  (  16.9 % )     0:00:00.7 /  0:00:00.7    1.0
[11/28 14:26:33    784s] [ OptimizationStep       ]      2   0:00:00.1  (   2.5 % )     0:00:01.2 /  0:00:01.2    1.0
[11/28 14:26:33    784s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.1 % )     0:00:01.1 /  0:00:01.1    1.0
[11/28 14:26:33    784s] [ OptGetWeight           ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[11/28 14:26:33    784s] [ OptEval                ]      4   0:00:00.8  (  18.6 % )     0:00:00.8 /  0:00:00.7    1.0
[11/28 14:26:33    784s] [ OptCommit              ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[11/28 14:26:33    784s] [ IncrTimingUpdate       ]      9   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    1.1
[11/28 14:26:33    784s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:26:33    784s] [ IncrDelayCalc          ]     10   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:26:33    784s] [ SetupOptGetWorkingSet  ]     12   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/28 14:26:33    784s] [ SetupOptGetActiveNode  ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:26:33    784s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/28 14:26:33    784s] [ MISC                   ]          0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.2    0.9
[11/28 14:26:33    784s] ---------------------------------------------------------------------------------------------
[11/28 14:26:33    784s]  TnsOpt #2 TOTAL                    0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:04.0    1.0
[11/28 14:26:33    784s] ---------------------------------------------------------------------------------------------
[11/28 14:26:33    784s] 
[11/28 14:26:33    784s] End: GigaOpt Optimization in TNS mode
[11/28 14:26:33    784s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/28 14:26:33    784s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:26:33    784s] Info: 27 io nets excluded
[11/28 14:26:33    784s] Info: 84 nets with fixed/cover wires excluded.
[11/28 14:26:33    784s] Info: 85 clock nets excluded from IPO operation.
[11/28 14:26:33    784s] ### Creating LA Mngr. totSessionCpu=0:13:05 mem=2591.8M
[11/28 14:26:33    784s] ### Creating LA Mngr, finished. totSessionCpu=0:13:05 mem=2591.8M
[11/28 14:26:33    784s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/28 14:26:33    784s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:26:33    784s] ### Creating PhyDesignMc. totSessionCpu=0:13:05 mem=2610.9M
[11/28 14:26:33    784s] OPERPROF: Starting DPlace-Init at level 1, MEM:2610.9M
[11/28 14:26:33    784s] z: 2, totalTracks: 1
[11/28 14:26:33    784s] z: 4, totalTracks: 1
[11/28 14:26:33    784s] z: 6, totalTracks: 1
[11/28 14:26:33    784s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:26:33    784s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2610.9M
[11/28 14:26:33    784s] 
[11/28 14:26:33    784s] Skipping Bad Lib Cell Checking (CMU) !
[11/28 14:26:33    784s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2610.9M
[11/28 14:26:33    784s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2610.9M
[11/28 14:26:33    784s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2610.9M
[11/28 14:26:33    784s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2610.9MB).
[11/28 14:26:33    784s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.025, MEM:2610.9M
[11/28 14:26:33    784s] TotalInstCnt at PhyDesignMc Initialization: 21,930
[11/28 14:26:33    784s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:05 mem=2610.9M
[11/28 14:26:33    784s] Begin: Area Reclaim Optimization
[11/28 14:26:33    784s] *** AreaOpt #7 [begin] : totSession cpu/real = 0:13:04.9/0:25:27.9 (0.5), mem = 2610.9M
[11/28 14:26:33    784s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.15
[11/28 14:26:33    784s] ### Creating RouteCongInterface, started
[11/28 14:26:33    784s] 
[11/28 14:26:33    784s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[11/28 14:26:33    784s] 
[11/28 14:26:33    784s] #optDebug: {0, 1.000}
[11/28 14:26:33    784s] ### Creating RouteCongInterface, finished
[11/28 14:26:33    784s] ### Creating LA Mngr. totSessionCpu=0:13:05 mem=2610.9M
[11/28 14:26:33    784s] ### Creating LA Mngr, finished. totSessionCpu=0:13:05 mem=2610.9M
[11/28 14:26:33    785s] Usable buffer cells for single buffer setup transform:
[11/28 14:26:33    785s] BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK 
[11/28 14:26:33    785s] Number of usable buffer cells above: 14
[11/28 14:26:33    785s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2610.9M
[11/28 14:26:33    785s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2610.9M
[11/28 14:26:33    785s] Reclaim Optimization WNS Slack -0.038  TNS Slack -0.038 Density 88.44
[11/28 14:26:33    785s] +---------+---------+--------+--------+------------+--------+
[11/28 14:26:33    785s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/28 14:26:33    785s] +---------+---------+--------+--------+------------+--------+
[11/28 14:26:33    785s] |   88.44%|        -|  -0.038|  -0.038|   0:00:00.0| 2610.9M|
[11/28 14:26:34    786s] |   88.43%|        2|  -0.038|  -0.038|   0:00:01.0| 2649.0M|
[11/28 14:26:34    786s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/28 14:26:34    786s] |   88.43%|        0|  -0.038|  -0.038|   0:00:00.0| 2649.0M|
[11/28 14:26:36    787s] |   88.43%|        1|  -0.038|  -0.038|   0:00:02.0| 2649.0M|
[11/28 14:26:38    790s] |   88.40%|       37|  -0.038|  -0.038|   0:00:02.0| 2649.0M|
[11/28 14:26:39    790s] |   88.39%|        2|  -0.038|  -0.038|   0:00:01.0| 2649.0M|
[11/28 14:26:39    791s] |   88.39%|        1|  -0.038|  -0.038|   0:00:00.0| 2649.0M|
[11/28 14:26:39    791s] |   88.39%|        0|  -0.038|  -0.038|   0:00:00.0| 2649.0M|
[11/28 14:26:39    791s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/28 14:26:39    791s] |   88.39%|        0|  -0.038|  -0.038|   0:00:00.0| 2649.0M|
[11/28 14:26:39    791s] +---------+---------+--------+--------+------------+--------+
[11/28 14:26:39    791s] Reclaim Optimization End WNS Slack -0.038  TNS Slack -0.038 Density 88.39
[11/28 14:26:39    791s] 
[11/28 14:26:39    791s] ** Summary: Restruct = 2 Buffer Deletion = 1 Declone = 0 Resize = 27 **
[11/28 14:26:39    791s] --------------------------------------------------------------
[11/28 14:26:39    791s] |                                   | Total     | Sequential |
[11/28 14:26:39    791s] --------------------------------------------------------------
[11/28 14:26:39    791s] | Num insts resized                 |      25  |       1    |
[11/28 14:26:39    791s] | Num insts undone                  |      13  |       0    |
[11/28 14:26:39    791s] | Num insts Downsized               |      25  |       1    |
[11/28 14:26:39    791s] | Num insts Samesized               |       0  |       0    |
[11/28 14:26:39    791s] | Num insts Upsized                 |       0  |       0    |
[11/28 14:26:39    791s] | Num multiple commits+uncommits    |       2  |       -    |
[11/28 14:26:39    791s] --------------------------------------------------------------
[11/28 14:26:39    791s] Bottom Preferred Layer:
[11/28 14:26:39    791s] +---------------+------------+----------+
[11/28 14:26:39    791s] |     Layer     |    CLK     |   Rule   |
[11/28 14:26:39    791s] +---------------+------------+----------+
[11/28 14:26:39    791s] | metal3 (z=3)  |         85 | default  |
[11/28 14:26:39    791s] +---------------+------------+----------+
[11/28 14:26:39    791s] Via Pillar Rule:
[11/28 14:26:39    791s]     None
[11/28 14:26:39    791s] End: Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:06.0) **
[11/28 14:26:39    791s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2649.0M
[11/28 14:26:39    791s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.050, MEM:2649.0M
[11/28 14:26:39    791s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2649.0M
[11/28 14:26:39    791s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2649.0M
[11/28 14:26:39    791s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2649.0M
[11/28 14:26:39    791s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.018, MEM:2649.0M
[11/28 14:26:39    791s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2649.0M
[11/28 14:26:39    791s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2649.0M
[11/28 14:26:39    791s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2649.0M
[11/28 14:26:39    791s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2649.0M
[11/28 14:26:39    791s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.032, MEM:2649.0M
[11/28 14:26:39    791s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.032, MEM:2649.0M
[11/28 14:26:39    791s] TDRefine: refinePlace mode is spiral
[11/28 14:26:39    791s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.231283.15
[11/28 14:26:39    791s] OPERPROF: Starting RefinePlace at level 1, MEM:2649.0M
[11/28 14:26:39    791s] *** Starting refinePlace (0:13:11 mem=2649.0M) ***
[11/28 14:26:39    791s] Total net bbox length = 1.621e+06 (8.113e+05 8.101e+05) (ext = 1.744e+04)
[11/28 14:26:39    791s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:26:39    791s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2649.0M
[11/28 14:26:39    791s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2649.0M
[11/28 14:26:39    791s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2649.0M
[11/28 14:26:39    791s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2649.0M
[11/28 14:26:39    791s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2649.0M
[11/28 14:26:39    791s] Starting refinePlace ...
[11/28 14:26:39    791s] One DDP V2 for no tweak run.
[11/28 14:26:39    791s] 
[11/28 14:26:39    791s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/28 14:26:39    791s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/28 14:26:39    791s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2649.0MB) @(0:13:11 - 0:13:12).
[11/28 14:26:39    791s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:26:39    791s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2649.0MB
[11/28 14:26:39    791s] Statistics of distance of Instance movement in refine placement:
[11/28 14:26:39    791s]   maximum (X+Y) =         0.00 um
[11/28 14:26:39    791s]   mean    (X+Y) =         0.00 um
[11/28 14:26:39    791s] Summary Report:
[11/28 14:26:39    791s] Instances move: 0 (out of 21845 movable)
[11/28 14:26:39    791s] Instances flipped: 0
[11/28 14:26:39    791s] Mean displacement: 0.00 um
[11/28 14:26:39    791s] Max displacement: 0.00 um 
[11/28 14:26:39    791s] Total instances moved : 0
[11/28 14:26:39    791s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.190, REAL:0.188, MEM:2649.0M
[11/28 14:26:39    791s] Total net bbox length = 1.621e+06 (8.113e+05 8.101e+05) (ext = 1.744e+04)
[11/28 14:26:39    791s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2649.0MB
[11/28 14:26:39    791s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2649.0MB) @(0:13:11 - 0:13:12).
[11/28 14:26:39    791s] *** Finished refinePlace (0:13:12 mem=2649.0M) ***
[11/28 14:26:39    791s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.231283.15
[11/28 14:26:39    791s] OPERPROF: Finished RefinePlace at level 1, CPU:0.210, REAL:0.220, MEM:2649.0M
[11/28 14:26:40    791s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2649.0M
[11/28 14:26:40    791s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.036, MEM:2649.0M
[11/28 14:26:40    791s] *** maximum move = 0.00 um ***
[11/28 14:26:40    791s] *** Finished re-routing un-routed nets (2649.0M) ***
[11/28 14:26:40    791s] OPERPROF: Starting DPlace-Init at level 1, MEM:2649.0M
[11/28 14:26:40    791s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2649.0M
[11/28 14:26:40    791s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:2649.0M
[11/28 14:26:40    791s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2649.0M
[11/28 14:26:40    791s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2649.0M
[11/28 14:26:40    791s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2649.0M
[11/28 14:26:40    791s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.010, REAL:0.000, MEM:2649.0M
[11/28 14:26:40    791s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:2649.0M
[11/28 14:26:40    791s] 
[11/28 14:26:40    791s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2649.0M) ***
[11/28 14:26:40    791s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.15
[11/28 14:26:40    791s] *** AreaOpt #7 [finish] : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 0:13:11.9/0:25:34.9 (0.5), mem = 2649.0M
[11/28 14:26:40    791s] 
[11/28 14:26:40    791s] =============================================================================================
[11/28 14:26:40    791s]  Step TAT Report for AreaOpt #7                                                 20.15-s105_1
[11/28 14:26:40    791s] =============================================================================================
[11/28 14:26:40    791s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:26:40    791s] ---------------------------------------------------------------------------------------------
[11/28 14:26:40    791s] [ RefinePlace            ]      1   0:00:00.6  (   7.9 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 14:26:40    791s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:26:40    791s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:26:40    791s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 14:26:40    791s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:26:40    791s] [ OptSingleIteration     ]      8   0:00:00.2  (   2.7 % )     0:00:05.5 /  0:00:05.6    1.0
[11/28 14:26:40    791s] [ OptGetWeight           ]    319   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[11/28 14:26:40    791s] [ OptEval                ]    319   0:00:03.1  (  45.2 % )     0:00:03.1 /  0:00:03.2    1.0
[11/28 14:26:40    791s] [ OptCommit              ]    319   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[11/28 14:26:40    791s] [ IncrTimingUpdate       ]     31   0:00:01.6  (  23.3 % )     0:00:01.6 /  0:00:01.6    1.0
[11/28 14:26:40    791s] [ PostCommitDelayUpdate  ]    327   0:00:00.1  (   1.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/28 14:26:40    791s] [ IncrDelayCalc          ]    144   0:00:00.4  (   6.4 % )     0:00:00.4 /  0:00:00.5    1.1
[11/28 14:26:40    791s] [ MISC                   ]          0:00:00.7  (  10.4 % )     0:00:00.7 /  0:00:00.7    1.0
[11/28 14:26:40    791s] ---------------------------------------------------------------------------------------------
[11/28 14:26:40    791s]  AreaOpt #7 TOTAL                   0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:07.0    1.0
[11/28 14:26:40    791s] ---------------------------------------------------------------------------------------------
[11/28 14:26:40    791s] 
[11/28 14:26:40    791s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2629.9M
[11/28 14:26:40    791s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.040, MEM:2591.9M
[11/28 14:26:40    791s] TotalInstCnt at PhyDesignMc Destruction: 21,928
[11/28 14:26:40    791s] End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=2591.93M, totSessionCpu=0:13:12).
[11/28 14:26:40    792s] eGR doReRoute: optGuide
[11/28 14:26:40    792s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2591.9M
[11/28 14:26:40    792s] All LLGs are deleted
[11/28 14:26:40    792s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2591.9M
[11/28 14:26:40    792s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2591.9M
[11/28 14:26:40    792s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2591.9M
[11/28 14:26:40    792s] ### Creating LA Mngr. totSessionCpu=0:13:12 mem=2591.9M
[11/28 14:26:40    792s] ### Creating LA Mngr, finished. totSessionCpu=0:13:12 mem=2591.9M
[11/28 14:26:40    792s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2591.93 MB )
[11/28 14:26:40    792s] (I)       Started Import and model ( Curr Mem: 2591.93 MB )
[11/28 14:26:40    792s] (I)       Started Create place DB ( Curr Mem: 2591.93 MB )
[11/28 14:26:40    792s] (I)       Started Import place data ( Curr Mem: 2591.93 MB )
[11/28 14:26:40    792s] (I)       Started Read instances and placement ( Curr Mem: 2591.93 MB )
[11/28 14:26:40    792s] (I)       Finished Read instances and placement ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2598.30 MB )
[11/28 14:26:40    792s] (I)       Started Read nets ( Curr Mem: 2598.30 MB )
[11/28 14:26:40    792s] (I)       Finished Read nets ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] (I)       Finished Import place data ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] (I)       Finished Create place DB ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] (I)       Started Create route DB ( Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] (I)       == Non-default Options ==
[11/28 14:26:40    792s] (I)       Maximum routing layer                              : 6
[11/28 14:26:40    792s] (I)       Number of threads                                  : 1
[11/28 14:26:40    792s] (I)       Method to set GCell size                           : row
[11/28 14:26:40    792s] (I)       Counted 6678 PG shapes. We will not process PG shapes layer by layer.
[11/28 14:26:40    792s] (I)       Started Import route data (1T) ( Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] (I)       ============== Pin Summary ==============
[11/28 14:26:40    792s] (I)       +-------+--------+---------+------------+
[11/28 14:26:40    792s] (I)       | Layer | # pins | % total |      Group |
[11/28 14:26:40    792s] (I)       +-------+--------+---------+------------+
[11/28 14:26:40    792s] (I)       |     1 |  85245 |  100.00 |        Pin |
[11/28 14:26:40    792s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/28 14:26:40    792s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/28 14:26:40    792s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/28 14:26:40    792s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/28 14:26:40    792s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/28 14:26:40    792s] (I)       +-------+--------+---------+------------+
[11/28 14:26:40    792s] (I)       Use row-based GCell size
[11/28 14:26:40    792s] (I)       Use row-based GCell align
[11/28 14:26:40    792s] (I)       GCell unit size   : 5040
[11/28 14:26:40    792s] (I)       GCell multiplier  : 1
[11/28 14:26:40    792s] (I)       GCell row height  : 5040
[11/28 14:26:40    792s] (I)       Actual row height : 5040
[11/28 14:26:40    792s] (I)       GCell align ref   : 240560 240800
[11/28 14:26:40    792s] [NR-eGR] Track table information for default rule: 
[11/28 14:26:40    792s] [NR-eGR] metal1 has no routable track
[11/28 14:26:40    792s] [NR-eGR] metal2 has single uniform track structure
[11/28 14:26:40    792s] [NR-eGR] metal3 has single uniform track structure
[11/28 14:26:40    792s] [NR-eGR] metal4 has single uniform track structure
[11/28 14:26:40    792s] [NR-eGR] metal5 has single uniform track structure
[11/28 14:26:40    792s] [NR-eGR] metal6 has single uniform track structure
[11/28 14:26:40    792s] (I)       ================= Default via ==================
[11/28 14:26:40    792s] (I)       +---+------------------+-----------------------+
[11/28 14:26:40    792s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut       |
[11/28 14:26:40    792s] (I)       +---+------------------+-----------------------+
[11/28 14:26:40    792s] (I)       | 1 |    4  VIA12_VV   |   33  VIA12_HH_2cut_E |
[11/28 14:26:40    792s] (I)       | 2 |    7  VIA23_VH   |   43  VIA23_HH_2cut_E |
[11/28 14:26:40    792s] (I)       | 3 |   11  VIA34_VH   |   53  VIA34_HH_2cut_E |
[11/28 14:26:40    792s] (I)       | 4 |   15  VIA45_VH   |   63  VIA45_HH_2cut_E |
[11/28 14:26:40    792s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N |
[11/28 14:26:40    792s] (I)       +---+------------------+-----------------------+
[11/28 14:26:40    792s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] (I)       Started Read routing blockages ( Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] (I)       Started Read instance blockages ( Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] (I)       Started Read PG blockages ( Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] [NR-eGR] Read 6714 PG shapes
[11/28 14:26:40    792s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] (I)       Started Read boundary cut boxes ( Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] [NR-eGR] #Routing Blockages  : 0
[11/28 14:26:40    792s] [NR-eGR] #Instance Blockages : 3274
[11/28 14:26:40    792s] [NR-eGR] #PG Blockages       : 6714
[11/28 14:26:40    792s] [NR-eGR] #Halo Blockages     : 0
[11/28 14:26:40    792s] [NR-eGR] #Boundary Blockages : 0
[11/28 14:26:40    792s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] (I)       Started Read blackboxes ( Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/28 14:26:40    792s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] (I)       Started Read prerouted ( Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] [NR-eGR] Num Prerouted Nets = 84  Num Prerouted Wires = 7371
[11/28 14:26:40    792s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] (I)       Started Read unlegalized nets ( Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] (I)       Started Read nets ( Curr Mem: 2604.80 MB )
[11/28 14:26:40    792s] [NR-eGR] Read numTotalNets=24500  numIgnoredNets=84
[11/28 14:26:40    792s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2610.59 MB )
[11/28 14:26:40    792s] (I)       Started Set up via pillars ( Curr Mem: 2610.59 MB )
[11/28 14:26:40    792s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2610.59 MB )
[11/28 14:26:40    792s] (I)       early_global_route_priority property id does not exist.
[11/28 14:26:40    792s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2610.59 MB )
[11/28 14:26:40    792s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2610.59 MB )
[11/28 14:26:40    792s] (I)       Model blockages into capacity
[11/28 14:26:40    792s] (I)       Read Num Blocks=9988  Num Prerouted Wires=7371  Num CS=0
[11/28 14:26:40    792s] (I)       Started Initialize 3D capacity ( Curr Mem: 2610.59 MB )
[11/28 14:26:40    792s] (I)       Layer 1 (V) : #blockages 6254 : #preroutes 3375
[11/28 14:26:40    792s] (I)       Layer 2 (H) : #blockages 2442 : #preroutes 3456
[11/28 14:26:40    792s] (I)       Layer 3 (V) : #blockages 739 : #preroutes 534
[11/28 14:26:40    792s] (I)       Layer 4 (H) : #blockages 281 : #preroutes 6
[11/28 14:26:40    792s] (I)       Layer 5 (V) : #blockages 272 : #preroutes 0
[11/28 14:26:40    792s] (I)       Finished Initialize 3D capacity ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2610.59 MB )
[11/28 14:26:40    792s] (I)       -- layer congestion ratio --
[11/28 14:26:40    792s] (I)       Layer 1 : 0.100000
[11/28 14:26:40    792s] (I)       Layer 2 : 0.700000
[11/28 14:26:40    792s] (I)       Layer 3 : 0.700000
[11/28 14:26:40    792s] (I)       Layer 4 : 0.700000
[11/28 14:26:40    792s] (I)       Layer 5 : 0.700000
[11/28 14:26:40    792s] (I)       Layer 6 : 0.700000
[11/28 14:26:40    792s] (I)       ----------------------------
[11/28 14:26:40    792s] (I)       Number of ignored nets                =     84
[11/28 14:26:40    792s] (I)       Number of connected nets              =      0
[11/28 14:26:40    792s] (I)       Number of fixed nets                  =     84.  Ignored: Yes
[11/28 14:26:40    792s] (I)       Number of clock nets                  =     85.  Ignored: No
[11/28 14:26:40    792s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/28 14:26:40    792s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/28 14:26:40    792s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 14:26:40    792s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/28 14:26:40    792s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/28 14:26:40    792s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 14:26:40    792s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 14:26:40    792s] (I)       Finished Import route data (1T) ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2610.59 MB )
[11/28 14:26:40    792s] (I)       Finished Create route DB ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2610.59 MB )
[11/28 14:26:40    792s] (I)       Started Read aux data ( Curr Mem: 2610.59 MB )
[11/28 14:26:40    792s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2610.59 MB )
[11/28 14:26:40    792s] (I)       Started Others data preparation ( Curr Mem: 2610.59 MB )
[11/28 14:26:40    792s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2610.59 MB )
[11/28 14:26:40    792s] (I)       Started Create route kernel ( Curr Mem: 2610.59 MB )
[11/28 14:26:40    792s] (I)       Ndr track 0 does not exist
[11/28 14:26:40    792s] (I)       Ndr track 0 does not exist
[11/28 14:26:40    792s] (I)       ---------------------Grid Graph Info--------------------
[11/28 14:26:40    792s] (I)       Routing area        : (0, 0) - (1434680, 1434680)
[11/28 14:26:40    792s] (I)       Core area           : (240560, 240800) - (1194120, 1193360)
[11/28 14:26:40    792s] (I)       Site width          :   620  (dbu)
[11/28 14:26:40    792s] (I)       Row height          :  5040  (dbu)
[11/28 14:26:40    792s] (I)       GCell row height    :  5040  (dbu)
[11/28 14:26:40    792s] (I)       GCell width         :  5040  (dbu)
[11/28 14:26:40    792s] (I)       GCell height        :  5040  (dbu)
[11/28 14:26:40    792s] (I)       Grid                :   284   284     6
[11/28 14:26:40    792s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/28 14:26:40    792s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/28 14:26:40    792s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/28 14:26:40    792s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/28 14:26:40    792s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/28 14:26:40    792s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/28 14:26:40    792s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/28 14:26:40    792s] (I)       First track coord   :     0   310   280   310   280  2790
[11/28 14:26:40    792s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/28 14:26:40    792s] (I)       Total num of tracks :     0  2314  2562  2314  2562   578
[11/28 14:26:40    792s] (I)       Num of masks        :     1     1     1     1     1     1
[11/28 14:26:40    792s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/28 14:26:40    792s] (I)       --------------------------------------------------------
[11/28 14:26:40    792s] 
[11/28 14:26:40    792s] [NR-eGR] ============ Routing rule table ============
[11/28 14:26:40    792s] [NR-eGR] Rule id: 0  Nets: 24389 
[11/28 14:26:40    792s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/28 14:26:40    792s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/28 14:26:40    792s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:26:40    792s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:26:40    792s] [NR-eGR] Rule id: 1  Nets: 0 
[11/28 14:26:40    792s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/28 14:26:40    792s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[11/28 14:26:40    792s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[11/28 14:26:40    792s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:26:40    792s] [NR-eGR] ========================================
[11/28 14:26:40    792s] [NR-eGR] 
[11/28 14:26:40    792s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/28 14:26:40    792s] (I)       blocked tracks on layer2 : = 324659 / 657176 (49.40%)
[11/28 14:26:40    792s] (I)       blocked tracks on layer3 : = 351357 / 727608 (48.29%)
[11/28 14:26:40    792s] (I)       blocked tracks on layer4 : = 218535 / 657176 (33.25%)
[11/28 14:26:40    792s] (I)       blocked tracks on layer5 : = 190552 / 727608 (26.19%)
[11/28 14:26:40    792s] (I)       blocked tracks on layer6 : = 44069 / 164152 (26.85%)
[11/28 14:26:40    792s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2613.82 MB )
[11/28 14:26:40    792s] (I)       Finished Import and model ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2613.82 MB )
[11/28 14:26:40    792s] (I)       Reset routing kernel
[11/28 14:26:40    792s] (I)       Started Global Routing ( Curr Mem: 2613.82 MB )
[11/28 14:26:40    792s] (I)       Started Initialization ( Curr Mem: 2613.82 MB )
[11/28 14:26:40    792s] (I)       totalPins=82358  totalGlobalPin=77109 (93.63%)
[11/28 14:26:40    792s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2613.82 MB )
[11/28 14:26:40    792s] (I)       Started Net group 1 ( Curr Mem: 2613.82 MB )
[11/28 14:26:40    792s] (I)       Started Generate topology ( Curr Mem: 2613.82 MB )
[11/28 14:26:40    792s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2613.82 MB )
[11/28 14:26:40    792s] (I)       total 2D Cap : 1830502 = (925877 H, 904625 V)
[11/28 14:26:40    792s] [NR-eGR] Layer group 1: route 24389 net(s) in layer range [2, 6]
[11/28 14:26:40    792s] (I)       
[11/28 14:26:40    792s] (I)       ============  Phase 1a Route ============
[11/28 14:26:40    792s] (I)       Started Phase 1a ( Curr Mem: 2613.82 MB )
[11/28 14:26:40    792s] (I)       Started Pattern routing (1T) ( Curr Mem: 2613.82 MB )
[11/28 14:26:40    792s] (I)       Finished Pattern routing (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/28 14:26:40    792s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Usage: 384977 = (191848 H, 193129 V) = (20.72% H, 21.35% V) = (9.669e+05um H, 9.734e+05um V)
[11/28 14:26:40    792s] (I)       Started Add via demand to 2D ( Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       
[11/28 14:26:40    792s] (I)       ============  Phase 1b Route ============
[11/28 14:26:40    792s] (I)       Started Phase 1b ( Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Finished Monotonic routing (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Usage: 385999 = (192352 H, 193647 V) = (20.78% H, 21.41% V) = (9.695e+05um H, 9.760e+05um V)
[11/28 14:26:40    792s] (I)       Overflow of layer group 1: 0.36% H + 1.33% V. EstWL: 1.945435e+06um
[11/28 14:26:40    792s] (I)       Congestion metric : 0.36%H 1.33%V, 1.69%HV
[11/28 14:26:40    792s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/28 14:26:40    792s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       
[11/28 14:26:40    792s] (I)       ============  Phase 1c Route ============
[11/28 14:26:40    792s] (I)       Started Phase 1c ( Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Started Two level routing ( Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Level2 Grid: 57 x 57
[11/28 14:26:40    792s] (I)       Started Two Level Routing ( Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Usage: 386008 = (192357 H, 193651 V) = (20.78% H, 21.41% V) = (9.695e+05um H, 9.760e+05um V)
[11/28 14:26:40    792s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       
[11/28 14:26:40    792s] (I)       ============  Phase 1d Route ============
[11/28 14:26:40    792s] (I)       Started Phase 1d ( Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Started Detoured routing ( Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Usage: 386034 = (192354 H, 193680 V) = (20.78% H, 21.41% V) = (9.695e+05um H, 9.761e+05um V)
[11/28 14:26:40    792s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       
[11/28 14:26:40    792s] (I)       ============  Phase 1e Route ============
[11/28 14:26:40    792s] (I)       Started Phase 1e ( Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Started Route legalization ( Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Usage: 386034 = (192354 H, 193680 V) = (20.78% H, 21.41% V) = (9.695e+05um H, 9.761e+05um V)
[11/28 14:26:40    792s] [NR-eGR] Early Global Route overflow of layer group 1: 0.27% H + 1.12% V. EstWL: 1.945611e+06um
[11/28 14:26:40    792s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       
[11/28 14:26:40    792s] (I)       ============  Phase 1l Route ============
[11/28 14:26:40    792s] (I)       Started Phase 1l ( Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Started Layer assignment (1T) ( Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Finished Layer assignment (1T) ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Finished Phase 1l ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Finished Net group 1 ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Started Clean cong LA ( Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/28 14:26:40    792s] (I)       Layer  2:     338514    115205      1919      282492      370854    (43.24%) 
[11/28 14:26:40    792s] (I)       Layer  3:     382529    111700       560      305253      418095    (42.20%) 
[11/28 14:26:40    792s] (I)       Layer  4:     444521    114141       639      195860      457485    (29.98%) 
[11/28 14:26:40    792s] (I)       Layer  5:     543010    107961        87      168462      554886    (23.29%) 
[11/28 14:26:40    792s] (I)       Layer  6:     121218     23104       261       40226      123110    (24.63%) 
[11/28 14:26:40    792s] (I)       Total:       1829792    472111      3466      992293     1924430    (34.02%) 
[11/28 14:26:40    792s] (I)       
[11/28 14:26:40    792s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 14:26:40    792s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/28 14:26:40    792s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/28 14:26:40    792s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[11/28 14:26:40    792s] [NR-eGR] --------------------------------------------------------------------------------
[11/28 14:26:40    792s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/28 14:26:40    792s] [NR-eGR]  metal2  (2)      1247( 2.73%)       108( 0.24%)         1( 0.00%)   ( 2.97%) 
[11/28 14:26:40    792s] [NR-eGR]  metal3  (3)       348( 0.75%)        33( 0.07%)         4( 0.01%)   ( 0.83%) 
[11/28 14:26:40    792s] [NR-eGR]  metal4  (4)       484( 0.86%)        20( 0.04%)         0( 0.00%)   ( 0.90%) 
[11/28 14:26:40    792s] [NR-eGR]  metal5  (5)        75( 0.12%)         1( 0.00%)         0( 0.00%)   ( 0.12%) 
[11/28 14:26:40    792s] [NR-eGR]  metal6  (6)       219( 0.36%)         4( 0.01%)         0( 0.00%)   ( 0.37%) 
[11/28 14:26:40    792s] [NR-eGR] --------------------------------------------------------------------------------
[11/28 14:26:40    792s] [NR-eGR] Total             2373( 0.88%)       166( 0.06%)         5( 0.00%)   ( 0.94%) 
[11/28 14:26:40    792s] [NR-eGR] 
[11/28 14:26:40    792s] (I)       Finished Global Routing ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Started Export 3D cong map ( Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       total 2D Cap : 1832868 = (927127 H, 905741 V)
[11/28 14:26:40    792s] (I)       Started Export 2D cong map ( Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.26% H + 0.72% V
[11/28 14:26:40    792s] [NR-eGR] Overflow after Early Global Route 0.33% H + 0.83% V
[11/28 14:26:40    792s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       ============= Track Assignment ============
[11/28 14:26:40    792s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Started Track Assignment (1T) ( Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[11/28 14:26:40    792s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:40    792s] (I)       Run Multi-thread track assignment
[11/28 14:26:41    792s] (I)       Finished Track Assignment (1T) ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:41    792s] (I)       Started Export ( Curr Mem: 2630.32 MB )
[11/28 14:26:41    792s] [NR-eGR] Started Export DB wires ( Curr Mem: 2630.32 MB )
[11/28 14:26:41    792s] [NR-eGR] Started Export all nets ( Curr Mem: 2630.32 MB )
[11/28 14:26:41    792s] [NR-eGR] Finished Export all nets ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:41    792s] [NR-eGR] Started Set wire vias ( Curr Mem: 2630.32 MB )
[11/28 14:26:41    792s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:41    792s] [NR-eGR] Finished Export DB wires ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:41    792s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:26:41    792s] [NR-eGR] metal1  (1F) length: 1.978000e+01um, number of vias: 85186
[11/28 14:26:41    792s] [NR-eGR] metal2  (2V) length: 3.891762e+05um, number of vias: 116357
[11/28 14:26:41    792s] [NR-eGR] metal3  (3H) length: 4.749843e+05um, number of vias: 27092
[11/28 14:26:41    792s] [NR-eGR] metal4  (4V) length: 5.266360e+05um, number of vias: 14248
[11/28 14:26:41    792s] [NR-eGR] metal5  (5H) length: 5.388417e+05um, number of vias: 3128
[11/28 14:26:41    792s] [NR-eGR] metal6  (6V) length: 1.171264e+05um, number of vias: 0
[11/28 14:26:41    792s] [NR-eGR] Total length: 2.046784e+06um, number of vias: 246011
[11/28 14:26:41    792s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:26:41    792s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/28 14:26:41    792s] [NR-eGR] --------------------------------------------------------------------------
[11/28 14:26:41    792s] (I)       Started Update net boxes ( Curr Mem: 2630.32 MB )
[11/28 14:26:41    792s] (I)       Finished Update net boxes ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2630.32 MB )
[11/28 14:26:41    792s] (I)       Started Update timing ( Curr Mem: 2630.32 MB )
[11/28 14:26:41    793s] (I)       Finished Update timing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2620.80 MB )
[11/28 14:26:41    793s] (I)       Finished Export ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2620.80 MB )
[11/28 14:26:41    793s] (I)       Started Postprocess design ( Curr Mem: 2620.80 MB )
[11/28 14:26:41    793s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2589.80 MB )
[11/28 14:26:41    793s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.96 sec, Real: 0.96 sec, Curr Mem: 2589.80 MB )
[11/28 14:26:41    793s] Extraction called for design 'CHIP' of instances=21982 and nets=24502 using extraction engine 'preRoute' .
[11/28 14:26:41    793s] PreRoute RC Extraction called for design CHIP.
[11/28 14:26:41    793s] RC Extraction called in multi-corner(1) mode.
[11/28 14:26:41    793s] RCMode: PreRoute
[11/28 14:26:41    793s]       RC Corner Indexes            0   
[11/28 14:26:41    793s] Capacitance Scaling Factor   : 1.00000 
[11/28 14:26:41    793s] Resistance Scaling Factor    : 1.00000 
[11/28 14:26:41    793s] Clock Cap. Scaling Factor    : 1.00000 
[11/28 14:26:41    793s] Clock Res. Scaling Factor    : 1.00000 
[11/28 14:26:41    793s] Shrink Factor                : 1.00000
[11/28 14:26:41    793s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/28 14:26:41    793s] Using capacitance table file ...
[11/28 14:26:41    793s] 
[11/28 14:26:41    793s] Trim Metal Layers:
[11/28 14:26:41    793s] LayerId::1 widthSet size::4
[11/28 14:26:41    793s] LayerId::2 widthSet size::4
[11/28 14:26:41    793s] LayerId::3 widthSet size::4
[11/28 14:26:41    793s] LayerId::4 widthSet size::4
[11/28 14:26:41    793s] LayerId::5 widthSet size::4
[11/28 14:26:41    793s] LayerId::6 widthSet size::2
[11/28 14:26:41    793s] Updating RC grid for preRoute extraction ...
[11/28 14:26:41    793s] eee: pegSigSF::1.070000
[11/28 14:26:41    793s] Initializing multi-corner capacitance tables ... 
[11/28 14:26:41    793s] Initializing multi-corner resistance tables ...
[11/28 14:26:41    793s] eee: l::1 avDens::0.098117 usedTrk::3715.857733 availTrk::37871.638504 sigTrk::3715.857733
[11/28 14:26:41    793s] eee: l::2 avDens::0.226841 usedTrk::8775.403192 availTrk::38685.289618 sigTrk::8775.403192
[11/28 14:26:41    793s] eee: l::3 avDens::0.245270 usedTrk::10450.602197 availTrk::42608.600786 sigTrk::10450.602197
[11/28 14:26:41    793s] eee: l::4 avDens::0.338026 usedTrk::10464.044212 availTrk::30956.341213 sigTrk::10464.044212
[11/28 14:26:41    793s] eee: l::5 avDens::0.310645 usedTrk::10694.792279 availTrk::34427.716439 sigTrk::10694.792279
[11/28 14:26:41    793s] eee: l::6 avDens::0.347354 usedTrk::2322.455912 availTrk::6686.129032 sigTrk::2323.935715
[11/28 14:26:41    793s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:26:41    793s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.487695 ; uaWl: 1.000000 ; uaWlH: 0.582102 ; aWlH: 0.000000 ; Pmax: 0.920400 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 77 ; 
[11/28 14:26:41    793s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2572.805M)
[11/28 14:26:42    793s] Compute RC Scale Done ...
[11/28 14:26:42    793s] OPERPROF: Starting HotSpotCal at level 1, MEM:2572.8M
[11/28 14:26:42    793s] [hotspot] +------------+---------------+---------------+
[11/28 14:26:42    793s] [hotspot] |            |   max hotspot | total hotspot |
[11/28 14:26:42    793s] [hotspot] +------------+---------------+---------------+
[11/28 14:26:42    793s] [hotspot] | normalized |          2.75 |          5.64 |
[11/28 14:26:42    793s] [hotspot] +------------+---------------+---------------+
[11/28 14:26:42    793s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.75, normalized total congestion hotspot area = 5.64 (area is in unit of 4 std-cell row bins)
[11/28 14:26:42    793s] [hotspot] max/total 2.75/5.64, big hotspot (>10) total 0.00
[11/28 14:26:42    793s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/28 14:26:42    793s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:26:42    793s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/28 14:26:42    793s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:26:42    793s] [hotspot] |  1  |   648.80   528.08   729.44   608.72 |        3.02   |
[11/28 14:26:42    793s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:26:42    793s] [hotspot] |  2  |   568.16   528.08   648.80   608.72 |        1.84   |
[11/28 14:26:42    793s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:26:42    793s] [hotspot] |  3  |   769.76   528.08   850.40   608.72 |        0.26   |
[11/28 14:26:42    793s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:26:42    793s] [hotspot] |  4  |   850.40   568.40   931.04   649.04 |        0.26   |
[11/28 14:26:42    793s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:26:42    793s] [hotspot] |  5  |   527.84   810.32   608.48   890.96 |        0.26   |
[11/28 14:26:42    793s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:26:42    793s] Top 5 hotspots total area: 5.64
[11/28 14:26:42    793s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.005, MEM:2572.8M
[11/28 14:26:42    793s] #################################################################################
[11/28 14:26:42    793s] # Design Stage: PreRoute
[11/28 14:26:42    793s] # Design Name: CHIP
[11/28 14:26:42    793s] # Design Mode: 180nm
[11/28 14:26:42    793s] # Analysis Mode: MMMC Non-OCV 
[11/28 14:26:42    793s] # Parasitics Mode: No SPEF/RCDB 
[11/28 14:26:42    793s] # Signoff Settings: SI Off 
[11/28 14:26:42    793s] #################################################################################
[11/28 14:26:42    794s] Calculate delays in BcWc mode...
[11/28 14:26:42    794s] Topological Sorting (REAL = 0:00:00.0, MEM = 2585.7M, InitMEM = 2582.4M)
[11/28 14:26:42    794s] Start delay calculation (fullDC) (1 T). (MEM=2585.72)
[11/28 14:26:42    794s] End AAE Lib Interpolated Model. (MEM=2585.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:26:46    798s] Total number of fetched objects 24514
[11/28 14:26:46    798s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 14:26:46    798s] End delay calculation. (MEM=2602.14 CPU=0:00:03.2 REAL=0:00:03.0)
[11/28 14:26:46    798s] End delay calculation (fullDC). (MEM=2602.14 CPU=0:00:03.7 REAL=0:00:04.0)
[11/28 14:26:46    798s] *** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 2602.1M) ***
[11/28 14:26:46    798s] Begin: GigaOpt postEco DRV Optimization
[11/28 14:26:46    798s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[11/28 14:26:46    798s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:13:18.5/0:25:41.5 (0.5), mem = 2602.1M
[11/28 14:26:46    798s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:26:46    798s] Info: 27 io nets excluded
[11/28 14:26:46    798s] Info: 84 nets with fixed/cover wires excluded.
[11/28 14:26:46    798s] Info: 85 clock nets excluded from IPO operation.
[11/28 14:26:46    798s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.16
[11/28 14:26:46    798s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:26:46    798s] ### Creating PhyDesignMc. totSessionCpu=0:13:19 mem=2602.1M
[11/28 14:26:46    798s] OPERPROF: Starting DPlace-Init at level 1, MEM:2602.1M
[11/28 14:26:46    798s] z: 2, totalTracks: 1
[11/28 14:26:46    798s] z: 4, totalTracks: 1
[11/28 14:26:46    798s] z: 6, totalTracks: 1
[11/28 14:26:46    798s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:26:46    798s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2602.1M
[11/28 14:26:46    798s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2602.1M
[11/28 14:26:46    798s] Core basic site is core_5040
[11/28 14:26:46    798s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2602.1M
[11/28 14:26:46    798s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2602.1M
[11/28 14:26:46    798s] Fast DP-INIT is on for default
[11/28 14:26:46    798s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 14:26:46    798s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:2602.1M
[11/28 14:26:46    798s] 
[11/28 14:26:46    798s] Skipping Bad Lib Cell Checking (CMU) !
[11/28 14:26:46    798s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2602.1M
[11/28 14:26:46    798s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2602.1M
[11/28 14:26:46    798s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2602.1M
[11/28 14:26:46    798s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2602.1MB).
[11/28 14:26:46    798s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:2602.1M
[11/28 14:26:47    798s] TotalInstCnt at PhyDesignMc Initialization: 21,928
[11/28 14:26:47    798s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:19 mem=2602.1M
[11/28 14:26:47    798s] ### Creating RouteCongInterface, started
[11/28 14:26:47    798s] 
[11/28 14:26:47    798s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[11/28 14:26:47    798s] 
[11/28 14:26:47    798s] #optDebug: {0, 1.000}
[11/28 14:26:47    798s] ### Creating RouteCongInterface, finished
[11/28 14:26:47    798s] {MG  {5 0 49.2 0.918509} }
[11/28 14:26:47    798s] ### Creating LA Mngr. totSessionCpu=0:13:19 mem=2602.1M
[11/28 14:26:47    798s] ### Creating LA Mngr, finished. totSessionCpu=0:13:19 mem=2602.1M
[11/28 14:26:48    799s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2636.5M
[11/28 14:26:48    799s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2636.5M
[11/28 14:26:48    799s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 14:26:48    799s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/28 14:26:48    799s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 14:26:48    799s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/28 14:26:48    799s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 14:26:48    800s] Info: violation cost 7.533151 (cap = 0.223734, tran = 7.309417, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 14:26:48    800s] |     7|   282|    -0.25|     9|     9|    -0.04|     0|     0|     0|     0|    -0.10|   -11.03|       0|       0|       0| 88.39%|          |         |
[11/28 14:26:49    800s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 14:26:49    800s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.10|   -11.00|      16|       0|       6| 88.44%| 0:00:01.0|  2690.6M|
[11/28 14:26:49    800s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 14:26:49    800s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.10|   -11.00|       0|       0|       0| 88.44%| 0:00:00.0|  2690.6M|
[11/28 14:26:49    800s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 14:26:49    800s] Bottom Preferred Layer:
[11/28 14:26:49    800s] +---------------+------------+----------+
[11/28 14:26:49    800s] |     Layer     |    CLK     |   Rule   |
[11/28 14:26:49    800s] +---------------+------------+----------+
[11/28 14:26:49    800s] | metal3 (z=3)  |         85 | default  |
[11/28 14:26:49    800s] +---------------+------------+----------+
[11/28 14:26:49    800s] Via Pillar Rule:
[11/28 14:26:49    800s]     None
[11/28 14:26:49    800s] 
[11/28 14:26:49    800s] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2690.6M) ***
[11/28 14:26:49    800s] 
[11/28 14:26:49    800s] Total-nets :: 24516, Stn-nets :: 27, ratio :: 0.110132 %
[11/28 14:26:49    800s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2671.6M
[11/28 14:26:49    800s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.040, MEM:2583.6M
[11/28 14:26:49    800s] TotalInstCnt at PhyDesignMc Destruction: 21,944
[11/28 14:26:49    800s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.16
[11/28 14:26:49    800s] *** DrvOpt #5 [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:13:20.8/0:25:43.8 (0.5), mem = 2583.6M
[11/28 14:26:49    800s] 
[11/28 14:26:49    800s] =============================================================================================
[11/28 14:26:49    800s]  Step TAT Report for DrvOpt #5                                                  20.15-s105_1
[11/28 14:26:49    800s] =============================================================================================
[11/28 14:26:49    800s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:26:49    800s] ---------------------------------------------------------------------------------------------
[11/28 14:26:49    800s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:26:49    800s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:26:49    800s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:26:49    800s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:26:49    800s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:26:49    800s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[11/28 14:26:49    800s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:26:49    800s] [ OptEval                ]      3   0:00:00.2  (  10.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:26:49    800s] [ OptCommit              ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[11/28 14:26:49    800s] [ IncrTimingUpdate       ]      3   0:00:00.2  (   9.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:26:49    800s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:26:49    800s] [ IncrDelayCalc          ]     19   0:00:00.2  (   8.3 % )     0:00:00.2 /  0:00:00.2    1.1
[11/28 14:26:49    800s] [ DrvFindVioNets         ]      3   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:26:49    800s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.4
[11/28 14:26:49    800s] [ MISC                   ]          0:00:01.2  (  53.3 % )     0:00:01.2 /  0:00:01.2    1.0
[11/28 14:26:49    800s] ---------------------------------------------------------------------------------------------
[11/28 14:26:49    800s]  DrvOpt #5 TOTAL                    0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[11/28 14:26:49    800s] ---------------------------------------------------------------------------------------------
[11/28 14:26:49    800s] 
[11/28 14:26:49    800s] End: GigaOpt postEco DRV Optimization
[11/28 14:26:49    801s] GigaOpt: WNS changes after postEco optimization: -0.004 -> -0.097 (bump = 0.093)
[11/28 14:26:49    801s] GigaOpt: Skipping nonLegal postEco optimization
[11/28 14:26:49    801s] Design TNS changes after trial route: -0.038 -> -11.001
[11/28 14:26:49    801s] Begin: GigaOpt TNS non-legal recovery
[11/28 14:26:49    801s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[11/28 14:26:49    801s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:26:49    801s] Info: 27 io nets excluded
[11/28 14:26:49    801s] Info: 84 nets with fixed/cover wires excluded.
[11/28 14:26:49    801s] Info: 85 clock nets excluded from IPO operation.
[11/28 14:26:49    801s] *** TnsOpt #3 [begin] : totSession cpu/real = 0:13:21.2/0:25:44.1 (0.5), mem = 2583.6M
[11/28 14:26:49    801s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.17
[11/28 14:26:49    801s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:26:49    801s] ### Creating PhyDesignMc. totSessionCpu=0:13:21 mem=2583.6M
[11/28 14:26:49    801s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:26:49    801s] OPERPROF: Starting DPlace-Init at level 1, MEM:2583.6M
[11/28 14:26:49    801s] z: 2, totalTracks: 1
[11/28 14:26:49    801s] z: 4, totalTracks: 1
[11/28 14:26:49    801s] z: 6, totalTracks: 1
[11/28 14:26:49    801s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:26:49    801s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2583.6M
[11/28 14:26:49    801s] 
[11/28 14:26:49    801s] Skipping Bad Lib Cell Checking (CMU) !
[11/28 14:26:49    801s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2583.6M
[11/28 14:26:49    801s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2583.6M
[11/28 14:26:49    801s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2583.6M
[11/28 14:26:49    801s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2583.6MB).
[11/28 14:26:49    801s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:2583.6M
[11/28 14:26:49    801s] TotalInstCnt at PhyDesignMc Initialization: 21,944
[11/28 14:26:49    801s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:21 mem=2583.6M
[11/28 14:26:49    801s] ### Creating RouteCongInterface, started
[11/28 14:26:49    801s] 
[11/28 14:26:49    801s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[11/28 14:26:49    801s] 
[11/28 14:26:49    801s] #optDebug: {0, 1.000}
[11/28 14:26:49    801s] ### Creating RouteCongInterface, finished
[11/28 14:26:49    801s] {MG  {5 0 49.2 0.918509} }
[11/28 14:26:49    801s] ### Creating LA Mngr. totSessionCpu=0:13:21 mem=2583.6M
[11/28 14:26:49    801s] ### Creating LA Mngr, finished. totSessionCpu=0:13:21 mem=2583.6M
[11/28 14:26:50    802s] *info: 27 io nets excluded
[11/28 14:26:50    802s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:26:50    802s] *info: 85 clock nets excluded
[11/28 14:26:50    802s] *info: 84 nets with fixed/cover wires excluded.
[11/28 14:26:50    802s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.231283.5
[11/28 14:26:50    802s] PathGroup :  reg2reg  TargetSlack : 0 
[11/28 14:26:50    802s] ** GigaOpt Optimizer WNS Slack -0.097 TNS Slack -11.001 Density 88.44
[11/28 14:26:50    802s] Optimizer TNS Opt
[11/28 14:26:50    802s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.014|  0.000|
|reg2reg   |-0.097|-11.001|
|HEPG      |-0.097|-11.001|
|All Paths |-0.097|-11.001|
+----------+------+-------+

[11/28 14:26:50    802s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.097ns TNS -11.001ns; HEPG WNS -0.097ns TNS -11.001ns; all paths WNS -0.097ns TNS -11.001ns; Real time 0:01:54
[11/28 14:26:50    802s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2604.7M
[11/28 14:26:50    802s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2604.7M
[11/28 14:26:50    802s] Active Path Group: reg2reg  
[11/28 14:26:50    802s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:26:50    802s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/28 14:26:50    802s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:26:50    802s] |  -0.097|   -0.097| -11.001|  -11.001|   88.44%|   0:00:00.0| 2604.7M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_4__15_/D         |
[11/28 14:26:52    803s] |  -0.062|   -0.062|  -2.070|   -2.070|   88.46%|   0:00:02.0| 2722.3M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__4_/D          |
[11/28 14:26:53    805s] |  -0.040|   -0.040|  -0.397|   -0.397|   88.52%|   0:00:01.0| 2722.3M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__3_/D       |
[11/28 14:26:54    806s] |  -0.027|   -0.027|  -0.064|   -0.064|   88.54%|   0:00:01.0| 2730.3M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__3_/D       |
[11/28 14:26:55    807s] |  -0.021|   -0.021|  -0.029|   -0.029|   88.56%|   0:00:01.0| 2730.3M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__3_/D       |
[11/28 14:26:55    807s] |  -0.006|   -0.006|  -0.006|   -0.006|   88.56%|   0:00:00.0| 2730.3M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__3_/D       |
[11/28 14:26:55    807s] |   0.000|    0.002|   0.000|    0.000|   88.57%|   0:00:00.0| 2730.3M|              NA|       NA| NA                               |
[11/28 14:26:55    807s] |   0.000|    0.003|   0.000|    0.000|   88.57%|   0:00:00.0| 2730.3M|av_func_mode_max|       NA| NA                               |
[11/28 14:26:55    807s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:26:55    807s] 
[11/28 14:26:55    807s] *** Finish Core Optimize Step (cpu=0:00:05.3 real=0:00:05.0 mem=2730.3M) ***
[11/28 14:26:55    807s] 
[11/28 14:26:55    807s] *** Finished Optimize Step Cumulative (cpu=0:00:05.3 real=0:00:05.0 mem=2730.3M) ***
[11/28 14:26:55    807s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.014|0.000|
|reg2reg   |0.003|0.000|
|HEPG      |0.003|0.000|
|All Paths |0.003|0.000|
+----------+-----+-----+

[11/28 14:26:55    807s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.003ns TNS 0.000ns; HEPG WNS 0.003ns TNS 0.000ns; all paths WNS 0.003ns TNS 0.000ns; Real time 0:01:59
[11/28 14:26:55    807s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 88.57
[11/28 14:26:55    807s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.231283.7
[11/28 14:26:55    807s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2730.3M
[11/28 14:26:56    807s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:2654.3M
[11/28 14:26:56    807s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2654.3M
[11/28 14:26:56    807s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2654.3M
[11/28 14:26:56    807s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2654.3M
[11/28 14:26:56    807s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.017, MEM:2654.3M
[11/28 14:26:56    807s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2654.3M
[11/28 14:26:56    807s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2654.3M
[11/28 14:26:56    807s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.030, MEM:2654.3M
[11/28 14:26:56    807s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.030, MEM:2654.3M
[11/28 14:26:56    807s] TDRefine: refinePlace mode is spiral
[11/28 14:26:56    807s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.231283.16
[11/28 14:26:56    807s] OPERPROF: Starting RefinePlace at level 1, MEM:2654.3M
[11/28 14:26:56    807s] *** Starting refinePlace (0:13:28 mem=2654.3M) ***
[11/28 14:26:56    807s] Total net bbox length = 1.625e+06 (8.133e+05 8.114e+05) (ext = 1.744e+04)
[11/28 14:26:56    807s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:26:56    807s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2654.3M
[11/28 14:26:56    807s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2654.3M
[11/28 14:26:56    807s] 
[11/28 14:26:56    807s] Starting Small incrNP...
[11/28 14:26:56    807s] User Input Parameters:
[11/28 14:26:56    807s] - Congestion Driven    : Off
[11/28 14:26:56    807s] - Timing Driven        : Off
[11/28 14:26:56    807s] - Area-Violation Based : Off
[11/28 14:26:56    807s] - Start Rollback Level : -5
[11/28 14:26:56    807s] - Legalized            : On
[11/28 14:26:56    807s] - Window Based         : Off
[11/28 14:26:56    807s] - eDen incr mode       : Off
[11/28 14:26:56    807s] - Small incr mode      : On
[11/28 14:26:56    807s] 
[11/28 14:26:56    807s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2654.3M
[11/28 14:26:56    807s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2654.3M
[11/28 14:26:56    807s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.003, MEM:2654.3M
[11/28 14:26:56    807s] default core: bins with density > 0.750 = 77.01 % ( 278 / 361 )
[11/28 14:26:56    807s] Density distribution unevenness ratio = 2.382%
[11/28 14:26:56    807s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.005, MEM:2654.3M
[11/28 14:26:56    807s] cost 1.004938, thresh 1.000000
[11/28 14:26:56    807s] OPERPROF:   Starting spMPad at level 2, MEM:2654.3M
[11/28 14:26:56    807s] OPERPROF:     Starting spContextMPad at level 3, MEM:2654.3M
[11/28 14:26:56    807s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2654.3M
[11/28 14:26:56    807s] MP Top (21882): mp=1.050. U=0.885.
[11/28 14:26:56    807s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.003, MEM:2654.3M
[11/28 14:26:56    807s] MPU (21882) 0.885 -> 0.929
[11/28 14:26:56    807s] incrNP th 1.000, 0.100
[11/28 14:26:56    807s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[11/28 14:26:56    807s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2654.3M
[11/28 14:26:56    807s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2654.3M
[11/28 14:26:56    807s] no activity file in design. spp won't run.
[11/28 14:26:56    807s] [spp] 0
[11/28 14:26:56    807s] [adp] 0:1:1:3
[11/28 14:26:56    807s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.010, REAL:0.004, MEM:2654.3M
[11/28 14:26:56    807s] SP #FI/SF FL/PI 83/16708 4677/497
[11/28 14:26:56    807s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.010, REAL:0.008, MEM:2654.3M
[11/28 14:26:56    807s] NP #FI/FS/SF FL/PI: 16794/51/16708 5174/497
[11/28 14:26:56    807s] no activity file in design. spp won't run.
[11/28 14:26:56    807s] RPlace IncrNP: Rollback Lev = -3
[11/28 14:26:56    807s] OPERPROF:   Starting npPlace at level 2, MEM:2660.2M
[11/28 14:26:56    807s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/28 14:26:56    807s] No instances found in the vector
[11/28 14:26:56    807s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2664.2M, DRC: 0)
[11/28 14:26:56    807s] 0 (out of 0) MH cells were successfully legalized.
[11/28 14:26:57    808s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/28 14:26:57    808s] No instances found in the vector
[11/28 14:26:57    808s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2666.1M, DRC: 0)
[11/28 14:26:57    808s] 0 (out of 0) MH cells were successfully legalized.
[11/28 14:26:58    809s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[11/28 14:26:58    809s] No instances found in the vector
[11/28 14:26:58    809s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2666.1M, DRC: 0)
[11/28 14:26:58    809s] 0 (out of 0) MH cells were successfully legalized.
[11/28 14:26:58    810s] OPERPROF:   Finished npPlace at level 2, CPU:2.830, REAL:2.843, MEM:2666.1M
[11/28 14:26:59    810s] no activity file in design. spp won't run.
[11/28 14:26:59    810s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2666.1M
[11/28 14:26:59    810s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2666.1M
[11/28 14:26:59    810s] 
[11/28 14:26:59    810s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2666.1M
[11/28 14:26:59    810s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2666.1M
[11/28 14:26:59    810s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.003, MEM:2666.1M
[11/28 14:26:59    810s] default core: bins with density > 0.750 = 76.73 % ( 277 / 361 )
[11/28 14:26:59    810s] Density distribution unevenness ratio = 2.339%
[11/28 14:26:59    810s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.006, MEM:2666.1M
[11/28 14:26:59    810s] RPlace postIncrNP: Density = 1.004938 -> 1.000000.
[11/28 14:26:59    810s] RPlace postIncrNP Info: Density distribution changes:
[11/28 14:26:59    810s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[11/28 14:26:59    810s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[11/28 14:26:59    810s] [1.00 - 1.05] :	 1 (0.28%) -> 0 (0.00%)
[11/28 14:26:59    810s] [0.95 - 1.00] :	 32 (8.86%) -> 31 (8.59%)
[11/28 14:26:59    810s] [0.90 - 0.95] :	 114 (31.58%) -> 115 (31.86%)
[11/28 14:26:59    810s] [0.85 - 0.90] :	 101 (27.98%) -> 105 (29.09%)
[11/28 14:26:59    810s] [0.80 - 0.85] :	 44 (12.19%) -> 42 (11.63%)
[11/28 14:26:59    810s] Move report: incrNP moves 4823 insts, mean move: 6.38 um, max move: 57.20 um 
[11/28 14:26:59    810s] 	Max move on inst (CORE/FE_OFC2148_n18923): (549.32, 593.60) --> (502.20, 603.68)
[11/28 14:26:59    810s] Finished incrNP (cpu=0:00:03.0, real=0:00:03.0, mem=2666.1M)
[11/28 14:26:59    810s] End of Small incrNP (cpu=0:00:03.0, real=0:00:03.0)
[11/28 14:26:59    810s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2666.1M
[11/28 14:26:59    810s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.001, MEM:2666.1M
[11/28 14:26:59    810s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2666.1M
[11/28 14:26:59    810s] Starting refinePlace ...
[11/28 14:26:59    810s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/28 14:26:59    810s] ** Cut row section cpu time 0:00:00.0.
[11/28 14:26:59    810s]    Spread Effort: high, standalone mode, useDDP on.
[11/28 14:26:59    810s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2666.1MB) @(0:13:31 - 0:13:31).
[11/28 14:26:59    810s] Move report: preRPlace moves 3044 insts, mean move: 1.71 um, max move: 23.10 um 
[11/28 14:26:59    810s] 	Max move on inst (CORE/U29944): (813.44, 492.80) --> (826.46, 502.88)
[11/28 14:26:59    810s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2S
[11/28 14:26:59    810s] 	Violation at original loc: Placement Blockage Violation
[11/28 14:26:59    810s] wireLenOptFixPriorityInst 2663 inst fixed
[11/28 14:26:59    810s] Placement tweakage begins.
[11/28 14:26:59    810s] wire length = 2.063e+06
[11/28 14:26:59    811s] wire length = 2.030e+06
[11/28 14:26:59    811s] Placement tweakage ends.
[11/28 14:26:59    811s] Move report: tweak moves 4539 insts, mean move: 4.53 um, max move: 27.90 um 
[11/28 14:26:59    811s] 	Max move on inst (CORE/U13755): (849.40, 1022.00) --> (877.30, 1022.00)
[11/28 14:26:59    811s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.7, real=0:00:00.0, mem=2681.8MB) @(0:13:31 - 0:13:31).
[11/28 14:26:59    811s] 
[11/28 14:26:59    811s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/28 14:27:00    811s] Move report: legalization moves 146 insts, mean move: 5.69 um, max move: 20.54 um spiral
[11/28 14:27:00    811s] 	Max move on inst (CORE/U29038): (1135.22, 664.16) --> (1119.72, 669.20)
[11/28 14:27:00    811s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=2681.8MB) @(0:13:31 - 0:13:32).
[11/28 14:27:00    811s] Move report: Detail placement moves 6598 insts, mean move: 3.78 um, max move: 27.90 um 
[11/28 14:27:00    811s] 	Max move on inst (CORE/U13755): (849.40, 1022.00) --> (877.30, 1022.00)
[11/28 14:27:00    811s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2681.8MB
[11/28 14:27:00    811s] Statistics of distance of Instance movement in refine placement:
[11/28 14:27:00    811s]   maximum (X+Y) =        57.20 um
[11/28 14:27:00    811s]   inst (CORE/FE_OFC2148_n18923) with max move: (549.32, 593.6) -> (502.2, 603.68)
[11/28 14:27:00    811s]   mean    (X+Y) =         5.93 um
[11/28 14:27:00    811s] Total instances flipped for legalization: 2682
[11/28 14:27:00    811s] Summary Report:
[11/28 14:27:00    811s] Instances move: 8183 (out of 21882 movable)
[11/28 14:27:00    811s] Instances flipped: 2682
[11/28 14:27:00    811s] Mean displacement: 5.93 um
[11/28 14:27:00    811s] Max displacement: 57.20 um (Instance: CORE/FE_OFC2148_n18923) (549.32, 593.6) -> (502.2, 603.68)
[11/28 14:27:00    811s] 	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
[11/28 14:27:00    811s] Total instances moved : 8183
[11/28 14:27:00    811s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.080, REAL:1.075, MEM:2681.8M
[11/28 14:27:00    811s] Total net bbox length = 1.602e+06 (7.901e+05 8.120e+05) (ext = 1.743e+04)
[11/28 14:27:00    811s] Runtime: CPU: 0:00:04.1 REAL: 0:00:04.0 MEM: 2681.8MB
[11/28 14:27:00    811s] [CPU] RefinePlace/total (cpu=0:00:04.1, real=0:00:04.0, mem=2681.8MB) @(0:13:28 - 0:13:32).
[11/28 14:27:00    811s] *** Finished refinePlace (0:13:32 mem=2681.8M) ***
[11/28 14:27:00    811s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.231283.16
[11/28 14:27:00    811s] OPERPROF: Finished RefinePlace at level 1, CPU:4.100, REAL:4.105, MEM:2681.8M
[11/28 14:27:00    811s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2681.8M
[11/28 14:27:00    811s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.036, MEM:2658.8M
[11/28 14:27:00    811s] *** maximum move = 57.20 um ***
[11/28 14:27:00    811s] *** Finished re-routing un-routed nets (2658.8M) ***
[11/28 14:27:00    811s] OPERPROF: Starting DPlace-Init at level 1, MEM:2658.8M
[11/28 14:27:00    811s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2658.8M
[11/28 14:27:00    811s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:2658.8M
[11/28 14:27:00    811s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2658.8M
[11/28 14:27:00    811s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2658.8M
[11/28 14:27:00    811s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.029, MEM:2658.8M
[11/28 14:27:00    812s] 
[11/28 14:27:00    812s] *** Finish Physical Update (cpu=0:00:04.5 real=0:00:05.0 mem=2658.8M) ***
[11/28 14:27:00    812s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.231283.7
[11/28 14:27:00    812s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 88.57
[11/28 14:27:00    812s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.014|0.000|
|reg2reg   |0.003|0.000|
|HEPG      |0.003|0.000|
|All Paths |0.003|0.000|
+----------+-----+-----+

[11/28 14:27:00    812s] Bottom Preferred Layer:
[11/28 14:27:00    812s] +---------------+------------+----------+
[11/28 14:27:00    812s] |     Layer     |    CLK     |   Rule   |
[11/28 14:27:00    812s] +---------------+------------+----------+
[11/28 14:27:00    812s] | metal3 (z=3)  |         85 | default  |
[11/28 14:27:00    812s] +---------------+------------+----------+
[11/28 14:27:00    812s] Via Pillar Rule:
[11/28 14:27:00    812s]     None
[11/28 14:27:00    812s] 
[11/28 14:27:00    812s] *** Finish post-CTS Setup Fixing (cpu=0:00:10.1 real=0:00:10.0 mem=2658.8M) ***
[11/28 14:27:00    812s] 
[11/28 14:27:00    812s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.231283.5
[11/28 14:27:00    812s] Total-nets :: 24534, Stn-nets :: 254, ratio :: 1.0353 %
[11/28 14:27:00    812s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2639.7M
[11/28 14:27:00    812s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.040, MEM:2596.7M
[11/28 14:27:00    812s] TotalInstCnt at PhyDesignMc Destruction: 21,965
[11/28 14:27:00    812s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.17
[11/28 14:27:00    812s] *** TnsOpt #3 [finish] : cpu/real = 0:00:11.1/0:00:11.1 (1.0), totSession cpu/real = 0:13:32.2/0:25:55.2 (0.5), mem = 2596.7M
[11/28 14:27:00    812s] 
[11/28 14:27:00    812s] =============================================================================================
[11/28 14:27:00    812s]  Step TAT Report for TnsOpt #3                                                  20.15-s105_1
[11/28 14:27:00    812s] =============================================================================================
[11/28 14:27:00    812s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:27:00    812s] ---------------------------------------------------------------------------------------------
[11/28 14:27:00    812s] [ RefinePlace            ]      1   0:00:04.5  (  40.3 % )     0:00:04.5 /  0:00:04.5    1.0
[11/28 14:27:00    812s] [ SlackTraversorInit     ]      2   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:27:00    812s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:27:00    812s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:27:00    812s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[11/28 14:27:00    812s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:27:00    812s] [ TransformInit          ]      1   0:00:00.8  (   7.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/28 14:27:00    812s] [ OptimizationStep       ]      1   0:00:00.1  (   1.1 % )     0:00:05.3 /  0:00:05.3    1.0
[11/28 14:27:00    812s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.1 % )     0:00:05.2 /  0:00:05.1    1.0
[11/28 14:27:00    812s] [ OptGetWeight           ]      6   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:27:00    812s] [ OptEval                ]      6   0:00:03.4  (  30.5 % )     0:00:03.4 /  0:00:03.4    1.0
[11/28 14:27:00    812s] [ OptCommit              ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.5
[11/28 14:27:00    812s] [ IncrTimingUpdate       ]     10   0:00:01.0  (   9.1 % )     0:00:01.0 /  0:00:01.0    1.0
[11/28 14:27:00    812s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:27:00    812s] [ IncrDelayCalc          ]     35   0:00:00.4  (   3.2 % )     0:00:00.4 /  0:00:00.3    0.9
[11/28 14:27:00    812s] [ SetupOptGetWorkingSet  ]     18   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 14:27:00    812s] [ SetupOptGetActiveNode  ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:27:00    812s] [ SetupOptSlackGraph     ]      6   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.2
[11/28 14:27:00    812s] [ MISC                   ]          0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    0.9
[11/28 14:27:00    812s] ---------------------------------------------------------------------------------------------
[11/28 14:27:00    812s]  TnsOpt #3 TOTAL                    0:00:11.1  ( 100.0 % )     0:00:11.1 /  0:00:11.1    1.0
[11/28 14:27:00    812s] ---------------------------------------------------------------------------------------------
[11/28 14:27:00    812s] 
[11/28 14:27:00    812s] End: GigaOpt TNS non-legal recovery
[11/28 14:27:00    812s] **INFO: Flow update: Design timing is met.
[11/28 14:27:00    812s] #optDebug: fT-D <X 1 0 0 0>
[11/28 14:27:00    812s] 
[11/28 14:27:00    812s] Active setup views:
[11/28 14:27:00    812s]  av_func_mode_max
[11/28 14:27:00    812s]   Dominating endpoints: 0
[11/28 14:27:00    812s]   Dominating TNS: -0.000
[11/28 14:27:00    812s] 
[11/28 14:27:00    812s] Extraction called for design 'CHIP' of instances=22019 and nets=24536 using extraction engine 'preRoute' .
[11/28 14:27:00    812s] PreRoute RC Extraction called for design CHIP.
[11/28 14:27:00    812s] RC Extraction called in multi-corner(1) mode.
[11/28 14:27:00    812s] RCMode: PreRoute
[11/28 14:27:00    812s]       RC Corner Indexes            0   
[11/28 14:27:00    812s] Capacitance Scaling Factor   : 1.00000 
[11/28 14:27:00    812s] Resistance Scaling Factor    : 1.00000 
[11/28 14:27:00    812s] Clock Cap. Scaling Factor    : 1.00000 
[11/28 14:27:00    812s] Clock Res. Scaling Factor    : 1.00000 
[11/28 14:27:00    812s] Shrink Factor                : 1.00000
[11/28 14:27:00    812s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/28 14:27:00    812s] Using capacitance table file ...
[11/28 14:27:00    812s] RC Grid backup saved.
[11/28 14:27:00    812s] 
[11/28 14:27:00    812s] Trim Metal Layers:
[11/28 14:27:00    812s] LayerId::1 widthSet size::4
[11/28 14:27:00    812s] LayerId::2 widthSet size::4
[11/28 14:27:00    812s] LayerId::3 widthSet size::4
[11/28 14:27:00    812s] LayerId::4 widthSet size::4
[11/28 14:27:00    812s] LayerId::5 widthSet size::4
[11/28 14:27:00    812s] LayerId::6 widthSet size::2
[11/28 14:27:00    812s] Skipped RC grid update for preRoute extraction.
[11/28 14:27:00    812s] eee: pegSigSF::1.070000
[11/28 14:27:00    812s] Initializing multi-corner capacitance tables ... 
[11/28 14:27:00    812s] Initializing multi-corner resistance tables ...
[11/28 14:27:00    812s] eee: l::1 avDens::0.098117 usedTrk::3715.857733 availTrk::37871.638504 sigTrk::3715.857733
[11/28 14:27:00    812s] eee: l::2 avDens::0.226841 usedTrk::8775.403192 availTrk::38685.289618 sigTrk::8775.403192
[11/28 14:27:00    812s] eee: l::3 avDens::0.245270 usedTrk::10450.602197 availTrk::42608.600786 sigTrk::10450.602197
[11/28 14:27:00    812s] eee: l::4 avDens::0.338026 usedTrk::10464.044212 availTrk::30956.341213 sigTrk::10464.044212
[11/28 14:27:00    812s] eee: l::5 avDens::0.310645 usedTrk::10694.792279 availTrk::34427.716439 sigTrk::10694.792279
[11/28 14:27:00    812s] eee: l::6 avDens::0.347354 usedTrk::2322.455912 availTrk::6686.129032 sigTrk::2323.935715
[11/28 14:27:00    812s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:27:00    812s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.487695 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.920400 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 77 ; 
[11/28 14:27:00    812s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2578.164M)
[11/28 14:27:00    812s] Starting delay calculation for Setup views
[11/28 14:27:01    812s] #################################################################################
[11/28 14:27:01    812s] # Design Stage: PreRoute
[11/28 14:27:01    812s] # Design Name: CHIP
[11/28 14:27:01    812s] # Design Mode: 180nm
[11/28 14:27:01    812s] # Analysis Mode: MMMC Non-OCV 
[11/28 14:27:01    812s] # Parasitics Mode: No SPEF/RCDB 
[11/28 14:27:01    812s] # Signoff Settings: SI Off 
[11/28 14:27:01    812s] #################################################################################
[11/28 14:27:01    813s] Calculate delays in BcWc mode...
[11/28 14:27:01    813s] Topological Sorting (REAL = 0:00:00.0, MEM = 2591.1M, InitMEM = 2587.7M)
[11/28 14:27:01    813s] Start delay calculation (fullDC) (1 T). (MEM=2591.08)
[11/28 14:27:01    813s] End AAE Lib Interpolated Model. (MEM=2591.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:27:04    816s] Total number of fetched objects 24548
[11/28 14:27:04    816s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:27:04    816s] End delay calculation. (MEM=2607.5 CPU=0:00:02.9 REAL=0:00:02.0)
[11/28 14:27:04    816s] End delay calculation (fullDC). (MEM=2607.5 CPU=0:00:03.3 REAL=0:00:03.0)
[11/28 14:27:04    816s] *** CDM Built up (cpu=0:00:04.0  real=0:00:03.0  mem= 2607.5M) ***
[11/28 14:27:05    817s] *** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:13:37 mem=2607.5M)
[11/28 14:27:05    817s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Import and model ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Create place DB ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Import place data ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Read instances and placement ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Read nets ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Read nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Import place data ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Create place DB ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Create route DB ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       == Non-default Options ==
[11/28 14:27:05    817s] (I)       Build term to term wires                           : false
[11/28 14:27:05    817s] (I)       Maximum routing layer                              : 6
[11/28 14:27:05    817s] (I)       Number of threads                                  : 1
[11/28 14:27:05    817s] (I)       Method to set GCell size                           : row
[11/28 14:27:05    817s] (I)       Counted 6678 PG shapes. We will not process PG shapes layer by layer.
[11/28 14:27:05    817s] (I)       Started Import route data (1T) ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       ============== Pin Summary ==============
[11/28 14:27:05    817s] (I)       +-------+--------+---------+------------+
[11/28 14:27:05    817s] (I)       | Layer | # pins | % total |      Group |
[11/28 14:27:05    817s] (I)       +-------+--------+---------+------------+
[11/28 14:27:05    817s] (I)       |     1 |  85328 |  100.00 |        Pin |
[11/28 14:27:05    817s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/28 14:27:05    817s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/28 14:27:05    817s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/28 14:27:05    817s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/28 14:27:05    817s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/28 14:27:05    817s] (I)       +-------+--------+---------+------------+
[11/28 14:27:05    817s] (I)       Use row-based GCell size
[11/28 14:27:05    817s] (I)       Use row-based GCell align
[11/28 14:27:05    817s] (I)       GCell unit size   : 5040
[11/28 14:27:05    817s] (I)       GCell multiplier  : 1
[11/28 14:27:05    817s] (I)       GCell row height  : 5040
[11/28 14:27:05    817s] (I)       Actual row height : 5040
[11/28 14:27:05    817s] (I)       GCell align ref   : 240560 240800
[11/28 14:27:05    817s] [NR-eGR] Track table information for default rule: 
[11/28 14:27:05    817s] [NR-eGR] metal1 has no routable track
[11/28 14:27:05    817s] [NR-eGR] metal2 has single uniform track structure
[11/28 14:27:05    817s] [NR-eGR] metal3 has single uniform track structure
[11/28 14:27:05    817s] [NR-eGR] metal4 has single uniform track structure
[11/28 14:27:05    817s] [NR-eGR] metal5 has single uniform track structure
[11/28 14:27:05    817s] [NR-eGR] metal6 has single uniform track structure
[11/28 14:27:05    817s] (I)       ================= Default via ==================
[11/28 14:27:05    817s] (I)       +---+------------------+-----------------------+
[11/28 14:27:05    817s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut       |
[11/28 14:27:05    817s] (I)       +---+------------------+-----------------------+
[11/28 14:27:05    817s] (I)       | 1 |    4  VIA12_VV   |   33  VIA12_HH_2cut_E |
[11/28 14:27:05    817s] (I)       | 2 |    7  VIA23_VH   |   43  VIA23_HH_2cut_E |
[11/28 14:27:05    817s] (I)       | 3 |   11  VIA34_VH   |   53  VIA34_HH_2cut_E |
[11/28 14:27:05    817s] (I)       | 4 |   15  VIA45_VH   |   63  VIA45_HH_2cut_E |
[11/28 14:27:05    817s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N |
[11/28 14:27:05    817s] (I)       +---+------------------+-----------------------+
[11/28 14:27:05    817s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Read routing blockages ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Read instance blockages ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Read PG blockages ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] [NR-eGR] Read 6714 PG shapes
[11/28 14:27:05    817s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Read boundary cut boxes ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] [NR-eGR] #Routing Blockages  : 0
[11/28 14:27:05    817s] [NR-eGR] #Instance Blockages : 3274
[11/28 14:27:05    817s] [NR-eGR] #PG Blockages       : 6714
[11/28 14:27:05    817s] [NR-eGR] #Halo Blockages     : 0
[11/28 14:27:05    817s] [NR-eGR] #Boundary Blockages : 0
[11/28 14:27:05    817s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Read blackboxes ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/28 14:27:05    817s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Read prerouted ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] [NR-eGR] Num Prerouted Nets = 84  Num Prerouted Wires = 7371
[11/28 14:27:05    817s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Read unlegalized nets ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Read nets ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] [NR-eGR] Read numTotalNets=24534  numIgnoredNets=84
[11/28 14:27:05    817s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Set up via pillars ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       early_global_route_priority property id does not exist.
[11/28 14:27:05    817s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Model blockages into capacity
[11/28 14:27:05    817s] (I)       Read Num Blocks=9988  Num Prerouted Wires=7371  Num CS=0
[11/28 14:27:05    817s] (I)       Started Initialize 3D capacity ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Layer 1 (V) : #blockages 6254 : #preroutes 3375
[11/28 14:27:05    817s] (I)       Layer 2 (H) : #blockages 2442 : #preroutes 3456
[11/28 14:27:05    817s] (I)       Layer 3 (V) : #blockages 739 : #preroutes 534
[11/28 14:27:05    817s] (I)       Layer 4 (H) : #blockages 281 : #preroutes 6
[11/28 14:27:05    817s] (I)       Layer 5 (V) : #blockages 272 : #preroutes 0
[11/28 14:27:05    817s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       -- layer congestion ratio --
[11/28 14:27:05    817s] (I)       Layer 1 : 0.100000
[11/28 14:27:05    817s] (I)       Layer 2 : 0.700000
[11/28 14:27:05    817s] (I)       Layer 3 : 0.700000
[11/28 14:27:05    817s] (I)       Layer 4 : 0.700000
[11/28 14:27:05    817s] (I)       Layer 5 : 0.700000
[11/28 14:27:05    817s] (I)       Layer 6 : 0.700000
[11/28 14:27:05    817s] (I)       ----------------------------
[11/28 14:27:05    817s] (I)       Number of ignored nets                =     84
[11/28 14:27:05    817s] (I)       Number of connected nets              =      0
[11/28 14:27:05    817s] (I)       Number of fixed nets                  =     84.  Ignored: Yes
[11/28 14:27:05    817s] (I)       Number of clock nets                  =     85.  Ignored: No
[11/28 14:27:05    817s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/28 14:27:05    817s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/28 14:27:05    817s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 14:27:05    817s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/28 14:27:05    817s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/28 14:27:05    817s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 14:27:05    817s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 14:27:05    817s] (I)       Finished Import route data (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Create route DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Read aux data ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Others data preparation ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Create route kernel ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Ndr track 0 does not exist
[11/28 14:27:05    817s] (I)       Ndr track 0 does not exist
[11/28 14:27:05    817s] (I)       ---------------------Grid Graph Info--------------------
[11/28 14:27:05    817s] (I)       Routing area        : (0, 0) - (1434680, 1434680)
[11/28 14:27:05    817s] (I)       Core area           : (240560, 240800) - (1194120, 1193360)
[11/28 14:27:05    817s] (I)       Site width          :   620  (dbu)
[11/28 14:27:05    817s] (I)       Row height          :  5040  (dbu)
[11/28 14:27:05    817s] (I)       GCell row height    :  5040  (dbu)
[11/28 14:27:05    817s] (I)       GCell width         :  5040  (dbu)
[11/28 14:27:05    817s] (I)       GCell height        :  5040  (dbu)
[11/28 14:27:05    817s] (I)       Grid                :   284   284     6
[11/28 14:27:05    817s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/28 14:27:05    817s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/28 14:27:05    817s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/28 14:27:05    817s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/28 14:27:05    817s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/28 14:27:05    817s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/28 14:27:05    817s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/28 14:27:05    817s] (I)       First track coord   :     0   310   280   310   280  2790
[11/28 14:27:05    817s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/28 14:27:05    817s] (I)       Total num of tracks :     0  2314  2562  2314  2562   578
[11/28 14:27:05    817s] (I)       Num of masks        :     1     1     1     1     1     1
[11/28 14:27:05    817s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/28 14:27:05    817s] (I)       --------------------------------------------------------
[11/28 14:27:05    817s] 
[11/28 14:27:05    817s] [NR-eGR] ============ Routing rule table ============
[11/28 14:27:05    817s] [NR-eGR] Rule id: 0  Nets: 24423 
[11/28 14:27:05    817s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/28 14:27:05    817s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/28 14:27:05    817s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:27:05    817s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:27:05    817s] [NR-eGR] Rule id: 1  Nets: 0 
[11/28 14:27:05    817s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/28 14:27:05    817s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[11/28 14:27:05    817s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[11/28 14:27:05    817s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:27:05    817s] [NR-eGR] ========================================
[11/28 14:27:05    817s] [NR-eGR] 
[11/28 14:27:05    817s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/28 14:27:05    817s] (I)       blocked tracks on layer2 : = 324659 / 657176 (49.40%)
[11/28 14:27:05    817s] (I)       blocked tracks on layer3 : = 351357 / 727608 (48.29%)
[11/28 14:27:05    817s] (I)       blocked tracks on layer4 : = 218535 / 657176 (33.25%)
[11/28 14:27:05    817s] (I)       blocked tracks on layer5 : = 190552 / 727608 (26.19%)
[11/28 14:27:05    817s] (I)       blocked tracks on layer6 : = 44069 / 164152 (26.85%)
[11/28 14:27:05    817s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Import and model ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Reset routing kernel
[11/28 14:27:05    817s] (I)       Started Global Routing ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Initialization ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       totalPins=82441  totalGlobalPin=76421 (92.70%)
[11/28 14:27:05    817s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Net group 1 ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Generate topology ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       total 2D Cap : 1830502 = (925877 H, 904625 V)
[11/28 14:27:05    817s] [NR-eGR] Layer group 1: route 24423 net(s) in layer range [2, 6]
[11/28 14:27:05    817s] (I)       
[11/28 14:27:05    817s] (I)       ============  Phase 1a Route ============
[11/28 14:27:05    817s] (I)       Started Phase 1a ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Pattern routing (1T) ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Pattern routing (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/28 14:27:05    817s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Usage: 379985 = (186636 H, 193349 V) = (20.16% H, 21.37% V) = (9.406e+05um H, 9.745e+05um V)
[11/28 14:27:05    817s] (I)       Started Add via demand to 2D ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       
[11/28 14:27:05    817s] (I)       ============  Phase 1b Route ============
[11/28 14:27:05    817s] (I)       Started Phase 1b ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Monotonic routing (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Usage: 380975 = (187070 H, 193905 V) = (20.20% H, 21.43% V) = (9.428e+05um H, 9.773e+05um V)
[11/28 14:27:05    817s] (I)       Overflow of layer group 1: 0.36% H + 1.32% V. EstWL: 1.920114e+06um
[11/28 14:27:05    817s] (I)       Congestion metric : 0.36%H 1.32%V, 1.68%HV
[11/28 14:27:05    817s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/28 14:27:05    817s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       
[11/28 14:27:05    817s] (I)       ============  Phase 1c Route ============
[11/28 14:27:05    817s] (I)       Started Phase 1c ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Two level routing ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Level2 Grid: 57 x 57
[11/28 14:27:05    817s] (I)       Started Two Level Routing ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Usage: 380975 = (187070 H, 193905 V) = (20.20% H, 21.43% V) = (9.428e+05um H, 9.773e+05um V)
[11/28 14:27:05    817s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       
[11/28 14:27:05    817s] (I)       ============  Phase 1d Route ============
[11/28 14:27:05    817s] (I)       Started Phase 1d ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Detoured routing ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Usage: 381013 = (187071 H, 193942 V) = (20.20% H, 21.44% V) = (9.428e+05um H, 9.775e+05um V)
[11/28 14:27:05    817s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       
[11/28 14:27:05    817s] (I)       ============  Phase 1e Route ============
[11/28 14:27:05    817s] (I)       Started Phase 1e ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Route legalization ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Usage: 381013 = (187071 H, 193942 V) = (20.20% H, 21.44% V) = (9.428e+05um H, 9.775e+05um V)
[11/28 14:27:05    817s] [NR-eGR] Early Global Route overflow of layer group 1: 0.30% H + 1.19% V. EstWL: 1.920306e+06um
[11/28 14:27:05    817s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       
[11/28 14:27:05    817s] (I)       ============  Phase 1l Route ============
[11/28 14:27:05    817s] (I)       Started Phase 1l ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Started Layer assignment (1T) ( Curr Mem: 2607.50 MB )
[11/28 14:27:05    817s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2607.51 MB )
[11/28 14:27:05    817s] (I)       Finished Layer assignment (1T) ( CPU: 0.23 sec, Real: 0.19 sec, Curr Mem: 2615.51 MB )
[11/28 14:27:05    817s] (I)       Finished Phase 1l ( CPU: 0.24 sec, Real: 0.19 sec, Curr Mem: 2615.51 MB )
[11/28 14:27:05    817s] (I)       Finished Net group 1 ( CPU: 0.40 sec, Real: 0.36 sec, Curr Mem: 2615.51 MB )
[11/28 14:27:05    817s] (I)       Started Clean cong LA ( Curr Mem: 2615.51 MB )
[11/28 14:27:05    817s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2615.51 MB )
[11/28 14:27:05    817s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/28 14:27:05    817s] (I)       Layer  2:     338514    114765      1910      282492      370854    (43.24%) 
[11/28 14:27:05    817s] (I)       Layer  3:     382529    108619       497      305253      418095    (42.20%) 
[11/28 14:27:05    817s] (I)       Layer  4:     444521    112262       599      195860      457485    (29.98%) 
[11/28 14:27:05    817s] (I)       Layer  5:     543010    105426       149      168462      554886    (23.29%) 
[11/28 14:27:05    817s] (I)       Layer  6:     121218     23566       307       40226      123110    (24.63%) 
[11/28 14:27:05    817s] (I)       Total:       1829792    464638      3462      992293     1924430    (34.02%) 
[11/28 14:27:05    817s] (I)       
[11/28 14:27:05    817s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 14:27:05    817s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/28 14:27:05    817s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/28 14:27:05    817s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[11/28 14:27:05    817s] [NR-eGR] --------------------------------------------------------------------------------
[11/28 14:27:05    817s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/28 14:27:05    817s] [NR-eGR]  metal2  (2)      1246( 2.73%)       108( 0.24%)         0( 0.00%)   ( 2.97%) 
[11/28 14:27:05    817s] [NR-eGR]  metal3  (3)       291( 0.63%)        34( 0.07%)         4( 0.01%)   ( 0.71%) 
[11/28 14:27:05    817s] [NR-eGR]  metal4  (4)       442( 0.79%)        18( 0.03%)         0( 0.00%)   ( 0.82%) 
[11/28 14:27:05    817s] [NR-eGR]  metal5  (5)       112( 0.18%)         6( 0.01%)         0( 0.00%)   ( 0.19%) 
[11/28 14:27:05    817s] [NR-eGR]  metal6  (6)       266( 0.44%)         3( 0.00%)         0( 0.00%)   ( 0.44%) 
[11/28 14:27:05    817s] [NR-eGR] --------------------------------------------------------------------------------
[11/28 14:27:05    817s] [NR-eGR] Total             2357( 0.87%)       169( 0.06%)         4( 0.00%)   ( 0.93%) 
[11/28 14:27:05    817s] [NR-eGR] 
[11/28 14:27:05    817s] (I)       Finished Global Routing ( CPU: 0.41 sec, Real: 0.37 sec, Curr Mem: 2615.51 MB )
[11/28 14:27:05    817s] (I)       Started Export 3D cong map ( Curr Mem: 2615.51 MB )
[11/28 14:27:05    817s] (I)       total 2D Cap : 1832868 = (927127 H, 905741 V)
[11/28 14:27:05    817s] (I)       Started Export 2D cong map ( Curr Mem: 2615.51 MB )
[11/28 14:27:05    817s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.28% H + 0.77% V
[11/28 14:27:05    817s] [NR-eGR] Overflow after Early Global Route 0.37% H + 0.88% V
[11/28 14:27:05    817s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2615.51 MB )
[11/28 14:27:05    817s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2615.51 MB )
[11/28 14:27:05    817s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.53 sec, Real: 0.49 sec, Curr Mem: 2615.51 MB )
[11/28 14:27:05    817s] OPERPROF: Starting HotSpotCal at level 1, MEM:2615.5M
[11/28 14:27:05    817s] [hotspot] +------------+---------------+---------------+
[11/28 14:27:05    817s] [hotspot] |            |   max hotspot | total hotspot |
[11/28 14:27:05    817s] [hotspot] +------------+---------------+---------------+
[11/28 14:27:05    817s] [hotspot] | normalized |          4.98 |          9.44 |
[11/28 14:27:05    817s] [hotspot] +------------+---------------+---------------+
[11/28 14:27:05    817s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.98, normalized total congestion hotspot area = 9.44 (area is in unit of 4 std-cell row bins)
[11/28 14:27:05    817s] [hotspot] max/total 4.98/9.44, big hotspot (>10) total 3.93
[11/28 14:27:05    817s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[11/28 14:27:05    817s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:27:05    817s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/28 14:27:05    817s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:27:05    817s] [hotspot] |  1  |   648.80   528.08   729.44   608.72 |        4.33   |
[11/28 14:27:05    817s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:27:05    817s] [hotspot] |  2  |   568.16   528.08   648.80   608.72 |        3.67   |
[11/28 14:27:05    817s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:27:05    817s] [hotspot] |  3  |   729.44   528.08   810.08   608.72 |        0.92   |
[11/28 14:27:05    817s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:27:05    817s] [hotspot] |  4  |   810.08   568.40   890.72   649.04 |        0.52   |
[11/28 14:27:05    817s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:27:05    817s] Top 4 hotspots total area: 9.44
[11/28 14:27:05    817s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.006, MEM:2615.5M
[11/28 14:27:05    817s] Reported timing to dir ./timingReports
[11/28 14:27:05    817s] **optDesign ... cpu = 0:01:34, real = 0:01:34, mem = 1826.9M, totSessionCpu=0:13:38 **
[11/28 14:27:05    817s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2563.5M
[11/28 14:27:05    817s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.014, MEM:2563.5M
[11/28 14:27:07    818s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.014  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:27:07    818s] Density: 88.573%
Routing Overflow: 0.37% H and 0.88% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:35, real = 0:01:36, mem = 1828.1M, totSessionCpu=0:13:39 **
[11/28 14:27:07    818s] 
[11/28 14:27:07    818s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:27:07    818s] Deleting Lib Analyzer.
[11/28 14:27:07    818s] 
[11/28 14:27:07    818s] TimeStamp Deleting Cell Server End ...
[11/28 14:27:07    818s] *** Finished optDesign ***
[11/28 14:27:07    818s] 
[11/28 14:27:07    818s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:44 real=  0:01:44)
[11/28 14:27:07    818s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:18.4 real=0:00:18.4)
[11/28 14:27:07    818s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:07.2 real=0:00:07.2)
[11/28 14:27:07    818s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:28.7 real=0:00:28.7)
[11/28 14:27:07    818s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:04.1 real=0:00:04.1)
[11/28 14:27:07    818s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:18.5 real=0:00:18.5)
[11/28 14:27:07    818s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 14:27:07    818s] Info: pop threads available for lower-level modules during optimization.
[11/28 14:27:07    818s] Info: Destroy the CCOpt slew target map.
[11/28 14:27:07    818s] clean pInstBBox. size 0
[11/28 14:27:07    818s] Set place::cacheFPlanSiteMark to 0
[11/28 14:27:07    818s] All LLGs are deleted
[11/28 14:27:07    818s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2578.8M
[11/28 14:27:07    818s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2578.8M
[11/28 14:27:07    818s] 
[11/28 14:27:07    818s] *** Summary of all messages that are not suppressed in this session:
[11/28 14:27:07    818s] Severity  ID               Count  Summary                                  
[11/28 14:27:07    818s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/28 14:27:07    818s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[11/28 14:27:07    818s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[11/28 14:27:07    818s] WARNING   IMPCCOPT-2340        1  Unfixable transition violation found at ...
[11/28 14:27:07    818s] WARNING   IMPCCOPT-2406       14  Clock halo disabled on instance '%s'. To...
[11/28 14:27:07    818s] WARNING   IMPCCOPT-2171       14  Unable to get/extract RC parasitics for ...
[11/28 14:27:07    818s] WARNING   IMPCCOPT-2169       14  Cannot extract parasitics for %s net '%s...
[11/28 14:27:07    818s] WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
[11/28 14:27:07    818s] WARNING   IMPCCOPT-5043        1  Found a non-standard cell %s (%s). Its p...
[11/28 14:27:07    818s] WARNING   IMPCCOPT-2256        1  CCOpt post-route optimization found lega...
[11/28 14:27:07    818s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[11/28 14:27:07    818s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[11/28 14:27:07    818s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[11/28 14:27:07    818s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[11/28 14:27:07    818s] *** Message Summary: 55 warning(s), 0 error(s)
[11/28 14:27:07    818s] 
[11/28 14:27:07    818s] *** ccopt_design #1 [finish] : cpu/real = 0:02:10.8/0:02:11.6 (1.0), totSession cpu/real = 0:13:38.7/0:26:02.6 (0.5), mem = 2578.8M
[11/28 14:27:07    818s] 
[11/28 14:27:07    818s] =============================================================================================
[11/28 14:27:07    818s]  Final TAT Report for ccopt_design #1                                           20.15-s105_1
[11/28 14:27:07    818s] =============================================================================================
[11/28 14:27:07    818s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:27:07    818s] ---------------------------------------------------------------------------------------------
[11/28 14:27:07    818s] [ InitOpt                ]      1   0:00:01.8  (   1.4 % )     0:00:06.2 /  0:00:06.2    1.0
[11/28 14:27:07    818s] [ WnsOpt                 ]      1   0:00:08.7  (   6.6 % )     0:00:28.6 /  0:00:28.6    1.0
[11/28 14:27:07    818s] [ TnsOpt                 ]      2   0:00:10.1  (   7.7 % )     0:00:15.2 /  0:00:15.1    1.0
[11/28 14:27:07    818s] [ GlobalOpt              ]      1   0:00:18.3  (  13.9 % )     0:00:18.3 /  0:00:18.3    1.0
[11/28 14:27:07    818s] [ DrvOpt                 ]      2   0:00:04.9  (   3.8 % )     0:00:04.9 /  0:00:04.9    1.0
[11/28 14:27:07    818s] [ AreaOpt                ]      2   0:00:20.9  (  15.9 % )     0:00:21.4 /  0:00:21.4    1.0
[11/28 14:27:07    818s] [ ViewPruning            ]      8   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:27:07    818s] [ IncrReplace            ]      1   0:00:01.0  (   0.8 % )     0:00:01.0 /  0:00:01.0    1.0
[11/28 14:27:07    818s] [ RefinePlace            ]      5   0:00:11.0  (   8.4 % )     0:00:11.0 /  0:00:11.0    1.0
[11/28 14:27:07    818s] [ EarlyGlobalRoute       ]      7   0:00:04.5  (   3.4 % )     0:00:04.5 /  0:00:04.5    1.0
[11/28 14:27:07    818s] [ ExtractRC              ]      5   0:00:00.7  (   0.6 % )     0:00:00.7 /  0:00:00.7    1.0
[11/28 14:27:07    818s] [ TimingUpdate           ]      4   0:00:00.7  (   0.6 % )     0:00:08.4 /  0:00:08.4    1.0
[11/28 14:27:07    818s] [ FullDelayCalc          ]      3   0:00:11.4  (   8.6 % )     0:00:11.4 /  0:00:11.4    1.0
[11/28 14:27:07    818s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.1 % )     0:00:06.3 /  0:00:05.4    0.9
[11/28 14:27:07    818s] [ TimingReport           ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:27:07    818s] [ DrvReport              ]      2   0:00:01.8  (   1.4 % )     0:00:01.8 /  0:00:00.9    0.5
[11/28 14:27:07    818s] [ GenerateReports        ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    0.9
[11/28 14:27:07    818s] [ SlackTraversorInit     ]      7   0:00:00.6  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 14:27:07    818s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:27:07    818s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:27:07    818s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:27:07    818s] [ ReportTranViolation    ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:27:07    818s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:27:07    818s] [ ReportFanoutViolation  ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:27:07    818s] [ DetailRoute            ]      1   0:00:07.8  (   5.9 % )     0:00:07.8 /  0:00:07.8    1.0
[11/28 14:27:07    818s] [ MISC                   ]          0:00:26.0  (  19.8 % )     0:00:26.0 /  0:00:26.0    1.0
[11/28 14:27:07    818s] ---------------------------------------------------------------------------------------------
[11/28 14:27:07    818s]  ccopt_design #1 TOTAL              0:02:11.6  ( 100.0 % )     0:02:11.6 /  0:02:10.8    1.0
[11/28 14:27:07    818s] ---------------------------------------------------------------------------------------------
[11/28 14:27:07    818s] 
[11/28 14:27:07    818s] #% End ccopt_design (date=11/28 14:27:07, total cpu=0:02:11, real=0:02:11, peak res=1942.3M, current mem=1764.8M)
[11/28 14:27:07    818s] <CMD> saveDesign ./DBS/CHIP_CTS.inn
[11/28 14:27:08    818s] #% Begin save design ... (date=11/28 14:27:08, mem=1764.8M)
[11/28 14:27:08    818s] % Begin Save ccopt configuration ... (date=11/28 14:27:08, mem=1764.8M)
[11/28 14:27:08    818s] % End Save ccopt configuration ... (date=11/28 14:27:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1765.7M, current mem=1765.7M)
[11/28 14:27:08    818s] % Begin Save netlist data ... (date=11/28 14:27:08, mem=1765.7M)
[11/28 14:27:08    818s] Writing Binary DB to ./DBS/CHIP_CTS.inn.dat.tmp/CHIP.v.bin in single-threaded mode...
[11/28 14:27:08    819s] % End Save netlist data ... (date=11/28 14:27:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1765.7M, current mem=1765.7M)
[11/28 14:27:08    819s] Saving symbol-table file ...
[11/28 14:27:08    819s] Saving congestion map file ./DBS/CHIP_CTS.inn.dat.tmp/CHIP.route.congmap.gz ...
[11/28 14:27:08    819s] % Begin Save AAE data ... (date=11/28 14:27:08, mem=1766.1M)
[11/28 14:27:08    819s] Saving AAE Data ...
[11/28 14:27:08    819s] % End Save AAE data ... (date=11/28 14:27:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1766.1M, current mem=1766.1M)
[11/28 14:27:08    819s] Saving preference file ./DBS/CHIP_CTS.inn.dat.tmp/gui.pref.tcl ...
[11/28 14:27:08    819s] Saving mode setting ...
[11/28 14:27:09    819s] Saving global file ...
[11/28 14:27:09    819s] % Begin Save floorplan data ... (date=11/28 14:27:09, mem=1766.1M)
[11/28 14:27:09    819s] Saving floorplan file ...
[11/28 14:27:09    819s] % End Save floorplan data ... (date=11/28 14:27:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1766.1M, current mem=1766.1M)
[11/28 14:27:09    819s] Saving PG file ./DBS/CHIP_CTS.inn.dat.tmp/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Nov 28 14:27:09 2024)
[11/28 14:27:09    819s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2524.3M) ***
[11/28 14:27:09    819s] Saving Drc markers ...
[11/28 14:27:09    819s] ... No Drc file written since there is no markers found.
[11/28 14:27:09    819s] % Begin Save placement data ... (date=11/28 14:27:09, mem=1766.1M)
[11/28 14:27:09    819s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/28 14:27:09    819s] Save Adaptive View Pruning View Names to Binary file
[11/28 14:27:09    819s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2527.3M) ***
[11/28 14:27:09    819s] % End Save placement data ... (date=11/28 14:27:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1766.1M, current mem=1766.1M)
[11/28 14:27:09    819s] % Begin Save routing data ... (date=11/28 14:27:09, mem=1766.1M)
[11/28 14:27:09    819s] Saving route file ...
[11/28 14:27:10    819s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=2524.3M) ***
[11/28 14:27:10    819s] % End Save routing data ... (date=11/28 14:27:10, total cpu=0:00:00.2, real=0:00:01.0, peak res=1766.3M, current mem=1766.3M)
[11/28 14:27:10    819s] Saving property file ./DBS/CHIP_CTS.inn.dat.tmp/CHIP.prop
[11/28 14:27:10    819s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2527.3M) ***
[11/28 14:27:10    819s] #Saving pin access data to file ./DBS/CHIP_CTS.inn.dat.tmp/CHIP.apa ...
[11/28 14:27:10    819s] #
[11/28 14:27:10    819s] Saving rc congestion map ./DBS/CHIP_CTS.inn.dat.tmp/CHIP.congmap.gz ...
[11/28 14:27:11    820s] % Begin Save power constraints data ... (date=11/28 14:27:11, mem=1766.4M)
[11/28 14:27:11    820s] % End Save power constraints data ... (date=11/28 14:27:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1766.4M, current mem=1766.4M)
[11/28 14:27:11    820s] Generated self-contained design CHIP_CTS.inn.dat.tmp
[11/28 14:27:11    820s] #% End save design ... (date=11/28 14:27:11, total cpu=0:00:01.5, real=0:00:03.0, peak res=1766.7M, current mem=1766.7M)
[11/28 14:27:11    820s] *** Message Summary: 0 warning(s), 0 error(s)
[11/28 14:27:11    820s] 
[11/28 14:27:24    821s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/28 14:27:24    821s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
[11/28 14:27:24    821s] *** timeDesign #3 [begin] : totSession cpu/real = 0:13:41.2/0:26:19.2 (0.5), mem = 2533.6M
[11/28 14:27:24    821s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2533.6M
[11/28 14:27:24    821s] All LLGs are deleted
[11/28 14:27:24    821s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2533.6M
[11/28 14:27:24    821s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2533.6M
[11/28 14:27:24    821s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2533.6M
[11/28 14:27:24    821s] Start to check current routing status for nets...
[11/28 14:27:24    821s] All nets are already routed correctly.
[11/28 14:27:24    821s] End to check current routing status for nets (mem=2533.6M)
[11/28 14:27:24    821s] Effort level <high> specified for reg2reg path_group
[11/28 14:27:25    821s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2535.6M
[11/28 14:27:25    821s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2535.6M
[11/28 14:27:25    821s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2535.6M
[11/28 14:27:25    821s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.009, MEM:2535.6M
[11/28 14:27:25    821s] Fast DP-INIT is on for default
[11/28 14:27:25    821s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:2535.6M
[11/28 14:27:25    821s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.031, MEM:2535.6M
[11/28 14:27:25    821s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2535.6M
[11/28 14:27:25    821s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2535.6M
[11/28 14:27:27    823s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.014  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:27:27    823s] Density: 88.573%
Routing Overflow: 0.37% H and 0.88% V
------------------------------------------------------------------
Reported timing to dir timingReports
[11/28 14:27:27    823s] Total CPU time: 2.07 sec
[11/28 14:27:27    823s] Total Real time: 3.0 sec
[11/28 14:27:27    823s] Total Memory Usage: 2533.585938 Mbytes
[11/28 14:27:27    823s] *** timeDesign #3 [finish] : cpu/real = 0:00:02.1/0:00:03.2 (0.7), totSession cpu/real = 0:13:43.2/0:26:22.4 (0.5), mem = 2533.6M
[11/28 14:27:27    823s] 
[11/28 14:27:27    823s] =============================================================================================
[11/28 14:27:27    823s]  Final TAT Report for timeDesign #3                                             20.15-s105_1
[11/28 14:27:27    823s] =============================================================================================
[11/28 14:27:27    823s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:27:27    823s] ---------------------------------------------------------------------------------------------
[11/28 14:27:27    823s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:27:27    823s] [ TimingUpdate           ]      1   0:00:00.4  (  11.8 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:27:27    823s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.2 % )     0:00:02.6 /  0:00:01.5    0.6
[11/28 14:27:27    823s] [ TimingReport           ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:27:27    823s] [ DrvReport              ]      1   0:00:01.7  (  54.1 % )     0:00:01.7 /  0:00:00.7    0.4
[11/28 14:27:27    823s] [ GenerateReports        ]      1   0:00:00.3  (  10.4 % )     0:00:00.3 /  0:00:00.3    0.9
[11/28 14:27:27    823s] [ MISC                   ]          0:00:00.6  (  19.1 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 14:27:27    823s] ---------------------------------------------------------------------------------------------
[11/28 14:27:27    823s]  timeDesign #3 TOTAL                0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:02.1    0.7
[11/28 14:27:27    823s] ---------------------------------------------------------------------------------------------
[11/28 14:27:27    823s] 
[11/28 14:27:27    823s] Info: pop threads available for lower-level modules during optimization.
[11/28 14:28:19    825s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/28 14:28:19    825s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
[11/28 14:28:19    825s] *** timeDesign #4 [begin] : totSession cpu/real = 0:13:45.9/0:27:14.1 (0.5), mem = 2533.6M
[11/28 14:28:19    826s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2516.1M
[11/28 14:28:19    826s] All LLGs are deleted
[11/28 14:28:19    826s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2516.1M
[11/28 14:28:19    826s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2516.1M
[11/28 14:28:19    826s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2516.1M
[11/28 14:28:19    826s] Start to check current routing status for nets...
[11/28 14:28:19    826s] All nets are already routed correctly.
[11/28 14:28:19    826s] End to check current routing status for nets (mem=2516.1M)
[11/28 14:28:19    826s] Effort level <high> specified for reg2reg path_group
[11/28 14:28:20    826s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2526.1M
[11/28 14:28:20    826s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2526.1M
[11/28 14:28:20    826s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2526.1M
[11/28 14:28:20    826s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:2526.1M
[11/28 14:28:20    826s] Fast DP-INIT is on for default
[11/28 14:28:20    826s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:2526.1M
[11/28 14:28:20    826s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2526.1M
[11/28 14:28:20    826s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2526.1M
[11/28 14:28:20    826s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:2526.1M
[11/28 14:28:20    826s] Starting delay calculation for Hold views
[11/28 14:28:20    826s] #################################################################################
[11/28 14:28:20    826s] # Design Stage: PreRoute
[11/28 14:28:20    826s] # Design Name: CHIP
[11/28 14:28:20    826s] # Design Mode: 180nm
[11/28 14:28:20    826s] # Analysis Mode: MMMC Non-OCV 
[11/28 14:28:20    826s] # Parasitics Mode: No SPEF/RCDB 
[11/28 14:28:20    826s] # Signoff Settings: SI Off 
[11/28 14:28:20    826s] #################################################################################
[11/28 14:28:20    826s] Calculate delays in BcWc mode...
[11/28 14:28:20    826s] Topological Sorting (REAL = 0:00:00.0, MEM = 2539.0M, InitMEM = 2535.6M)
[11/28 14:28:20    826s] Start delay calculation (fullDC) (1 T). (MEM=2538.99)
[11/28 14:28:20    826s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[11/28 14:28:20    826s] End AAE Lib Interpolated Model. (MEM=2538.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:28:24    830s] Total number of fetched objects 24548
[11/28 14:28:24    830s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 14:28:24    830s] End delay calculation. (MEM=2563.42 CPU=0:00:03.3 REAL=0:00:04.0)
[11/28 14:28:24    830s] End delay calculation (fullDC). (MEM=2563.42 CPU=0:00:03.8 REAL=0:00:04.0)
[11/28 14:28:24    830s] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 2563.4M) ***
[11/28 14:28:24    831s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:13:51 mem=2563.4M)
[11/28 14:28:24    831s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 av_func_mode_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.398  |  0.164  | -0.398  |
|           TNS (ns):| -36.835 |  0.000  | -36.835 |
|    Violating Paths:|   152   |    0    |   152   |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:28:24    831s] Density: 88.573%
Routing Overflow: 0.37% H and 0.88% V
------------------------------------------------------------------
Reported timing to dir timingReports
[11/28 14:28:24    831s] Total CPU time: 5.43 sec
[11/28 14:28:24    831s] Total Real time: 5.0 sec
[11/28 14:28:24    831s] Total Memory Usage: 2492.894531 Mbytes
[11/28 14:28:24    831s] *** timeDesign #4 [finish] : cpu/real = 0:00:05.4/0:00:05.5 (1.0), totSession cpu/real = 0:13:51.4/0:27:19.6 (0.5), mem = 2492.9M
[11/28 14:28:24    831s] 
[11/28 14:28:24    831s] =============================================================================================
[11/28 14:28:24    831s]  Final TAT Report for timeDesign #4                                             20.15-s105_1
[11/28 14:28:24    831s] =============================================================================================
[11/28 14:28:24    831s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:28:24    831s] ---------------------------------------------------------------------------------------------
[11/28 14:28:24    831s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:28:24    831s] [ TimingUpdate           ]      1   0:00:00.4  (   6.5 % )     0:00:04.2 /  0:00:04.2    1.0
[11/28 14:28:24    831s] [ FullDelayCalc          ]      1   0:00:03.9  (  71.1 % )     0:00:03.9 /  0:00:03.9    1.0
[11/28 14:28:24    831s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.8 % )     0:00:04.5 /  0:00:04.5    1.0
[11/28 14:28:24    831s] [ TimingReport           ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:28:24    831s] [ GenerateReports        ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.1    0.8
[11/28 14:28:24    831s] [ MISC                   ]          0:00:00.9  (  17.3 % )     0:00:00.9 /  0:00:00.9    1.0
[11/28 14:28:24    831s] ---------------------------------------------------------------------------------------------
[11/28 14:28:24    831s]  timeDesign #4 TOTAL                0:00:05.5  ( 100.0 % )     0:00:05.5 /  0:00:05.4    1.0
[11/28 14:28:24    831s] ---------------------------------------------------------------------------------------------
[11/28 14:28:24    831s] 
[11/28 14:28:40    832s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[11/28 14:28:40    832s] <CMD> optDesign -postCTS -hold
[11/28 14:28:40    832s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1727.7M, totSessionCpu=0:13:52 **
[11/28 14:28:40    832s] **INFO: User settings:
[11/28 14:28:40    832s] setDesignMode -process                      180
[11/28 14:28:40    832s] setExtractRCMode -coupling_c_th             3
[11/28 14:28:40    832s] setExtractRCMode -engine                    preRoute
[11/28 14:28:40    832s] setExtractRCMode -relative_c_th             0.03
[11/28 14:28:40    832s] setExtractRCMode -total_c_th                5
[11/28 14:28:40    832s] setUsefulSkewMode -ecoRoute                 false
[11/28 14:28:40    832s] setDelayCalMode -enable_high_fanout         true
[11/28 14:28:40    832s] setDelayCalMode -eng_copyNetPropToNewNet    true
[11/28 14:28:40    832s] setDelayCalMode -engine                     aae
[11/28 14:28:40    832s] setDelayCalMode -ignoreNetLoad              false
[11/28 14:28:40    832s] setDelayCalMode -socv_accuracy_mode         low
[11/28 14:28:40    832s] setOptMode -activeSetupViews                { av_func_mode_max }
[11/28 14:28:40    832s] setOptMode -autoSetupViews                  { av_func_mode_max}
[11/28 14:28:40    832s] setOptMode -autoTDGRSetupViews              { av_func_mode_max}
[11/28 14:28:40    832s] setOptMode -drcMargin                       0
[11/28 14:28:40    832s] setOptMode -fixCap                          true
[11/28 14:28:40    832s] setOptMode -fixDrc                          true
[11/28 14:28:40    832s] setOptMode -fixFanoutLoad                   true
[11/28 14:28:40    832s] setOptMode -fixTran                         true
[11/28 14:28:40    832s] setOptMode -optimizeFF                      true
[11/28 14:28:40    832s] setOptMode -preserveAllSequential           false
[11/28 14:28:40    832s] setOptMode -setupTargetSlack                0
[11/28 14:28:40    832s] setPlaceMode -place_design_floorplan_mode   false
[11/28 14:28:40    832s] setPlaceMode -place_detail_preroute_as_obs  {2 3}
[11/28 14:28:40    832s] setAnalysisMode -analysisType               bcwc
[11/28 14:28:40    832s] setAnalysisMode -checkType                  setup
[11/28 14:28:40    832s] setAnalysisMode -clkSrcPath                 true
[11/28 14:28:40    832s] setAnalysisMode -clockPropagation           sdcControl
[11/28 14:28:40    832s] setAnalysisMode -skew                       true
[11/28 14:28:40    832s] setAnalysisMode -usefulSkew                 true
[11/28 14:28:40    832s] setAnalysisMode -virtualIPO                 false
[11/28 14:28:40    832s] 
[11/28 14:28:40    832s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/28 14:28:40    832s] GigaOpt running with 1 threads.
[11/28 14:28:40    832s] Info: 1 threads available for lower-level modules during optimization.
[11/28 14:28:41    832s] 
[11/28 14:28:41    832s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:28:41    832s] Summary for sequential cells identification: 
[11/28 14:28:41    832s]   Identified SBFF number: 42
[11/28 14:28:41    832s]   Identified MBFF number: 0
[11/28 14:28:41    832s]   Identified SB Latch number: 0
[11/28 14:28:41    832s]   Identified MB Latch number: 0
[11/28 14:28:41    832s]   Not identified SBFF number: 10
[11/28 14:28:41    832s]   Not identified MBFF number: 0
[11/28 14:28:41    832s]   Not identified SB Latch number: 0
[11/28 14:28:41    832s]   Not identified MB Latch number: 0
[11/28 14:28:41    832s]   Number of sequential cells which are not FFs: 27
[11/28 14:28:41    832s]  Visiting view : av_func_mode_max
[11/28 14:28:41    832s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:28:41    832s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:28:41    832s]  Visiting view : av_func_mode_min
[11/28 14:28:41    832s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:28:41    832s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:28:41    832s] TLC MultiMap info (StdDelay):
[11/28 14:28:41    832s]   : Delay_Corner_min + lib_min + 0 + no RcCorner := 20.6ps
[11/28 14:28:41    832s]   : Delay_Corner_min + lib_min + 0 + RC_Corner := 22.5ps
[11/28 14:28:41    832s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[11/28 14:28:41    832s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[11/28 14:28:41    832s]  Setting StdDelay to: 53.6ps
[11/28 14:28:41    832s] 
[11/28 14:28:41    832s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:28:41    832s] Need call spDPlaceInit before registerPrioInstLoc.
[11/28 14:28:41    832s] *** optDesign #1 [begin] : totSession cpu/real = 0:13:52.8/0:27:36.1 (0.5), mem = 2502.9M
[11/28 14:28:41    832s] *** InitOpt #3 [begin] : totSession cpu/real = 0:13:52.8/0:27:36.1 (0.5), mem = 2502.9M
[11/28 14:28:41    832s] OPERPROF: Starting DPlace-Init at level 1, MEM:2502.9M
[11/28 14:28:41    832s] z: 2, totalTracks: 1
[11/28 14:28:41    832s] z: 4, totalTracks: 1
[11/28 14:28:41    832s] z: 6, totalTracks: 1
[11/28 14:28:41    832s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:28:41    832s] All LLGs are deleted
[11/28 14:28:41    832s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2502.9M
[11/28 14:28:41    832s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2502.9M
[11/28 14:28:41    832s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2502.9M
[11/28 14:28:41    832s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2502.9M
[11/28 14:28:41    832s] Core basic site is core_5040
[11/28 14:28:41    832s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2502.9M
[11/28 14:28:41    832s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.004, MEM:2502.9M
[11/28 14:28:41    832s] Fast DP-INIT is on for default
[11/28 14:28:41    832s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 14:28:41    832s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:2502.9M
[11/28 14:28:41    832s] OPERPROF:     Starting CMU at level 3, MEM:2502.9M
[11/28 14:28:41    832s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2502.9M
[11/28 14:28:41    832s] 
[11/28 14:28:41    832s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:28:41    832s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.020, MEM:2502.9M
[11/28 14:28:41    832s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2502.9M
[11/28 14:28:41    832s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2502.9M
[11/28 14:28:41    832s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2502.9MB).
[11/28 14:28:41    832s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.037, MEM:2502.9M
[11/28 14:28:41    832s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2502.9M
[11/28 14:28:41    832s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.051, MEM:2500.9M
[11/28 14:28:41    832s] 
[11/28 14:28:41    832s] Creating Lib Analyzer ...
[11/28 14:28:41    832s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:28:41    832s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:28:41    832s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:28:41    832s] 
[11/28 14:28:41    832s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:28:42    834s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:54 mem=2522.9M
[11/28 14:28:42    834s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:54 mem=2522.9M
[11/28 14:28:42    834s] Creating Lib Analyzer, finished. 
[11/28 14:28:42    834s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/28 14:28:42    834s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/28 14:28:42    834s] 			Cell MEM_gray_max is dont_touch but not dont_use
[11/28 14:28:42    834s] 			Cell MEM_gray_max is dont_touch but not dont_use
[11/28 14:28:42    834s] 			Cell ZMA2GSD is dont_touch but not dont_use
[11/28 14:28:42    834s] 			Cell ZMA2GSD is dont_touch but not dont_use
[11/28 14:28:42    834s] 			Cell ZMA2GSC is dont_touch but not dont_use
[11/28 14:28:42    834s] 			Cell ZMA2GSC is dont_touch but not dont_use
[11/28 14:28:42    834s] 			Cell YA2GSD is dont_touch but not dont_use
[11/28 14:28:42    834s] 			Cell YA2GSD is dont_touch but not dont_use
[11/28 14:28:42    834s] 			Cell YA2GSC is dont_touch but not dont_use
[11/28 14:28:42    834s] 			Cell YA2GSC is dont_touch but not dont_use
[11/28 14:28:42    834s] 			Cell XMD is dont_touch but not dont_use
[11/28 14:28:42    834s] 			Cell XMD is dont_touch but not dont_use
[11/28 14:28:42    834s] 			Cell XMC is dont_touch but not dont_use
[11/28 14:28:42    834s] 			Cell XMC is dont_touch but not dont_use
[11/28 14:28:42    834s] 			Cell PUI is dont_touch but not dont_use
[11/28 14:28:42    834s] 			Cell PUI is dont_touch but not dont_use
[11/28 14:28:42    834s] 			Cell PDIX is dont_touch but not dont_use
[11/28 14:28:42    834s] 			Cell PDIX is dont_touch but not dont_use
[11/28 14:28:42    834s] 			Cell PDI is dont_touch but not dont_use
[11/28 14:28:42    834s] 			Cell PDI is dont_touch but not dont_use
[11/28 14:28:42    834s] 	...
[11/28 14:28:42    834s] 	Reporting only the 20 first cells found...
[11/28 14:28:42    834s] 
[11/28 14:28:42    834s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1754.3M, totSessionCpu=0:13:54 **
[11/28 14:28:42    834s] *** optDesign -postCTS ***
[11/28 14:28:42    834s] DRC Margin: user margin 0.0
[11/28 14:28:42    834s] Hold Target Slack: user slack 0
[11/28 14:28:42    834s] Setup Target Slack: user slack 0;
[11/28 14:28:42    834s] setUsefulSkewMode -ecoRoute false
[11/28 14:28:42    834s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2522.9M
[11/28 14:28:42    834s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2522.9M
[11/28 14:28:42    834s] 
[11/28 14:28:42    834s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:28:42    834s] Deleting Lib Analyzer.
[11/28 14:28:42    834s] 
[11/28 14:28:42    834s] TimeStamp Deleting Cell Server End ...
[11/28 14:28:42    834s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/28 14:28:42    834s] 
[11/28 14:28:42    834s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:28:42    834s] Summary for sequential cells identification: 
[11/28 14:28:42    834s]   Identified SBFF number: 42
[11/28 14:28:42    834s]   Identified MBFF number: 0
[11/28 14:28:42    834s]   Identified SB Latch number: 0
[11/28 14:28:42    834s]   Identified MB Latch number: 0
[11/28 14:28:42    834s]   Not identified SBFF number: 10
[11/28 14:28:42    834s]   Not identified MBFF number: 0
[11/28 14:28:42    834s]   Not identified SB Latch number: 0
[11/28 14:28:42    834s]   Not identified MB Latch number: 0
[11/28 14:28:42    834s]   Number of sequential cells which are not FFs: 27
[11/28 14:28:42    834s]  Visiting view : av_func_mode_max
[11/28 14:28:42    834s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:28:42    834s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:28:42    834s]  Visiting view : av_func_mode_min
[11/28 14:28:42    834s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:28:42    834s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:28:42    834s] TLC MultiMap info (StdDelay):
[11/28 14:28:42    834s]   : Delay_Corner_min + lib_min + 0 + no RcCorner := 20.6ps
[11/28 14:28:42    834s]   : Delay_Corner_min + lib_min + 0 + RC_Corner := 22.5ps
[11/28 14:28:42    834s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[11/28 14:28:42    834s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[11/28 14:28:42    834s]  Setting StdDelay to: 53.6ps
[11/28 14:28:42    834s] 
[11/28 14:28:42    834s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:28:42    834s] 
[11/28 14:28:42    834s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:28:42    834s] 
[11/28 14:28:42    834s] TimeStamp Deleting Cell Server End ...
[11/28 14:28:42    834s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2522.9M
[11/28 14:28:42    834s] All LLGs are deleted
[11/28 14:28:42    834s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2522.9M
[11/28 14:28:42    834s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2522.9M
[11/28 14:28:42    834s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2516.9M
[11/28 14:28:42    834s] Start to check current routing status for nets...
[11/28 14:28:42    834s] All nets are already routed correctly.
[11/28 14:28:42    834s] End to check current routing status for nets (mem=2516.9M)
[11/28 14:28:43    834s] *** InitOpt #3 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:13:54.3/0:27:37.6 (0.5), mem = 2516.9M
[11/28 14:28:43    834s] 
[11/28 14:28:43    834s] =============================================================================================
[11/28 14:28:43    834s]  Step TAT Report for InitOpt #3                                                 20.15-s105_1
[11/28 14:28:43    834s] =============================================================================================
[11/28 14:28:43    834s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:28:43    834s] ---------------------------------------------------------------------------------------------
[11/28 14:28:43    834s] [ CellServerInit         ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:28:43    834s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  83.3 % )     0:00:01.2 /  0:00:01.2    1.0
[11/28 14:28:43    834s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:28:43    834s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:28:43    834s] [ MISC                   ]          0:00:00.2  (  16.2 % )     0:00:00.2 /  0:00:00.2    0.9
[11/28 14:28:43    834s] ---------------------------------------------------------------------------------------------
[11/28 14:28:43    834s]  InitOpt #3 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[11/28 14:28:43    834s] ---------------------------------------------------------------------------------------------
[11/28 14:28:43    834s] 
[11/28 14:28:43    834s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:28:43    834s] ### Creating PhyDesignMc. totSessionCpu=0:13:54 mem=2516.9M
[11/28 14:28:43    834s] OPERPROF: Starting DPlace-Init at level 1, MEM:2516.9M
[11/28 14:28:43    834s] z: 2, totalTracks: 1
[11/28 14:28:43    834s] z: 4, totalTracks: 1
[11/28 14:28:43    834s] z: 6, totalTracks: 1
[11/28 14:28:43    834s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:28:43    834s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2516.9M
[11/28 14:28:43    834s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2516.9M
[11/28 14:28:43    834s] Core basic site is core_5040
[11/28 14:28:43    834s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2516.9M
[11/28 14:28:43    834s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.004, MEM:2516.9M
[11/28 14:28:43    834s] Fast DP-INIT is on for default
[11/28 14:28:43    834s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 14:28:43    834s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:2516.9M
[11/28 14:28:43    834s] 
[11/28 14:28:43    834s] Skipping Bad Lib Cell Checking (CMU) !
[11/28 14:28:43    834s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2516.9M
[11/28 14:28:43    834s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2516.9M
[11/28 14:28:43    834s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2516.9M
[11/28 14:28:43    834s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2516.9MB).
[11/28 14:28:43    834s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.037, MEM:2516.9M
[11/28 14:28:43    834s] TotalInstCnt at PhyDesignMc Initialization: 21,965
[11/28 14:28:43    834s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:54 mem=2516.9M
[11/28 14:28:43    834s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2516.9M
[11/28 14:28:43    834s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.039, MEM:2516.9M
[11/28 14:28:43    834s] TotalInstCnt at PhyDesignMc Destruction: 21,965
[11/28 14:28:43    834s] GigaOpt Hold Optimizer is used
[11/28 14:28:43    834s] End AAE Lib Interpolated Model. (MEM=2516.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:28:43    834s] 
[11/28 14:28:43    834s] Creating Lib Analyzer ...
[11/28 14:28:43    834s] 
[11/28 14:28:43    834s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:28:43    834s] Summary for sequential cells identification: 
[11/28 14:28:43    834s]   Identified SBFF number: 42
[11/28 14:28:43    834s]   Identified MBFF number: 0
[11/28 14:28:43    834s]   Identified SB Latch number: 0
[11/28 14:28:43    834s]   Identified MB Latch number: 0
[11/28 14:28:43    834s]   Not identified SBFF number: 10
[11/28 14:28:43    834s]   Not identified MBFF number: 0
[11/28 14:28:43    834s]   Not identified SB Latch number: 0
[11/28 14:28:43    834s]   Not identified MB Latch number: 0
[11/28 14:28:43    834s]   Number of sequential cells which are not FFs: 27
[11/28 14:28:43    834s]  Visiting view : av_func_mode_max
[11/28 14:28:43    834s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:28:43    834s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:28:43    834s]  Visiting view : av_func_mode_min
[11/28 14:28:43    834s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:28:43    834s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:28:43    834s] TLC MultiMap info (StdDelay):
[11/28 14:28:43    834s]   : Delay_Corner_min + lib_min + 0 + no RcCorner := 20.6ps
[11/28 14:28:43    834s]   : Delay_Corner_min + lib_min + 0 + RC_Corner := 22.5ps
[11/28 14:28:43    834s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[11/28 14:28:43    834s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[11/28 14:28:43    834s]  Setting StdDelay to: 53.6ps
[11/28 14:28:43    834s] 
[11/28 14:28:43    834s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:28:43    834s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:28:43    834s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:28:43    834s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:28:43    834s] 
[11/28 14:28:43    834s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:28:44    835s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:56 mem=2523.0M
[11/28 14:28:44    835s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:56 mem=2523.0M
[11/28 14:28:44    835s] Creating Lib Analyzer, finished. 
[11/28 14:28:44    835s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:13:56 mem=2523.0M ***
[11/28 14:28:44    835s] *** BuildHoldData #1 [begin] : totSession cpu/real = 0:13:55.7/0:27:39.0 (0.5), mem = 2523.0M
[11/28 14:28:44    835s] Effort level <high> specified for reg2reg path_group
[11/28 14:28:44    836s] 
[11/28 14:28:44    836s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:28:44    836s] Deleting Lib Analyzer.
[11/28 14:28:44    836s] 
[11/28 14:28:44    836s] TimeStamp Deleting Cell Server End ...
[11/28 14:28:45    836s] Starting delay calculation for Hold views
[11/28 14:28:45    836s] #################################################################################
[11/28 14:28:45    836s] # Design Stage: PreRoute
[11/28 14:28:45    836s] # Design Name: CHIP
[11/28 14:28:45    836s] # Design Mode: 180nm
[11/28 14:28:45    836s] # Analysis Mode: MMMC Non-OCV 
[11/28 14:28:45    836s] # Parasitics Mode: No SPEF/RCDB 
[11/28 14:28:45    836s] # Signoff Settings: SI Off 
[11/28 14:28:45    836s] #################################################################################
[11/28 14:28:45    836s] Calculate delays in BcWc mode...
[11/28 14:28:45    836s] Topological Sorting (REAL = 0:00:00.0, MEM = 2534.5M, InitMEM = 2534.5M)
[11/28 14:28:45    836s] Start delay calculation (fullDC) (1 T). (MEM=2534.48)
[11/28 14:28:45    836s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[11/28 14:28:45    836s] End AAE Lib Interpolated Model. (MEM=2534.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:28:48    840s] Total number of fetched objects 24548
[11/28 14:28:48    840s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:28:48    840s] End delay calculation. (MEM=2566.17 CPU=0:00:03.0 REAL=0:00:03.0)
[11/28 14:28:48    840s] End delay calculation (fullDC). (MEM=2566.17 CPU=0:00:03.5 REAL=0:00:03.0)
[11/28 14:28:48    840s] *** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 2566.2M) ***
[11/28 14:28:49    840s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:14:01 mem=2566.2M)
[11/28 14:28:49    841s] 
[11/28 14:28:49    841s] Active hold views:
[11/28 14:28:49    841s]  av_func_mode_min
[11/28 14:28:49    841s]   Dominating endpoints: 0
[11/28 14:28:49    841s]   Dominating TNS: -0.000
[11/28 14:28:49    841s] 
[11/28 14:28:49    841s] Done building cte hold timing graph (fixHold) cpu=0:00:05.5 real=0:00:05.0 totSessionCpu=0:14:01 mem=2597.4M ***
[11/28 14:28:50    841s] Done building hold timer [3283 node(s), 5546 edge(s), 1 view(s)] (fixHold) cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:14:02 mem=2597.4M ***
[11/28 14:28:51    842s] Starting delay calculation for Setup views
[11/28 14:28:51    842s] #################################################################################
[11/28 14:28:51    842s] # Design Stage: PreRoute
[11/28 14:28:51    842s] # Design Name: CHIP
[11/28 14:28:51    842s] # Design Mode: 180nm
[11/28 14:28:51    842s] # Analysis Mode: MMMC Non-OCV 
[11/28 14:28:51    842s] # Parasitics Mode: No SPEF/RCDB 
[11/28 14:28:51    842s] # Signoff Settings: SI Off 
[11/28 14:28:51    842s] #################################################################################
[11/28 14:28:51    842s] Calculate delays in BcWc mode...
[11/28 14:28:51    842s] Topological Sorting (REAL = 0:00:00.0, MEM = 2597.4M, InitMEM = 2597.4M)
[11/28 14:28:51    842s] Start delay calculation (fullDC) (1 T). (MEM=2597.44)
[11/28 14:28:51    842s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[11/28 14:28:51    842s] End AAE Lib Interpolated Model. (MEM=2597.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:28:54    846s] Total number of fetched objects 24548
[11/28 14:28:54    846s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:28:54    846s] End delay calculation. (MEM=2566.17 CPU=0:00:03.2 REAL=0:00:03.0)
[11/28 14:28:54    846s] End delay calculation (fullDC). (MEM=2566.17 CPU=0:00:03.9 REAL=0:00:03.0)
[11/28 14:28:54    846s] *** CDM Built up (cpu=0:00:03.9  real=0:00:03.0  mem= 2566.2M) ***
[11/28 14:28:55    846s] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:14:07 mem=2566.2M)
[11/28 14:28:55    846s] Done building cte setup timing graph (fixHold) cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:14:07 mem=2566.2M ***
[11/28 14:28:55    847s] *info: category slack lower bound [L 0.0] default
[11/28 14:28:55    847s] *info: category slack lower bound [H 0.0] reg2reg 
[11/28 14:28:55    847s] --------------------------------------------------- 
[11/28 14:28:55    847s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/28 14:28:55    847s] --------------------------------------------------- 
[11/28 14:28:55    847s]          WNS    reg2regWNS
[11/28 14:28:55    847s]     0.003 ns      0.003 ns
[11/28 14:28:55    847s] --------------------------------------------------- 
[11/28 14:28:55    847s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 14:28:55    847s] 
[11/28 14:28:55    847s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:28:55    847s] Summary for sequential cells identification: 
[11/28 14:28:55    847s]   Identified SBFF number: 42
[11/28 14:28:55    847s]   Identified MBFF number: 0
[11/28 14:28:55    847s]   Identified SB Latch number: 0
[11/28 14:28:55    847s]   Identified MB Latch number: 0
[11/28 14:28:55    847s]   Not identified SBFF number: 10
[11/28 14:28:55    847s]   Not identified MBFF number: 0
[11/28 14:28:55    847s]   Not identified SB Latch number: 0
[11/28 14:28:55    847s]   Not identified MB Latch number: 0
[11/28 14:28:55    847s]   Number of sequential cells which are not FFs: 27
[11/28 14:28:55    847s]  Visiting view : av_func_mode_max
[11/28 14:28:55    847s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:28:55    847s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:28:55    847s]  Visiting view : av_func_mode_min
[11/28 14:28:55    847s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:28:55    847s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:28:55    847s] TLC MultiMap info (StdDelay):
[11/28 14:28:55    847s]   : Delay_Corner_min + lib_min + 0 + no RcCorner := 20.6ps
[11/28 14:28:55    847s]   : Delay_Corner_min + lib_min + 0 + RC_Corner := 22.5ps
[11/28 14:28:55    847s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[11/28 14:28:55    847s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[11/28 14:28:55    847s]  Setting StdDelay to: 53.6ps
[11/28 14:28:55    847s] 
[11/28 14:28:55    847s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:28:55    847s] 
[11/28 14:28:55    847s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:28:55    847s] 
[11/28 14:28:55    847s] TimeStamp Deleting Cell Server End ...
[11/28 14:28:55    847s] 
[11/28 14:28:55    847s] Creating Lib Analyzer ...
[11/28 14:28:55    847s] 
[11/28 14:28:55    847s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:28:55    847s] Summary for sequential cells identification: 
[11/28 14:28:55    847s]   Identified SBFF number: 42
[11/28 14:28:55    847s]   Identified MBFF number: 0
[11/28 14:28:55    847s]   Identified SB Latch number: 0
[11/28 14:28:55    847s]   Identified MB Latch number: 0
[11/28 14:28:55    847s]   Not identified SBFF number: 10
[11/28 14:28:55    847s]   Not identified MBFF number: 0
[11/28 14:28:55    847s]   Not identified SB Latch number: 0
[11/28 14:28:55    847s]   Not identified MB Latch number: 0
[11/28 14:28:55    847s]   Number of sequential cells which are not FFs: 27
[11/28 14:28:55    847s]  Visiting view : av_func_mode_max
[11/28 14:28:55    847s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:28:55    847s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:28:55    847s]  Visiting view : av_func_mode_min
[11/28 14:28:55    847s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:28:55    847s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:28:55    847s] TLC MultiMap info (StdDelay):
[11/28 14:28:55    847s]   : Delay_Corner_min + lib_min + 0 + no RcCorner := 20.6ps
[11/28 14:28:55    847s]   : Delay_Corner_min + lib_min + 0 + RC_Corner := 22.5ps
[11/28 14:28:55    847s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[11/28 14:28:55    847s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[11/28 14:28:55    847s]  Setting StdDelay to: 53.6ps
[11/28 14:28:55    847s] 
[11/28 14:28:55    847s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:28:55    847s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:28:55    847s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:28:55    847s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:28:55    847s] 
[11/28 14:28:55    847s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:28:57    848s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:08 mem=2582.2M
[11/28 14:28:57    848s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:08 mem=2582.2M
[11/28 14:28:57    848s] Creating Lib Analyzer, finished. 
[11/28 14:28:57    848s] 
[11/28 14:28:57    848s] *Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
[11/28 14:28:57    848s] *Info: worst delay setup view: av_func_mode_max
[11/28 14:28:57    848s] Footprint list for hold buffering (delay unit: ps)
[11/28 14:28:57    848s] =================================================================
[11/28 14:28:57    848s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[11/28 14:28:57    848s] ------------------------------------------------------------------
[11/28 14:28:57    848s] *Info:       58.6       2.42     30.83    4.0  24.89 BUF1 (I,O)
[11/28 14:28:57    848s] *Info:       64.0       2.28     33.83    4.0  30.23 BUF1CK (I,O)
[11/28 14:28:57    848s] *Info:       64.1       2.32     67.06    4.0  66.26 BUF1S (I,O)
[11/28 14:28:57    848s] *Info:       56.4       2.29     17.36    5.0  12.54 BUF2 (I,O)
[11/28 14:28:57    848s] *Info:       64.4       2.21     20.66    5.0  15.23 BUF2CK (I,O)
[11/28 14:28:57    848s] *Info:       62.0       2.26     12.87    6.0   8.89 BUF3 (I,O)
[11/28 14:28:57    848s] *Info:       61.5       2.26      9.88    7.0   6.88 BUF4 (I,O)
[11/28 14:28:57    848s] *Info:       62.9       2.22     12.87    7.0  10.14 BUF3CK (I,O)
[11/28 14:28:57    848s] *Info:       61.9       2.19      9.88    8.0   7.64 BUF4CK (I,O)
[11/28 14:28:57    848s] *Info:      111.6       2.42     31.73    8.0  26.13 DELA (I,O)
[11/28 14:28:57    848s] *Info:      210.7       2.50     39.81    8.0  26.97 DELB (I,O)
[11/28 14:28:57    848s] *Info:      331.8       2.52     46.40    8.0  28.03 DELC (I,O)
[11/28 14:28:57    848s] *Info:       56.8       2.27      6.89   12.0   4.14 BUF6 (I,O)
[11/28 14:28:57    848s] *Info:       61.1       2.19      8.08   12.0   5.08 BUF6CK (I,O)
[11/28 14:28:57    848s] *Info:       57.0       2.23      5.39   13.0   3.39 BUF8 (I,O)
[11/28 14:28:57    848s] *Info:       60.2       2.21      6.29   14.0   3.79 BUF8CK (I,O)
[11/28 14:28:57    848s] *Info:       60.7       2.19      4.19   20.0   2.54 BUF12CK (I,O)
[11/28 14:28:57    848s] =================================================================
[11/28 14:28:57    848s] Hold Timer stdDelay = 53.6ps
[11/28 14:28:57    848s]  Visiting view : av_func_mode_min
[11/28 14:28:57    848s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:28:57    848s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:28:57    848s] Hold Timer stdDelay = 22.5ps (av_func_mode_min)
[11/28 14:28:57    848s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2582.2M
[11/28 14:28:57    848s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2582.2M
[11/28 14:28:57    848s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max
Hold views included:
 av_func_mode_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.014  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.398  |  0.164  | -0.398  |
|           TNS (ns):| -36.835 |  0.000  | -36.835 |
|    Violating Paths:|   152   |    0    |   152   |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.573%
Routing Overflow: 0.37% H and 0.88% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1771.2M, totSessionCpu=0:14:09 **
[11/28 14:28:57    848s] *** BuildHoldData #1 [finish] : cpu/real = 0:00:13.0/0:00:13.0 (1.0), totSession cpu/real = 0:14:08.7/0:27:52.0 (0.5), mem = 2531.2M
[11/28 14:28:57    848s] 
[11/28 14:28:57    848s] =============================================================================================
[11/28 14:28:57    848s]  Step TAT Report for BuildHoldData #1                                           20.15-s105_1
[11/28 14:28:57    848s] =============================================================================================
[11/28 14:28:57    848s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:28:57    848s] ---------------------------------------------------------------------------------------------
[11/28 14:28:57    848s] [ ViewPruning            ]      5   0:00:00.5  (   3.8 % )     0:00:00.5 /  0:00:00.5    1.0
[11/28 14:28:57    848s] [ TimingUpdate           ]      4   0:00:00.8  (   5.8 % )     0:00:08.2 /  0:00:08.2    1.0
[11/28 14:28:57    848s] [ FullDelayCalc          ]      2   0:00:07.5  (  57.3 % )     0:00:07.5 /  0:00:07.5    1.0
[11/28 14:28:57    848s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 14:28:57    848s] [ TimingReport           ]      2   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:28:57    848s] [ DrvReport              ]      1   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 14:28:57    848s] [ SlackTraversorInit     ]      3   0:00:00.6  (   4.3 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 14:28:57    848s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[11/28 14:28:57    848s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   9.3 % )     0:00:01.2 /  0:00:01.2    1.0
[11/28 14:28:57    848s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:28:57    848s] [ HoldTimerInit          ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:28:57    848s] [ HoldTimerNodeList      ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:28:57    848s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:28:57    848s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:28:57    848s] [ MISC                   ]          0:00:01.8  (  13.7 % )     0:00:01.8 /  0:00:01.8    1.0
[11/28 14:28:57    848s] ---------------------------------------------------------------------------------------------
[11/28 14:28:57    848s]  BuildHoldData #1 TOTAL             0:00:13.0  ( 100.0 % )     0:00:13.0 /  0:00:13.0    1.0
[11/28 14:28:57    848s] ---------------------------------------------------------------------------------------------
[11/28 14:28:57    848s] 
[11/28 14:28:57    848s] *** HoldOpt #1 [begin] : totSession cpu/real = 0:14:08.7/0:27:52.0 (0.5), mem = 2531.2M
[11/28 14:28:57    848s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.18
[11/28 14:28:57    848s] #optDebug: Start CG creation (mem=2531.2M)
[11/28 14:28:57    848s]  ...initializing CG  maxDriveDist 2926.723000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 292.672000 
[11/28 14:28:57    848s] (cpu=0:00:00.1, mem=2639.0M)
[11/28 14:28:57    848s]  ...processing cgPrt (cpu=0:00:00.1, mem=2639.0M)
[11/28 14:28:57    848s]  ...processing cgEgp (cpu=0:00:00.1, mem=2639.0M)
[11/28 14:28:57    848s]  ...processing cgPbk (cpu=0:00:00.1, mem=2639.0M)
[11/28 14:28:57    848s]  ...processing cgNrb(cpu=0:00:00.1, mem=2639.0M)
[11/28 14:28:57    848s]  ...processing cgObs (cpu=0:00:00.1, mem=2639.0M)
[11/28 14:28:57    848s]  ...processing cgCon (cpu=0:00:00.1, mem=2639.0M)
[11/28 14:28:57    848s]  ...processing cgPdm (cpu=0:00:00.1, mem=2639.0M)
[11/28 14:28:57    848s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2639.0M)
[11/28 14:28:57    848s] ### Creating LA Mngr. totSessionCpu=0:14:09 mem=2639.0M
[11/28 14:28:57    848s] ### Creating LA Mngr, finished. totSessionCpu=0:14:09 mem=2639.0M
[11/28 14:28:57    848s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 5040 dbu)
[11/28 14:28:57    848s] *info: Run optDesign holdfix with 1 thread.
[11/28 14:28:57    848s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:28:57    848s] Info: 27 io nets excluded
[11/28 14:28:57    848s] Info: 84 nets with fixed/cover wires excluded.
[11/28 14:28:57    848s] Info: 85 clock nets excluded from IPO operation.
[11/28 14:28:57    848s] --------------------------------------------------- 
[11/28 14:28:57    848s]    Hold Timing Summary  - Initial 
[11/28 14:28:57    848s] --------------------------------------------------- 
[11/28 14:28:57    848s]  Target slack:       0.0000 ns
[11/28 14:28:57    848s]  View: av_func_mode_min 
[11/28 14:28:57    848s]    WNS:      -0.3979
[11/28 14:28:57    848s]    TNS:     -36.8345
[11/28 14:28:57    848s]    VP :          152
[11/28 14:28:57    848s]    Worst hold path end point: CORE/rgb_value_reg_3_/RB 
[11/28 14:28:57    848s] --------------------------------------------------- 
[11/28 14:28:57    849s] Info: Done creating the CCOpt slew target map.
[11/28 14:28:57    849s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:28:57    849s] ### Creating PhyDesignMc. totSessionCpu=0:14:09 mem=2658.1M
[11/28 14:28:57    849s] OPERPROF: Starting DPlace-Init at level 1, MEM:2658.1M
[11/28 14:28:57    849s] z: 2, totalTracks: 1
[11/28 14:28:57    849s] z: 4, totalTracks: 1
[11/28 14:28:57    849s] z: 6, totalTracks: 1
[11/28 14:28:57    849s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:28:57    849s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2658.1M
[11/28 14:28:57    849s] 
[11/28 14:28:57    849s] Skipping Bad Lib Cell Checking (CMU) !
[11/28 14:28:57    849s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2658.1M
[11/28 14:28:57    849s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2658.1M
[11/28 14:28:57    849s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2658.1M
[11/28 14:28:57    849s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2658.1MB).
[11/28 14:28:57    849s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.026, MEM:2658.1M
[11/28 14:28:57    849s] TotalInstCnt at PhyDesignMc Initialization: 21,965
[11/28 14:28:57    849s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:09 mem=2658.1M
[11/28 14:28:57    849s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2658.1M
[11/28 14:28:57    849s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2658.1M
[11/28 14:28:57    849s] 
[11/28 14:28:57    849s] *** Starting Core Fixing (fixHold) cpu=0:00:13.5 real=0:00:13.0 totSessionCpu=0:14:09 mem=2658.1M density=88.573% ***
[11/28 14:28:57    849s] Optimizer Target Slack 0.000 StdDelay is 0.05360  
[11/28 14:28:58    849s] ### Creating RouteCongInterface, started
[11/28 14:28:58    849s] 
[11/28 14:28:58    849s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[11/28 14:28:58    849s] 
[11/28 14:28:58    849s] #optDebug: {0, 0.900}
[11/28 14:28:58    849s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.014  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

Density: 88.573%
Routing Overflow: 0.37% H and 0.88% V
------------------------------------------------------------------
[11/28 14:28:58    849s] *info: Hold Batch Commit is enabled
[11/28 14:28:58    849s] *info: Levelized Batch Commit is enabled
[11/28 14:28:58    849s] 
[11/28 14:28:58    849s] Phase I ......
[11/28 14:28:58    849s] Executing transform: ECO Safe Resize
[11/28 14:28:58    849s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/28 14:28:58    849s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[11/28 14:28:58    849s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/28 14:28:58    849s] Worst hold path end point:
[11/28 14:28:58    849s]   CORE/rgb_value_reg_3_/RB
[11/28 14:28:58    849s]     net: C_rst_n (nrTerm=9)
[11/28 14:28:58    849s] |   0|  -0.398|   -36.83|     152|          0|       0(     0)|   88.57%|   0:00:00.0|  2674.1M|
[11/28 14:28:58    849s] Worst hold path end point:
[11/28 14:28:58    849s]   CORE/rgb_value_reg_3_/RB
[11/28 14:28:58    849s]     net: C_rst_n (nrTerm=9)
[11/28 14:28:58    849s] |   1|  -0.398|   -36.83|     152|          0|       0(     0)|   88.57%|   0:00:00.0|  2674.1M|
[11/28 14:28:58    849s] 
[11/28 14:28:58    849s] Capturing REF for hold ...
[11/28 14:28:58    849s]    Hold Timing Snapshot: (REF)
[11/28 14:28:58    849s]              All PG WNS: -0.398
[11/28 14:28:58    849s]              All PG TNS: -36.834
[11/28 14:28:58    849s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/28 14:28:58    849s] Executing transform: AddBuffer + LegalResize
[11/28 14:28:58    849s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/28 14:28:58    849s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[11/28 14:28:58    849s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/28 14:28:58    849s] Worst hold path end point:
[11/28 14:28:58    849s]   CORE/rgb_value_reg_3_/RB
[11/28 14:28:58    849s]     net: C_rst_n (nrTerm=9)
[11/28 14:28:58    849s] |   0|  -0.398|   -36.83|     152|          0|       0(     0)|   88.57%|   0:00:00.0|  2674.1M|
[11/28 14:28:58    850s] Worst hold path end point:
[11/28 14:28:58    850s]   CORE/temp_cnt_reg_3_/D
[11/28 14:28:58    850s]     net: CORE/n13622 (nrTerm=2)
[11/28 14:28:58    850s] |   1|  -0.366|    -8.28|      76|         64|       0(     0)|   88.83%|   0:00:00.0|  2701.1M|
[11/28 14:28:59    850s] Worst hold path end point:
[11/28 14:28:59    850s]   CORE/template_store_reg_6__6_/D
[11/28 14:28:59    850s]     net: CORE/n13556 (nrTerm=2)
[11/28 14:28:59    850s] |   2|  -0.365|    -3.46|      27|         13|       0(     0)|   88.87%|   0:00:01.0|  2701.1M|
[11/28 14:28:59    850s] Worst hold path end point:
[11/28 14:28:59    850s]   CORE/c_s_reg_0_/D
[11/28 14:28:59    850s]     net: CORE/n30028 (nrTerm=4)
[11/28 14:28:59    850s] |   3|  -0.293|    -1.12|      12|         13|       0(     0)|   88.91%|   0:00:00.0|  2701.1M|
[11/28 14:28:59    850s] Worst hold path end point:
[11/28 14:28:59    850s]   CORE/c_s_reg_1_/D
[11/28 14:28:59    850s]     net: CORE/n30027 (nrTerm=3)
[11/28 14:28:59    850s] |   4|  -0.241|    -0.57|       7|          7|       0(     0)|   88.93%|   0:00:00.0|  2701.1M|
[11/28 14:28:59    851s] Worst hold path end point:
[11/28 14:28:59    851s]   CORE/c_s_reg_0_/D
[11/28 14:28:59    851s]     net: CORE/FE_PHN3328_n30028 (nrTerm=2)
[11/28 14:28:59    851s] |   5|  -0.066|    -0.07|       2|          4|       0(     0)|   88.94%|   0:00:00.0|  2701.1M|
[11/28 14:28:59    851s] Worst hold path end point:
[11/28 14:28:59    851s]   CORE/act_reg_1__2_/D
[11/28 14:28:59    851s]     net: CORE/FE_PHN3254_n13659 (nrTerm=2)
[11/28 14:28:59    851s] |   6|   0.000|     0.00|       0|          2|       0(     0)|   88.94%|   0:00:00.0|  2701.1M|
[11/28 14:28:59    851s] 
[11/28 14:28:59    851s] Capturing REF for hold ...
[11/28 14:28:59    851s]    Hold Timing Snapshot: (REF)
[11/28 14:28:59    851s]              All PG WNS: 0.000
[11/28 14:28:59    851s]              All PG TNS: 0.000
[11/28 14:28:59    851s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/28 14:28:59    851s] 
[11/28 14:28:59    851s] *info:    Total 103 cells added for Phase I
[11/28 14:28:59    851s] --------------------------------------------------- 
[11/28 14:28:59    851s]    Hold Timing Summary  - Phase I 
[11/28 14:28:59    851s] --------------------------------------------------- 
[11/28 14:28:59    851s]  Target slack:       0.0000 ns
[11/28 14:28:59    851s]  View: av_func_mode_min 
[11/28 14:28:59    851s]    WNS:       0.0003
[11/28 14:28:59    851s]    TNS:       0.0000
[11/28 14:28:59    851s]    VP :            0
[11/28 14:28:59    851s]    Worst hold path end point: CORE/act_reg_1__2_/D 
[11/28 14:28:59    851s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

Density: 88.944%
Routing Overflow: 0.37% H and 0.88% V
------------------------------------------------------------------
[11/28 14:28:59    851s] 
[11/28 14:28:59    851s] *** Finished Core Fixing (fixHold) cpu=0:00:15.6 real=0:00:15.0 totSessionCpu=0:14:11 mem=2701.1M density=88.944% ***
[11/28 14:28:59    851s] 
[11/28 14:28:59    851s] *info:
[11/28 14:28:59    851s] *info: Added a total of 103 cells to fix/reduce hold violation
[11/28 14:28:59    851s] *info:          in which 66 termBuffering
[11/28 14:28:59    851s] *info:          in which 0 dummyBuffering
[11/28 14:28:59    851s] *info:
[11/28 14:28:59    851s] *info: Summary: 
[11/28 14:28:59    851s] *info:            1 cell  of type 'BUF1' (4.0, 	24.888) used
[11/28 14:28:59    851s] *info:           22 cells of type 'BUF1CK' (4.0, 	30.233) used
[11/28 14:28:59    851s] *info:           12 cells of type 'BUF1S' (4.0, 	66.264) used
[11/28 14:28:59    851s] *info:            4 cells of type 'BUF2' (5.0, 	12.535) used
[11/28 14:28:59    851s] *info:            1 cell  of type 'BUF6' (12.0, 	4.143) used
[11/28 14:28:59    851s] *info:            2 cells of type 'DELA' (8.0, 	26.127) used
[11/28 14:28:59    851s] *info:           24 cells of type 'DELB' (8.0, 	26.971) used
[11/28 14:28:59    851s] *info:           37 cells of type 'DELC' (8.0, 	28.025) used
[11/28 14:28:59    851s] 
[11/28 14:28:59    851s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2701.1M
[11/28 14:29:00    851s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:2671.1M
[11/28 14:29:00    851s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2671.1M
[11/28 14:29:00    851s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2671.1M
[11/28 14:29:00    851s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2671.1M
[11/28 14:29:00    851s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:2671.1M
[11/28 14:29:00    851s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2671.1M
[11/28 14:29:00    851s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2671.1M
[11/28 14:29:00    851s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2671.1M
[11/28 14:29:00    851s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2671.1M
[11/28 14:29:00    851s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.030, MEM:2671.1M
[11/28 14:29:00    851s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.030, MEM:2671.1M
[11/28 14:29:00    851s] TDRefine: refinePlace mode is spiral
[11/28 14:29:00    851s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.231283.17
[11/28 14:29:00    851s] OPERPROF: Starting RefinePlace at level 1, MEM:2671.1M
[11/28 14:29:00    851s] *** Starting refinePlace (0:14:11 mem=2671.1M) ***
[11/28 14:29:00    851s] Total net bbox length = 1.612e+06 (7.940e+05 8.180e+05) (ext = 1.341e+04)
[11/28 14:29:00    851s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:29:00    851s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2671.1M
[11/28 14:29:00    851s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2671.1M
[11/28 14:29:00    851s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2671.1M
[11/28 14:29:00    851s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2671.1M
[11/28 14:29:00    851s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2671.1M
[11/28 14:29:00    851s] Starting refinePlace ...
[11/28 14:29:00    851s] One DDP V2 for no tweak run.
[11/28 14:29:00    851s]   Spread Effort: high, standalone mode, useDDP on.
[11/28 14:29:00    851s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2674.2MB) @(0:14:11 - 0:14:11).
[11/28 14:29:00    851s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:29:00    851s] wireLenOptFixPriorityInst 2663 inst fixed
[11/28 14:29:00    851s] 
[11/28 14:29:00    851s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/28 14:29:00    851s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/28 14:29:00    851s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2674.2MB) @(0:14:11 - 0:14:12).
[11/28 14:29:00    851s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:29:00    851s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2674.2MB
[11/28 14:29:00    851s] Statistics of distance of Instance movement in refine placement:
[11/28 14:29:00    851s]   maximum (X+Y) =         0.00 um
[11/28 14:29:00    851s]   mean    (X+Y) =         0.00 um
[11/28 14:29:00    851s] Summary Report:
[11/28 14:29:00    851s] Instances move: 0 (out of 21985 movable)
[11/28 14:29:00    851s] Instances flipped: 0
[11/28 14:29:00    851s] Mean displacement: 0.00 um
[11/28 14:29:00    851s] Max displacement: 0.00 um 
[11/28 14:29:00    851s] Total instances moved : 0
[11/28 14:29:00    851s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.220, REAL:0.222, MEM:2674.2M
[11/28 14:29:00    851s] Total net bbox length = 1.612e+06 (7.940e+05 8.180e+05) (ext = 1.341e+04)
[11/28 14:29:00    851s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2674.2MB
[11/28 14:29:00    851s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2674.2MB) @(0:14:11 - 0:14:12).
[11/28 14:29:00    851s] *** Finished refinePlace (0:14:12 mem=2674.2M) ***
[11/28 14:29:00    851s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.231283.17
[11/28 14:29:00    851s] OPERPROF: Finished RefinePlace at level 1, CPU:0.260, REAL:0.254, MEM:2674.2M
[11/28 14:29:00    851s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2674.2M
[11/28 14:29:00    851s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.037, MEM:2671.2M
[11/28 14:29:00    851s] *** maximum move = 0.00 um ***
[11/28 14:29:00    851s] *** Finished re-routing un-routed nets (2671.2M) ***
[11/28 14:29:00    851s] OPERPROF: Starting DPlace-Init at level 1, MEM:2671.2M
[11/28 14:29:00    851s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2671.2M
[11/28 14:29:00    851s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2671.2M
[11/28 14:29:00    851s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2671.2M
[11/28 14:29:00    851s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2671.2M
[11/28 14:29:00    851s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2671.2M
[11/28 14:29:00    851s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2671.2M
[11/28 14:29:00    851s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.029, MEM:2671.2M
[11/28 14:29:00    851s] 
[11/28 14:29:00    851s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2671.2M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

Density: 88.944%
Routing Overflow: 0.37% H and 0.88% V
------------------------------------------------------------------
[11/28 14:29:00    851s] *** Finish Post CTS Hold Fixing (cpu=0:00:16.3 real=0:00:16.0 totSessionCpu=0:14:12 mem=2681.2M density=88.944%) ***
[11/28 14:29:00    851s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.18
[11/28 14:29:00    851s] **INFO: total 103 insts, 0 nets marked don't touch
[11/28 14:29:00    851s] **INFO: total 103 insts, 0 nets marked don't touch DB property
[11/28 14:29:00    851s] **INFO: total 103 insts, 0 nets unmarked don't touch

[11/28 14:29:00    851s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2662.1M
[11/28 14:29:00    852s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.044, MEM:2611.1M
[11/28 14:29:00    852s] TotalInstCnt at PhyDesignMc Destruction: 22,068
[11/28 14:29:00    852s] *** HoldOpt #1 [finish] : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:14:12.0/0:27:55.3 (0.5), mem = 2611.1M
[11/28 14:29:00    852s] 
[11/28 14:29:00    852s] =============================================================================================
[11/28 14:29:00    852s]  Step TAT Report for HoldOpt #1                                                 20.15-s105_1
[11/28 14:29:00    852s] =============================================================================================
[11/28 14:29:00    852s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:29:00    852s] ---------------------------------------------------------------------------------------------
[11/28 14:29:00    852s] [ RefinePlace            ]      1   0:00:00.6  (  17.5 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 14:29:00    852s] [ TimingUpdate           ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.6
[11/28 14:29:00    852s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:29:00    852s] [ TimingReport           ]      3   0:00:00.2  (   6.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:29:00    852s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.2
[11/28 14:29:00    852s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:29:00    852s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 14:29:00    852s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:29:00    852s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.1    0.9
[11/28 14:29:00    852s] [ OptimizationStep       ]      2   0:00:00.0  (   0.8 % )     0:00:01.6 /  0:00:01.6    1.0
[11/28 14:29:00    852s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.2 % )     0:00:01.6 /  0:00:01.6    1.0
[11/28 14:29:00    852s] [ OptGetWeight           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:29:00    852s] [ OptEval                ]      7   0:00:00.6  (  19.1 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 14:29:00    852s] [ OptCommit              ]      7   0:00:00.0  (   1.5 % )     0:00:00.9 /  0:00:00.9    1.0
[11/28 14:29:00    852s] [ IncrTimingUpdate       ]     20   0:00:00.5  (  14.5 % )     0:00:00.5 /  0:00:00.5    1.0
[11/28 14:29:00    852s] [ PostCommitDelayUpdate  ]     13   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[11/28 14:29:00    852s] [ IncrDelayCalc          ]     46   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.2
[11/28 14:29:00    852s] [ HoldTimerCalcSummary   ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:29:00    852s] [ HoldReEval             ]     14   0:00:00.3  (   8.2 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 14:29:00    852s] [ HoldCollectNode        ]     10   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/28 14:29:00    852s] [ HoldSortNodeList       ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:29:00    852s] [ HoldBottleneckCount    ]      8   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:29:00    852s] [ HoldCacheNodeWeight    ]      7   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[11/28 14:29:00    852s] [ HoldBuildSlackGraph    ]      7   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:29:00    852s] [ HoldDBCommit           ]     14   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    1.6
[11/28 14:29:00    852s] [ MISC                   ]          0:00:00.3  (   8.6 % )     0:00:00.3 /  0:00:00.3    1.1
[11/28 14:29:00    852s] ---------------------------------------------------------------------------------------------
[11/28 14:29:00    852s]  HoldOpt #1 TOTAL                   0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:03.3    1.0
[11/28 14:29:00    852s] ---------------------------------------------------------------------------------------------
[11/28 14:29:00    852s] 
[11/28 14:29:00    852s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2611.1M
[11/28 14:29:00    852s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2611.1M
[11/28 14:29:00    852s] *** Steiner Routed Nets: 1.770%; Threshold: 100; Threshold for Hold: 100
[11/28 14:29:00    852s] ### Creating LA Mngr. totSessionCpu=0:14:12 mem=2611.1M
[11/28 14:29:00    852s] ### Creating LA Mngr, finished. totSessionCpu=0:14:12 mem=2611.1M
[11/28 14:29:00    852s] Re-routed 0 nets
[11/28 14:29:00    852s] GigaOpt_HOLD: Recover setup timing after hold fixing
[11/28 14:29:00    852s] 
[11/28 14:29:00    852s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:29:00    852s] Deleting Lib Analyzer.
[11/28 14:29:00    852s] 
[11/28 14:29:00    852s] TimeStamp Deleting Cell Server End ...
[11/28 14:29:00    852s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/28 14:29:00    852s] 
[11/28 14:29:00    852s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:29:00    852s] Summary for sequential cells identification: 
[11/28 14:29:00    852s]   Identified SBFF number: 42
[11/28 14:29:00    852s]   Identified MBFF number: 0
[11/28 14:29:00    852s]   Identified SB Latch number: 0
[11/28 14:29:00    852s]   Identified MB Latch number: 0
[11/28 14:29:00    852s]   Not identified SBFF number: 10
[11/28 14:29:00    852s]   Not identified MBFF number: 0
[11/28 14:29:00    852s]   Not identified SB Latch number: 0
[11/28 14:29:00    852s]   Not identified MB Latch number: 0
[11/28 14:29:00    852s]   Number of sequential cells which are not FFs: 27
[11/28 14:29:00    852s]  Visiting view : av_func_mode_max
[11/28 14:29:00    852s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:29:00    852s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:29:00    852s]  Visiting view : av_func_mode_min
[11/28 14:29:00    852s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:29:00    852s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:29:00    852s] TLC MultiMap info (StdDelay):
[11/28 14:29:00    852s]   : Delay_Corner_min + lib_min + 0 + no RcCorner := 20.6ps
[11/28 14:29:00    852s]   : Delay_Corner_min + lib_min + 0 + RC_Corner := 22.5ps
[11/28 14:29:00    852s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[11/28 14:29:00    852s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[11/28 14:29:00    852s]  Setting StdDelay to: 53.6ps
[11/28 14:29:00    852s] 
[11/28 14:29:00    852s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:29:00    852s] 
[11/28 14:29:00    852s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:29:00    852s] 
[11/28 14:29:00    852s] TimeStamp Deleting Cell Server End ...
[11/28 14:29:00    852s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/28 14:29:00    852s] 
[11/28 14:29:00    852s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:29:00    852s] Summary for sequential cells identification: 
[11/28 14:29:00    852s]   Identified SBFF number: 42
[11/28 14:29:00    852s]   Identified MBFF number: 0
[11/28 14:29:00    852s]   Identified SB Latch number: 0
[11/28 14:29:00    852s]   Identified MB Latch number: 0
[11/28 14:29:00    852s]   Not identified SBFF number: 10
[11/28 14:29:00    852s]   Not identified MBFF number: 0
[11/28 14:29:00    852s]   Not identified SB Latch number: 0
[11/28 14:29:00    852s]   Not identified MB Latch number: 0
[11/28 14:29:00    852s]   Number of sequential cells which are not FFs: 27
[11/28 14:29:00    852s]  Visiting view : av_func_mode_max
[11/28 14:29:00    852s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:29:00    852s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:29:00    852s]  Visiting view : av_func_mode_min
[11/28 14:29:00    852s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:29:00    852s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:29:00    852s] TLC MultiMap info (StdDelay):
[11/28 14:29:00    852s]   : Delay_Corner_min + lib_min + 0 + no RcCorner := 20.6ps
[11/28 14:29:00    852s]   : Delay_Corner_min + lib_min + 0 + RC_Corner := 22.5ps
[11/28 14:29:00    852s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[11/28 14:29:00    852s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[11/28 14:29:00    852s]  Setting StdDelay to: 53.6ps
[11/28 14:29:00    852s] 
[11/28 14:29:00    852s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:29:00    852s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[11/28 14:29:00    852s] GigaOpt: WNS bump threshold: 0.0268
[11/28 14:29:00    852s] GigaOpt: Skipping postEco optimization
[11/28 14:29:00    852s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[11/28 14:29:00    852s] GigaOpt: Skipping nonLegal postEco optimization
[11/28 14:29:00    852s] *** Steiner Routed Nets: 1.770%; Threshold: 100; Threshold for Hold: 100
[11/28 14:29:00    852s] 
[11/28 14:29:00    852s] Creating Lib Analyzer ...
[11/28 14:29:00    852s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:29:00    852s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:29:00    852s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:29:00    852s] 
[11/28 14:29:00    852s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:29:02    853s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:14 mem=2611.1M
[11/28 14:29:02    853s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:14 mem=2611.1M
[11/28 14:29:02    853s] Creating Lib Analyzer, finished. 
[11/28 14:29:02    853s] ### Creating LA Mngr. totSessionCpu=0:14:14 mem=2611.1M
[11/28 14:29:02    853s] ### Creating LA Mngr, finished. totSessionCpu=0:14:14 mem=2611.1M
[11/28 14:29:02    853s] Re-routed 0 nets
[11/28 14:29:02    853s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0268)
[11/28 14:29:02    853s] GigaOpt: Skipping post-eco TNS optimization
[11/28 14:29:02    853s] 
[11/28 14:29:02    853s] Active setup views:
[11/28 14:29:02    853s]  av_func_mode_max
[11/28 14:29:02    853s]   Dominating endpoints: 0
[11/28 14:29:02    853s]   Dominating TNS: -0.000
[11/28 14:29:02    853s] 
[11/28 14:29:02    853s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2611.10 MB )
[11/28 14:29:02    853s] (I)       Started Import and model ( Curr Mem: 2611.10 MB )
[11/28 14:29:02    853s] (I)       Started Create place DB ( Curr Mem: 2611.10 MB )
[11/28 14:29:02    853s] (I)       Started Import place data ( Curr Mem: 2611.10 MB )
[11/28 14:29:02    853s] (I)       Started Read instances and placement ( Curr Mem: 2611.10 MB )
[11/28 14:29:02    853s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2617.47 MB )
[11/28 14:29:02    853s] (I)       Started Read nets ( Curr Mem: 2617.47 MB )
[11/28 14:29:02    853s] (I)       Finished Read nets ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] (I)       Finished Import place data ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] (I)       Finished Create place DB ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] (I)       Started Create route DB ( Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] (I)       == Non-default Options ==
[11/28 14:29:02    853s] (I)       Build term to term wires                           : false
[11/28 14:29:02    853s] (I)       Maximum routing layer                              : 6
[11/28 14:29:02    853s] (I)       Number of threads                                  : 1
[11/28 14:29:02    853s] (I)       Method to set GCell size                           : row
[11/28 14:29:02    853s] (I)       Counted 6678 PG shapes. We will not process PG shapes layer by layer.
[11/28 14:29:02    853s] (I)       Started Import route data (1T) ( Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] (I)       ============== Pin Summary ==============
[11/28 14:29:02    853s] (I)       +-------+--------+---------+------------+
[11/28 14:29:02    853s] (I)       | Layer | # pins | % total |      Group |
[11/28 14:29:02    853s] (I)       +-------+--------+---------+------------+
[11/28 14:29:02    853s] (I)       |     1 |  85534 |  100.00 |        Pin |
[11/28 14:29:02    853s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/28 14:29:02    853s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/28 14:29:02    853s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/28 14:29:02    853s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/28 14:29:02    853s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/28 14:29:02    853s] (I)       +-------+--------+---------+------------+
[11/28 14:29:02    853s] (I)       Use row-based GCell size
[11/28 14:29:02    853s] (I)       Use row-based GCell align
[11/28 14:29:02    853s] (I)       GCell unit size   : 5040
[11/28 14:29:02    853s] (I)       GCell multiplier  : 1
[11/28 14:29:02    853s] (I)       GCell row height  : 5040
[11/28 14:29:02    853s] (I)       Actual row height : 5040
[11/28 14:29:02    853s] (I)       GCell align ref   : 240560 240800
[11/28 14:29:02    853s] [NR-eGR] Track table information for default rule: 
[11/28 14:29:02    853s] [NR-eGR] metal1 has no routable track
[11/28 14:29:02    853s] [NR-eGR] metal2 has single uniform track structure
[11/28 14:29:02    853s] [NR-eGR] metal3 has single uniform track structure
[11/28 14:29:02    853s] [NR-eGR] metal4 has single uniform track structure
[11/28 14:29:02    853s] [NR-eGR] metal5 has single uniform track structure
[11/28 14:29:02    853s] [NR-eGR] metal6 has single uniform track structure
[11/28 14:29:02    853s] (I)       ================= Default via ==================
[11/28 14:29:02    853s] (I)       +---+------------------+-----------------------+
[11/28 14:29:02    853s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut       |
[11/28 14:29:02    853s] (I)       +---+------------------+-----------------------+
[11/28 14:29:02    853s] (I)       | 1 |    4  VIA12_VV   |   33  VIA12_HH_2cut_E |
[11/28 14:29:02    853s] (I)       | 2 |    7  VIA23_VH   |   43  VIA23_HH_2cut_E |
[11/28 14:29:02    853s] (I)       | 3 |   11  VIA34_VH   |   53  VIA34_HH_2cut_E |
[11/28 14:29:02    853s] (I)       | 4 |   15  VIA45_VH   |   63  VIA45_HH_2cut_E |
[11/28 14:29:02    853s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N |
[11/28 14:29:02    853s] (I)       +---+------------------+-----------------------+
[11/28 14:29:02    853s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] (I)       Started Read routing blockages ( Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] (I)       Started Read instance blockages ( Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] (I)       Started Read PG blockages ( Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] [NR-eGR] Read 6714 PG shapes
[11/28 14:29:02    853s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] (I)       Started Read boundary cut boxes ( Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] [NR-eGR] #Routing Blockages  : 0
[11/28 14:29:02    853s] [NR-eGR] #Instance Blockages : 3274
[11/28 14:29:02    853s] [NR-eGR] #PG Blockages       : 6714
[11/28 14:29:02    853s] [NR-eGR] #Halo Blockages     : 0
[11/28 14:29:02    853s] [NR-eGR] #Boundary Blockages : 0
[11/28 14:29:02    853s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] (I)       Started Read blackboxes ( Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/28 14:29:02    853s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] (I)       Started Read prerouted ( Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] [NR-eGR] Num Prerouted Nets = 84  Num Prerouted Wires = 7371
[11/28 14:29:02    853s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] (I)       Started Read unlegalized nets ( Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] (I)       Started Read nets ( Curr Mem: 2623.97 MB )
[11/28 14:29:02    853s] [NR-eGR] Read numTotalNets=24637  numIgnoredNets=84
[11/28 14:29:02    853s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2629.79 MB )
[11/28 14:29:02    853s] (I)       Started Set up via pillars ( Curr Mem: 2629.79 MB )
[11/28 14:29:02    853s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2629.79 MB )
[11/28 14:29:02    853s] (I)       early_global_route_priority property id does not exist.
[11/28 14:29:02    853s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2629.79 MB )
[11/28 14:29:02    853s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2629.79 MB )
[11/28 14:29:02    853s] (I)       Model blockages into capacity
[11/28 14:29:02    853s] (I)       Read Num Blocks=9988  Num Prerouted Wires=7371  Num CS=0
[11/28 14:29:02    853s] (I)       Started Initialize 3D capacity ( Curr Mem: 2629.79 MB )
[11/28 14:29:02    853s] (I)       Layer 1 (V) : #blockages 6254 : #preroutes 3375
[11/28 14:29:02    853s] (I)       Layer 2 (H) : #blockages 2442 : #preroutes 3456
[11/28 14:29:02    853s] (I)       Layer 3 (V) : #blockages 739 : #preroutes 534
[11/28 14:29:02    853s] (I)       Layer 4 (H) : #blockages 281 : #preroutes 6
[11/28 14:29:02    853s] (I)       Layer 5 (V) : #blockages 272 : #preroutes 0
[11/28 14:29:02    853s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2629.79 MB )
[11/28 14:29:02    853s] (I)       -- layer congestion ratio --
[11/28 14:29:02    853s] (I)       Layer 1 : 0.100000
[11/28 14:29:02    853s] (I)       Layer 2 : 0.700000
[11/28 14:29:02    853s] (I)       Layer 3 : 0.700000
[11/28 14:29:02    853s] (I)       Layer 4 : 0.700000
[11/28 14:29:02    853s] (I)       Layer 5 : 0.700000
[11/28 14:29:02    853s] (I)       Layer 6 : 0.700000
[11/28 14:29:02    853s] (I)       ----------------------------
[11/28 14:29:02    853s] (I)       Number of ignored nets                =     84
[11/28 14:29:02    853s] (I)       Number of connected nets              =      0
[11/28 14:29:02    853s] (I)       Number of fixed nets                  =     84.  Ignored: Yes
[11/28 14:29:02    853s] (I)       Number of clock nets                  =     85.  Ignored: No
[11/28 14:29:02    853s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/28 14:29:02    853s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/28 14:29:02    853s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/28 14:29:02    853s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/28 14:29:02    853s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/28 14:29:02    853s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/28 14:29:02    853s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/28 14:29:02    853s] (I)       Finished Import route data (1T) ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2629.79 MB )
[11/28 14:29:02    853s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2629.79 MB )
[11/28 14:29:02    853s] (I)       Started Read aux data ( Curr Mem: 2629.79 MB )
[11/28 14:29:02    853s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2629.79 MB )
[11/28 14:29:02    853s] (I)       Started Others data preparation ( Curr Mem: 2629.79 MB )
[11/28 14:29:02    853s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2629.79 MB )
[11/28 14:29:02    853s] (I)       Started Create route kernel ( Curr Mem: 2629.79 MB )
[11/28 14:29:02    853s] (I)       Ndr track 0 does not exist
[11/28 14:29:02    853s] (I)       Ndr track 0 does not exist
[11/28 14:29:02    853s] (I)       ---------------------Grid Graph Info--------------------
[11/28 14:29:02    853s] (I)       Routing area        : (0, 0) - (1434680, 1434680)
[11/28 14:29:02    853s] (I)       Core area           : (240560, 240800) - (1194120, 1193360)
[11/28 14:29:02    853s] (I)       Site width          :   620  (dbu)
[11/28 14:29:02    853s] (I)       Row height          :  5040  (dbu)
[11/28 14:29:02    853s] (I)       GCell row height    :  5040  (dbu)
[11/28 14:29:02    853s] (I)       GCell width         :  5040  (dbu)
[11/28 14:29:02    853s] (I)       GCell height        :  5040  (dbu)
[11/28 14:29:02    853s] (I)       Grid                :   284   284     6
[11/28 14:29:02    853s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/28 14:29:02    853s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/28 14:29:02    853s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/28 14:29:02    853s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/28 14:29:02    853s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/28 14:29:02    853s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/28 14:29:02    853s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/28 14:29:02    853s] (I)       First track coord   :     0   310   280   310   280  2790
[11/28 14:29:02    853s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/28 14:29:02    853s] (I)       Total num of tracks :     0  2314  2562  2314  2562   578
[11/28 14:29:02    853s] (I)       Num of masks        :     1     1     1     1     1     1
[11/28 14:29:02    853s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/28 14:29:02    853s] (I)       --------------------------------------------------------
[11/28 14:29:02    853s] 
[11/28 14:29:02    853s] [NR-eGR] ============ Routing rule table ============
[11/28 14:29:02    853s] [NR-eGR] Rule id: 0  Nets: 24526 
[11/28 14:29:02    853s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/28 14:29:02    853s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/28 14:29:02    853s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:29:02    853s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:29:02    853s] [NR-eGR] Rule id: 1  Nets: 0 
[11/28 14:29:02    853s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/28 14:29:02    853s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[11/28 14:29:02    853s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[11/28 14:29:02    853s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/28 14:29:02    853s] [NR-eGR] ========================================
[11/28 14:29:02    853s] [NR-eGR] 
[11/28 14:29:02    853s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/28 14:29:02    853s] (I)       blocked tracks on layer2 : = 324659 / 657176 (49.40%)
[11/28 14:29:02    853s] (I)       blocked tracks on layer3 : = 351357 / 727608 (48.29%)
[11/28 14:29:02    853s] (I)       blocked tracks on layer4 : = 218535 / 657176 (33.25%)
[11/28 14:29:02    853s] (I)       blocked tracks on layer5 : = 190552 / 727608 (26.19%)
[11/28 14:29:02    853s] (I)       blocked tracks on layer6 : = 44069 / 164152 (26.85%)
[11/28 14:29:02    853s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2633.02 MB )
[11/28 14:29:02    853s] (I)       Finished Import and model ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2633.02 MB )
[11/28 14:29:02    853s] (I)       Reset routing kernel
[11/28 14:29:02    853s] (I)       Started Global Routing ( Curr Mem: 2633.02 MB )
[11/28 14:29:02    853s] (I)       Started Initialization ( Curr Mem: 2633.02 MB )
[11/28 14:29:02    853s] (I)       totalPins=82647  totalGlobalPin=76626 (92.71%)
[11/28 14:29:02    853s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2633.02 MB )
[11/28 14:29:02    853s] (I)       Started Net group 1 ( Curr Mem: 2633.02 MB )
[11/28 14:29:02    853s] (I)       Started Generate topology ( Curr Mem: 2633.02 MB )
[11/28 14:29:02    853s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2633.02 MB )
[11/28 14:29:02    853s] (I)       total 2D Cap : 1830502 = (925877 H, 904625 V)
[11/28 14:29:02    853s] [NR-eGR] Layer group 1: route 24526 net(s) in layer range [2, 6]
[11/28 14:29:02    853s] (I)       
[11/28 14:29:02    853s] (I)       ============  Phase 1a Route ============
[11/28 14:29:02    853s] (I)       Started Phase 1a ( Curr Mem: 2633.02 MB )
[11/28 14:29:02    853s] (I)       Started Pattern routing (1T) ( Curr Mem: 2633.02 MB )
[11/28 14:29:02    854s] (I)       Finished Pattern routing (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/28 14:29:02    854s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Usage: 381917 = (187418 H, 194499 V) = (20.24% H, 21.50% V) = (9.446e+05um H, 9.803e+05um V)
[11/28 14:29:02    854s] (I)       Started Add via demand to 2D ( Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       
[11/28 14:29:02    854s] (I)       ============  Phase 1b Route ============
[11/28 14:29:02    854s] (I)       Started Phase 1b ( Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Finished Monotonic routing (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Usage: 382969 = (187869 H, 195100 V) = (20.29% H, 21.57% V) = (9.469e+05um H, 9.833e+05um V)
[11/28 14:29:02    854s] (I)       Overflow of layer group 1: 0.35% H + 1.32% V. EstWL: 1.930164e+06um
[11/28 14:29:02    854s] (I)       Congestion metric : 0.35%H 1.32%V, 1.67%HV
[11/28 14:29:02    854s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/28 14:29:02    854s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       
[11/28 14:29:02    854s] (I)       ============  Phase 1c Route ============
[11/28 14:29:02    854s] (I)       Started Phase 1c ( Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Started Two level routing ( Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Level2 Grid: 57 x 57
[11/28 14:29:02    854s] (I)       Started Two Level Routing ( Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Usage: 382972 = (187871 H, 195101 V) = (20.29% H, 21.57% V) = (9.469e+05um H, 9.833e+05um V)
[11/28 14:29:02    854s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       
[11/28 14:29:02    854s] (I)       ============  Phase 1d Route ============
[11/28 14:29:02    854s] (I)       Started Phase 1d ( Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Started Detoured routing ( Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Usage: 382977 = (187871 H, 195106 V) = (20.29% H, 21.57% V) = (9.469e+05um H, 9.833e+05um V)
[11/28 14:29:02    854s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       
[11/28 14:29:02    854s] (I)       ============  Phase 1e Route ============
[11/28 14:29:02    854s] (I)       Started Phase 1e ( Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Started Route legalization ( Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Usage: 382977 = (187871 H, 195106 V) = (20.29% H, 21.57% V) = (9.469e+05um H, 9.833e+05um V)
[11/28 14:29:02    854s] [NR-eGR] Early Global Route overflow of layer group 1: 0.33% H + 1.25% V. EstWL: 1.930204e+06um
[11/28 14:29:02    854s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       
[11/28 14:29:02    854s] (I)       ============  Phase 1l Route ============
[11/28 14:29:02    854s] (I)       Started Phase 1l ( Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Started Layer assignment (1T) ( Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Finished Layer assignment (1T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Finished Phase 1l ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Finished Net group 1 ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Started Clean cong LA ( Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/28 14:29:02    854s] (I)       Layer  2:     338514    115421      1961      282492      370854    (43.24%) 
[11/28 14:29:02    854s] (I)       Layer  3:     382529    109373       567      305253      418095    (42.20%) 
[11/28 14:29:02    854s] (I)       Layer  4:     444521    113164       585      195860      457485    (29.98%) 
[11/28 14:29:02    854s] (I)       Layer  5:     543010    105616       141      168462      554886    (23.29%) 
[11/28 14:29:02    854s] (I)       Layer  6:     121218     23428       325       40226      123110    (24.63%) 
[11/28 14:29:02    854s] (I)       Total:       1829792    467002      3579      992293     1924430    (34.02%) 
[11/28 14:29:02    854s] (I)       
[11/28 14:29:02    854s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/28 14:29:02    854s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/28 14:29:02    854s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/28 14:29:02    854s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[11/28 14:29:02    854s] [NR-eGR] --------------------------------------------------------------------------------
[11/28 14:29:02    854s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/28 14:29:02    854s] [NR-eGR]  metal2  (2)      1389( 3.04%)         2( 0.00%)         0( 0.00%)   ( 3.05%) 
[11/28 14:29:02    854s] [NR-eGR]  metal3  (3)       350( 0.75%)         6( 0.01%)         1( 0.00%)   ( 0.77%) 
[11/28 14:29:02    854s] [NR-eGR]  metal4  (4)       459( 0.82%)         0( 0.00%)         0( 0.00%)   ( 0.82%) 
[11/28 14:29:02    854s] [NR-eGR]  metal5  (5)        95( 0.15%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[11/28 14:29:02    854s] [NR-eGR]  metal6  (6)       273( 0.45%)         0( 0.00%)         0( 0.00%)   ( 0.45%) 
[11/28 14:29:02    854s] [NR-eGR] --------------------------------------------------------------------------------
[11/28 14:29:02    854s] [NR-eGR] Total             2566( 0.95%)         8( 0.00%)         1( 0.00%)   ( 0.95%) 
[11/28 14:29:02    854s] [NR-eGR] 
[11/28 14:29:02    854s] (I)       Finished Global Routing ( CPU: 0.35 sec, Real: 0.36 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Started Export 3D cong map ( Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       total 2D Cap : 1832868 = (927127 H, 905741 V)
[11/28 14:29:02    854s] (I)       Started Export 2D cong map ( Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.27% H + 0.80% V
[11/28 14:29:02    854s] [NR-eGR] Overflow after Early Global Route 0.39% H + 0.92% V
[11/28 14:29:02    854s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.48 sec, Real: 0.48 sec, Curr Mem: 2649.52 MB )
[11/28 14:29:02    854s] OPERPROF: Starting HotSpotCal at level 1, MEM:2649.5M
[11/28 14:29:02    854s] [hotspot] +------------+---------------+---------------+
[11/28 14:29:02    854s] [hotspot] |            |   max hotspot | total hotspot |
[11/28 14:29:02    854s] [hotspot] +------------+---------------+---------------+
[11/28 14:29:02    854s] [hotspot] | normalized |          6.69 |         10.49 |
[11/28 14:29:02    854s] [hotspot] +------------+---------------+---------------+
[11/28 14:29:02    854s] Local HotSpot Analysis: normalized max congestion hotspot area = 6.69, normalized total congestion hotspot area = 10.49 (area is in unit of 4 std-cell row bins)
[11/28 14:29:02    854s] [hotspot] max/total 6.69/10.49, big hotspot (>10) total 4.59
[11/28 14:29:02    854s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/28 14:29:02    854s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:29:02    854s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/28 14:29:02    854s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:29:02    854s] [hotspot] |  1  |   648.80   528.08   729.44   608.72 |        3.93   |
[11/28 14:29:02    854s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:29:02    854s] [hotspot] |  2  |   568.16   528.08   648.80   608.72 |        2.75   |
[11/28 14:29:02    854s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:29:02    854s] [hotspot] |  3  |   729.44   528.08   810.08   608.72 |        2.75   |
[11/28 14:29:02    854s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:29:02    854s] [hotspot] |  4  |   810.08   568.40   890.72   649.04 |        0.52   |
[11/28 14:29:02    854s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:29:02    854s] [hotspot] |  5  |   931.04   729.68  1011.68   810.32 |        0.26   |
[11/28 14:29:02    854s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:29:02    854s] Top 5 hotspots total area: 10.23
[11/28 14:29:02    854s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:2649.5M
[11/28 14:29:03    854s] Reported timing to dir ./timingReports
[11/28 14:29:03    854s] **optDesign ... cpu = 0:00:22, real = 0:00:23, mem = 1798.7M, totSessionCpu=0:14:14 **
[11/28 14:29:03    854s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2595.0M
[11/28 14:29:03    854s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2595.0M
[11/28 14:29:03    854s] 
[11/28 14:29:03    854s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:29:03    854s] 
[11/28 14:29:03    854s] TimeStamp Deleting Cell Server End ...
[11/28 14:29:03    855s] Starting delay calculation for Hold views
[11/28 14:29:03    855s] #################################################################################
[11/28 14:29:03    855s] # Design Stage: PreRoute
[11/28 14:29:03    855s] # Design Name: CHIP
[11/28 14:29:03    855s] # Design Mode: 180nm
[11/28 14:29:03    855s] # Analysis Mode: MMMC Non-OCV 
[11/28 14:29:03    855s] # Parasitics Mode: No SPEF/RCDB 
[11/28 14:29:03    855s] # Signoff Settings: SI Off 
[11/28 14:29:03    855s] #################################################################################
[11/28 14:29:03    855s] Calculate delays in BcWc mode...
[11/28 14:29:03    855s] Topological Sorting (REAL = 0:00:00.0, MEM = 2603.9M, InitMEM = 2600.6M)
[11/28 14:29:03    855s] Start delay calculation (fullDC) (1 T). (MEM=2603.93)
[11/28 14:29:03    855s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[11/28 14:29:03    855s] End AAE Lib Interpolated Model. (MEM=2603.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:29:07    858s] Total number of fetched objects 24651
[11/28 14:29:07    858s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:29:07    858s] End delay calculation. (MEM=2619.62 CPU=0:00:02.9 REAL=0:00:03.0)
[11/28 14:29:07    858s] End delay calculation (fullDC). (MEM=2619.62 CPU=0:00:03.4 REAL=0:00:04.0)
[11/28 14:29:07    858s] *** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 2619.6M) ***
[11/28 14:29:07    858s] *** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:04.0 totSessionCpu=0:14:19 mem=2619.6M)
[11/28 14:29:08    859s] Starting delay calculation for Setup views
[11/28 14:29:08    859s] #################################################################################
[11/28 14:29:08    859s] # Design Stage: PreRoute
[11/28 14:29:08    859s] # Design Name: CHIP
[11/28 14:29:08    859s] # Design Mode: 180nm
[11/28 14:29:08    859s] # Analysis Mode: MMMC Non-OCV 
[11/28 14:29:08    859s] # Parasitics Mode: No SPEF/RCDB 
[11/28 14:29:08    859s] # Signoff Settings: SI Off 
[11/28 14:29:08    859s] #################################################################################
[11/28 14:29:08    859s] Calculate delays in BcWc mode...
[11/28 14:29:08    859s] Topological Sorting (REAL = 0:00:00.0, MEM = 2571.0M, InitMEM = 2567.6M)
[11/28 14:29:08    859s] Start delay calculation (fullDC) (1 T). (MEM=2571)
[11/28 14:29:08    859s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[11/28 14:29:08    859s] End AAE Lib Interpolated Model. (MEM=2571 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:29:12    863s] Total number of fetched objects 24651
[11/28 14:29:12    863s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:29:12    863s] End delay calculation. (MEM=2618.7 CPU=0:00:03.2 REAL=0:00:04.0)
[11/28 14:29:12    863s] End delay calculation (fullDC). (MEM=2618.7 CPU=0:00:03.6 REAL=0:00:04.0)
[11/28 14:29:12    863s] *** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 2618.7M) ***
[11/28 14:29:12    863s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:14:24 mem=2618.7M)
[11/28 14:29:14    864s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 
Hold views included:
 av_func_mode_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.164  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:29:14    864s] Density: 88.944%
Routing Overflow: 0.39% H and 0.92% V
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:10.4, REAL=0:00:11.0, MEM=2582.0M
[11/28 14:29:14    864s] **optDesign ... cpu = 0:00:33, real = 0:00:34, mem = 1831.6M, totSessionCpu=0:14:25 **
[11/28 14:29:14    864s] *** Finished optDesign ***
[11/28 14:29:14    864s] Info: pop threads available for lower-level modules during optimization.
[11/28 14:29:14    864s] Info: Destroy the CCOpt slew target map.
[11/28 14:29:14    864s] clean pInstBBox. size 0
[11/28 14:29:14    864s] All LLGs are deleted
[11/28 14:29:14    864s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2581.9M
[11/28 14:29:14    864s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2581.9M
[11/28 14:29:14    864s] *** optDesign #1 [finish] : cpu/real = 0:00:32.0/0:00:33.0 (1.0), totSession cpu/real = 0:14:24.9/0:28:09.2 (0.5), mem = 2581.9M
[11/28 14:29:14    864s] 
[11/28 14:29:14    864s] =============================================================================================
[11/28 14:29:14    864s]  Final TAT Report for optDesign #1                                              20.15-s105_1
[11/28 14:29:14    864s] =============================================================================================
[11/28 14:29:14    864s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:29:14    864s] ---------------------------------------------------------------------------------------------
[11/28 14:29:14    864s] [ InitOpt                ]      1   0:00:01.5  (   4.5 % )     0:00:01.5 /  0:00:01.5    1.0
[11/28 14:29:14    864s] [ HoldOpt                ]      1   0:00:02.5  (   7.5 % )     0:00:03.3 /  0:00:03.3    1.0
[11/28 14:29:14    864s] [ ViewPruning            ]      8   0:00:00.6  (   1.8 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 14:29:14    864s] [ RefinePlace            ]      1   0:00:00.6  (   1.7 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 14:29:14    864s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:00.5    1.0
[11/28 14:29:14    864s] [ TimingUpdate           ]     10   0:00:01.5  (   4.6 % )     0:00:16.1 /  0:00:16.2    1.0
[11/28 14:29:14    864s] [ FullDelayCalc          ]      4   0:00:14.6  (  44.2 % )     0:00:14.6 /  0:00:14.7    1.0
[11/28 14:29:14    864s] [ BuildHoldData          ]      1   0:00:03.8  (  11.6 % )     0:00:13.0 /  0:00:13.0    1.0
[11/28 14:29:14    864s] [ OptSummaryReport       ]      5   0:00:01.4  (   4.3 % )     0:00:11.9 /  0:00:10.9    0.9
[11/28 14:29:14    864s] [ TimingReport           ]      7   0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:00.5    1.0
[11/28 14:29:14    864s] [ DrvReport              ]      2   0:00:01.9  (   5.6 % )     0:00:01.9 /  0:00:00.8    0.5
[11/28 14:29:14    864s] [ GenerateReports        ]      2   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.3    0.9
[11/28 14:29:14    864s] [ SlackTraversorInit     ]      3   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 14:29:14    864s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.0
[11/28 14:29:14    864s] [ LibAnalyzerInit        ]      2   0:00:02.5  (   7.7 % )     0:00:02.5 /  0:00:02.5    1.0
[11/28 14:29:14    864s] [ MISC                   ]          0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.4    0.9
[11/28 14:29:14    864s] ---------------------------------------------------------------------------------------------
[11/28 14:29:14    864s]  optDesign #1 TOTAL                 0:00:33.0  ( 100.0 % )     0:00:33.0 /  0:00:32.0    1.0
[11/28 14:29:14    864s] ---------------------------------------------------------------------------------------------
[11/28 14:29:14    864s] 
[11/28 14:29:25    865s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/28 14:29:25    865s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
[11/28 14:29:25    865s] *** timeDesign #5 [begin] : totSession cpu/real = 0:14:25.4/0:28:20.0 (0.5), mem = 2581.9M
[11/28 14:29:25    865s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2518.4M
[11/28 14:29:25    865s] All LLGs are deleted
[11/28 14:29:25    865s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2518.4M
[11/28 14:29:25    865s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2518.4M
[11/28 14:29:25    865s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2518.4M
[11/28 14:29:25    865s] Start to check current routing status for nets...
[11/28 14:29:25    865s] All nets are already routed correctly.
[11/28 14:29:25    865s] End to check current routing status for nets (mem=2518.4M)
[11/28 14:29:25    865s] Effort level <high> specified for reg2reg path_group
[11/28 14:29:26    866s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2528.5M
[11/28 14:29:26    866s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2528.5M
[11/28 14:29:26    866s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2528.5M
[11/28 14:29:26    866s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:2528.5M
[11/28 14:29:26    866s] Fast DP-INIT is on for default
[11/28 14:29:26    866s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:2528.5M
[11/28 14:29:26    866s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2528.5M
[11/28 14:29:26    866s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2528.5M
[11/28 14:29:26    866s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2528.5M
[11/28 14:29:26    866s] Starting delay calculation for Hold views
[11/28 14:29:26    866s] #################################################################################
[11/28 14:29:26    866s] # Design Stage: PreRoute
[11/28 14:29:26    866s] # Design Name: CHIP
[11/28 14:29:26    866s] # Design Mode: 180nm
[11/28 14:29:26    866s] # Analysis Mode: MMMC Non-OCV 
[11/28 14:29:26    866s] # Parasitics Mode: No SPEF/RCDB 
[11/28 14:29:26    866s] # Signoff Settings: SI Off 
[11/28 14:29:26    866s] #################################################################################
[11/28 14:29:26    866s] Calculate delays in BcWc mode...
[11/28 14:29:26    866s] Topological Sorting (REAL = 0:00:00.0, MEM = 2541.4M, InitMEM = 2538.0M)
[11/28 14:29:26    866s] Start delay calculation (fullDC) (1 T). (MEM=2541.37)
[11/28 14:29:26    866s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[11/28 14:29:26    866s] End AAE Lib Interpolated Model. (MEM=2541.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:29:29    870s] Total number of fetched objects 24651
[11/28 14:29:29    870s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:29:29    870s] End delay calculation. (MEM=2573.8 CPU=0:00:03.2 REAL=0:00:03.0)
[11/28 14:29:29    870s] End delay calculation (fullDC). (MEM=2573.8 CPU=0:00:03.8 REAL=0:00:03.0)
[11/28 14:29:29    870s] *** CDM Built up (cpu=0:00:03.8  real=0:00:03.0  mem= 2573.8M) ***
[11/28 14:29:30    870s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:14:30 mem=2573.8M)
[11/28 14:29:30    870s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 av_func_mode_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.164  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:29:30    870s] Density: 88.944%
Routing Overflow: 0.39% H and 0.92% V
------------------------------------------------------------------
Reported timing to dir timingReports
[11/28 14:29:30    870s] Total CPU time: 5.35 sec
[11/28 14:29:30    870s] Total Real time: 5.0 sec
[11/28 14:29:30    870s] Total Memory Usage: 2503.277344 Mbytes
[11/28 14:29:30    870s] *** timeDesign #5 [finish] : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:14:30.8/0:28:25.3 (0.5), mem = 2503.3M
[11/28 14:29:30    870s] 
[11/28 14:29:30    870s] =============================================================================================
[11/28 14:29:30    870s]  Final TAT Report for timeDesign #5                                             20.15-s105_1
[11/28 14:29:30    870s] =============================================================================================
[11/28 14:29:30    870s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:29:30    870s] ---------------------------------------------------------------------------------------------
[11/28 14:29:30    870s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:29:30    870s] [ TimingUpdate           ]      1   0:00:00.3  (   6.2 % )     0:00:04.2 /  0:00:04.2    1.0
[11/28 14:29:30    870s] [ FullDelayCalc          ]      1   0:00:03.8  (  71.4 % )     0:00:03.8 /  0:00:03.9    1.0
[11/28 14:29:30    870s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.8 % )     0:00:04.5 /  0:00:04.4    1.0
[11/28 14:29:30    870s] [ TimingReport           ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:29:30    870s] [ GenerateReports        ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.1    0.9
[11/28 14:29:30    870s] [ MISC                   ]          0:00:00.9  (  17.0 % )     0:00:00.9 /  0:00:00.9    1.0
[11/28 14:29:30    870s] ---------------------------------------------------------------------------------------------
[11/28 14:29:30    870s]  timeDesign #5 TOTAL                0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:05.4    1.0
[11/28 14:29:30    870s] ---------------------------------------------------------------------------------------------
[11/28 14:29:30    870s] 
[11/28 14:30:07    872s] <CMD> saveDesign CHIP_postCTS.inn
[11/28 14:30:07    872s] #% Begin save design ... (date=11/28 14:30:07, mem=1735.5M)
[11/28 14:30:07    872s] % Begin Save ccopt configuration ... (date=11/28 14:30:07, mem=1735.5M)
[11/28 14:30:07    872s] % End Save ccopt configuration ... (date=11/28 14:30:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1735.7M, current mem=1735.7M)
[11/28 14:30:07    872s] % Begin Save netlist data ... (date=11/28 14:30:07, mem=1735.7M)
[11/28 14:30:07    872s] Writing Binary DB to CHIP_postCTS.inn.dat.tmp/CHIP.v.bin in single-threaded mode...
[11/28 14:30:07    872s] % End Save netlist data ... (date=11/28 14:30:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1735.7M, current mem=1735.7M)
[11/28 14:30:07    872s] Saving symbol-table file ...
[11/28 14:30:07    872s] Saving congestion map file CHIP_postCTS.inn.dat.tmp/CHIP.route.congmap.gz ...
[11/28 14:30:07    872s] % Begin Save AAE data ... (date=11/28 14:30:07, mem=1736.0M)
[11/28 14:30:07    872s] Saving AAE Data ...
[11/28 14:30:07    872s] % End Save AAE data ... (date=11/28 14:30:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1736.0M, current mem=1736.0M)
[11/28 14:30:08    872s] Saving preference file CHIP_postCTS.inn.dat.tmp/gui.pref.tcl ...
[11/28 14:30:08    872s] Saving mode setting ...
[11/28 14:30:08    872s] Saving global file ...
[11/28 14:30:08    873s] % Begin Save floorplan data ... (date=11/28 14:30:08, mem=1736.0M)
[11/28 14:30:08    873s] Saving floorplan file ...
[11/28 14:30:08    873s] % End Save floorplan data ... (date=11/28 14:30:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1736.0M, current mem=1736.0M)
[11/28 14:30:08    873s] Saving PG file CHIP_postCTS.inn.dat.tmp/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Nov 28 14:30:08 2024)
[11/28 14:30:08    873s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2503.8M) ***
[11/28 14:30:08    873s] Saving Drc markers ...
[11/28 14:30:08    873s] ... No Drc file written since there is no markers found.
[11/28 14:30:08    873s] % Begin Save placement data ... (date=11/28 14:30:08, mem=1736.0M)
[11/28 14:30:08    873s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/28 14:30:08    873s] Save Adaptive View Pruning View Names to Binary file
[11/28 14:30:08    873s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2506.8M) ***
[11/28 14:30:08    873s] % End Save placement data ... (date=11/28 14:30:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1736.0M, current mem=1736.0M)
[11/28 14:30:08    873s] % Begin Save routing data ... (date=11/28 14:30:08, mem=1736.0M)
[11/28 14:30:08    873s] Saving route file ...
[11/28 14:30:09    873s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=2503.8M) ***
[11/28 14:30:09    873s] % End Save routing data ... (date=11/28 14:30:09, total cpu=0:00:00.2, real=0:00:01.0, peak res=1736.1M, current mem=1736.1M)
[11/28 14:30:09    873s] Saving property file CHIP_postCTS.inn.dat.tmp/CHIP.prop
[11/28 14:30:09    873s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2506.8M) ***
[11/28 14:30:09    873s] #Saving pin access data to file CHIP_postCTS.inn.dat.tmp/CHIP.apa ...
[11/28 14:30:09    873s] #
[11/28 14:30:09    873s] Saving rc congestion map CHIP_postCTS.inn.dat.tmp/CHIP.congmap.gz ...
[11/28 14:30:10    873s] % Begin Save power constraints data ... (date=11/28 14:30:10, mem=1736.1M)
[11/28 14:30:10    873s] % End Save power constraints data ... (date=11/28 14:30:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1736.1M, current mem=1736.1M)
[11/28 14:30:10    873s] Generated self-contained design CHIP_postCTS.inn.dat.tmp
[11/28 14:30:10    874s] #% End save design ... (date=11/28 14:30:10, total cpu=0:00:01.5, real=0:00:03.0, peak res=1736.4M, current mem=1736.4M)
[11/28 14:30:10    874s] *** Message Summary: 0 warning(s), 0 error(s)
[11/28 14:30:10    874s] 
[11/28 14:30:22    874s] <CMD> addIoFiller -cell EMPTY16D -prefix IOFILLER
[11/28 14:30:22    874s] Added 39 of filler cell 'EMPTY16D' on top side.
[11/28 14:30:22    874s] Added 45 of filler cell 'EMPTY16D' on left side.
[11/28 14:30:22    874s] Added 39 of filler cell 'EMPTY16D' on bottom side.
[11/28 14:30:22    874s] Added 39 of filler cell 'EMPTY16D' on right side.
[11/28 14:30:22    874s] <CMD> addIoFiller -cell EMPTY8D -prefix IOFILLER
[11/28 14:30:22    874s] Added 0 of filler cell 'EMPTY8D' on top side.
[11/28 14:30:22    874s] Added 1 of filler cell 'EMPTY8D' on left side.
[11/28 14:30:22    874s] Added 0 of filler cell 'EMPTY8D' on bottom side.
[11/28 14:30:22    874s] Added 0 of filler cell 'EMPTY8D' on right side.
[11/28 14:30:22    874s] <CMD> addIoFiller -cell EMPTY4D -prefix IOFILLER
[11/28 14:30:22    874s] Added 0 of filler cell 'EMPTY4D' on top side.
[11/28 14:30:22    874s] Added 0 of filler cell 'EMPTY4D' on left side.
[11/28 14:30:22    874s] Added 0 of filler cell 'EMPTY4D' on bottom side.
[11/28 14:30:22    874s] Added 0 of filler cell 'EMPTY4D' on right side.
[11/28 14:30:22    874s] <CMD> addIoFiller -cell EMPTY2D -prefix IOFILLER
[11/28 14:30:22    874s] Added 13 of filler cell 'EMPTY2D' on top side.
[11/28 14:30:22    874s] Added 11 of filler cell 'EMPTY2D' on left side.
[11/28 14:30:22    874s] Added 13 of filler cell 'EMPTY2D' on bottom side.
[11/28 14:30:22    874s] Added 13 of filler cell 'EMPTY2D' on right side.
[11/28 14:30:22    874s] <CMD> addIoFiller -cell EMPTY1D -prefix IOFILLER -fillAnyGap
[11/28 14:30:22    874s] Added 0 of filler cell 'EMPTY1D' on top side.
[11/28 14:30:22    874s] Added 1 of filler cell 'EMPTY1D' on left side.
[11/28 14:30:22    874s] Added 0 of filler cell 'EMPTY1D' on bottom side.
[11/28 14:30:22    874s] Added 0 of filler cell 'EMPTY1D' on right side.
[11/28 14:31:09    877s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[11/28 14:31:09    877s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
[11/28 14:31:09    877s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/28 14:31:09    877s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/28 14:31:09    877s] <CMD> setNanoRouteMode -quiet -routeWithEco 1
[11/28 14:31:09    877s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[11/28 14:31:09    877s] <CMD> setNanoRouteMode -quiet -routeTdrEffort 10
[11/28 14:31:09    877s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[11/28 14:31:09    877s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/28 14:31:09    877s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[11/28 14:31:09    877s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[11/28 14:31:09    877s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 100
[11/28 14:31:09    877s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/28 14:31:09    877s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/28 14:31:09    877s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[11/28 14:31:09    877s] Running Native NanoRoute ...
[11/28 14:31:09    877s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[11/28 14:31:09    877s] ### Time Record (routeDesign) is installed.
[11/28 14:31:09    877s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1737.91 (MB), peak = 1986.27 (MB)
[11/28 14:31:09    877s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/28 14:31:09    877s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[11/28 14:31:09    877s] **INFO: User settings:
[11/28 14:31:09    877s] setNanoRouteMode -drouteEndIteration                            100
[11/28 14:31:09    877s] setNanoRouteMode -drouteStartIteration                          0
[11/28 14:31:09    877s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[11/28 14:31:09    877s] setNanoRouteMode -extractThirdPartyCompatible                   false
[11/28 14:31:09    877s] setNanoRouteMode -grouteExpTdStdDelay                           53.6
[11/28 14:31:09    877s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[11/28 14:31:09    877s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[11/28 14:31:09    877s] setNanoRouteMode -routeBottomRoutingLayer                       1
[11/28 14:31:09    877s] setNanoRouteMode -routeInsertAntennaDiode                       true
[11/28 14:31:09    877s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[11/28 14:31:09    877s] setNanoRouteMode -routeTdrEffort                                10
[11/28 14:31:09    877s] setNanoRouteMode -routeTopRoutingLayer                          6
[11/28 14:31:09    877s] setNanoRouteMode -routeWithEco                                  true
[11/28 14:31:09    877s] setNanoRouteMode -routeWithSiDriven                             true
[11/28 14:31:09    877s] setNanoRouteMode -routeWithTimingDriven                         true
[11/28 14:31:09    877s] setNanoRouteMode -timingEngine                                  {}
[11/28 14:31:09    877s] setDesignMode -process                                          180
[11/28 14:31:09    877s] setExtractRCMode -coupling_c_th                                 3
[11/28 14:31:09    877s] setExtractRCMode -engine                                        preRoute
[11/28 14:31:09    877s] setExtractRCMode -relative_c_th                                 0.03
[11/28 14:31:09    877s] setExtractRCMode -total_c_th                                    5
[11/28 14:31:09    877s] setDelayCalMode -enable_high_fanout                             true
[11/28 14:31:09    877s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[11/28 14:31:09    877s] setDelayCalMode -engine                                         aae
[11/28 14:31:09    877s] setDelayCalMode -ignoreNetLoad                                  false
[11/28 14:31:09    877s] setDelayCalMode -socv_accuracy_mode                             low
[11/28 14:31:09    877s] setSIMode -separate_delta_delay_on_data                         true
[11/28 14:31:09    877s] 
[11/28 14:31:09    877s] #**INFO: setDesignMode -flowEffort standard
[11/28 14:31:09    877s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/28 14:31:09    877s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/28 14:31:09    877s] OPERPROF: Starting checkPlace at level 1, MEM:2503.4M
[11/28 14:31:09    877s] z: 2, totalTracks: 1
[11/28 14:31:09    877s] z: 4, totalTracks: 1
[11/28 14:31:09    877s] z: 6, totalTracks: 1
[11/28 14:31:09    877s] #spOpts: N=180 hrOri=1 hrSnap=1 
[11/28 14:31:09    877s] All LLGs are deleted
[11/28 14:31:09    877s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2503.4M
[11/28 14:31:09    877s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2503.4M
[11/28 14:31:09    877s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2503.4M
[11/28 14:31:09    877s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2503.4M
[11/28 14:31:09    877s] Core basic site is core_5040
[11/28 14:31:09    877s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2503.4M
[11/28 14:31:09    877s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.004, MEM:2503.4M
[11/28 14:31:09    877s] SiteArray: non-trimmed site array dimensions = 189 x 1538
[11/28 14:31:09    877s] SiteArray: use 1,355,776 bytes
[11/28 14:31:09    877s] SiteArray: current memory after site array memory allocation 2503.4M
[11/28 14:31:09    877s] SiteArray: FP blocked sites are writable
[11/28 14:31:09    877s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:2503.4M
[11/28 14:31:09    877s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2503.4M
[11/28 14:31:09    877s] Begin checking placement ... (start mem=2503.4M, init mem=2503.4M)
[11/28 14:31:09    877s] Begin checking exclusive groups violation ...
[11/28 14:31:09    877s] There are 0 groups to check, max #box is 0, total #box is 0
[11/28 14:31:09    877s] Finished checking exclusive groups violations. Found 0 Vio.
[11/28 14:31:09    877s] 
[11/28 14:31:09    877s] Running CheckPlace using 1 thread in normal mode...
[11/28 14:31:09    877s] 
[11/28 14:31:09    877s] ...checkPlace normal is done!
[11/28 14:31:09    877s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2503.4M
[11/28 14:31:09    877s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.005, MEM:2503.4M
[11/28 14:31:09    877s] *info: Placed = 22071          (Fixed = 86)
[11/28 14:31:09    877s] *info: Unplaced = 0           
[11/28 14:31:09    877s] Placement Density:69.37%(507527/731616)
[11/28 14:31:09    877s] Placement Density (including fixed std cells):69.37%(507527/731616)
[11/28 14:31:09    877s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2503.4M
[11/28 14:31:09    877s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:2503.4M
[11/28 14:31:09    877s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2503.4M)
[11/28 14:31:09    877s] OPERPROF: Finished checkPlace at level 1, CPU:0.150, REAL:0.155, MEM:2503.4M
[11/28 14:31:09    877s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[11/28 14:31:09    877s] 
[11/28 14:31:09    877s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/28 14:31:09    877s] *** Changed status on (84) nets in Clock.
[11/28 14:31:09    877s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2503.4M) ***
[11/28 14:31:09    877s] 
[11/28 14:31:09    877s] globalDetailRoute
[11/28 14:31:09    877s] 
[11/28 14:31:09    877s] ### Time Record (globalDetailRoute) is installed.
[11/28 14:31:09    877s] #Start globalDetailRoute on Thu Nov 28 14:31:09 2024
[11/28 14:31:09    877s] #
[11/28 14:31:09    877s] ### Time Record (Pre Callback) is installed.
[11/28 14:31:09    877s] ### Time Record (Pre Callback) is uninstalled.
[11/28 14:31:09    877s] ### Time Record (DB Import) is installed.
[11/28 14:31:09    877s] ### Time Record (Timing Data Generation) is installed.
[11/28 14:31:09    877s] ### Time Record (Timing Data Generation) is uninstalled.
[11/28 14:31:09    877s] 
[11/28 14:31:09    877s] Trim Metal Layers:
[11/28 14:31:09    877s] LayerId::1 widthSet size::4
[11/28 14:31:09    877s] LayerId::2 widthSet size::4
[11/28 14:31:09    877s] LayerId::3 widthSet size::4
[11/28 14:31:09    877s] LayerId::4 widthSet size::4
[11/28 14:31:09    877s] LayerId::5 widthSet size::4
[11/28 14:31:09    877s] LayerId::6 widthSet size::2
[11/28 14:31:09    877s] Skipped RC grid update for preRoute extraction.
[11/28 14:31:09    877s] eee: pegSigSF::1.070000
[11/28 14:31:09    877s] Initializing multi-corner capacitance tables ... 
[11/28 14:31:09    877s] Initializing multi-corner resistance tables ...
[11/28 14:31:09    877s] eee: l::1 avDens::0.100167 usedTrk::3715.857733 availTrk::37096.758925 sigTrk::3715.857733
[11/28 14:31:09    877s] eee: l::2 avDens::0.235114 usedTrk::8775.403192 availTrk::37323.984909 sigTrk::8775.403192
[11/28 14:31:09    877s] eee: l::3 avDens::0.253993 usedTrk::10450.602197 availTrk::41145.238520 sigTrk::10450.602197
[11/28 14:31:09    877s] eee: l::4 avDens::0.342270 usedTrk::10464.044212 availTrk::30572.454858 sigTrk::10464.044212
[11/28 14:31:09    877s] eee: l::5 avDens::0.311240 usedTrk::10694.792279 availTrk::34361.877666 sigTrk::10694.792279
[11/28 14:31:09    877s] eee: l::6 avDens::0.347354 usedTrk::2322.455912 availTrk::6686.129032 sigTrk::2323.935715
[11/28 14:31:09    877s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:31:09    877s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.487695 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.920400 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 77 ; 
[11/28 14:31:09    877s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[11/28 14:31:09    877s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:31:09    877s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_n of net rst_n because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:31:09    877s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_valid of net in_valid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:31:09    877s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_valid2 of net in_valid2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:31:09    877s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[7] of net image[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:31:09    877s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[6] of net image[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:31:09    877s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[5] of net image[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:31:09    877s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[4] of net image[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:31:09    877s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[3] of net image[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:31:09    877s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[2] of net image[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:31:09    877s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[1] of net image[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:31:09    877s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[0] of net image[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:31:09    877s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[7] of net template[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:31:09    877s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[6] of net template[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:31:09    877s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[5] of net template[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:31:09    877s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[4] of net template[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:31:09    877s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[3] of net template[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:31:09    877s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[2] of net template[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:31:09    877s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[1] of net template[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:31:09    877s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[0] of net template[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:31:09    877s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[11/28 14:31:09    877s] #To increase the message display limit, refer to the product command reference manual.
[11/28 14:31:09    877s] ### Net info: total nets: 24639
[11/28 14:31:09    877s] ### Net info: dirty nets: 410
[11/28 14:31:09    877s] ### Net info: marked as disconnected nets: 0
[11/28 14:31:09    877s] #num needed restored net=0
[11/28 14:31:09    877s] #need_extraction net=0 (total=24639)
[11/28 14:31:09    877s] ### Net info: fully routed nets: 84
[11/28 14:31:09    877s] ### Net info: trivial (< 2 pins) nets: 29
[11/28 14:31:09    877s] ### Net info: unrouted nets: 24526
[11/28 14:31:09    877s] ### Net info: re-extraction nets: 0
[11/28 14:31:09    877s] ### Net info: ignored nets: 0
[11/28 14:31:09    877s] ### Net info: skip routing nets: 0
[11/28 14:31:09    877s] #WARNING (NRDB-733) PIN action[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:31:09    877s] #WARNING (NRDB-733) PIN action[1] in CELL_VIEW CHIP does not have physical port.
[11/28 14:31:09    877s] #WARNING (NRDB-733) PIN action[2] in CELL_VIEW CHIP does not have physical port.
[11/28 14:31:09    877s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[11/28 14:31:09    877s] #WARNING (NRDB-733) PIN image[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:31:09    877s] #WARNING (NRDB-733) PIN image[1] in CELL_VIEW CHIP does not have physical port.
[11/28 14:31:09    877s] #WARNING (NRDB-733) PIN image[2] in CELL_VIEW CHIP does not have physical port.
[11/28 14:31:09    877s] #WARNING (NRDB-733) PIN image[3] in CELL_VIEW CHIP does not have physical port.
[11/28 14:31:09    877s] #WARNING (NRDB-733) PIN image[4] in CELL_VIEW CHIP does not have physical port.
[11/28 14:31:09    877s] #WARNING (NRDB-733) PIN image[5] in CELL_VIEW CHIP does not have physical port.
[11/28 14:31:09    877s] #WARNING (NRDB-733) PIN image[6] in CELL_VIEW CHIP does not have physical port.
[11/28 14:31:09    877s] #WARNING (NRDB-733) PIN image[7] in CELL_VIEW CHIP does not have physical port.
[11/28 14:31:09    877s] #WARNING (NRDB-733) PIN image_size[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:31:09    877s] #WARNING (NRDB-733) PIN image_size[1] in CELL_VIEW CHIP does not have physical port.
[11/28 14:31:09    877s] #WARNING (NRDB-733) PIN in_valid in CELL_VIEW CHIP does not have physical port.
[11/28 14:31:09    877s] #WARNING (NRDB-733) PIN in_valid2 in CELL_VIEW CHIP does not have physical port.
[11/28 14:31:09    877s] #WARNING (NRDB-733) PIN out_valid in CELL_VIEW CHIP does not have physical port.
[11/28 14:31:09    877s] #WARNING (NRDB-733) PIN out_value in CELL_VIEW CHIP does not have physical port.
[11/28 14:31:09    877s] #WARNING (NRDB-733) PIN rst_n in CELL_VIEW CHIP does not have physical port.
[11/28 14:31:09    877s] #WARNING (NRDB-733) PIN template[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:31:09    877s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[11/28 14:31:09    877s] #To increase the message display limit, refer to the product command reference manual.
[11/28 14:31:09    877s] ### import design signature (12): route=105143635 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1817882981 dirty_area=833084194 del_dirty_area=0 cell=804093089 placement=124190189 pin_access=1907903569 inst_pattern=1 halo=0
[11/28 14:31:09    877s] ### Time Record (DB Import) is uninstalled.
[11/28 14:31:09    877s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[11/28 14:31:09    877s] #RTESIG:78da95d44d6fc2300c06e09df72bacc28149c0ec7c353932892b9bd0b62bead60095a095
[11/28 14:31:09    877s] #       daf4c0bf5f867661823a9cf3e895edc4198d3f976bc804ce49cf3a42bd2158ad05612ecc
[11/28 14:31:09    877s] #       8ca4a267819b78f4f1923d8ec6af6fef42582044985475f03bdf4ea1ef7c0b9d0fa1aa77
[11/28 14:31:09    877s] #       4f7f2837b02d0e9d87c957d31ca6509eeae2587d43e9b7457f08ffb8c93564451f9a0c26
[11/28 14:31:09    877s] #       c1b775d19eaec63a8997b1570ca19010da7ed8e84b335c5ee4ea2e6ecc5d3ca77b38e91c
[11/28 14:31:09    877s] #       708e1af1f716b687a608d79b248b90edabdd3e4eb50b6d3cb9e54c5aa0207eb2526afe8a
[11/28 14:31:09    877s] #       a4d2a0865f50341666026361c8162673053a0d1aa0b94e804e8248495468d89928ca138c
[11/28 14:31:09    877s] #       e38d40de689960346f8c032de72661023621cdf153d228203bfab2ea8fcc83d524d8b4f3
[11/28 14:31:09    877s] #       97b258bd2f57ab051367ac02625ea3b12e6997f2b8cb59178aba2cda325a5ff7c75b32b6
[11/28 14:31:09    877s] #       5b37b51f54ce10dbaab38a33718f625de7bd1c6e4020c56170bf3b4a0b8633caf15569cb
[11/28 14:31:09    877s] #       9bc1093cfc006ef40c8e
[11/28 14:31:09    877s] #
[11/28 14:31:09    877s] #Skip comparing routing design signature in db-snapshot flow
[11/28 14:31:09    877s] ### Time Record (Data Preparation) is installed.
[11/28 14:31:09    877s] #RTESIG:78da95d53d6fc2301006e0cefd15a7c04025a077fe8a3d52899556a8ed8ad2c6402448a4
[11/28 14:31:09    877s] #       c419f8f77551172ac899d98f5e9fcfbe6434fe5cae211338273deb08f58660b51684b930
[11/28 14:31:09    877s] #       33928a9e056ee2d2c74bf6381abfbebd0b6181106152d5c1ef7c3b85bef32d743e84aade
[11/28 14:31:09    877s] #       3dfda1dcc0b638741e265f4d73984279aa8b63f50da5df16fd21fce326d790157d683298
[11/28 14:31:09    877s] #       04dfd6457bba1aeb245ec65e3184424268fb61a32fcd707991abbbb83177f19ceee1a473
[11/28 14:31:09    877s] #       c0396ac4df5bd81e9a225c3f2459846c5fedf6b1ab5d68e3ca2d67d20205f19d9552f357
[11/28 14:31:09    877s] #       24950635fc82a2b13013180b43b630992bd069d000cd75027412444aa242c3f644519e60
[11/28 14:31:09    877s] #       1c6f04f246cb04a379631c683937091db009698eef924601d9d197557f641eac26c1a69d
[11/28 14:31:09    877s] #       3f298bd5fb72b55a3071c62a20e6351aeb9266298fb39c75a1a8cba22da3f5757fbc25e3
[11/28 14:31:09    877s] #       71eba6f683ca52cc3bcf13b3b133c4f6c459c5993870691b0aa4d835ee3780d282e18c72
[11/28 14:31:09    877s] #       7c55daf266b0030f3f7bd9193d
[11/28 14:31:09    877s] #
[11/28 14:31:09    877s] ### Time Record (Data Preparation) is uninstalled.
[11/28 14:31:09    877s] ### Time Record (Global Routing) is installed.
[11/28 14:31:09    877s] ### Time Record (Global Routing) is uninstalled.
[11/28 14:31:09    877s] ### Time Record (Data Preparation) is installed.
[11/28 14:31:09    877s] #Start routing data preparation on Thu Nov 28 14:31:09 2024
[11/28 14:31:09    877s] #
[11/28 14:31:09    877s] #Minimum voltage of a net in the design = 0.000.
[11/28 14:31:09    877s] #Maximum voltage of a net in the design = 1.980.
[11/28 14:31:09    877s] #Voltage range [0.000 - 1.980] has 24637 nets.
[11/28 14:31:09    877s] #Voltage range [0.000 - 0.000] has 1 net.
[11/28 14:31:09    877s] #Voltage range [1.620 - 1.980] has 1 net.
[11/28 14:31:09    877s] ### Time Record (Cell Pin Access) is installed.
[11/28 14:31:09    877s] #Rebuild pin access data for design.
[11/28 14:31:09    877s] #Initial pin access analysis.
[11/28 14:31:12    880s] #Detail pin access analysis.
[11/28 14:31:12    880s] ### Time Record (Cell Pin Access) is uninstalled.
[11/28 14:31:12    880s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[11/28 14:31:12    880s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[11/28 14:31:12    880s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/28 14:31:12    880s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[11/28 14:31:12    880s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/28 14:31:12    880s] # metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
[11/28 14:31:12    880s] #Monitoring time of adding inner blkg by smac
[11/28 14:31:12    880s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1749.64 (MB), peak = 1986.27 (MB)
[11/28 14:31:12    880s] #Regenerating Ggrids automatically.
[11/28 14:31:12    880s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[11/28 14:31:12    880s] #Using automatically generated G-grids.
[11/28 14:31:12    880s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/28 14:31:13    880s] #Done routing data preparation.
[11/28 14:31:13    880s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1758.20 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    880s] ### Time Record (Data Preparation) is uninstalled.
[11/28 14:31:13    880s] #
[11/28 14:31:13    880s] #Summary of active signal nets routing constraints set by OPT:
[11/28 14:31:13    880s] #	preferred routing layers      : 0
[11/28 14:31:13    880s] #	preferred routing layer effort: 0
[11/28 14:31:13    880s] #	preferred extra space         : 0
[11/28 14:31:13    880s] #	preferred multi-cut via       : 0
[11/28 14:31:13    880s] #	avoid detour                  : 0
[11/28 14:31:13    880s] #	expansion ratio               : 0
[11/28 14:31:13    880s] #	net priority                  : 0
[11/28 14:31:13    880s] #	s2s control                   : 0
[11/28 14:31:13    880s] #	avoid chaining                : 0
[11/28 14:31:13    880s] #	inst-based stacking via       : 0
[11/28 14:31:13    880s] #
[11/28 14:31:13    880s] #Summary of active signal nets routing constraints set by USER:
[11/28 14:31:13    880s] #	preferred routing layers      : 0
[11/28 14:31:13    880s] #	preferred routing layer effort     : 0
[11/28 14:31:13    880s] #	preferred extra space              : 0
[11/28 14:31:13    880s] #	preferred multi-cut via            : 0
[11/28 14:31:13    880s] #	avoid detour                       : 0
[11/28 14:31:13    880s] #	net weight                         : 0
[11/28 14:31:13    880s] #	avoid chaining                     : 0
[11/28 14:31:13    880s] #	cell-based stacking via (required) : 0
[11/28 14:31:13    880s] #	cell-based stacking via (optional) : 0
[11/28 14:31:13    880s] #
[11/28 14:31:13    880s] #Start timing driven prevention iteration
[11/28 14:31:13    880s] ### td_prevention_read_timing_data starts on Thu Nov 28 14:31:13 2024 with memory = 1758.21 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    880s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[11/28 14:31:13    880s] #
[11/28 14:31:13    880s] #----------------------------------------------------
[11/28 14:31:13    880s] # Summary of active signal nets routing constraints
[11/28 14:31:13    880s] #+--------------------------+-----------+
[11/28 14:31:13    880s] #+--------------------------+-----------+
[11/28 14:31:13    880s] #
[11/28 14:31:13    880s] #----------------------------------------------------
[11/28 14:31:13    880s] #Done timing-driven prevention
[11/28 14:31:13    880s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1764.12 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    880s] #Total number of trivial nets (e.g. < 2 pins) = 29 (skipped).
[11/28 14:31:13    880s] #Total number of routable nets = 24610.
[11/28 14:31:13    880s] #Total number of nets in the design = 24639.
[11/28 14:31:13    880s] #24572 routable nets do not have any wires.
[11/28 14:31:13    880s] #38 routable nets have routed wires.
[11/28 14:31:13    880s] #24572 nets will be global routed.
[11/28 14:31:13    880s] #46 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/28 14:31:13    880s] #38 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/28 14:31:13    880s] ### Time Record (Data Preparation) is installed.
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] #Finished routing data preparation on Thu Nov 28 14:31:13 2024
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] #Cpu time = 00:00:00
[11/28 14:31:13    881s] #Elapsed time = 00:00:00
[11/28 14:31:13    881s] #Increased memory = 0.07 (MB)
[11/28 14:31:13    881s] #Total memory = 1764.23 (MB)
[11/28 14:31:13    881s] #Peak memory = 1986.27 (MB)
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] ### Time Record (Data Preparation) is uninstalled.
[11/28 14:31:13    881s] ### Time Record (Global Routing) is installed.
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] #Start global routing on Thu Nov 28 14:31:13 2024
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] #Start global routing initialization on Thu Nov 28 14:31:13 2024
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] #Number of eco nets is 46
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] #Start global routing data preparation on Thu Nov 28 14:31:13 2024
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] ### build_merged_routing_blockage_rect_list starts on Thu Nov 28 14:31:13 2024 with memory = 1765.07 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    881s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[11/28 14:31:13    881s] #Start routing resource analysis on Thu Nov 28 14:31:13 2024
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] ### init_is_bin_blocked starts on Thu Nov 28 14:31:13 2024 with memory = 1765.31 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    881s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[11/28 14:31:13    881s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Nov 28 14:31:13 2024 with memory = 1768.07 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    881s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[11/28 14:31:13    881s] ### adjust_flow_cap starts on Thu Nov 28 14:31:13 2024 with memory = 1768.32 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    881s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[11/28 14:31:13    881s] ### adjust_partial_route_blockage starts on Thu Nov 28 14:31:13 2024 with memory = 1768.32 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    881s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[11/28 14:31:13    881s] ### set_via_blocked starts on Thu Nov 28 14:31:13 2024 with memory = 1768.32 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    881s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[11/28 14:31:13    881s] ### copy_flow starts on Thu Nov 28 14:31:13 2024 with memory = 1768.32 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    881s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[11/28 14:31:13    881s] #Routing resource analysis is done on Thu Nov 28 14:31:13 2024
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] ### report_flow_cap starts on Thu Nov 28 14:31:13 2024 with memory = 1768.32 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    881s] #  Resource Analysis:
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/28 14:31:13    881s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/28 14:31:13    881s] #  --------------------------------------------------------------
[11/28 14:31:13    881s] #  metal1         H         597        1965       29241    68.32%
[11/28 14:31:13    881s] #  metal2         V         956        1358       29241    52.01%
[11/28 14:31:13    881s] #  metal3         H        1085        1477       29241    51.03%
[11/28 14:31:13    881s] #  metal4         V        1332         982       29241    41.36%
[11/28 14:31:13    881s] #  metal5         H        1651         911       29241    34.88%
[11/28 14:31:13    881s] #  metal6         V         371         206       29241    35.40%
[11/28 14:31:13    881s] #  --------------------------------------------------------------
[11/28 14:31:13    881s] #  Total                   5993      51.10%      175446    47.17%
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] #  85 nets (0.34%) with 1 preferred extra spacing.
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[11/28 14:31:13    881s] ### analyze_m2_tracks starts on Thu Nov 28 14:31:13 2024 with memory = 1768.32 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    881s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[11/28 14:31:13    881s] ### report_initial_resource starts on Thu Nov 28 14:31:13 2024 with memory = 1768.33 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    881s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[11/28 14:31:13    881s] ### mark_pg_pins_accessibility starts on Thu Nov 28 14:31:13 2024 with memory = 1768.33 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    881s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[11/28 14:31:13    881s] ### set_net_region starts on Thu Nov 28 14:31:13 2024 with memory = 1768.33 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    881s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] #Global routing data preparation is done on Thu Nov 28 14:31:13 2024
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1768.34 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] ### prepare_level starts on Thu Nov 28 14:31:13 2024 with memory = 1768.34 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    881s] ### init level 1 starts on Thu Nov 28 14:31:13 2024 with memory = 1768.35 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    881s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[11/28 14:31:13    881s] ### Level 1 hgrid = 171 X 171
[11/28 14:31:13    881s] ### prepare_level_flow starts on Thu Nov 28 14:31:13 2024 with memory = 1768.39 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    881s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[11/28 14:31:13    881s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] #Global routing initialization is done on Thu Nov 28 14:31:13 2024
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1768.41 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    881s] #
[11/28 14:31:13    881s] #start global routing iteration 1...
[11/28 14:31:13    881s] ### init_flow_edge starts on Thu Nov 28 14:31:13 2024 with memory = 1768.43 (MB), peak = 1986.27 (MB)
[11/28 14:31:13    881s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[11/28 14:31:13    881s] ### routing at level 1 (topmost level) iter 0
[11/28 14:32:33    961s] ### measure_qor starts on Thu Nov 28 14:32:33 2024 with memory = 1876.16 (MB), peak = 1986.27 (MB)
[11/28 14:32:33    961s] ### measure_congestion starts on Thu Nov 28 14:32:33 2024 with memory = 1876.17 (MB), peak = 1986.27 (MB)
[11/28 14:32:33    961s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:33    961s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:33    961s] #cpu time = 00:01:20, elapsed time = 00:01:20, memory = 1805.70 (MB), peak = 1986.27 (MB)
[11/28 14:32:33    961s] #
[11/28 14:32:33    961s] #start global routing iteration 2...
[11/28 14:32:33    961s] ### routing at level 1 (topmost level) iter 1
[11/28 14:32:43    971s] ### measure_qor starts on Thu Nov 28 14:32:43 2024 with memory = 1863.95 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] ### measure_congestion starts on Thu Nov 28 14:32:43 2024 with memory = 1863.95 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:43    971s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:43    971s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1805.82 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] #
[11/28 14:32:43    971s] ### route_end starts on Thu Nov 28 14:32:43 2024 with memory = 1805.83 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] #
[11/28 14:32:43    971s] #Total number of trivial nets (e.g. < 2 pins) = 29 (skipped).
[11/28 14:32:43    971s] #Total number of routable nets = 24610.
[11/28 14:32:43    971s] #Total number of nets in the design = 24639.
[11/28 14:32:43    971s] #
[11/28 14:32:43    971s] #24610 routable nets have routed wires.
[11/28 14:32:43    971s] #46 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/28 14:32:43    971s] #38 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/28 14:32:43    971s] #
[11/28 14:32:43    971s] #Routed nets constraints summary:
[11/28 14:32:43    971s] #------------------------------------------------
[11/28 14:32:43    971s] #        Rules   Pref Extra Space   Unconstrained  
[11/28 14:32:43    971s] #------------------------------------------------
[11/28 14:32:43    971s] #      Default                 46           24526  
[11/28 14:32:43    971s] #------------------------------------------------
[11/28 14:32:43    971s] #        Total                 46           24526  
[11/28 14:32:43    971s] #------------------------------------------------
[11/28 14:32:43    971s] #
[11/28 14:32:43    971s] #Routing constraints summary of the whole design:
[11/28 14:32:43    971s] #------------------------------------------------
[11/28 14:32:43    971s] #        Rules   Pref Extra Space   Unconstrained  
[11/28 14:32:43    971s] #------------------------------------------------
[11/28 14:32:43    971s] #      Default                 84           24526  
[11/28 14:32:43    971s] #------------------------------------------------
[11/28 14:32:43    971s] #        Total                 84           24526  
[11/28 14:32:43    971s] #------------------------------------------------
[11/28 14:32:43    971s] #
[11/28 14:32:43    971s] ### cal_base_flow starts on Thu Nov 28 14:32:43 2024 with memory = 1805.86 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] ### init_flow_edge starts on Thu Nov 28 14:32:43 2024 with memory = 1805.86 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:43    971s] ### cal_flow starts on Thu Nov 28 14:32:43 2024 with memory = 1805.86 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:43    971s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:43    971s] ### report_overcon starts on Thu Nov 28 14:32:43 2024 with memory = 1805.87 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] #
[11/28 14:32:43    971s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/28 14:32:43    971s] #
[11/28 14:32:43    971s] #                 OverCon       OverCon       OverCon       OverCon          
[11/28 14:32:43    971s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[11/28 14:32:43    971s] #     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon  Flow/Cap
[11/28 14:32:43    971s] #  ----------------------------------------------------------------------------------------
[11/28 14:32:43    971s] #  metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.43  
[11/28 14:32:43    971s] #  metal2      263(1.87%)     59(0.42%)     17(0.12%)      2(0.01%)   (2.43%)     0.52  
[11/28 14:32:43    971s] #  metal3       57(0.40%)      3(0.02%)      0(0.00%)      0(0.00%)   (0.42%)     0.50  
[11/28 14:32:43    971s] #  metal4       97(0.57%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.57%)     0.38  
[11/28 14:32:43    971s] #  metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.31  
[11/28 14:32:43    971s] #  metal6       21(0.11%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.11%)     0.34  
[11/28 14:32:43    971s] #  ----------------------------------------------------------------------------------------
[11/28 14:32:43    971s] #     Total    438(0.46%)     62(0.07%)     17(0.02%)      2(0.00%)   (0.55%)
[11/28 14:32:43    971s] #
[11/28 14:32:43    971s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
[11/28 14:32:43    971s] #  Overflow after GR: 0.06% H + 0.48% V
[11/28 14:32:43    971s] #
[11/28 14:32:43    971s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:43    971s] ### cal_base_flow starts on Thu Nov 28 14:32:43 2024 with memory = 1805.88 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] ### init_flow_edge starts on Thu Nov 28 14:32:43 2024 with memory = 1805.88 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:43    971s] ### cal_flow starts on Thu Nov 28 14:32:43 2024 with memory = 1805.88 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:43    971s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:43    971s] ### export_cong_map starts on Thu Nov 28 14:32:43 2024 with memory = 1805.89 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] ### PDZT_Export::export_cong_map starts on Thu Nov 28 14:32:43 2024 with memory = 1806.28 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:43    971s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:43    971s] ### import_cong_map starts on Thu Nov 28 14:32:43 2024 with memory = 1806.28 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] #Hotspot report including placement blocked areas
[11/28 14:32:43    971s] OPERPROF: Starting HotSpotCal at level 1, MEM:2598.6M
[11/28 14:32:43    971s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/28 14:32:43    971s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[11/28 14:32:43    971s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/28 14:32:43    971s] [hotspot] |   metal1(H)    |              0.44 |              0.89 |   362.87   766.07   403.19   806.39 |
[11/28 14:32:43    971s] [hotspot] |   metal2(V)    |              6.67 |             17.33 |   483.83   806.39   564.47   846.71 |
[11/28 14:32:43    971s] [hotspot] |   metal3(H)    |              0.44 |              1.78 |  1068.47   483.83  1108.79   524.15 |
[11/28 14:32:43    971s] [hotspot] |   metal4(V)    |              6.00 |             16.67 |   483.83   766.07   524.15   826.55 |
[11/28 14:32:43    971s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[11/28 14:32:43    971s] [hotspot] |   metal6(V)    |             23.67 |             70.22 |   887.03   584.63   987.83   685.43 |
[11/28 14:32:43    971s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/28 14:32:43    971s] [hotspot] |      worst     | (metal6)    23.67 | (metal6)    70.22 |                                     |
[11/28 14:32:43    971s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/28 14:32:43    971s] [hotspot] |   all layers   |              5.56 |              7.78 |                                     |
[11/28 14:32:43    971s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/28 14:32:43    971s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 5.56, normalized total congestion hotspot area = 7.78 (area is in unit of 4 std-cell row bins)
[11/28 14:32:43    971s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 5.56/7.78 (area is in unit of 4 std-cell row bins)
[11/28 14:32:43    971s] [hotspot] max/total 5.56/7.78, big hotspot (>10) total 0.00
[11/28 14:32:43    971s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[11/28 14:32:43    971s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:32:43    971s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/28 14:32:43    971s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:32:43    971s] [hotspot] |  1  |   483.83   806.39   544.31   846.71 |        5.11   |
[11/28 14:32:43    971s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:32:43    971s] [hotspot] |  2  |   866.87   584.63   907.19   624.95 |        0.44   |
[11/28 14:32:43    971s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:32:43    971s] [hotspot] |  3  |  1068.47   584.63  1108.79   624.95 |        0.44   |
[11/28 14:32:43    971s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:32:43    971s] [hotspot] |  4  |   907.19   604.79   947.51   645.11 |        0.44   |
[11/28 14:32:43    971s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:32:43    971s] [hotspot] |  5  |   483.83   705.59   524.15   745.91 |        0.44   |
[11/28 14:32:43    971s] [hotspot] +-----+-------------------------------------+---------------+
[11/28 14:32:43    971s] Top 5 hotspots total area: 6.89
[11/28 14:32:43    971s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.050, REAL:0.050, MEM:2598.6M
[11/28 14:32:43    971s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:43    971s] ### update starts on Thu Nov 28 14:32:43 2024 with memory = 1806.69 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] #Complete Global Routing.
[11/28 14:32:43    971s] #Total number of nets with non-default rule or having extra spacing = 85
[11/28 14:32:43    971s] #Total wire length = 2180372 um.
[11/28 14:32:43    971s] #Total half perimeter of net bounding box = 1673784 um.
[11/28 14:32:43    971s] #Total wire length on LAYER metal1 = 49091 um.
[11/28 14:32:43    971s] #Total wire length on LAYER metal2 = 293171 um.
[11/28 14:32:43    971s] #Total wire length on LAYER metal3 = 424762 um.
[11/28 14:32:43    971s] #Total wire length on LAYER metal4 = 582645 um.
[11/28 14:32:43    971s] #Total wire length on LAYER metal5 = 666056 um.
[11/28 14:32:43    971s] #Total wire length on LAYER metal6 = 164647 um.
[11/28 14:32:43    971s] #Total number of vias = 176936
[11/28 14:32:43    971s] #Up-Via Summary (total 176936):
[11/28 14:32:43    971s] #           
[11/28 14:32:43    971s] #-----------------------
[11/28 14:32:43    971s] # metal1          81934
[11/28 14:32:43    971s] # metal2          52922
[11/28 14:32:43    971s] # metal3          25156
[11/28 14:32:43    971s] # metal4          12803
[11/28 14:32:43    971s] # metal5           4121
[11/28 14:32:43    971s] #-----------------------
[11/28 14:32:43    971s] #                176936 
[11/28 14:32:43    971s] #
[11/28 14:32:43    971s] #Total number of involved regular nets 4748
[11/28 14:32:43    971s] #Maximum src to sink distance  2436.3
[11/28 14:32:43    971s] #Average of max src_to_sink distance  270.7
[11/28 14:32:43    971s] #Average of ave src_to_sink distance  176.6
[11/28 14:32:43    971s] #Total number of involved priority nets 46
[11/28 14:32:43    971s] #Maximum src to sink distance for priority net 311.0
[11/28 14:32:43    971s] #Average of max src_to_sink distance for priority net 191.0
[11/28 14:32:43    971s] #Average of ave src_to_sink distance for priority net 105.9
[11/28 14:32:43    971s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:43    971s] ### report_overcon starts on Thu Nov 28 14:32:43 2024 with memory = 1807.12 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:43    971s] ### report_overcon starts on Thu Nov 28 14:32:43 2024 with memory = 1807.12 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] #Max overcon = 8 tracks.
[11/28 14:32:43    971s] #Total overcon = 0.55%.
[11/28 14:32:43    971s] #Worst layer Gcell overcon rate = 0.57%.
[11/28 14:32:43    971s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:43    971s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:43    971s] ### global_route design signature (15): route=1592076931 net_attr=1804126654
[11/28 14:32:43    971s] #
[11/28 14:32:43    971s] #Global routing statistics:
[11/28 14:32:43    971s] #Cpu time = 00:01:31
[11/28 14:32:43    971s] #Elapsed time = 00:01:31
[11/28 14:32:43    971s] #Increased memory = 41.07 (MB)
[11/28 14:32:43    971s] #Total memory = 1805.30 (MB)
[11/28 14:32:43    971s] #Peak memory = 1986.27 (MB)
[11/28 14:32:43    971s] #
[11/28 14:32:43    971s] #Finished global routing on Thu Nov 28 14:32:43 2024
[11/28 14:32:43    971s] #
[11/28 14:32:43    971s] #
[11/28 14:32:43    971s] ### Time Record (Global Routing) is uninstalled.
[11/28 14:32:43    971s] ### Time Record (Data Preparation) is installed.
[11/28 14:32:43    971s] ### Time Record (Data Preparation) is uninstalled.
[11/28 14:32:43    971s] ### track-assign external-init starts on Thu Nov 28 14:32:43 2024 with memory = 1802.56 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] ### Time Record (Track Assignment) is installed.
[11/28 14:32:43    971s] ### Time Record (Track Assignment) is uninstalled.
[11/28 14:32:43    971s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:43    971s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1802.56 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] ### track-assign engine-init starts on Thu Nov 28 14:32:43 2024 with memory = 1802.57 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] ### Time Record (Track Assignment) is installed.
[11/28 14:32:43    971s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:43    971s] ### track-assign core-engine starts on Thu Nov 28 14:32:43 2024 with memory = 1802.64 (MB), peak = 1986.27 (MB)
[11/28 14:32:43    971s] #Start Track Assignment.
[11/28 14:32:46    974s] #Done with 42039 horizontal wires in 6 hboxes and 45484 vertical wires in 6 hboxes.
[11/28 14:32:49    977s] #Done with 10257 horizontal wires in 6 hboxes and 10907 vertical wires in 6 hboxes.
[11/28 14:32:49    977s] #Complete Track Assignment.
[11/28 14:32:49    977s] #Total number of nets with non-default rule or having extra spacing = 85
[11/28 14:32:49    977s] #Total wire length = 2156182 um.
[11/28 14:32:49    977s] #Total half perimeter of net bounding box = 1673784 um.
[11/28 14:32:49    977s] #Total wire length on LAYER metal1 = 47787 um.
[11/28 14:32:49    977s] #Total wire length on LAYER metal2 = 286286 um.
[11/28 14:32:49    977s] #Total wire length on LAYER metal3 = 414687 um.
[11/28 14:32:49    977s] #Total wire length on LAYER metal4 = 578629 um.
[11/28 14:32:49    977s] #Total wire length on LAYER metal5 = 664696 um.
[11/28 14:32:49    977s] #Total wire length on LAYER metal6 = 164098 um.
[11/28 14:32:49    977s] #Total number of vias = 176936
[11/28 14:32:49    977s] #Up-Via Summary (total 176936):
[11/28 14:32:49    977s] #           
[11/28 14:32:49    977s] #-----------------------
[11/28 14:32:49    977s] # metal1          81934
[11/28 14:32:49    977s] # metal2          52922
[11/28 14:32:49    977s] # metal3          25156
[11/28 14:32:49    977s] # metal4          12803
[11/28 14:32:49    977s] # metal5           4121
[11/28 14:32:49    977s] #-----------------------
[11/28 14:32:49    977s] #                176936 
[11/28 14:32:49    977s] #
[11/28 14:32:49    977s] ### track_assign design signature (18): route=1041151866
[11/28 14:32:49    977s] ### track-assign core-engine cpu:00:00:05, real:00:00:05, mem:1.8 GB, peak:1.9 GB
[11/28 14:32:49    977s] ### Time Record (Track Assignment) is uninstalled.
[11/28 14:32:49    977s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1802.95 (MB), peak = 1986.27 (MB)
[11/28 14:32:49    977s] #
[11/28 14:32:49    977s] #number of short segments in preferred routing layers
[11/28 14:32:49    977s] #	metal3    metal4    Total 
[11/28 14:32:49    977s] #	242       34        276       
[11/28 14:32:49    977s] #
[11/28 14:32:49    977s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/28 14:32:49    977s] #Cpu time = 00:01:40
[11/28 14:32:49    977s] #Elapsed time = 00:01:40
[11/28 14:32:49    977s] #Increased memory = 48.88 (MB)
[11/28 14:32:49    977s] #Total memory = 1792.28 (MB)
[11/28 14:32:49    977s] #Peak memory = 1986.27 (MB)
[11/28 14:32:49    977s] ### Time Record (Detail Routing) is installed.
[11/28 14:32:49    977s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[11/28 14:32:49    977s] #
[11/28 14:32:49    977s] #Start Detail Routing..
[11/28 14:32:49    977s] #start initial detail routing ...
[11/28 14:32:49    977s] ### Design has 0 dirty nets, 54917 dirty-areas)
[11/28 14:34:31   1079s] # ECO: 7.7% of the total area was rechecked for DRC, and 56.9% required routing.
[11/28 14:34:31   1079s] #   number of violations = 154
[11/28 14:34:31   1079s] #
[11/28 14:34:31   1079s] #    By Layer and Type :
[11/28 14:34:31   1079s] #	         MetSpc    Short   CShort      Mar   Totals
[11/28 14:34:31   1079s] #	metal1        8       26        4        0       38
[11/28 14:34:31   1079s] #	metal2       26       66        0        1       93
[11/28 14:34:31   1079s] #	metal3        0        6        0        0        6
[11/28 14:34:31   1079s] #	metal4        0        1        0        0        1
[11/28 14:34:31   1079s] #	metal5        0       15        0        0       15
[11/28 14:34:31   1079s] #	metal6        1        0        0        0        1
[11/28 14:34:31   1079s] #	Totals       35      114        4        1      154
[11/28 14:34:31   1079s] #22132 out of 22336 instances (99.1%) need to be verified(marked ipoed), dirty area = 39.4%.
[11/28 14:34:38   1086s] #   number of violations = 154
[11/28 14:34:38   1086s] #
[11/28 14:34:38   1086s] #    By Layer and Type :
[11/28 14:34:38   1086s] #	         MetSpc    Short   CShort      Mar   Totals
[11/28 14:34:38   1086s] #	metal1        8       26        4        0       38
[11/28 14:34:38   1086s] #	metal2       26       66        0        1       93
[11/28 14:34:38   1086s] #	metal3        0        6        0        0        6
[11/28 14:34:38   1086s] #	metal4        0        1        0        0        1
[11/28 14:34:38   1086s] #	metal5        0       15        0        0       15
[11/28 14:34:38   1086s] #	metal6        1        0        0        0        1
[11/28 14:34:38   1086s] #	Totals       35      114        4        1      154
[11/28 14:34:38   1086s] #cpu time = 00:01:49, elapsed time = 00:01:49, memory = 1798.09 (MB), peak = 1986.27 (MB)
[11/28 14:34:39   1087s] #start 1st optimization iteration ...
[11/28 14:34:41   1090s] #   number of violations = 18
[11/28 14:34:41   1090s] #
[11/28 14:34:41   1090s] #    By Layer and Type :
[11/28 14:34:41   1090s] #	         MetSpc    Short   Totals
[11/28 14:34:41   1090s] #	metal1        0        3        3
[11/28 14:34:41   1090s] #	metal2        3        0        3
[11/28 14:34:41   1090s] #	metal3        0        0        0
[11/28 14:34:41   1090s] #	metal4        0        0        0
[11/28 14:34:41   1090s] #	metal5        0       12       12
[11/28 14:34:41   1090s] #	Totals        3       15       18
[11/28 14:34:41   1090s] #    number of process antenna violations = 33
[11/28 14:34:41   1090s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1798.43 (MB), peak = 1986.27 (MB)
[11/28 14:34:41   1090s] #start 2nd optimization iteration ...
[11/28 14:34:42   1090s] #   number of violations = 18
[11/28 14:34:42   1090s] #
[11/28 14:34:42   1090s] #    By Layer and Type :
[11/28 14:34:42   1090s] #	         MetSpc    Short   Totals
[11/28 14:34:42   1090s] #	metal1        0        0        0
[11/28 14:34:42   1090s] #	metal2        3        0        3
[11/28 14:34:42   1090s] #	metal3        0        0        0
[11/28 14:34:42   1090s] #	metal4        0        0        0
[11/28 14:34:42   1090s] #	metal5        0       15       15
[11/28 14:34:42   1090s] #	Totals        3       15       18
[11/28 14:34:42   1090s] #    number of process antenna violations = 33
[11/28 14:34:42   1090s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1798.00 (MB), peak = 1986.27 (MB)
[11/28 14:34:42   1090s] #start 3rd optimization iteration ...
[11/28 14:34:42   1090s] #   number of violations = 14
[11/28 14:34:42   1090s] #
[11/28 14:34:42   1090s] #    By Layer and Type :
[11/28 14:34:42   1090s] #	          Short   Totals
[11/28 14:34:42   1090s] #	metal1        0        0
[11/28 14:34:42   1090s] #	metal2        0        0
[11/28 14:34:42   1090s] #	metal3        0        0
[11/28 14:34:42   1090s] #	metal4        0        0
[11/28 14:34:42   1090s] #	metal5       14       14
[11/28 14:34:42   1090s] #	Totals       14       14
[11/28 14:34:42   1090s] #    number of process antenna violations = 33
[11/28 14:34:42   1090s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1797.21 (MB), peak = 1986.27 (MB)
[11/28 14:34:42   1090s] #start 4th optimization iteration ...
[11/28 14:34:43   1091s] #   number of violations = 17
[11/28 14:34:43   1091s] #
[11/28 14:34:43   1091s] #    By Layer and Type :
[11/28 14:34:43   1091s] #	          Short   Totals
[11/28 14:34:43   1091s] #	metal1        0        0
[11/28 14:34:43   1091s] #	metal2        0        0
[11/28 14:34:43   1091s] #	metal3        0        0
[11/28 14:34:43   1091s] #	metal4        0        0
[11/28 14:34:43   1091s] #	metal5       17       17
[11/28 14:34:43   1091s] #	Totals       17       17
[11/28 14:34:43   1091s] #    number of process antenna violations = 33
[11/28 14:34:43   1091s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1797.32 (MB), peak = 1986.27 (MB)
[11/28 14:34:43   1091s] #start 5th optimization iteration ...
[11/28 14:34:43   1091s] #   number of violations = 14
[11/28 14:34:43   1091s] #
[11/28 14:34:43   1091s] #    By Layer and Type :
[11/28 14:34:43   1091s] #	         MetSpc    Short   Totals
[11/28 14:34:43   1091s] #	metal1        0        0        0
[11/28 14:34:43   1091s] #	metal2        0        0        0
[11/28 14:34:43   1091s] #	metal3        0        0        0
[11/28 14:34:43   1091s] #	metal4        0        0        0
[11/28 14:34:43   1091s] #	metal5        1       13       14
[11/28 14:34:43   1091s] #	Totals        1       13       14
[11/28 14:34:43   1091s] #    number of process antenna violations = 33
[11/28 14:34:43   1091s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1797.99 (MB), peak = 1986.27 (MB)
[11/28 14:34:43   1091s] #start 6th optimization iteration ...
[11/28 14:34:43   1091s] #   number of violations = 13
[11/28 14:34:43   1091s] #
[11/28 14:34:43   1091s] #    By Layer and Type :
[11/28 14:34:43   1091s] #	          Short   Totals
[11/28 14:34:43   1091s] #	metal1        0        0
[11/28 14:34:43   1091s] #	metal2        0        0
[11/28 14:34:43   1091s] #	metal3        0        0
[11/28 14:34:43   1091s] #	metal4        0        0
[11/28 14:34:43   1091s] #	metal5       13       13
[11/28 14:34:43   1091s] #	Totals       13       13
[11/28 14:34:43   1091s] #    number of process antenna violations = 33
[11/28 14:34:43   1091s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1798.07 (MB), peak = 1986.27 (MB)
[11/28 14:34:43   1091s] #start 7th optimization iteration ...
[11/28 14:34:43   1091s] #   number of violations = 12
[11/28 14:34:43   1091s] #
[11/28 14:34:43   1091s] #    By Layer and Type :
[11/28 14:34:43   1091s] #	          Short   Totals
[11/28 14:34:43   1091s] #	metal1        0        0
[11/28 14:34:43   1091s] #	metal2        0        0
[11/28 14:34:43   1091s] #	metal3        0        0
[11/28 14:34:43   1091s] #	metal4        0        0
[11/28 14:34:43   1091s] #	metal5       12       12
[11/28 14:34:43   1091s] #	Totals       12       12
[11/28 14:34:43   1091s] #    number of process antenna violations = 33
[11/28 14:34:43   1091s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1798.14 (MB), peak = 1986.27 (MB)
[11/28 14:34:43   1091s] #start 8th optimization iteration ...
[11/28 14:34:43   1092s] #   number of violations = 12
[11/28 14:34:43   1092s] #
[11/28 14:34:43   1092s] #    By Layer and Type :
[11/28 14:34:43   1092s] #	          Short   Totals
[11/28 14:34:43   1092s] #	metal1        0        0
[11/28 14:34:43   1092s] #	metal2        0        0
[11/28 14:34:43   1092s] #	metal3        0        0
[11/28 14:34:43   1092s] #	metal4        0        0
[11/28 14:34:43   1092s] #	metal5       12       12
[11/28 14:34:43   1092s] #	Totals       12       12
[11/28 14:34:43   1092s] #    number of process antenna violations = 33
[11/28 14:34:43   1092s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1798.39 (MB), peak = 1986.27 (MB)
[11/28 14:34:43   1092s] #start 9th optimization iteration ...
[11/28 14:34:44   1092s] #   number of violations = 12
[11/28 14:34:44   1092s] #
[11/28 14:34:44   1092s] #    By Layer and Type :
[11/28 14:34:44   1092s] #	          Short   Totals
[11/28 14:34:44   1092s] #	metal1        0        0
[11/28 14:34:44   1092s] #	metal2        0        0
[11/28 14:34:44   1092s] #	metal3        0        0
[11/28 14:34:44   1092s] #	metal4        0        0
[11/28 14:34:44   1092s] #	metal5       12       12
[11/28 14:34:44   1092s] #	Totals       12       12
[11/28 14:34:44   1092s] #    number of process antenna violations = 33
[11/28 14:34:44   1092s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1797.88 (MB), peak = 1986.27 (MB)
[11/28 14:34:44   1092s] #start 10th optimization iteration ...
[11/28 14:34:44   1092s] #   number of violations = 12
[11/28 14:34:44   1092s] #
[11/28 14:34:44   1092s] #    By Layer and Type :
[11/28 14:34:44   1092s] #	          Short   Totals
[11/28 14:34:44   1092s] #	metal1        0        0
[11/28 14:34:44   1092s] #	metal2        0        0
[11/28 14:34:44   1092s] #	metal3        0        0
[11/28 14:34:44   1092s] #	metal4        0        0
[11/28 14:34:44   1092s] #	metal5       12       12
[11/28 14:34:44   1092s] #	Totals       12       12
[11/28 14:34:44   1092s] #    number of process antenna violations = 33
[11/28 14:34:44   1092s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1797.32 (MB), peak = 1986.27 (MB)
[11/28 14:34:44   1092s] #start 11th optimization iteration ...
[11/28 14:34:44   1092s] #   number of violations = 11
[11/28 14:34:44   1092s] #
[11/28 14:34:44   1092s] #    By Layer and Type :
[11/28 14:34:44   1092s] #	          Short   Totals
[11/28 14:34:44   1092s] #	metal1        0        0
[11/28 14:34:44   1092s] #	metal2        0        0
[11/28 14:34:44   1092s] #	metal3        0        0
[11/28 14:34:44   1092s] #	metal4        0        0
[11/28 14:34:44   1092s] #	metal5       11       11
[11/28 14:34:44   1092s] #	Totals       11       11
[11/28 14:34:44   1092s] #    number of process antenna violations = 33
[11/28 14:34:44   1092s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1797.57 (MB), peak = 1986.27 (MB)
[11/28 14:34:44   1092s] #start 12th optimization iteration ...
[11/28 14:34:44   1092s] #   number of violations = 11
[11/28 14:34:44   1092s] #
[11/28 14:34:44   1092s] #    By Layer and Type :
[11/28 14:34:44   1092s] #	          Short   Totals
[11/28 14:34:44   1092s] #	metal1        0        0
[11/28 14:34:44   1092s] #	metal2        0        0
[11/28 14:34:44   1092s] #	metal3        0        0
[11/28 14:34:44   1092s] #	metal4        0        0
[11/28 14:34:44   1092s] #	metal5       11       11
[11/28 14:34:44   1092s] #	Totals       11       11
[11/28 14:34:44   1092s] #    number of process antenna violations = 33
[11/28 14:34:44   1092s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1797.91 (MB), peak = 1986.27 (MB)
[11/28 14:34:44   1092s] #start 13th optimization iteration ...
[11/28 14:34:44   1093s] #   number of violations = 10
[11/28 14:34:44   1093s] #
[11/28 14:34:44   1093s] #    By Layer and Type :
[11/28 14:34:44   1093s] #	          Short   Totals
[11/28 14:34:44   1093s] #	metal1        0        0
[11/28 14:34:44   1093s] #	metal2        0        0
[11/28 14:34:44   1093s] #	metal3        0        0
[11/28 14:34:44   1093s] #	metal4        0        0
[11/28 14:34:44   1093s] #	metal5       10       10
[11/28 14:34:44   1093s] #	Totals       10       10
[11/28 14:34:44   1093s] #    number of process antenna violations = 33
[11/28 14:34:44   1093s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1797.14 (MB), peak = 1986.27 (MB)
[11/28 14:34:44   1093s] #start 14th optimization iteration ...
[11/28 14:34:45   1093s] #   number of violations = 8
[11/28 14:34:45   1093s] #
[11/28 14:34:45   1093s] #    By Layer and Type :
[11/28 14:34:45   1093s] #	          Short   Totals
[11/28 14:34:45   1093s] #	metal1        0        0
[11/28 14:34:45   1093s] #	metal2        0        0
[11/28 14:34:45   1093s] #	metal3        0        0
[11/28 14:34:45   1093s] #	metal4        0        0
[11/28 14:34:45   1093s] #	metal5        8        8
[11/28 14:34:45   1093s] #	Totals        8        8
[11/28 14:34:45   1093s] #    number of process antenna violations = 33
[11/28 14:34:45   1093s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1798.43 (MB), peak = 1986.27 (MB)
[11/28 14:34:45   1093s] #start 15th optimization iteration ...
[11/28 14:34:45   1093s] #   number of violations = 1
[11/28 14:34:45   1093s] #
[11/28 14:34:45   1093s] #    By Layer and Type :
[11/28 14:34:45   1093s] #	          Short   Totals
[11/28 14:34:45   1093s] #	metal1        0        0
[11/28 14:34:45   1093s] #	metal2        0        0
[11/28 14:34:45   1093s] #	metal3        0        0
[11/28 14:34:45   1093s] #	metal4        0        0
[11/28 14:34:45   1093s] #	metal5        1        1
[11/28 14:34:45   1093s] #	Totals        1        1
[11/28 14:34:45   1093s] #    number of process antenna violations = 33
[11/28 14:34:45   1093s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1799.31 (MB), peak = 1986.27 (MB)
[11/28 14:34:45   1093s] #start 16th optimization iteration ...
[11/28 14:34:45   1093s] #   number of violations = 1
[11/28 14:34:45   1093s] #
[11/28 14:34:45   1093s] #    By Layer and Type :
[11/28 14:34:45   1093s] #	          Short   Totals
[11/28 14:34:45   1093s] #	metal1        0        0
[11/28 14:34:45   1093s] #	metal2        0        0
[11/28 14:34:45   1093s] #	metal3        0        0
[11/28 14:34:45   1093s] #	metal4        0        0
[11/28 14:34:45   1093s] #	metal5        1        1
[11/28 14:34:45   1093s] #	Totals        1        1
[11/28 14:34:45   1093s] #    number of process antenna violations = 33
[11/28 14:34:45   1093s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1798.58 (MB), peak = 1986.27 (MB)
[11/28 14:34:45   1093s] #start 17th optimization iteration ...
[11/28 14:34:45   1093s] #   number of violations = 1
[11/28 14:34:45   1093s] #
[11/28 14:34:45   1093s] #    By Layer and Type :
[11/28 14:34:45   1093s] #	          Short   Totals
[11/28 14:34:45   1093s] #	metal1        0        0
[11/28 14:34:45   1093s] #	metal2        0        0
[11/28 14:34:45   1093s] #	metal3        0        0
[11/28 14:34:45   1093s] #	metal4        0        0
[11/28 14:34:45   1093s] #	metal5        1        1
[11/28 14:34:45   1093s] #	Totals        1        1
[11/28 14:34:45   1093s] #    number of process antenna violations = 33
[11/28 14:34:45   1093s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1798.50 (MB), peak = 1986.27 (MB)
[11/28 14:34:45   1093s] #start 18th optimization iteration ...
[11/28 14:34:45   1094s] #   number of violations = 0
[11/28 14:34:45   1094s] #    number of process antenna violations = 33
[11/28 14:34:45   1094s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1798.10 (MB), peak = 1986.27 (MB)
[11/28 14:34:46   1094s] #Complete Detail Routing.
[11/28 14:34:46   1094s] #Total number of nets with non-default rule or having extra spacing = 85
[11/28 14:34:46   1094s] #Total wire length = 2248967 um.
[11/28 14:34:46   1094s] #Total half perimeter of net bounding box = 1673784 um.
[11/28 14:34:46   1094s] #Total wire length on LAYER metal1 = 75655 um.
[11/28 14:34:46   1094s] #Total wire length on LAYER metal2 = 337496 um.
[11/28 14:34:46   1094s] #Total wire length on LAYER metal3 = 456439 um.
[11/28 14:34:46   1094s] #Total wire length on LAYER metal4 = 601262 um.
[11/28 14:34:46   1094s] #Total wire length on LAYER metal5 = 625426 um.
[11/28 14:34:46   1094s] #Total wire length on LAYER metal6 = 152690 um.
[11/28 14:34:46   1094s] #Total number of vias = 189934
[11/28 14:34:46   1094s] #Up-Via Summary (total 189934):
[11/28 14:34:46   1094s] #           
[11/28 14:34:46   1094s] #-----------------------
[11/28 14:34:46   1094s] # metal1          84034
[11/28 14:34:46   1094s] # metal2          62280
[11/28 14:34:46   1094s] # metal3          28175
[11/28 14:34:46   1094s] # metal4          11880
[11/28 14:34:46   1094s] # metal5           3565
[11/28 14:34:46   1094s] #-----------------------
[11/28 14:34:46   1094s] #                189934 
[11/28 14:34:46   1094s] #
[11/28 14:34:46   1094s] #Total number of DRC violations = 0
[11/28 14:34:46   1094s] ### Time Record (Detail Routing) is uninstalled.
[11/28 14:34:46   1094s] #Cpu time = 00:01:57
[11/28 14:34:46   1094s] #Elapsed time = 00:01:57
[11/28 14:34:46   1094s] #Increased memory = 3.16 (MB)
[11/28 14:34:46   1094s] #Total memory = 1795.44 (MB)
[11/28 14:34:46   1094s] #Peak memory = 1986.27 (MB)
[11/28 14:34:46   1094s] ### Time Record (Antenna Fixing) is installed.
[11/28 14:34:46   1094s] #
[11/28 14:34:46   1094s] #start routing for process antenna violation fix ...
[11/28 14:34:46   1094s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[11/28 14:34:47   1095s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1799.16 (MB), peak = 1986.27 (MB)
[11/28 14:34:47   1095s] #
[11/28 14:34:47   1095s] #Total number of nets with non-default rule or having extra spacing = 85
[11/28 14:34:47   1095s] #Total wire length = 2248981 um.
[11/28 14:34:47   1095s] #Total half perimeter of net bounding box = 1673784 um.
[11/28 14:34:47   1095s] #Total wire length on LAYER metal1 = 75655 um.
[11/28 14:34:47   1095s] #Total wire length on LAYER metal2 = 337496 um.
[11/28 14:34:47   1095s] #Total wire length on LAYER metal3 = 456424 um.
[11/28 14:34:47   1095s] #Total wire length on LAYER metal4 = 601265 um.
[11/28 14:34:47   1095s] #Total wire length on LAYER metal5 = 625445 um.
[11/28 14:34:47   1095s] #Total wire length on LAYER metal6 = 152697 um.
[11/28 14:34:47   1095s] #Total number of vias = 189970
[11/28 14:34:47   1095s] #Up-Via Summary (total 189970):
[11/28 14:34:47   1095s] #           
[11/28 14:34:47   1095s] #-----------------------
[11/28 14:34:47   1095s] # metal1          84034
[11/28 14:34:47   1095s] # metal2          62280
[11/28 14:34:47   1095s] # metal3          28183
[11/28 14:34:47   1095s] # metal4          11892
[11/28 14:34:47   1095s] # metal5           3581
[11/28 14:34:47   1095s] #-----------------------
[11/28 14:34:47   1095s] #                189970 
[11/28 14:34:47   1095s] #
[11/28 14:34:47   1095s] #Total number of DRC violations = 0
[11/28 14:34:47   1095s] #Total number of process antenna violations = 3
[11/28 14:34:47   1095s] #Total number of net violated process antenna rule = 3 ant fix stage
[11/28 14:34:47   1095s] #
[11/28 14:34:47   1095s] #
[11/28 14:34:47   1095s] # start diode insertion for process antenna violation fix ...
[11/28 14:34:47   1095s] # output diode eco list to '.nano_eco_diode.list'.
[11/28 14:34:47   1095s] #
[11/28 14:34:47   1095s] OPERPROF: Starting DPlace-Init at level 1, MEM:2611.1M
[11/28 14:34:47   1095s] z: 2, totalTracks: 1
[11/28 14:34:47   1095s] z: 4, totalTracks: 1
[11/28 14:34:47   1095s] z: 6, totalTracks: 1
[11/28 14:34:47   1095s] #spOpts: N=180 hrOri=1 hrSnap=1 
[11/28 14:34:47   1095s] All LLGs are deleted
[11/28 14:34:47   1095s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2611.1M
[11/28 14:34:47   1095s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2611.1M
[11/28 14:34:47   1095s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2611.1M
[11/28 14:34:47   1095s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2611.1M
[11/28 14:34:47   1095s] Core basic site is core_5040
[11/28 14:34:47   1095s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2611.1M
[11/28 14:34:47   1095s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.005, MEM:2611.1M
[11/28 14:34:47   1095s] SiteArray: non-trimmed site array dimensions = 189 x 1538
[11/28 14:34:47   1095s] SiteArray: use 1,355,776 bytes
[11/28 14:34:47   1095s] SiteArray: current memory after site array memory allocation 2611.1M
[11/28 14:34:47   1095s] SiteArray: FP blocked sites are writable
[11/28 14:34:47   1095s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 14:34:47   1095s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2611.1M
[11/28 14:34:47   1095s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:2611.1M
[11/28 14:34:47   1095s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:2611.1M
[11/28 14:34:47   1095s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:2611.1M
[11/28 14:34:47   1095s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2611.1M
[11/28 14:34:47   1095s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2611.1M
[11/28 14:34:47   1095s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2611.1MB).
[11/28 14:34:47   1095s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.048, MEM:2611.1M
[11/28 14:34:47   1095s] # ** Added 3 diode instances.
[11/28 14:34:47   1095s] # All Diodes placed at ideal locations.
[11/28 14:34:47   1095s] #
[11/28 14:34:47   1095s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2614.2M
[11/28 14:34:47   1095s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2614.2M
[11/28 14:34:47   1095s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.003, MEM:2614.2M
[11/28 14:34:47   1095s] All LLGs are deleted
[11/28 14:34:47   1095s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2614.2M
[11/28 14:34:47   1095s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2614.2M
[11/28 14:34:47   1095s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:2608.2M
[11/28 14:34:47   1095s] # 3 diode(s) added
[11/28 14:34:47   1095s] # 0 old filler cell(s) deleted
[11/28 14:34:47   1095s] # 0 new filler cell(s) added
[11/28 14:34:47   1095s] #
[11/28 14:34:47   1095s] ### after diode insertion design signature (65): cell=18981069 placement=1915220458
[11/28 14:34:54   1102s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1801.22 (MB), peak = 1986.27 (MB)
[11/28 14:34:54   1102s] #
[11/28 14:34:54   1102s] #Total number of nets with non-default rule or having extra spacing = 85
[11/28 14:34:54   1102s] #Total wire length = 2249016 um.
[11/28 14:34:54   1102s] #Total half perimeter of net bounding box = 1673810 um.
[11/28 14:34:54   1102s] #Total wire length on LAYER metal1 = 75653 um.
[11/28 14:34:54   1102s] #Total wire length on LAYER metal2 = 337528 um.
[11/28 14:34:54   1102s] #Total wire length on LAYER metal3 = 456456 um.
[11/28 14:34:54   1102s] #Total wire length on LAYER metal4 = 601246 um.
[11/28 14:34:54   1102s] #Total wire length on LAYER metal5 = 625436 um.
[11/28 14:34:54   1102s] #Total wire length on LAYER metal6 = 152697 um.
[11/28 14:34:54   1102s] #Total number of vias = 189966
[11/28 14:34:54   1102s] #Up-Via Summary (total 189966):
[11/28 14:34:54   1102s] #           
[11/28 14:34:54   1102s] #-----------------------
[11/28 14:34:54   1102s] # metal1          84037
[11/28 14:34:54   1102s] # metal2          62285
[11/28 14:34:54   1102s] # metal3          28177
[11/28 14:34:54   1102s] # metal4          11886
[11/28 14:34:54   1102s] # metal5           3581
[11/28 14:34:54   1102s] #-----------------------
[11/28 14:34:54   1102s] #                189966 
[11/28 14:34:54   1102s] #
[11/28 14:34:54   1102s] #Total number of DRC violations = 0
[11/28 14:34:54   1102s] #Total number of process antenna violations = 0
[11/28 14:34:54   1102s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/28 14:34:54   1102s] #
[11/28 14:34:55   1103s] #
[11/28 14:34:55   1103s] #Total number of nets with non-default rule or having extra spacing = 85
[11/28 14:34:55   1103s] #Total wire length = 2249016 um.
[11/28 14:34:55   1103s] #Total half perimeter of net bounding box = 1673810 um.
[11/28 14:34:55   1103s] #Total wire length on LAYER metal1 = 75653 um.
[11/28 14:34:55   1103s] #Total wire length on LAYER metal2 = 337528 um.
[11/28 14:34:55   1103s] #Total wire length on LAYER metal3 = 456456 um.
[11/28 14:34:55   1103s] #Total wire length on LAYER metal4 = 601246 um.
[11/28 14:34:55   1103s] #Total wire length on LAYER metal5 = 625436 um.
[11/28 14:34:55   1103s] #Total wire length on LAYER metal6 = 152697 um.
[11/28 14:34:55   1103s] #Total number of vias = 189966
[11/28 14:34:55   1103s] #Up-Via Summary (total 189966):
[11/28 14:34:55   1103s] #           
[11/28 14:34:55   1103s] #-----------------------
[11/28 14:34:55   1103s] # metal1          84037
[11/28 14:34:55   1103s] # metal2          62285
[11/28 14:34:55   1103s] # metal3          28177
[11/28 14:34:55   1103s] # metal4          11886
[11/28 14:34:55   1103s] # metal5           3581
[11/28 14:34:55   1103s] #-----------------------
[11/28 14:34:55   1103s] #                189966 
[11/28 14:34:55   1103s] #
[11/28 14:34:55   1103s] #Total number of DRC violations = 0
[11/28 14:34:55   1103s] #Total number of process antenna violations = 0
[11/28 14:34:55   1103s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/28 14:34:55   1103s] #
[11/28 14:34:55   1103s] ### Time Record (Antenna Fixing) is uninstalled.
[11/28 14:34:55   1103s] #detailRoute Statistics:
[11/28 14:34:55   1103s] #Cpu time = 00:02:06
[11/28 14:34:55   1103s] #Elapsed time = 00:02:06
[11/28 14:34:55   1103s] #Increased memory = 8.95 (MB)
[11/28 14:34:55   1103s] #Total memory = 1801.23 (MB)
[11/28 14:34:55   1103s] #Peak memory = 1986.27 (MB)
[11/28 14:34:55   1103s] #Skip updating routing design signature in db-snapshot flow
[11/28 14:34:55   1103s] ### global_detail_route design signature (85): route=1893639237 flt_obj=0 vio=1905142130 shield_wire=1
[11/28 14:34:55   1103s] ### Time Record (DB Export) is installed.
[11/28 14:34:55   1103s] ### export design design signature (86): route=1893639237 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2095258343 dirty_area=0 del_dirty_area=0 cell=18981069 placement=1915220458 pin_access=1806007265 inst_pattern=1 halo=1555777204
[11/28 14:34:55   1104s] ### Time Record (DB Export) is uninstalled.
[11/28 14:34:55   1104s] ### Time Record (Post Callback) is installed.
[11/28 14:34:55   1104s] ### Time Record (Post Callback) is uninstalled.
[11/28 14:34:55   1104s] #
[11/28 14:34:55   1104s] #globalDetailRoute statistics:
[11/28 14:34:55   1104s] #Cpu time = 00:03:47
[11/28 14:34:55   1104s] #Elapsed time = 00:03:47
[11/28 14:34:55   1104s] #Increased memory = 22.93 (MB)
[11/28 14:34:55   1104s] #Total memory = 1760.94 (MB)
[11/28 14:34:55   1104s] #Peak memory = 1986.27 (MB)
[11/28 14:34:55   1104s] #Number of warnings = 43
[11/28 14:34:55   1104s] #Total number of warnings = 115
[11/28 14:34:55   1104s] #Number of fails = 0
[11/28 14:34:55   1104s] #Total number of fails = 0
[11/28 14:34:55   1104s] #Complete globalDetailRoute on Thu Nov 28 14:34:55 2024
[11/28 14:34:55   1104s] #
[11/28 14:34:56   1104s] ### import design signature (87): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1806007265 inst_pattern=1 halo=0
[11/28 14:34:56   1104s] ### Time Record (globalDetailRoute) is uninstalled.
[11/28 14:34:56   1104s] #Default setup view is reset to av_func_mode_max.
[11/28 14:34:56   1104s] 
[11/28 14:34:56   1104s] detailRoute
[11/28 14:34:56   1104s] 
[11/28 14:34:56   1104s] ### Time Record (detailRoute) is installed.
[11/28 14:34:56   1104s] #Start detailRoute on Thu Nov 28 14:34:56 2024
[11/28 14:34:56   1104s] #
[11/28 14:34:56   1104s] ### Time Record (Pre Callback) is installed.
[11/28 14:34:56   1104s] Saved RC grid cleaned up.
[11/28 14:34:56   1104s] ### Time Record (Pre Callback) is uninstalled.
[11/28 14:34:56   1104s] ### Time Record (DB Import) is installed.
[11/28 14:34:56   1104s] ### Time Record (Timing Data Generation) is installed.
[11/28 14:34:56   1104s] ### Time Record (Timing Data Generation) is uninstalled.
[11/28 14:34:56   1104s] 
[11/28 14:34:56   1104s] Trim Metal Layers:
[11/28 14:34:56   1104s] LayerId::1 widthSet size::4
[11/28 14:34:56   1104s] LayerId::2 widthSet size::4
[11/28 14:34:56   1104s] LayerId::3 widthSet size::4
[11/28 14:34:56   1104s] LayerId::4 widthSet size::4
[11/28 14:34:56   1104s] LayerId::5 widthSet size::4
[11/28 14:34:56   1104s] LayerId::6 widthSet size::2
[11/28 14:34:56   1104s] Updating RC grid for preRoute extraction ...
[11/28 14:34:56   1104s] eee: pegSigSF::1.070000
[11/28 14:34:56   1104s] Initializing multi-corner capacitance tables ... 
[11/28 14:34:56   1104s] Initializing multi-corner resistance tables ...
[11/28 14:34:56   1104s] eee: l::1 avDens::0.140379 usedTrk::5216.511102 availTrk::37160.276853 sigTrk::5216.511102
[11/28 14:34:56   1104s] eee: l::2 avDens::0.204980 usedTrk::7750.639678 availTrk::37811.726844 sigTrk::7750.639678
[11/28 14:34:56   1104s] eee: l::3 avDens::0.241363 usedTrk::10082.976582 availTrk::41775.238520 sigTrk::10082.976582
[11/28 14:34:56   1104s] eee: l::4 avDens::0.394800 usedTrk::11944.399607 availTrk::30254.335587 sigTrk::11944.399607
[11/28 14:34:56   1104s] eee: l::5 avDens::0.342237 usedTrk::12412.931936 availTrk::36270.000000 sigTrk::12412.931936
[11/28 14:34:56   1104s] eee: l::6 avDens::0.441067 usedTrk::3029.706349 availTrk::6869.032258 sigTrk::3029.706349
[11/28 14:34:56   1104s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:34:56   1104s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.511003 ; uaWl: 1.000000 ; uaWlH: 0.616331 ; aWlH: 0.000000 ; Pmax: 0.925700 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 77 ; 
[11/28 14:34:56   1104s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:34:56   1104s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_n of net rst_n because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:34:56   1104s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_valid of net in_valid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:34:56   1104s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_valid2 of net in_valid2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:34:56   1104s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[7] of net image[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:34:56   1104s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[6] of net image[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:34:56   1104s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[5] of net image[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:34:56   1104s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[4] of net image[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:34:56   1104s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[3] of net image[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:34:56   1104s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[2] of net image[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:34:56   1104s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[1] of net image[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:34:56   1104s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[0] of net image[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:34:56   1104s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[7] of net template[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:34:56   1104s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[6] of net template[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:34:56   1104s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[5] of net template[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:34:56   1104s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[4] of net template[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:34:56   1104s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[3] of net template[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:34:56   1104s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[2] of net template[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:34:56   1104s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[1] of net template[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:34:56   1104s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[0] of net template[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:34:56   1104s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[11/28 14:34:56   1104s] #To increase the message display limit, refer to the product command reference manual.
[11/28 14:34:56   1104s] ### Net info: total nets: 24639
[11/28 14:34:56   1104s] ### Net info: dirty nets: 0
[11/28 14:34:56   1104s] ### Net info: marked as disconnected nets: 0
[11/28 14:34:57   1105s] #num needed restored net=0
[11/28 14:34:57   1105s] #need_extraction net=0 (total=24639)
[11/28 14:34:57   1105s] ### Net info: fully routed nets: 24610
[11/28 14:34:57   1105s] ### Net info: trivial (< 2 pins) nets: 29
[11/28 14:34:57   1105s] ### Net info: unrouted nets: 0
[11/28 14:34:57   1105s] ### Net info: re-extraction nets: 0
[11/28 14:34:57   1105s] ### Net info: ignored nets: 0
[11/28 14:34:57   1105s] ### Net info: skip routing nets: 0
[11/28 14:34:57   1105s] #WARNING (NRDB-733) PIN action[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:34:57   1105s] #WARNING (NRDB-733) PIN action[1] in CELL_VIEW CHIP does not have physical port.
[11/28 14:34:57   1105s] #WARNING (NRDB-733) PIN action[2] in CELL_VIEW CHIP does not have physical port.
[11/28 14:34:57   1105s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[11/28 14:34:57   1105s] #WARNING (NRDB-733) PIN image[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:34:57   1105s] #WARNING (NRDB-733) PIN image[1] in CELL_VIEW CHIP does not have physical port.
[11/28 14:34:57   1105s] #WARNING (NRDB-733) PIN image[2] in CELL_VIEW CHIP does not have physical port.
[11/28 14:34:57   1105s] #WARNING (NRDB-733) PIN image[3] in CELL_VIEW CHIP does not have physical port.
[11/28 14:34:57   1105s] #WARNING (NRDB-733) PIN image[4] in CELL_VIEW CHIP does not have physical port.
[11/28 14:34:57   1105s] #WARNING (NRDB-733) PIN image[5] in CELL_VIEW CHIP does not have physical port.
[11/28 14:34:57   1105s] #WARNING (NRDB-733) PIN image[6] in CELL_VIEW CHIP does not have physical port.
[11/28 14:34:57   1105s] #WARNING (NRDB-733) PIN image[7] in CELL_VIEW CHIP does not have physical port.
[11/28 14:34:57   1105s] #WARNING (NRDB-733) PIN image_size[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:34:57   1105s] #WARNING (NRDB-733) PIN image_size[1] in CELL_VIEW CHIP does not have physical port.
[11/28 14:34:57   1105s] #WARNING (NRDB-733) PIN in_valid in CELL_VIEW CHIP does not have physical port.
[11/28 14:34:57   1105s] #WARNING (NRDB-733) PIN in_valid2 in CELL_VIEW CHIP does not have physical port.
[11/28 14:34:57   1105s] #WARNING (NRDB-733) PIN out_valid in CELL_VIEW CHIP does not have physical port.
[11/28 14:34:57   1105s] #WARNING (NRDB-733) PIN out_value in CELL_VIEW CHIP does not have physical port.
[11/28 14:34:57   1105s] #WARNING (NRDB-733) PIN rst_n in CELL_VIEW CHIP does not have physical port.
[11/28 14:34:57   1105s] #WARNING (NRDB-733) PIN template[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:34:57   1105s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[11/28 14:34:57   1105s] #To increase the message display limit, refer to the product command reference manual.
[11/28 14:34:57   1105s] ### import design signature (88): route=1789473622 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1982987977 dirty_area=0 del_dirty_area=0 cell=18981069 placement=1915220458 pin_access=1806007265 inst_pattern=1 halo=0
[11/28 14:34:57   1105s] ### Time Record (DB Import) is uninstalled.
[11/28 14:34:57   1105s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[11/28 14:34:57   1105s] #RTESIG:78da95d53d4fc330100660667ec529ed50a4b6dcf9db6391580b42c05a05e2b691da444a
[11/28 14:34:57   1105s] #       9ca1ff1e83588a4ace9dfde8ecbcbe7326d3f7c71728042e492f7a42bd2158bf08422bcc
[11/28 14:34:57   1105s] #       82a4a27b819bb4f4f650dc4ea64fcfaf4238204498d54d0cbbd0cd61e843077d88b16e76
[11/28 14:34:57   1105s] #       77bfc81ad896873ec0eca36d0f73a84e4d79ac3fa10adb7238c43fdc580d4539c4b68059
[11/28 14:34:57   1105s] #       0c5d5376a78b65bdc4f3b2170ca19010bb61dce873337ebcc4d555dc98abb8a56b38690b
[11/28 14:34:57   1105s] #       b8448df87d0bdb435bc6cb1f490ea1d8d7bb7d4ab58f5d5af9cf99bc82526a3e7ea934a8
[11/28 14:34:57   1105s] #       f1ee48c6c14260da14f94dad029d070dd05267402f41e4545468d84e5264338ce78d40de
[11/28 14:34:57   1105s] #       689961346f8c072d972623019751cdf3296914501c43550f47a6193509be9acd78067ede
[11/28 14:34:57   1105s] #       94d5faf571bd5e317b1aa780989635ce670d934dc35cf4b16caab2ab920dcd70fc4fa64c
[11/28 14:34:57   1105s] #       9ab609a3ca1b62f3f04ef1c6ab9cf3a7a14ce7ff0997839442e37e03281d18ce28763a04
[11/28 14:34:57   1105s] #       6ac79bd1a46ebe007889192f
[11/28 14:34:57   1105s] #
[11/28 14:34:57   1105s] ### Time Record (Data Preparation) is installed.
[11/28 14:34:57   1105s] #Start routing data preparation on Thu Nov 28 14:34:57 2024
[11/28 14:34:57   1105s] #
[11/28 14:34:57   1105s] #Minimum voltage of a net in the design = 0.000.
[11/28 14:34:57   1105s] #Maximum voltage of a net in the design = 1.980.
[11/28 14:34:57   1105s] #Voltage range [0.000 - 1.980] has 24637 nets.
[11/28 14:34:57   1105s] #Voltage range [0.000 - 0.000] has 1 net.
[11/28 14:34:57   1105s] #Voltage range [1.620 - 1.980] has 1 net.
[11/28 14:34:58   1106s] ### Time Record (Cell Pin Access) is installed.
[11/28 14:34:58   1106s] #Initial pin access analysis.
[11/28 14:34:58   1106s] #Detail pin access analysis.
[11/28 14:34:58   1106s] ### Time Record (Cell Pin Access) is uninstalled.
[11/28 14:34:58   1106s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[11/28 14:34:58   1106s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[11/28 14:34:58   1106s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/28 14:34:58   1106s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[11/28 14:34:58   1106s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/28 14:34:58   1106s] # metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
[11/28 14:34:58   1106s] #Monitoring time of adding inner blkg by smac
[11/28 14:34:58   1106s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1695.17 (MB), peak = 1986.27 (MB)
[11/28 14:34:58   1106s] #Regenerating Ggrids automatically.
[11/28 14:34:58   1106s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[11/28 14:34:58   1106s] #Using automatically generated G-grids.
[11/28 14:34:58   1106s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/28 14:34:59   1107s] #Done routing data preparation.
[11/28 14:34:59   1107s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1702.72 (MB), peak = 1986.27 (MB)
[11/28 14:34:59   1107s] ### Time Record (Data Preparation) is uninstalled.
[11/28 14:34:59   1107s] ### Time Record (Detail Routing) is installed.
[11/28 14:34:59   1107s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[11/28 14:35:00   1108s] #
[11/28 14:35:00   1108s] #Start Detail Routing..
[11/28 14:35:00   1108s] #start initial detail routing ...
[11/28 14:35:00   1108s] ### Design has 0 dirty nets, has valid drcs
[11/28 14:35:00   1108s] #   number of violations = 0
[11/28 14:35:00   1108s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1707.89 (MB), peak = 1986.27 (MB)
[11/28 14:35:01   1109s] #Complete Detail Routing.
[11/28 14:35:01   1109s] #Total number of nets with non-default rule or having extra spacing = 85
[11/28 14:35:01   1109s] #Total wire length = 2249016 um.
[11/28 14:35:01   1109s] #Total half perimeter of net bounding box = 1673810 um.
[11/28 14:35:01   1109s] #Total wire length on LAYER metal1 = 75653 um.
[11/28 14:35:01   1109s] #Total wire length on LAYER metal2 = 337528 um.
[11/28 14:35:01   1109s] #Total wire length on LAYER metal3 = 456456 um.
[11/28 14:35:01   1109s] #Total wire length on LAYER metal4 = 601246 um.
[11/28 14:35:01   1109s] #Total wire length on LAYER metal5 = 625436 um.
[11/28 14:35:01   1109s] #Total wire length on LAYER metal6 = 152697 um.
[11/28 14:35:01   1109s] #Total number of vias = 189966
[11/28 14:35:01   1109s] #Up-Via Summary (total 189966):
[11/28 14:35:01   1109s] #           
[11/28 14:35:01   1109s] #-----------------------
[11/28 14:35:01   1109s] # metal1          84037
[11/28 14:35:01   1109s] # metal2          62285
[11/28 14:35:01   1109s] # metal3          28177
[11/28 14:35:01   1109s] # metal4          11886
[11/28 14:35:01   1109s] # metal5           3581
[11/28 14:35:01   1109s] #-----------------------
[11/28 14:35:01   1109s] #                189966 
[11/28 14:35:01   1109s] #
[11/28 14:35:01   1109s] #Total number of DRC violations = 0
[11/28 14:35:01   1109s] ### Time Record (Detail Routing) is uninstalled.
[11/28 14:35:01   1109s] #Cpu time = 00:00:04
[11/28 14:35:01   1109s] #Elapsed time = 00:00:04
[11/28 14:35:01   1109s] #Increased memory = 14.59 (MB)
[11/28 14:35:01   1109s] #Total memory = 1705.23 (MB)
[11/28 14:35:01   1109s] #Peak memory = 1986.27 (MB)
[11/28 14:35:01   1109s] ### Time Record (Antenna Fixing) is installed.
[11/28 14:35:01   1109s] #
[11/28 14:35:01   1109s] #start routing for process antenna violation fix ...
[11/28 14:35:02   1110s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[11/28 14:35:03   1111s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1708.58 (MB), peak = 1986.27 (MB)
[11/28 14:35:03   1111s] #
[11/28 14:35:03   1111s] #Total number of nets with non-default rule or having extra spacing = 85
[11/28 14:35:03   1111s] #Total wire length = 2249016 um.
[11/28 14:35:03   1111s] #Total half perimeter of net bounding box = 1673810 um.
[11/28 14:35:03   1111s] #Total wire length on LAYER metal1 = 75653 um.
[11/28 14:35:03   1111s] #Total wire length on LAYER metal2 = 337528 um.
[11/28 14:35:03   1111s] #Total wire length on LAYER metal3 = 456456 um.
[11/28 14:35:03   1111s] #Total wire length on LAYER metal4 = 601246 um.
[11/28 14:35:03   1111s] #Total wire length on LAYER metal5 = 625436 um.
[11/28 14:35:03   1111s] #Total wire length on LAYER metal6 = 152697 um.
[11/28 14:35:03   1111s] #Total number of vias = 189966
[11/28 14:35:03   1111s] #Up-Via Summary (total 189966):
[11/28 14:35:03   1111s] #           
[11/28 14:35:03   1111s] #-----------------------
[11/28 14:35:03   1111s] # metal1          84037
[11/28 14:35:03   1111s] # metal2          62285
[11/28 14:35:03   1111s] # metal3          28177
[11/28 14:35:03   1111s] # metal4          11886
[11/28 14:35:03   1111s] # metal5           3581
[11/28 14:35:03   1111s] #-----------------------
[11/28 14:35:03   1111s] #                189966 
[11/28 14:35:03   1111s] #
[11/28 14:35:03   1111s] #Total number of DRC violations = 0
[11/28 14:35:03   1111s] #Total number of process antenna violations = 0
[11/28 14:35:03   1111s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/28 14:35:03   1111s] #
[11/28 14:35:04   1112s] #
[11/28 14:35:04   1112s] #Total number of nets with non-default rule or having extra spacing = 85
[11/28 14:35:04   1112s] #Total wire length = 2249016 um.
[11/28 14:35:04   1112s] #Total half perimeter of net bounding box = 1673810 um.
[11/28 14:35:04   1112s] #Total wire length on LAYER metal1 = 75653 um.
[11/28 14:35:04   1112s] #Total wire length on LAYER metal2 = 337528 um.
[11/28 14:35:04   1112s] #Total wire length on LAYER metal3 = 456456 um.
[11/28 14:35:04   1112s] #Total wire length on LAYER metal4 = 601246 um.
[11/28 14:35:04   1112s] #Total wire length on LAYER metal5 = 625436 um.
[11/28 14:35:04   1112s] #Total wire length on LAYER metal6 = 152697 um.
[11/28 14:35:04   1112s] #Total number of vias = 189966
[11/28 14:35:04   1112s] #Up-Via Summary (total 189966):
[11/28 14:35:04   1112s] #           
[11/28 14:35:04   1112s] #-----------------------
[11/28 14:35:04   1112s] # metal1          84037
[11/28 14:35:04   1112s] # metal2          62285
[11/28 14:35:04   1112s] # metal3          28177
[11/28 14:35:04   1112s] # metal4          11886
[11/28 14:35:04   1112s] # metal5           3581
[11/28 14:35:04   1112s] #-----------------------
[11/28 14:35:04   1112s] #                189966 
[11/28 14:35:04   1112s] #
[11/28 14:35:04   1112s] #Total number of DRC violations = 0
[11/28 14:35:04   1112s] #Total number of process antenna violations = 0
[11/28 14:35:04   1112s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/28 14:35:04   1112s] #
[11/28 14:35:04   1112s] ### Time Record (Antenna Fixing) is uninstalled.
[11/28 14:35:04   1112s] ### detail_route design signature (96): route=1426315981 flt_obj=0 vio=1905142130 shield_wire=1
[11/28 14:35:04   1112s] ### Time Record (DB Export) is installed.
[11/28 14:35:04   1112s] ### export design design signature (97): route=1426315981 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2036387847 dirty_area=0 del_dirty_area=0 cell=18981069 placement=1915220458 pin_access=1806007265 inst_pattern=1 halo=1555777204
[11/28 14:35:05   1113s] ### Time Record (DB Export) is uninstalled.
[11/28 14:35:05   1113s] ### Time Record (Post Callback) is installed.
[11/28 14:35:05   1113s] ### Time Record (Post Callback) is uninstalled.
[11/28 14:35:05   1113s] #
[11/28 14:35:05   1113s] #detailRoute statistics:
[11/28 14:35:05   1113s] #Cpu time = 00:00:09
[11/28 14:35:05   1113s] #Elapsed time = 00:00:09
[11/28 14:35:05   1113s] #Increased memory = -23.95 (MB)
[11/28 14:35:05   1113s] #Total memory = 1688.30 (MB)
[11/28 14:35:05   1113s] #Peak memory = 1986.27 (MB)
[11/28 14:35:05   1113s] #Number of warnings = 42
[11/28 14:35:05   1113s] #Total number of warnings = 157
[11/28 14:35:05   1113s] #Number of fails = 0
[11/28 14:35:05   1113s] #Total number of fails = 0
[11/28 14:35:05   1113s] #Complete detailRoute on Thu Nov 28 14:35:05 2024
[11/28 14:35:05   1113s] #
[11/28 14:35:05   1113s] ### import design signature (98): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1806007265 inst_pattern=1 halo=0
[11/28 14:35:05   1113s] ### Time Record (detailRoute) is uninstalled.
[11/28 14:35:05   1113s] #Default setup view is reset to av_func_mode_max.
[11/28 14:35:05   1113s] #routeDesign: cpu time = 00:03:57, elapsed time = 00:03:56, memory = 1688.29 (MB), peak = 1986.27 (MB)
[11/28 14:35:05   1113s] *** Message Summary: 0 warning(s), 0 error(s)
[11/28 14:35:05   1113s] 
[11/28 14:35:05   1113s] ### Time Record (routeDesign) is uninstalled.
[11/28 14:35:05   1113s] ### 
[11/28 14:35:05   1113s] ###   Scalability Statistics
[11/28 14:35:05   1113s] ### 
[11/28 14:35:05   1113s] ### --------------------------------+----------------+----------------+----------------+
[11/28 14:35:05   1113s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/28 14:35:05   1113s] ### --------------------------------+----------------+----------------+----------------+
[11/28 14:35:05   1113s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/28 14:35:05   1113s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/28 14:35:05   1113s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/28 14:35:05   1113s] ###   DB Import                     |        00:00:02|        00:00:02|             1.0|
[11/28 14:35:05   1113s] ###   DB Export                     |        00:00:02|        00:00:02|             1.0|
[11/28 14:35:05   1113s] ###   Cell Pin Access               |        00:00:03|        00:00:03|             1.0|
[11/28 14:35:05   1113s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[11/28 14:35:05   1113s] ###   Global Routing                |        00:01:32|        00:01:32|             1.0|
[11/28 14:35:05   1113s] ###   Track Assignment              |        00:00:05|        00:00:05|             1.0|
[11/28 14:35:05   1113s] ###   Detail Routing                |        00:01:59|        00:01:59|             1.0|
[11/28 14:35:05   1113s] ###   Antenna Fixing                |        00:00:10|        00:00:10|             1.0|
[11/28 14:35:05   1113s] ###   Entire Command                |        00:03:57|        00:03:56|             1.0|
[11/28 14:35:05   1113s] ### --------------------------------+----------------+----------------+----------------+
[11/28 14:35:05   1113s] ### 
[11/28 14:35:06   1113s] <CMD> zoomBox -72.63500 304.90200 1295.41200 1274.08600
[11/28 14:35:30   1114s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/28 14:35:30   1114s] VERIFY_CONNECTIVITY use new engine.
[11/28 14:35:30   1114s] 
[11/28 14:35:30   1114s] ******** Start: VERIFY CONNECTIVITY ********
[11/28 14:35:30   1114s] Start Time: Thu Nov 28 14:35:30 2024
[11/28 14:35:30   1114s] 
[11/28 14:35:30   1114s] Design Name: CHIP
[11/28 14:35:30   1114s] Database Units: 1000
[11/28 14:35:30   1114s] Design Boundary: (0.0000, 0.0000) (1434.6800, 1434.6800)
[11/28 14:35:30   1114s] Error Limit = 1000; Warning Limit = 50
[11/28 14:35:30   1114s] Check all nets
[11/28 14:35:30   1115s] **** 14:35:30 **** Processed 5000 nets.
[11/28 14:35:30   1115s] **** 14:35:30 **** Processed 10000 nets.
[11/28 14:35:30   1115s] **** 14:35:30 **** Processed 15000 nets.
[11/28 14:35:30   1115s] **** 14:35:30 **** Processed 20000 nets.
[11/28 14:35:30   1115s] 
[11/28 14:35:30   1115s] Begin Summary 
[11/28 14:35:30   1115s]   Found no problems or warnings.
[11/28 14:35:30   1115s] End Summary
[11/28 14:35:30   1115s] 
[11/28 14:35:30   1115s] End Time: Thu Nov 28 14:35:30 2024
[11/28 14:35:30   1115s] Time Elapsed: 0:00:00.0
[11/28 14:35:30   1115s] 
[11/28 14:35:30   1115s] ******** End: VERIFY CONNECTIVITY ********
[11/28 14:35:30   1115s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/28 14:35:30   1115s]   (CPU Time: 0:00:00.8  MEM: 0.000M)
[11/28 14:35:30   1115s] 
[11/28 14:35:37   1116s] <CMD> get_verify_drc_mode -disable_rules -quiet
[11/28 14:35:37   1116s] <CMD> get_verify_drc_mode -quiet -area
[11/28 14:35:37   1116s] <CMD> get_verify_drc_mode -quiet -layer_range
[11/28 14:35:37   1116s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[11/28 14:35:37   1116s] <CMD> get_verify_drc_mode -check_only -quiet
[11/28 14:35:37   1116s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[11/28 14:35:37   1116s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[11/28 14:35:37   1116s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[11/28 14:35:37   1116s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[11/28 14:35:37   1116s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[11/28 14:35:37   1116s] <CMD> get_verify_drc_mode -limit -quiet
[11/28 14:35:41   1116s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[11/28 14:35:41   1116s] <CMD> verify_drc
[11/28 14:35:41   1116s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[11/28 14:35:41   1116s] #-report CHIP.drc.rpt                    # string, default="", user setting
[11/28 14:35:41   1116s]  *** Starting Verify DRC (MEM: 2544.1) ***
[11/28 14:35:41   1116s] 
[11/28 14:35:41   1116s]   VERIFY DRC ...... Starting Verification
[11/28 14:35:41   1116s]   VERIFY DRC ...... Initializing
[11/28 14:35:41   1116s]   VERIFY DRC ...... Deleting Existing Violations
[11/28 14:35:41   1116s]   VERIFY DRC ...... Creating Sub-Areas
[11/28 14:35:41   1116s]   VERIFY DRC ...... Using new threading
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 241.920 241.920} 1 of 36
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area: {241.920 0.000 483.840 241.920} 2 of 36
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area: {483.840 0.000 725.760 241.920} 3 of 36
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area: {725.760 0.000 967.680 241.920} 4 of 36
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area: {967.680 0.000 1209.600 241.920} 5 of 36
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area: {1209.600 0.000 1434.680 241.920} 6 of 36
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area: {0.000 241.920 241.920 483.840} 7 of 36
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area: {241.920 241.920 483.840 483.840} 8 of 36
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area: {483.840 241.920 725.760 483.840} 9 of 36
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area: {725.760 241.920 967.680 483.840} 10 of 36
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[11/28 14:35:41   1116s]   VERIFY DRC ...... Sub-Area: {967.680 241.920 1209.600 483.840} 11 of 36
[11/28 14:35:42   1117s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[11/28 14:35:42   1117s]   VERIFY DRC ...... Sub-Area: {1209.600 241.920 1434.680 483.840} 12 of 36
[11/28 14:35:42   1117s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[11/28 14:35:42   1117s]   VERIFY DRC ...... Sub-Area: {0.000 483.840 241.920 725.760} 13 of 36
[11/28 14:35:42   1117s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[11/28 14:35:42   1117s]   VERIFY DRC ...... Sub-Area: {241.920 483.840 483.840 725.760} 14 of 36
[11/28 14:35:42   1117s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[11/28 14:35:42   1117s]   VERIFY DRC ...... Sub-Area: {483.840 483.840 725.760 725.760} 15 of 36
[11/28 14:35:42   1117s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[11/28 14:35:42   1117s]   VERIFY DRC ...... Sub-Area: {725.760 483.840 967.680 725.760} 16 of 36
[11/28 14:35:42   1117s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[11/28 14:35:42   1117s]   VERIFY DRC ...... Sub-Area: {967.680 483.840 1209.600 725.760} 17 of 36
[11/28 14:35:42   1117s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[11/28 14:35:42   1117s]   VERIFY DRC ...... Sub-Area: {1209.600 483.840 1434.680 725.760} 18 of 36
[11/28 14:35:42   1117s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[11/28 14:35:42   1117s]   VERIFY DRC ...... Sub-Area: {0.000 725.760 241.920 967.680} 19 of 36
[11/28 14:35:42   1117s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[11/28 14:35:42   1117s]   VERIFY DRC ...... Sub-Area: {241.920 725.760 483.840 967.680} 20 of 36
[11/28 14:35:43   1118s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[11/28 14:35:43   1118s]   VERIFY DRC ...... Sub-Area: {483.840 725.760 725.760 967.680} 21 of 36
[11/28 14:35:43   1118s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[11/28 14:35:43   1118s]   VERIFY DRC ...... Sub-Area: {725.760 725.760 967.680 967.680} 22 of 36
[11/28 14:35:43   1118s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[11/28 14:35:43   1118s]   VERIFY DRC ...... Sub-Area: {967.680 725.760 1209.600 967.680} 23 of 36
[11/28 14:35:43   1118s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[11/28 14:35:43   1118s]   VERIFY DRC ...... Sub-Area: {1209.600 725.760 1434.680 967.680} 24 of 36
[11/28 14:35:43   1118s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[11/28 14:35:43   1118s]   VERIFY DRC ...... Sub-Area: {0.000 967.680 241.920 1209.600} 25 of 36
[11/28 14:35:43   1118s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[11/28 14:35:43   1118s]   VERIFY DRC ...... Sub-Area: {241.920 967.680 483.840 1209.600} 26 of 36
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area: {483.840 967.680 725.760 1209.600} 27 of 36
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area: {725.760 967.680 967.680 1209.600} 28 of 36
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area: {967.680 967.680 1209.600 1209.600} 29 of 36
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area: {1209.600 967.680 1434.680 1209.600} 30 of 36
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area: {0.000 1209.600 241.920 1434.680} 31 of 36
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area: {241.920 1209.600 483.840 1434.680} 32 of 36
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area: {483.840 1209.600 725.760 1434.680} 33 of 36
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area: {725.760 1209.600 967.680 1434.680} 34 of 36
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area: {967.680 1209.600 1209.600 1434.680} 35 of 36
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area: {1209.600 1209.600 1434.680 1434.680} 36 of 36
[11/28 14:35:44   1119s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[11/28 14:35:44   1119s] 
[11/28 14:35:44   1119s]   Verification Complete : 0 Viols.
[11/28 14:35:44   1119s] 
[11/28 14:35:44   1119s]  *** End Verify DRC (CPU: 0:00:03.4  ELAPSED TIME: 3.00  MEM: 4.0M) ***
[11/28 14:35:44   1119s] 
[11/28 14:35:44   1119s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[11/28 14:36:17   1121s] <CMD> saveDesign CHIP_nanoRoute.inn
[11/28 14:36:17   1121s] #% Begin save design ... (date=11/28 14:36:17, mem=1709.4M)
[11/28 14:36:17   1121s] % Begin Save ccopt configuration ... (date=11/28 14:36:17, mem=1709.4M)
[11/28 14:36:17   1121s] % End Save ccopt configuration ... (date=11/28 14:36:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1709.9M, current mem=1709.9M)
[11/28 14:36:17   1121s] % Begin Save netlist data ... (date=11/28 14:36:17, mem=1709.9M)
[11/28 14:36:17   1121s] Writing Binary DB to CHIP_nanoRoute.inn.dat/CHIP.v.bin in single-threaded mode...
[11/28 14:36:17   1121s] % End Save netlist data ... (date=11/28 14:36:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1711.1M, current mem=1711.1M)
[11/28 14:36:17   1121s] Saving symbol-table file ...
[11/28 14:36:17   1121s] Saving congestion map file CHIP_nanoRoute.inn.dat/CHIP.route.congmap.gz ...
[11/28 14:36:18   1121s] % Begin Save AAE data ... (date=11/28 14:36:18, mem=1711.2M)
[11/28 14:36:18   1121s] Saving AAE Data ...
[11/28 14:36:18   1121s] AAE DB initialization (MEM=2563.18 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/28 14:36:18   1121s] % End Save AAE data ... (date=11/28 14:36:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1716.3M, current mem=1716.3M)
[11/28 14:36:18   1121s] Saving preference file CHIP_nanoRoute.inn.dat/gui.pref.tcl ...
[11/28 14:36:18   1121s] Saving mode setting ...
[11/28 14:36:18   1121s] Saving global file ...
[11/28 14:36:18   1121s] % Begin Save floorplan data ... (date=11/28 14:36:18, mem=1716.4M)
[11/28 14:36:18   1121s] Saving floorplan file ...
[11/28 14:36:18   1122s] % End Save floorplan data ... (date=11/28 14:36:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1716.4M, current mem=1716.4M)
[11/28 14:36:18   1122s] Saving PG file CHIP_nanoRoute.inn.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Nov 28 14:36:18 2024)
[11/28 14:36:19   1122s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2563.7M) ***
[11/28 14:36:19   1122s] Saving Drc markers ...
[11/28 14:36:19   1122s] ... No Drc file written since there is no markers found.
[11/28 14:36:19   1122s] % Begin Save placement data ... (date=11/28 14:36:19, mem=1716.5M)
[11/28 14:36:19   1122s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/28 14:36:19   1122s] Save Adaptive View Pruning View Names to Binary file
[11/28 14:36:19   1122s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2566.7M) ***
[11/28 14:36:19   1122s] % End Save placement data ... (date=11/28 14:36:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1716.5M, current mem=1716.5M)
[11/28 14:36:19   1122s] % Begin Save routing data ... (date=11/28 14:36:19, mem=1716.5M)
[11/28 14:36:19   1122s] Saving route file ...
[11/28 14:36:19   1122s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2563.7M) ***
[11/28 14:36:19   1122s] % End Save routing data ... (date=11/28 14:36:19, total cpu=0:00:00.4, real=0:00:00.0, peak res=1716.6M, current mem=1716.6M)
[11/28 14:36:19   1122s] Saving property file CHIP_nanoRoute.inn.dat/CHIP.prop
[11/28 14:36:19   1122s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2566.7M) ***
[11/28 14:36:20   1122s] #Saving pin access data to file CHIP_nanoRoute.inn.dat/CHIP.apa ...
[11/28 14:36:20   1123s] #
[11/28 14:36:20   1123s] % Begin Save power constraints data ... (date=11/28 14:36:20, mem=1716.6M)
[11/28 14:36:20   1123s] % End Save power constraints data ... (date=11/28 14:36:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1716.6M, current mem=1716.6M)
[11/28 14:36:21   1123s] Generated self-contained design CHIP_nanoRoute.inn.dat
[11/28 14:36:21   1123s] #% End save design ... (date=11/28 14:36:21, total cpu=0:00:01.9, real=0:00:04.0, peak res=1716.7M, current mem=1716.7M)
[11/28 14:36:21   1123s] *** Message Summary: 0 warning(s), 0 error(s)
[11/28 14:36:21   1123s] 
[11/28 14:37:06   1125s] <CMD> setAnalysisMode -cppr none -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew true -analysisType onChipVariation -log true
[11/28 14:39:12   1135s] <CMD> setExtractRCMode -engine postRoute -effortLevel signoff -coupled true -capFilterMode relOnly -coupling_c_th 3 -total_c_th 5 -relative_c_th 0.03 -lefTechFileMap lefdef.layermap.cmd
[11/28 14:39:31   1136s] <CMD> setExtractRCMode -engine postRoute
[11/28 14:39:39   1137s] <CMD> setExtractRCMode -effortLevel high
[11/28 14:39:48   1137s] <CMD> setDelayCalMode -SIAware true
[11/28 14:40:03   1138s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/28 14:40:03   1138s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[11/28 14:40:03   1138s] *** timeDesign #6 [begin] : totSession cpu/real = 0:18:58.5/0:38:58.0 (0.5), mem = 2561.7M
[11/28 14:40:03   1138s]  Reset EOS DB
[11/28 14:40:03   1138s] Ignoring AAE DB Resetting ...
[11/28 14:40:03   1138s] Extraction called for design 'CHIP' of instances=22339 and nets=24639 using extraction engine 'postRoute' at effort level 'high' .
[11/28 14:40:03   1138s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'CHIP'. Number of corners is 1.
[11/28 14:40:03   1138s] No IQuantus parasitic data in Innovus. Going for full-chip extraction.
[11/28 14:40:03   1138s]  Min pitch recieved = 2240 
[11/28 14:40:04   1139s] IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.
[11/28 14:40:04   1139s] 
[11/28 14:40:04   1139s] IQuantus Extraction engine initialization using 1 tech files:
[11/28 14:40:04   1139s] 	RC/icecaps.tch at temperature 25C . 
[11/28 14:40:04   1139s] 
[11/28 14:40:04   1139s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[11/28 14:40:05   1140s] Reading layer map file 'lefdef.layermap.cmd'.
[11/28 14:40:05   1140s] lef metal layer metal1 (1) mapped to tech layer ME1_C (6) 
[11/28 14:40:05   1140s] lef metal layer metal2 (2) mapped to tech layer ME2_C (8) 
[11/28 14:40:05   1140s] lef metal layer metal3 (3) mapped to tech layer ME3_C (10) 
[11/28 14:40:05   1140s] lef metal layer metal4 (4) mapped to tech layer ME4_C (12) 
[11/28 14:40:05   1140s] lef metal layer metal5 (5) mapped to tech layer ME5_C (14) 
[11/28 14:40:05   1140s] lef metal layer metal6 (6) mapped to tech layer ME6_C (18) 
[11/28 14:40:05   1140s] lef via layer via (2) mapped to tech layer VIA1 (7) 
[11/28 14:40:05   1140s] lef via layer via2 (3) mapped to tech layer VIA2 (9) 
[11/28 14:40:05   1140s] lef via layer via3 (4) mapped to tech layer VIA3 (11) 
[11/28 14:40:05   1140s] lef via layer via4 (5) mapped to tech layer VIA4 (13) 
[11/28 14:40:05   1140s] lef via layer via5 (6) mapped to tech layer VIA5 (16) 
[11/28 14:40:05   1140s] **WARN: (IMPEXT-1241):	No poly layer found in the layermap file, 'lefdef.layermap.cmd'.
[11/28 14:40:05   1140s] Type 'man IMPEXT-1241' for more detail.
[11/28 14:40:05   1140s] **WARN: (IMPEXT-1242):	No cut layer found between poly layer and first metal layer in layermap file 'lefdef.layermap.cmd'.
[11/28 14:40:05   1140s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[11/28 14:40:05   1140s] IQuantus Extraction engine initialized successfully.
[11/28 14:40:05   1140s] 
[11/28 14:40:05   1140s] Dumping IQuantus extraction options in file 'extLogDir/IQuantus_28-Nov-2024_14:40:03_231283_MbtNmu/extr.CHIP.extraction_options.log'.
[11/28 14:40:05   1140s] Initialization for IQuantus Fullchip Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:02.0  MEM: 2585.574M)
[11/28 14:40:05   1140s] QX tile count(x,y) : (15,15)
[11/28 14:40:05   1140s] FE-QX grid count(x,y) :  (47,47)
[11/28 14:40:05   1140s] Halo size : 11.094000 micron 
[11/28 14:40:05   1140s] 
[11/28 14:40:05   1140s] Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2585.922M)
[11/28 14:40:07   1141s] Geometry processing of nets STARTED.................... DONE (NETS: 24610  Geometries: 561026  CPU Time: 0:00:03.6  Real Time: 0:00:04.0  MEM: 2619.555M)
[11/28 14:40:10   1144s] 
[11/28 14:40:10   1144s] Extraction of Geometries STARTED.
[11/28 14:40:10   1144s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[11/28 14:41:02   1197s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[11/28 14:41:02   1197s] Extraction of Geometries DONE (NETS: 24610  CPU Time: 0:00:51.8  Real Time: 0:00:52.0  MEM: 2732.023M)
[11/28 14:41:02   1197s] 
[11/28 14:41:02   1197s] Parasitic Network Creation STARTED
[11/28 14:41:02   1197s] Creating parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d' for storing RC.
[11/28 14:41:02   1197s] ....................
[11/28 14:41:04   1198s] Number of Extracted Resistors     : 436677
[11/28 14:41:04   1198s] Number of Extracted Ground Caps   : 461585
[11/28 14:41:04   1198s] Number of Extracted Coupling Caps : 309868
[11/28 14:41:04   1198s] Parasitic Network Creation DONE (Nets: 24610  CPU Time: 0:00:01.4  Real Time: 0:00:02.0  MEM: 2756.035M)
[11/28 14:41:04   1198s] 
[11/28 14:41:04   1198s] IQuantus Extraction engine is being closed... 
[11/28 14:41:04   1198s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2756.031M)
[11/28 14:41:04   1198s] Opening parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d' for reading (mem: 2756.031M)
[11/28 14:41:04   1198s] processing rcdb (/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d) for hinst (top) of cell (CHIP);
[11/28 14:41:05   1199s] Closing parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d': 0 access done (mem: 2756.031M)
[11/28 14:41:05   1199s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=2756.031M)
[11/28 14:41:05   1199s] IQuantus Fullchip Extraction DONE (CPU Time: 0:01:01  Real Time: 0:01:02  MEM: 2756.031M)
[11/28 14:41:05   1199s] Starting delay calculation for Setup views
[11/28 14:41:05   1199s] AAE DB initialization (MEM=2754.03 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/28 14:41:05   1199s] AAE_INFO: resetNetProps viewIdx 0 
[11/28 14:41:05   1199s] Starting SI iteration 1 using Infinite Timing Windows
[11/28 14:41:05   1199s] #################################################################################
[11/28 14:41:05   1199s] # Design Stage: PostRoute
[11/28 14:41:05   1199s] # Design Name: CHIP
[11/28 14:41:05   1199s] # Design Mode: 180nm
[11/28 14:41:05   1199s] # Analysis Mode: MMMC OCV 
[11/28 14:41:05   1199s] # Parasitics Mode: SPEF/RCDB 
[11/28 14:41:05   1199s] # Signoff Settings: SI On 
[11/28 14:41:05   1199s] #################################################################################
[11/28 14:41:05   1199s] AAE_INFO: 1 threads acquired from CTE.
[11/28 14:41:05   1199s] Setting infinite Tws ...
[11/28 14:41:05   1199s] First Iteration Infinite Tw... 
[11/28 14:41:05   1200s] Calculate early delays in OCV mode...
[11/28 14:41:05   1200s] Calculate late delays in OCV mode...
[11/28 14:41:05   1200s] Topological Sorting (REAL = 0:00:00.0, MEM = 2765.6M, InitMEM = 2765.6M)
[11/28 14:41:05   1200s] Start delay calculation (fullDC) (1 T). (MEM=2765.64)
[11/28 14:41:05   1200s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[11/28 14:41:05   1200s] AAE_INFO: Number of noise libraries( CDBs ) loaded = 2
[11/28 14:41:05   1200s] AAE_INFO: Cdb files are: 
[11/28 14:41:05   1200s]  	CeltIC/u18_ss.cdb
[11/28 14:41:05   1200s] 	CeltIC/u18_ff.cdb
[11/28 14:41:05   1200s]  
[11/28 14:41:05   1200s] Start AAE Lib Loading. (MEM=2765.64)
[11/28 14:41:06   1200s] End AAE Lib Loading. (MEM=2813.34 CPU=0:00:00.7 Real=0:00:01.0)
[11/28 14:41:06   1200s] End AAE Lib Interpolated Model. (MEM=2813.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:41:06   1200s] Opening parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d' for reading (mem: 2813.336M)
[11/28 14:41:06   1200s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2813.3M)
[11/28 14:41:07   1201s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/28 14:41:07   1201s] Type 'man IMPESI-3086' for more detail.
[11/28 14:41:07   1201s] **WARN: (IMPESI-3086):	The cell 'MEM_gray_max' does not have characterized noise model(s) for 'MEM_gray_max_WC, MEM_gray_max_BC' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/28 14:41:07   1201s] Type 'man IMPESI-3086' for more detail.
[11/28 14:41:07   1201s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/28 14:41:07   1201s] Type 'man IMPESI-3086' for more detail.
[11/28 14:41:13   1207s] Total number of fetched objects 24651
[11/28 14:41:13   1207s] AAE_INFO-618: Total number of nets in the design is 24639,  100.0 percent of the nets selected for SI analysis
[11/28 14:41:13   1207s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 14:41:13   1207s] End delay calculation. (MEM=2827.48 CPU=0:00:06.3 REAL=0:00:06.0)
[11/28 14:41:13   1207s] End delay calculation (fullDC). (MEM=2790.86 CPU=0:00:07.6 REAL=0:00:08.0)
[11/28 14:41:13   1207s] *** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 2790.9M) ***
[11/28 14:41:13   1208s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2790.9M)
[11/28 14:41:13   1208s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/28 14:41:14   1208s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 2790.9M)
[11/28 14:41:14   1208s] Starting SI iteration 2
[11/28 14:41:14   1208s] Calculate early delays in OCV mode...
[11/28 14:41:14   1208s] Calculate late delays in OCV mode...
[11/28 14:41:14   1208s] Start delay calculation (fullDC) (1 T). (MEM=2756.98)
[11/28 14:41:14   1208s] End AAE Lib Interpolated Model. (MEM=2756.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:41:16   1210s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[11/28 14:41:16   1210s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 24651. 
[11/28 14:41:16   1210s] Total number of fetched objects 24651
[11/28 14:41:16   1210s] AAE_INFO-618: Total number of nets in the design is 24639,  14.4 percent of the nets selected for SI analysis
[11/28 14:41:16   1210s] End delay calculation. (MEM=2796.14 CPU=0:00:02.2 REAL=0:00:02.0)
[11/28 14:41:16   1210s] End delay calculation (fullDC). (MEM=2796.14 CPU=0:00:02.2 REAL=0:00:02.0)
[11/28 14:41:16   1210s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 2796.1M) ***
[11/28 14:41:16   1210s] *** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:11.0 totSessionCpu=0:20:11 mem=2796.1M)
[11/28 14:41:16   1211s] Effort level <high> specified for reg2reg path_group
[11/28 14:41:17   1211s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2763.1M
[11/28 14:41:17   1211s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2763.1M
[11/28 14:41:17   1211s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2763.1M
[11/28 14:41:17   1211s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.005, MEM:2763.1M
[11/28 14:41:17   1211s] Fast DP-INIT is on for default
[11/28 14:41:17   1211s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.019, MEM:2763.1M
[11/28 14:41:17   1211s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.023, MEM:2763.1M
[11/28 14:41:17   1211s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2763.1M
[11/28 14:41:17   1211s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2763.1M
[11/28 14:41:19   1212s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.197  | -0.197  |  0.012  |
|           TNS (ns):| -36.386 | -36.386 |  0.000  |
|    Violating Paths:|   855   |   855   |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:41:19   1212s] Density: 88.947%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir timingReports
[11/28 14:41:19   1212s] Total CPU time: 74.34 sec
[11/28 14:41:19   1212s] Total Real time: 76.0 sec
[11/28 14:41:19   1212s] Total Memory Usage: 2778.414062 Mbytes
[11/28 14:41:19   1212s] Info: pop threads available for lower-level modules during optimization.
[11/28 14:41:19   1212s] Reset AAE Options
[11/28 14:41:19   1212s] *** timeDesign #6 [finish] : cpu/real = 0:01:14.3/0:01:16.2 (1.0), totSession cpu/real = 0:20:12.9/0:40:14.3 (0.5), mem = 2778.4M
[11/28 14:41:19   1212s] 
[11/28 14:41:19   1212s] =============================================================================================
[11/28 14:41:19   1212s]  Final TAT Report for timeDesign #6                                             20.15-s105_1
[11/28 14:41:19   1212s] =============================================================================================
[11/28 14:41:19   1212s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:41:19   1212s] ---------------------------------------------------------------------------------------------
[11/28 14:41:19   1212s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:41:19   1212s] [ ExtractRC              ]      1   0:01:01.6  (  80.8 % )     0:01:01.6 /  0:01:00.8    1.0
[11/28 14:41:19   1212s] [ TimingUpdate           ]      2   0:00:00.5  (   0.7 % )     0:00:11.9 /  0:00:11.9    1.0
[11/28 14:41:19   1212s] [ FullDelayCalc          ]      1   0:00:11.4  (  14.9 % )     0:00:11.4 /  0:00:11.3    1.0
[11/28 14:41:19   1212s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.1 % )     0:00:02.6 /  0:00:01.5    0.6
[11/28 14:41:19   1212s] [ TimingReport           ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 14:41:19   1212s] [ DrvReport              ]      1   0:00:01.9  (   2.5 % )     0:00:01.9 /  0:00:00.9    0.5
[11/28 14:41:19   1212s] [ GenerateReports        ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    0.9
[11/28 14:41:19   1212s] [ MISC                   ]          0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:41:19   1212s] ---------------------------------------------------------------------------------------------
[11/28 14:41:19   1212s]  timeDesign #6 TOTAL                0:01:16.2  ( 100.0 % )     0:01:16.2 /  0:01:14.3    1.0
[11/28 14:41:19   1212s] ---------------------------------------------------------------------------------------------
[11/28 14:41:19   1212s] 
[11/28 14:41:54   1215s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[11/28 14:41:54   1215s] <CMD> optDesign -postRoute
[11/28 14:41:54   1215s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2056.6M, totSessionCpu=0:20:15 **
[11/28 14:41:54   1215s] **INFO: User settings:
[11/28 14:41:54   1215s] setNanoRouteMode -drouteEndIteration                            100
[11/28 14:41:54   1215s] setNanoRouteMode -drouteStartIteration                          0
[11/28 14:41:54   1215s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[11/28 14:41:54   1215s] setNanoRouteMode -extractThirdPartyCompatible                   false
[11/28 14:41:54   1215s] setNanoRouteMode -grouteExpTdStdDelay                           53.6
[11/28 14:41:54   1215s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[11/28 14:41:54   1215s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[11/28 14:41:54   1215s] setNanoRouteMode -routeBottomRoutingLayer                       1
[11/28 14:41:54   1215s] setNanoRouteMode -routeInsertAntennaDiode                       true
[11/28 14:41:54   1215s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[11/28 14:41:54   1215s] setNanoRouteMode -routeTdrEffort                                10
[11/28 14:41:54   1215s] setNanoRouteMode -routeTopRoutingLayer                          6
[11/28 14:41:54   1215s] setNanoRouteMode -routeWithEco                                  true
[11/28 14:41:54   1215s] setNanoRouteMode -routeWithSiDriven                             true
[11/28 14:41:54   1215s] setNanoRouteMode -routeWithTimingDriven                         true
[11/28 14:41:54   1215s] setNanoRouteMode -timingEngine                                  {}
[11/28 14:41:54   1215s] setDesignMode -process                                          180
[11/28 14:41:54   1215s] setExtractRCMode -capFilterMode                                 relOnly
[11/28 14:41:54   1215s] setExtractRCMode -coupled                                       true
[11/28 14:41:54   1215s] setExtractRCMode -coupling_c_th                                 3
[11/28 14:41:54   1215s] setExtractRCMode -effortLevel                                   high
[11/28 14:41:54   1215s] setExtractRCMode -engine                                        postRoute
[11/28 14:41:54   1215s] setExtractRCMode -lefTechFileMap                                lefdef.layermap.cmd
[11/28 14:41:54   1215s] setExtractRCMode -relative_c_th                                 0.03
[11/28 14:41:54   1215s] setExtractRCMode -total_c_th                                    5
[11/28 14:41:54   1215s] setUsefulSkewMode -ecoRoute                                     false
[11/28 14:41:54   1215s] setDelayCalMode -enable_high_fanout                             true
[11/28 14:41:54   1215s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[11/28 14:41:54   1215s] setDelayCalMode -engine                                         aae
[11/28 14:41:54   1215s] setDelayCalMode -ignoreNetLoad                                  false
[11/28 14:41:54   1215s] setDelayCalMode -SIAware                                        true
[11/28 14:41:54   1215s] setDelayCalMode -socv_accuracy_mode                             low
[11/28 14:41:54   1215s] setOptMode -activeHoldViews                                     { av_func_mode_min }
[11/28 14:41:54   1215s] setOptMode -activeSetupViews                                    { av_func_mode_max }
[11/28 14:41:54   1215s] setOptMode -autoHoldViews                                       { av_func_mode_min}
[11/28 14:41:54   1215s] setOptMode -autoSetupViews                                      { av_func_mode_max}
[11/28 14:41:54   1215s] setOptMode -autoTDGRSetupViews                                  { av_func_mode_max}
[11/28 14:41:54   1215s] setOptMode -autoViewHoldTargetSlack                             0
[11/28 14:41:54   1215s] setOptMode -drcMargin                                           0
[11/28 14:41:54   1215s] setOptMode -fixCap                                              true
[11/28 14:41:54   1215s] setOptMode -fixDrc                                              true
[11/28 14:41:54   1215s] setOptMode -fixFanoutLoad                                       true
[11/28 14:41:54   1215s] setOptMode -fixTran                                             true
[11/28 14:41:54   1215s] setOptMode -optimizeFF                                          true
[11/28 14:41:54   1215s] setOptMode -preserveAllSequential                               false
[11/28 14:41:54   1215s] setOptMode -setupTargetSlack                                    0
[11/28 14:41:54   1215s] setSIMode -separate_delta_delay_on_data                         true
[11/28 14:41:54   1215s] setPlaceMode -place_design_floorplan_mode                       false
[11/28 14:41:54   1215s] setPlaceMode -place_detail_preroute_as_obs                      {2 3}
[11/28 14:41:54   1215s] setAnalysisMode -analysisType                                   onChipVariation
[11/28 14:41:54   1215s] setAnalysisMode -checkType                                      setup
[11/28 14:41:54   1215s] setAnalysisMode -clkSrcPath                                     true
[11/28 14:41:54   1215s] setAnalysisMode -clockGatingCheck                               true
[11/28 14:41:54   1215s] setAnalysisMode -clockPropagation                               sdcControl
[11/28 14:41:54   1215s] setAnalysisMode -cppr                                           none
[11/28 14:41:54   1215s] setAnalysisMode -enableMultipleDriveNet                         true
[11/28 14:41:54   1215s] setAnalysisMode -log                                            true
[11/28 14:41:54   1215s] setAnalysisMode -sequentialConstProp                            false
[11/28 14:41:54   1215s] setAnalysisMode -skew                                           true
[11/28 14:41:54   1215s] setAnalysisMode -timeBorrowing                                  true
[11/28 14:41:54   1215s] setAnalysisMode -timingSelfLoopsNoSkew                          false
[11/28 14:41:54   1215s] setAnalysisMode -usefulSkew                                     true
[11/28 14:41:54   1215s] setAnalysisMode -useOutputPinCap                                true
[11/28 14:41:54   1215s] setAnalysisMode -virtualIPO                                     false
[11/28 14:41:54   1215s] setAnalysisMode -warn                                           true
[11/28 14:41:54   1215s] 
[11/28 14:41:54   1215s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/28 14:41:54   1215s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/28 14:41:54   1215s] 
[11/28 14:41:54   1215s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:41:54   1215s] Summary for sequential cells identification: 
[11/28 14:41:54   1215s]   Identified SBFF number: 42
[11/28 14:41:54   1215s]   Identified MBFF number: 0
[11/28 14:41:54   1215s]   Identified SB Latch number: 0
[11/28 14:41:54   1215s]   Identified MB Latch number: 0
[11/28 14:41:54   1215s]   Not identified SBFF number: 10
[11/28 14:41:54   1215s]   Not identified MBFF number: 0
[11/28 14:41:54   1215s]   Not identified SB Latch number: 0
[11/28 14:41:54   1215s]   Not identified MB Latch number: 0
[11/28 14:41:54   1215s]   Number of sequential cells which are not FFs: 27
[11/28 14:41:54   1215s]  Visiting view : av_func_mode_max
[11/28 14:41:54   1215s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:41:54   1215s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:41:54   1215s]  Visiting view : av_func_mode_min
[11/28 14:41:54   1215s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:41:54   1215s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:41:54   1215s] TLC MultiMap info (StdDelay):
[11/28 14:41:54   1215s]   : Delay_Corner_min + lib_min + 0 + no RcCorner := 20.6ps
[11/28 14:41:54   1215s]   : Delay_Corner_min + lib_min + 0 + RC_Corner := 22.5ps
[11/28 14:41:54   1215s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[11/28 14:41:54   1215s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[11/28 14:41:54   1215s]  Setting StdDelay to: 53.6ps
[11/28 14:41:54   1215s] 
[11/28 14:41:54   1215s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:41:54   1215s] Need call spDPlaceInit before registerPrioInstLoc.
[11/28 14:41:54   1215s] *** optDesign #2 [begin] : totSession cpu/real = 0:20:15.5/0:40:49.1 (0.5), mem = 2782.0M
[11/28 14:41:54   1215s] *** InitOpt #4 [begin] : totSession cpu/real = 0:20:15.5/0:40:49.1 (0.5), mem = 2782.0M
[11/28 14:41:54   1215s] GigaOpt running with 1 threads.
[11/28 14:41:54   1215s] Info: 1 threads available for lower-level modules during optimization.
[11/28 14:41:54   1215s] OPERPROF: Starting DPlace-Init at level 1, MEM:2782.0M
[11/28 14:41:54   1215s] z: 2, totalTracks: 1
[11/28 14:41:54   1215s] z: 4, totalTracks: 1
[11/28 14:41:54   1215s] z: 6, totalTracks: 1
[11/28 14:41:54   1215s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:41:54   1215s] All LLGs are deleted
[11/28 14:41:54   1215s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2782.0M
[11/28 14:41:54   1215s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2782.0M
[11/28 14:41:54   1215s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2782.0M
[11/28 14:41:54   1215s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2782.0M
[11/28 14:41:54   1215s] Core basic site is core_5040
[11/28 14:41:54   1215s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2782.0M
[11/28 14:41:54   1215s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.004, MEM:2782.0M
[11/28 14:41:54   1215s] Fast DP-INIT is on for default
[11/28 14:41:54   1215s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 14:41:54   1215s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:2782.0M
[11/28 14:41:54   1215s] OPERPROF:     Starting CMU at level 3, MEM:2782.0M
[11/28 14:41:54   1215s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2782.0M
[11/28 14:41:54   1215s] 
[11/28 14:41:54   1215s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:41:54   1215s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2782.0M
[11/28 14:41:54   1215s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2782.0M
[11/28 14:41:54   1215s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2782.0M
[11/28 14:41:54   1215s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2782.0MB).
[11/28 14:41:54   1215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.043, MEM:2782.0M
[11/28 14:41:54   1215s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2782.0M
[11/28 14:41:54   1215s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.074, MEM:2780.0M
[11/28 14:41:54   1215s] 
[11/28 14:41:54   1215s] Creating Lib Analyzer ...
[11/28 14:41:54   1215s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[11/28 14:41:54   1215s] Type 'man IMPOPT-7077' for more detail.
[11/28 14:41:54   1215s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:41:54   1215s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:41:54   1215s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:41:54   1215s] 
[11/28 14:41:54   1215s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:41:55   1216s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:17 mem=2802.0M
[11/28 14:41:55   1216s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:17 mem=2802.0M
[11/28 14:41:55   1216s] Creating Lib Analyzer, finished. 
[11/28 14:41:56   1217s] Effort level <high> specified for reg2reg path_group
[11/28 14:41:56   1217s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/28 14:41:56   1217s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/28 14:41:56   1217s] 			Cell MEM_gray_max is dont_touch but not dont_use
[11/28 14:41:56   1217s] 			Cell MEM_gray_max is dont_touch but not dont_use
[11/28 14:41:56   1217s] 			Cell ZMA2GSD is dont_touch but not dont_use
[11/28 14:41:56   1217s] 			Cell ZMA2GSD is dont_touch but not dont_use
[11/28 14:41:56   1217s] 			Cell ZMA2GSC is dont_touch but not dont_use
[11/28 14:41:56   1217s] 			Cell ZMA2GSC is dont_touch but not dont_use
[11/28 14:41:56   1217s] 			Cell YA2GSD is dont_touch but not dont_use
[11/28 14:41:56   1217s] 			Cell YA2GSD is dont_touch but not dont_use
[11/28 14:41:56   1217s] 			Cell YA2GSC is dont_touch but not dont_use
[11/28 14:41:56   1217s] 			Cell YA2GSC is dont_touch but not dont_use
[11/28 14:41:56   1217s] 			Cell XMD is dont_touch but not dont_use
[11/28 14:41:56   1217s] 			Cell XMD is dont_touch but not dont_use
[11/28 14:41:56   1217s] 			Cell XMC is dont_touch but not dont_use
[11/28 14:41:56   1217s] 			Cell XMC is dont_touch but not dont_use
[11/28 14:41:56   1217s] 			Cell PUI is dont_touch but not dont_use
[11/28 14:41:56   1217s] 			Cell PUI is dont_touch but not dont_use
[11/28 14:41:56   1217s] 			Cell PDIX is dont_touch but not dont_use
[11/28 14:41:56   1217s] 			Cell PDIX is dont_touch but not dont_use
[11/28 14:41:56   1217s] 			Cell PDI is dont_touch but not dont_use
[11/28 14:41:56   1217s] 			Cell PDI is dont_touch but not dont_use
[11/28 14:41:56   1217s] 	...
[11/28 14:41:56   1217s] 	Reporting only the 20 first cells found...
[11/28 14:41:56   1217s] 
[11/28 14:41:56   1217s] **optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 2063.2M, totSessionCpu=0:20:18 **
[11/28 14:41:56   1217s] Existing Dirty Nets : 0
[11/28 14:41:56   1217s] New Signature Flow (optDesignCheckOptions) ....
[11/28 14:41:56   1217s] #Taking db snapshot
[11/28 14:41:56   1217s] #Taking db snapshot ... done
[11/28 14:41:56   1217s] OPERPROF: Starting checkPlace at level 1, MEM:2804.0M
[11/28 14:41:56   1217s] z: 2, totalTracks: 1
[11/28 14:41:56   1217s] z: 4, totalTracks: 1
[11/28 14:41:56   1217s] z: 6, totalTracks: 1
[11/28 14:41:56   1217s] #spOpts: N=180 hrOri=1 hrSnap=1 
[11/28 14:41:56   1217s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2806.0M
[11/28 14:41:56   1217s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2806.0M
[11/28 14:41:56   1217s] Begin checking placement ... (start mem=2804.0M, init mem=2806.0M)
[11/28 14:41:56   1217s] Begin checking exclusive groups violation ...
[11/28 14:41:56   1217s] There are 0 groups to check, max #box is 0, total #box is 0
[11/28 14:41:56   1217s] Finished checking exclusive groups violations. Found 0 Vio.
[11/28 14:41:56   1217s] 
[11/28 14:41:56   1217s] Running CheckPlace using 1 thread in normal mode...
[11/28 14:41:57   1218s] 
[11/28 14:41:57   1218s] ...checkPlace normal is done!
[11/28 14:41:57   1218s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2812.0M
[11/28 14:41:57   1218s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.006, MEM:2812.0M
[11/28 14:41:57   1218s] *info: Placed = 22074          (Fixed = 86)
[11/28 14:41:57   1218s] *info: Unplaced = 0           
[11/28 14:41:57   1218s] Placement Density:88.95%(507546/570617)
[11/28 14:41:57   1218s] Placement Density (including fixed std cells):88.95%(507546/570617)
[11/28 14:41:57   1218s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2812.0M
[11/28 14:41:57   1218s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2812.0M
[11/28 14:41:57   1218s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=2812.0M)
[11/28 14:41:57   1218s] OPERPROF: Finished checkPlace at level 1, CPU:0.210, REAL:0.212, MEM:2812.0M
[11/28 14:41:57   1218s]  Initial DC engine is -> aae
[11/28 14:41:57   1218s]  
[11/28 14:41:57   1218s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/28 14:41:57   1218s]  
[11/28 14:41:57   1218s]  
[11/28 14:41:57   1218s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/28 14:41:57   1218s]  
[11/28 14:41:57   1218s] Reset EOS DB
[11/28 14:41:57   1218s] Ignoring AAE DB Resetting ...
[11/28 14:41:57   1218s]  Set Options for AAE Based Opt flow 
[11/28 14:41:57   1218s] *** optDesign -postRoute ***
[11/28 14:41:57   1218s] DRC Margin: user margin 0.0; extra margin 0
[11/28 14:41:57   1218s] Setup Target Slack: user slack 0
[11/28 14:41:57   1218s] Hold Target Slack: user slack 0
[11/28 14:41:57   1218s] All LLGs are deleted
[11/28 14:41:57   1218s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2812.0M
[11/28 14:41:57   1218s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2812.0M
[11/28 14:41:57   1218s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2812.0M
[11/28 14:41:57   1218s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2812.0M
[11/28 14:41:57   1218s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2812.0M
[11/28 14:41:57   1218s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2812.0M
[11/28 14:41:57   1218s] Fast DP-INIT is on for default
[11/28 14:41:57   1218s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:2812.0M
[11/28 14:41:57   1218s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:2812.0M
[11/28 14:41:57   1218s] 
[11/28 14:41:57   1218s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:41:57   1218s] Deleting Lib Analyzer.
[11/28 14:41:57   1218s] 
[11/28 14:41:57   1218s] TimeStamp Deleting Cell Server End ...
[11/28 14:41:57   1218s] Multi-VT timing optimization disabled based on library information.
[11/28 14:41:57   1218s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 14:41:57   1218s] 
[11/28 14:41:57   1218s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:41:57   1218s] Summary for sequential cells identification: 
[11/28 14:41:57   1218s]   Identified SBFF number: 42
[11/28 14:41:57   1218s]   Identified MBFF number: 0
[11/28 14:41:57   1218s]   Identified SB Latch number: 0
[11/28 14:41:57   1218s]   Identified MB Latch number: 0
[11/28 14:41:57   1218s]   Not identified SBFF number: 10
[11/28 14:41:57   1218s]   Not identified MBFF number: 0
[11/28 14:41:57   1218s]   Not identified SB Latch number: 0
[11/28 14:41:57   1218s]   Not identified MB Latch number: 0
[11/28 14:41:57   1218s]   Number of sequential cells which are not FFs: 27
[11/28 14:41:57   1218s]  Visiting view : av_func_mode_max
[11/28 14:41:57   1218s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:41:57   1218s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:41:57   1218s]  Visiting view : av_func_mode_min
[11/28 14:41:57   1218s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:41:57   1218s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:41:57   1218s] TLC MultiMap info (StdDelay):
[11/28 14:41:57   1218s]   : Delay_Corner_min + lib_min + 0 + no RcCorner := 20.6ps
[11/28 14:41:57   1218s]   : Delay_Corner_min + lib_min + 0 + RC_Corner := 22.5ps
[11/28 14:41:57   1218s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[11/28 14:41:57   1218s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[11/28 14:41:57   1218s]  Setting StdDelay to: 53.6ps
[11/28 14:41:57   1218s] 
[11/28 14:41:57   1218s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:41:57   1218s] 
[11/28 14:41:57   1218s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:41:57   1218s] 
[11/28 14:41:57   1218s] TimeStamp Deleting Cell Server End ...
[11/28 14:41:57   1218s] *** InitOpt #4 [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:20:18.2/0:40:51.8 (0.5), mem = 2812.0M
[11/28 14:41:57   1218s] 
[11/28 14:41:57   1218s] =============================================================================================
[11/28 14:41:57   1218s]  Step TAT Report for InitOpt #4                                                 20.15-s105_1
[11/28 14:41:57   1218s] =============================================================================================
[11/28 14:41:57   1218s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:41:57   1218s] ---------------------------------------------------------------------------------------------
[11/28 14:41:57   1218s] [ CheckPlace             ]      1   0:00:00.2  (   7.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:41:57   1218s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:41:57   1218s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  50.1 % )     0:00:01.4 /  0:00:01.3    1.0
[11/28 14:41:57   1218s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:41:57   1218s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:41:57   1218s] [ MISC                   ]          0:00:01.1  (  41.7 % )     0:00:01.1 /  0:00:01.2    1.0
[11/28 14:41:57   1218s] ---------------------------------------------------------------------------------------------
[11/28 14:41:57   1218s]  InitOpt #4 TOTAL                   0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.7    1.0
[11/28 14:41:57   1218s] ---------------------------------------------------------------------------------------------
[11/28 14:41:57   1218s] 
[11/28 14:41:57   1218s] ** INFO : this run is activating 'postRoute' automaton
[11/28 14:41:57   1218s] **INFO: flowCheckPoint #1 InitialSummary
[11/28 14:41:57   1218s] Closing parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d': 24610 access done (mem: 2811.988M)
[11/28 14:41:57   1218s] Extraction called for design 'CHIP' of instances=22339 and nets=24639 using extraction engine 'postRoute' at effort level 'high' .
[11/28 14:41:57   1218s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'CHIP'. Number of corners is 1.
[11/28 14:41:58   1218s] No changed net or region found. No need to perform incremental extraction.
[11/28 14:41:58   1218s] Opening parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d' for reading (mem: 2819.191M)
[11/28 14:41:58   1218s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2811.9M)
[11/28 14:41:58   1218s] *** BuildHoldData #2 [begin] : totSession cpu/real = 0:20:18.9/0:40:53.0 (0.5), mem = 2811.9M
[11/28 14:41:58   1218s] End AAE Lib Interpolated Model. (MEM=2811.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:41:58   1218s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/opt_timing_graph_vwVcBc/timingGraph.tgz -dir /tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/opt_timing_graph_vwVcBc -prefix timingGraph'
[11/28 14:41:58   1219s] Done saveTimingGraph
[11/28 14:41:58   1219s] **INFO: Starting Blocking QThread with 1 CPU
[11/28 14:41:58   1219s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/28 14:41:58   1219s] *** QThread HoldInit [begin] : mem = 0.7M
[11/28 14:41:58   1219s] Starting delay calculation for Hold views
[11/28 14:41:58   1219s] AAE DB initialization (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/28 14:41:58   1219s] #################################################################################
[11/28 14:41:58   1219s] # Design Stage: PostRoute
[11/28 14:41:58   1219s] # Design Name: CHIP
[11/28 14:41:58   1219s] # Design Mode: 180nm
[11/28 14:41:58   1219s] # Analysis Mode: MMMC OCV 
[11/28 14:41:58   1219s] # Parasitics Mode: SPEF/RCDB 
[11/28 14:41:58   1219s] # Signoff Settings: SI Off 
[11/28 14:41:58   1219s] #################################################################################
[11/28 14:41:58   1219s] AAE_INFO: 1 threads acquired from CTE.
[11/28 14:41:58   1219s] Calculate late delays in OCV mode...
[11/28 14:41:58   1219s] Calculate early delays in OCV mode...
[11/28 14:41:58   1219s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/28 14:41:58   1219s] Start delay calculation (fullDC) (1 T). (MEM=0)
[11/28 14:41:58   1219s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[11/28 14:41:58   1219s] AAE_INFO: Cdb files are: 
[11/28 14:41:58   1219s]  	CeltIC/u18_ss.cdb
[11/28 14:41:58   1219s] 	CeltIC/u18_ff.cdb
[11/28 14:41:58   1219s]  
[11/28 14:41:58   1219s] Start AAE Lib Loading. (MEM=0)
[11/28 14:41:58   1219s] End AAE Lib Loading. (MEM=27.9961 CPU=0:00:00.7 Real=0:00:01.0)
[11/28 14:41:58   1219s] End AAE Lib Interpolated Model. (MEM=27.9961 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:41:58   1219s] First Iteration Infinite Tw... 
[11/28 14:41:58   1219s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/28 14:41:58   1219s] Type 'man IMPESI-3086' for more detail.
[11/28 14:41:58   1219s] **WARN: (IMPESI-3086):	The cell 'MEM_gray_max' does not have characterized noise model(s) for 'MEM_gray_max_WC, MEM_gray_max_BC' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/28 14:41:58   1219s] Type 'man IMPESI-3086' for more detail.
[11/28 14:41:58   1219s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/28 14:41:58   1219s] Type 'man IMPESI-3086' for more detail.
[11/28 14:41:58   1219s] Total number of fetched objects 24651
[11/28 14:41:58   1219s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 14:41:58   1219s] End delay calculation. (MEM=0 CPU=0:00:03.6 REAL=0:00:03.0)
[11/28 14:41:58   1219s] End delay calculation (fullDC). (MEM=0 CPU=0:00:04.8 REAL=0:00:05.0)
[11/28 14:41:58   1219s] *** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 0.0M) ***
[11/28 14:41:58   1219s] *** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:06.0 totSessionCpu=0:00:06.0 mem=0.0M)
[11/28 14:41:58   1219s] Done building cte hold timing graph (HoldAware) cpu=0:00:06.0 real=0:00:07.0 totSessionCpu=0:00:06.0 mem=0.0M ***
[11/28 14:41:58   1219s] *** QThread HoldInit [finish] : cpu/real = 0:00:06.4/0:00:06.5 (1.0), mem = 0.0M
[11/28 14:41:58   1219s] 
[11/28 14:41:58   1219s] =============================================================================================
[11/28 14:41:58   1219s]  Step TAT Report for QThreadWorker #1                                           20.15-s105_1
[11/28 14:41:58   1219s] =============================================================================================
[11/28 14:41:58   1219s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:41:58   1219s] ---------------------------------------------------------------------------------------------
[11/28 14:41:58   1219s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:41:58   1219s] [ TimingUpdate           ]      1   0:00:00.3  (   5.1 % )     0:00:05.5 /  0:00:05.4    1.0
[11/28 14:41:58   1219s] [ FullDelayCalc          ]      1   0:00:05.1  (  78.5 % )     0:00:05.1 /  0:00:05.0    1.0
[11/28 14:41:58   1219s] [ SlackTraversorInit     ]      1   0:00:00.3  (   4.6 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 14:41:58   1219s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:41:58   1219s] [ MISC                   ]          0:00:00.8  (  11.8 % )     0:00:00.8 /  0:00:00.8    1.0
[11/28 14:41:58   1219s] ---------------------------------------------------------------------------------------------
[11/28 14:41:58   1219s]  QThreadWorker #1 TOTAL             0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:06.4    1.0
[11/28 14:41:58   1219s] ---------------------------------------------------------------------------------------------
[11/28 14:41:58   1219s] 
[11/28 14:42:05   1225s]  
_______________________________________________________________________
[11/28 14:42:05   1225s] Running 'restoreTimingGraph -file /tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/opt_timing_graph_vwVcBc/timingGraph.tgz -dir /tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/opt_timing_graph_vwVcBc -prefix timingGraph'
[11/28 14:42:06   1226s] Done restoreTimingGraph
[11/28 14:42:06   1226s] End AAE Lib Interpolated Model. (MEM=2886.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:42:06   1226s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2886.6M
[11/28 14:42:06   1226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.015, MEM:2886.6M
[11/28 14:42:06   1226s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.197  | -0.197  |  0.012  |
|           TNS (ns):| -36.386 | -36.386 |  0.000  |
|    Violating Paths:|   855   |   855   |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.947%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #2 [finish] : cpu/real = 0:00:07.7/0:00:08.5 (0.9), totSession cpu/real = 0:20:26.7/0:41:01.5 (0.5), mem = 2893.8M
[11/28 14:42:06   1226s] 
[11/28 14:42:06   1226s] =============================================================================================
[11/28 14:42:06   1226s]  Step TAT Report for BuildHoldData #2                                           20.15-s105_1
[11/28 14:42:06   1226s] =============================================================================================
[11/28 14:42:06   1226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:42:06   1226s] ---------------------------------------------------------------------------------------------
[11/28 14:42:06   1226s] [ ViewPruning            ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[11/28 14:42:06   1226s] [ TimingUpdate           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:42:06   1226s] [ QThreadWait            ]      1   0:00:06.7  (  78.6 % )     0:00:06.7 /  0:00:06.0      *
[11/28 14:42:06   1226s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.6 % )     0:00:00.6 /  0:00:00.5    1.0
[11/28 14:42:06   1226s] [ TimingReport           ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/28 14:42:06   1226s] [ DrvReport              ]      1   0:00:00.4  (   4.9 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:42:06   1226s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:42:06   1226s] [ MISC                   ]          0:00:01.2  (  14.6 % )     0:00:01.2 /  0:00:01.2    0.9
[11/28 14:42:06   1226s] ---------------------------------------------------------------------------------------------
[11/28 14:42:06   1226s]  BuildHoldData #2 TOTAL             0:00:08.5  ( 100.0 % )     0:00:08.5 /  0:00:07.7    0.9
[11/28 14:42:06   1226s] ---------------------------------------------------------------------------------------------
[11/28 14:42:06   1226s] 
[11/28 14:42:06   1226s] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 2082.2M, totSessionCpu=0:20:27 **
[11/28 14:42:06   1226s] Setting latch borrow mode to budget during optimization.
[11/28 14:42:07   1227s] Info: Done creating the CCOpt slew target map.
[11/28 14:42:07   1227s] **INFO: flowCheckPoint #2 OptimizationPass1
[11/28 14:42:07   1227s] Glitch fixing enabled
[11/28 14:42:07   1227s] *** ClockDrv #1 [begin] : totSession cpu/real = 0:20:27.3/0:41:02.1 (0.5), mem = 2876.4M
[11/28 14:42:07   1227s] Running CCOpt-PRO on entire clock network
[11/28 14:42:07   1227s] Net route status summary:
[11/28 14:42:07   1227s]   Clock:        85 (unrouted=1, trialRouted=0, noStatus=0, routed=84, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 14:42:07   1227s]   Non-clock: 24554 (unrouted=28, trialRouted=0, noStatus=0, routed=24526, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 14:42:07   1227s] Clock tree cells fixed by user: 0 out of 84 (0%)
[11/28 14:42:07   1227s] PRO...
[11/28 14:42:07   1227s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[11/28 14:42:07   1227s] Initializing clock structures...
[11/28 14:42:07   1227s]   Creating own balancer
[11/28 14:42:07   1227s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[11/28 14:42:07   1227s]   Removing CTS place status from clock tree and sinks.
[11/28 14:42:07   1227s]   Removed CTS place status from 84 clock cells (out of 86 ) and 0 clock sinks (out of 0 ).
[11/28 14:42:07   1227s]   Initializing legalizer
[11/28 14:42:07   1227s]   Using cell based legalization.
[11/28 14:42:07   1227s]   Leaving CCOpt scope - Initializing placement interface...
[11/28 14:42:07   1227s] OPERPROF: Starting DPlace-Init at level 1, MEM:2876.4M
[11/28 14:42:07   1227s] z: 2, totalTracks: 1
[11/28 14:42:07   1227s] z: 4, totalTracks: 1
[11/28 14:42:07   1227s] z: 6, totalTracks: 1
[11/28 14:42:07   1227s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:42:07   1227s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2876.4M
[11/28 14:42:07   1227s] 
[11/28 14:42:07   1227s] Skipping Bad Lib Cell Checking (CMU) !
[11/28 14:42:07   1227s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.018, MEM:2876.4M
[11/28 14:42:07   1227s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2876.4M
[11/28 14:42:07   1227s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2876.4M
[11/28 14:42:07   1227s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2876.4MB).
[11/28 14:42:07   1227s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.035, MEM:2876.4M
[11/28 14:42:07   1227s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:42:07   1227s] (I)       Load db... (mem=2876.4M)
[11/28 14:42:07   1227s] (I)       Read data from FE... (mem=2876.4M)
[11/28 14:42:07   1227s] (I)       Started Read instances and placement ( Curr Mem: 2876.35 MB )
[11/28 14:42:07   1227s] (I)       Number of ignored instance 0
[11/28 14:42:07   1227s] (I)       Number of inbound cells 0
[11/28 14:42:07   1227s] (I)       Number of opened ILM blockages 0
[11/28 14:42:07   1227s] (I)       Number of instances temporarily fixed by detailed placement 2670
[11/28 14:42:07   1227s] (I)       numMoveCells=19408, numMacros=268  numPads=27  numMultiRowHeightInsts=0
[11/28 14:42:07   1227s] (I)       cell height: 5040, count: 22071
[11/28 14:42:07   1227s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2884.79 MB )
[11/28 14:42:07   1227s] (I)       Read rows... (mem=2884.8M)
[11/28 14:42:07   1227s] (I)       Done Read rows (cpu=0.000s, mem=2884.8M)
[11/28 14:42:07   1227s] (I)       Done Read data from FE (cpu=0.010s, mem=2884.8M)
[11/28 14:42:07   1227s] (I)       Done Load db (cpu=0.010s, mem=2884.8M)
[11/28 14:42:07   1227s] (I)       Constructing placeable region... (mem=2884.8M)
[11/28 14:42:07   1227s] (I)       Constructing bin map
[11/28 14:42:07   1227s] (I)       Initialize bin information with width=50400 height=50400
[11/28 14:42:07   1227s] (I)       Done constructing bin map
[11/28 14:42:07   1227s] (I)       Compute region effective width... (mem=2884.8M)
[11/28 14:42:07   1227s] (I)       Done Compute region effective width (cpu=0.000s, mem=2884.8M)
[11/28 14:42:07   1227s] (I)       Done Constructing placeable region (cpu=0.000s, mem=2884.8M)
[11/28 14:42:07   1227s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/28 14:42:07   1227s]   Accumulated time to calculate placeable region: 0
[11/28 14:42:07   1227s]   Accumulated time to calculate placeable region: 0
[11/28 14:42:07   1227s]   Accumulated time to calculate placeable region: 0
[11/28 14:42:07   1227s]   Accumulated time to calculate placeable region: 0
[11/28 14:42:07   1227s]   Reconstructing clock tree datastructures, skew aware...
[11/28 14:42:07   1227s]     Validating CTS configuration...
[11/28 14:42:07   1227s]     Checking module port directions...
[11/28 14:42:07   1227s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:42:07   1227s]     Non-default CCOpt properties:
[11/28 14:42:07   1227s]     adjacent_rows_legal: true (default: false)
[11/28 14:42:07   1227s]     allow_non_fterm_identical_swaps: 0 (default: true)
[11/28 14:42:07   1227s]     cannot_merge_reason is set for at least one object
[11/28 14:42:07   1227s]     cell_density is set for at least one object
[11/28 14:42:07   1227s]     cell_halo_rows: 0 (default: 1)
[11/28 14:42:07   1227s]     cell_halo_sites: 0 (default: 4)
[11/28 14:42:07   1227s]     clock_nets_detailed_routed: 1 (default: false)
[11/28 14:42:07   1227s]     force_design_routing_status: 1 (default: auto)
[11/28 14:42:07   1227s]     primary_delay_corner: Delay_Corner_max (default: )
[11/28 14:42:07   1227s]     route_type is set for at least one object
[11/28 14:42:07   1227s]     source_max_capacitance is set for at least one object
[11/28 14:42:07   1227s]     source_output_max_trans is set for at least one object
[11/28 14:42:07   1227s]     target_insertion_delay is set for at least one object
[11/28 14:42:07   1227s]     target_skew is set for at least one object
[11/28 14:42:07   1227s]     target_skew_wire is set for at least one object
[11/28 14:42:07   1227s]     update_io_latency: 0 (default: true)
[11/28 14:42:07   1227s]     Route type trimming info:
[11/28 14:42:07   1227s]       No route type modifications were made.
[11/28 14:42:07   1227s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[11/28 14:42:07   1227s] (I)       Initializing Steiner engine. 
[11/28 14:42:07   1227s] End AAE Lib Interpolated Model. (MEM=2931.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:42:07   1227s]     Library trimming inverters in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 7 cells
[11/28 14:42:07   1227s]     Original list had 7 cells:
[11/28 14:42:07   1227s]     INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[11/28 14:42:07   1227s]     Library trimming was not able to trim any cells:
[11/28 14:42:07   1227s]     INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[11/28 14:42:07   1227s]     Accumulated time to calculate placeable region: 0
[11/28 14:42:08   1228s]     Clock tree balancer configuration for clock_tree clk:
[11/28 14:42:08   1228s]     Non-default CCOpt properties:
[11/28 14:42:08   1228s]       cell_density: 1 (default: 0.75)
[11/28 14:42:08   1228s]       route_type (leaf): default_route_type_leaf (default: default)
[11/28 14:42:08   1228s]       route_type (trunk): default_route_type_nonleaf (default: default)
[11/28 14:42:08   1228s]       route_type (top): default_route_type_nonleaf (default: default)
[11/28 14:42:08   1228s]       source_max_capacitance: 150 (default: auto)
[11/28 14:42:08   1228s]     For power domain auto-default:
[11/28 14:42:08   1228s]       Buffers:     
[11/28 14:42:08   1228s]       Inverters:   INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[11/28 14:42:08   1228s]       Clock gates: GCKETF GCKETT GCKETP GCKETN 
[11/28 14:42:08   1228s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 731615.674um^2
[11/28 14:42:08   1228s]     Top Routing info:
[11/28 14:42:08   1228s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[11/28 14:42:08   1228s]       Unshielded; Mask Constraint: 0; Source: route_type.
[11/28 14:42:08   1228s]     Trunk Routing info:
[11/28 14:42:08   1228s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[11/28 14:42:08   1228s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/28 14:42:08   1228s]     Leaf Routing info:
[11/28 14:42:08   1228s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[11/28 14:42:08   1228s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/28 14:42:08   1228s]     For timing_corner Delay_Corner_max:setup, late and power domain auto-default:
[11/28 14:42:08   1228s]       Slew time target (leaf):    0.217ns
[11/28 14:42:08   1228s]       Slew time target (trunk):   0.217ns
[11/28 14:42:08   1228s]       Slew time target (top):     0.218ns (Note: no nets are considered top nets in this clock tree)
[11/28 14:42:08   1228s]       Buffer unit delay: 0.133ns
[11/28 14:42:08   1228s]       Buffer max distance: 841.904um
[11/28 14:42:08   1228s]     Fastest wire driving cells and distances:
[11/28 14:42:08   1228s]       Inverter  : {lib_cell:INV12CK, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=841.904um, saturatedSlew=0.197ns, speed=6334.868um per ns, cellArea=59.385um^2 per 1000um}
[11/28 14:42:08   1228s]       Clock gate: {lib_cell:GCKETF, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=411.112um, saturatedSlew=0.199ns, speed=1607.162um per ns, cellArea=190.021um^2 per 1000um}
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     Logic Sizing Table:
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     ---------------------------------------------------------------
[11/28 14:42:08   1228s]     Cell    Instance count    Source         Eligible library cells
[11/28 14:42:08   1228s]     ---------------------------------------------------------------
[11/28 14:42:08   1228s]     XMD           1           library set    {XMD}
[11/28 14:42:08   1228s]     ---------------------------------------------------------------
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s] **WARN: (IMPCCOPT-2168):	Cannot get non-ILM net parasitics from RCDB for net 'clk' in RC corner RC_Corner.
[11/28 14:42:08   1228s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 14:42:08   1228s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[11/28 14:42:08   1228s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:42:08   1228s]     Clock tree clk has 1 slew violation.
[11/28 14:42:08   1228s]     Clock tree balancer configuration for skew_group clk/func_mode:
[11/28 14:42:08   1228s]       Sources:                     pin clk
[11/28 14:42:08   1228s]       Total number of sinks:       2666
[11/28 14:42:08   1228s]       Delay constrained sinks:     2666
[11/28 14:42:08   1228s]       Non-leaf sinks:              0
[11/28 14:42:08   1228s]       Ignore pins:                 0
[11/28 14:42:08   1228s]      Timing corner Delay_Corner_max:setup.late:
[11/28 14:42:08   1228s]       Skew target:                 0.133ns
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     Clock Tree Violations Report
[11/28 14:42:08   1228s]     ============================
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[11/28 14:42:08   1228s]     A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[11/28 14:42:08   1228s]     Consider reviewing your design and relaunching CCOpt.
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     Max Slew Violations
[11/28 14:42:08   1228s]     -------------------
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     Found 2 slew violations below the root driver for clock_tree clk at (202.430,1433.180), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net} with half corner Delay_Corner_max:setup.late. The worst violation was at the pin clk with a slew time target of 0.217ns. Achieved a slew time of 0.500ns.
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     Primary reporting skew groups are:
[11/28 14:42:08   1228s]     skew_group clk/func_mode with 2666 clock sinks
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     Clock DAG stats initial state:
[11/28 14:42:08   1228s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:42:08   1228s]       misc counts      : r=1, pp=0
[11/28 14:42:08   1228s]       cell areas       : b=0.000um^2, i=3777.883um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12552.198um^2
[11/28 14:42:08   1228s]       hp wire lengths  : top=0.000um, trunk=6271.760um, leaf=11641.700um, total=17913.460um
[11/28 14:42:08   1228s]     Clock DAG library cell distribution initial state {count}:
[11/28 14:42:08   1228s]        Invs: INV12CK: 67 INV8CK: 4 INV6CK: 7 INV4CK: 5 
[11/28 14:42:08   1228s]      Logics: XMD: 1 
[11/28 14:42:08   1228s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[11/28 14:42:08   1228s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     Layer information for route type default_route_type_leaf:
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     ---------------------------------------------------------------------
[11/28 14:42:08   1228s]     Layer     Preferred    Route    Res.          Cap.          RC
[11/28 14:42:08   1228s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/28 14:42:08   1228s]     ---------------------------------------------------------------------
[11/28 14:42:08   1228s]     metal1    N            H          0.327         0.166         0.054
[11/28 14:42:08   1228s]     metal2    N            V          0.236         0.183         0.043
[11/28 14:42:08   1228s]     metal3    Y            H          0.236         0.191         0.045
[11/28 14:42:08   1228s]     metal4    Y            V          0.236         0.184         0.043
[11/28 14:42:08   1228s]     metal5    N            H          0.236         0.309         0.073
[11/28 14:42:08   1228s]     metal6    N            V          0.016         0.568         0.009
[11/28 14:42:08   1228s]     ---------------------------------------------------------------------
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[11/28 14:42:08   1228s]     Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     Layer information for route type default_route_type_nonleaf:
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     ---------------------------------------------------------------------
[11/28 14:42:08   1228s]     Layer     Preferred    Route    Res.          Cap.          RC
[11/28 14:42:08   1228s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/28 14:42:08   1228s]     ---------------------------------------------------------------------
[11/28 14:42:08   1228s]     metal1    N            H          0.327         0.237         0.078
[11/28 14:42:08   1228s]     metal2    N            V          0.236         0.260         0.061
[11/28 14:42:08   1228s]     metal3    Y            H          0.236         0.281         0.066
[11/28 14:42:08   1228s]     metal4    Y            V          0.236         0.261         0.062
[11/28 14:42:08   1228s]     metal5    N            H          0.236         0.377         0.089
[11/28 14:42:08   1228s]     metal6    N            V          0.016         0.581         0.009
[11/28 14:42:08   1228s]     ---------------------------------------------------------------------
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[11/28 14:42:08   1228s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     Layer information for route type default_route_type_nonleaf:
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     ---------------------------------------------------------------------
[11/28 14:42:08   1228s]     Layer     Preferred    Route    Res.          Cap.          RC
[11/28 14:42:08   1228s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/28 14:42:08   1228s]     ---------------------------------------------------------------------
[11/28 14:42:08   1228s]     metal1    N            H          0.327         0.166         0.054
[11/28 14:42:08   1228s]     metal2    N            V          0.236         0.183         0.043
[11/28 14:42:08   1228s]     metal3    Y            H          0.236         0.191         0.045
[11/28 14:42:08   1228s]     metal4    Y            V          0.236         0.184         0.043
[11/28 14:42:08   1228s]     metal5    N            H          0.236         0.309         0.073
[11/28 14:42:08   1228s]     metal6    N            V          0.016         0.568         0.009
[11/28 14:42:08   1228s]     ---------------------------------------------------------------------
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     Via selection for estimated routes (rule default):
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     -------------------------------------------------------------------------------
[11/28 14:42:08   1228s]     Layer            Via Cell               Res.     Cap.     RC       Top of Stack
[11/28 14:42:08   1228s]     Range                                   (Ohm)    (fF)     (fs)     Only
[11/28 14:42:08   1228s]     -------------------------------------------------------------------------------
[11/28 14:42:08   1228s]     metal1-metal2    VIA12_VH               6.500    0.032    0.211    false
[11/28 14:42:08   1228s]     metal2-metal3    VIA23_VH               6.500    0.031    0.201    false
[11/28 14:42:08   1228s]     metal2-metal3    VIA23_stack_HAMMER1    6.500    0.049    0.319    true
[11/28 14:42:08   1228s]     metal3-metal4    VIA34_VH               6.500    0.031    0.201    false
[11/28 14:42:08   1228s]     metal3-metal4    VIA34_stack_HAMMER1    6.500    0.049    0.319    true
[11/28 14:42:08   1228s]     metal4-metal5    VIA45_VH               6.500    0.031    0.201    false
[11/28 14:42:08   1228s]     metal4-metal5    VIA45_stack_HAMMER1    6.500    0.049    0.320    true
[11/28 14:42:08   1228s]     metal5-metal6    VIA56_HH               6.500    0.067    0.438    false
[11/28 14:42:08   1228s]     metal5-metal6    VIA56_stack_HAMMER1    6.500    0.083    0.539    true
[11/28 14:42:08   1228s]     -------------------------------------------------------------------------------
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     No ideal or dont_touch nets found in the clock tree
[11/28 14:42:08   1228s]     No dont_touch hnets found in the clock tree
[11/28 14:42:08   1228s]     No dont_touch hpins found in the clock network.
[11/28 14:42:08   1228s]     Checking for illegal sizes of clock logic instances...
[11/28 14:42:08   1228s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     Filtering reasons for cell type: buffer
[11/28 14:42:08   1228s]     =======================================
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     -----------------------------------------------------------------------------------------------------------------------------------------
[11/28 14:42:08   1228s]     Clock trees    Power domain    Reason                         Library cells
[11/28 14:42:08   1228s]     -----------------------------------------------------------------------------------------------------------------------------------------
[11/28 14:42:08   1228s]     all            auto-default    Unbalanced rise/fall delays    { BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK
[11/28 14:42:08   1228s]                                                                     BUF8 BUF8CK }
[11/28 14:42:08   1228s]     -----------------------------------------------------------------------------------------------------------------------------------------
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     Filtering reasons for cell type: inverter
[11/28 14:42:08   1228s]     =========================================
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     -----------------------------------------------------------------------------------------------------------
[11/28 14:42:08   1228s]     Clock trees    Power domain    Reason                         Library cells
[11/28 14:42:08   1228s]     -----------------------------------------------------------------------------------------------------------
[11/28 14:42:08   1228s]     all            auto-default    Unbalanced rise/fall delays    { INV1 INV12 INV1S INV2 INV3 INV4 INV6 INV8 }
[11/28 14:42:08   1228s]     -----------------------------------------------------------------------------------------------------------
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.9)
[11/28 14:42:08   1228s]     CCOpt configuration status: all checks passed.
[11/28 14:42:08   1228s]   Reconstructing clock tree datastructures, skew aware done.
[11/28 14:42:08   1228s] Initializing clock structures done.
[11/28 14:42:08   1228s] PRO...
[11/28 14:42:08   1228s]   PRO active optimizations:
[11/28 14:42:08   1228s]    - DRV fixing with sizing
[11/28 14:42:08   1228s]   
[11/28 14:42:08   1228s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[11/28 14:42:08   1228s]   Detected clock skew data from CTS
[11/28 14:42:08   1228s]   Clock DAG stats PRO initial state:
[11/28 14:42:08   1228s]     cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:42:08   1228s]     misc counts      : r=1, pp=0
[11/28 14:42:08   1228s]     cell areas       : b=0.000um^2, i=3777.883um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12552.198um^2
[11/28 14:42:08   1228s]     cell capacitance : b=0.000pF, i=4.395pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.399pF
[11/28 14:42:08   1228s]     sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:42:08   1228s]     wire capacitance : top=0.000pF, trunk=0.913pF, leaf=5.518pF, total=6.432pF
[11/28 14:42:08   1228s]     wire lengths     : top=0.000um, trunk=6290.370um, leaf=37106.060um, total=43396.430um
[11/28 14:42:08   1228s]     hp wire lengths  : top=0.000um, trunk=6271.760um, leaf=11641.700um, total=17913.460um
[11/28 14:42:08   1228s]   Clock DAG net violations PRO initial state:
[11/28 14:42:08   1228s]     Unfixable Transition : {count=1, worst=[0.283ns]} avg=0.283ns sd=0.000ns sum=0.283ns
[11/28 14:42:08   1228s]     Remaining Transition : {count=3, worst=[0.008ns, 0.006ns, 0.001ns]} avg=0.005ns sd=0.004ns sum=0.014ns
[11/28 14:42:08   1228s]   Clock DAG primary half-corner transition distribution PRO initial state:
[11/28 14:42:08   1228s]     Trunk : target=0.217ns count=36 avg=0.189ns sd=0.059ns min=0.084ns max=0.500ns {2 <= 0.130ns, 7 <= 0.174ns, 17 <= 0.195ns, 2 <= 0.206ns, 7 <= 0.217ns} {0 <= 0.228ns, 0 <= 0.239ns, 0 <= 0.260ns, 0 <= 0.326ns, 1 > 0.326ns}
[11/28 14:42:08   1228s]     Leaf  : target=0.217ns count=49 avg=0.201ns sd=0.010ns min=0.180ns max=0.225ns {0 <= 0.130ns, 0 <= 0.174ns, 14 <= 0.195ns, 22 <= 0.206ns, 10 <= 0.217ns} {3 <= 0.228ns, 0 <= 0.239ns, 0 <= 0.260ns, 0 <= 0.326ns, 0 > 0.326ns}
[11/28 14:42:08   1228s]   Clock DAG library cell distribution PRO initial state {count}:
[11/28 14:42:08   1228s]      Invs: INV12CK: 67 INV8CK: 4 INV6CK: 7 INV4CK: 5 
[11/28 14:42:08   1228s]    Logics: XMD: 1 
[11/28 14:42:08   1228s]   Primary reporting skew groups PRO initial state:
[11/28 14:42:08   1228s]     skew_group default.clk/func_mode: unconstrained
[11/28 14:42:08   1228s]         min path sink: CORE/PE_mul_reg_3__12_/CK
[11/28 14:42:08   1228s]         max path sink: CORE/img_reg_5__12__0_/CK
[11/28 14:42:08   1228s]   Skew group summary PRO initial state:
[11/28 14:42:08   1228s]     skew_group clk/func_mode: insertion delay [min=1.747, max=1.846, avg=1.801, sd=0.022], skew [0.100 vs 0.134], 100% {1.747, 1.846} (wid=0.074 ws=0.043) (gid=1.807 gs=0.112)
[11/28 14:42:08   1228s]   Recomputing CTS skew targets...
[11/28 14:42:08   1228s]   Resolving skew group constraints...
[11/28 14:42:08   1228s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[11/28 14:42:08   1228s]   Resolving skew group constraints done.
[11/28 14:42:08   1228s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:42:08   1228s]   PRO Fixing DRVs...
[11/28 14:42:08   1228s]     Fixing clock tree DRVs: ...20% ...40% ...60% **WARN: (IMPCCOPT-2256):	CCOpt post-route optimization found legalization moved inst 'CORE/CTS_ccl_a_inv_00180' before optimization. Moved 0.620um, from (930.620,714.560), FS (180-mirror) to (930.000,714.560), FS (180-mirror).
[11/28 14:42:08   1228s] ...80% ...100% 
[11/28 14:42:08   1228s]     CCOpt-PRO: considered: 85, tested: 85, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 1, attempted: 3, unsuccessful: 0, sized: 0
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     PRO Statistics: Fix DRVs (cell sizing):
[11/28 14:42:08   1228s]     =======================================
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     Cell changes by Net Type:
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     -------------------------------------------------------------------------------------------------------------------
[11/28 14:42:08   1228s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/28 14:42:08   1228s]     -------------------------------------------------------------------------------------------------------------------
[11/28 14:42:08   1228s]     top                0                    0           0            0                    0                  0
[11/28 14:42:08   1228s]     trunk              0                    0           0            0                    0                  0
[11/28 14:42:08   1228s]     leaf               3 [100.0%]           0           0            0                    0 (0.0%)           3 (100.0%)
[11/28 14:42:08   1228s]     -------------------------------------------------------------------------------------------------------------------
[11/28 14:42:08   1228s]     Total              3 [100.0%]           0           0            0                    0 (0.0%)           3 (100.0%)
[11/28 14:42:08   1228s]     -------------------------------------------------------------------------------------------------------------------
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 0.000um^2 (0.000%)
[11/28 14:42:08   1228s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[11/28 14:42:08   1228s]     
[11/28 14:42:08   1228s]     Clock DAG stats after 'PRO Fixing DRVs':
[11/28 14:42:08   1228s]       cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:42:08   1228s]       misc counts      : r=1, pp=0
[11/28 14:42:08   1228s]       cell areas       : b=0.000um^2, i=3777.883um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12552.198um^2
[11/28 14:42:08   1228s]       cell capacitance : b=0.000pF, i=4.395pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.399pF
[11/28 14:42:08   1228s]       sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:42:08   1228s]       wire capacitance : top=0.000pF, trunk=0.913pF, leaf=5.518pF, total=6.432pF
[11/28 14:42:08   1228s]       wire lengths     : top=0.000um, trunk=6290.370um, leaf=37106.060um, total=43396.430um
[11/28 14:42:08   1228s]       hp wire lengths  : top=0.000um, trunk=6272.380um, leaf=11641.700um, total=17914.080um
[11/28 14:42:08   1228s]     Clock DAG net violations after 'PRO Fixing DRVs':
[11/28 14:42:08   1228s]       Unfixable Transition : {count=1, worst=[0.283ns]} avg=0.283ns sd=0.000ns sum=0.283ns
[11/28 14:42:08   1228s]       Remaining Transition : {count=3, worst=[0.008ns, 0.006ns, 0.001ns]} avg=0.005ns sd=0.004ns sum=0.014ns
[11/28 14:42:08   1228s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[11/28 14:42:08   1228s]       Trunk : target=0.217ns count=36 avg=0.189ns sd=0.059ns min=0.084ns max=0.500ns {2 <= 0.130ns, 7 <= 0.174ns, 17 <= 0.195ns, 2 <= 0.206ns, 7 <= 0.217ns} {0 <= 0.228ns, 0 <= 0.239ns, 0 <= 0.260ns, 0 <= 0.326ns, 1 > 0.326ns}
[11/28 14:42:08   1228s]       Leaf  : target=0.217ns count=49 avg=0.201ns sd=0.010ns min=0.180ns max=0.225ns {0 <= 0.130ns, 0 <= 0.174ns, 14 <= 0.195ns, 22 <= 0.206ns, 10 <= 0.217ns} {3 <= 0.228ns, 0 <= 0.239ns, 0 <= 0.260ns, 0 <= 0.326ns, 0 > 0.326ns}
[11/28 14:42:08   1228s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[11/28 14:42:08   1228s]        Invs: INV12CK: 67 INV8CK: 4 INV6CK: 7 INV4CK: 5 
[11/28 14:42:08   1228s]      Logics: XMD: 1 
[11/28 14:42:08   1228s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[11/28 14:42:08   1228s]       skew_group default.clk/func_mode: unconstrained
[11/28 14:42:08   1228s]           min path sink: CORE/PE_mul_reg_3__12_/CK
[11/28 14:42:08   1228s]           max path sink: CORE/img_reg_5__12__0_/CK
[11/28 14:42:08   1228s]     Skew group summary after 'PRO Fixing DRVs':
[11/28 14:42:08   1228s]       skew_group clk/func_mode: insertion delay [min=1.747, max=1.846, avg=1.801, sd=0.022], skew [0.100 vs 0.133], 100% {1.747, 1.846} (wid=0.074 ws=0.043) (gid=1.807 gs=0.112)
[11/28 14:42:08   1228s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/28 14:42:08   1228s]   PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:42:08   1228s]   
[11/28 14:42:08   1228s]   Slew Diagnostics: After DRV fixing
[11/28 14:42:08   1228s]   ==================================
[11/28 14:42:08   1228s]   
[11/28 14:42:08   1228s]   Global Causes:
[11/28 14:42:08   1228s]   
[11/28 14:42:08   1228s]   -------------------------------------
[11/28 14:42:08   1228s]   Cause
[11/28 14:42:08   1228s]   -------------------------------------
[11/28 14:42:08   1228s]   DRV fixing with buffering is disabled
[11/28 14:42:08   1228s]   -------------------------------------
[11/28 14:42:08   1228s]   
[11/28 14:42:08   1228s]   Top 5 overslews:
[11/28 14:42:08   1228s]   
[11/28 14:42:08   1228s]   --------------------------------------------------------------------------------
[11/28 14:42:08   1228s]   Overslew    Causes                                    Driving Pin
[11/28 14:42:08   1228s]   --------------------------------------------------------------------------------
[11/28 14:42:08   1228s]   0.283ns     Sizing not permitted                      clk
[11/28 14:42:08   1228s]   0.008ns     Inst already optimally sized (INV12CK)    CORE/CTS_ccl_a_inv_00166/O
[11/28 14:42:08   1228s]   0.006ns     Inst already optimally sized (INV12CK)    CORE/CTS_ccl_a_inv_00180/O
[11/28 14:42:08   1228s]   0.001ns     Inst already optimally sized (INV12CK)    CORE/CTS_ccl_a_inv_00230/O
[11/28 14:42:08   1228s]   --------------------------------------------------------------------------------
[11/28 14:42:08   1228s]   
[11/28 14:42:08   1228s]   Slew diagnostics counts from the 4 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/28 14:42:08   1228s]   
[11/28 14:42:08   1228s]   ------------------------------------------
[11/28 14:42:08   1228s]   Cause                           Occurences
[11/28 14:42:08   1228s]   ------------------------------------------
[11/28 14:42:08   1228s]   Inst already optimally sized        3
[11/28 14:42:08   1228s]   Sizing not permitted                1
[11/28 14:42:08   1228s]   ------------------------------------------
[11/28 14:42:08   1228s]   
[11/28 14:42:08   1228s]   Violation diagnostics counts from the 4 nodes that have violations:
[11/28 14:42:08   1228s]   
[11/28 14:42:08   1228s]   ------------------------------------------
[11/28 14:42:08   1228s]   Cause                           Occurences
[11/28 14:42:08   1228s]   ------------------------------------------
[11/28 14:42:08   1228s]   Inst already optimally sized        3
[11/28 14:42:08   1228s]   Sizing not permitted                1
[11/28 14:42:08   1228s]   ------------------------------------------
[11/28 14:42:08   1228s]   
[11/28 14:42:08   1228s]   Reconnecting optimized routes...
[11/28 14:42:08   1228s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[11/28 14:42:08   1228s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/28 14:42:08   1228s]   Set dirty flag on 1 instances, 2 nets
[11/28 14:42:08   1228s] **WARN: (IMPCCOPT-2168):	Cannot get non-ILM net parasitics from RCDB for net 'clk' in RC corner RC_Corner.
[11/28 14:42:08   1228s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/28 14:42:08   1228s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[11/28 14:42:08   1228s] End AAE Lib Interpolated Model. (MEM=2950.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:42:08   1228s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/28 14:42:08   1228s]   Clock DAG stats PRO final:
[11/28 14:42:08   1228s]     cell counts      : b=0, i=83, icg=0, nicg=0, l=1, total=84
[11/28 14:42:08   1228s]     misc counts      : r=1, pp=0
[11/28 14:42:08   1228s]     cell areas       : b=0.000um^2, i=3777.883um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=12552.198um^2
[11/28 14:42:08   1228s]     cell capacitance : b=0.000pF, i=4.395pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=4.399pF
[11/28 14:42:08   1228s]     sink capacitance : count=2666, total=6.006pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
[11/28 14:42:08   1228s]     wire capacitance : top=0.000pF, trunk=0.913pF, leaf=5.518pF, total=6.432pF
[11/28 14:42:08   1228s]     wire lengths     : top=0.000um, trunk=6290.370um, leaf=37106.060um, total=43396.430um
[11/28 14:42:08   1228s]     hp wire lengths  : top=0.000um, trunk=6272.380um, leaf=11641.700um, total=17914.080um
[11/28 14:42:08   1228s]   Clock DAG net violations PRO final:
[11/28 14:42:08   1228s]     Unfixable Transition : {count=1, worst=[0.283ns]} avg=0.283ns sd=0.000ns sum=0.283ns
[11/28 14:42:08   1228s]     Remaining Transition : {count=3, worst=[0.008ns, 0.006ns, 0.001ns]} avg=0.005ns sd=0.004ns sum=0.014ns
[11/28 14:42:08   1228s]   Clock DAG primary half-corner transition distribution PRO final:
[11/28 14:42:08   1228s]     Trunk : target=0.217ns count=36 avg=0.189ns sd=0.059ns min=0.084ns max=0.500ns {2 <= 0.130ns, 7 <= 0.174ns, 17 <= 0.195ns, 2 <= 0.206ns, 7 <= 0.217ns} {0 <= 0.228ns, 0 <= 0.239ns, 0 <= 0.260ns, 0 <= 0.326ns, 1 > 0.326ns}
[11/28 14:42:08   1228s]     Leaf  : target=0.217ns count=49 avg=0.201ns sd=0.010ns min=0.180ns max=0.225ns {0 <= 0.130ns, 0 <= 0.174ns, 14 <= 0.195ns, 22 <= 0.206ns, 10 <= 0.217ns} {3 <= 0.228ns, 0 <= 0.239ns, 0 <= 0.260ns, 0 <= 0.326ns, 0 > 0.326ns}
[11/28 14:42:08   1228s]   Clock DAG library cell distribution PRO final {count}:
[11/28 14:42:08   1228s]      Invs: INV12CK: 67 INV8CK: 4 INV6CK: 7 INV4CK: 5 
[11/28 14:42:08   1228s]    Logics: XMD: 1 
[11/28 14:42:08   1228s]   Primary reporting skew groups PRO final:
[11/28 14:42:08   1228s]     skew_group default.clk/func_mode: unconstrained
[11/28 14:42:08   1228s]         min path sink: CORE/PE_mul_reg_3__12_/CK
[11/28 14:42:08   1228s]         max path sink: CORE/img_reg_5__12__0_/CK
[11/28 14:42:08   1228s]   Skew group summary PRO final:
[11/28 14:42:08   1228s]     skew_group clk/func_mode: insertion delay [min=1.747, max=1.846, avg=1.801, sd=0.022], skew [0.100 vs 0.133], 100% {1.747, 1.846} (wid=0.074 ws=0.043) (gid=1.807 gs=0.112)
[11/28 14:42:08   1228s] PRO done.
[11/28 14:42:08   1228s] Restoring CTS place status for unmodified clock tree cells and sinks.
[11/28 14:42:08   1228s] numClockCells = 86, numClockCellsFixed = 0, numClockCellsRestored = 83, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/28 14:42:09   1228s] Net route status summary:
[11/28 14:42:09   1228s]   Clock:        85 (unrouted=0, trialRouted=0, noStatus=0, routed=84, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 14:42:09   1228s]   Non-clock: 24554 (unrouted=28, trialRouted=0, noStatus=0, routed=24526, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/28 14:42:09   1228s] Updating delays...
[11/28 14:42:09   1229s] Updating delays done.
[11/28 14:42:09   1229s] PRO done. (took cpu=0:00:01.7 real=0:00:01.7)
[11/28 14:42:09   1229s] Leaving CCOpt scope - Cleaning up placement interface...
[11/28 14:42:09   1229s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2989.0M
[11/28 14:42:09   1229s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.200, REAL:0.196, MEM:2884.0M
[11/28 14:42:09   1229s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/28 14:42:09   1229s] *** ClockDrv #1 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:20:29.3/0:41:04.1 (0.5), mem = 2884.0M
[11/28 14:42:09   1229s] 
[11/28 14:42:09   1229s] =============================================================================================
[11/28 14:42:09   1229s]  Step TAT Report for ClockDrv #1                                                20.15-s105_1
[11/28 14:42:09   1229s] =============================================================================================
[11/28 14:42:09   1229s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:42:09   1229s] ---------------------------------------------------------------------------------------------
[11/28 14:42:09   1229s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.1 % )     0:00:00.2 /  0:00:00.1    1.0
[11/28 14:42:09   1229s] [ IncrDelayCalc          ]     10   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 14:42:09   1229s] [ MISC                   ]          0:00:01.8  (  92.2 % )     0:00:01.8 /  0:00:01.8    1.0
[11/28 14:42:09   1229s] ---------------------------------------------------------------------------------------------
[11/28 14:42:09   1229s]  ClockDrv #1 TOTAL                  0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[11/28 14:42:09   1229s] ---------------------------------------------------------------------------------------------
[11/28 14:42:09   1229s] 
[11/28 14:42:09   1229s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 14:42:09   1229s] **INFO: Start fixing DRV (Mem = 2879.95M) ...
[11/28 14:42:09   1229s] Begin: GigaOpt DRV Optimization
[11/28 14:42:09   1229s] Glitch fixing enabled
[11/28 14:42:09   1229s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[11/28 14:42:09   1229s] *** DrvOpt #6 [begin] : totSession cpu/real = 0:20:29.6/0:41:04.4 (0.5), mem = 2880.0M
[11/28 14:42:09   1229s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:42:09   1229s] Info: 27 io nets excluded
[11/28 14:42:09   1229s] Info: 85 clock nets excluded from IPO operation.
[11/28 14:42:09   1229s] End AAE Lib Interpolated Model. (MEM=2879.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:42:09   1229s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.19
[11/28 14:42:09   1229s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:42:09   1229s] ### Creating PhyDesignMc. totSessionCpu=0:20:30 mem=2880.0M
[11/28 14:42:09   1229s] OPERPROF: Starting DPlace-Init at level 1, MEM:2880.0M
[11/28 14:42:09   1229s] z: 2, totalTracks: 1
[11/28 14:42:09   1229s] z: 4, totalTracks: 1
[11/28 14:42:09   1229s] z: 6, totalTracks: 1
[11/28 14:42:09   1229s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:42:09   1229s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2880.0M
[11/28 14:42:10   1229s] 
[11/28 14:42:10   1229s] Skipping Bad Lib Cell Checking (CMU) !
[11/28 14:42:10   1229s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.015, MEM:2880.0M
[11/28 14:42:10   1229s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2880.0M
[11/28 14:42:10   1229s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2880.0M
[11/28 14:42:10   1229s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2880.0MB).
[11/28 14:42:10   1229s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.032, MEM:2880.0M
[11/28 14:42:10   1229s] TotalInstCnt at PhyDesignMc Initialization: 22,071
[11/28 14:42:10   1229s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:30 mem=2880.0M
[11/28 14:42:10   1229s] #optDebug: Start CG creation (mem=2880.0M)
[11/28 14:42:10   1229s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[11/28 14:42:10   1230s] (cpu=0:00:00.2, mem=2988.5M)
[11/28 14:42:10   1230s]  ...processing cgPrt (cpu=0:00:00.2, mem=2988.5M)
[11/28 14:42:10   1230s]  ...processing cgEgp (cpu=0:00:00.2, mem=2988.5M)
[11/28 14:42:10   1230s]  ...processing cgPbk (cpu=0:00:00.2, mem=2988.5M)
[11/28 14:42:10   1230s]  ...processing cgNrb(cpu=0:00:00.2, mem=2988.5M)
[11/28 14:42:10   1230s]  ...processing cgObs (cpu=0:00:00.2, mem=2988.5M)
[11/28 14:42:10   1230s]  ...processing cgCon (cpu=0:00:00.2, mem=2988.5M)
[11/28 14:42:10   1230s]  ...processing cgPdm (cpu=0:00:00.2, mem=2988.5M)
[11/28 14:42:10   1230s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2988.5M)
[11/28 14:42:10   1230s] ### Creating RouteCongInterface, started
[11/28 14:42:10   1230s] ### Creating LA Mngr. totSessionCpu=0:20:30 mem=2988.5M
[11/28 14:42:10   1230s] 
[11/28 14:42:10   1230s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:42:10   1230s] TLC MultiMap info (StdDelay):
[11/28 14:42:10   1230s]   : Delay_Corner_min + lib_min + 0 + no RcCorner := 20.6ps
[11/28 14:42:10   1230s]   : Delay_Corner_min + lib_min + 0 + RC_Corner := 22.5ps
[11/28 14:42:10   1230s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[11/28 14:42:10   1230s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[11/28 14:42:10   1230s]  Setting StdDelay to: 53.6ps
[11/28 14:42:10   1230s] 
[11/28 14:42:10   1230s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:42:10   1230s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:42:11   1231s] ### Creating LA Mngr, finished. totSessionCpu=0:20:32 mem=2988.5M
[11/28 14:42:11   1231s] ### Creating RouteCongInterface, finished
[11/28 14:42:11   1231s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:42:11   1231s] 
[11/28 14:42:11   1231s] Creating Lib Analyzer ...
[11/28 14:42:11   1231s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:42:11   1231s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:42:11   1231s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:42:11   1231s] 
[11/28 14:42:11   1231s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:42:13   1233s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:33 mem=2988.5M
[11/28 14:42:13   1233s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:33 mem=2988.5M
[11/28 14:42:13   1233s] Creating Lib Analyzer, finished. 
[11/28 14:42:13   1233s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[11/28 14:42:13   1233s] **INFO: Disabling fanout fix in postRoute stage.
[11/28 14:42:13   1233s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3007.6M
[11/28 14:42:13   1233s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3007.6M
[11/28 14:42:13   1233s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 14:42:13   1233s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[11/28 14:42:13   1233s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 14:42:13   1233s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/28 14:42:13   1233s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 14:42:14   1233s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 14:42:14   1234s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.20|   -36.30|       0|       0|       0| 88.95%|          |         |
[11/28 14:42:14   1234s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/28 14:42:14   1234s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.20|   -36.30|       0|       0|       0| 88.95%| 0:00:00.0|  3007.6M|
[11/28 14:42:14   1234s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/28 14:42:14   1234s] Bottom Preferred Layer:
[11/28 14:42:14   1234s] +---------------+------------+----------+
[11/28 14:42:14   1234s] |     Layer     |    CLK     |   Rule   |
[11/28 14:42:14   1234s] +---------------+------------+----------+
[11/28 14:42:14   1234s] | metal3 (z=3)  |         85 | default  |
[11/28 14:42:14   1234s] +---------------+------------+----------+
[11/28 14:42:14   1234s] Via Pillar Rule:
[11/28 14:42:14   1234s]     None
[11/28 14:42:14   1234s] 
[11/28 14:42:14   1234s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=3007.6M) ***
[11/28 14:42:14   1234s] 
[11/28 14:42:14   1234s] Begin: glitch net info
[11/28 14:42:14   1234s] glitch slack range: number of glitch nets
[11/28 14:42:14   1234s] glitch slack < -0.32 : 0
[11/28 14:42:14   1234s] -0.32 < glitch slack < -0.28 : 0
[11/28 14:42:14   1234s] -0.28 < glitch slack < -0.24 : 0
[11/28 14:42:14   1234s] -0.24 < glitch slack < -0.2 : 0
[11/28 14:42:14   1234s] -0.2 < glitch slack < -0.16 : 0
[11/28 14:42:14   1234s] -0.16 < glitch slack < -0.12 : 0
[11/28 14:42:14   1234s] -0.12 < glitch slack < -0.08 : 0
[11/28 14:42:14   1234s] -0.08 < glitch slack < -0.04 : 0
[11/28 14:42:14   1234s] -0.04 < glitch slack : 0
[11/28 14:42:14   1234s] End: glitch net info
[11/28 14:42:14   1234s] Total-nets :: 24637, Stn-nets :: 29, ratio :: 0.117709 %
[11/28 14:42:14   1234s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2988.5M
[11/28 14:42:14   1234s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.131, MEM:2939.5M
[11/28 14:42:14   1234s] TotalInstCnt at PhyDesignMc Destruction: 22,071
[11/28 14:42:14   1234s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.19
[11/28 14:42:14   1234s] *** DrvOpt #6 [finish] : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:20:34.3/0:41:09.1 (0.5), mem = 2939.5M
[11/28 14:42:14   1234s] 
[11/28 14:42:14   1234s] =============================================================================================
[11/28 14:42:14   1234s]  Step TAT Report for DrvOpt #6                                                  20.15-s105_1
[11/28 14:42:14   1234s] =============================================================================================
[11/28 14:42:14   1234s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:42:14   1234s] ---------------------------------------------------------------------------------------------
[11/28 14:42:14   1234s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:42:14   1234s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/28 14:42:14   1234s] [ LibAnalyzerInit        ]      2   0:00:02.8  (  59.4 % )     0:00:02.8 /  0:00:02.8    1.0
[11/28 14:42:14   1234s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:42:14   1234s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:42:14   1234s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   3.9 % )     0:00:01.6 /  0:00:01.6    1.0
[11/28 14:42:14   1234s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:42:14   1234s] [ DrvFindVioNets         ]      2   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:42:14   1234s] [ DrvComputeSummary      ]      2   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:42:14   1234s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[11/28 14:42:14   1234s] [ MISC                   ]          0:00:00.9  (  18.7 % )     0:00:00.9 /  0:00:00.9    1.0
[11/28 14:42:14   1234s] ---------------------------------------------------------------------------------------------
[11/28 14:42:14   1234s]  DrvOpt #6 TOTAL                    0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.7    1.0
[11/28 14:42:14   1234s] ---------------------------------------------------------------------------------------------
[11/28 14:42:14   1234s] 
[11/28 14:42:14   1234s] drv optimizer changes nothing and skips refinePlace
[11/28 14:42:14   1234s] End: GigaOpt DRV Optimization
[11/28 14:42:14   1234s] **optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 2175.3M, totSessionCpu=0:20:34 **
[11/28 14:42:14   1234s] *info:
[11/28 14:42:14   1234s] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 2939.51M).
[11/28 14:42:14   1234s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2939.5M
[11/28 14:42:14   1234s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.018, MEM:2939.5M
[11/28 14:42:15   1234s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=2939.5M)
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.196  | -0.196  |  0.012  |
|           TNS (ns):| -36.297 | -36.297 |  0.000  |
|    Violating Paths:|   853   |   853   |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.947%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 2170.8M, totSessionCpu=0:20:35 **
[11/28 14:42:15   1235s]   DRV Snapshot: (REF)
[11/28 14:42:15   1235s]          Tran DRV: 0 (0)
[11/28 14:42:15   1235s]           Cap DRV: 0 (0)
[11/28 14:42:15   1235s]        Fanout DRV: 0 (0)
[11/28 14:42:15   1235s]            Glitch: 0 (0)
[11/28 14:42:15   1235s] *** Timing NOT met, worst failing slack is -0.196
[11/28 14:42:15   1235s] *** Check timing (0:00:00.0)
[11/28 14:42:15   1235s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 14:42:15   1235s] Deleting Lib Analyzer.
[11/28 14:42:15   1235s] Begin: GigaOpt Optimization in WNS mode
[11/28 14:42:15   1235s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[11/28 14:42:15   1235s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:42:15   1235s] Info: 27 io nets excluded
[11/28 14:42:15   1235s] Info: 85 clock nets excluded from IPO operation.
[11/28 14:42:15   1235s] End AAE Lib Interpolated Model. (MEM=2929.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:42:15   1235s] *** WnsOpt #3 [begin] : totSession cpu/real = 0:20:35.5/0:41:10.3 (0.5), mem = 2930.0M
[11/28 14:42:15   1235s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.20
[11/28 14:42:15   1235s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:42:15   1235s] ### Creating PhyDesignMc. totSessionCpu=0:20:35 mem=2930.0M
[11/28 14:42:15   1235s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:42:15   1235s] OPERPROF: Starting DPlace-Init at level 1, MEM:2930.0M
[11/28 14:42:15   1235s] z: 2, totalTracks: 1
[11/28 14:42:15   1235s] z: 4, totalTracks: 1
[11/28 14:42:15   1235s] z: 6, totalTracks: 1
[11/28 14:42:15   1235s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:42:15   1235s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2930.0M
[11/28 14:42:15   1235s] 
[11/28 14:42:15   1235s] Skipping Bad Lib Cell Checking (CMU) !
[11/28 14:42:15   1235s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2930.0M
[11/28 14:42:15   1235s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2930.0M
[11/28 14:42:15   1235s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2930.0M
[11/28 14:42:15   1235s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2930.0MB).
[11/28 14:42:15   1235s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:2930.0M
[11/28 14:42:15   1235s] TotalInstCnt at PhyDesignMc Initialization: 22,071
[11/28 14:42:15   1235s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:36 mem=2930.0M
[11/28 14:42:15   1235s] ### Creating RouteCongInterface, started
[11/28 14:42:15   1235s] ### Creating RouteCongInterface, finished
[11/28 14:42:15   1235s] 
[11/28 14:42:15   1235s] Creating Lib Analyzer ...
[11/28 14:42:16   1235s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:42:16   1235s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:42:16   1235s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:42:16   1235s] 
[11/28 14:42:16   1235s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:42:17   1237s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:37 mem=2930.0M
[11/28 14:42:17   1237s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:37 mem=2930.0M
[11/28 14:42:17   1237s] Creating Lib Analyzer, finished. 
[11/28 14:42:17   1237s] *info: 27 io nets excluded
[11/28 14:42:17   1237s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:42:17   1237s] *info: 85 clock nets excluded
[11/28 14:42:18   1238s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.231283.6
[11/28 14:42:18   1238s] PathGroup :  reg2reg  TargetSlack : 0 
[11/28 14:42:18   1238s] ** GigaOpt Optimizer WNS Slack -0.196 TNS Slack -36.297 Density 88.95
[11/28 14:42:18   1238s] Optimizer WNS Pass 0
[11/28 14:42:18   1238s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.012|  0.000|
|reg2reg   |-0.196|-36.297|
|HEPG      |-0.196|-36.297|
|All Paths |-0.196|-36.297|
+----------+------+-------+

[11/28 14:42:18   1238s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2974.1M
[11/28 14:42:18   1238s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2974.1M
[11/28 14:42:18   1238s] Active Path Group: reg2reg  
[11/28 14:42:18   1238s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:42:18   1238s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/28 14:42:18   1238s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:42:18   1238s] |  -0.196|   -0.196| -36.297|  -36.297|   88.95%|   0:00:00.0| 2981.1M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__3_/D       |
[11/28 14:42:18   1238s] |  -0.143|   -0.143|  -9.313|   -9.313|   88.95%|   0:00:00.0| 3025.2M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__2_/D       |
[11/28 14:42:18   1238s] |  -0.107|   -0.107|  -0.777|   -0.777|   88.95%|   0:00:00.0| 3025.2M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__3_/D       |
[11/28 14:42:18   1238s] |  -0.036|   -0.036|  -0.084|   -0.084|   88.95%|   0:00:00.0| 3025.2M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__3_/D       |
[11/28 14:42:19   1239s] |   0.000|    0.025|   0.000|    0.000|   88.95%|   0:00:01.0| 3027.2M|              NA|       NA| NA                               |
[11/28 14:42:19   1239s] |   0.000|    0.025|   0.000|    0.000|   88.95%|   0:00:00.0| 3027.2M|av_func_mode_max|       NA| NA                               |
[11/28 14:42:19   1239s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/28 14:42:19   1239s] 
[11/28 14:42:19   1239s] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=3027.2M) ***
[11/28 14:42:19   1239s] 
[11/28 14:42:19   1239s] *** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:01.0 mem=3027.2M) ***
[11/28 14:42:19   1239s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.052|0.000|
|reg2reg   |0.025|0.000|
|HEPG      |0.025|0.000|
|All Paths |0.025|0.000|
+----------+-----+-----+

[11/28 14:42:19   1239s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 88.95
[11/28 14:42:19   1239s] Update Timing Windows (Threshold 0.054) ...
[11/28 14:42:19   1239s] Re Calculate Delays on 3 Nets
[11/28 14:42:19   1239s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.052|0.000|
|reg2reg   |0.025|0.000|
|HEPG      |0.025|0.000|
|All Paths |0.025|0.000|
+----------+-----+-----+

[11/28 14:42:19   1239s] Bottom Preferred Layer:
[11/28 14:42:19   1239s] +---------------+------------+----------+
[11/28 14:42:19   1239s] |     Layer     |    CLK     |   Rule   |
[11/28 14:42:19   1239s] +---------------+------------+----------+
[11/28 14:42:19   1239s] | metal3 (z=3)  |         85 | default  |
[11/28 14:42:19   1239s] +---------------+------------+----------+
[11/28 14:42:19   1239s] Via Pillar Rule:
[11/28 14:42:19   1239s]     None
[11/28 14:42:19   1239s] 
[11/28 14:42:19   1239s] *** Finish Post Route Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=3027.2M) ***
[11/28 14:42:19   1239s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.231283.6
[11/28 14:42:19   1239s] Total-nets :: 24637, Stn-nets :: 29, ratio :: 0.117709 %
[11/28 14:42:19   1239s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3008.2M
[11/28 14:42:19   1239s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.123, MEM:2968.2M
[11/28 14:42:19   1239s] TotalInstCnt at PhyDesignMc Destruction: 22,071
[11/28 14:42:19   1239s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.20
[11/28 14:42:19   1239s] *** WnsOpt #3 [finish] : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:20:39.3/0:41:14.1 (0.5), mem = 2968.2M
[11/28 14:42:19   1239s] 
[11/28 14:42:19   1239s] =============================================================================================
[11/28 14:42:19   1239s]  Step TAT Report for WnsOpt #3                                                  20.15-s105_1
[11/28 14:42:19   1239s] =============================================================================================
[11/28 14:42:19   1239s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:42:19   1239s] ---------------------------------------------------------------------------------------------
[11/28 14:42:19   1239s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:42:19   1239s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  34.6 % )     0:00:01.3 /  0:00:01.3    1.0
[11/28 14:42:19   1239s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:42:19   1239s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:42:19   1239s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:42:19   1239s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:42:19   1239s] [ TransformInit          ]      1   0:00:00.6  (  15.1 % )     0:00:01.9 /  0:00:01.9    1.0
[11/28 14:42:19   1239s] [ SpefRCNetCheck         ]      1   0:00:00.4  (   9.4 % )     0:00:00.4 /  0:00:00.3    1.0
[11/28 14:42:19   1239s] [ OptimizationStep       ]      1   0:00:00.1  (   1.6 % )     0:00:00.8 /  0:00:00.8    1.0
[11/28 14:42:19   1239s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[11/28 14:42:19   1239s] [ OptGetWeight           ]      4   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.2
[11/28 14:42:19   1239s] [ OptEval                ]      4   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:42:19   1239s] [ OptCommit              ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:42:19   1239s] [ IncrTimingUpdate       ]      9   0:00:00.4  (  10.7 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:42:19   1239s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:42:19   1239s] [ IncrDelayCalc          ]     24   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.1
[11/28 14:42:19   1239s] [ AAESlewUpdate          ]      1   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:42:19   1239s] [ SetupOptGetWorkingSet  ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:42:19   1239s] [ SetupOptGetActiveNode  ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:42:19   1239s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:42:19   1239s] [ MISC                   ]          0:00:00.3  (   7.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 14:42:19   1239s] ---------------------------------------------------------------------------------------------
[11/28 14:42:19   1239s]  WnsOpt #3 TOTAL                    0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.8    1.0
[11/28 14:42:19   1239s] ---------------------------------------------------------------------------------------------
[11/28 14:42:19   1239s] 
[11/28 14:42:19   1239s] Running refinePlace -preserveRouting true -hardFence false
[11/28 14:42:19   1239s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2968.2M
[11/28 14:42:19   1239s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2968.2M
[11/28 14:42:19   1239s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2968.2M
[11/28 14:42:19   1239s] z: 2, totalTracks: 1
[11/28 14:42:19   1239s] z: 4, totalTracks: 1
[11/28 14:42:19   1239s] z: 6, totalTracks: 1
[11/28 14:42:19   1239s] #spOpts: N=180 hrOri=1 hrSnap=1 
[11/28 14:42:19   1239s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2968.2M
[11/28 14:42:19   1239s] 
[11/28 14:42:19   1239s] Skipping Bad Lib Cell Checking (CMU) !
[11/28 14:42:19   1239s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.019, MEM:2968.2M
[11/28 14:42:19   1239s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2968.2M
[11/28 14:42:19   1239s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2968.2M
[11/28 14:42:19   1239s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2968.2MB).
[11/28 14:42:19   1239s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.034, MEM:2968.2M
[11/28 14:42:19   1239s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.034, MEM:2968.2M
[11/28 14:42:19   1239s] TDRefine: refinePlace mode is spiral
[11/28 14:42:19   1239s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.231283.18
[11/28 14:42:19   1239s] OPERPROF:   Starting RefinePlace at level 2, MEM:2968.2M
[11/28 14:42:19   1239s] *** Starting refinePlace (0:20:39 mem=2968.2M) ***
[11/28 14:42:19   1239s] Total net bbox length = 1.612e+06 (7.940e+05 8.182e+05) (ext = 1.341e+04)
[11/28 14:42:19   1239s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2968.2M
[11/28 14:42:19   1239s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2968.2M
[11/28 14:42:19   1239s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2968.2M
[11/28 14:42:19   1239s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2968.2M
[11/28 14:42:19   1239s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2968.2M
[11/28 14:42:19   1239s] Starting refinePlace ...
[11/28 14:42:19   1239s] One DDP V2 for no tweak run.
[11/28 14:42:19   1239s]   Spread Effort: high, post-route mode, useDDP on.
[11/28 14:42:19   1239s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2975.7MB) @(0:20:39 - 0:20:39).
[11/28 14:42:19   1239s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:42:19   1239s] wireLenOptFixPriorityInst 2664 inst fixed
[11/28 14:42:19   1239s] 
[11/28 14:42:19   1239s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/28 14:42:19   1239s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/28 14:42:19   1239s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2975.7MB) @(0:20:39 - 0:20:40).
[11/28 14:42:19   1239s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:42:19   1239s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2975.7MB
[11/28 14:42:19   1239s] Statistics of distance of Instance movement in refine placement:
[11/28 14:42:19   1239s]   maximum (X+Y) =         0.00 um
[11/28 14:42:19   1239s]   mean    (X+Y) =         0.00 um
[11/28 14:42:19   1239s] Summary Report:
[11/28 14:42:19   1239s] Instances move: 0 (out of 21989 movable)
[11/28 14:42:19   1239s] Instances flipped: 0
[11/28 14:42:19   1239s] Mean displacement: 0.00 um
[11/28 14:42:19   1239s] Max displacement: 0.00 um 
[11/28 14:42:19   1239s] Total instances moved : 0
[11/28 14:42:19   1239s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.260, REAL:0.259, MEM:2975.7M
[11/28 14:42:19   1239s] Total net bbox length = 1.612e+06 (7.940e+05 8.182e+05) (ext = 1.341e+04)
[11/28 14:42:19   1239s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2975.7MB
[11/28 14:42:19   1239s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2975.7MB) @(0:20:39 - 0:20:40).
[11/28 14:42:19   1239s] *** Finished refinePlace (0:20:40 mem=2975.7M) ***
[11/28 14:42:19   1239s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.231283.18
[11/28 14:42:19   1239s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.310, REAL:0.302, MEM:2975.7M
[11/28 14:42:19   1239s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2975.7M
[11/28 14:42:19   1239s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.110, REAL:0.112, MEM:2969.7M
[11/28 14:42:19   1239s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.450, REAL:0.448, MEM:2969.7M
[11/28 14:42:19   1239s] End: GigaOpt Optimization in WNS mode
[11/28 14:42:19   1239s] Skipping post route harden opt
[11/28 14:42:19   1239s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 14:42:19   1239s] Deleting Lib Analyzer.
[11/28 14:42:19   1239s] GigaOpt: target slack met, skip TNS optimization
[11/28 14:42:20   1239s]   Timing Snapshot: (REF)
[11/28 14:42:20   1239s]      Weighted WNS: 0.000
[11/28 14:42:20   1239s]       All  PG WNS: 0.000
[11/28 14:42:20   1239s]       High PG WNS: 0.000
[11/28 14:42:20   1239s]       All  PG TNS: 0.000
[11/28 14:42:20   1239s]       High PG TNS: 0.000
[11/28 14:42:20   1239s]       Low  PG TNS: 0.000
[11/28 14:42:20   1239s]    Category Slack: { [L, 0.025] [H, 0.025] }
[11/28 14:42:20   1239s] 
[11/28 14:42:20   1239s] 
[11/28 14:42:20   1239s] Creating Lib Analyzer ...
[11/28 14:42:20   1239s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:42:20   1239s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:42:20   1239s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:42:20   1239s] 
[11/28 14:42:20   1239s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:42:21   1241s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:41 mem=2909.7M
[11/28 14:42:21   1241s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:41 mem=2909.7M
[11/28 14:42:21   1241s] Creating Lib Analyzer, finished. 
[11/28 14:42:21   1241s] **INFO: flowCheckPoint #3 OptimizationPreEco
[11/28 14:42:21   1241s] Running postRoute recovery in preEcoRoute mode
[11/28 14:42:21   1241s] **optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 2164.5M, totSessionCpu=0:20:41 **
[11/28 14:42:21   1241s]   DRV Snapshot: (TGT)
[11/28 14:42:21   1241s]          Tran DRV: 0 (0)
[11/28 14:42:21   1241s]           Cap DRV: 0 (0)
[11/28 14:42:21   1241s]        Fanout DRV: 0 (0)
[11/28 14:42:21   1241s]            Glitch: 0 (0)
[11/28 14:42:21   1241s] Checking DRV degradation...
[11/28 14:42:21   1241s] 
[11/28 14:42:21   1241s] Recovery Manager:
[11/28 14:42:21   1241s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/28 14:42:21   1241s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/28 14:42:21   1241s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/28 14:42:21   1241s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[11/28 14:42:21   1241s] 
[11/28 14:42:21   1241s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/28 14:42:21   1241s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2909.71M, totSessionCpu=0:20:42).
[11/28 14:42:21   1241s] **optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 2164.5M, totSessionCpu=0:20:42 **
[11/28 14:42:21   1241s] 
[11/28 14:42:22   1242s]   DRV Snapshot: (REF)
[11/28 14:42:22   1242s]          Tran DRV: 0 (0)
[11/28 14:42:22   1242s]           Cap DRV: 0 (0)
[11/28 14:42:22   1242s]        Fanout DRV: 0 (0)
[11/28 14:42:22   1242s]            Glitch: 0 (0)
[11/28 14:42:22   1242s] Skipping post route harden opt
[11/28 14:42:22   1242s] ### Creating LA Mngr. totSessionCpu=0:20:42 mem=2909.7M
[11/28 14:42:22   1242s] ### Creating LA Mngr, finished. totSessionCpu=0:20:42 mem=2909.7M
[11/28 14:42:22   1242s] Default Rule : ""
[11/28 14:42:22   1242s] Non Default Rules :
[11/28 14:42:22   1242s] Worst Slack : 0.025 ns
[11/28 14:42:22   1242s] 
[11/28 14:42:22   1242s] Start Layer Assignment ...
[11/28 14:42:22   1242s] WNS(0.025ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[11/28 14:42:22   1242s] 
[11/28 14:42:22   1242s] Select 0 cadidates out of 24639.
[11/28 14:42:22   1242s] No critical nets selected. Skipped !
[11/28 14:42:22   1242s] GigaOpt: setting up router preferences
[11/28 14:42:22   1242s] GigaOpt: 261 nets assigned router directives
[11/28 14:42:22   1242s] 
[11/28 14:42:22   1242s] Start Assign Priority Nets ...
[11/28 14:42:22   1242s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[11/28 14:42:22   1242s] Existing Priority Nets 0 (0.0%)
[11/28 14:42:22   1242s] Total Assign Priority Nets 736 (3.0%)
[11/28 14:42:22   1242s] ### Creating LA Mngr. totSessionCpu=0:20:42 mem=2909.7M
[11/28 14:42:22   1242s] ### Creating LA Mngr, finished. totSessionCpu=0:20:42 mem=2909.7M
[11/28 14:42:22   1242s] #optDebug: Start CG creation (mem=2909.7M)
[11/28 14:42:22   1242s]  ...initializing CG  maxDriveDist 2926.723000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 292.672000 
[11/28 14:42:22   1242s] (cpu=0:00:00.2, mem=2964.4M)
[11/28 14:42:22   1242s]  ...processing cgPrt (cpu=0:00:00.2, mem=2964.4M)
[11/28 14:42:22   1242s]  ...processing cgEgp (cpu=0:00:00.2, mem=2964.4M)
[11/28 14:42:22   1242s]  ...processing cgPbk (cpu=0:00:00.2, mem=2964.4M)
[11/28 14:42:22   1242s]  ...processing cgNrb(cpu=0:00:00.2, mem=2964.4M)
[11/28 14:42:22   1242s]  ...processing cgObs (cpu=0:00:00.2, mem=2964.4M)
[11/28 14:42:22   1242s]  ...processing cgCon (cpu=0:00:00.2, mem=2964.4M)
[11/28 14:42:22   1242s]  ...processing cgPdm (cpu=0:00:00.2, mem=2964.4M)
[11/28 14:42:22   1242s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2964.4M)
[11/28 14:42:22   1242s] Default Rule : ""
[11/28 14:42:22   1242s] Non Default Rules :
[11/28 14:42:22   1242s] Worst Slack : 0.025 ns
[11/28 14:42:22   1242s] 
[11/28 14:42:22   1242s] Start Layer Assignment ...
[11/28 14:42:22   1242s] WNS(0.025ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[11/28 14:42:22   1242s] 
[11/28 14:42:22   1242s] Select 0 cadidates out of 24639.
[11/28 14:42:22   1242s] No critical nets selected. Skipped !
[11/28 14:42:22   1242s] GigaOpt: setting up router preferences
[11/28 14:42:22   1242s] GigaOpt: 0 nets assigned router directives
[11/28 14:42:22   1242s] 
[11/28 14:42:22   1242s] Start Assign Priority Nets ...
[11/28 14:42:22   1242s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[11/28 14:42:22   1242s] Existing Priority Nets 0 (0.0%)
[11/28 14:42:22   1242s] Total Assign Priority Nets 736 (3.0%)
[11/28 14:42:22   1242s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2964.4M
[11/28 14:42:22   1242s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2964.4M
[11/28 14:42:23   1243s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  0.025  |  0.052  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.954%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:29, mem = 2109.5M, totSessionCpu=0:20:43 **
[11/28 14:42:23   1243s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[11/28 14:42:23   1243s] **INFO: Skipping refine place as design is in placed state
[11/28 14:42:23   1243s] -routeWithEco true                        # bool, default=false, user setting
[11/28 14:42:23   1243s] -routeSelectedNetOnly false               # bool, default=false
[11/28 14:42:23   1243s] -routeWithTimingDriven true               # bool, default=false, user setting
[11/28 14:42:23   1243s] -routeWithSiDriven true                   # bool, default=false, user setting
[11/28 14:42:23   1243s] Existing Dirty Nets : 3
[11/28 14:42:23   1243s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[11/28 14:42:23   1243s] Reset Dirty Nets : 3
[11/28 14:42:23   1243s] *** EcoRoute #1 [begin] : totSession cpu/real = 0:20:43.3/0:41:18.1 (0.5), mem = 2862.4M
[11/28 14:42:23   1243s] 
[11/28 14:42:23   1243s] globalDetailRoute
[11/28 14:42:23   1243s] 
[11/28 14:42:23   1243s] ### Time Record (globalDetailRoute) is installed.
[11/28 14:42:23   1243s] #Start globalDetailRoute on Thu Nov 28 14:42:23 2024
[11/28 14:42:23   1243s] #
[11/28 14:42:23   1243s] ### Time Record (Pre Callback) is installed.
[11/28 14:42:23   1243s] Closing parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d': 49142 access done (mem: 2862.395M)
[11/28 14:42:23   1243s] ### Time Record (Pre Callback) is uninstalled.
[11/28 14:42:23   1243s] ### Time Record (DB Import) is installed.
[11/28 14:42:23   1243s] ### Time Record (Timing Data Generation) is installed.
[11/28 14:42:23   1243s] ### Time Record (Timing Data Generation) is uninstalled.
[11/28 14:42:23   1243s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:42:23   1243s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_n of net rst_n because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:42:23   1243s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_valid of net in_valid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:42:23   1243s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_valid2 of net in_valid2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:42:23   1243s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[7] of net image[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:42:23   1243s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[6] of net image[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:42:23   1243s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[5] of net image[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:42:23   1243s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[4] of net image[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:42:23   1243s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[3] of net image[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:42:23   1243s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[2] of net image[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:42:23   1243s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[1] of net image[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:42:23   1243s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[0] of net image[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:42:23   1243s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[7] of net template[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:42:23   1243s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[6] of net template[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:42:23   1243s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[5] of net template[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:42:23   1243s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[4] of net template[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:42:23   1243s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[3] of net template[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:42:23   1243s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[2] of net template[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:42:23   1243s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[1] of net template[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:42:23   1243s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[0] of net template[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:42:23   1243s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[11/28 14:42:23   1243s] #To increase the message display limit, refer to the product command reference manual.
[11/28 14:42:23   1243s] ### Net info: total nets: 24639
[11/28 14:42:23   1243s] ### Net info: dirty nets: 0
[11/28 14:42:23   1243s] ### Net info: marked as disconnected nets: 0
[11/28 14:42:24   1243s] #WARNING (NRDB-665) NET clk has a detail routed segment whose one end ( -0.0010 -0.0010 ) is outside of design boundary ( 0.0000 0.0000 1434.6800 1434.6800 ).
[11/28 14:42:24   1244s] #num needed restored net=0
[11/28 14:42:24   1244s] #need_extraction net=0 (total=24639)
[11/28 14:42:24   1244s] ### Net info: fully routed nets: 24611
[11/28 14:42:24   1244s] ### Net info: trivial (< 2 pins) nets: 28
[11/28 14:42:24   1244s] ### Net info: unrouted nets: 0
[11/28 14:42:24   1244s] ### Net info: re-extraction nets: 0
[11/28 14:42:24   1244s] ### Net info: ignored nets: 0
[11/28 14:42:24   1244s] ### Net info: skip routing nets: 0
[11/28 14:42:24   1244s] #WARNING (NRDB-733) PIN action[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:42:24   1244s] #WARNING (NRDB-733) PIN action[1] in CELL_VIEW CHIP does not have physical port.
[11/28 14:42:24   1244s] #WARNING (NRDB-733) PIN action[2] in CELL_VIEW CHIP does not have physical port.
[11/28 14:42:24   1244s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[11/28 14:42:24   1244s] #WARNING (NRDB-733) PIN image[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:42:24   1244s] #WARNING (NRDB-733) PIN image[1] in CELL_VIEW CHIP does not have physical port.
[11/28 14:42:24   1244s] #WARNING (NRDB-733) PIN image[2] in CELL_VIEW CHIP does not have physical port.
[11/28 14:42:24   1244s] #WARNING (NRDB-733) PIN image[3] in CELL_VIEW CHIP does not have physical port.
[11/28 14:42:24   1244s] #WARNING (NRDB-733) PIN image[4] in CELL_VIEW CHIP does not have physical port.
[11/28 14:42:24   1244s] #WARNING (NRDB-733) PIN image[5] in CELL_VIEW CHIP does not have physical port.
[11/28 14:42:24   1244s] #WARNING (NRDB-733) PIN image[6] in CELL_VIEW CHIP does not have physical port.
[11/28 14:42:24   1244s] #WARNING (NRDB-733) PIN image[7] in CELL_VIEW CHIP does not have physical port.
[11/28 14:42:24   1244s] #WARNING (NRDB-733) PIN image_size[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:42:24   1244s] #WARNING (NRDB-733) PIN image_size[1] in CELL_VIEW CHIP does not have physical port.
[11/28 14:42:24   1244s] #WARNING (NRDB-733) PIN in_valid in CELL_VIEW CHIP does not have physical port.
[11/28 14:42:24   1244s] #WARNING (NRDB-733) PIN in_valid2 in CELL_VIEW CHIP does not have physical port.
[11/28 14:42:24   1244s] #WARNING (NRDB-733) PIN out_valid in CELL_VIEW CHIP does not have physical port.
[11/28 14:42:24   1244s] #WARNING (NRDB-733) PIN out_value in CELL_VIEW CHIP does not have physical port.
[11/28 14:42:24   1244s] #WARNING (NRDB-733) PIN rst_n in CELL_VIEW CHIP does not have physical port.
[11/28 14:42:24   1244s] #WARNING (NRDB-733) PIN template[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:42:24   1244s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[11/28 14:42:24   1244s] #To increase the message display limit, refer to the product command reference manual.
[11/28 14:42:24   1244s] #Processed 13/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(8 insts marked dirty, reset pre-exisiting dirty flag on 8 insts, 0 nets marked need extraction)
[11/28 14:42:24   1244s] ### import design signature (99): route=1726595476 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=427014944 dirty_area=711673804 del_dirty_area=0 cell=18981069 placement=1042053369 pin_access=1806007265 inst_pattern=1 halo=0
[11/28 14:42:24   1244s] ### Time Record (DB Import) is uninstalled.
[11/28 14:42:24   1244s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[11/28 14:42:24   1244s] #RTESIG:78da95d3b16ec2301006e0ce7d8a53604825a07776ecc4239558d30a5156e4360e8a141c
[11/28 14:42:24   1244s] #       c97106debe2eea429560f0ea4fe7bbff92d97cbfd942c2704562d9138a0341b965843993
[11/28 14:42:24   1244s] #       4be219bd323c84abcfb7e479367fffd83156002142da586f8ec62d60e88d83de78dfd8e3
[11/28 14:42:24   1244s] #       cb1fca25d4baed0da45f5dd72ea03a5b7d6abea132b51e5aff8fcb5c40a207df25907ae3
[11/28 14:42:24   1244s] #       ac76e7d1b28ae375d9111346e0e0dd70e7d381670f71291fe2393dc233a940f095c4df03
[11/28 14:42:24   1244s] #       69dd76da8f4f99a9eb3ec68c20168f4be477647a59d0badc6dca721d76d47b172e276891
[11/28 14:42:24   1244s] #       01ddfe3a280fa924bdd7b6d2ae0af58c1d4e539241623b6b224a44c328048b1bc5a34649
[11/28 14:42:24   1244s] #       8a198618e6bb847a3b2c8614c28afd4bc80b903193a9785712e34685454f36fdf4038e54
[11/28 14:42:24   1244s] #       483b
[11/28 14:42:24   1244s] #
[11/28 14:42:24   1244s] #Skip comparing routing design signature in db-snapshot flow
[11/28 14:42:24   1244s] ### Time Record (Data Preparation) is installed.
[11/28 14:42:24   1244s] #RTESIG:78da9593314fc330108599f915a7b44390da72e7c4763c16a96b405561ad0c71aa48a923
[11/28 14:42:24   1244s] #       39ced07f8fa9588a12dc78bd4fefdebd3b2f961fbb3d240c37c4d73d213f12947b462899
[11/28 14:42:24   1244s] #       585396d333c36328bdbf248f8be5ebdb81b1020811d2c67a73326e05436f1cf4c6fbc69e
[11/28 14:42:24   1244s] #       9e7e2129a0d66d6f20fdecba7605d5c5ea73f30595a9f5d0fa3fb8901c123df82e81d41b
[11/28 14:42:24   1244s] #       67b5bb8ccaaa0c6f654798304206de0d77b60e783e0b1762162e690e9e0b053cdb08fc79
[11/28 14:42:24   1244s] #       90d66da7fdf894b9baf531c67062f1b8b8bc23d3eb82b6e5615796dbb0a3debb509c408b
[11/28 14:42:24   1244s] #       1ce8ffeb201952497aaf6da55d15f48c1dce532483c476d644281e0da3a0d0f33a686480
[11/28 14:42:24   1244s] #       82b3b898caa28c12146318e27da618524835f6e9302b40c4985cc55d098c332a5cc4a4e9
[11/28 14:42:24   1244s] #       876f3e3854ea
[11/28 14:42:24   1244s] #
[11/28 14:42:24   1244s] ### Time Record (Data Preparation) is uninstalled.
[11/28 14:42:24   1244s] ### Time Record (Global Routing) is installed.
[11/28 14:42:24   1244s] ### Time Record (Global Routing) is uninstalled.
[11/28 14:42:24   1244s] #Total number of trivial nets (e.g. < 2 pins) = 29 (skipped).
[11/28 14:42:24   1244s] #Total number of routable nets = 24610.
[11/28 14:42:24   1244s] #Total number of nets in the design = 24639.
[11/28 14:42:24   1244s] #25 routable nets do not have any wires.
[11/28 14:42:24   1244s] #24585 routable nets have routed wires.
[11/28 14:42:24   1244s] #25 nets will be global routed.
[11/28 14:42:24   1244s] #4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/28 14:42:24   1244s] #341 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/28 14:42:24   1244s] ### Time Record (Data Preparation) is installed.
[11/28 14:42:24   1244s] #Start routing data preparation on Thu Nov 28 14:42:24 2024
[11/28 14:42:24   1244s] #
[11/28 14:42:24   1244s] #Minimum voltage of a net in the design = 0.000.
[11/28 14:42:24   1244s] #Maximum voltage of a net in the design = 1.980.
[11/28 14:42:24   1244s] #Voltage range [0.000 - 1.980] has 24637 nets.
[11/28 14:42:24   1244s] #Voltage range [0.000 - 0.000] has 1 net.
[11/28 14:42:24   1244s] #Voltage range [1.620 - 1.980] has 1 net.
[11/28 14:42:24   1244s] ### Time Record (Cell Pin Access) is installed.
[11/28 14:42:24   1244s] #Initial pin access analysis.
[11/28 14:42:24   1244s] #Detail pin access analysis.
[11/28 14:42:24   1244s] ### Time Record (Cell Pin Access) is uninstalled.
[11/28 14:42:25   1244s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[11/28 14:42:25   1244s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[11/28 14:42:25   1244s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/28 14:42:25   1244s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[11/28 14:42:25   1244s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/28 14:42:25   1244s] # metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
[11/28 14:42:25   1244s] #Monitoring time of adding inner blkg by smac
[11/28 14:42:25   1244s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2022.63 (MB), peak = 2249.49 (MB)
[11/28 14:42:25   1245s] #Regenerating Ggrids automatically.
[11/28 14:42:25   1245s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[11/28 14:42:25   1245s] #Using automatically generated G-grids.
[11/28 14:42:25   1245s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/28 14:42:25   1245s] #Done routing data preparation.
[11/28 14:42:25   1245s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2025.30 (MB), peak = 2249.49 (MB)
[11/28 14:42:25   1245s] #Found 0 nets for post-route si or timing fixing.
[11/28 14:42:25   1245s] #
[11/28 14:42:25   1245s] #Finished routing data preparation on Thu Nov 28 14:42:25 2024
[11/28 14:42:25   1245s] #
[11/28 14:42:25   1245s] #Cpu time = 00:00:01
[11/28 14:42:25   1245s] #Elapsed time = 00:00:01
[11/28 14:42:25   1245s] #Increased memory = 6.71 (MB)
[11/28 14:42:25   1245s] #Total memory = 2025.30 (MB)
[11/28 14:42:25   1245s] #Peak memory = 2249.49 (MB)
[11/28 14:42:25   1245s] #
[11/28 14:42:25   1245s] ### Time Record (Data Preparation) is uninstalled.
[11/28 14:42:25   1245s] ### Time Record (Global Routing) is installed.
[11/28 14:42:25   1245s] #
[11/28 14:42:25   1245s] #Start global routing on Thu Nov 28 14:42:25 2024
[11/28 14:42:25   1245s] #
[11/28 14:42:25   1245s] #
[11/28 14:42:25   1245s] #Start global routing initialization on Thu Nov 28 14:42:25 2024
[11/28 14:42:25   1245s] #
[11/28 14:42:25   1245s] #Number of eco nets is 26
[11/28 14:42:25   1245s] #
[11/28 14:42:25   1245s] #Start global routing data preparation on Thu Nov 28 14:42:25 2024
[11/28 14:42:25   1245s] #
[11/28 14:42:25   1245s] ### build_merged_routing_blockage_rect_list starts on Thu Nov 28 14:42:25 2024 with memory = 2025.30 (MB), peak = 2249.49 (MB)
[11/28 14:42:25   1245s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:25   1245s] #Start routing resource analysis on Thu Nov 28 14:42:25 2024
[11/28 14:42:25   1245s] #
[11/28 14:42:25   1245s] ### init_is_bin_blocked starts on Thu Nov 28 14:42:25 2024 with memory = 2025.30 (MB), peak = 2249.49 (MB)
[11/28 14:42:25   1245s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:25   1245s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Nov 28 14:42:25 2024 with memory = 2028.20 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:26   1246s] ### adjust_flow_cap starts on Thu Nov 28 14:42:26 2024 with memory = 2028.25 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:26   1246s] ### adjust_partial_route_blockage starts on Thu Nov 28 14:42:26 2024 with memory = 2028.25 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:26   1246s] ### set_via_blocked starts on Thu Nov 28 14:42:26 2024 with memory = 2028.25 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:26   1246s] ### copy_flow starts on Thu Nov 28 14:42:26 2024 with memory = 2028.25 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:26   1246s] #Routing resource analysis is done on Thu Nov 28 14:42:26 2024
[11/28 14:42:26   1246s] #
[11/28 14:42:26   1246s] ### report_flow_cap starts on Thu Nov 28 14:42:26 2024 with memory = 2028.25 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] #  Resource Analysis:
[11/28 14:42:26   1246s] #
[11/28 14:42:26   1246s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/28 14:42:26   1246s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/28 14:42:26   1246s] #  --------------------------------------------------------------
[11/28 14:42:26   1246s] #  metal1         H         557        2005       29241    68.33%
[11/28 14:42:26   1246s] #  metal2         V         399        1915       29241    52.01%
[11/28 14:42:26   1246s] #  metal3         H         571        1991       29241    51.03%
[11/28 14:42:26   1246s] #  metal4         V         826        1488       29241    41.36%
[11/28 14:42:26   1246s] #  metal5         H        1171        1391       29241    34.88%
[11/28 14:42:26   1246s] #  metal6         V         253         324       29241    35.40%
[11/28 14:42:26   1246s] #  --------------------------------------------------------------
[11/28 14:42:26   1246s] #  Total                   3778      68.90%      175446    47.17%
[11/28 14:42:26   1246s] #
[11/28 14:42:26   1246s] #  346 nets (1.40%) with 1 preferred extra spacing.
[11/28 14:42:26   1246s] #
[11/28 14:42:26   1246s] #
[11/28 14:42:26   1246s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:26   1246s] ### analyze_m2_tracks starts on Thu Nov 28 14:42:26 2024 with memory = 2028.25 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:26   1246s] ### report_initial_resource starts on Thu Nov 28 14:42:26 2024 with memory = 2028.25 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:26   1246s] ### mark_pg_pins_accessibility starts on Thu Nov 28 14:42:26 2024 with memory = 2028.25 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:26   1246s] ### set_net_region starts on Thu Nov 28 14:42:26 2024 with memory = 2028.25 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:26   1246s] #
[11/28 14:42:26   1246s] #Global routing data preparation is done on Thu Nov 28 14:42:26 2024
[11/28 14:42:26   1246s] #
[11/28 14:42:26   1246s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2028.25 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] #
[11/28 14:42:26   1246s] ### prepare_level starts on Thu Nov 28 14:42:26 2024 with memory = 2028.25 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] ### init level 1 starts on Thu Nov 28 14:42:26 2024 with memory = 2028.25 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:26   1246s] ### Level 1 hgrid = 171 X 171
[11/28 14:42:26   1246s] ### prepare_level_flow starts on Thu Nov 28 14:42:26 2024 with memory = 2028.25 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:26   1246s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:26   1246s] #
[11/28 14:42:26   1246s] #Global routing initialization is done on Thu Nov 28 14:42:26 2024
[11/28 14:42:26   1246s] #
[11/28 14:42:26   1246s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2028.25 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] #
[11/28 14:42:26   1246s] #start global routing iteration 1...
[11/28 14:42:26   1246s] ### init_flow_edge starts on Thu Nov 28 14:42:26 2024 with memory = 2028.25 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:26   1246s] ### routing at level 1 (topmost level) iter 0
[11/28 14:42:26   1246s] ### measure_qor starts on Thu Nov 28 14:42:26 2024 with memory = 2028.71 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] ### measure_congestion starts on Thu Nov 28 14:42:26 2024 with memory = 2028.71 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:26   1246s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:26   1246s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2028.71 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] #
[11/28 14:42:26   1246s] #start global routing iteration 2...
[11/28 14:42:26   1246s] ### routing at level 1 (topmost level) iter 1
[11/28 14:42:26   1246s] ### measure_qor starts on Thu Nov 28 14:42:26 2024 with memory = 2028.71 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] ### measure_congestion starts on Thu Nov 28 14:42:26 2024 with memory = 2028.71 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:26   1246s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:26   1246s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2028.71 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] #
[11/28 14:42:26   1246s] ### route_end starts on Thu Nov 28 14:42:26 2024 with memory = 2028.71 (MB), peak = 2249.49 (MB)
[11/28 14:42:26   1246s] #
[11/28 14:42:26   1246s] #Total number of trivial nets (e.g. < 2 pins) = 29 (skipped).
[11/28 14:42:26   1246s] #Total number of routable nets = 24610.
[11/28 14:42:26   1246s] #Total number of nets in the design = 24639.
[11/28 14:42:26   1246s] #
[11/28 14:42:26   1246s] #24610 routable nets have routed wires.
[11/28 14:42:26   1246s] #4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/28 14:42:26   1246s] #341 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/28 14:42:26   1246s] #
[11/28 14:42:26   1246s] #Routed nets constraints summary:
[11/28 14:42:26   1246s] #------------------------------------------------
[11/28 14:42:26   1246s] #        Rules   Pref Extra Space   Unconstrained  
[11/28 14:42:26   1246s] #------------------------------------------------
[11/28 14:42:27   1246s] #      Default                  4              21  
[11/28 14:42:27   1246s] #------------------------------------------------
[11/28 14:42:27   1246s] #        Total                  4              21  
[11/28 14:42:27   1246s] #------------------------------------------------
[11/28 14:42:27   1246s] #
[11/28 14:42:27   1246s] #Routing constraints summary of the whole design:
[11/28 14:42:27   1246s] #------------------------------------------------
[11/28 14:42:27   1246s] #        Rules   Pref Extra Space   Unconstrained  
[11/28 14:42:27   1246s] #------------------------------------------------
[11/28 14:42:27   1246s] #      Default                345           24265  
[11/28 14:42:27   1246s] #------------------------------------------------
[11/28 14:42:27   1246s] #        Total                345           24265  
[11/28 14:42:27   1246s] #------------------------------------------------
[11/28 14:42:27   1246s] #
[11/28 14:42:27   1246s] ### cal_base_flow starts on Thu Nov 28 14:42:27 2024 with memory = 2028.71 (MB), peak = 2249.49 (MB)
[11/28 14:42:27   1246s] ### init_flow_edge starts on Thu Nov 28 14:42:27 2024 with memory = 2028.71 (MB), peak = 2249.49 (MB)
[11/28 14:42:27   1246s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:27   1246s] ### cal_flow starts on Thu Nov 28 14:42:27 2024 with memory = 2028.71 (MB), peak = 2249.49 (MB)
[11/28 14:42:27   1246s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:27   1246s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:27   1246s] ### report_overcon starts on Thu Nov 28 14:42:27 2024 with memory = 2028.71 (MB), peak = 2249.49 (MB)
[11/28 14:42:27   1246s] #
[11/28 14:42:27   1246s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/28 14:42:27   1246s] #
[11/28 14:42:27   1246s] #                 OverCon       OverCon          
[11/28 14:42:27   1246s] #                  #Gcell        #Gcell    %Gcell
[11/28 14:42:27   1246s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[11/28 14:42:27   1246s] #  ------------------------------------------------------------
[11/28 14:42:27   1246s] #  metal1        0(0.00%)      0(0.00%)   (0.00%)     0.42  
[11/28 14:42:27   1246s] #  metal2        2(0.01%)      1(0.01%)   (0.02%)     0.59  
[11/28 14:42:27   1246s] #  metal3        0(0.00%)      0(0.00%)   (0.00%)     0.48  
[11/28 14:42:27   1246s] #  metal4        0(0.00%)      0(0.00%)   (0.00%)     0.38  
[11/28 14:42:27   1246s] #  metal5        0(0.00%)      0(0.00%)   (0.00%)     0.29  
[11/28 14:42:27   1246s] #  metal6        0(0.00%)      0(0.00%)   (0.00%)     0.32  
[11/28 14:42:27   1246s] #  ------------------------------------------------------------
[11/28 14:42:27   1246s] #     Total      2(0.00%)      1(0.00%)   (0.00%)
[11/28 14:42:27   1246s] #
[11/28 14:42:27   1246s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[11/28 14:42:27   1246s] #  Overflow after GR: 0.00% H + 0.00% V
[11/28 14:42:27   1246s] #
[11/28 14:42:27   1246s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:27   1246s] ### cal_base_flow starts on Thu Nov 28 14:42:27 2024 with memory = 2028.71 (MB), peak = 2249.49 (MB)
[11/28 14:42:27   1246s] ### init_flow_edge starts on Thu Nov 28 14:42:27 2024 with memory = 2028.71 (MB), peak = 2249.49 (MB)
[11/28 14:42:27   1246s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:27   1246s] ### cal_flow starts on Thu Nov 28 14:42:27 2024 with memory = 2028.71 (MB), peak = 2249.49 (MB)
[11/28 14:42:27   1246s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:27   1246s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:27   1246s] ### export_cong_map starts on Thu Nov 28 14:42:27 2024 with memory = 2028.71 (MB), peak = 2249.49 (MB)
[11/28 14:42:27   1246s] ### PDZT_Export::export_cong_map starts on Thu Nov 28 14:42:27 2024 with memory = 2028.71 (MB), peak = 2249.49 (MB)
[11/28 14:42:27   1246s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:27   1246s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:27   1246s] ### import_cong_map starts on Thu Nov 28 14:42:27 2024 with memory = 2028.71 (MB), peak = 2249.49 (MB)
[11/28 14:42:27   1246s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:27   1246s] ### update starts on Thu Nov 28 14:42:27 2024 with memory = 2028.71 (MB), peak = 2249.49 (MB)
[11/28 14:42:27   1246s] #Complete Global Routing.
[11/28 14:42:27   1246s] #Total number of nets with non-default rule or having extra spacing = 346
[11/28 14:42:27   1246s] #Total wire length = 2249253 um.
[11/28 14:42:27   1246s] #Total half perimeter of net bounding box = 1674020 um.
[11/28 14:42:27   1246s] #Total wire length on LAYER metal1 = 75603 um.
[11/28 14:42:27   1246s] #Total wire length on LAYER metal2 = 337592 um.
[11/28 14:42:27   1246s] #Total wire length on LAYER metal3 = 456566 um.
[11/28 14:42:27   1246s] #Total wire length on LAYER metal4 = 601359 um.
[11/28 14:42:27   1246s] #Total wire length on LAYER metal5 = 625436 um.
[11/28 14:42:27   1246s] #Total wire length on LAYER metal6 = 152697 um.
[11/28 14:42:27   1246s] #Total number of vias = 189987
[11/28 14:42:27   1246s] #Up-Via Summary (total 189987):
[11/28 14:42:27   1246s] #           
[11/28 14:42:27   1246s] #-----------------------
[11/28 14:42:27   1246s] # metal1          84037
[11/28 14:42:27   1246s] # metal2          62294
[11/28 14:42:27   1246s] # metal3          28189
[11/28 14:42:27   1246s] # metal4          11886
[11/28 14:42:27   1246s] # metal5           3581
[11/28 14:42:27   1246s] #-----------------------
[11/28 14:42:27   1246s] #                189987 
[11/28 14:42:27   1246s] #
[11/28 14:42:27   1246s] #Total number of involved priority nets 2
[11/28 14:42:27   1246s] #Maximum src to sink distance for priority net 174.2
[11/28 14:42:27   1246s] #Average of max src_to_sink distance for priority net 144.2
[11/28 14:42:27   1246s] #Average of ave src_to_sink distance for priority net 85.9
[11/28 14:42:27   1246s] ### update cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:27   1246s] ### report_overcon starts on Thu Nov 28 14:42:27 2024 with memory = 2029.13 (MB), peak = 2249.49 (MB)
[11/28 14:42:27   1246s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:27   1246s] ### report_overcon starts on Thu Nov 28 14:42:27 2024 with memory = 2029.13 (MB), peak = 2249.49 (MB)
[11/28 14:42:27   1246s] #Max overcon = 2 tracks.
[11/28 14:42:27   1246s] #Total overcon = 0.00%.
[11/28 14:42:27   1246s] #Worst layer Gcell overcon rate = 0.00%.
[11/28 14:42:27   1246s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:27   1246s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:27   1247s] ### global_route design signature (102): route=1663438824 net_attr=1421781016
[11/28 14:42:27   1247s] #
[11/28 14:42:27   1247s] #Global routing statistics:
[11/28 14:42:27   1247s] #Cpu time = 00:00:02
[11/28 14:42:27   1247s] #Elapsed time = 00:00:02
[11/28 14:42:27   1247s] #Increased memory = 3.41 (MB)
[11/28 14:42:27   1247s] #Total memory = 2028.71 (MB)
[11/28 14:42:27   1247s] #Peak memory = 2249.49 (MB)
[11/28 14:42:27   1247s] #
[11/28 14:42:27   1247s] #Finished global routing on Thu Nov 28 14:42:27 2024
[11/28 14:42:27   1247s] #
[11/28 14:42:27   1247s] #
[11/28 14:42:27   1247s] ### Time Record (Global Routing) is uninstalled.
[11/28 14:42:27   1247s] ### Time Record (Data Preparation) is installed.
[11/28 14:42:27   1247s] ### Time Record (Data Preparation) is uninstalled.
[11/28 14:42:27   1247s] ### track-assign external-init starts on Thu Nov 28 14:42:27 2024 with memory = 2025.80 (MB), peak = 2249.49 (MB)
[11/28 14:42:27   1247s] ### Time Record (Track Assignment) is installed.
[11/28 14:42:27   1247s] ### Time Record (Track Assignment) is uninstalled.
[11/28 14:42:27   1247s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:27   1247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2025.80 (MB), peak = 2249.49 (MB)
[11/28 14:42:27   1247s] ### track-assign engine-init starts on Thu Nov 28 14:42:27 2024 with memory = 2025.80 (MB), peak = 2249.49 (MB)
[11/28 14:42:27   1247s] ### Time Record (Track Assignment) is installed.
[11/28 14:42:27   1247s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:27   1247s] ### track-assign core-engine starts on Thu Nov 28 14:42:27 2024 with memory = 2025.80 (MB), peak = 2249.49 (MB)
[11/28 14:42:27   1247s] #Start Track Assignment.
[11/28 14:42:28   1248s] #Done with 12 horizontal wires in 6 hboxes and 15 vertical wires in 6 hboxes.
[11/28 14:42:28   1248s] #Done with 4 horizontal wires in 6 hboxes and 3 vertical wires in 6 hboxes.
[11/28 14:42:28   1248s] #Complete Track Assignment.
[11/28 14:42:28   1248s] #Total number of nets with non-default rule or having extra spacing = 346
[11/28 14:42:28   1248s] #Total wire length = 2249229 um.
[11/28 14:42:28   1248s] #Total half perimeter of net bounding box = 1674020 um.
[11/28 14:42:28   1248s] #Total wire length on LAYER metal1 = 75603 um.
[11/28 14:42:28   1248s] #Total wire length on LAYER metal2 = 337591 um.
[11/28 14:42:28   1248s] #Total wire length on LAYER metal3 = 456562 um.
[11/28 14:42:28   1248s] #Total wire length on LAYER metal4 = 601340 um.
[11/28 14:42:28   1248s] #Total wire length on LAYER metal5 = 625436 um.
[11/28 14:42:28   1248s] #Total wire length on LAYER metal6 = 152697 um.
[11/28 14:42:28   1248s] #Total number of vias = 189987
[11/28 14:42:28   1248s] #Up-Via Summary (total 189987):
[11/28 14:42:28   1248s] #           
[11/28 14:42:28   1248s] #-----------------------
[11/28 14:42:28   1248s] # metal1          84037
[11/28 14:42:28   1248s] # metal2          62294
[11/28 14:42:28   1248s] # metal3          28189
[11/28 14:42:28   1248s] # metal4          11886
[11/28 14:42:28   1248s] # metal5           3581
[11/28 14:42:28   1248s] #-----------------------
[11/28 14:42:28   1248s] #                189987 
[11/28 14:42:28   1248s] #
[11/28 14:42:28   1248s] ### track_assign design signature (105): route=133224486
[11/28 14:42:29   1248s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.0 GB, peak:2.2 GB
[11/28 14:42:29   1248s] ### Time Record (Track Assignment) is uninstalled.
[11/28 14:42:29   1249s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2043.99 (MB), peak = 2249.49 (MB)
[11/28 14:42:29   1249s] #
[11/28 14:42:29   1249s] #number of short segments in preferred routing layers
[11/28 14:42:29   1249s] #	
[11/28 14:42:29   1249s] #	
[11/28 14:42:29   1249s] #
[11/28 14:42:29   1249s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/28 14:42:29   1249s] #Cpu time = 00:00:05
[11/28 14:42:29   1249s] #Elapsed time = 00:00:05
[11/28 14:42:29   1249s] #Increased memory = 25.98 (MB)
[11/28 14:42:29   1249s] #Total memory = 2044.56 (MB)
[11/28 14:42:29   1249s] #Peak memory = 2249.49 (MB)
[11/28 14:42:29   1249s] ### Time Record (Detail Routing) is installed.
[11/28 14:42:30   1249s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[11/28 14:42:30   1250s] #
[11/28 14:42:30   1250s] #Start Detail Routing..
[11/28 14:42:30   1250s] #start initial detail routing ...
[11/28 14:42:30   1250s] ### Design has 0 dirty nets, 80 dirty-areas)
[11/28 14:42:32   1252s] # ECO: 0.8% of the total area was rechecked for DRC, and 1.1% required routing.
[11/28 14:42:32   1252s] #   number of violations = 2
[11/28 14:42:32   1252s] #
[11/28 14:42:32   1252s] #    By Layer and Type :
[11/28 14:42:32   1252s] #	          Short   Totals
[11/28 14:42:32   1252s] #	metal1        0        0
[11/28 14:42:32   1252s] #	metal2        2        2
[11/28 14:42:32   1252s] #	Totals        2        2
[11/28 14:42:32   1252s] #8 out of 22339 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[11/28 14:42:32   1252s] #0.0% of the total area is being checked for drcs
[11/28 14:42:32   1252s] #0.0% of the total area was checked
[11/28 14:42:32   1252s] #   number of violations = 2
[11/28 14:42:32   1252s] #
[11/28 14:42:32   1252s] #    By Layer and Type :
[11/28 14:42:32   1252s] #	          Short   Totals
[11/28 14:42:32   1252s] #	metal1        0        0
[11/28 14:42:32   1252s] #	metal2        2        2
[11/28 14:42:32   1252s] #	Totals        2        2
[11/28 14:42:32   1252s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2045.09 (MB), peak = 2249.49 (MB)
[11/28 14:42:33   1253s] #start 1st optimization iteration ...
[11/28 14:42:33   1253s] #   number of violations = 0
[11/28 14:42:33   1253s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2045.15 (MB), peak = 2249.49 (MB)
[11/28 14:42:34   1253s] #Complete Detail Routing.
[11/28 14:42:34   1253s] #Total number of nets with non-default rule or having extra spacing = 346
[11/28 14:42:34   1253s] #Total wire length = 2249135 um.
[11/28 14:42:34   1253s] #Total half perimeter of net bounding box = 1674020 um.
[11/28 14:42:34   1253s] #Total wire length on LAYER metal1 = 75581 um.
[11/28 14:42:34   1253s] #Total wire length on LAYER metal2 = 337534 um.
[11/28 14:42:34   1253s] #Total wire length on LAYER metal3 = 456519 um.
[11/28 14:42:34   1253s] #Total wire length on LAYER metal4 = 601377 um.
[11/28 14:42:34   1253s] #Total wire length on LAYER metal5 = 625443 um.
[11/28 14:42:34   1253s] #Total wire length on LAYER metal6 = 152680 um.
[11/28 14:42:34   1253s] #Total number of vias = 190012
[11/28 14:42:34   1253s] #Up-Via Summary (total 190012):
[11/28 14:42:34   1253s] #           
[11/28 14:42:34   1253s] #-----------------------
[11/28 14:42:34   1253s] # metal1          84034
[11/28 14:42:34   1253s] # metal2          62307
[11/28 14:42:34   1253s] # metal3          28199
[11/28 14:42:34   1253s] # metal4          11891
[11/28 14:42:34   1253s] # metal5           3581
[11/28 14:42:34   1253s] #-----------------------
[11/28 14:42:34   1253s] #                190012 
[11/28 14:42:34   1253s] #
[11/28 14:42:34   1253s] #Total number of DRC violations = 0
[11/28 14:42:34   1253s] ### Time Record (Detail Routing) is uninstalled.
[11/28 14:42:34   1253s] #Cpu time = 00:00:05
[11/28 14:42:34   1253s] #Elapsed time = 00:00:05
[11/28 14:42:34   1253s] #Increased memory = -2.07 (MB)
[11/28 14:42:34   1253s] #Total memory = 2042.48 (MB)
[11/28 14:42:34   1253s] #Peak memory = 2249.49 (MB)
[11/28 14:42:34   1253s] ### Time Record (Antenna Fixing) is installed.
[11/28 14:42:34   1254s] #
[11/28 14:42:34   1254s] #start routing for process antenna violation fix ...
[11/28 14:42:34   1254s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[11/28 14:42:34   1254s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2045.12 (MB), peak = 2249.49 (MB)
[11/28 14:42:34   1254s] #
[11/28 14:42:34   1254s] #Total number of nets with non-default rule or having extra spacing = 346
[11/28 14:42:34   1254s] #Total wire length = 2249135 um.
[11/28 14:42:34   1254s] #Total half perimeter of net bounding box = 1674020 um.
[11/28 14:42:34   1254s] #Total wire length on LAYER metal1 = 75581 um.
[11/28 14:42:34   1254s] #Total wire length on LAYER metal2 = 337534 um.
[11/28 14:42:34   1254s] #Total wire length on LAYER metal3 = 456519 um.
[11/28 14:42:34   1254s] #Total wire length on LAYER metal4 = 601377 um.
[11/28 14:42:34   1254s] #Total wire length on LAYER metal5 = 625443 um.
[11/28 14:42:34   1254s] #Total wire length on LAYER metal6 = 152680 um.
[11/28 14:42:34   1254s] #Total number of vias = 190012
[11/28 14:42:34   1254s] #Up-Via Summary (total 190012):
[11/28 14:42:34   1254s] #           
[11/28 14:42:34   1254s] #-----------------------
[11/28 14:42:34   1254s] # metal1          84034
[11/28 14:42:34   1254s] # metal2          62307
[11/28 14:42:34   1254s] # metal3          28199
[11/28 14:42:34   1254s] # metal4          11891
[11/28 14:42:34   1254s] # metal5           3581
[11/28 14:42:34   1254s] #-----------------------
[11/28 14:42:34   1254s] #                190012 
[11/28 14:42:34   1254s] #
[11/28 14:42:34   1254s] #Total number of DRC violations = 0
[11/28 14:42:34   1254s] #Total number of process antenna violations = 0
[11/28 14:42:34   1254s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/28 14:42:34   1254s] #
[11/28 14:42:36   1255s] #
[11/28 14:42:36   1255s] #Total number of nets with non-default rule or having extra spacing = 346
[11/28 14:42:36   1255s] #Total wire length = 2249135 um.
[11/28 14:42:36   1255s] #Total half perimeter of net bounding box = 1674020 um.
[11/28 14:42:36   1255s] #Total wire length on LAYER metal1 = 75581 um.
[11/28 14:42:36   1255s] #Total wire length on LAYER metal2 = 337534 um.
[11/28 14:42:36   1255s] #Total wire length on LAYER metal3 = 456519 um.
[11/28 14:42:36   1255s] #Total wire length on LAYER metal4 = 601377 um.
[11/28 14:42:36   1255s] #Total wire length on LAYER metal5 = 625443 um.
[11/28 14:42:36   1255s] #Total wire length on LAYER metal6 = 152680 um.
[11/28 14:42:36   1255s] #Total number of vias = 190012
[11/28 14:42:36   1255s] #Up-Via Summary (total 190012):
[11/28 14:42:36   1255s] #           
[11/28 14:42:36   1255s] #-----------------------
[11/28 14:42:36   1255s] # metal1          84034
[11/28 14:42:36   1255s] # metal2          62307
[11/28 14:42:36   1255s] # metal3          28199
[11/28 14:42:36   1255s] # metal4          11891
[11/28 14:42:36   1255s] # metal5           3581
[11/28 14:42:36   1255s] #-----------------------
[11/28 14:42:36   1255s] #                190012 
[11/28 14:42:36   1255s] #
[11/28 14:42:36   1255s] #Total number of DRC violations = 0
[11/28 14:42:36   1255s] #Total number of process antenna violations = 0
[11/28 14:42:36   1255s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/28 14:42:36   1255s] #
[11/28 14:42:36   1255s] ### Time Record (Antenna Fixing) is uninstalled.
[11/28 14:42:36   1256s] #detailRoute Statistics:
[11/28 14:42:36   1256s] #Cpu time = 00:00:07
[11/28 14:42:36   1256s] #Elapsed time = 00:00:07
[11/28 14:42:36   1256s] #Increased memory = -2.11 (MB)
[11/28 14:42:36   1256s] #Total memory = 2042.45 (MB)
[11/28 14:42:36   1256s] #Peak memory = 2249.49 (MB)
[11/28 14:42:36   1256s] #Skip updating routing design signature in db-snapshot flow
[11/28 14:42:36   1256s] ### global_detail_route design signature (116): route=1150803836 flt_obj=0 vio=1905142130 shield_wire=1
[11/28 14:42:36   1256s] ### Time Record (DB Export) is installed.
[11/28 14:42:36   1256s] ### export design design signature (117): route=1150803836 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2004040420 dirty_area=0 del_dirty_area=0 cell=18981069 placement=1042053369 pin_access=1806007265 inst_pattern=1 halo=1555777204
[11/28 14:42:36   1256s] ### Time Record (DB Export) is uninstalled.
[11/28 14:42:36   1256s] ### Time Record (Post Callback) is installed.
[11/28 14:42:36   1256s] ### Time Record (Post Callback) is uninstalled.
[11/28 14:42:36   1256s] #
[11/28 14:42:36   1256s] #globalDetailRoute statistics:
[11/28 14:42:36   1256s] #Cpu time = 00:00:13
[11/28 14:42:36   1256s] #Elapsed time = 00:00:13
[11/28 14:42:36   1256s] #Increased memory = -153.50 (MB)
[11/28 14:42:36   1256s] #Total memory = 1955.96 (MB)
[11/28 14:42:36   1256s] #Peak memory = 2249.49 (MB)
[11/28 14:42:36   1256s] #Number of warnings = 43
[11/28 14:42:36   1256s] #Total number of warnings = 200
[11/28 14:42:36   1256s] #Number of fails = 0
[11/28 14:42:36   1256s] #Total number of fails = 0
[11/28 14:42:36   1256s] #Complete globalDetailRoute on Thu Nov 28 14:42:36 2024
[11/28 14:42:36   1256s] #
[11/28 14:42:36   1256s] ### import design signature (118): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1806007265 inst_pattern=1 halo=0
[11/28 14:42:37   1256s] ### Time Record (globalDetailRoute) is uninstalled.
[11/28 14:42:37   1256s] ### 
[11/28 14:42:37   1256s] ###   Scalability Statistics
[11/28 14:42:37   1256s] ### 
[11/28 14:42:37   1256s] ### --------------------------------+----------------+----------------+----------------+
[11/28 14:42:37   1256s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[11/28 14:42:37   1256s] ### --------------------------------+----------------+----------------+----------------+
[11/28 14:42:37   1256s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/28 14:42:37   1256s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/28 14:42:37   1256s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/28 14:42:37   1256s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[11/28 14:42:37   1256s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[11/28 14:42:37   1256s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/28 14:42:37   1256s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[11/28 14:42:37   1256s] ###   Global Routing                |        00:00:02|        00:00:02|             1.0|
[11/28 14:42:37   1256s] ###   Track Assignment              |        00:00:02|        00:00:02|             1.0|
[11/28 14:42:37   1256s] ###   Detail Routing                |        00:00:05|        00:00:05|             1.0|
[11/28 14:42:37   1256s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[11/28 14:42:37   1256s] ###   Entire Command                |        00:00:14|        00:00:14|             1.0|
[11/28 14:42:37   1256s] ### --------------------------------+----------------+----------------+----------------+
[11/28 14:42:37   1256s] ### 
[11/28 14:42:37   1256s] *** EcoRoute #1 [finish] : cpu/real = 0:00:13.5/0:00:13.5 (1.0), totSession cpu/real = 0:20:56.8/0:41:31.6 (0.5), mem = 2828.4M
[11/28 14:42:37   1256s] 
[11/28 14:42:37   1256s] =============================================================================================
[11/28 14:42:37   1256s]  Step TAT Report for EcoRoute #1                                                20.15-s105_1
[11/28 14:42:37   1256s] =============================================================================================
[11/28 14:42:37   1256s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:42:37   1256s] ---------------------------------------------------------------------------------------------
[11/28 14:42:37   1256s] [ GlobalRoute            ]      1   0:00:01.5  (  11.3 % )     0:00:01.5 /  0:00:01.5    1.0
[11/28 14:42:37   1256s] [ DetailRoute            ]      1   0:00:04.5  (  33.4 % )     0:00:04.5 /  0:00:04.5    1.0
[11/28 14:42:37   1256s] [ MISC                   ]          0:00:07.5  (  55.3 % )     0:00:07.5 /  0:00:07.5    1.0
[11/28 14:42:37   1256s] ---------------------------------------------------------------------------------------------
[11/28 14:42:37   1256s]  EcoRoute #1 TOTAL                  0:00:13.5  ( 100.0 % )     0:00:13.5 /  0:00:13.5    1.0
[11/28 14:42:37   1256s] ---------------------------------------------------------------------------------------------
[11/28 14:42:37   1256s] 
[11/28 14:42:37   1256s] **optDesign ... cpu = 0:00:42, real = 0:00:43, mem = 1955.8M, totSessionCpu=0:20:57 **
[11/28 14:42:37   1256s] New Signature Flow (restoreNanoRouteOptions) ....
[11/28 14:42:37   1256s] Extraction called for design 'CHIP' of instances=22339 and nets=24639 using extraction engine 'postRoute' at effort level 'high' .
[11/28 14:42:37   1256s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'CHIP'. Number of corners is 1.
[11/28 14:42:38   1257s] Region and/or Nets changed are small. Going for incremental extraction
[11/28 14:42:38   1257s]  Min pitch recieved = 2240 
[11/28 14:42:38   1257s] IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.
[11/28 14:42:38   1257s] 
[11/28 14:42:38   1257s] IQuantus Extraction engine initialization using 1 tech files:
[11/28 14:42:38   1257s] 	RC/icecaps.tch at temperature 25C . 
[11/28 14:42:38   1257s] 
[11/28 14:42:38   1257s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[11/28 14:42:39   1258s] Reading layer map file 'lefdef.layermap.cmd'.
[11/28 14:42:39   1258s] lef metal layer metal1 (1) mapped to tech layer ME1_C (6) 
[11/28 14:42:39   1258s] lef metal layer metal2 (2) mapped to tech layer ME2_C (8) 
[11/28 14:42:39   1258s] lef metal layer metal3 (3) mapped to tech layer ME3_C (10) 
[11/28 14:42:39   1258s] lef metal layer metal4 (4) mapped to tech layer ME4_C (12) 
[11/28 14:42:39   1258s] lef metal layer metal5 (5) mapped to tech layer ME5_C (14) 
[11/28 14:42:39   1258s] lef metal layer metal6 (6) mapped to tech layer ME6_C (18) 
[11/28 14:42:39   1258s] lef via layer via (2) mapped to tech layer VIA1 (7) 
[11/28 14:42:39   1258s] lef via layer via2 (3) mapped to tech layer VIA2 (9) 
[11/28 14:42:39   1258s] lef via layer via3 (4) mapped to tech layer VIA3 (11) 
[11/28 14:42:39   1258s] lef via layer via4 (5) mapped to tech layer VIA4 (13) 
[11/28 14:42:39   1258s] lef via layer via5 (6) mapped to tech layer VIA5 (16) 
[11/28 14:42:39   1258s] **WARN: (IMPEXT-1241):	No poly layer found in the layermap file, 'lefdef.layermap.cmd'.
[11/28 14:42:39   1258s] Type 'man IMPEXT-1241' for more detail.
[11/28 14:42:39   1258s] **WARN: (IMPEXT-1242):	No cut layer found between poly layer and first metal layer in layermap file 'lefdef.layermap.cmd'.
[11/28 14:42:39   1258s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[11/28 14:42:39   1258s] IQuantus Extraction engine initialized successfully.
[11/28 14:42:39   1258s] 
[11/28 14:42:39   1258s] Dumping IQuantus extraction options in file 'extLogDir/IQuantus_28-Nov-2024_14:40:03_231283_MbtNmu/extr.CHIP.extraction_options.log'.
[11/28 14:42:39   1258s] Initialization for IQuantus Incremental Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 2847.137M)
[11/28 14:42:39   1258s] QX tile count(x,y) : (15,15)
[11/28 14:42:39   1258s] FE-QX grid count(x,y) :  (47,47)
[11/28 14:42:39   1258s] Halo size : 11.094000 micron 
[11/28 14:42:39   1258s] 
[11/28 14:42:39   1258s]  IMPACTED Grid (8, 25) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (8, 26) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (8, 27) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (8, 28) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (9, 25) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (9, 26) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (9, 27) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (9, 28) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (10, 25) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (10, 26) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (10, 27) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (10, 28) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (11, 25) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (11, 26) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (11, 27) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (11, 28) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (12, 25) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (12, 26) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (12, 27) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (12, 28) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (14, 14) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (14, 15) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (14, 16) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (14, 17) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (14, 18) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (15, 14) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (15, 15) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (15, 16) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (15, 17) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (15, 18) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (16, 14) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (16, 15) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (16, 16) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (16, 17) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (16, 18) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (17, 14) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (17, 15) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (17, 16) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (17, 17) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (17, 18) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (26, 15) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (26, 16) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (26, 17) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (26, 18) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (26, 19) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (26, 20) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (27, 15) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (27, 16) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (27, 17) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (27, 18) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (27, 19) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (27, 20) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (27, 21) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (28, 15) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (28, 16) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (28, 17) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (28, 18) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (28, 19) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (28, 20) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (28, 21) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (28, 23) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (28, 24) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (28, 25) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (28, 26) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (29, 15) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (29, 16) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (29, 17) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (29, 18) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (29, 19) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (29, 20) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (29, 21) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (29, 22) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (29, 23) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (29, 24) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (29, 25) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (29, 26) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (30, 15) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (30, 16) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (30, 17) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (30, 18) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (30, 19) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (30, 20) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (30, 21) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (30, 22) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (30, 23) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (30, 24) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (30, 25) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (30, 26) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (31, 10) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (31, 11) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (31, 12) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (31, 13) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (31, 15) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (31, 16) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (31, 17) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (31, 18) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (31, 19) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (31, 20) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (31, 21) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (31, 22) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (31, 23) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (31, 24) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (31, 25) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (31, 26) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (32, 10) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (32, 11) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (32, 12) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (32, 13) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (32, 16) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (32, 17) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (32, 18) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (32, 19) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (32, 23) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (32, 24) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (32, 25) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (32, 26) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (33, 10) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (33, 11) - Having subGrids
[11/28 14:42:39   1258s]  DIRTY Grid (33, 12) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (33, 13) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (34, 10) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (34, 11) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (34, 12) - Having subGrids
[11/28 14:42:39   1258s]  IMPACTED Grid (34, 13) - Having subGrids
[11/28 14:42:39   1258s]  Dirty Grids = 44  Impacted Grids = 80  
[11/28 14:42:39   1258s] 
[11/28 14:42:39   1258s] Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2847.211M)
[11/28 14:42:40   1259s] Geometry processing of nets STARTED.................... DONE (NETS: 4891  Geometries: 88560  CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2851.367M)
[11/28 14:42:41   1259s] 
[11/28 14:42:41   1259s] Extraction of Geometries STARTED.
[11/28 14:42:41   1259s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[11/28 14:42:52   1270s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[11/28 14:42:52   1270s] Extraction of Geometries DONE (NETS: 4889  CPU Time: 0:00:11.1  Real Time: 0:00:11.0  MEM: 2876.820M)
[11/28 14:42:52   1270s] 
[11/28 14:42:52   1270s] Parasitic Stitching STARTED
[11/28 14:42:52   1270s] Opening parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d' for reading (mem: 2876.820M)
[11/28 14:42:53   1271s] Creating parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn_new_incr.rcdb.d' for storing RC.
[11/28 14:42:53   1271s] .......................
[11/28 14:42:54   1272s] Number of nets added/deleted/changed/impacted is 0/0/38/2336 respectively. Log file is 'extLogDir/IQuantus_28-Nov-2024_14:40:03_231283_MbtNmu/extr.CHIP.1.modifiedParasiticNets.log.gz'.
[11/28 14:42:54   1272s] Closing parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d': 27167 access done (mem: 2873.562M)
[11/28 14:42:54   1272s] Number of Extracted Resistors     : 436708
[11/28 14:42:54   1272s] Number of Extracted Ground Caps   : 461339
[11/28 14:42:54   1272s] Number of Extracted Coupling Caps : 310135
[11/28 14:42:54   1272s] Parasitic Stitching DONE (Nets: 24610  CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 2873.562M)
[11/28 14:42:54   1272s] 
[11/28 14:42:54   1272s] IQuantus Extraction engine is being closed... 
[11/28 14:42:54   1272s] +----------------------------------------------------------------------------------------+
[11/28 14:42:54   1272s] |                                Incremental Extraction Statistics                       |
[11/28 14:42:54   1272s] +--+----------------------+----------------------+---------------------------------------+
[11/28 14:42:54   1272s] |S.|         Nets         | Nets with Parasitic  |          Extraction CpuTime           |
[11/28 14:42:54   1272s] |No| Total   Added Deleted| Total   New-RC New-C |Extraction RC-Network Others    Total  |
[11/28 14:42:54   1272s] +--+--------+------+------+--------+------+------+---------+---------+---------+---------+
[11/28 14:42:54   1272s] | 0|   24637|     0|     0|   24610|     0|     0|0:00:51.8|0:00:01.4|0:00:06.8|  0:01:00|
[11/28 14:42:54   1272s] | 1|   24637|     0|     0|   24610|    38|  2336|0:00:11.1|0:00:01.6|0:00:03.1|0:00:15.9|
[11/28 14:42:54   1272s] +--+--------+------+------+--------+------+------+---------+---------+---------+---------+
[11/28 14:42:54   1272s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2873.559M)
[11/28 14:42:54   1272s] Opening parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d' for reading (mem: 2873.559M)
[11/28 14:42:54   1272s] processing rcdb (/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d) for hinst (top) of cell (CHIP);
[11/28 14:42:55   1273s] Closing parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d': 0 access done (mem: 2873.559M)
[11/28 14:42:55   1273s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=2873.559M)
[11/28 14:42:55   1273s] IQuantus Incremental Extraction DONE (CPU Time: 0:00:16.5  Real Time: 0:00:18.0  MEM: 2873.559M)
[11/28 14:42:55   1273s] **optDesign ... cpu = 0:00:58, real = 0:01:01, mem = 1997.3M, totSessionCpu=0:21:13 **
[11/28 14:42:55   1273s] Starting delay calculation for Setup views
[11/28 14:42:55   1273s] AAE_INFO: resetNetProps viewIdx 0 
[11/28 14:42:55   1273s] Starting SI iteration 1 using Infinite Timing Windows
[11/28 14:42:55   1273s] #################################################################################
[11/28 14:42:55   1273s] # Design Stage: PostRoute
[11/28 14:42:55   1273s] # Design Name: CHIP
[11/28 14:42:55   1273s] # Design Mode: 180nm
[11/28 14:42:55   1273s] # Analysis Mode: MMMC OCV 
[11/28 14:42:55   1273s] # Parasitics Mode: SPEF/RCDB 
[11/28 14:42:55   1273s] # Signoff Settings: SI On 
[11/28 14:42:55   1273s] #################################################################################
[11/28 14:42:56   1274s] AAE_INFO: 1 threads acquired from CTE.
[11/28 14:42:56   1274s] Setting infinite Tws ...
[11/28 14:42:56   1274s] First Iteration Infinite Tw... 
[11/28 14:42:56   1274s] Calculate early delays in OCV mode...
[11/28 14:42:56   1274s] Calculate late delays in OCV mode...
[11/28 14:42:56   1274s] Topological Sorting (REAL = 0:00:00.0, MEM = 2848.1M, InitMEM = 2844.7M)
[11/28 14:42:56   1274s] Start delay calculation (fullDC) (1 T). (MEM=2848.1)
[11/28 14:42:56   1274s] 
[11/28 14:42:56   1274s] Trim Metal Layers:
[11/28 14:42:56   1274s] LayerId::1 widthSet size::4
[11/28 14:42:56   1274s] LayerId::2 widthSet size::4
[11/28 14:42:56   1274s] LayerId::3 widthSet size::4
[11/28 14:42:56   1274s] LayerId::4 widthSet size::4
[11/28 14:42:56   1274s] LayerId::5 widthSet size::4
[11/28 14:42:56   1274s] LayerId::6 widthSet size::2
[11/28 14:42:56   1274s] eee: pegSigSF::1.070000
[11/28 14:42:56   1274s] Initializing multi-corner capacitance tables ... 
[11/28 14:42:56   1274s] Initializing multi-corner resistance tables ...
[11/28 14:42:56   1274s] eee: l::1 avDens::0.140340 usedTrk::5215.088086 availTrk::37160.276853 sigTrk::5215.088086
[11/28 14:42:56   1274s] eee: l::2 avDens::0.204983 usedTrk::7750.764282 availTrk::37811.726844 sigTrk::7750.764282
[11/28 14:42:56   1274s] eee: l::3 avDens::0.241392 usedTrk::10084.223014 availTrk::41775.238520 sigTrk::10084.223014
[11/28 14:42:56   1274s] eee: l::4 avDens::0.394886 usedTrk::11947.009535 availTrk::30254.335587 sigTrk::11947.009535
[11/28 14:42:56   1274s] eee: l::5 avDens::0.342241 usedTrk::12413.080751 availTrk::36270.000000 sigTrk::12413.080751
[11/28 14:42:56   1274s] eee: l::6 avDens::0.441017 usedTrk::3029.361905 availTrk::6869.032258 sigTrk::3029.361905
[11/28 14:42:56   1274s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.511051 ; uaWl: 1.000000 ; uaWlH: 0.616352 ; aWlH: 0.000000 ; Pmax: 0.925800 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 77 ; 
[11/28 14:42:56   1274s] End AAE Lib Interpolated Model. (MEM=2848.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:42:56   1274s] Opening parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d' for reading (mem: 2848.098M)
[11/28 14:42:56   1274s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2848.1M)
[11/28 14:43:02   1280s] Total number of fetched objects 24651
[11/28 14:43:02   1280s] AAE_INFO-618: Total number of nets in the design is 24639,  100.0 percent of the nets selected for SI analysis
[11/28 14:43:03   1281s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[11/28 14:43:03   1281s] End delay calculation. (MEM=2863.78 CPU=0:00:06.2 REAL=0:00:07.0)
[11/28 14:43:03   1281s] End delay calculation (fullDC). (MEM=2863.78 CPU=0:00:06.9 REAL=0:00:07.0)
[11/28 14:43:03   1281s] *** CDM Built up (cpu=0:00:07.5  real=0:00:08.0  mem= 2863.8M) ***
[11/28 14:43:03   1281s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2863.8M)
[11/28 14:43:03   1281s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/28 14:43:03   1281s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2863.8M)
[11/28 14:43:03   1281s] Starting SI iteration 2
[11/28 14:43:03   1281s] Calculate early delays in OCV mode...
[11/28 14:43:03   1281s] Calculate late delays in OCV mode...
[11/28 14:43:03   1281s] Start delay calculation (fullDC) (1 T). (MEM=2823.89)
[11/28 14:43:03   1281s] End AAE Lib Interpolated Model. (MEM=2823.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:43:05   1283s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[11/28 14:43:05   1283s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 24651. 
[11/28 14:43:05   1283s] Total number of fetched objects 24651
[11/28 14:43:05   1283s] AAE_INFO-618: Total number of nets in the design is 24639,  14.1 percent of the nets selected for SI analysis
[11/28 14:43:05   1283s] End delay calculation. (MEM=2862.05 CPU=0:00:01.7 REAL=0:00:02.0)
[11/28 14:43:05   1283s] End delay calculation (fullDC). (MEM=2862.05 CPU=0:00:01.8 REAL=0:00:02.0)
[11/28 14:43:05   1283s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 2862.1M) ***
[11/28 14:43:06   1284s] *** Done Building Timing Graph (cpu=0:00:11.1 real=0:00:11.0 totSessionCpu=0:21:24 mem=2862.1M)
[11/28 14:43:06   1284s] End AAE Lib Interpolated Model. (MEM=2862.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:43:06   1284s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2862.1M
[11/28 14:43:06   1284s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.017, MEM:2862.1M
[11/28 14:43:07   1285s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.052  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.954%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:10, real = 0:01:13, mem = 2057.7M, totSessionCpu=0:21:25 **
[11/28 14:43:07   1285s] Executing marking Critical Nets1
[11/28 14:43:07   1285s] **INFO: flowCheckPoint #5 OptimizationRecovery
[11/28 14:43:07   1285s] *** Timing Is met
[11/28 14:43:07   1285s] *** Check timing (0:00:00.0)
[11/28 14:43:07   1285s] Running postRoute recovery in postEcoRoute mode
[11/28 14:43:07   1285s] **optDesign ... cpu = 0:01:10, real = 0:01:13, mem = 2057.7M, totSessionCpu=0:21:25 **
[11/28 14:43:07   1285s]   Timing/DRV Snapshot: (TGT)
[11/28 14:43:07   1285s]      Weighted WNS: 0.000
[11/28 14:43:07   1285s]       All  PG WNS: 0.000
[11/28 14:43:07   1285s]       High PG WNS: 0.000
[11/28 14:43:07   1285s]       All  PG TNS: 0.000
[11/28 14:43:07   1285s]       High PG TNS: 0.000
[11/28 14:43:07   1285s]       Low  PG TNS: 0.000
[11/28 14:43:07   1285s]          Tran DRV: 0 (0)
[11/28 14:43:07   1285s]           Cap DRV: 0 (0)
[11/28 14:43:07   1285s]        Fanout DRV: 0 (0)
[11/28 14:43:07   1285s]            Glitch: 0 (0)
[11/28 14:43:07   1285s]    Category Slack: { [L, 0.028] [H, 0.028] }
[11/28 14:43:07   1285s] 
[11/28 14:43:07   1285s] Checking setup slack degradation ...
[11/28 14:43:07   1285s] 
[11/28 14:43:07   1285s] Recovery Manager:
[11/28 14:43:07   1285s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[11/28 14:43:07   1285s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[11/28 14:43:07   1285s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[11/28 14:43:07   1285s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[11/28 14:43:07   1285s] 
[11/28 14:43:07   1285s] Checking DRV degradation...
[11/28 14:43:07   1285s] 
[11/28 14:43:07   1285s] Recovery Manager:
[11/28 14:43:07   1285s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/28 14:43:07   1285s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/28 14:43:07   1285s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/28 14:43:07   1285s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/28 14:43:07   1285s] 
[11/28 14:43:07   1285s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/28 14:43:07   1285s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2839.32M, totSessionCpu=0:21:26).
[11/28 14:43:07   1285s] **optDesign ... cpu = 0:01:11, real = 0:01:13, mem = 2057.7M, totSessionCpu=0:21:26 **
[11/28 14:43:07   1285s] 
[11/28 14:43:07   1285s] Latch borrow mode reset to max_borrow
[11/28 14:43:08   1286s] **INFO: flowCheckPoint #6 FinalSummary
[11/28 14:43:08   1286s] Reported timing to dir ./timingReports
[11/28 14:43:08   1286s] **optDesign ... cpu = 0:01:11, real = 0:01:14, mem = 2057.7M, totSessionCpu=0:21:26 **
[11/28 14:43:08   1286s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2839.3M
[11/28 14:43:08   1286s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.014, MEM:2839.3M
[11/28 14:43:10   1287s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.052  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.954%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:13, real = 0:01:16, mem = 2057.7M, totSessionCpu=0:21:28 **
[11/28 14:43:10   1287s]  ReSet Options after AAE Based Opt flow 
[11/28 14:43:10   1287s] 
[11/28 14:43:10   1287s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:43:10   1287s] Deleting Lib Analyzer.
[11/28 14:43:10   1287s] 
[11/28 14:43:10   1287s] TimeStamp Deleting Cell Server End ...
[11/28 14:43:10   1287s] *** Finished optDesign ***
[11/28 14:43:10   1287s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/28 14:43:10   1287s] Info: pop threads available for lower-level modules during optimization.
[11/28 14:43:10   1287s] Info: Destroy the CCOpt slew target map.
[11/28 14:43:10   1287s] clean pInstBBox. size 0
[11/28 14:43:10   1287s] All LLGs are deleted
[11/28 14:43:10   1287s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2839.3M
[11/28 14:43:10   1287s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2839.3M
[11/28 14:43:10   1287s] *** optDesign #2 [finish] : cpu/real = 0:01:12.4/0:01:16.4 (0.9), totSession cpu/real = 0:21:27.9/0:42:05.4 (0.5), mem = 2839.3M
[11/28 14:43:10   1287s] 
[11/28 14:43:10   1287s] =============================================================================================
[11/28 14:43:10   1287s]  Final TAT Report for optDesign #2                                              20.15-s105_1
[11/28 14:43:10   1287s] =============================================================================================
[11/28 14:43:10   1287s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:43:10   1287s] ---------------------------------------------------------------------------------------------
[11/28 14:43:10   1287s] [ InitOpt                ]      1   0:00:02.5  (   3.3 % )     0:00:02.7 /  0:00:02.7    1.0
[11/28 14:43:10   1287s] [ WnsOpt                 ]      1   0:00:03.8  (   5.0 % )     0:00:03.8 /  0:00:03.8    1.0
[11/28 14:43:10   1287s] [ DrvOpt                 ]      1   0:00:04.7  (   6.1 % )     0:00:04.7 /  0:00:04.7    1.0
[11/28 14:43:10   1287s] [ ClockDrv               ]      1   0:00:02.0  (   2.6 % )     0:00:02.0 /  0:00:02.0    1.0
[11/28 14:43:10   1287s] [ ViewPruning            ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/28 14:43:10   1287s] [ CheckPlace             ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:43:10   1287s] [ RefinePlace            ]      1   0:00:00.5  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
[11/28 14:43:10   1287s] [ LayerAssignment        ]      2   0:00:00.7  (   1.0 % )     0:00:00.7 /  0:00:00.7    1.0
[11/28 14:43:10   1287s] [ EcoRoute               ]      1   0:00:13.5  (  17.7 % )     0:00:13.5 /  0:00:13.5    1.0
[11/28 14:43:10   1287s] [ ExtractRC              ]      2   0:00:19.6  (  25.7 % )     0:00:19.6 /  0:00:17.2    0.9
[11/28 14:43:10   1287s] [ TimingUpdate           ]     13   0:00:01.7  (   2.2 % )     0:00:11.9 /  0:00:12.0    1.0
[11/28 14:43:10   1287s] [ FullDelayCalc          ]      1   0:00:10.3  (  13.5 % )     0:00:10.3 /  0:00:10.3    1.0
[11/28 14:43:10   1287s] [ BuildHoldData          ]      1   0:00:01.2  (   1.6 % )     0:00:08.5 /  0:00:07.7    0.9
[11/28 14:43:10   1287s] [ QThreadWait            ]      1   0:00:06.7  (   8.7 % )     0:00:06.7 /  0:00:06.0      *
[11/28 14:43:10   1287s] [ OptSummaryReport       ]      5   0:00:00.2  (   0.3 % )     0:00:04.7 /  0:00:03.7    0.8
[11/28 14:43:10   1287s] [ TimingReport           ]      5   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:43:10   1287s] [ DrvReport              ]      9   0:00:05.4  (   7.0 % )     0:00:05.4 /  0:00:04.5    0.8
[11/28 14:43:10   1287s] [ GenerateReports        ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 14:43:10   1287s] [ SlackTraversorInit     ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.3    1.0
[11/28 14:43:10   1287s] [ LibAnalyzerInit        ]      1   0:00:01.3  (   1.7 % )     0:00:01.3 /  0:00:01.3    1.0
[11/28 14:43:10   1287s] [ MISC                   ]          0:00:01.1  (   1.5 % )     0:00:01.1 /  0:00:01.1    1.0
[11/28 14:43:10   1287s] ---------------------------------------------------------------------------------------------
[11/28 14:43:10   1287s]  optDesign #2 TOTAL                 0:01:16.4  ( 100.0 % )     0:01:16.4 /  0:01:12.4    0.9
[11/28 14:43:10   1287s] ---------------------------------------------------------------------------------------------
[11/28 14:43:10   1287s] 
[11/28 14:43:47   1289s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/28 14:43:47   1289s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[11/28 14:43:47   1289s] *** timeDesign #7 [begin] : totSession cpu/real = 0:21:30.0/0:42:42.2 (0.5), mem = 2839.3M
[11/28 14:43:47   1290s]  Reset EOS DB
[11/28 14:43:47   1290s] Ignoring AAE DB Resetting ...
[11/28 14:43:47   1290s] Closing parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d': 24610 access done (mem: 2839.324M)
[11/28 14:43:47   1290s] Extraction called for design 'CHIP' of instances=22339 and nets=24639 using extraction engine 'postRoute' at effort level 'high' .
[11/28 14:43:47   1290s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'CHIP'. Number of corners is 1.
[11/28 14:43:48   1290s] No changed net or region found. No need to perform incremental extraction.
[11/28 14:43:49   1291s] Effort level <high> specified for reg2reg path_group
[11/28 14:43:49   1291s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2835.5M
[11/28 14:43:49   1291s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2835.5M
[11/28 14:43:49   1291s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2835.5M
[11/28 14:43:49   1291s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:2835.5M
[11/28 14:43:49   1291s] Fast DP-INIT is on for default
[11/28 14:43:49   1291s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2835.5M
[11/28 14:43:49   1291s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.022, MEM:2835.5M
[11/28 14:43:49   1291s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2835.5M
[11/28 14:43:49   1291s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2835.5M
[11/28 14:43:52   1293s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.052  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:43:52   1293s] Density: 88.954%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir timingReports
[11/28 14:43:52   1293s] Total CPU time: 3.25 sec
[11/28 14:43:52   1293s] Total Real time: 5.0 sec
[11/28 14:43:52   1293s] Total Memory Usage: 2833.535156 Mbytes
[11/28 14:43:52   1293s] Info: pop threads available for lower-level modules during optimization.
[11/28 14:43:52   1293s] Reset AAE Options
[11/28 14:43:52   1293s] *** timeDesign #7 [finish] : cpu/real = 0:00:03.2/0:00:04.7 (0.7), totSession cpu/real = 0:21:33.2/0:42:47.0 (0.5), mem = 2833.5M
[11/28 14:43:52   1293s] 
[11/28 14:43:52   1293s] =============================================================================================
[11/28 14:43:52   1293s]  Final TAT Report for timeDesign #7                                             20.15-s105_1
[11/28 14:43:52   1293s] =============================================================================================
[11/28 14:43:52   1293s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:43:52   1293s] ---------------------------------------------------------------------------------------------
[11/28 14:43:52   1293s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:43:52   1293s] [ ExtractRC              ]      1   0:00:01.3  (  26.6 % )     0:00:01.3 /  0:00:00.7    0.6
[11/28 14:43:52   1293s] [ TimingUpdate           ]      2   0:00:00.7  (  13.8 % )     0:00:00.7 /  0:00:00.7    1.0
[11/28 14:43:52   1293s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.3 % )     0:00:02.7 /  0:00:01.8    0.7
[11/28 14:43:52   1293s] [ TimingReport           ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 14:43:52   1293s] [ DrvReport              ]      1   0:00:02.0  (  42.5 % )     0:00:02.0 /  0:00:01.1    0.5
[11/28 14:43:52   1293s] [ GenerateReports        ]      1   0:00:00.3  (   6.1 % )     0:00:00.3 /  0:00:00.3    0.9
[11/28 14:43:52   1293s] [ MISC                   ]          0:00:00.4  (   8.2 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:43:52   1293s] ---------------------------------------------------------------------------------------------
[11/28 14:43:52   1293s]  timeDesign #7 TOTAL                0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:03.2    0.7
[11/28 14:43:52   1293s] ---------------------------------------------------------------------------------------------
[11/28 14:43:52   1293s] 
[11/28 14:44:23   1295s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/28 14:44:23   1295s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[11/28 14:44:23   1295s] *** timeDesign #8 [begin] : totSession cpu/real = 0:21:35.5/0:43:17.9 (0.5), mem = 2835.1M
[11/28 14:44:23   1295s]  Reset EOS DB
[11/28 14:44:23   1295s] Ignoring AAE DB Resetting ...
[11/28 14:44:23   1295s] Extraction called for design 'CHIP' of instances=22339 and nets=24639 using extraction engine 'postRoute' at effort level 'high' .
[11/28 14:44:23   1295s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'CHIP'. Number of corners is 1.
[11/28 14:44:24   1296s] No changed net or region found. No need to perform incremental extraction.
[11/28 14:44:24   1296s] Effort level <high> specified for reg2reg path_group
[11/28 14:44:25   1297s] All LLGs are deleted
[11/28 14:44:25   1297s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2816.8M
[11/28 14:44:25   1297s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2816.8M
[11/28 14:44:25   1297s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2816.8M
[11/28 14:44:25   1297s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2816.8M
[11/28 14:44:25   1297s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2816.8M
[11/28 14:44:25   1297s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:2816.8M
[11/28 14:44:25   1297s] Fast DP-INIT is on for default
[11/28 14:44:25   1297s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:2816.8M
[11/28 14:44:25   1297s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2816.8M
[11/28 14:44:25   1297s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2816.8M
[11/28 14:44:25   1297s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:2816.8M
[11/28 14:44:25   1297s] Starting delay calculation for Hold views
[11/28 14:44:25   1297s] AAE_INFO: resetNetProps viewIdx 1 
[11/28 14:44:25   1297s] Starting SI iteration 1 using Infinite Timing Windows
[11/28 14:44:25   1297s] #################################################################################
[11/28 14:44:25   1297s] # Design Stage: PostRoute
[11/28 14:44:25   1297s] # Design Name: CHIP
[11/28 14:44:25   1297s] # Design Mode: 180nm
[11/28 14:44:25   1297s] # Analysis Mode: MMMC OCV 
[11/28 14:44:25   1297s] # Parasitics Mode: SPEF/RCDB 
[11/28 14:44:25   1297s] # Signoff Settings: SI On 
[11/28 14:44:25   1297s] #################################################################################
[11/28 14:44:25   1297s] AAE_INFO: 1 threads acquired from CTE.
[11/28 14:44:25   1297s] Setting infinite Tws ...
[11/28 14:44:25   1297s] First Iteration Infinite Tw... 
[11/28 14:44:25   1297s] Calculate late delays in OCV mode...
[11/28 14:44:25   1297s] Calculate early delays in OCV mode...
[11/28 14:44:25   1297s] Topological Sorting (REAL = 0:00:00.0, MEM = 2827.8M, InitMEM = 2824.4M)
[11/28 14:44:25   1297s] Start delay calculation (fullDC) (1 T). (MEM=2827.82)
[11/28 14:44:25   1297s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[11/28 14:44:25   1297s] End AAE Lib Interpolated Model. (MEM=2827.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:44:25   1297s] Opening parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d' for reading (mem: 2827.816M)
[11/28 14:44:25   1297s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2844.6M)
[11/28 14:44:32   1304s] Total number of fetched objects 24651
[11/28 14:44:32   1304s] AAE_INFO-618: Total number of nets in the design is 24639,  100.0 percent of the nets selected for SI analysis
[11/28 14:44:32   1304s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 14:44:32   1304s] End delay calculation. (MEM=2860.25 CPU=0:00:06.5 REAL=0:00:06.0)
[11/28 14:44:32   1304s] End delay calculation (fullDC). (MEM=2860.25 CPU=0:00:07.0 REAL=0:00:07.0)
[11/28 14:44:32   1304s] *** CDM Built up (cpu=0:00:07.1  real=0:00:07.0  mem= 2860.2M) ***
[11/28 14:44:33   1304s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2860.2M)
[11/28 14:44:33   1304s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/28 14:44:33   1305s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2860.2M)
[11/28 14:44:33   1305s] Starting SI iteration 2
[11/28 14:44:33   1305s] Calculate late delays in OCV mode...
[11/28 14:44:33   1305s] Calculate early delays in OCV mode...
[11/28 14:44:33   1305s] Start delay calculation (fullDC) (1 T). (MEM=2823.36)
[11/28 14:44:33   1305s] End AAE Lib Interpolated Model. (MEM=2823.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:44:33   1305s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
[11/28 14:44:33   1305s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 24651. 
[11/28 14:44:33   1305s] Total number of fetched objects 24651
[11/28 14:44:33   1305s] AAE_INFO-618: Total number of nets in the design is 24639,  0.6 percent of the nets selected for SI analysis
[11/28 14:44:33   1305s] End delay calculation. (MEM=2861.52 CPU=0:00:00.2 REAL=0:00:00.0)
[11/28 14:44:33   1305s] End delay calculation (fullDC). (MEM=2861.52 CPU=0:00:00.3 REAL=0:00:00.0)
[11/28 14:44:33   1305s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2861.5M) ***
[11/28 14:44:34   1305s] *** Done Building Timing Graph (cpu=0:00:08.8 real=0:00:09.0 totSessionCpu=0:21:46 mem=2861.5M)
[11/28 14:44:34   1306s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 av_func_mode_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.071  |  0.163  | -0.071  |
|           TNS (ns):| -1.739  |  0.000  | -1.739  |
|    Violating Paths:|   47    |    0    |   47    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:44:34   1306s] Density: 88.954%
------------------------------------------------------------------
Reported timing to dir timingReports
[11/28 14:44:34   1306s] Total CPU time: 10.89 sec
[11/28 14:44:34   1306s] Total Real time: 11.0 sec
[11/28 14:44:34   1306s] Total Memory Usage: 2792.785156 Mbytes
[11/28 14:44:34   1306s] Reset AAE Options
[11/28 14:44:34   1306s] *** timeDesign #8 [finish] : cpu/real = 0:00:10.9/0:00:11.4 (1.0), totSession cpu/real = 0:21:46.3/0:43:29.2 (0.5), mem = 2792.8M
[11/28 14:44:34   1306s] 
[11/28 14:44:34   1306s] =============================================================================================
[11/28 14:44:34   1306s]  Final TAT Report for timeDesign #8                                             20.15-s105_1
[11/28 14:44:34   1306s] =============================================================================================
[11/28 14:44:34   1306s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:44:34   1306s] ---------------------------------------------------------------------------------------------
[11/28 14:44:34   1306s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:44:34   1306s] [ ExtractRC              ]      1   0:00:01.3  (  11.7 % )     0:00:01.3 /  0:00:00.8    0.6
[11/28 14:44:34   1306s] [ TimingUpdate           ]      1   0:00:00.4  (   3.4 % )     0:00:08.7 /  0:00:08.8    1.0
[11/28 14:44:34   1306s] [ FullDelayCalc          ]      1   0:00:08.4  (  73.6 % )     0:00:08.4 /  0:00:08.4    1.0
[11/28 14:44:34   1306s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.4 % )     0:00:09.1 /  0:00:09.1    1.0
[11/28 14:44:34   1306s] [ TimingReport           ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:44:34   1306s] [ GenerateReports        ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    0.8
[11/28 14:44:34   1306s] [ MISC                   ]          0:00:00.9  (   8.2 % )     0:00:00.9 /  0:00:00.9    1.0
[11/28 14:44:34   1306s] ---------------------------------------------------------------------------------------------
[11/28 14:44:34   1306s]  timeDesign #8 TOTAL                0:00:11.4  ( 100.0 % )     0:00:11.4 /  0:00:10.9    1.0
[11/28 14:44:34   1306s] ---------------------------------------------------------------------------------------------
[11/28 14:44:34   1306s] 
[11/28 14:45:02   1307s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[11/28 14:45:02   1307s] <CMD> optDesign -postRoute -hold
[11/28 14:45:02   1307s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1994.8M, totSessionCpu=0:21:48 **
[11/28 14:45:02   1307s] **INFO: User settings:
[11/28 14:45:02   1307s] setNanoRouteMode -drouteEndIteration                            100
[11/28 14:45:02   1307s] setNanoRouteMode -drouteStartIteration                          0
[11/28 14:45:02   1307s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[11/28 14:45:02   1307s] setNanoRouteMode -extractThirdPartyCompatible                   false
[11/28 14:45:02   1307s] setNanoRouteMode -grouteExpTdStdDelay                           53.6
[11/28 14:45:02   1307s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[11/28 14:45:02   1307s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[11/28 14:45:02   1307s] setNanoRouteMode -routeBottomRoutingLayer                       1
[11/28 14:45:02   1307s] setNanoRouteMode -routeInsertAntennaDiode                       true
[11/28 14:45:02   1307s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[11/28 14:45:02   1307s] setNanoRouteMode -routeTdrEffort                                10
[11/28 14:45:02   1307s] setNanoRouteMode -routeTopRoutingLayer                          6
[11/28 14:45:02   1307s] setNanoRouteMode -routeWithEco                                  true
[11/28 14:45:02   1307s] setNanoRouteMode -routeWithSiDriven                             true
[11/28 14:45:02   1307s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[11/28 14:45:02   1307s] setNanoRouteMode -routeWithTimingDriven                         true
[11/28 14:45:02   1307s] setNanoRouteMode -timingEngine                                  {}
[11/28 14:45:02   1307s] setDesignMode -process                                          180
[11/28 14:45:02   1307s] setExtractRCMode -capFilterMode                                 relOnly
[11/28 14:45:02   1307s] setExtractRCMode -coupled                                       true
[11/28 14:45:02   1307s] setExtractRCMode -coupling_c_th                                 3
[11/28 14:45:02   1307s] setExtractRCMode -effortLevel                                   high
[11/28 14:45:02   1307s] setExtractRCMode -engine                                        postRoute
[11/28 14:45:02   1307s] setExtractRCMode -lefTechFileMap                                lefdef.layermap.cmd
[11/28 14:45:02   1307s] setExtractRCMode -noCleanRCDB                                   true
[11/28 14:45:02   1307s] setExtractRCMode -nrNetInMemory                                 100000
[11/28 14:45:02   1307s] setExtractRCMode -relative_c_th                                 0.03
[11/28 14:45:02   1307s] setExtractRCMode -total_c_th                                    5
[11/28 14:45:02   1307s] setUsefulSkewMode -ecoRoute                                     false
[11/28 14:45:02   1307s] setDelayCalMode -enable_high_fanout                             true
[11/28 14:45:02   1307s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[11/28 14:45:02   1307s] setDelayCalMode -engine                                         aae
[11/28 14:45:02   1307s] setDelayCalMode -ignoreNetLoad                                  false
[11/28 14:45:02   1307s] setDelayCalMode -SIAware                                        true
[11/28 14:45:02   1307s] setDelayCalMode -socv_accuracy_mode                             low
[11/28 14:45:02   1307s] setOptMode -activeSetupViews                                    { av_func_mode_max }
[11/28 14:45:02   1307s] setOptMode -autoSetupViews                                      { av_func_mode_max}
[11/28 14:45:02   1307s] setOptMode -autoTDGRSetupViews                                  { av_func_mode_max}
[11/28 14:45:02   1307s] setOptMode -deleteInst                                          true
[11/28 14:45:02   1307s] setOptMode -drcMargin                                           0
[11/28 14:45:02   1307s] setOptMode -fixCap                                              true
[11/28 14:45:02   1307s] setOptMode -fixDrc                                              true
[11/28 14:45:02   1307s] setOptMode -fixFanoutLoad                                       true
[11/28 14:45:02   1307s] setOptMode -fixTran                                             true
[11/28 14:45:02   1307s] setOptMode -optimizeFF                                          true
[11/28 14:45:02   1307s] setOptMode -preserveAllSequential                               false
[11/28 14:45:02   1307s] setOptMode -setupTargetSlack                                    0
[11/28 14:45:02   1307s] setSIMode -separate_delta_delay_on_data                         true
[11/28 14:45:02   1307s] setSIMode -si_reselection                                       slack
[11/28 14:45:02   1307s] setPlaceMode -place_design_floorplan_mode                       false
[11/28 14:45:02   1307s] setPlaceMode -place_detail_preroute_as_obs                      {2 3}
[11/28 14:45:02   1307s] setAnalysisMode -analysisType                                   onChipVariation
[11/28 14:45:02   1307s] setAnalysisMode -checkType                                      setup
[11/28 14:45:02   1307s] setAnalysisMode -clkSrcPath                                     true
[11/28 14:45:02   1307s] setAnalysisMode -clockGatingCheck                               true
[11/28 14:45:02   1307s] setAnalysisMode -clockPropagation                               sdcControl
[11/28 14:45:02   1307s] setAnalysisMode -cppr                                           none
[11/28 14:45:02   1307s] setAnalysisMode -enableMultipleDriveNet                         true
[11/28 14:45:02   1307s] setAnalysisMode -log                                            true
[11/28 14:45:02   1307s] setAnalysisMode -sequentialConstProp                            false
[11/28 14:45:02   1307s] setAnalysisMode -skew                                           true
[11/28 14:45:02   1307s] setAnalysisMode -timeBorrowing                                  true
[11/28 14:45:02   1307s] setAnalysisMode -timingSelfLoopsNoSkew                          false
[11/28 14:45:02   1307s] setAnalysisMode -usefulSkew                                     true
[11/28 14:45:02   1307s] setAnalysisMode -useOutputPinCap                                true
[11/28 14:45:02   1307s] setAnalysisMode -virtualIPO                                     false
[11/28 14:45:02   1307s] setAnalysisMode -warn                                           true
[11/28 14:45:02   1307s] 
[11/28 14:45:02   1307s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/28 14:45:02   1307s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/28 14:45:02   1307s] GigaOpt running with 1 threads.
[11/28 14:45:02   1307s] Info: 1 threads available for lower-level modules during optimization.
[11/28 14:45:02   1308s] 
[11/28 14:45:02   1308s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:45:02   1308s] Summary for sequential cells identification: 
[11/28 14:45:02   1308s]   Identified SBFF number: 42
[11/28 14:45:02   1308s]   Identified MBFF number: 0
[11/28 14:45:02   1308s]   Identified SB Latch number: 0
[11/28 14:45:02   1308s]   Identified MB Latch number: 0
[11/28 14:45:02   1308s]   Not identified SBFF number: 10
[11/28 14:45:02   1308s]   Not identified MBFF number: 0
[11/28 14:45:02   1308s]   Not identified SB Latch number: 0
[11/28 14:45:02   1308s]   Not identified MB Latch number: 0
[11/28 14:45:02   1308s]   Number of sequential cells which are not FFs: 27
[11/28 14:45:02   1308s]  Visiting view : av_func_mode_max
[11/28 14:45:02   1308s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:45:02   1308s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:45:02   1308s]  Visiting view : av_func_mode_min
[11/28 14:45:02   1308s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:45:02   1308s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:45:02   1308s] TLC MultiMap info (StdDelay):
[11/28 14:45:02   1308s]   : Delay_Corner_min + lib_min + 0 + no RcCorner := 20.6ps
[11/28 14:45:02   1308s]   : Delay_Corner_min + lib_min + 0 + RC_Corner := 22.5ps
[11/28 14:45:02   1308s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[11/28 14:45:02   1308s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[11/28 14:45:02   1308s]  Setting StdDelay to: 53.6ps
[11/28 14:45:02   1308s] 
[11/28 14:45:02   1308s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:45:02   1308s] Need call spDPlaceInit before registerPrioInstLoc.
[11/28 14:45:02   1308s] *** optDesign #3 [begin] : totSession cpu/real = 0:21:48.5/0:43:57.5 (0.5), mem = 2806.3M
[11/28 14:45:02   1308s] *** InitOpt #5 [begin] : totSession cpu/real = 0:21:48.5/0:43:57.5 (0.5), mem = 2806.3M
[11/28 14:45:02   1308s] OPERPROF: Starting DPlace-Init at level 1, MEM:2806.3M
[11/28 14:45:02   1308s] z: 2, totalTracks: 1
[11/28 14:45:02   1308s] z: 4, totalTracks: 1
[11/28 14:45:02   1308s] z: 6, totalTracks: 1
[11/28 14:45:02   1308s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:45:02   1308s] All LLGs are deleted
[11/28 14:45:02   1308s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2806.3M
[11/28 14:45:02   1308s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2806.3M
[11/28 14:45:02   1308s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2806.3M
[11/28 14:45:02   1308s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2806.3M
[11/28 14:45:02   1308s] Core basic site is core_5040
[11/28 14:45:02   1308s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2806.3M
[11/28 14:45:02   1308s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.006, MEM:2806.3M
[11/28 14:45:02   1308s] Fast DP-INIT is on for default
[11/28 14:45:02   1308s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 14:45:02   1308s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.023, MEM:2806.3M
[11/28 14:45:02   1308s] OPERPROF:     Starting CMU at level 3, MEM:2806.3M
[11/28 14:45:02   1308s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2806.3M
[11/28 14:45:02   1308s] 
[11/28 14:45:02   1308s] Bad Lib Cell Checking (CMU) is done! (0)
[11/28 14:45:02   1308s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:2806.3M
[11/28 14:45:02   1308s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2806.3M
[11/28 14:45:02   1308s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2806.3M
[11/28 14:45:02   1308s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2806.3MB).
[11/28 14:45:02   1308s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.054, MEM:2806.3M
[11/28 14:45:02   1308s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2806.3M
[11/28 14:45:03   1308s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.101, MEM:2804.3M
[11/28 14:45:03   1308s] 
[11/28 14:45:03   1308s] Creating Lib Analyzer ...
[11/28 14:45:03   1308s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:45:03   1308s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:45:03   1308s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:45:03   1308s] 
[11/28 14:45:03   1308s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:45:04   1309s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:50 mem=2826.3M
[11/28 14:45:04   1309s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:50 mem=2826.3M
[11/28 14:45:04   1309s] Creating Lib Analyzer, finished. 
[11/28 14:45:04   1310s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/28 14:45:04   1310s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/28 14:45:04   1310s] 			Cell MEM_gray_max is dont_touch but not dont_use
[11/28 14:45:04   1310s] 			Cell MEM_gray_max is dont_touch but not dont_use
[11/28 14:45:04   1310s] 			Cell ZMA2GSD is dont_touch but not dont_use
[11/28 14:45:04   1310s] 			Cell ZMA2GSD is dont_touch but not dont_use
[11/28 14:45:04   1310s] 			Cell ZMA2GSC is dont_touch but not dont_use
[11/28 14:45:04   1310s] 			Cell ZMA2GSC is dont_touch but not dont_use
[11/28 14:45:04   1310s] 			Cell YA2GSD is dont_touch but not dont_use
[11/28 14:45:04   1310s] 			Cell YA2GSD is dont_touch but not dont_use
[11/28 14:45:04   1310s] 			Cell YA2GSC is dont_touch but not dont_use
[11/28 14:45:04   1310s] 			Cell YA2GSC is dont_touch but not dont_use
[11/28 14:45:04   1310s] 			Cell XMD is dont_touch but not dont_use
[11/28 14:45:04   1310s] 			Cell XMD is dont_touch but not dont_use
[11/28 14:45:04   1310s] 			Cell XMC is dont_touch but not dont_use
[11/28 14:45:04   1310s] 			Cell XMC is dont_touch but not dont_use
[11/28 14:45:04   1310s] 			Cell PUI is dont_touch but not dont_use
[11/28 14:45:04   1310s] 			Cell PUI is dont_touch but not dont_use
[11/28 14:45:04   1310s] 			Cell PDIX is dont_touch but not dont_use
[11/28 14:45:04   1310s] 			Cell PDIX is dont_touch but not dont_use
[11/28 14:45:04   1310s] 			Cell PDI is dont_touch but not dont_use
[11/28 14:45:04   1310s] 			Cell PDI is dont_touch but not dont_use
[11/28 14:45:04   1310s] 	...
[11/28 14:45:04   1310s] 	Reporting only the 20 first cells found...
[11/28 14:45:04   1310s] 
[11/28 14:45:04   1310s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2031.7M, totSessionCpu=0:21:50 **
[11/28 14:45:04   1310s] Existing Dirty Nets : 0
[11/28 14:45:04   1310s] New Signature Flow (optDesignCheckOptions) ....
[11/28 14:45:04   1310s] #Taking db snapshot
[11/28 14:45:04   1310s] #Taking db snapshot ... done
[11/28 14:45:04   1310s] OPERPROF: Starting checkPlace at level 1, MEM:2826.3M
[11/28 14:45:04   1310s] z: 2, totalTracks: 1
[11/28 14:45:04   1310s] z: 4, totalTracks: 1
[11/28 14:45:04   1310s] z: 6, totalTracks: 1
[11/28 14:45:04   1310s] #spOpts: N=180 hrOri=1 hrSnap=1 
[11/28 14:45:04   1310s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2826.3M
[11/28 14:45:04   1310s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2826.3M
[11/28 14:45:04   1310s] Begin checking placement ... (start mem=2826.3M, init mem=2826.3M)
[11/28 14:45:04   1310s] Begin checking exclusive groups violation ...
[11/28 14:45:04   1310s] There are 0 groups to check, max #box is 0, total #box is 0
[11/28 14:45:04   1310s] Finished checking exclusive groups violations. Found 0 Vio.
[11/28 14:45:04   1310s] 
[11/28 14:45:04   1310s] Running CheckPlace using 1 thread in normal mode...
[11/28 14:45:04   1310s] 
[11/28 14:45:04   1310s] ...checkPlace normal is done!
[11/28 14:45:04   1310s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2826.3M
[11/28 14:45:04   1310s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.006, MEM:2826.3M
[11/28 14:45:04   1310s] *info: Placed = 22074          (Fixed = 85)
[11/28 14:45:04   1310s] *info: Unplaced = 0           
[11/28 14:45:04   1310s] Placement Density:88.95%(507586/570617)
[11/28 14:45:04   1310s] Placement Density (including fixed std cells):88.95%(507586/570617)
[11/28 14:45:04   1310s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2826.3M
[11/28 14:45:04   1310s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:2826.3M
[11/28 14:45:04   1310s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2826.3M)
[11/28 14:45:04   1310s] OPERPROF: Finished checkPlace at level 1, CPU:0.210, REAL:0.220, MEM:2826.3M
[11/28 14:45:04   1310s]  Initial DC engine is -> aae
[11/28 14:45:04   1310s]  
[11/28 14:45:04   1310s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/28 14:45:04   1310s]  
[11/28 14:45:04   1310s]  
[11/28 14:45:04   1310s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/28 14:45:04   1310s]  
[11/28 14:45:04   1310s] Reset EOS DB
[11/28 14:45:04   1310s] Ignoring AAE DB Resetting ...
[11/28 14:45:04   1310s]  Set Options for AAE Based Opt flow 
[11/28 14:45:04   1310s] *** optDesign -postRoute ***
[11/28 14:45:04   1310s] DRC Margin: user margin 0.0; extra margin 0
[11/28 14:45:04   1310s] Setup Target Slack: user slack 0
[11/28 14:45:04   1310s] Hold Target Slack: user slack 0
[11/28 14:45:04   1310s] All LLGs are deleted
[11/28 14:45:04   1310s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2826.3M
[11/28 14:45:04   1310s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2826.3M
[11/28 14:45:04   1310s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2826.3M
[11/28 14:45:04   1310s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2826.3M
[11/28 14:45:04   1310s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2826.3M
[11/28 14:45:04   1310s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:2826.3M
[11/28 14:45:04   1310s] Fast DP-INIT is on for default
[11/28 14:45:04   1310s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:2826.3M
[11/28 14:45:04   1310s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2826.3M
[11/28 14:45:04   1310s] 
[11/28 14:45:04   1310s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:45:04   1310s] Deleting Lib Analyzer.
[11/28 14:45:04   1310s] 
[11/28 14:45:04   1310s] TimeStamp Deleting Cell Server End ...
[11/28 14:45:04   1310s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/28 14:45:04   1310s] 
[11/28 14:45:04   1310s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:45:04   1310s] Summary for sequential cells identification: 
[11/28 14:45:04   1310s]   Identified SBFF number: 42
[11/28 14:45:04   1310s]   Identified MBFF number: 0
[11/28 14:45:04   1310s]   Identified SB Latch number: 0
[11/28 14:45:04   1310s]   Identified MB Latch number: 0
[11/28 14:45:04   1310s]   Not identified SBFF number: 10
[11/28 14:45:04   1310s]   Not identified MBFF number: 0
[11/28 14:45:04   1310s]   Not identified SB Latch number: 0
[11/28 14:45:04   1310s]   Not identified MB Latch number: 0
[11/28 14:45:04   1310s]   Number of sequential cells which are not FFs: 27
[11/28 14:45:04   1310s]  Visiting view : av_func_mode_max
[11/28 14:45:04   1310s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:45:04   1310s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:45:04   1310s]  Visiting view : av_func_mode_min
[11/28 14:45:04   1310s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:45:04   1310s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:45:04   1310s] TLC MultiMap info (StdDelay):
[11/28 14:45:04   1310s]   : Delay_Corner_min + lib_min + 0 + no RcCorner := 20.6ps
[11/28 14:45:04   1310s]   : Delay_Corner_min + lib_min + 0 + RC_Corner := 22.5ps
[11/28 14:45:04   1310s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[11/28 14:45:04   1310s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[11/28 14:45:04   1310s]  Setting StdDelay to: 53.6ps
[11/28 14:45:04   1310s] 
[11/28 14:45:04   1310s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:45:04   1310s] 
[11/28 14:45:04   1310s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:45:04   1310s] 
[11/28 14:45:04   1310s] TimeStamp Deleting Cell Server End ...
[11/28 14:45:04   1310s] *** InitOpt #5 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:21:50.4/0:43:59.4 (0.5), mem = 2826.3M
[11/28 14:45:04   1310s] 
[11/28 14:45:04   1310s] =============================================================================================
[11/28 14:45:04   1310s]  Step TAT Report for InitOpt #5                                                 20.15-s105_1
[11/28 14:45:04   1310s] =============================================================================================
[11/28 14:45:04   1310s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:45:04   1310s] ---------------------------------------------------------------------------------------------
[11/28 14:45:04   1310s] [ CheckPlace             ]      1   0:00:00.2  (  11.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:45:04   1310s] [ CellServerInit         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.5
[11/28 14:45:04   1310s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  69.2 % )     0:00:01.3 /  0:00:01.3    1.0
[11/28 14:45:04   1310s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:45:04   1310s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:45:04   1310s] [ MISC                   ]          0:00:00.3  (  18.3 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 14:45:04   1310s] ---------------------------------------------------------------------------------------------
[11/28 14:45:04   1310s]  InitOpt #5 TOTAL                   0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[11/28 14:45:04   1310s] ---------------------------------------------------------------------------------------------
[11/28 14:45:04   1310s] 
[11/28 14:45:04   1310s] Include MVT Delays for Hold Opt
[11/28 14:45:04   1310s] ** INFO : this run is activating 'postRoute' automaton
[11/28 14:45:04   1310s] **INFO: flowCheckPoint #7 InitialSummary
[11/28 14:45:04   1310s] Closing parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d': 24610 access done (mem: 2826.344M)
[11/28 14:45:04   1310s] Extraction called for design 'CHIP' of instances=22339 and nets=24639 using extraction engine 'postRoute' at effort level 'high' .
[11/28 14:45:04   1310s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'CHIP'. Number of corners is 1.
[11/28 14:45:06   1311s] No changed net or region found. No need to perform incremental extraction.
[11/28 14:45:06   1311s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2833.5M
[11/28 14:45:06   1311s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.027, MEM:2833.5M
[11/28 14:45:06   1311s] **INFO: flowCheckPoint #8 OptimizationHold
[11/28 14:45:06   1311s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2833.5M
[11/28 14:45:06   1311s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:2833.5M
[11/28 14:45:06   1311s] GigaOpt Hold Optimizer is used
[11/28 14:45:06   1311s] Opening parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d' for reading (mem: 2833.547M)
[11/28 14:45:06   1311s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2849.6M)
[11/28 14:45:06   1311s] End AAE Lib Interpolated Model. (MEM=2849.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:45:06   1311s] 
[11/28 14:45:06   1311s] Creating Lib Analyzer ...
[11/28 14:45:06   1311s] 
[11/28 14:45:06   1311s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:45:06   1311s] Summary for sequential cells identification: 
[11/28 14:45:06   1311s]   Identified SBFF number: 42
[11/28 14:45:06   1311s]   Identified MBFF number: 0
[11/28 14:45:06   1311s]   Identified SB Latch number: 0
[11/28 14:45:06   1311s]   Identified MB Latch number: 0
[11/28 14:45:06   1311s]   Not identified SBFF number: 10
[11/28 14:45:06   1311s]   Not identified MBFF number: 0
[11/28 14:45:06   1311s]   Not identified SB Latch number: 0
[11/28 14:45:06   1311s]   Not identified MB Latch number: 0
[11/28 14:45:06   1311s]   Number of sequential cells which are not FFs: 27
[11/28 14:45:06   1311s]  Visiting view : av_func_mode_max
[11/28 14:45:06   1311s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:45:06   1311s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:45:06   1311s]  Visiting view : av_func_mode_min
[11/28 14:45:06   1311s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:45:06   1311s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:45:06   1311s] TLC MultiMap info (StdDelay):
[11/28 14:45:06   1311s]   : Delay_Corner_min + lib_min + 0 + no RcCorner := 20.6ps
[11/28 14:45:06   1311s]   : Delay_Corner_min + lib_min + 0 + RC_Corner := 22.5ps
[11/28 14:45:06   1311s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[11/28 14:45:06   1311s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[11/28 14:45:06   1311s]  Setting StdDelay to: 53.6ps
[11/28 14:45:06   1311s] 
[11/28 14:45:06   1311s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:45:06   1311s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:45:06   1311s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:45:06   1311s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:45:06   1311s] 
[11/28 14:45:06   1311s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:45:07   1312s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:53 mem=2849.6M
[11/28 14:45:07   1312s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:53 mem=2849.6M
[11/28 14:45:07   1312s] Creating Lib Analyzer, finished. 
[11/28 14:45:07   1312s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:21:53 mem=2849.6M ***
[11/28 14:45:07   1312s] *** BuildHoldData #3 [begin] : totSession cpu/real = 0:21:52.9/0:44:02.3 (0.5), mem = 2849.6M
[11/28 14:45:07   1312s] Effort level <high> specified for reg2reg path_group
[11/28 14:45:08   1313s] 
[11/28 14:45:08   1313s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:45:08   1313s] Deleting Lib Analyzer.
[11/28 14:45:08   1313s] 
[11/28 14:45:08   1313s] TimeStamp Deleting Cell Server End ...
[11/28 14:45:08   1313s] Starting delay calculation for Hold views
[11/28 14:45:08   1313s] AAE_INFO: resetNetProps viewIdx 1 
[11/28 14:45:08   1313s] Starting SI iteration 1 using Infinite Timing Windows
[11/28 14:45:08   1314s] #################################################################################
[11/28 14:45:08   1314s] # Design Stage: PostRoute
[11/28 14:45:08   1314s] # Design Name: CHIP
[11/28 14:45:08   1314s] # Design Mode: 180nm
[11/28 14:45:08   1314s] # Analysis Mode: MMMC OCV 
[11/28 14:45:08   1314s] # Parasitics Mode: SPEF/RCDB 
[11/28 14:45:08   1314s] # Signoff Settings: SI On 
[11/28 14:45:08   1314s] #################################################################################
[11/28 14:45:09   1314s] AAE_INFO: 1 threads acquired from CTE.
[11/28 14:45:09   1314s] Setting infinite Tws ...
[11/28 14:45:09   1314s] First Iteration Infinite Tw... 
[11/28 14:45:09   1314s] Calculate late delays in OCV mode...
[11/28 14:45:09   1314s] Calculate early delays in OCV mode...
[11/28 14:45:09   1314s] Topological Sorting (REAL = 0:00:00.0, MEM = 2859.2M, InitMEM = 2859.2M)
[11/28 14:45:09   1314s] Start delay calculation (fullDC) (1 T). (MEM=2859.16)
[11/28 14:45:09   1314s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[11/28 14:45:09   1314s] End AAE Lib Interpolated Model. (MEM=2859.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:45:16   1321s] Total number of fetched objects 24651
[11/28 14:45:16   1321s] AAE_INFO-618: Total number of nets in the design is 24639,  100.0 percent of the nets selected for SI analysis
[11/28 14:45:16   1321s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 14:45:16   1321s] End delay calculation. (MEM=2874.85 CPU=0:00:06.9 REAL=0:00:07.0)
[11/28 14:45:16   1321s] End delay calculation (fullDC). (MEM=2874.85 CPU=0:00:07.4 REAL=0:00:07.0)
[11/28 14:45:16   1321s] *** CDM Built up (cpu=0:00:07.6  real=0:00:08.0  mem= 2874.8M) ***
[11/28 14:45:17   1322s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2874.8M)
[11/28 14:45:17   1322s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/28 14:45:17   1322s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2874.8M)
[11/28 14:45:17   1322s] 
[11/28 14:45:17   1322s] Executing IPO callback for view pruning ..
[11/28 14:45:17   1322s] Starting SI iteration 2
[11/28 14:45:17   1322s] Calculate late delays in OCV mode...
[11/28 14:45:17   1322s] Calculate early delays in OCV mode...
[11/28 14:45:17   1322s] Start delay calculation (fullDC) (1 T). (MEM=2824.96)
[11/28 14:45:17   1322s] End AAE Lib Interpolated Model. (MEM=2824.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:45:17   1322s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
[11/28 14:45:17   1322s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 24651. 
[11/28 14:45:17   1322s] Total number of fetched objects 24651
[11/28 14:45:17   1322s] AAE_INFO-618: Total number of nets in the design is 24639,  0.6 percent of the nets selected for SI analysis
[11/28 14:45:17   1322s] End delay calculation. (MEM=2863.12 CPU=0:00:00.2 REAL=0:00:00.0)
[11/28 14:45:17   1322s] End delay calculation (fullDC). (MEM=2863.12 CPU=0:00:00.2 REAL=0:00:00.0)
[11/28 14:45:17   1322s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2863.1M) ***
[11/28 14:45:18   1323s] *** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:10.0 totSessionCpu=0:22:03 mem=2863.1M)
[11/28 14:45:18   1323s] 
[11/28 14:45:18   1323s] Active hold views:
[11/28 14:45:18   1323s]  av_func_mode_min
[11/28 14:45:18   1323s]   Dominating endpoints: 0
[11/28 14:45:18   1323s]   Dominating TNS: -0.000
[11/28 14:45:18   1323s] 
[11/28 14:45:18   1323s] Done building cte hold timing graph (fixHold) cpu=0:00:10.9 real=0:00:11.0 totSessionCpu=0:22:04 mem=2894.4M ***
[11/28 14:45:18   1324s] Done building hold timer [2218 node(s), 2614 edge(s), 1 view(s)] (fixHold) cpu=0:00:11.3 real=0:00:11.0 totSessionCpu=0:22:04 mem=2894.4M ***
[11/28 14:45:19   1324s] Starting delay calculation for Setup views
[11/28 14:45:19   1324s] AAE_INFO: resetNetProps viewIdx 0 
[11/28 14:45:19   1324s] Starting SI iteration 1 using Infinite Timing Windows
[11/28 14:45:19   1325s] #################################################################################
[11/28 14:45:19   1325s] # Design Stage: PostRoute
[11/28 14:45:19   1325s] # Design Name: CHIP
[11/28 14:45:19   1325s] # Design Mode: 180nm
[11/28 14:45:19   1325s] # Analysis Mode: MMMC OCV 
[11/28 14:45:19   1325s] # Parasitics Mode: SPEF/RCDB 
[11/28 14:45:19   1325s] # Signoff Settings: SI On 
[11/28 14:45:19   1325s] #################################################################################
[11/28 14:45:20   1325s] AAE_INFO: 1 threads acquired from CTE.
[11/28 14:45:20   1325s] Setting infinite Tws ...
[11/28 14:45:20   1325s] First Iteration Infinite Tw... 
[11/28 14:45:20   1325s] Calculate early delays in OCV mode...
[11/28 14:45:20   1325s] Calculate late delays in OCV mode...
[11/28 14:45:20   1325s] Topological Sorting (REAL = 0:00:00.0, MEM = 2886.3M, InitMEM = 2886.3M)
[11/28 14:45:20   1325s] Start delay calculation (fullDC) (1 T). (MEM=2886.27)
[11/28 14:45:20   1325s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[11/28 14:45:20   1325s] End AAE Lib Interpolated Model. (MEM=2886.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:45:26   1331s] Total number of fetched objects 24651
[11/28 14:45:26   1331s] AAE_INFO-618: Total number of nets in the design is 24639,  100.0 percent of the nets selected for SI analysis
[11/28 14:45:26   1331s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 14:45:26   1331s] End delay calculation. (MEM=2874.08 CPU=0:00:06.1 REAL=0:00:06.0)
[11/28 14:45:26   1331s] End delay calculation (fullDC). (MEM=2874.08 CPU=0:00:06.6 REAL=0:00:06.0)
[11/28 14:45:26   1331s] *** CDM Built up (cpu=0:00:06.9  real=0:00:07.0  mem= 2874.1M) ***
[11/28 14:45:27   1332s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2874.1M)
[11/28 14:45:27   1332s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/28 14:45:27   1332s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2874.1M)
[11/28 14:45:27   1332s] 
[11/28 14:45:27   1332s] Executing IPO callback for view pruning ..
[11/28 14:45:27   1332s] Starting SI iteration 2
[11/28 14:45:27   1332s] Calculate early delays in OCV mode...
[11/28 14:45:27   1332s] Calculate late delays in OCV mode...
[11/28 14:45:27   1332s] Start delay calculation (fullDC) (1 T). (MEM=2825.2)
[11/28 14:45:27   1332s] End AAE Lib Interpolated Model. (MEM=2825.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:45:29   1334s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[11/28 14:45:29   1334s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 24651. 
[11/28 14:45:29   1334s] Total number of fetched objects 24651
[11/28 14:45:29   1334s] AAE_INFO-618: Total number of nets in the design is 24639,  14.1 percent of the nets selected for SI analysis
[11/28 14:45:29   1334s] End delay calculation. (MEM=2864.36 CPU=0:00:01.7 REAL=0:00:02.0)
[11/28 14:45:29   1334s] End delay calculation (fullDC). (MEM=2864.36 CPU=0:00:01.8 REAL=0:00:02.0)
[11/28 14:45:29   1334s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 2864.4M) ***
[11/28 14:45:29   1335s] *** Done Building Timing Graph (cpu=0:00:10.2 real=0:00:10.0 totSessionCpu=0:22:15 mem=2864.4M)
[11/28 14:45:29   1335s] Done building cte setup timing graph (fixHold) cpu=0:00:22.3 real=0:00:22.0 totSessionCpu=0:22:15 mem=2864.4M ***
[11/28 14:45:30   1335s] *info: category slack lower bound [L 0.0] default
[11/28 14:45:30   1335s] *info: category slack lower bound [H 0.0] reg2reg 
[11/28 14:45:30   1335s] --------------------------------------------------- 
[11/28 14:45:30   1335s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/28 14:45:30   1335s] --------------------------------------------------- 
[11/28 14:45:30   1335s]          WNS    reg2regWNS
[11/28 14:45:30   1335s]     0.028 ns      0.028 ns
[11/28 14:45:30   1335s] --------------------------------------------------- 
[11/28 14:45:30   1336s]   Timing/DRV Snapshot: (REF)
[11/28 14:45:30   1336s]      Weighted WNS: 0.000
[11/28 14:45:30   1336s]       All  PG WNS: 0.000
[11/28 14:45:30   1336s]       High PG WNS: 0.000
[11/28 14:45:30   1336s]       All  PG TNS: 0.000
[11/28 14:45:30   1336s]       High PG TNS: 0.000
[11/28 14:45:30   1336s]       Low  PG TNS: 0.000
[11/28 14:45:30   1336s]          Tran DRV: 0 (0)
[11/28 14:45:30   1336s]           Cap DRV: 0 (0)
[11/28 14:45:30   1336s]        Fanout DRV: 0 (0)
[11/28 14:45:30   1336s]            Glitch: 0 (0)
[11/28 14:45:30   1336s]    Category Slack: { [L, 0.028] [H, 0.028] }
[11/28 14:45:30   1336s] 
[11/28 14:45:30   1336s] 
[11/28 14:45:30   1336s] Creating Lib Analyzer ...
[11/28 14:45:30   1336s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/28 14:45:30   1336s] 
[11/28 14:45:30   1336s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:45:30   1336s] Summary for sequential cells identification: 
[11/28 14:45:30   1336s]   Identified SBFF number: 42
[11/28 14:45:30   1336s]   Identified MBFF number: 0
[11/28 14:45:30   1336s]   Identified SB Latch number: 0
[11/28 14:45:30   1336s]   Identified MB Latch number: 0
[11/28 14:45:30   1336s]   Not identified SBFF number: 10
[11/28 14:45:30   1336s]   Not identified MBFF number: 0
[11/28 14:45:30   1336s]   Not identified SB Latch number: 0
[11/28 14:45:30   1336s]   Not identified MB Latch number: 0
[11/28 14:45:30   1336s]   Number of sequential cells which are not FFs: 27
[11/28 14:45:30   1336s]  Visiting view : av_func_mode_max
[11/28 14:45:30   1336s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:45:30   1336s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:45:30   1336s]  Visiting view : av_func_mode_min
[11/28 14:45:30   1336s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:45:30   1336s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:45:30   1336s] TLC MultiMap info (StdDelay):
[11/28 14:45:30   1336s]   : Delay_Corner_min + lib_min + 0 + no RcCorner := 20.6ps
[11/28 14:45:30   1336s]   : Delay_Corner_min + lib_min + 0 + RC_Corner := 22.5ps
[11/28 14:45:30   1336s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[11/28 14:45:30   1336s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[11/28 14:45:30   1336s]  Setting StdDelay to: 53.6ps
[11/28 14:45:30   1336s] 
[11/28 14:45:30   1336s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:45:30   1336s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:45:30   1336s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:45:30   1336s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:45:30   1336s] 
[11/28 14:45:30   1336s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:45:32   1337s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:18 mem=2895.6M
[11/28 14:45:32   1337s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:18 mem=2895.6M
[11/28 14:45:32   1337s] Creating Lib Analyzer, finished. 
[11/28 14:45:32   1337s] Setting latch borrow mode to budget during optimization.
[11/28 14:45:32   1338s] 
[11/28 14:45:32   1338s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:45:32   1338s] Deleting Lib Analyzer.
[11/28 14:45:32   1338s] 
[11/28 14:45:32   1338s] TimeStamp Deleting Cell Server End ...
[11/28 14:45:32   1338s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/28 14:45:32   1338s] 
[11/28 14:45:32   1338s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:45:32   1338s] Summary for sequential cells identification: 
[11/28 14:45:32   1338s]   Identified SBFF number: 42
[11/28 14:45:32   1338s]   Identified MBFF number: 0
[11/28 14:45:32   1338s]   Identified SB Latch number: 0
[11/28 14:45:32   1338s]   Identified MB Latch number: 0
[11/28 14:45:32   1338s]   Not identified SBFF number: 10
[11/28 14:45:32   1338s]   Not identified MBFF number: 0
[11/28 14:45:32   1338s]   Not identified SB Latch number: 0
[11/28 14:45:32   1338s]   Not identified MB Latch number: 0
[11/28 14:45:32   1338s]   Number of sequential cells which are not FFs: 27
[11/28 14:45:32   1338s]  Visiting view : av_func_mode_max
[11/28 14:45:32   1338s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:45:32   1338s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:45:32   1338s]  Visiting view : av_func_mode_min
[11/28 14:45:32   1338s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:45:32   1338s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:45:32   1338s] TLC MultiMap info (StdDelay):
[11/28 14:45:32   1338s]   : Delay_Corner_min + lib_min + 0 + no RcCorner := 20.6ps
[11/28 14:45:32   1338s]   : Delay_Corner_min + lib_min + 0 + RC_Corner := 22.5ps
[11/28 14:45:32   1338s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[11/28 14:45:32   1338s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[11/28 14:45:32   1338s]  Setting StdDelay to: 53.6ps
[11/28 14:45:32   1338s] 
[11/28 14:45:32   1338s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:45:32   1338s] 
[11/28 14:45:32   1338s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:45:32   1338s] 
[11/28 14:45:32   1338s] TimeStamp Deleting Cell Server End ...
[11/28 14:45:32   1338s] 
[11/28 14:45:32   1338s] Creating Lib Analyzer ...
[11/28 14:45:32   1338s] 
[11/28 14:45:32   1338s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/28 14:45:32   1338s] Summary for sequential cells identification: 
[11/28 14:45:32   1338s]   Identified SBFF number: 42
[11/28 14:45:32   1338s]   Identified MBFF number: 0
[11/28 14:45:32   1338s]   Identified SB Latch number: 0
[11/28 14:45:32   1338s]   Identified MB Latch number: 0
[11/28 14:45:32   1338s]   Not identified SBFF number: 10
[11/28 14:45:32   1338s]   Not identified MBFF number: 0
[11/28 14:45:32   1338s]   Not identified SB Latch number: 0
[11/28 14:45:32   1338s]   Not identified MB Latch number: 0
[11/28 14:45:32   1338s]   Number of sequential cells which are not FFs: 27
[11/28 14:45:32   1338s]  Visiting view : av_func_mode_max
[11/28 14:45:32   1338s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/28 14:45:32   1338s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/28 14:45:32   1338s]  Visiting view : av_func_mode_min
[11/28 14:45:32   1338s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:45:32   1338s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:45:32   1338s] TLC MultiMap info (StdDelay):
[11/28 14:45:32   1338s]   : Delay_Corner_min + lib_min + 0 + no RcCorner := 20.6ps
[11/28 14:45:32   1338s]   : Delay_Corner_min + lib_min + 0 + RC_Corner := 22.5ps
[11/28 14:45:32   1338s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[11/28 14:45:32   1338s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[11/28 14:45:32   1338s]  Setting StdDelay to: 53.6ps
[11/28 14:45:32   1338s] 
[11/28 14:45:32   1338s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/28 14:45:33   1338s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/28 14:45:33   1338s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/28 14:45:33   1338s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/28 14:45:33   1338s] 
[11/28 14:45:33   1338s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/28 14:45:34   1339s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:20 mem=2895.6M
[11/28 14:45:34   1339s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:20 mem=2895.6M
[11/28 14:45:34   1339s] Creating Lib Analyzer, finished. 
[11/28 14:45:34   1339s] 
[11/28 14:45:34   1339s] *Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
[11/28 14:45:34   1339s] *Info: worst delay setup view: av_func_mode_max
[11/28 14:45:34   1339s] Footprint list for hold buffering (delay unit: ps)
[11/28 14:45:34   1339s] =================================================================
[11/28 14:45:34   1339s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[11/28 14:45:34   1339s] ------------------------------------------------------------------
[11/28 14:45:34   1339s] *Info:       58.6       2.42     30.83    4.0  24.89 BUF1 (I,O)
[11/28 14:45:34   1339s] *Info:       64.0       2.28     33.83    4.0  30.23 BUF1CK (I,O)
[11/28 14:45:34   1339s] *Info:       64.1       2.32     67.06    4.0  66.26 BUF1S (I,O)
[11/28 14:45:34   1339s] *Info:       56.4       2.29     17.36    5.0  12.54 BUF2 (I,O)
[11/28 14:45:34   1339s] *Info:       64.4       2.21     20.66    5.0  15.23 BUF2CK (I,O)
[11/28 14:45:34   1339s] *Info:       62.0       2.26     12.87    6.0   8.89 BUF3 (I,O)
[11/28 14:45:34   1339s] *Info:       61.5       2.26      9.88    7.0   6.88 BUF4 (I,O)
[11/28 14:45:34   1339s] *Info:       62.9       2.22     12.87    7.0  10.14 BUF3CK (I,O)
[11/28 14:45:34   1339s] *Info:       61.9       2.19      9.88    8.0   7.64 BUF4CK (I,O)
[11/28 14:45:34   1339s] *Info:      111.6       2.42     31.73    8.0  26.13 DELA (I,O)
[11/28 14:45:34   1339s] *Info:      210.7       2.50     39.81    8.0  26.97 DELB (I,O)
[11/28 14:45:34   1339s] *Info:      331.8       2.52     46.40    8.0  28.03 DELC (I,O)
[11/28 14:45:34   1339s] *Info:       56.8       2.27      6.89   12.0   4.14 BUF6 (I,O)
[11/28 14:45:34   1339s] *Info:       61.1       2.19      8.08   12.0   5.08 BUF6CK (I,O)
[11/28 14:45:34   1339s] *Info:       57.0       2.23      5.39   13.0   3.39 BUF8 (I,O)
[11/28 14:45:34   1339s] *Info:       60.2       2.21      6.29   14.0   3.79 BUF8CK (I,O)
[11/28 14:45:34   1339s] *Info:       60.7       2.19      4.19   20.0   2.54 BUF12CK (I,O)
[11/28 14:45:34   1339s] =================================================================
[11/28 14:45:34   1339s] Hold Timer stdDelay = 53.6ps
[11/28 14:45:34   1339s]  Visiting view : av_func_mode_min
[11/28 14:45:34   1339s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/28 14:45:34   1339s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/28 14:45:34   1339s] Hold Timer stdDelay = 22.5ps (av_func_mode_min)
[11/28 14:45:34   1339s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2895.6M
[11/28 14:45:34   1339s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:2895.6M
[11/28 14:45:34   1340s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max
Hold views included:
 av_func_mode_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.052  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.071  |  0.163  | -0.071  |
|           TNS (ns):| -1.739  |  0.000  | -1.739  |
|    Violating Paths:|   47    |    0    |   47    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.954%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:32, mem = 2083.7M, totSessionCpu=0:22:20 **
[11/28 14:45:34   1340s] *** BuildHoldData #3 [finish] : cpu/real = 0:00:27.2/0:00:27.1 (1.0), totSession cpu/real = 0:22:20.0/0:44:29.4 (0.5), mem = 2863.6M
[11/28 14:45:34   1340s] 
[11/28 14:45:34   1340s] =============================================================================================
[11/28 14:45:34   1340s]  Step TAT Report for BuildHoldData #3                                           20.15-s105_1
[11/28 14:45:34   1340s] =============================================================================================
[11/28 14:45:34   1340s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:45:34   1340s] ---------------------------------------------------------------------------------------------
[11/28 14:45:34   1340s] [ ViewPruning            ]      6   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:45:34   1340s] [ TimingUpdate           ]      4   0:00:01.1  (   4.2 % )     0:00:19.7 /  0:00:19.7    1.0
[11/28 14:45:34   1340s] [ FullDelayCalc          ]      2   0:00:18.5  (  68.3 % )     0:00:18.5 /  0:00:18.6    1.0
[11/28 14:45:34   1340s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:45:34   1340s] [ TimingReport           ]      2   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    0.9
[11/28 14:45:34   1340s] [ DrvReport              ]      2   0:00:00.9  (   3.1 % )     0:00:00.9 /  0:00:00.8    1.0
[11/28 14:45:34   1340s] [ SlackTraversorInit     ]      3   0:00:00.6  (   2.1 % )     0:00:00.6 /  0:00:00.6    1.0
[11/28 14:45:34   1340s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[11/28 14:45:34   1340s] [ LibAnalyzerInit        ]      2   0:00:02.7  (  10.1 % )     0:00:02.7 /  0:00:02.7    1.0
[11/28 14:45:34   1340s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:45:34   1340s] [ HoldTimerInit          ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 14:45:34   1340s] [ HoldTimerNodeList      ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:45:34   1340s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:45:34   1340s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:45:34   1340s] [ MISC                   ]          0:00:02.5  (   9.2 % )     0:00:02.5 /  0:00:02.5    1.0
[11/28 14:45:34   1340s] ---------------------------------------------------------------------------------------------
[11/28 14:45:34   1340s]  BuildHoldData #3 TOTAL             0:00:27.1  ( 100.0 % )     0:00:27.1 /  0:00:27.2    1.0
[11/28 14:45:34   1340s] ---------------------------------------------------------------------------------------------
[11/28 14:45:34   1340s] 
[11/28 14:45:34   1340s] *** HoldOpt #2 [begin] : totSession cpu/real = 0:22:20.0/0:44:29.4 (0.5), mem = 2863.6M
[11/28 14:45:34   1340s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.231283.21
[11/28 14:45:34   1340s] #optDebug: Start CG creation (mem=2863.6M)
[11/28 14:45:34   1340s]  ...initializing CG  maxDriveDist 2926.723000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 292.672000 
[11/28 14:45:35   1340s] (cpu=0:00:00.2, mem=2971.4M)
[11/28 14:45:35   1340s]  ...processing cgPrt (cpu=0:00:00.2, mem=2971.4M)
[11/28 14:45:35   1340s]  ...processing cgEgp (cpu=0:00:00.2, mem=2971.4M)
[11/28 14:45:35   1340s]  ...processing cgPbk (cpu=0:00:00.2, mem=2971.4M)
[11/28 14:45:35   1340s]  ...processing cgNrb(cpu=0:00:00.2, mem=2971.4M)
[11/28 14:45:35   1340s]  ...processing cgObs (cpu=0:00:00.2, mem=2971.4M)
[11/28 14:45:35   1340s]  ...processing cgCon (cpu=0:00:00.2, mem=2971.4M)
[11/28 14:45:35   1340s]  ...processing cgPdm (cpu=0:00:00.2, mem=2971.4M)
[11/28 14:45:35   1340s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2971.4M)
[11/28 14:45:35   1340s] *info: Run optDesign holdfix with 1 thread.
[11/28 14:45:35   1340s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/28 14:45:35   1340s] Info: 27 io nets excluded
[11/28 14:45:35   1340s] Info: 85 clock nets excluded from IPO operation.
[11/28 14:45:35   1340s] --------------------------------------------------- 
[11/28 14:45:35   1340s]    Hold Timing Summary  - Initial 
[11/28 14:45:35   1340s] --------------------------------------------------- 
[11/28 14:45:35   1340s]  Target slack:       0.0000 ns
[11/28 14:45:35   1340s]  View: av_func_mode_min 
[11/28 14:45:35   1340s]    WNS:      -0.0712
[11/28 14:45:35   1340s]    TNS:      -1.7390
[11/28 14:45:35   1340s]    VP :           47
[11/28 14:45:35   1340s]    Worst hold path end point: CORE/rgb_value_reg_16_/D 
[11/28 14:45:35   1340s] --------------------------------------------------- 
[11/28 14:45:35   1340s] Info: Done creating the CCOpt slew target map.
[11/28 14:45:35   1340s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/28 14:45:35   1340s] ### Creating PhyDesignMc. totSessionCpu=0:22:20 mem=2990.5M
[11/28 14:45:35   1340s] OPERPROF: Starting DPlace-Init at level 1, MEM:2990.5M
[11/28 14:45:35   1340s] z: 2, totalTracks: 1
[11/28 14:45:35   1340s] z: 4, totalTracks: 1
[11/28 14:45:35   1340s] z: 6, totalTracks: 1
[11/28 14:45:35   1340s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/28 14:45:35   1340s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2990.5M
[11/28 14:45:35   1340s] 
[11/28 14:45:35   1340s] Skipping Bad Lib Cell Checking (CMU) !
[11/28 14:45:35   1340s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:2990.5M
[11/28 14:45:35   1340s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2990.5M
[11/28 14:45:35   1340s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2990.5M
[11/28 14:45:35   1340s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2990.5MB).
[11/28 14:45:35   1340s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.030, MEM:2990.5M
[11/28 14:45:35   1340s] TotalInstCnt at PhyDesignMc Initialization: 22,071
[11/28 14:45:35   1340s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:21 mem=2990.5M
[11/28 14:45:35   1340s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2990.5M
[11/28 14:45:35   1340s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2990.5M
[11/28 14:45:35   1340s] 
[11/28 14:45:35   1340s] *** Starting Core Fixing (fixHold) cpu=0:00:27.8 real=0:00:28.0 totSessionCpu=0:22:21 mem=2990.5M density=88.954% ***
[11/28 14:45:35   1340s] Optimizer Target Slack 0.000 StdDelay is 0.05360  
[11/28 14:45:35   1340s] ### Creating RouteCongInterface, started
[11/28 14:45:35   1340s] ### Creating LA Mngr. totSessionCpu=0:22:21 mem=2990.5M
[11/28 14:45:35   1340s] ### Creating LA Mngr, finished. totSessionCpu=0:22:21 mem=2990.5M
[11/28 14:45:35   1340s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.052  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

Density: 88.954%
------------------------------------------------------------------
[11/28 14:45:35   1341s] *info: Hold Batch Commit is enabled
[11/28 14:45:35   1341s] *info: Levelized Batch Commit is enabled
[11/28 14:45:35   1341s] 
[11/28 14:45:35   1341s] Phase I ......
[11/28 14:45:35   1341s] Executing transform: ECO Safe Resize
[11/28 14:45:35   1341s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/28 14:45:35   1341s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[11/28 14:45:35   1341s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/28 14:45:35   1341s] Worst hold path end point:
[11/28 14:45:35   1341s]   CORE/rgb_value_reg_16_/D
[11/28 14:45:35   1341s]     net: CORE/n11221 (nrTerm=2)
[11/28 14:45:35   1341s] |   0|  -0.071|    -1.74|      47|          0|       0(     0)|   88.95%|   0:00:00.0|  2990.5M|
[11/28 14:45:35   1341s] Worst hold path end point:
[11/28 14:45:35   1341s]   CORE/rgb_value_reg_16_/D
[11/28 14:45:35   1341s]     net: CORE/n11221 (nrTerm=2)
[11/28 14:45:35   1341s] |   1|  -0.071|    -1.74|      47|          0|       0(     0)|   88.95%|   0:00:00.0|  2990.5M|
[11/28 14:45:35   1341s] 
[11/28 14:45:35   1341s] Capturing REF for hold ...
[11/28 14:45:35   1341s]    Hold Timing Snapshot: (REF)
[11/28 14:45:35   1341s]              All PG WNS: -0.071
[11/28 14:45:35   1341s]              All PG TNS: -1.739
[11/28 14:45:35   1341s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/28 14:45:35   1341s] Executing transform: AddBuffer + LegalResize
[11/28 14:45:35   1341s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/28 14:45:35   1341s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[11/28 14:45:35   1341s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/28 14:45:35   1341s] Worst hold path end point:
[11/28 14:45:35   1341s]   CORE/rgb_value_reg_16_/D
[11/28 14:45:35   1341s]     net: CORE/n11221 (nrTerm=2)
[11/28 14:45:35   1341s] |   0|  -0.071|    -1.74|      47|          0|       0(     0)|   88.95%|   0:00:00.0|  2990.5M|
[11/28 14:45:36   1341s] Worst hold path end point:
[11/28 14:45:36   1341s]   CORE/template_store_reg_6__7_/D
[11/28 14:45:36   1341s]     net: CORE/n13557 (nrTerm=2)
[11/28 14:45:36   1341s] |   1|  -0.059|    -0.43|      11|         10|       1(     0)|   88.98%|   0:00:01.0|  2990.5M|
[11/28 14:45:36   1341s] Worst hold path end point:
[11/28 14:45:36   1341s]   CORE/template_store_reg_6__7_/D
[11/28 14:45:36   1341s]     net: CORE/n13557 (nrTerm=2)
[11/28 14:45:36   1341s] |   2|   0.005|     0.00|       0|          3|       0(     0)|   88.99%|   0:00:00.0|  2990.5M|
[11/28 14:45:36   1341s] 
[11/28 14:45:36   1341s] Capturing REF for hold ...
[11/28 14:45:36   1341s]    Hold Timing Snapshot: (REF)
[11/28 14:45:36   1341s]              All PG WNS: 0.005
[11/28 14:45:36   1341s]              All PG TNS: 0.000
[11/28 14:45:36   1341s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/28 14:45:36   1341s] 
[11/28 14:45:36   1341s] *info:    Total 13 cells added for Phase I
[11/28 14:45:36   1341s] *info:    Total 1 instances resized for Phase I
[11/28 14:45:36   1341s] *info:        in which 0 FF resizing 
[11/28 14:45:36   1341s] --------------------------------------------------- 
[11/28 14:45:36   1341s]    Hold Timing Summary  - Phase I 
[11/28 14:45:36   1341s] --------------------------------------------------- 
[11/28 14:45:36   1341s]  Target slack:       0.0000 ns
[11/28 14:45:36   1341s]  View: av_func_mode_min 
[11/28 14:45:36   1341s]    WNS:       0.0054
[11/28 14:45:36   1341s]    TNS:       0.0000
[11/28 14:45:36   1341s]    VP :            0
[11/28 14:45:36   1341s]    Worst hold path end point: CORE/template_store_reg_6__7_/D 
[11/28 14:45:36   1341s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.052  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

Density: 88.985%
------------------------------------------------------------------
[11/28 14:45:36   1341s] 
[11/28 14:45:36   1341s] *** Finished Core Fixing (fixHold) cpu=0:00:28.9 real=0:00:29.0 totSessionCpu=0:22:22 mem=2998.5M density=88.985% ***
[11/28 14:45:36   1341s] 
[11/28 14:45:36   1341s] *info:
[11/28 14:45:36   1341s] *info: Added a total of 13 cells to fix/reduce hold violation
[11/28 14:45:36   1341s] *info:          in which 2 termBuffering
[11/28 14:45:36   1341s] *info:          in which 0 dummyBuffering
[11/28 14:45:36   1341s] *info:
[11/28 14:45:36   1341s] *info: Summary: 
[11/28 14:45:36   1341s] *info:            1 cell  of type 'BUF1' (4.0, 	24.888) used
[11/28 14:45:36   1341s] *info:            8 cells of type 'BUF1CK' (4.0, 	30.233) used
[11/28 14:45:36   1341s] *info:            2 cells of type 'BUF1S' (4.0, 	66.264) used
[11/28 14:45:36   1341s] *info:            1 cell  of type 'BUF2' (5.0, 	12.535) used
[11/28 14:45:36   1341s] *info:            1 cell  of type 'DELC' (8.0, 	28.025) used
[11/28 14:45:36   1341s] *info:
[11/28 14:45:36   1341s] *info: Total 1 instances resized
[11/28 14:45:36   1341s] *info:       in which 0 FF resizing
[11/28 14:45:36   1341s] *info:
[11/28 14:45:36   1341s] 
[11/28 14:45:36   1341s] *** Finish Post Route Hold Fixing (cpu=0:00:28.9 real=0:00:29.0 totSessionCpu=0:22:22 mem=2998.5M density=88.985%) ***
[11/28 14:45:36   1341s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.231283.21
[11/28 14:45:36   1341s] **INFO: total 14 insts, 0 nets marked don't touch
[11/28 14:45:36   1341s] **INFO: total 14 insts, 0 nets marked don't touch DB property
[11/28 14:45:36   1341s] **INFO: total 14 insts, 0 nets unmarked don't touch

[11/28 14:45:36   1341s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2979.5M
[11/28 14:45:36   1341s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.113, MEM:2922.5M
[11/28 14:45:36   1341s] TotalInstCnt at PhyDesignMc Destruction: 22,084
[11/28 14:45:36   1341s] *** HoldOpt #2 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:22:21.8/0:44:31.2 (0.5), mem = 2922.5M
[11/28 14:45:36   1341s] 
[11/28 14:45:36   1341s] =============================================================================================
[11/28 14:45:36   1341s]  Step TAT Report for HoldOpt #2                                                 20.15-s105_1
[11/28 14:45:36   1341s] =============================================================================================
[11/28 14:45:36   1341s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:45:36   1341s] ---------------------------------------------------------------------------------------------
[11/28 14:45:36   1341s] [ TimingUpdate           ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.6
[11/28 14:45:36   1341s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:45:36   1341s] [ TimingReport           ]      2   0:00:00.2  (   9.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:45:36   1341s] [ SlackTraversorInit     ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:45:36   1341s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:45:36   1341s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    1.1
[11/28 14:45:36   1341s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:45:36   1341s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  12.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:45:36   1341s] [ OptimizationStep       ]      2   0:00:00.0  (   1.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/28 14:45:36   1341s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:45:36   1341s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:45:36   1341s] [ OptEval                ]      3   0:00:00.3  (  14.2 % )     0:00:00.3 /  0:00:00.3    1.0
[11/28 14:45:36   1341s] [ OptCommit              ]      3   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:45:36   1341s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[11/28 14:45:36   1341s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[11/28 14:45:36   1341s] [ IncrDelayCalc          ]     13   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.7
[11/28 14:45:36   1341s] [ HoldTimerCalcSummary   ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:45:36   1341s] [ HoldReEval             ]      3   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/28 14:45:36   1341s] [ HoldDelayCalc          ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:45:36   1341s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:45:36   1341s] [ HoldValidateSetup      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:45:36   1341s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:45:36   1341s] [ HoldCollectNode        ]      6   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:45:36   1341s] [ HoldSortNodeList       ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:45:36   1341s] [ HoldBottleneckCount    ]      4   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 14:45:36   1341s] [ HoldCacheNodeWeight    ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:45:36   1341s] [ HoldBuildSlackGraph    ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/28 14:45:36   1341s] [ HoldDBCommit           ]      6   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    3.0
[11/28 14:45:36   1341s] [ MISC                   ]          0:00:00.4  (  24.7 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:45:36   1341s] ---------------------------------------------------------------------------------------------
[11/28 14:45:36   1341s]  HoldOpt #2 TOTAL                   0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[11/28 14:45:36   1341s] ---------------------------------------------------------------------------------------------
[11/28 14:45:36   1341s] 
[11/28 14:45:36   1341s] Running refinePlace -preserveRouting true -hardFence false
[11/28 14:45:36   1341s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2922.5M
[11/28 14:45:36   1341s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2922.5M
[11/28 14:45:36   1341s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2922.5M
[11/28 14:45:36   1341s] z: 2, totalTracks: 1
[11/28 14:45:36   1341s] z: 4, totalTracks: 1
[11/28 14:45:36   1341s] z: 6, totalTracks: 1
[11/28 14:45:36   1341s] #spOpts: N=180 hrOri=1 hrSnap=1 
[11/28 14:45:36   1341s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2922.5M
[11/28 14:45:36   1341s] 
[11/28 14:45:36   1341s] Skipping Bad Lib Cell Checking (CMU) !
[11/28 14:45:36   1341s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.019, MEM:2922.5M
[11/28 14:45:36   1341s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2922.5M
[11/28 14:45:36   1341s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2922.5M
[11/28 14:45:36   1341s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2922.5MB).
[11/28 14:45:36   1341s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.034, MEM:2922.5M
[11/28 14:45:36   1341s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.034, MEM:2922.5M
[11/28 14:45:36   1341s] TDRefine: refinePlace mode is spiral
[11/28 14:45:36   1341s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.231283.19
[11/28 14:45:36   1341s] OPERPROF:   Starting RefinePlace at level 2, MEM:2922.5M
[11/28 14:45:36   1341s] *** Starting refinePlace (0:22:22 mem=2922.5M) ***
[11/28 14:45:36   1341s] Total net bbox length = 1.613e+06 (7.947e+05 8.184e+05) (ext = 1.166e+04)
[11/28 14:45:36   1341s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2922.5M
[11/28 14:45:36   1341s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2922.5M
[11/28 14:45:36   1341s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2922.5M
[11/28 14:45:36   1341s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2922.5M
[11/28 14:45:36   1341s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2922.5M
[11/28 14:45:36   1341s] Starting refinePlace ...
[11/28 14:45:36   1341s] One DDP V2 for no tweak run.
[11/28 14:45:36   1341s]   Spread Effort: high, post-route mode, useDDP on.
[11/28 14:45:36   1341s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2927.0MB) @(0:22:22 - 0:22:22).
[11/28 14:45:36   1341s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:45:36   1341s] wireLenOptFixPriorityInst 2664 inst fixed
[11/28 14:45:36   1341s] 
[11/28 14:45:36   1341s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/28 14:45:36   1342s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/28 14:45:36   1342s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2927.0MB) @(0:22:22 - 0:22:22).
[11/28 14:45:36   1342s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/28 14:45:36   1342s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2927.0MB
[11/28 14:45:36   1342s] Statistics of distance of Instance movement in refine placement:
[11/28 14:45:36   1342s]   maximum (X+Y) =         0.00 um
[11/28 14:45:36   1342s]   mean    (X+Y) =         0.00 um
[11/28 14:45:36   1342s] Summary Report:
[11/28 14:45:36   1342s] Instances move: 0 (out of 22002 movable)
[11/28 14:45:36   1342s] Instances flipped: 0
[11/28 14:45:36   1342s] Mean displacement: 0.00 um
[11/28 14:45:36   1342s] Max displacement: 0.00 um 
[11/28 14:45:36   1342s] Total instances moved : 0
[11/28 14:45:36   1342s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.260, REAL:0.264, MEM:2927.0M
[11/28 14:45:36   1342s] Total net bbox length = 1.613e+06 (7.947e+05 8.184e+05) (ext = 1.166e+04)
[11/28 14:45:36   1342s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2927.0MB
[11/28 14:45:36   1342s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2927.0MB) @(0:22:22 - 0:22:22).
[11/28 14:45:36   1342s] *** Finished refinePlace (0:22:22 mem=2927.0M) ***
[11/28 14:45:36   1342s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.231283.19
[11/28 14:45:36   1342s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.300, REAL:0.303, MEM:2927.0M
[11/28 14:45:36   1342s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2927.0M
[11/28 14:45:37   1342s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.100, REAL:0.096, MEM:2924.0M
[11/28 14:45:37   1342s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.440, REAL:0.433, MEM:2924.0M
[11/28 14:45:37   1342s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2924.0M
[11/28 14:45:37   1342s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2924.0M
[11/28 14:45:37   1342s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2924.0M
[11/28 14:45:37   1342s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:2924.0M
[11/28 14:45:37   1342s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.052  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.985%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 2151.4M, totSessionCpu=0:22:23 **
[11/28 14:45:37   1342s] **INFO: flowCheckPoint #9 GlobalDetailRoute
[11/28 14:45:37   1342s] **INFO: Skipping refine place as design is in placed state
[11/28 14:45:37   1342s] -routeWithEco true                        # bool, default=false, user setting
[11/28 14:45:37   1342s] -routeSelectedNetOnly false               # bool, default=false
[11/28 14:45:37   1342s] -routeWithTimingDriven true               # bool, default=false, user setting
[11/28 14:45:37   1342s] -routeWithSiDriven true                   # bool, default=false, user setting
[11/28 14:45:37   1342s] Existing Dirty Nets : 26
[11/28 14:45:37   1342s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[11/28 14:45:37   1342s] Reset Dirty Nets : 26
[11/28 14:45:37   1342s] *** EcoRoute #2 [begin] : totSession cpu/real = 0:22:22.8/0:44:32.2 (0.5), mem = 2924.0M
[11/28 14:45:37   1342s] 
[11/28 14:45:37   1342s] globalDetailRoute
[11/28 14:45:37   1342s] 
[11/28 14:45:37   1342s] ### Time Record (globalDetailRoute) is installed.
[11/28 14:45:37   1342s] #Start globalDetailRoute on Thu Nov 28 14:45:37 2024
[11/28 14:45:37   1342s] #
[11/28 14:45:37   1342s] ### Time Record (Pre Callback) is installed.
[11/28 14:45:37   1342s] Closing parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d': 24634 access done (mem: 2924.000M)
[11/28 14:45:37   1342s] ### Time Record (Pre Callback) is uninstalled.
[11/28 14:45:37   1342s] ### Time Record (DB Import) is installed.
[11/28 14:45:37   1342s] ### Time Record (Timing Data Generation) is installed.
[11/28 14:45:37   1342s] ### Time Record (Timing Data Generation) is uninstalled.
[11/28 14:45:37   1342s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:45:37   1342s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_n of net rst_n because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:45:37   1342s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_valid of net in_valid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:45:37   1342s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_valid2 of net in_valid2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:45:37   1342s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[7] of net image[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:45:37   1342s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[6] of net image[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:45:37   1342s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[5] of net image[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:45:37   1342s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[4] of net image[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:45:37   1342s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[3] of net image[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:45:37   1342s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[2] of net image[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:45:37   1342s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[1] of net image[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:45:37   1342s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/image[0] of net image[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:45:37   1342s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[7] of net template[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:45:37   1342s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[6] of net template[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:45:37   1342s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[5] of net template[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:45:37   1342s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[4] of net template[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:45:37   1342s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[3] of net template[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:45:37   1342s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[2] of net template[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:45:37   1342s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[1] of net template[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:45:37   1342s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/template[0] of net template[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/28 14:45:37   1342s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[11/28 14:45:37   1342s] #To increase the message display limit, refer to the product command reference manual.
[11/28 14:45:37   1343s] ### Net info: total nets: 24652
[11/28 14:45:37   1343s] ### Net info: dirty nets: 0
[11/28 14:45:37   1343s] ### Net info: marked as disconnected nets: 0
[11/28 14:45:38   1343s] #num needed restored net=0
[11/28 14:45:38   1343s] #need_extraction net=0 (total=24652)
[11/28 14:45:38   1343s] ### Net info: fully routed nets: 24621
[11/28 14:45:38   1343s] ### Net info: trivial (< 2 pins) nets: 29
[11/28 14:45:38   1343s] ### Net info: unrouted nets: 2
[11/28 14:45:38   1343s] ### Net info: re-extraction nets: 0
[11/28 14:45:38   1343s] ### Net info: ignored nets: 0
[11/28 14:45:38   1343s] ### Net info: skip routing nets: 0
[11/28 14:45:38   1343s] #WARNING (NRDB-733) PIN action[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:45:38   1343s] #WARNING (NRDB-733) PIN action[1] in CELL_VIEW CHIP does not have physical port.
[11/28 14:45:38   1343s] #WARNING (NRDB-733) PIN action[2] in CELL_VIEW CHIP does not have physical port.
[11/28 14:45:38   1343s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[11/28 14:45:38   1343s] #WARNING (NRDB-733) PIN image[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:45:38   1343s] #WARNING (NRDB-733) PIN image[1] in CELL_VIEW CHIP does not have physical port.
[11/28 14:45:38   1343s] #WARNING (NRDB-733) PIN image[2] in CELL_VIEW CHIP does not have physical port.
[11/28 14:45:38   1343s] #WARNING (NRDB-733) PIN image[3] in CELL_VIEW CHIP does not have physical port.
[11/28 14:45:38   1343s] #WARNING (NRDB-733) PIN image[4] in CELL_VIEW CHIP does not have physical port.
[11/28 14:45:38   1343s] #WARNING (NRDB-733) PIN image[5] in CELL_VIEW CHIP does not have physical port.
[11/28 14:45:38   1343s] #WARNING (NRDB-733) PIN image[6] in CELL_VIEW CHIP does not have physical port.
[11/28 14:45:38   1343s] #WARNING (NRDB-733) PIN image[7] in CELL_VIEW CHIP does not have physical port.
[11/28 14:45:38   1343s] #WARNING (NRDB-733) PIN image_size[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:45:38   1343s] #WARNING (NRDB-733) PIN image_size[1] in CELL_VIEW CHIP does not have physical port.
[11/28 14:45:38   1343s] #WARNING (NRDB-733) PIN in_valid in CELL_VIEW CHIP does not have physical port.
[11/28 14:45:38   1343s] #WARNING (NRDB-733) PIN in_valid2 in CELL_VIEW CHIP does not have physical port.
[11/28 14:45:38   1343s] #WARNING (NRDB-733) PIN out_valid in CELL_VIEW CHIP does not have physical port.
[11/28 14:45:38   1343s] #WARNING (NRDB-733) PIN out_value in CELL_VIEW CHIP does not have physical port.
[11/28 14:45:38   1343s] #WARNING (NRDB-733) PIN rst_n in CELL_VIEW CHIP does not have physical port.
[11/28 14:45:38   1343s] #WARNING (NRDB-733) PIN template[0] in CELL_VIEW CHIP does not have physical port.
[11/28 14:45:38   1343s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[11/28 14:45:38   1343s] #To increase the message display limit, refer to the product command reference manual.
[11/28 14:45:38   1343s] #Processed 14/0 dirty instances, 39/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(14 insts marked dirty, reset pre-exisiting dirty flag on 14 insts, 0 nets marked need extraction)
[11/28 14:45:38   1343s] ### import design signature (119): route=618823243 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=629323128 dirty_area=862699320 del_dirty_area=0 cell=18981069 placement=2126945355 pin_access=1806007265 inst_pattern=1 halo=0
[11/28 14:45:38   1343s] ### Time Record (DB Import) is uninstalled.
[11/28 14:45:38   1343s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[11/28 14:45:38   1343s] #RTESIG:78da9593b16ec23010863bf7294e81219580ded9b1138f54624d2b445991db3828527024
[11/28 14:45:38   1343s] #       c71978fbbaa80b5582c1eb7d3afff79d3d9bef375b4818ae482c7b42712028b78c306772
[11/28 14:45:38   1343s] #       493ca357868750fa7c4b9e67f3f78f1d63051022a48df5e668dc0286de38e88df78d3dbe
[11/28 14:45:38   1343s] #       fc41b9845ab7bd81f4abebda055467ab4fcd3754a6d643ebffe1321790e8c17709a4de38
[11/28 14:45:38   1343s] #       abdd79b4ade278dd7684092370f06eb8f3ea80670fe1523e84e7f4089e490582af24fe1e
[11/28 14:45:38   1343s] #       48ebb6d37e7cca4c5de7186304b1b82e91dfe1f4b2a075b9db94e53aeca8f72e1427d022
[11/28 14:45:38   1343s] #       03bafd3a280f5692de6b5b6957857ec60ea7299241623b6b229488ca28148f324a528c61
[11/28 14:45:38   1343s] #       8821fb45d86d110c298888fd13e405c81893a9782a89714685254e867efa01f71e3d01
[11/28 14:45:38   1343s] #
[11/28 14:45:38   1343s] #Skip comparing routing design signature in db-snapshot flow
[11/28 14:45:38   1343s] ### Time Record (Data Preparation) is installed.
[11/28 14:45:38   1343s] #RTESIG:78da9593314fc330108599f915a7b44390da72e7c4763c16a96b405561ad0c71aa48a923
[11/28 14:45:38   1343s] #       39ced07f8fa9588a12dc78bd4fefeebd3b2f961fbb3d240c37c4d73d213f12947b462899
[11/28 14:45:38   1343s] #       585396d333c36328bdbf248f8be5ebdb81b1020811d2c67a73326e05436f1cf4c6fbc69e
[11/28 14:45:38   1343s] #       9e7e2129a0d66d6f20fdecba7605d5c5ea73f30595a9f5d0fa3fb8901c123df82e81d41b
[11/28 14:45:38   1343s] #       67b5bb8ccaaa0c6f654798602103ef863b5b073c9f850b310b973407cf85029e6d04fe3c
[11/28 14:45:38   1343s] #       48ebb6d37edc65ae6ee7186338b1785c5cde91e97541dbf2b02bcb6dd851ef5d284ea045
[11/28 14:45:38   1343s] #       0ef4ff75900ca924bdd7b6d2ae0a7ac60ee7299241623b6b22148f865150e879351a3150
[11/28 14:45:38   1343s] #       a82c2aa604c51886785f438614128b7d28cc0a10312657f1a904c61915b63d39f4c337de
[11/28 14:45:38   1343s] #       4849b0
[11/28 14:45:38   1343s] #
[11/28 14:45:38   1343s] ### Time Record (Data Preparation) is uninstalled.
[11/28 14:45:38   1343s] ### Time Record (Global Routing) is installed.
[11/28 14:45:38   1343s] ### Time Record (Global Routing) is uninstalled.
[11/28 14:45:38   1344s] #Total number of trivial nets (e.g. < 2 pins) = 29 (skipped).
[11/28 14:45:38   1344s] #Total number of routable nets = 24623.
[11/28 14:45:38   1344s] #Total number of nets in the design = 24652.
[11/28 14:45:38   1344s] #26 routable nets do not have any wires.
[11/28 14:45:38   1344s] #24597 routable nets have routed wires.
[11/28 14:45:38   1344s] #26 nets will be global routed.
[11/28 14:45:38   1344s] #345 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/28 14:45:38   1344s] ### Time Record (Data Preparation) is installed.
[11/28 14:45:38   1344s] #Start routing data preparation on Thu Nov 28 14:45:38 2024
[11/28 14:45:38   1344s] #
[11/28 14:45:38   1344s] #Minimum voltage of a net in the design = 0.000.
[11/28 14:45:38   1344s] #Maximum voltage of a net in the design = 1.980.
[11/28 14:45:38   1344s] #Voltage range [0.000 - 1.980] has 24650 nets.
[11/28 14:45:38   1344s] #Voltage range [0.000 - 0.000] has 1 net.
[11/28 14:45:38   1344s] #Voltage range [1.620 - 1.980] has 1 net.
[11/28 14:45:38   1344s] ### Time Record (Cell Pin Access) is installed.
[11/28 14:45:38   1344s] #Initial pin access analysis.
[11/28 14:45:38   1344s] #Detail pin access analysis.
[11/28 14:45:38   1344s] ### Time Record (Cell Pin Access) is uninstalled.
[11/28 14:45:39   1344s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[11/28 14:45:39   1344s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[11/28 14:45:39   1344s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/28 14:45:39   1344s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[11/28 14:45:39   1344s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/28 14:45:39   1344s] # metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
[11/28 14:45:39   1344s] #Monitoring time of adding inner blkg by smac
[11/28 14:45:39   1344s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2132.50 (MB), peak = 2249.49 (MB)
[11/28 14:45:39   1344s] #Regenerating Ggrids automatically.
[11/28 14:45:39   1344s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[11/28 14:45:39   1344s] #Using automatically generated G-grids.
[11/28 14:45:39   1344s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/28 14:45:39   1345s] #Done routing data preparation.
[11/28 14:45:39   1345s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2135.17 (MB), peak = 2249.49 (MB)
[11/28 14:45:39   1345s] #Found 0 nets for post-route si or timing fixing.
[11/28 14:45:39   1345s] #
[11/28 14:45:39   1345s] #Finished routing data preparation on Thu Nov 28 14:45:39 2024
[11/28 14:45:39   1345s] #
[11/28 14:45:39   1345s] #Cpu time = 00:00:01
[11/28 14:45:39   1345s] #Elapsed time = 00:00:01
[11/28 14:45:39   1345s] #Increased memory = 6.72 (MB)
[11/28 14:45:39   1345s] #Total memory = 2135.17 (MB)
[11/28 14:45:39   1345s] #Peak memory = 2249.49 (MB)
[11/28 14:45:39   1345s] #
[11/28 14:45:39   1345s] ### Time Record (Data Preparation) is uninstalled.
[11/28 14:45:39   1345s] ### Time Record (Global Routing) is installed.
[11/28 14:45:39   1345s] #
[11/28 14:45:39   1345s] #Start global routing on Thu Nov 28 14:45:39 2024
[11/28 14:45:39   1345s] #
[11/28 14:45:39   1345s] #
[11/28 14:45:39   1345s] #Start global routing initialization on Thu Nov 28 14:45:39 2024
[11/28 14:45:39   1345s] #
[11/28 14:45:39   1345s] #Number of eco nets is 24
[11/28 14:45:39   1345s] #
[11/28 14:45:39   1345s] #Start global routing data preparation on Thu Nov 28 14:45:39 2024
[11/28 14:45:39   1345s] #
[11/28 14:45:40   1345s] ### build_merged_routing_blockage_rect_list starts on Thu Nov 28 14:45:40 2024 with memory = 2135.17 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1345s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:40   1345s] #Start routing resource analysis on Thu Nov 28 14:45:40 2024
[11/28 14:45:40   1345s] #
[11/28 14:45:40   1345s] ### init_is_bin_blocked starts on Thu Nov 28 14:45:40 2024 with memory = 2135.17 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1345s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:40   1345s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Nov 28 14:45:40 2024 with memory = 2137.92 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1346s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:40   1346s] ### adjust_flow_cap starts on Thu Nov 28 14:45:40 2024 with memory = 2137.97 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1346s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:40   1346s] ### adjust_partial_route_blockage starts on Thu Nov 28 14:45:40 2024 with memory = 2137.97 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1346s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:40   1346s] ### set_via_blocked starts on Thu Nov 28 14:45:40 2024 with memory = 2137.97 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1346s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:40   1346s] ### copy_flow starts on Thu Nov 28 14:45:40 2024 with memory = 2137.97 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1346s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:40   1346s] #Routing resource analysis is done on Thu Nov 28 14:45:40 2024
[11/28 14:45:40   1346s] #
[11/28 14:45:40   1346s] ### report_flow_cap starts on Thu Nov 28 14:45:40 2024 with memory = 2137.97 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1346s] #  Resource Analysis:
[11/28 14:45:40   1346s] #
[11/28 14:45:40   1346s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/28 14:45:40   1346s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/28 14:45:40   1346s] #  --------------------------------------------------------------
[11/28 14:45:40   1346s] #  metal1         H         558        2004       29241    68.35%
[11/28 14:45:40   1346s] #  metal2         V         399        1915       29241    52.01%
[11/28 14:45:40   1346s] #  metal3         H         571        1991       29241    51.03%
[11/28 14:45:40   1346s] #  metal4         V         827        1487       29241    41.36%
[11/28 14:45:40   1346s] #  metal5         H        1171        1391       29241    34.88%
[11/28 14:45:40   1346s] #  metal6         V         252         325       29241    35.40%
[11/28 14:45:40   1346s] #  --------------------------------------------------------------
[11/28 14:45:40   1346s] #  Total                   3779      68.91%      175446    47.17%
[11/28 14:45:40   1346s] #
[11/28 14:45:40   1346s] #  346 nets (1.40%) with 1 preferred extra spacing.
[11/28 14:45:40   1346s] #
[11/28 14:45:40   1346s] #
[11/28 14:45:40   1346s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:40   1346s] ### analyze_m2_tracks starts on Thu Nov 28 14:45:40 2024 with memory = 2137.97 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1346s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:40   1346s] ### report_initial_resource starts on Thu Nov 28 14:45:40 2024 with memory = 2137.97 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1346s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:40   1346s] ### mark_pg_pins_accessibility starts on Thu Nov 28 14:45:40 2024 with memory = 2137.97 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1346s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:40   1346s] ### set_net_region starts on Thu Nov 28 14:45:40 2024 with memory = 2137.97 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1346s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:40   1346s] #
[11/28 14:45:40   1346s] #Global routing data preparation is done on Thu Nov 28 14:45:40 2024
[11/28 14:45:40   1346s] #
[11/28 14:45:40   1346s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2137.97 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1346s] #
[11/28 14:45:40   1346s] ### prepare_level starts on Thu Nov 28 14:45:40 2024 with memory = 2137.97 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1346s] ### init level 1 starts on Thu Nov 28 14:45:40 2024 with memory = 2137.97 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1346s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:40   1346s] ### Level 1 hgrid = 171 X 171
[11/28 14:45:40   1346s] ### prepare_level_flow starts on Thu Nov 28 14:45:40 2024 with memory = 2137.97 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1346s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:40   1346s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:40   1346s] #
[11/28 14:45:40   1346s] #Global routing initialization is done on Thu Nov 28 14:45:40 2024
[11/28 14:45:40   1346s] #
[11/28 14:45:40   1346s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2137.97 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1346s] #
[11/28 14:45:40   1346s] #start global routing iteration 1...
[11/28 14:45:40   1346s] ### init_flow_edge starts on Thu Nov 28 14:45:40 2024 with memory = 2137.97 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1346s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:40   1346s] ### routing at level 1 (topmost level) iter 0
[11/28 14:45:40   1346s] ### measure_qor starts on Thu Nov 28 14:45:40 2024 with memory = 2140.67 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1346s] ### measure_congestion starts on Thu Nov 28 14:45:40 2024 with memory = 2140.67 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1346s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:40   1346s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:40   1346s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2140.64 (MB), peak = 2249.49 (MB)
[11/28 14:45:40   1346s] #
[11/28 14:45:40   1346s] #start global routing iteration 2...
[11/28 14:45:41   1346s] ### routing at level 1 (topmost level) iter 1
[11/28 14:45:41   1346s] ### measure_qor starts on Thu Nov 28 14:45:41 2024 with memory = 2140.64 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1346s] ### measure_congestion starts on Thu Nov 28 14:45:41 2024 with memory = 2140.64 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1346s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:41   1346s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:41   1346s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2140.64 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1346s] #
[11/28 14:45:41   1346s] ### route_end starts on Thu Nov 28 14:45:41 2024 with memory = 2140.64 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1346s] #
[11/28 14:45:41   1346s] #Total number of trivial nets (e.g. < 2 pins) = 29 (skipped).
[11/28 14:45:41   1346s] #Total number of routable nets = 24623.
[11/28 14:45:41   1346s] #Total number of nets in the design = 24652.
[11/28 14:45:41   1346s] #
[11/28 14:45:41   1346s] #24623 routable nets have routed wires.
[11/28 14:45:41   1346s] #345 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/28 14:45:41   1346s] #
[11/28 14:45:41   1346s] #Routed nets constraints summary:
[11/28 14:45:41   1346s] #-----------------------------
[11/28 14:45:41   1346s] #        Rules   Unconstrained  
[11/28 14:45:41   1346s] #-----------------------------
[11/28 14:45:41   1346s] #      Default              26  
[11/28 14:45:41   1346s] #-----------------------------
[11/28 14:45:41   1346s] #        Total              26  
[11/28 14:45:41   1346s] #-----------------------------
[11/28 14:45:41   1346s] #
[11/28 14:45:41   1346s] #Routing constraints summary of the whole design:
[11/28 14:45:41   1346s] #------------------------------------------------
[11/28 14:45:41   1346s] #        Rules   Pref Extra Space   Unconstrained  
[11/28 14:45:41   1346s] #------------------------------------------------
[11/28 14:45:41   1346s] #      Default                345           24278  
[11/28 14:45:41   1346s] #------------------------------------------------
[11/28 14:45:41   1346s] #        Total                345           24278  
[11/28 14:45:41   1346s] #------------------------------------------------
[11/28 14:45:41   1346s] #
[11/28 14:45:41   1346s] ### cal_base_flow starts on Thu Nov 28 14:45:41 2024 with memory = 2140.64 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1346s] ### init_flow_edge starts on Thu Nov 28 14:45:41 2024 with memory = 2140.64 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1346s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:41   1346s] ### cal_flow starts on Thu Nov 28 14:45:41 2024 with memory = 2140.70 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1346s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:41   1346s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:41   1346s] ### report_overcon starts on Thu Nov 28 14:45:41 2024 with memory = 2140.70 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1346s] #
[11/28 14:45:41   1346s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/28 14:45:41   1346s] #
[11/28 14:45:41   1346s] #                 OverCon          
[11/28 14:45:41   1346s] #                  #Gcell    %Gcell
[11/28 14:45:41   1346s] #     Layer           (1)   OverCon  Flow/Cap
[11/28 14:45:41   1346s] #  ----------------------------------------------
[11/28 14:45:41   1346s] #  metal1        0(0.00%)   (0.00%)     0.42  
[11/28 14:45:41   1346s] #  metal2        1(0.01%)   (0.01%)     0.59  
[11/28 14:45:41   1346s] #  metal3        0(0.00%)   (0.00%)     0.48  
[11/28 14:45:41   1346s] #  metal4        0(0.00%)   (0.00%)     0.38  
[11/28 14:45:41   1346s] #  metal5        0(0.00%)   (0.00%)     0.29  
[11/28 14:45:41   1346s] #  metal6        0(0.00%)   (0.00%)     0.32  
[11/28 14:45:41   1346s] #  ----------------------------------------------
[11/28 14:45:41   1346s] #     Total      1(0.00%)   (0.00%)
[11/28 14:45:41   1346s] #
[11/28 14:45:41   1346s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/28 14:45:41   1346s] #  Overflow after GR: 0.00% H + 0.00% V
[11/28 14:45:41   1346s] #
[11/28 14:45:41   1346s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:41   1346s] ### cal_base_flow starts on Thu Nov 28 14:45:41 2024 with memory = 2140.70 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1346s] ### init_flow_edge starts on Thu Nov 28 14:45:41 2024 with memory = 2140.70 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1346s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:41   1346s] ### cal_flow starts on Thu Nov 28 14:45:41 2024 with memory = 2140.70 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1346s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:41   1346s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:41   1346s] ### export_cong_map starts on Thu Nov 28 14:45:41 2024 with memory = 2140.70 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1346s] ### PDZT_Export::export_cong_map starts on Thu Nov 28 14:45:41 2024 with memory = 2140.75 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1346s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:41   1346s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:41   1346s] ### import_cong_map starts on Thu Nov 28 14:45:41 2024 with memory = 2140.75 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1346s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:41   1346s] ### update starts on Thu Nov 28 14:45:41 2024 with memory = 2140.75 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1346s] #Complete Global Routing.
[11/28 14:45:41   1346s] #Total number of nets with non-default rule or having extra spacing = 346
[11/28 14:45:41   1346s] #Total wire length = 2249401 um.
[11/28 14:45:41   1346s] #Total half perimeter of net bounding box = 1674904 um.
[11/28 14:45:41   1346s] #Total wire length on LAYER metal1 = 75581 um.
[11/28 14:45:41   1346s] #Total wire length on LAYER metal2 = 337625 um.
[11/28 14:45:41   1346s] #Total wire length on LAYER metal3 = 456594 um.
[11/28 14:45:41   1346s] #Total wire length on LAYER metal4 = 601491 um.
[11/28 14:45:41   1346s] #Total wire length on LAYER metal5 = 625430 um.
[11/28 14:45:41   1346s] #Total wire length on LAYER metal6 = 152680 um.
[11/28 14:45:41   1346s] #Total number of vias = 190092
[11/28 14:45:41   1346s] #Up-Via Summary (total 190092):
[11/28 14:45:41   1346s] #           
[11/28 14:45:41   1346s] #-----------------------
[11/28 14:45:41   1346s] # metal1          84059
[11/28 14:45:41   1346s] # metal2          62334
[11/28 14:45:41   1346s] # metal3          28221
[11/28 14:45:41   1346s] # metal4          11897
[11/28 14:45:41   1346s] # metal5           3581
[11/28 14:45:41   1346s] #-----------------------
[11/28 14:45:41   1346s] #                190092 
[11/28 14:45:41   1346s] #
[11/28 14:45:41   1346s] ### update cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:41   1346s] ### report_overcon starts on Thu Nov 28 14:45:41 2024 with memory = 2141.18 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1346s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:41   1346s] ### report_overcon starts on Thu Nov 28 14:45:41 2024 with memory = 2141.18 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1346s] #Max overcon = 1 tracks.
[11/28 14:45:41   1346s] #Total overcon = 0.00%.
[11/28 14:45:41   1346s] #Worst layer Gcell overcon rate = 0.00%.
[11/28 14:45:41   1346s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:41   1346s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:41   1346s] ### global_route design signature (122): route=373787125 net_attr=1866562025
[11/28 14:45:41   1346s] #
[11/28 14:45:41   1346s] #Global routing statistics:
[11/28 14:45:41   1346s] #Cpu time = 00:00:02
[11/28 14:45:41   1346s] #Elapsed time = 00:00:02
[11/28 14:45:41   1346s] #Increased memory = 5.55 (MB)
[11/28 14:45:41   1346s] #Total memory = 2140.72 (MB)
[11/28 14:45:41   1346s] #Peak memory = 2249.49 (MB)
[11/28 14:45:41   1346s] #
[11/28 14:45:41   1346s] #Finished global routing on Thu Nov 28 14:45:41 2024
[11/28 14:45:41   1346s] #
[11/28 14:45:41   1346s] #
[11/28 14:45:41   1346s] ### Time Record (Global Routing) is uninstalled.
[11/28 14:45:41   1346s] ### Time Record (Data Preparation) is installed.
[11/28 14:45:41   1346s] ### Time Record (Data Preparation) is uninstalled.
[11/28 14:45:41   1347s] ### track-assign external-init starts on Thu Nov 28 14:45:41 2024 with memory = 2137.98 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1347s] ### Time Record (Track Assignment) is installed.
[11/28 14:45:41   1347s] ### Time Record (Track Assignment) is uninstalled.
[11/28 14:45:41   1347s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:41   1347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2137.98 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1347s] ### track-assign engine-init starts on Thu Nov 28 14:45:41 2024 with memory = 2137.98 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1347s] ### Time Record (Track Assignment) is installed.
[11/28 14:45:41   1347s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:41   1347s] ### track-assign core-engine starts on Thu Nov 28 14:45:41 2024 with memory = 2137.98 (MB), peak = 2249.49 (MB)
[11/28 14:45:41   1347s] #Start Track Assignment.
[11/28 14:45:42   1347s] #Done with 9 horizontal wires in 6 hboxes and 13 vertical wires in 6 hboxes.
[11/28 14:45:42   1348s] #Done with 2 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
[11/28 14:45:42   1348s] #Complete Track Assignment.
[11/28 14:45:42   1348s] #Total number of nets with non-default rule or having extra spacing = 346
[11/28 14:45:42   1348s] #Total wire length = 2249397 um.
[11/28 14:45:42   1348s] #Total half perimeter of net bounding box = 1674904 um.
[11/28 14:45:42   1348s] #Total wire length on LAYER metal1 = 75581 um.
[11/28 14:45:42   1348s] #Total wire length on LAYER metal2 = 337634 um.
[11/28 14:45:42   1348s] #Total wire length on LAYER metal3 = 456584 um.
[11/28 14:45:42   1348s] #Total wire length on LAYER metal4 = 601488 um.
[11/28 14:45:42   1348s] #Total wire length on LAYER metal5 = 625430 um.
[11/28 14:45:42   1348s] #Total wire length on LAYER metal6 = 152680 um.
[11/28 14:45:42   1348s] #Total number of vias = 190092
[11/28 14:45:42   1348s] #Up-Via Summary (total 190092):
[11/28 14:45:42   1348s] #           
[11/28 14:45:42   1348s] #-----------------------
[11/28 14:45:42   1348s] # metal1          84059
[11/28 14:45:42   1348s] # metal2          62334
[11/28 14:45:42   1348s] # metal3          28221
[11/28 14:45:42   1348s] # metal4          11897
[11/28 14:45:42   1348s] # metal5           3581
[11/28 14:45:42   1348s] #-----------------------
[11/28 14:45:42   1348s] #                190092 
[11/28 14:45:42   1348s] #
[11/28 14:45:42   1348s] ### track_assign design signature (125): route=450090915
[11/28 14:45:43   1348s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.1 GB, peak:2.2 GB
[11/28 14:45:43   1348s] ### Time Record (Track Assignment) is uninstalled.
[11/28 14:45:43   1348s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2156.25 (MB), peak = 2249.49 (MB)
[11/28 14:45:43   1348s] #
[11/28 14:45:43   1348s] #number of short segments in preferred routing layers
[11/28 14:45:43   1348s] #	
[11/28 14:45:43   1348s] #	
[11/28 14:45:43   1348s] #
[11/28 14:45:43   1348s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/28 14:45:43   1348s] #Cpu time = 00:00:05
[11/28 14:45:43   1348s] #Elapsed time = 00:00:05
[11/28 14:45:43   1348s] #Increased memory = 28.37 (MB)
[11/28 14:45:43   1348s] #Total memory = 2156.82 (MB)
[11/28 14:45:43   1348s] #Peak memory = 2249.49 (MB)
[11/28 14:45:43   1348s] ### Time Record (Detail Routing) is installed.
[11/28 14:45:43   1348s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[11/28 14:45:44   1349s] #
[11/28 14:45:44   1349s] #Start Detail Routing..
[11/28 14:45:44   1349s] #start initial detail routing ...
[11/28 14:45:44   1349s] ### Design has 0 dirty nets, 79 dirty-areas)
[11/28 14:45:45   1351s] # ECO: 0.9% of the total area was rechecked for DRC, and 2.2% required routing.
[11/28 14:45:45   1351s] #   number of violations = 4
[11/28 14:45:45   1351s] #
[11/28 14:45:45   1351s] #    By Layer and Type :
[11/28 14:45:45   1351s] #	         MetSpc    Short   Totals
[11/28 14:45:45   1351s] #	metal1        1        0        1
[11/28 14:45:45   1351s] #	metal2        0        3        3
[11/28 14:45:45   1351s] #	Totals        1        3        4
[11/28 14:45:45   1351s] #14 out of 22352 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
[11/28 14:45:45   1351s] #0.0% of the total area is being checked for drcs
[11/28 14:45:45   1351s] #0.0% of the total area was checked
[11/28 14:45:45   1351s] #   number of violations = 4
[11/28 14:45:45   1351s] #
[11/28 14:45:45   1351s] #    By Layer and Type :
[11/28 14:45:45   1351s] #	         MetSpc    Short   Totals
[11/28 14:45:45   1351s] #	metal1        1        0        1
[11/28 14:45:45   1351s] #	metal2        0        3        3
[11/28 14:45:45   1351s] #	Totals        1        3        4
[11/28 14:45:45   1351s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2159.34 (MB), peak = 2249.49 (MB)
[11/28 14:45:46   1351s] #start 1st optimization iteration ...
[11/28 14:45:46   1351s] #   number of violations = 0
[11/28 14:45:46   1351s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2158.74 (MB), peak = 2249.49 (MB)
[11/28 14:45:46   1352s] #Complete Detail Routing.
[11/28 14:45:46   1352s] #Total number of nets with non-default rule or having extra spacing = 346
[11/28 14:45:46   1352s] #Total wire length = 2249410 um.
[11/28 14:45:46   1352s] #Total half perimeter of net bounding box = 1674904 um.
[11/28 14:45:46   1352s] #Total wire length on LAYER metal1 = 75563 um.
[11/28 14:45:46   1352s] #Total wire length on LAYER metal2 = 337651 um.
[11/28 14:45:46   1352s] #Total wire length on LAYER metal3 = 456609 um.
[11/28 14:45:46   1352s] #Total wire length on LAYER metal4 = 601461 um.
[11/28 14:45:46   1352s] #Total wire length on LAYER metal5 = 625446 um.
[11/28 14:45:46   1352s] #Total wire length on LAYER metal6 = 152680 um.
[11/28 14:45:46   1352s] #Total number of vias = 190116
[11/28 14:45:46   1352s] #Up-Via Summary (total 190116):
[11/28 14:45:46   1352s] #           
[11/28 14:45:46   1352s] #-----------------------
[11/28 14:45:46   1352s] # metal1          84061
[11/28 14:45:46   1352s] # metal2          62353
[11/28 14:45:46   1352s] # metal3          28219
[11/28 14:45:46   1352s] # metal4          11902
[11/28 14:45:46   1352s] # metal5           3581
[11/28 14:45:46   1352s] #-----------------------
[11/28 14:45:46   1352s] #                190116 
[11/28 14:45:46   1352s] #
[11/28 14:45:46   1352s] #Total number of DRC violations = 0
[11/28 14:45:47   1352s] ### Time Record (Detail Routing) is uninstalled.
[11/28 14:45:47   1352s] #Cpu time = 00:00:04
[11/28 14:45:47   1352s] #Elapsed time = 00:00:04
[11/28 14:45:47   1352s] #Increased memory = -0.74 (MB)
[11/28 14:45:47   1352s] #Total memory = 2156.08 (MB)
[11/28 14:45:47   1352s] #Peak memory = 2249.49 (MB)
[11/28 14:45:47   1352s] ### Time Record (Antenna Fixing) is installed.
[11/28 14:45:47   1352s] #
[11/28 14:45:47   1352s] #start routing for process antenna violation fix ...
[11/28 14:45:47   1352s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[11/28 14:45:47   1352s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2159.04 (MB), peak = 2249.49 (MB)
[11/28 14:45:47   1352s] #
[11/28 14:45:47   1352s] #Total number of nets with non-default rule or having extra spacing = 346
[11/28 14:45:47   1352s] #Total wire length = 2249410 um.
[11/28 14:45:47   1352s] #Total half perimeter of net bounding box = 1674904 um.
[11/28 14:45:47   1352s] #Total wire length on LAYER metal1 = 75563 um.
[11/28 14:45:47   1352s] #Total wire length on LAYER metal2 = 337651 um.
[11/28 14:45:47   1352s] #Total wire length on LAYER metal3 = 456609 um.
[11/28 14:45:47   1352s] #Total wire length on LAYER metal4 = 601461 um.
[11/28 14:45:47   1352s] #Total wire length on LAYER metal5 = 625446 um.
[11/28 14:45:47   1352s] #Total wire length on LAYER metal6 = 152680 um.
[11/28 14:45:47   1352s] #Total number of vias = 190116
[11/28 14:45:47   1352s] #Up-Via Summary (total 190116):
[11/28 14:45:47   1352s] #           
[11/28 14:45:47   1352s] #-----------------------
[11/28 14:45:47   1352s] # metal1          84061
[11/28 14:45:47   1352s] # metal2          62353
[11/28 14:45:47   1352s] # metal3          28219
[11/28 14:45:47   1352s] # metal4          11902
[11/28 14:45:47   1352s] # metal5           3581
[11/28 14:45:47   1352s] #-----------------------
[11/28 14:45:47   1352s] #                190116 
[11/28 14:45:47   1352s] #
[11/28 14:45:47   1352s] #Total number of DRC violations = 0
[11/28 14:45:47   1352s] #Total number of process antenna violations = 0
[11/28 14:45:47   1352s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/28 14:45:47   1352s] #
[11/28 14:45:48   1354s] #
[11/28 14:45:48   1354s] #Total number of nets with non-default rule or having extra spacing = 346
[11/28 14:45:48   1354s] #Total wire length = 2249410 um.
[11/28 14:45:48   1354s] #Total half perimeter of net bounding box = 1674904 um.
[11/28 14:45:48   1354s] #Total wire length on LAYER metal1 = 75563 um.
[11/28 14:45:48   1354s] #Total wire length on LAYER metal2 = 337651 um.
[11/28 14:45:48   1354s] #Total wire length on LAYER metal3 = 456609 um.
[11/28 14:45:48   1354s] #Total wire length on LAYER metal4 = 601461 um.
[11/28 14:45:48   1354s] #Total wire length on LAYER metal5 = 625446 um.
[11/28 14:45:48   1354s] #Total wire length on LAYER metal6 = 152680 um.
[11/28 14:45:48   1354s] #Total number of vias = 190116
[11/28 14:45:48   1354s] #Up-Via Summary (total 190116):
[11/28 14:45:48   1354s] #           
[11/28 14:45:48   1354s] #-----------------------
[11/28 14:45:48   1354s] # metal1          84061
[11/28 14:45:48   1354s] # metal2          62353
[11/28 14:45:48   1354s] # metal3          28219
[11/28 14:45:48   1354s] # metal4          11902
[11/28 14:45:48   1354s] # metal5           3581
[11/28 14:45:48   1354s] #-----------------------
[11/28 14:45:48   1354s] #                190116 
[11/28 14:45:48   1354s] #
[11/28 14:45:48   1354s] #Total number of DRC violations = 0
[11/28 14:45:48   1354s] #Total number of process antenna violations = 0
[11/28 14:45:48   1354s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/28 14:45:48   1354s] #
[11/28 14:45:48   1354s] ### Time Record (Antenna Fixing) is uninstalled.
[11/28 14:45:48   1354s] #detailRoute Statistics:
[11/28 14:45:48   1354s] #Cpu time = 00:00:06
[11/28 14:45:48   1354s] #Elapsed time = 00:00:06
[11/28 14:45:48   1354s] #Increased memory = -0.77 (MB)
[11/28 14:45:48   1354s] #Total memory = 2156.05 (MB)
[11/28 14:45:48   1354s] #Peak memory = 2249.49 (MB)
[11/28 14:45:48   1354s] #Skip updating routing design signature in db-snapshot flow
[11/28 14:45:48   1354s] ### global_detail_route design signature (136): route=2135860760 flt_obj=0 vio=1905142130 shield_wire=1
[11/28 14:45:49   1354s] ### Time Record (DB Export) is installed.
[11/28 14:45:49   1354s] ### export design design signature (137): route=2135860760 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1422601509 dirty_area=0 del_dirty_area=0 cell=18981069 placement=2126945355 pin_access=1806007265 inst_pattern=1 halo=1555777204
[11/28 14:45:49   1354s] ### Time Record (DB Export) is uninstalled.
[11/28 14:45:49   1354s] ### Time Record (Post Callback) is installed.
[11/28 14:45:49   1354s] ### Time Record (Post Callback) is uninstalled.
[11/28 14:45:49   1354s] #
[11/28 14:45:49   1354s] #globalDetailRoute statistics:
[11/28 14:45:49   1354s] #Cpu time = 00:00:12
[11/28 14:45:49   1354s] #Elapsed time = 00:00:12
[11/28 14:45:49   1354s] #Increased memory = -74.20 (MB)
[11/28 14:45:49   1354s] #Total memory = 2077.16 (MB)
[11/28 14:45:49   1354s] #Peak memory = 2249.49 (MB)
[11/28 14:45:49   1354s] #Number of warnings = 42
[11/28 14:45:49   1354s] #Total number of warnings = 242
[11/28 14:45:49   1354s] #Number of fails = 0
[11/28 14:45:49   1354s] #Total number of fails = 0
[11/28 14:45:49   1354s] #Complete globalDetailRoute on Thu Nov 28 14:45:49 2024
[11/28 14:45:49   1354s] #
[11/28 14:45:49   1355s] ### import design signature (138): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1806007265 inst_pattern=1 halo=0
[11/28 14:45:49   1355s] ### Time Record (globalDetailRoute) is uninstalled.
[11/28 14:45:49   1355s] ### 
[11/28 14:45:49   1355s] ###   Scalability Statistics
[11/28 14:45:49   1355s] ### 
[11/28 14:45:49   1355s] ### --------------------------------+----------------+----------------+----------------+
[11/28 14:45:49   1355s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[11/28 14:45:49   1355s] ### --------------------------------+----------------+----------------+----------------+
[11/28 14:45:49   1355s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/28 14:45:49   1355s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/28 14:45:49   1355s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/28 14:45:49   1355s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[11/28 14:45:49   1355s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[11/28 14:45:49   1355s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/28 14:45:49   1355s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[11/28 14:45:49   1355s] ###   Global Routing                |        00:00:02|        00:00:02|             1.0|
[11/28 14:45:49   1355s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[11/28 14:45:49   1355s] ###   Detail Routing                |        00:00:04|        00:00:04|             1.0|
[11/28 14:45:49   1355s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[11/28 14:45:49   1355s] ###   Entire Command                |        00:00:12|        00:00:12|             1.0|
[11/28 14:45:49   1355s] ### --------------------------------+----------------+----------------+----------------+
[11/28 14:45:49   1355s] ### 
[11/28 14:45:49   1355s] *** EcoRoute #2 [finish] : cpu/real = 0:00:12.2/0:00:12.2 (1.0), totSession cpu/real = 0:22:35.1/0:44:44.4 (0.5), mem = 2895.6M
[11/28 14:45:49   1355s] 
[11/28 14:45:49   1355s] =============================================================================================
[11/28 14:45:49   1355s]  Step TAT Report for EcoRoute #2                                                20.15-s105_1
[11/28 14:45:49   1355s] =============================================================================================
[11/28 14:45:49   1355s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:45:49   1355s] ---------------------------------------------------------------------------------------------
[11/28 14:45:49   1355s] [ GlobalRoute            ]      1   0:00:01.6  (  13.0 % )     0:00:01.6 /  0:00:01.6    1.0
[11/28 14:45:49   1355s] [ DetailRoute            ]      1   0:00:03.7  (  30.0 % )     0:00:03.7 /  0:00:03.7    1.0
[11/28 14:45:49   1355s] [ MISC                   ]          0:00:07.0  (  57.0 % )     0:00:07.0 /  0:00:07.0    1.0
[11/28 14:45:49   1355s] ---------------------------------------------------------------------------------------------
[11/28 14:45:49   1355s]  EcoRoute #2 TOTAL                  0:00:12.2  ( 100.0 % )     0:00:12.2 /  0:00:12.2    1.0
[11/28 14:45:49   1355s] ---------------------------------------------------------------------------------------------
[11/28 14:45:49   1355s] 
[11/28 14:45:49   1355s] **optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 2076.6M, totSessionCpu=0:22:35 **
[11/28 14:45:49   1355s] New Signature Flow (restoreNanoRouteOptions) ....
[11/28 14:45:49   1355s] Extraction called for design 'CHIP' of instances=22352 and nets=24652 using extraction engine 'postRoute' at effort level 'high' .
[11/28 14:45:49   1355s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'CHIP'. Number of corners is 1.
[11/28 14:45:51   1355s] Region and/or Nets changed are small. Going for incremental extraction
[11/28 14:45:51   1355s]  Min pitch recieved = 2240 
[11/28 14:45:51   1355s] IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.
[11/28 14:45:51   1355s] 
[11/28 14:45:51   1355s] IQuantus Extraction engine initialization using 1 tech files:
[11/28 14:45:51   1355s] 	RC/icecaps.tch at temperature 25C . 
[11/28 14:45:51   1355s] 
[11/28 14:45:51   1355s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[11/28 14:45:52   1356s] Reading layer map file 'lefdef.layermap.cmd'.
[11/28 14:45:52   1356s] lef metal layer metal1 (1) mapped to tech layer ME1_C (6) 
[11/28 14:45:52   1356s] lef metal layer metal2 (2) mapped to tech layer ME2_C (8) 
[11/28 14:45:52   1356s] lef metal layer metal3 (3) mapped to tech layer ME3_C (10) 
[11/28 14:45:52   1356s] lef metal layer metal4 (4) mapped to tech layer ME4_C (12) 
[11/28 14:45:52   1356s] lef metal layer metal5 (5) mapped to tech layer ME5_C (14) 
[11/28 14:45:52   1356s] lef metal layer metal6 (6) mapped to tech layer ME6_C (18) 
[11/28 14:45:52   1356s] lef via layer via (2) mapped to tech layer VIA1 (7) 
[11/28 14:45:52   1356s] lef via layer via2 (3) mapped to tech layer VIA2 (9) 
[11/28 14:45:52   1356s] lef via layer via3 (4) mapped to tech layer VIA3 (11) 
[11/28 14:45:52   1356s] lef via layer via4 (5) mapped to tech layer VIA4 (13) 
[11/28 14:45:52   1356s] lef via layer via5 (6) mapped to tech layer VIA5 (16) 
[11/28 14:45:52   1356s] **WARN: (IMPEXT-1241):	No poly layer found in the layermap file, 'lefdef.layermap.cmd'.
[11/28 14:45:52   1356s] Type 'man IMPEXT-1241' for more detail.
[11/28 14:45:52   1356s] **WARN: (IMPEXT-1242):	No cut layer found between poly layer and first metal layer in layermap file 'lefdef.layermap.cmd'.
[11/28 14:45:52   1356s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[11/28 14:45:52   1356s] IQuantus Extraction engine initialized successfully.
[11/28 14:45:52   1356s] 
[11/28 14:45:52   1356s] Dumping IQuantus extraction options in file 'extLogDir/IQuantus_28-Nov-2024_14:40:03_231283_MbtNmu/extr.CHIP.extraction_options.log'.
[11/28 14:45:52   1356s] Initialization for IQuantus Incremental Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:03.0  MEM: 2914.336M)
[11/28 14:45:52   1356s] QX tile count(x,y) : (15,15)
[11/28 14:45:52   1356s] FE-QX grid count(x,y) :  (47,47)
[11/28 14:45:52   1356s] Halo size : 11.094000 micron 
[11/28 14:45:52   1356s] 
[11/28 14:45:52   1356s]  IMPACTED Grid (5, 19) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (5, 20) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (5, 21) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (5, 22) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (5, 23) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 13) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 14) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 15) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 16) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 17) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 18) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 19) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (6, 20) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (6, 21) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (6, 22) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 23) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 24) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 25) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 26) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 27) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 28) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 29) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 30) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 31) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 32) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 33) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 34) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 35) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 36) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 37) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 38) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (6, 39) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (7, 13) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 14) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 15) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 16) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 17) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 18) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 19) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 20) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 21) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 22) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 23) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 24) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 25) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 26) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 27) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 28) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 29) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 30) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 31) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 32) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 33) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 34) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 35) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 36) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 37) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (7, 38) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (7, 39) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (8, 8) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (8, 9) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (8, 10) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (8, 11) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (8, 12) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (8, 13) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 14) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 15) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 16) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 17) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 18) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 19) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 20) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 21) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 22) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 23) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 24) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 25) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 26) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 27) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 28) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 29) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 30) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 31) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 32) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 33) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 34) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 35) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 36) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 37) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (8, 38) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (8, 39) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (8, 40) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 7) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 8) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (9, 9) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (9, 10) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (9, 11) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (9, 12) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (9, 13) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (9, 14) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (9, 15) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (9, 16) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (9, 17) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (9, 18) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (9, 19) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 20) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 21) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 22) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 23) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 24) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 25) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 26) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 27) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 28) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 29) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 30) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 31) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 32) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 33) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 34) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 35) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 36) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 37) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (9, 38) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (9, 39) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (9, 40) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (10, 7) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (10, 8) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (10, 9) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (10, 10) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (10, 11) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (10, 12) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (10, 13) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (10, 14) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (10, 15) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (10, 16) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (10, 17) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (10, 18) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (10, 19) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (10, 20) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (10, 37) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (10, 38) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (10, 39) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (10, 40) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (11, 7) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (11, 8) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (11, 9) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (11, 10) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (11, 11) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (11, 12) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (11, 13) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (11, 14) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (11, 15) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (11, 16) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (11, 17) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (11, 18) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (11, 19) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (11, 20) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (11, 30) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (11, 31) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (11, 32) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (11, 33) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (11, 34) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (11, 35) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (11, 36) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (12, 7) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (12, 8) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (12, 9) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (12, 10) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (12, 11) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (12, 14) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (12, 15) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (12, 16) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (12, 17) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (12, 18) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (12, 19) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (12, 20) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (12, 30) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (12, 31) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (12, 32) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (12, 33) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (12, 34) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (12, 35) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (12, 36) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (13, 7) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (13, 8) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (13, 9) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (13, 10) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (13, 11) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (13, 14) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (13, 15) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (13, 16) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (13, 17) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (13, 18) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (13, 19) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (13, 20) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (13, 30) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (13, 31) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (13, 32) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (13, 33) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (13, 34) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (13, 35) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (13, 36) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (13, 37) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (14, 7) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (14, 8) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (14, 9) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (14, 10) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (14, 11) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (14, 17) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (14, 18) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (14, 19) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (14, 20) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (14, 30) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (14, 31) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (14, 32) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (14, 33) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (14, 34) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (14, 35) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (14, 36) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (14, 37) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (15, 7) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (15, 8) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (15, 9) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (15, 10) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (15, 11) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (15, 12) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (15, 13) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (15, 17) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (15, 18) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (15, 19) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (15, 20) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (15, 33) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (15, 34) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (15, 35) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (15, 36) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (15, 37) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (16, 7) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (16, 8) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (16, 9) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (16, 10) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (16, 11) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (16, 12) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (16, 13) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (16, 17) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (16, 18) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (16, 19) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (16, 20) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (16, 34) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (16, 35) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (16, 36) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (16, 37) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (17, 7) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (17, 8) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (17, 9) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (17, 10) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (17, 11) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (17, 12) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (17, 13) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (17, 17) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (17, 18) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (17, 19) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (17, 20) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (18, 7) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (18, 8) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (18, 9) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (18, 10) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (18, 11) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (18, 12) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (18, 13) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (18, 17) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (18, 18) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (18, 19) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (18, 20) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (19, 7) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (19, 8) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (19, 9) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (19, 10) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (19, 11) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (19, 12) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (19, 13) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (19, 17) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (19, 18) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (19, 19) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (19, 20) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (20, 8) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (20, 9) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (20, 10) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (20, 11) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (20, 12) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (20, 13) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (20, 17) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (20, 18) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (20, 19) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (20, 20) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (21, 8) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (21, 9) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (21, 10) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (22, 8) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (22, 9) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (22, 10) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (23, 7) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (23, 8) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (23, 9) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (23, 10) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (24, 5) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (24, 6) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (24, 7) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (24, 8) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (24, 9) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (24, 10) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (25, 5) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (25, 6) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (25, 7) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (25, 8) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (25, 9) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (25, 10) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (26, 5) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (26, 6) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (26, 7) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (26, 8) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (26, 9) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (26, 10) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (27, 5) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (27, 6) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (27, 7) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (27, 8) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (27, 9) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (27, 10) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (28, 7) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (28, 8) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (28, 9) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (28, 10) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (29, 7) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (29, 8) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (29, 9) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (29, 10) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (31, 14) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (31, 15) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (31, 16) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (31, 17) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (32, 14) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (32, 15) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (32, 16) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (32, 17) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (33, 14) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (33, 15) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (33, 16) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (33, 17) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (34, 14) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (34, 15) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (34, 16) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (34, 17) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (35, 14) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (35, 15) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (35, 16) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (35, 17) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (36, 14) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (36, 15) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (36, 16) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (36, 17) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (37, 14) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (37, 15) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (37, 16) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (37, 17) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (37, 19) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (37, 20) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (37, 21) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (37, 22) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (38, 14) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (38, 15) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (38, 16) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (38, 17) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (38, 19) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (38, 20) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (38, 21) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (38, 22) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (39, 19) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (39, 20) - Having subGrids
[11/28 14:45:52   1356s]  DIRTY Grid (39, 21) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (39, 22) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (40, 19) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (40, 20) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (40, 21) - Having subGrids
[11/28 14:45:52   1356s]  IMPACTED Grid (40, 22) - Having subGrids
[11/28 14:45:52   1356s]  Dirty Grids = 176  Impacted Grids = 209  
[11/28 14:45:52   1356s] 
[11/28 14:45:52   1356s] Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2914.516M)
[11/28 14:45:53   1357s] Geometry processing of nets STARTED.................... DONE (NETS: 9917  Geometries: 162267  CPU Time: 0:00:01.3  Real Time: 0:00:01.0  MEM: 2918.855M)
[11/28 14:45:54   1358s] 
[11/28 14:45:54   1358s] Extraction of Geometries STARTED.
[11/28 14:45:54   1358s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[11/28 14:46:09   1373s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[11/28 14:46:09   1373s] Extraction of Geometries DONE (NETS: 9917  CPU Time: 0:00:15.1  Real Time: 0:00:15.0  MEM: 2963.020M)
[11/28 14:46:09   1373s] 
[11/28 14:46:09   1373s] Parasitic Stitching STARTED
[11/28 14:46:09   1373s] Opening parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d' for reading (mem: 2963.020M)
[11/28 14:46:10   1373s] Creating parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn_new_incr.rcdb.d' for storing RC.
[11/28 14:46:10   1374s] ...........................
[11/28 14:46:12   1375s] Number of nets added/deleted/changed/impacted is 13/0/42/6148 respectively. Log file is 'extLogDir/IQuantus_28-Nov-2024_14:40:03_231283_MbtNmu/extr.CHIP.2.modifiedParasiticNets.log.gz'.
[11/28 14:46:12   1375s] Closing parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d': 28451 access done (mem: 2998.766M)
[11/28 14:46:12   1375s] Number of Extracted Resistors     : 436832
[11/28 14:46:12   1375s] Number of Extracted Ground Caps   : 461515
[11/28 14:46:12   1375s] Number of Extracted Coupling Caps : 310261
[11/28 14:46:12   1375s] Parasitic Stitching DONE (Nets: 24623  CPU Time: 0:00:01.9  Real Time: 0:00:03.0  MEM: 2998.766M)
[11/28 14:46:12   1375s] 
[11/28 14:46:12   1375s] IQuantus Extraction engine is being closed... 
[11/28 14:46:12   1375s] +----------------------------------------------------------------------------------------+
[11/28 14:46:12   1375s] |                                Incremental Extraction Statistics                       |
[11/28 14:46:12   1375s] +--+----------------------+----------------------+---------------------------------------+
[11/28 14:46:12   1375s] |S.|         Nets         | Nets with Parasitic  |          Extraction CpuTime           |
[11/28 14:46:12   1375s] |No| Total   Added Deleted| Total   New-RC New-C |Extraction RC-Network Others    Total  |
[11/28 14:46:12   1375s] +--+--------+------+------+--------+------+------+---------+---------+---------+---------+
[11/28 14:46:12   1375s] | 0|   24637|     0|     0|   24610|     0|     0|0:00:51.8|0:00:01.4|0:00:06.8|  0:01:00|
[11/28 14:46:12   1375s] | 1|   24637|     0|     0|   24610|    38|  2336|0:00:11.1|0:00:01.6|0:00:03.1|0:00:15.9|
[11/28 14:46:12   1375s] | 2|   24650|    13|     0|   24623|    55|  6148|0:00:15.1|0:00:01.9|0:00:03.6|0:00:20.6|
[11/28 14:46:12   1375s] +--+--------+------+------+--------+------+------+---------+---------+---------+---------+
[11/28 14:46:12   1375s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2998.762M)
[11/28 14:46:12   1375s] Opening parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d' for reading (mem: 2998.762M)
[11/28 14:46:12   1375s] processing rcdb (/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d) for hinst (top) of cell (CHIP);
[11/28 14:46:13   1376s] Closing parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d': 0 access done (mem: 2998.762M)
[11/28 14:46:13   1376s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=2998.762M)
[11/28 14:46:13   1376s] IQuantus Incremental Extraction DONE (CPU Time: 0:00:21.5  Real Time: 0:00:24.0  MEM: 2998.762M)
[11/28 14:46:13   1376s] **optDesign ... cpu = 0:01:09, real = 0:01:11, mem = 2132.0M, totSessionCpu=0:22:57 **
[11/28 14:46:13   1376s] Starting delay calculation for Setup views
[11/28 14:46:13   1376s] AAE_INFO: resetNetProps viewIdx 0 
[11/28 14:46:13   1376s] Starting SI iteration 1 using Infinite Timing Windows
[11/28 14:46:13   1376s] #################################################################################
[11/28 14:46:13   1376s] # Design Stage: PostRoute
[11/28 14:46:13   1376s] # Design Name: CHIP
[11/28 14:46:13   1376s] # Design Mode: 180nm
[11/28 14:46:13   1376s] # Analysis Mode: MMMC OCV 
[11/28 14:46:13   1376s] # Parasitics Mode: SPEF/RCDB 
[11/28 14:46:13   1376s] # Signoff Settings: SI On 
[11/28 14:46:13   1376s] #################################################################################
[11/28 14:46:13   1377s] AAE_INFO: 1 threads acquired from CTE.
[11/28 14:46:13   1377s] Setting infinite Tws ...
[11/28 14:46:13   1377s] First Iteration Infinite Tw... 
[11/28 14:46:13   1377s] Calculate early delays in OCV mode...
[11/28 14:46:13   1377s] Calculate late delays in OCV mode...
[11/28 14:46:13   1377s] Topological Sorting (REAL = 0:00:00.0, MEM = 2984.1M, InitMEM = 2980.7M)
[11/28 14:46:13   1377s] Start delay calculation (fullDC) (1 T). (MEM=2984.11)
[11/28 14:46:13   1377s] 
[11/28 14:46:13   1377s] Trim Metal Layers:
[11/28 14:46:14   1377s] LayerId::1 widthSet size::4
[11/28 14:46:14   1377s] LayerId::2 widthSet size::4
[11/28 14:46:14   1377s] LayerId::3 widthSet size::4
[11/28 14:46:14   1377s] LayerId::4 widthSet size::4
[11/28 14:46:14   1377s] LayerId::5 widthSet size::4
[11/28 14:46:14   1377s] LayerId::6 widthSet size::2
[11/28 14:46:14   1377s] eee: pegSigSF::1.070000
[11/28 14:46:14   1377s] Initializing multi-corner capacitance tables ... 
[11/28 14:46:14   1377s] Initializing multi-corner resistance tables ...
[11/28 14:46:14   1377s] eee: l::1 avDens::0.140331 usedTrk::5214.733720 availTrk::37160.276853 sigTrk::5214.733720
[11/28 14:46:14   1377s] eee: l::2 avDens::0.205044 usedTrk::7753.079954 availTrk::37811.726844 sigTrk::7753.079954
[11/28 14:46:14   1377s] eee: l::3 avDens::0.241435 usedTrk::10086.022616 availTrk::41775.238520 sigTrk::10086.022616
[11/28 14:46:14   1377s] eee: l::4 avDens::0.394941 usedTrk::11948.667474 availTrk::30254.335587 sigTrk::11948.667474
[11/28 14:46:14   1377s] eee: l::5 avDens::0.342242 usedTrk::12413.129961 availTrk::36270.000000 sigTrk::12413.129961
[11/28 14:46:14   1377s] eee: l::6 avDens::0.441017 usedTrk::3029.361905 availTrk::6869.032258 sigTrk::3029.361905
[11/28 14:46:14   1377s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.511040 ; uaWl: 1.000000 ; uaWlH: 0.616313 ; aWlH: 0.000000 ; Pmax: 0.925700 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 77 ; 
[11/28 14:46:14   1377s] End AAE Lib Interpolated Model. (MEM=2984.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:46:14   1377s] Opening parasitic data file '/tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/CHIP_231283_md7rEn.rcdb.d' for reading (mem: 2984.105M)
[11/28 14:46:14   1377s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2984.1M)
[11/28 14:46:20   1384s] Total number of fetched objects 24664
[11/28 14:46:20   1384s] AAE_INFO-618: Total number of nets in the design is 24652,  100.0 percent of the nets selected for SI analysis
[11/28 14:46:20   1384s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 14:46:20   1384s] End delay calculation. (MEM=2999.79 CPU=0:00:06.2 REAL=0:00:06.0)
[11/28 14:46:20   1384s] End delay calculation (fullDC). (MEM=2999.79 CPU=0:00:06.9 REAL=0:00:07.0)
[11/28 14:46:20   1384s] *** CDM Built up (cpu=0:00:07.5  real=0:00:07.0  mem= 2999.8M) ***
[11/28 14:46:21   1384s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2999.8M)
[11/28 14:46:21   1384s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/28 14:46:21   1384s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2999.8M)
[11/28 14:46:21   1384s] Starting SI iteration 2
[11/28 14:46:21   1384s] Calculate early delays in OCV mode...
[11/28 14:46:21   1384s] Calculate late delays in OCV mode...
[11/28 14:46:21   1384s] Start delay calculation (fullDC) (1 T). (MEM=2970.9)
[11/28 14:46:21   1385s] End AAE Lib Interpolated Model. (MEM=2970.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:46:23   1386s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[11/28 14:46:23   1386s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 24664. 
[11/28 14:46:23   1386s] Total number of fetched objects 24664
[11/28 14:46:23   1386s] AAE_INFO-618: Total number of nets in the design is 24652,  14.1 percent of the nets selected for SI analysis
[11/28 14:46:23   1386s] End delay calculation. (MEM=3010.07 CPU=0:00:01.8 REAL=0:00:02.0)
[11/28 14:46:23   1386s] End delay calculation (fullDC). (MEM=3010.07 CPU=0:00:01.9 REAL=0:00:02.0)
[11/28 14:46:23   1386s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 3010.1M) ***
[11/28 14:46:24   1387s] *** Done Building Timing Graph (cpu=0:00:11.1 real=0:00:11.0 totSessionCpu=0:23:08 mem=3010.1M)
[11/28 14:46:24   1387s] End AAE Lib Interpolated Model. (MEM=3010.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:46:24   1387s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3010.1M
[11/28 14:46:24   1387s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:3010.1M
[11/28 14:46:24   1388s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  0.033  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.985%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:20, real = 0:01:22, mem = 2178.5M, totSessionCpu=0:23:08 **
[11/28 14:46:24   1388s] Executing marking Critical Nets1
[11/28 14:46:24   1388s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[11/28 14:46:24   1388s] **INFO: flowCheckPoint #10 OptimizationRecovery
[11/28 14:46:24   1388s] Running postRoute recovery in postEcoRoute mode
[11/28 14:46:24   1388s] **optDesign ... cpu = 0:01:20, real = 0:01:22, mem = 2178.5M, totSessionCpu=0:23:08 **
[11/28 14:46:25   1388s]   Timing/DRV Snapshot: (TGT)
[11/28 14:46:25   1388s]      Weighted WNS: 0.000
[11/28 14:46:25   1388s]       All  PG WNS: 0.000
[11/28 14:46:25   1388s]       High PG WNS: 0.000
[11/28 14:46:25   1388s]       All  PG TNS: 0.000
[11/28 14:46:25   1388s]       High PG TNS: 0.000
[11/28 14:46:25   1388s]       Low  PG TNS: 0.000
[11/28 14:46:25   1388s]          Tran DRV: 0 (0)
[11/28 14:46:25   1388s]           Cap DRV: 0 (0)
[11/28 14:46:25   1388s]        Fanout DRV: 0 (0)
[11/28 14:46:25   1388s]            Glitch: 0 (0)
[11/28 14:46:25   1388s]    Category Slack: { [L, 0.033] [H, 0.033] }
[11/28 14:46:25   1388s] 
[11/28 14:46:25   1388s] Checking setup slack degradation ...
[11/28 14:46:25   1388s] 
[11/28 14:46:25   1388s] Recovery Manager:
[11/28 14:46:25   1388s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[11/28 14:46:25   1388s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[11/28 14:46:25   1388s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[11/28 14:46:25   1388s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[11/28 14:46:25   1388s] 
[11/28 14:46:25   1388s] Checking DRV degradation...
[11/28 14:46:25   1388s] 
[11/28 14:46:25   1388s] Recovery Manager:
[11/28 14:46:25   1388s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/28 14:46:25   1388s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/28 14:46:25   1388s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/28 14:46:25   1388s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/28 14:46:25   1388s] 
[11/28 14:46:25   1388s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/28 14:46:25   1388s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=2987.33M, totSessionCpu=0:23:09).
[11/28 14:46:25   1388s] **optDesign ... cpu = 0:01:21, real = 0:01:23, mem = 2178.5M, totSessionCpu=0:23:09 **
[11/28 14:46:25   1388s] 
[11/28 14:46:25   1388s] Latch borrow mode reset to max_borrow
[11/28 14:46:25   1389s] **INFO: flowCheckPoint #11 FinalSummary
[11/28 14:46:25   1389s] Reported timing to dir ./timingReports
[11/28 14:46:25   1389s] **optDesign ... cpu = 0:01:21, real = 0:01:23, mem = 2178.5M, totSessionCpu=0:23:09 **
[11/28 14:46:25   1389s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2987.3M
[11/28 14:46:25   1389s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2987.3M
[11/28 14:46:25   1389s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/opt_timing_graph_eEIkpL/timingGraph.tgz -dir /tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/opt_timing_graph_eEIkpL -prefix timingGraph'
[11/28 14:46:26   1389s] Done saveTimingGraph
[11/28 14:46:26   1389s] 
[11/28 14:46:26   1389s] TimeStamp Deleting Cell Server Begin ...
[11/28 14:46:26   1389s] 
[11/28 14:46:26   1389s] TimeStamp Deleting Cell Server End ...
[11/28 14:46:26   1390s] Starting delay calculation for Hold views
[11/28 14:46:26   1390s] AAE_INFO: resetNetProps viewIdx 1 
[11/28 14:46:26   1390s] Starting SI iteration 1 using Infinite Timing Windows
[11/28 14:46:26   1390s] #################################################################################
[11/28 14:46:26   1390s] # Design Stage: PostRoute
[11/28 14:46:26   1390s] # Design Name: CHIP
[11/28 14:46:26   1390s] # Design Mode: 180nm
[11/28 14:46:26   1390s] # Analysis Mode: MMMC OCV 
[11/28 14:46:26   1390s] # Parasitics Mode: SPEF/RCDB 
[11/28 14:46:26   1390s] # Signoff Settings: SI On 
[11/28 14:46:26   1390s] #################################################################################
[11/28 14:46:27   1390s] AAE_INFO: 1 threads acquired from CTE.
[11/28 14:46:27   1390s] Setting infinite Tws ...
[11/28 14:46:27   1390s] First Iteration Infinite Tw... 
[11/28 14:46:27   1390s] Calculate late delays in OCV mode...
[11/28 14:46:27   1390s] Calculate early delays in OCV mode...
[11/28 14:46:27   1390s] Topological Sorting (REAL = 0:00:00.0, MEM = 3009.8M, InitMEM = 3009.8M)
[11/28 14:46:27   1390s] Start delay calculation (fullDC) (1 T). (MEM=3009.75)
[11/28 14:46:27   1390s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[11/28 14:46:27   1390s] End AAE Lib Interpolated Model. (MEM=3009.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:46:33   1396s] Total number of fetched objects 24664
[11/28 14:46:33   1396s] AAE_INFO-618: Total number of nets in the design is 24652,  100.0 percent of the nets selected for SI analysis
[11/28 14:46:33   1396s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:46:33   1396s] End delay calculation. (MEM=3013.57 CPU=0:00:05.9 REAL=0:00:06.0)
[11/28 14:46:33   1396s] End delay calculation (fullDC). (MEM=3013.57 CPU=0:00:06.3 REAL=0:00:06.0)
[11/28 14:46:33   1396s] *** CDM Built up (cpu=0:00:06.5  real=0:00:07.0  mem= 3013.6M) ***
[11/28 14:46:33   1397s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3013.6M)
[11/28 14:46:33   1397s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/28 14:46:34   1397s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 3013.6M)
[11/28 14:46:34   1397s] Starting SI iteration 2
[11/28 14:46:34   1397s] Calculate late delays in OCV mode...
[11/28 14:46:34   1397s] Calculate early delays in OCV mode...
[11/28 14:46:34   1397s] Start delay calculation (fullDC) (1 T). (MEM=2965.68)
[11/28 14:46:34   1397s] End AAE Lib Interpolated Model. (MEM=2965.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:46:34   1397s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
[11/28 14:46:34   1397s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 24664. 
[11/28 14:46:34   1397s] Total number of fetched objects 24664
[11/28 14:46:34   1397s] AAE_INFO-618: Total number of nets in the design is 24652,  0.5 percent of the nets selected for SI analysis
[11/28 14:46:34   1397s] End delay calculation. (MEM=3004.85 CPU=0:00:00.2 REAL=0:00:00.0)
[11/28 14:46:34   1397s] End delay calculation (fullDC). (MEM=3004.85 CPU=0:00:00.2 REAL=0:00:00.0)
[11/28 14:46:34   1397s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3004.8M) ***
[11/28 14:46:35   1398s] *** Done Building Timing Graph (cpu=0:00:08.3 real=0:00:09.0 totSessionCpu=0:23:18 mem=3004.8M)
[11/28 14:46:36   1399s] Running 'restoreTimingGraph -file /tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/opt_timing_graph_eEIkpL/timingGraph.tgz -dir /tmp/innovus_temp_231283_ee28_iclab131_t1XZf8/opt_timing_graph_eEIkpL -prefix timingGraph'
[11/28 14:46:36   1400s] Done restoreTimingGraph
[11/28 14:46:39   1401s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 
Hold views included:
 av_func_mode_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  0.033  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.163  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2907   |  2716   |  2400   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/28 14:46:39   1401s] Density: 88.985%
Total number of glitch violations: 0
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:12.7, REAL=0:00:14.0, MEM=3044.7M
[11/28 14:46:39   1401s] **optDesign ... cpu = 0:01:34, real = 0:01:37, mem = 2244.9M, totSessionCpu=0:23:22 **
[11/28 14:46:39   1401s]  ReSet Options after AAE Based Opt flow 
[11/28 14:46:39   1401s] *** Finished optDesign ***
[11/28 14:46:39   1401s] Info: pop threads available for lower-level modules during optimization.
[11/28 14:46:39   1401s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3044.7M)
[11/28 14:46:39   1401s] Info: Destroy the CCOpt slew target map.
[11/28 14:46:39   1401s] clean pInstBBox. size 0
[11/28 14:46:39   1401s] All LLGs are deleted
[11/28 14:46:39   1401s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3044.7M
[11/28 14:46:39   1401s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:3044.7M
[11/28 14:46:39   1401s] *** optDesign #3 [finish] : cpu/real = 0:01:33.3/0:01:36.4 (1.0), totSession cpu/real = 0:23:21.8/0:45:33.9 (0.5), mem = 3044.7M
[11/28 14:46:39   1401s] 
[11/28 14:46:39   1401s] =============================================================================================
[11/28 14:46:39   1401s]  Final TAT Report for optDesign #3                                              20.15-s105_1
[11/28 14:46:39   1401s] =============================================================================================
[11/28 14:46:39   1401s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/28 14:46:39   1401s] ---------------------------------------------------------------------------------------------
[11/28 14:46:39   1401s] [ InitOpt                ]      1   0:00:01.6  (   1.7 % )     0:00:01.9 /  0:00:01.9    1.0
[11/28 14:46:39   1401s] [ HoldOpt                ]      1   0:00:01.6  (   1.6 % )     0:00:01.8 /  0:00:01.8    1.0
[11/28 14:46:39   1401s] [ ViewPruning            ]     11   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:46:39   1401s] [ CheckPlace             ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/28 14:46:39   1401s] [ RefinePlace            ]      1   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[11/28 14:46:39   1401s] [ EcoRoute               ]      1   0:00:12.2  (  12.7 % )     0:00:12.2 /  0:00:12.2    1.0
[11/28 14:46:39   1401s] [ ExtractRC              ]      2   0:00:24.8  (  25.7 % )     0:00:24.8 /  0:00:22.3    0.9
[11/28 14:46:39   1401s] [ TimingUpdate           ]     13   0:00:02.8  (   3.0 % )     0:00:39.3 /  0:00:39.4    1.0
[11/28 14:46:39   1401s] [ FullDelayCalc          ]      4   0:00:36.4  (  37.8 % )     0:00:36.4 /  0:00:36.6    1.0
[11/28 14:46:39   1401s] [ BuildHoldData          ]      1   0:00:06.1  (   6.3 % )     0:00:27.1 /  0:00:27.2    1.0
[11/28 14:46:39   1401s] [ OptSummaryReport       ]      6   0:00:02.7  (   2.8 % )     0:00:15.0 /  0:00:14.3    1.0
[11/28 14:46:39   1401s] [ TimingReport           ]      8   0:00:00.7  (   0.7 % )     0:00:00.7 /  0:00:00.7    1.0
[11/28 14:46:39   1401s] [ DrvReport              ]      6   0:00:03.8  (   4.0 % )     0:00:03.8 /  0:00:03.2    0.8
[11/28 14:46:39   1401s] [ GenerateReports        ]      2   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    0.9
[11/28 14:46:39   1401s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/28 14:46:39   1401s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/28 14:46:39   1401s] [ LibAnalyzerInit        ]      1   0:00:01.4  (   1.4 % )     0:00:01.4 /  0:00:01.5    1.0
[11/28 14:46:39   1401s] [ MISC                   ]          0:00:00.6  (   0.6 % )     0:00:00.6 /  0:00:00.5    0.9
[11/28 14:46:39   1401s] ---------------------------------------------------------------------------------------------
[11/28 14:46:39   1401s]  optDesign #3 TOTAL                 0:01:36.4  ( 100.0 % )     0:01:36.4 /  0:01:33.3    1.0
[11/28 14:46:39   1401s] ---------------------------------------------------------------------------------------------
[11/28 14:46:39   1401s] 
[11/28 14:48:41   1410s] <CMD> saveDesign CHIP_postRoute.inn
[11/28 14:48:41   1410s] The in-memory database contained RC information but was not saved. To save 
[11/28 14:48:41   1410s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[11/28 14:48:41   1410s] so it should only be saved when it is really desired.
[11/28 14:48:41   1410s] #% Begin save design ... (date=11/28 14:48:41, mem=2182.3M)
[11/28 14:48:42   1410s] % Begin Save ccopt configuration ... (date=11/28 14:48:42, mem=2182.3M)
[11/28 14:48:42   1410s] % End Save ccopt configuration ... (date=11/28 14:48:42, total cpu=0:00:00.2, real=0:00:00.0, peak res=2182.6M, current mem=2182.6M)
[11/28 14:48:42   1410s] % Begin Save netlist data ... (date=11/28 14:48:42, mem=2182.6M)
[11/28 14:48:42   1410s] Writing Binary DB to CHIP_postRoute.inn.dat/CHIP.v.bin in single-threaded mode...
[11/28 14:48:42   1410s] % End Save netlist data ... (date=11/28 14:48:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2182.6M, current mem=2182.6M)
[11/28 14:48:42   1410s] Saving symbol-table file ...
[11/28 14:48:42   1410s] Saving congestion map file CHIP_postRoute.inn.dat/CHIP.route.congmap.gz ...
[11/28 14:48:42   1410s] % Begin Save AAE data ... (date=11/28 14:48:42, mem=2183.1M)
[11/28 14:48:42   1410s] Saving AAE Data ...
[11/28 14:48:42   1410s] % End Save AAE data ... (date=11/28 14:48:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2183.1M, current mem=2183.1M)
[11/28 14:48:43   1410s] Saving preference file CHIP_postRoute.inn.dat/gui.pref.tcl ...
[11/28 14:48:43   1410s] Saving mode setting ...
[11/28 14:48:43   1410s] Saving global file ...
[11/28 14:48:43   1410s] % Begin Save floorplan data ... (date=11/28 14:48:43, mem=2183.4M)
[11/28 14:48:43   1410s] Saving floorplan file ...
[11/28 14:48:43   1411s] % End Save floorplan data ... (date=11/28 14:48:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2183.4M, current mem=2183.4M)
[11/28 14:48:43   1411s] Saving PG file CHIP_postRoute.inn.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Nov 28 14:48:43 2024)
[11/28 14:48:43   1411s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2999.3M) ***
[11/28 14:48:43   1411s] Saving Drc markers ...
[11/28 14:48:43   1411s] ... No Drc file written since there is no markers found.
[11/28 14:48:43   1411s] % Begin Save placement data ... (date=11/28 14:48:43, mem=2183.4M)
[11/28 14:48:43   1411s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/28 14:48:43   1411s] Save Adaptive View Pruning View Names to Binary file
[11/28 14:48:43   1411s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3002.3M) ***
[11/28 14:48:43   1411s] % End Save placement data ... (date=11/28 14:48:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2183.4M, current mem=2183.4M)
[11/28 14:48:43   1411s] % Begin Save routing data ... (date=11/28 14:48:43, mem=2183.4M)
[11/28 14:48:43   1411s] Saving route file ...
[11/28 14:48:44   1411s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=2999.3M) ***
[11/28 14:48:44   1411s] % End Save routing data ... (date=11/28 14:48:44, total cpu=0:00:00.3, real=0:00:01.0, peak res=2183.6M, current mem=2183.6M)
[11/28 14:48:44   1411s] Saving property file CHIP_postRoute.inn.dat/CHIP.prop
[11/28 14:48:44   1411s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3002.3M) ***
[11/28 14:48:44   1411s] #Saving pin access data to file CHIP_postRoute.inn.dat/CHIP.apa ...
[11/28 14:48:44   1411s] #
[11/28 14:48:45   1411s] % Begin Save power constraints data ... (date=11/28 14:48:45, mem=2183.6M)
[11/28 14:48:45   1412s] % End Save power constraints data ... (date=11/28 14:48:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2183.6M, current mem=2183.6M)
[11/28 14:48:45   1412s] Generated self-contained design CHIP_postRoute.inn.dat
[11/28 14:48:45   1412s] #% End save design ... (date=11/28 14:48:45, total cpu=0:00:02.1, real=0:00:04.0, peak res=2183.9M, current mem=2183.9M)
[11/28 14:48:45   1412s] *** Message Summary: 0 warning(s), 0 error(s)
[11/28 14:48:45   1412s] 
[11/28 14:49:11   1413s] <CMD> getFillerMode -quiet
[11/28 14:50:29   1419s] <CMD> addFiller -cell FILLERCC FILLERBC FILLERAC FILLER8C FILLER8 FILLER64 FILLER4C FILLER4 FILLER32 FILLER2C FILLER2 FILLER16 FILLER1 -prefix FILLER
[11/28 14:50:29   1419s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[11/28 14:50:29   1419s] Type 'man IMPSP-5217' for more detail.
[11/28 14:50:29   1419s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3002.8M
[11/28 14:50:29   1419s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3002.8M
[11/28 14:50:29   1419s] z: 2, totalTracks: 1
[11/28 14:50:29   1419s] z: 4, totalTracks: 1
[11/28 14:50:29   1419s] z: 6, totalTracks: 1
[11/28 14:50:29   1419s] #spOpts: N=180 hrOri=1 hrSnap=1 
[11/28 14:50:29   1419s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3002.8M
[11/28 14:50:29   1419s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3002.8M
[11/28 14:50:29   1419s] Core basic site is core_5040
[11/28 14:50:29   1419s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3002.8M
[11/28 14:50:29   1419s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.120, REAL:0.117, MEM:3002.8M
[11/28 14:50:29   1419s] SiteArray: non-trimmed site array dimensions = 189 x 1538
[11/28 14:50:29   1419s] SiteArray: use 1,355,776 bytes
[11/28 14:50:29   1419s] SiteArray: current memory after site array memory allocation 3002.8M
[11/28 14:50:29   1419s] SiteArray: FP blocked sites are writable
[11/28 14:50:29   1419s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/28 14:50:29   1419s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:3002.8M
[11/28 14:50:29   1419s] Process 445386 wires and vias for routing blockage and capacity analysis
[11/28 14:50:29   1419s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.120, REAL:0.118, MEM:3002.8M
[11/28 14:50:29   1419s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.270, REAL:0.257, MEM:3002.8M
[11/28 14:50:29   1419s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.270, REAL:0.262, MEM:3002.8M
[11/28 14:50:29   1419s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3002.8M
[11/28 14:50:29   1419s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3002.8M
[11/28 14:50:29   1419s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3002.8MB).
[11/28 14:50:29   1419s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.300, REAL:0.299, MEM:3002.8M
[11/28 14:50:29   1419s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3002.8M
[11/28 14:50:29   1419s]   Signal wire search tree: 442196 elements. (cpu=0:00:00.1, mem=0.0M)
[11/28 14:50:29   1419s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.130, REAL:0.134, MEM:3002.8M
[11/28 14:50:29   1419s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3002.8M
[11/28 14:50:29   1419s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3002.8M
[11/28 14:50:29   1419s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3002.8M
[11/28 14:50:29   1419s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3002.8M
[11/28 14:50:29   1419s] AddFiller init all instances time CPU:0.000, REAL:0.002
[11/28 14:50:30   1420s] AddFiller main function time CPU:0.540, REAL:0.542
[11/28 14:50:30   1420s] Filler instance commit time CPU:0.079, REAL:0.079
[11/28 14:50:30   1420s] *INFO: Adding fillers to top-module.
[11/28 14:50:30   1420s] *INFO:   Added 471 filler insts (cell FILLER64 / prefix FILLER).
[11/28 14:50:30   1420s] *INFO:   Added 0 filler inst  (cell FILLERCC / prefix FILLER).
[11/28 14:50:30   1420s] *INFO:   Added 70 filler insts (cell FILLER32 / prefix FILLER).
[11/28 14:50:30   1420s] *INFO:   Added 0 filler inst  (cell FILLERBC / prefix FILLER).
[11/28 14:50:30   1420s] *INFO:   Added 545 filler insts (cell FILLER16 / prefix FILLER).
[11/28 14:50:30   1420s] *INFO:   Added 0 filler inst  (cell FILLERAC / prefix FILLER).
[11/28 14:50:30   1420s] *INFO:   Added 1333 filler insts (cell FILLER8 / prefix FILLER).
[11/28 14:50:30   1420s] *INFO:   Added 0 filler inst  (cell FILLER8C / prefix FILLER).
[11/28 14:50:30   1420s] *INFO:   Added 2205 filler insts (cell FILLER4 / prefix FILLER).
[11/28 14:50:30   1420s] *INFO:   Added 0 filler inst  (cell FILLER4C / prefix FILLER).
[11/28 14:50:30   1420s] *INFO:   Added 3453 filler insts (cell FILLER2 / prefix FILLER).
[11/28 14:50:30   1420s] *INFO:   Added 0 filler inst  (cell FILLER2C / prefix FILLER).
[11/28 14:50:30   1420s] *INFO:   Added 4143 filler insts (cell FILLER1 / prefix FILLER).
[11/28 14:50:30   1420s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.540, REAL:0.545, MEM:3018.8M
[11/28 14:50:30   1420s] *INFO: Total 12220 filler insts added - prefix FILLER (CPU: 0:00:01.0).
[11/28 14:50:30   1420s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.540, REAL:0.545, MEM:3018.8M
[11/28 14:50:30   1420s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3018.8M
[11/28 14:50:30   1420s] For 12220 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/28 14:50:30   1420s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.010, REAL:0.010, MEM:3018.8M
[11/28 14:50:30   1420s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.560, REAL:0.556, MEM:3018.8M
[11/28 14:50:30   1420s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.560, REAL:0.556, MEM:3018.8M
[11/28 14:50:30   1420s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3018.8M
[11/28 14:50:30   1420s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3018.8M
[11/28 14:50:30   1420s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.020, REAL:0.023, MEM:3018.8M
[11/28 14:50:30   1420s] All LLGs are deleted
[11/28 14:50:30   1420s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3018.8M
[11/28 14:50:30   1420s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3018.8M
[11/28 14:50:30   1420s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.230, REAL:0.220, MEM:3018.8M
[11/28 14:50:30   1420s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:1.250, REAL:1.248, MEM:3018.8M
[11/28 14:50:50   1421s] <CMD> saveDesign CHIP.inn
[11/28 14:50:50   1421s] The in-memory database contained RC information but was not saved. To save 
[11/28 14:50:50   1421s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[11/28 14:50:50   1421s] so it should only be saved when it is really desired.
[11/28 14:50:50   1421s] #% Begin save design ... (date=11/28 14:50:50, mem=2187.5M)
[11/28 14:50:50   1421s] % Begin Save ccopt configuration ... (date=11/28 14:50:50, mem=2187.5M)
[11/28 14:50:50   1421s] % End Save ccopt configuration ... (date=11/28 14:50:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2187.7M, current mem=2187.7M)
[11/28 14:50:50   1421s] % Begin Save netlist data ... (date=11/28 14:50:50, mem=2187.7M)
[11/28 14:50:50   1421s] Writing Binary DB to CHIP.inn.dat/CHIP.v.bin in single-threaded mode...
[11/28 14:50:50   1421s] % End Save netlist data ... (date=11/28 14:50:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2187.7M, current mem=2187.7M)
[11/28 14:50:50   1421s] Saving symbol-table file ...
[11/28 14:50:50   1421s] Saving congestion map file CHIP.inn.dat/CHIP.route.congmap.gz ...
[11/28 14:50:51   1422s] % Begin Save AAE data ... (date=11/28 14:50:50, mem=2187.7M)
[11/28 14:50:51   1422s] Saving AAE Data ...
[11/28 14:50:51   1422s] % End Save AAE data ... (date=11/28 14:50:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2187.7M, current mem=2187.7M)
[11/28 14:50:51   1422s] Saving preference file CHIP.inn.dat/gui.pref.tcl ...
[11/28 14:50:51   1422s] Saving mode setting ...
[11/28 14:50:51   1422s] Saving global file ...
[11/28 14:50:51   1422s] % Begin Save floorplan data ... (date=11/28 14:50:51, mem=2187.9M)
[11/28 14:50:51   1422s] Saving floorplan file ...
[11/28 14:50:51   1422s] % End Save floorplan data ... (date=11/28 14:50:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=2187.9M, current mem=2187.9M)
[11/28 14:50:51   1422s] Saving PG file CHIP.inn.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Nov 28 14:50:51 2024)
[11/28 14:50:51   1422s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3019.4M) ***
[11/28 14:50:51   1422s] Saving Drc markers ...
[11/28 14:50:51   1422s] ... No Drc file written since there is no markers found.
[11/28 14:50:51   1422s] % Begin Save placement data ... (date=11/28 14:50:51, mem=2187.9M)
[11/28 14:50:51   1422s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/28 14:50:51   1422s] Save Adaptive View Pruning View Names to Binary file
[11/28 14:50:51   1422s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3022.4M) ***
[11/28 14:50:52   1422s] % End Save placement data ... (date=11/28 14:50:51, total cpu=0:00:00.1, real=0:00:01.0, peak res=2187.9M, current mem=2187.9M)
[11/28 14:50:52   1422s] % Begin Save routing data ... (date=11/28 14:50:52, mem=2187.9M)
[11/28 14:50:52   1422s] Saving route file ...
[11/28 14:50:52   1422s] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=3019.4M) ***
[11/28 14:50:52   1422s] % End Save routing data ... (date=11/28 14:50:52, total cpu=0:00:00.4, real=0:00:00.0, peak res=2187.9M, current mem=2187.9M)
[11/28 14:50:52   1422s] Saving property file CHIP.inn.dat/CHIP.prop
[11/28 14:50:52   1422s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3022.4M) ***
[11/28 14:50:52   1423s] #Saving pin access data to file CHIP.inn.dat/CHIP.apa ...
[11/28 14:50:53   1423s] #
[11/28 14:50:53   1423s] % Begin Save power constraints data ... (date=11/28 14:50:53, mem=2187.9M)
[11/28 14:50:53   1423s] % End Save power constraints data ... (date=11/28 14:50:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=2187.9M, current mem=2187.9M)
[11/28 14:50:53   1423s] Generated self-contained design CHIP.inn.dat
[11/28 14:50:53   1423s] #% End save design ... (date=11/28 14:50:53, total cpu=0:00:02.0, real=0:00:03.0, peak res=2188.2M, current mem=2188.2M)
[11/28 14:50:53   1423s] *** Message Summary: 0 warning(s), 0 error(s)
[11/28 14:50:53   1423s] 
[11/28 14:51:01   1424s] <CMD> all_hold_analysis_views 
[11/28 14:51:01   1424s] <CMD> all_setup_analysis_views 
[11/28 14:51:10   1424s] <CMD> write_sdf CHIP.sdf
[11/28 14:51:10   1425s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[11/28 14:51:10   1425s] AAE_INFO: resetNetProps viewIdx 0 
[11/28 14:51:10   1425s] AAE_INFO: resetNetProps viewIdx 1 
[11/28 14:51:10   1425s] Starting SI iteration 1 using Infinite Timing Windows
[11/28 14:51:10   1425s] #################################################################################
[11/28 14:51:10   1425s] # Design Stage: PostRoute
[11/28 14:51:10   1425s] # Design Name: CHIP
[11/28 14:51:10   1425s] # Design Mode: 180nm
[11/28 14:51:10   1425s] # Analysis Mode: MMMC OCV 
[11/28 14:51:10   1425s] # Parasitics Mode: SPEF/RCDB 
[11/28 14:51:10   1425s] # Signoff Settings: SI On 
[11/28 14:51:10   1425s] #################################################################################
[11/28 14:51:11   1425s] AAE_INFO: 1 threads acquired from CTE.
[11/28 14:51:11   1425s] Setting infinite Tws ...
[11/28 14:51:11   1425s] First Iteration Infinite Tw... 
[11/28 14:51:11   1425s] Calculate early delays in OCV mode...
[11/28 14:51:11   1425s] Calculate late delays in OCV mode...
[11/28 14:51:11   1425s] Calculate late delays in OCV mode...
[11/28 14:51:11   1425s] Calculate early delays in OCV mode...
[11/28 14:51:11   1425s] Topological Sorting (REAL = 0:00:00.0, MEM = 3011.5M, InitMEM = 3011.5M)
[11/28 14:51:11   1425s] Start delay calculation (fullDC) (1 T). (MEM=3011.47)
[11/28 14:51:11   1425s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[11/28 14:51:11   1426s] End AAE Lib Interpolated Model. (MEM=3011.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:51:18   1433s] Total number of fetched objects 24664
[11/28 14:51:18   1433s] AAE_INFO-618: Total number of nets in the design is 24652,  100.0 percent of the nets selected for SI analysis
[11/28 14:51:25   1439s] Total number of fetched objects 24664
[11/28 14:51:25   1439s] AAE_INFO-618: Total number of nets in the design is 24652,  100.0 percent of the nets selected for SI analysis
[11/28 14:51:25   1439s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 14:51:25   1439s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/28 14:51:25   1439s] End delay calculation. (MEM=2999.28 CPU=0:00:12.9 REAL=0:00:13.0)
[11/28 14:51:25   1439s] End delay calculation (fullDC). (MEM=2999.28 CPU=0:00:13.6 REAL=0:00:14.0)
[11/28 14:51:25   1439s] *** CDM Built up (cpu=0:00:14.3  real=0:00:15.0  mem= 2999.3M) ***
[11/28 14:51:26   1440s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2999.3M)
[11/28 14:51:26   1440s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/28 14:51:26   1440s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2999.3M)
[11/28 14:51:26   1440s] Starting SI iteration 2
[11/28 14:51:26   1440s] Calculate early delays in OCV mode...
[11/28 14:51:26   1440s] Calculate late delays in OCV mode...
[11/28 14:51:26   1440s] Calculate late delays in OCV mode...
[11/28 14:51:26   1440s] Calculate early delays in OCV mode...
[11/28 14:51:26   1440s] Start delay calculation (fullDC) (1 T). (MEM=2936.49)
[11/28 14:51:26   1440s] End AAE Lib Interpolated Model. (MEM=2936.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/28 14:51:28   1442s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[11/28 14:51:28   1442s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 0. 
[11/28 14:51:28   1442s] Total number of fetched objects 24664
[11/28 14:51:28   1442s] AAE_INFO-618: Total number of nets in the design is 24652,  14.1 percent of the nets selected for SI analysis
[11/28 14:51:28   1442s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
[11/28 14:51:28   1442s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 24664. 
[11/28 14:51:28   1442s] Total number of fetched objects 24664
[11/28 14:51:28   1442s] AAE_INFO-618: Total number of nets in the design is 24652,  0.6 percent of the nets selected for SI analysis
[11/28 14:51:28   1442s] End delay calculation. (MEM=2994.73 CPU=0:00:02.1 REAL=0:00:02.0)
[11/28 14:51:28   1442s] End delay calculation (fullDC). (MEM=2994.73 CPU=0:00:02.2 REAL=0:00:02.0)
[11/28 14:51:28   1442s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 2994.7M) ***
[11/28 14:51:51   1448s] <CMD> saveNetlist CHIP.v
[11/28 14:51:51   1448s] Writing Netlist "CHIP.v" ...
[11/28 14:51:59   1448s] <CMD> zoomBox -286.83400 260.53700 1606.65800 1601.96900
[11/28 14:52:00   1448s] <CMD> zoomBox -432.74800 229.23800 1794.89100 1807.39400
[11/28 14:52:01   1449s] <CMD> zoomBox -604.41100 192.41600 2016.34100 2049.07000
[11/28 14:52:02   1449s] <CMD> zoomBox -432.74800 229.23800 1794.89100 1807.39400
[11/28 15:00:11   1477s] <CMD> setDrawView ameba
[11/28 15:00:12   1477s] <CMD> setDrawView place
[11/28 15:00:17   1479s] <CMD> fit
[11/28 15:00:26   1482s] <CMD> fit
[11/28 15:11:51   1518s] <CMD> setDrawView ameba
[11/28 15:11:51   1518s] <CMD> setDrawView fplan
[11/28 15:12:17   1519s] <CMD> setDrawView ameba
[11/28 15:12:29   1520s] <CMD> setDrawView place
[11/28 16:01:55   1674s] <CMD> fit
[11/28 16:02:05   1678s] <CMD> uiSetTool ruler
[11/28 16:02:29   1679s] <CMD> fit
[11/28 16:03:01   1682s] <CMD> fit
[11/28 16:04:13   1689s] <CMD> uiSetTool ruler
[11/28 16:04:49   1691s] <CMD> setDrawView ameba
[11/28 16:05:09   1692s] <CMD> zoomIn
[11/28 16:05:09   1692s] <CMD> zoomIn
[11/28 16:05:12   1692s] <CMD> zoomIn
[11/28 16:05:14   1692s] <CMD> zoomOut
[11/28 16:05:14   1692s] <CMD> zoomOut
[11/28 16:05:15   1692s] <CMD> zoomOut
[11/28 16:05:15   1692s] <CMD> zoomOut
[11/28 16:05:17   1692s] <CMD> zoomIn
[11/28 16:05:18   1692s] <CMD> zoomIn
[11/28 16:05:20   1692s] <CMD> zoomOut
[11/28 16:06:23   1695s] <CMD> uiSetTool select
[11/28 16:07:14   1698s] <CMD> uiSetTool ruler
[11/28 16:07:56   1700s] <CMD> uiSetTool select
[11/28 16:08:00   1701s] <CMD> uiSetTool select
[11/28 16:08:16   1702s] <CMD> selectInst IOFILLER_W_45
[11/28 16:08:19   1702s] <CMD> deselectAll
[11/28 16:08:19   1702s] <CMD> selectInst IOFILLER_W_8
[11/28 16:08:27   1702s] <CMD> deselectAll
[11/28 16:08:27   1702s] <CMD> selectInst I_IN_VALID
[11/28 16:08:31   1702s] <CMD> deselectAll
[11/28 16:08:31   1702s] <CMD> selectInst I_IN_VALID
[11/28 16:08:33   1703s] <CMD> deselectAll
[11/28 16:08:33   1703s] <CMD> selectInst IOFILLER_S_17
[11/28 16:08:42   1703s] <CMD> deselectAll
[11/28 16:08:42   1703s] <CMD> selectInst bottomleft
[11/28 16:08:45   1703s] <CMD> deselectAll
[11/28 16:08:45   1703s] <CMD> selectInst bottomright
[11/28 16:08:53   1704s] <CMD> deselectAll
[11/28 16:08:53   1704s] <CMD> selectInst topright
[11/28 16:08:55   1704s] <CMD> deselectAll
[11/28 16:08:55   1704s] <CMD> selectInst topleft
[11/28 16:09:01   1704s] <CMD> setDrawView fplan
[11/28 16:11:09   1710s] <CMD> setDrawView ameba
[11/28 16:11:14   1710s] <CMD> setDrawView place
[11/28 16:11:22   1712s] <CMD> zoomIn
[11/28 16:11:26   1717s] <CMD> zoomIn
[11/28 16:11:27   1718s] <CMD> zoomIn
[11/28 16:11:28   1718s] <CMD> zoomIn
[11/28 16:11:29   1719s] <CMD> zoomIn
[11/28 16:11:38   1719s] <CMD> fit
[11/28 16:11:56   1721s] <CMD> deselectAll
[11/28 16:11:56   1721s] <CMD> selectVia 209.0400 1234.8200 218.0400 1243.8200 3 GND
[11/28 16:12:04   1721s] <CMD> uiSetTool select
[11/28 16:12:11   1722s] <CMD> deselectAll
[11/28 16:36:24   1796s] <CMD> get_verify_drc_mode -disable_rules -quiet
[11/28 16:36:24   1796s] <CMD> get_verify_drc_mode -quiet -area
[11/28 16:36:24   1796s] <CMD> get_verify_drc_mode -quiet -layer_range
[11/28 16:36:24   1796s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[11/28 16:36:24   1796s] <CMD> get_verify_drc_mode -check_only -quiet
[11/28 16:36:24   1796s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[11/28 16:36:24   1796s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[11/28 16:36:24   1796s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[11/28 16:36:24   1796s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[11/28 16:36:24   1796s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[11/28 16:36:24   1796s] <CMD> get_verify_drc_mode -limit -quiet
[11/28 16:36:44   1797s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[11/28 16:36:44   1797s] <CMD> verify_drc
[11/28 16:36:44   1797s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[11/28 16:36:44   1797s] #-report CHIP.drc.rpt                    # string, default="", user setting
[11/28 16:36:44   1797s]  *** Starting Verify DRC (MEM: 2997.5) ***
[11/28 16:36:44   1797s] 
[11/28 16:36:44   1797s]   VERIFY DRC ...... Starting Verification
[11/28 16:36:44   1797s]   VERIFY DRC ...... Initializing
[11/28 16:36:44   1797s]   VERIFY DRC ...... Deleting Existing Violations
[11/28 16:36:44   1797s]   VERIFY DRC ...... Creating Sub-Areas
[11/28 16:36:44   1797s]   VERIFY DRC ...... Using new threading
[11/28 16:36:44   1797s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 241.920 241.920} 1 of 36
[11/28 16:36:44   1797s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/28 16:36:44   1797s]   VERIFY DRC ...... Sub-Area: {241.920 0.000 483.840 241.920} 2 of 36
[11/28 16:36:44   1797s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/28 16:36:44   1797s]   VERIFY DRC ...... Sub-Area: {483.840 0.000 725.760 241.920} 3 of 36
[11/28 16:36:44   1797s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/28 16:36:44   1797s]   VERIFY DRC ...... Sub-Area: {725.760 0.000 967.680 241.920} 4 of 36
[11/28 16:36:44   1797s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/28 16:36:44   1797s]   VERIFY DRC ...... Sub-Area: {967.680 0.000 1209.600 241.920} 5 of 36
[11/28 16:36:44   1797s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[11/28 16:36:44   1797s]   VERIFY DRC ...... Sub-Area: {1209.600 0.000 1434.680 241.920} 6 of 36
[11/28 16:36:44   1797s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[11/28 16:36:44   1797s]   VERIFY DRC ...... Sub-Area: {0.000 241.920 241.920 483.840} 7 of 36
[11/28 16:36:44   1797s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[11/28 16:36:44   1797s]   VERIFY DRC ...... Sub-Area: {241.920 241.920 483.840 483.840} 8 of 36
[11/28 16:36:44   1797s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[11/28 16:36:44   1797s]   VERIFY DRC ...... Sub-Area: {483.840 241.920 725.760 483.840} 9 of 36
[11/28 16:36:44   1797s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[11/28 16:36:44   1797s]   VERIFY DRC ...... Sub-Area: {725.760 241.920 967.680 483.840} 10 of 36
[11/28 16:36:44   1798s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[11/28 16:36:44   1798s]   VERIFY DRC ...... Sub-Area: {967.680 241.920 1209.600 483.840} 11 of 36
[11/28 16:36:45   1798s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[11/28 16:36:45   1798s]   VERIFY DRC ...... Sub-Area: {1209.600 241.920 1434.680 483.840} 12 of 36
[11/28 16:36:45   1798s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[11/28 16:36:45   1798s]   VERIFY DRC ...... Sub-Area: {0.000 483.840 241.920 725.760} 13 of 36
[11/28 16:36:45   1798s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[11/28 16:36:45   1798s]   VERIFY DRC ...... Sub-Area: {241.920 483.840 483.840 725.760} 14 of 36
[11/28 16:36:45   1798s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[11/28 16:36:45   1798s]   VERIFY DRC ...... Sub-Area: {483.840 483.840 725.760 725.760} 15 of 36
[11/28 16:36:45   1798s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[11/28 16:36:45   1798s]   VERIFY DRC ...... Sub-Area: {725.760 483.840 967.680 725.760} 16 of 36
[11/28 16:36:46   1799s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[11/28 16:36:46   1799s]   VERIFY DRC ...... Sub-Area: {967.680 483.840 1209.600 725.760} 17 of 36
[11/28 16:36:46   1799s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[11/28 16:36:46   1799s]   VERIFY DRC ...... Sub-Area: {1209.600 483.840 1434.680 725.760} 18 of 36
[11/28 16:36:46   1799s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[11/28 16:36:46   1799s]   VERIFY DRC ...... Sub-Area: {0.000 725.760 241.920 967.680} 19 of 36
[11/28 16:36:46   1799s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[11/28 16:36:46   1799s]   VERIFY DRC ...... Sub-Area: {241.920 725.760 483.840 967.680} 20 of 36
[11/28 16:36:47   1800s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[11/28 16:36:47   1800s]   VERIFY DRC ...... Sub-Area: {483.840 725.760 725.760 967.680} 21 of 36
[11/28 16:36:47   1800s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[11/28 16:36:47   1800s]   VERIFY DRC ...... Sub-Area: {725.760 725.760 967.680 967.680} 22 of 36
[11/28 16:36:47   1800s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[11/28 16:36:47   1800s]   VERIFY DRC ...... Sub-Area: {967.680 725.760 1209.600 967.680} 23 of 36
[11/28 16:36:47   1801s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[11/28 16:36:47   1801s]   VERIFY DRC ...... Sub-Area: {1209.600 725.760 1434.680 967.680} 24 of 36
[11/28 16:36:47   1801s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[11/28 16:36:47   1801s]   VERIFY DRC ...... Sub-Area: {0.000 967.680 241.920 1209.600} 25 of 36
[11/28 16:36:47   1801s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[11/28 16:36:47   1801s]   VERIFY DRC ...... Sub-Area: {241.920 967.680 483.840 1209.600} 26 of 36
[11/28 16:36:48   1801s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[11/28 16:36:48   1801s]   VERIFY DRC ...... Sub-Area: {483.840 967.680 725.760 1209.600} 27 of 36
[11/28 16:36:48   1801s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[11/28 16:36:48   1801s]   VERIFY DRC ...... Sub-Area: {725.760 967.680 967.680 1209.600} 28 of 36
[11/28 16:36:48   1801s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[11/28 16:36:48   1801s]   VERIFY DRC ...... Sub-Area: {967.680 967.680 1209.600 1209.600} 29 of 36
[11/28 16:36:49   1802s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[11/28 16:36:49   1802s]   VERIFY DRC ...... Sub-Area: {1209.600 967.680 1434.680 1209.600} 30 of 36
[11/28 16:36:49   1802s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[11/28 16:36:49   1802s]   VERIFY DRC ...... Sub-Area: {0.000 1209.600 241.920 1434.680} 31 of 36
[11/28 16:36:49   1802s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[11/28 16:36:49   1802s]   VERIFY DRC ...... Sub-Area: {241.920 1209.600 483.840 1434.680} 32 of 36
[11/28 16:36:49   1802s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[11/28 16:36:49   1802s]   VERIFY DRC ...... Sub-Area: {483.840 1209.600 725.760 1434.680} 33 of 36
[11/28 16:36:49   1802s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[11/28 16:36:49   1802s]   VERIFY DRC ...... Sub-Area: {725.760 1209.600 967.680 1434.680} 34 of 36
[11/28 16:36:49   1802s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[11/28 16:36:49   1802s]   VERIFY DRC ...... Sub-Area: {967.680 1209.600 1209.600 1434.680} 35 of 36
[11/28 16:36:49   1802s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[11/28 16:36:49   1802s]   VERIFY DRC ...... Sub-Area: {1209.600 1209.600 1434.680 1434.680} 36 of 36
[11/28 16:36:49   1802s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[11/28 16:36:49   1802s] 
[11/28 16:36:49   1802s]   Verification Complete : 0 Viols.
[11/28 16:36:49   1802s] 
[11/28 16:36:49   1802s]  *** End Verify DRC (CPU: 0:00:05.2  ELAPSED TIME: 5.00  MEM: 4.0M) ***
[11/28 16:36:49   1802s] 
[11/28 16:36:49   1802s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[11/28 16:38:56   1809s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/28 16:38:56   1809s] VERIFY_CONNECTIVITY use new engine.
[11/28 16:38:56   1809s] 
[11/28 16:38:56   1809s] ******** Start: VERIFY CONNECTIVITY ********
[11/28 16:38:56   1809s] Start Time: Thu Nov 28 16:38:56 2024
[11/28 16:38:56   1809s] 
[11/28 16:38:56   1809s] Design Name: CHIP
[11/28 16:38:56   1809s] Database Units: 1000
[11/28 16:38:56   1809s] Design Boundary: (0.0000, 0.0000) (1434.6800, 1434.6800)
[11/28 16:38:56   1809s] Error Limit = 1000; Warning Limit = 50
[11/28 16:38:56   1809s] Check all nets
[11/28 16:38:56   1810s] **** 16:38:56 **** Processed 5000 nets.
[11/28 16:38:56   1810s] **** 16:38:56 **** Processed 10000 nets.
[11/28 16:38:56   1810s] **** 16:38:56 **** Processed 15000 nets.
[11/28 16:38:57   1810s] **** 16:38:57 **** Processed 20000 nets.
[11/28 16:38:57   1810s] 
[11/28 16:38:57   1810s] Begin Summary 
[11/28 16:38:57   1810s]   Found no problems or warnings.
[11/28 16:38:57   1810s] End Summary
[11/28 16:38:57   1810s] 
[11/28 16:38:57   1810s] End Time: Thu Nov 28 16:38:57 2024
[11/28 16:38:57   1810s] Time Elapsed: 0:00:01.0
[11/28 16:38:57   1810s] 
[11/28 16:38:57   1810s] ******** End: VERIFY CONNECTIVITY ********
[11/28 16:38:57   1810s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/28 16:38:57   1810s]   (CPU Time: 0:00:01.0  MEM: 0.000M)
[11/28 16:38:57   1810s] 
[11/28 16:57:39   1867s] <CMD> zoomIn
[11/28 16:57:45   1873s] <CMD> fit
[11/28 17:31:29   2020s] <CMD> setDrawView ameba
[11/28 21:16:08   2716s] <CMD> setDrawView place
[11/28 21:16:11   2717s] <CMD> uiSetTool select
[11/28 21:16:11   2717s] <CMD> uiSetTool select
[11/28 21:16:26   2718s] **ERROR: (IMPSYT-6000):	No Object Selected.
[11/28 21:18:57   2727s] <CMD> setDrawView ameba
[11/28 21:18:58   2727s] <CMD> setDrawView fplan
[11/28 21:19:02   2728s] <CMD> zoomBox -28.63900 84.51700 1395.22800 1224.73000
[11/28 21:19:02   2728s] <CMD> zoomBox 66.81300 146.93900 1277.10100 1116.12100
[11/28 21:19:03   2728s] <CMD> zoomBox 142.95200 201.66400 1171.69600 1025.46800
[11/28 21:19:04   2728s] <CMD> zoomBox 66.81200 146.93900 1277.10000 1116.12100
[11/28 21:19:04   2728s] <CMD> zoomBox -22.76300 82.55700 1401.10500 1222.77100
[11/28 21:19:06   2728s] <CMD> zoomBox -140.65900 10.10700 1534.47900 1351.53500
[11/28 21:19:07   2728s] <CMD> zoomBox -279.36200 -75.12900 1691.39000 1503.02200
[11/28 21:21:08   2734s] <CMD> zoomBox -38.37800 -1.51700 1636.76200 1339.91200
[11/28 21:21:09   2735s] <CMD> zoomBox -283.23700 -72.41800 1687.51600 1505.73400
[11/28 21:21:17   2735s] <CMD> setLayerPreference violation -isVisible 1
[11/28 21:21:17   2735s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[11/28 21:21:21   2736s] <CMD_INTERNAL> violationBrowserClose
[11/28 21:24:07   2745s] <CMD> getIoFlowFlag
[11/28 21:25:18   2748s] <CMD> selectInst bottomleft
[11/28 21:25:21   2749s] <CMD> deselectAll
[11/28 21:25:21   2749s] <CMD> selectInst IOFILLER_S_36
[11/28 21:25:24   2749s] <CMD> deselectAll
[11/28 21:25:24   2749s] <CMD> selectInst IOFILLER_S_0
[11/28 21:25:26   2749s] <CMD> deselectAll
[11/28 21:25:26   2749s] <CMD> selectInst bottomleft
[11/28 21:25:53   2751s] <CMD> zoomBox -201.48800 -1.13000 1473.65200 1340.29900
[11/28 21:25:54   2751s] <CMD> zoomBox -137.92900 22.25100 1285.94000 1162.46600
[11/28 21:25:55   2751s] <CMD> zoomBox -121.97400 56.12100 1088.31500 1025.30400
[11/28 21:25:55   2751s] <CMD> zoomBox -94.13600 81.81700 934.61000 905.62300
[11/28 21:25:55   2751s] <CMD> zoomBox -49.61200 121.85100 693.65700 717.05100
[11/28 21:25:56   2751s] <CMD> zoomBox -70.24200 104.48800 804.19300 804.72400
[11/28 21:25:57   2751s] <CMD> zoomBox -123.06400 60.02900 1087.22800 1029.21400
[11/28 21:25:58   2751s] <CMD> zoomBox -200.15800 7.12400 1474.98700 1348.55700
[11/28 21:25:58   2751s] <CMD> zoomBox -249.36200 -25.03300 1721.39600 1553.12300
[11/28 21:26:46   2754s] <CMD> deselectAll
[11/28 21:26:46   2754s] <CMD> selectWire 240.5600 1061.9400 583.4200 1062.7000 1 GND
[11/28 21:26:47   2754s] <CMD> zoomBox -150.95400 138.46500 1524.19100 1479.89800
[11/28 21:26:47   2754s] <CMD> zoomBox -67.30700 277.43700 1356.56700 1417.65600
[11/28 21:26:48   2754s] <CMD> deselectAll
[11/28 21:26:49   2754s] **ERROR: (IMPSYT-6000):	No Object Selected.
[11/28 21:27:04   2756s] <CMD> highlight -index 1
[11/28 21:27:06   2756s] <CMD> highlight -index 1
[11/28 21:27:06   2756s] <CMD> highlight -index 1
[11/28 21:27:16   2757s] <CMD> zoomBox 67.33600 473.70500 1096.08500 1297.51300
[11/28 21:27:17   2757s] <CMD> zoomBox 120.72800 558.04100 995.16500 1258.27800
[11/28 21:27:18   2757s] <CMD> selectWire 240.5600 1046.8200 583.4200 1047.5800 1 VCC
[11/28 21:27:19   2757s] <CMD> zoomBox 152.01500 631.44500 895.28700 1226.64700
[11/28 21:27:20   2757s] <CMD> zoomBox 176.56300 695.00800 808.34500 1200.93000
[11/28 21:27:20   2757s] <CMD> zoomBox 215.16500 794.96000 671.62800 1160.48900
[11/28 21:27:21   2757s] <CMD> zoomBox 243.05500 867.17500 572.85000 1131.27000
[11/28 21:27:25   2757s] <CMD> zoomBox 207.96800 835.44400 595.96200 1146.14400
[11/28 21:27:26   2757s] <CMD> zoomBox 120.11000 754.49500 657.12600 1184.53000
[11/28 21:27:28   2757s] <CMD> fit
[11/28 21:27:30   2758s] <CMD> deselectAll
[11/28 21:27:30   2758s] **ERROR: (IMPSYT-6000):	No Object Selected.
[11/28 21:32:50   2775s] 
[11/28 21:32:50   2775s] *** Memory Usage v#1 (Current mem = 2987.480M, initial mem = 292.375M) ***
[11/28 21:32:50   2775s] 
[11/28 21:32:50   2775s] *** Summary of all messages that are not suppressed in this session:
[11/28 21:32:50   2775s] Severity  ID               Count  Summary                                  
[11/28 21:32:50   2775s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[11/28 21:32:50   2775s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/28 21:32:50   2775s] WARNING   IMPLF-200           27  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/28 21:32:50   2775s] WARNING   IMPLF-201            8  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/28 21:32:50   2775s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[11/28 21:32:50   2775s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/28 21:32:50   2775s] WARNING   IMPFP-3961          16  The techSite '%s' has no related standar...
[11/28 21:32:50   2775s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[11/28 21:32:50   2775s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[11/28 21:32:50   2775s] WARNING   IMPEXT-1241          3  No poly layer found in the layermap file...
[11/28 21:32:50   2775s] WARNING   IMPEXT-1242          3  No cut layer found between poly layer an...
[11/28 21:32:50   2775s] ERROR     IMPSYT-6000          6  No Object Selected.                      
[11/28 21:32:50   2775s] WARNING   IMPSYC-2             4  Timing information is not defined for ce...
[11/28 21:32:50   2775s] WARNING   IMPVL-159          766  Pin '%s' of cell '%s' is defined in LEF ...
[11/28 21:32:50   2775s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/28 21:32:50   2775s] WARNING   IMPESI-3086          9  The cell '%s' does not have characterize...
[11/28 21:32:50   2775s] WARNING   IMPPP-531            6  ViaGen Warning: Due to %s rule violation...
[11/28 21:32:50   2775s] WARNING   IMPPP-532           48  ViaGen Warning: The top layer and bottom...
[11/28 21:32:50   2775s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[11/28 21:32:50   2775s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[11/28 21:32:50   2775s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[11/28 21:32:50   2775s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[11/28 21:32:50   2775s] WARNING   IMPOPT-6118          5  The following cells have a dont_touch pr...
[11/28 21:32:50   2775s] WARNING   IMPCCOPT-1304        3  Net %s unexpectedly has no routing prese...
[11/28 21:32:50   2775s] WARNING   IMPCCOPT-2340        1  Unfixable transition violation found at ...
[11/28 21:32:50   2775s] WARNING   IMPCCOPT-2406       15  Clock halo disabled on instance '%s'. To...
[11/28 21:32:50   2775s] WARNING   IMPCCOPT-2171       16  Unable to get/extract RC parasitics for ...
[11/28 21:32:50   2775s] WARNING   IMPCCOPT-2168        2  Cannot get %s net parasitics from RCDB f...
[11/28 21:32:50   2775s] WARNING   IMPCCOPT-2169       14  Cannot extract parasitics for %s net '%s...
[11/28 21:32:50   2775s] WARNING   IMPCCOPT-1183        2  The library has no usable balanced %ss f...
[11/28 21:32:50   2775s] WARNING   IMPCCOPT-5043        1  Found a non-standard cell %s (%s). Its p...
[11/28 21:32:50   2775s] WARNING   IMPCCOPT-2256        2  CCOpt post-route optimization found lega...
[11/28 21:32:50   2775s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[11/28 21:32:50   2775s] WARNING   IMPCCOPT-2276        2  CCOpt/PRO found clock net '%s' is not ro...
[11/28 21:32:50   2775s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[11/28 21:32:50   2775s] WARNING   IMPTR-2325           1  There are %d nets connecting a pad term ...
[11/28 21:32:50   2775s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[11/28 21:32:50   2775s] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[11/28 21:32:50   2775s] WARNING   IMPPSP-2001          1  There are %d pins inside GCell located a...
[11/28 21:32:50   2775s] WARNING   SDF-808              1  The software is currently operating in a...
[11/28 21:32:50   2775s] WARNING   TCLCMD-1014          2  The SDC set_operating_conditions asserti...
[11/28 21:32:50   2775s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/28 21:32:50   2775s] WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
[11/28 21:32:50   2775s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[11/28 21:32:50   2775s] *** Message Summary: 1390 warning(s), 6 error(s)
[11/28 21:32:50   2775s] 
[11/28 21:32:50   2775s] --- Ending "Innovus" (totcpu=0:46:15, real=7:31:47, mem=2987.5M) ---
