// Seed: 3759196441
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  assign id_1 = ~1;
  wire id_4;
  id_5(
      id_4, id_2
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  assign id_5 = id_3[1-1'b0];
  module_0 modCall_1 (
      id_2,
      id_1
  );
  id_7(
      .id_0(id_3), .id_1((id_5))
  );
endmodule
