LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY latch1 IS
	PORT(A: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		Resten, clock: IN STD_LOGIC;
		Q: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
END latch1;
ARCHITECTURE Behaviour OF latch1 IS
BEGIN
	PROCESS (Resten,clock)
	BEGIN	
		IF Resten = '0' THEN
			Q <= "00000000";
		ELSIF clock'EVENT AND clock = '1' THEN
			Q <= "00010000";
		END IF;
END PROCESS;
END Behaviour;