$date
	Thu Sep 11 15:17:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_decoder4to16_active_low $end
$var wire 16 ! y [15:0] $end
$var reg 4 " a [3:0] $end
$var reg 1 # en $end
$scope module uut $end
$var wire 4 $ a [3:0] $end
$var wire 1 # en $end
$var wire 4 % y3 [3:0] $end
$var wire 4 & y2 [3:0] $end
$var wire 4 ' y1 [3:0] $end
$var wire 4 ( y0 [3:0] $end
$var wire 16 ) y [15:0] $end
$var wire 4 * en_lines [3:0] $end
$scope module d0 $end
$var wire 2 + a [1:0] $end
$var wire 1 , en $end
$var reg 4 - y [3:0] $end
$upscope $end
$scope module d1 $end
$var wire 2 . a [1:0] $end
$var wire 1 / en $end
$var reg 4 0 y [3:0] $end
$upscope $end
$scope module d2 $end
$var wire 2 1 a [1:0] $end
$var wire 1 2 en $end
$var reg 4 3 y [3:0] $end
$upscope $end
$scope module d3 $end
$var wire 2 4 a [1:0] $end
$var wire 1 5 en $end
$var reg 4 6 y [3:0] $end
$upscope $end
$scope module upper_decoder $end
$var wire 2 7 a [1:0] $end
$var wire 1 # en $end
$var reg 4 8 y [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 8
b0 7
b1111 6
05
b0 4
b1111 3
02
b0 1
b1111 0
0/
b0 .
b1111 -
0,
b0 +
b1111 *
b1111111111111111 )
b1111 (
b1111 '
b1111 &
b1111 %
b0 $
0#
b0 "
b1111111111111111 !
$end
#10000
b1111111111111110 !
b1111111111111110 )
b1110 (
b1110 -
1,
b1110 *
b1110 8
1#
#20000
b1111111111110111 !
b1111111111110111 )
b111 (
b111 -
b11 +
b11 .
b11 1
b11 4
b11 "
b11 $
#30000
b1110 &
b1110 3
12
0,
b1011 *
b1011 8
b1111111011111111 !
b1111111011111111 )
b1111 (
b1111 -
b10 7
b0 +
b0 .
b0 1
b0 4
b1000 "
b1000 $
#40000
b111 %
b111 6
15
02
b111 *
b111 8
b111111111111111 !
b111111111111111 )
b1111 &
b1111 3
b11 7
b11 +
b11 .
b11 1
b11 4
b1111 "
b1111 $
#50000
05
b1111111111111111 !
b1111111111111111 )
b1111 %
b1111 6
b1 7
b1 +
b1 .
b1 1
b1 4
b1111 *
b1111 8
b101 "
b101 $
0#
#60000
