{"vcs1":{"timestamp_begin":1726146473.836248604, "rt":2.14, "ut":0.89, "st":0.37}}
{"vcselab":{"timestamp_begin":1726146476.047889296, "rt":1.17, "ut":0.33, "st":0.04}}
{"link":{"timestamp_begin":1726146477.289370695, "rt":0.47, "ut":0.29, "st":0.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726146473.254216682}
{"VCS_COMP_START_TIME": 1726146473.254216682}
{"VCS_COMP_END_TIME": 1726146505.739639113}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 357540}}
{"stitch_vcselab": {"peak_mem": 242164}}
