
*** Running vivado
    with args -log simple_PCB_test_SRAM_controller_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source simple_PCB_test_SRAM_controller_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Sep 28 14:04:57 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source simple_PCB_test_SRAM_controller_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 457.453 ; gain = 138.109
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_simple_SRAM_test/PCB_simple_SRAM_test.cache/ip 
Command: synth_design -top simple_PCB_test_SRAM_controller_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13664
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 944.312 ; gain = 472.414
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'simple_PCB_test_SRAM_controller_0_0' [c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_simple_SRAM_test/PCB_simple_SRAM_test.gen/sources_1/bd/simple_PCB_test/ip/simple_PCB_test_SRAM_controller_0_0/synth/simple_PCB_test_SRAM_controller_0_0.vhd:72]
	Parameter ADDR_WIDTH bound to: 22 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'SRAM_controller' declared at 'C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_simple_SRAM_test/PCB_simple_SRAM_test.srcs/sources_1/new/SRAM_controller.vhd:10' bound to instance 'U0' of component 'SRAM_controller' [c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_simple_SRAM_test/PCB_simple_SRAM_test.gen/sources_1/bd/simple_PCB_test/ip/simple_PCB_test_SRAM_controller_0_0/synth/simple_PCB_test_SRAM_controller_0_0.vhd:110]
INFO: [Synth 8-638] synthesizing module 'SRAM_controller' [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_simple_SRAM_test/PCB_simple_SRAM_test.srcs/sources_1/new/SRAM_controller.vhd:37]
INFO: [Synth 8-226] default block is never used [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_simple_SRAM_test/PCB_simple_SRAM_test.srcs/sources_1/new/SRAM_controller.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'SRAM_controller' (0#1) [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_simple_SRAM_test/PCB_simple_SRAM_test.srcs/sources_1/new/SRAM_controller.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'simple_PCB_test_SRAM_controller_0_0' (0#1) [c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_simple_SRAM_test/PCB_simple_SRAM_test.gen/sources_1/bd/simple_PCB_test/ip/simple_PCB_test_SRAM_controller_0_0/synth/simple_PCB_test_SRAM_controller_0_0.vhd:72]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1050.379 ; gain = 578.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1050.379 ; gain = 578.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1050.379 ; gain = 578.480
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SRAM_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
             write_setup |                              001 |                              001
              write_hold |                              010 |                              010
              turnaround |                              011 |                              011
              read_setup |                              100 |                              100
               read_wait |                              101 |                              101
            read_capture |                              110 |                              110
               send_data |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SRAM_controller'
WARNING: [Synth 8-327] inferring latch for variable 'loop_cnt_reg' [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_simple_SRAM_test/PCB_simple_SRAM_test.srcs/sources_1/new/SRAM_controller.vhd:82]
WARNING: [Synth 8-327] inferring latch for variable 'write_data_reg' [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_simple_SRAM_test/PCB_simple_SRAM_test.srcs/sources_1/new/SRAM_controller.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'dec_reg' [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_simple_SRAM_test/PCB_simple_SRAM_test.srcs/sources_1/new/SRAM_controller.vhd:87]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1050.379 ; gain = 578.480
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	              224 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[21] driven by constant 0
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[20] driven by constant 0
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[19] driven by constant 0
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[18] driven by constant 0
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[17] driven by constant 0
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[16] driven by constant 0
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[15] driven by constant 0
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[14] driven by constant 0
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[13] driven by constant 0
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[12] driven by constant 0
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[11] driven by constant 0
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[10] driven by constant 0
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[9] driven by constant 0
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[8] driven by constant 0
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[7] driven by constant 0
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[6] driven by constant 0
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[5] driven by constant 0
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[4] driven by constant 0
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[3] driven by constant 0
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[2] driven by constant 0
INFO: [Synth 8-3917] design simple_PCB_test_SRAM_controller_0_0 has port A[1] driven by constant 0
INFO: [Synth 8-3332] Sequential element (U0/write_data_reg[15]) is unused and will be removed from module simple_PCB_test_SRAM_controller_0_0.
INFO: [Synth 8-3332] Sequential element (U0/dec_reg[2]) is unused and will be removed from module simple_PCB_test_SRAM_controller_0_0.
INFO: [Synth 8-3332] Sequential element (U0/dec_reg[1]) is unused and will be removed from module simple_PCB_test_SRAM_controller_0_0.
INFO: [Synth 8-3332] Sequential element (U0/write_data_reg[14]) is unused and will be removed from module simple_PCB_test_SRAM_controller_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1242.934 ; gain = 771.035
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1242.934 ; gain = 771.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1242.934 ; gain = 771.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1441.355 ; gain = 969.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1441.355 ; gain = 969.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1441.355 ; gain = 969.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1441.355 ; gain = 969.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1441.355 ; gain = 969.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1441.355 ; gain = 969.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     4|
|3     |LUT3 |     2|
|4     |LUT4 |     9|
|5     |LUT5 |     4|
|6     |LUT6 |     6|
|7     |FDCE |     6|
|8     |FDPE |     1|
|9     |FDRE |    41|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |    76|
|2     |  U0     |SRAM_controller |    76|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1441.355 ; gain = 969.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1441.355 ; gain = 969.457
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1441.355 ; gain = 969.457
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1456.395 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1569.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a9955b42
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1569.285 ; gain = 1097.520
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1874.238 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_simple_SRAM_test/PCB_simple_SRAM_test.runs/simple_PCB_test_SRAM_controller_0_0_synth_1/simple_PCB_test_SRAM_controller_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1874.277 ; gain = 304.992
INFO: [Vivado 12-24828] Executing command : report_utilization -file simple_PCB_test_SRAM_controller_0_0_utilization_synth.rpt -pb simple_PCB_test_SRAM_controller_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 28 14:06:00 2025...
