

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Jun 12 06:07:28 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sec2_8
* Solution:       unroll_4
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.435 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       44| 0.400 us | 0.440 us |   40|   44|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- TDL     |       15|       18|         5|          -|          -|     3|    no    |
        |- MAC     |       22|       22|         2|          -|          -|    11|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 5 
4 --> 5 
5 --> 6 7 
6 --> 2 
7 --> 8 
8 --> 9 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [fir11_sec2_8.cpp:8]   --->   Operation 13 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.75ns)   --->   "br label %1" [fir11_sec2_8.cpp:17]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0_0 = phi i5 [ 10, %0 ], [ %add_ln18_3, %5 ]" [fir11_sec2_8.cpp:18]   --->   Operation 15 'phi' 'i_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_0_0_cast = sext i5 %i_0_0 to i32" [fir11_sec2_8.cpp:18]   --->   Operation 16 'sext' 'i_0_0_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.87ns)   --->   "%icmp_ln17 = icmp sgt i5 %i_0_0, 0" [fir11_sec2_8.cpp:17]   --->   Operation 18 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %2, label %6" [fir11_sec2_8.cpp:17]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.87ns)   --->   "%add_ln18 = add i5 %i_0_0, -1" [fir11_sec2_8.cpp:18]   --->   Operation 20 'add' 'add_ln18' <Predicate = (icmp_ln17)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i5 %add_ln18 to i64" [fir11_sec2_8.cpp:18]   --->   Operation 21 'zext' 'zext_ln18' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18" [fir11_sec2_8.cpp:18]   --->   Operation 22 'getelementptr' 'shift_reg_addr' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.79ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 23 'load' 'shift_reg_load' <Predicate = (icmp_ln17)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 24 [1/1] (0.87ns)   --->   "%icmp_ln17_1 = icmp sgt i5 %add_ln18, 0" [fir11_sec2_8.cpp:17]   --->   Operation 24 'icmp' 'icmp_ln17_1' <Predicate = (icmp_ln17)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [fir11_sec2_8.cpp:17]   --->   Operation 25 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.79ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 26 'load' 'shift_reg_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i32 %i_0_0_cast to i64" [fir11_sec2_8.cpp:18]   --->   Operation 27 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_1" [fir11_sec2_8.cpp:18]   --->   Operation 28 'getelementptr' 'shift_reg_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 29 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17_1, label %3, label %6" [fir11_sec2_8.cpp:17]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.87ns)   --->   "%add_ln18_1 = add i5 %i_0_0, -2" [fir11_sec2_8.cpp:18]   --->   Operation 31 'add' 'add_ln18_1' <Predicate = (icmp_ln17_1)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i5 %add_ln18_1 to i32" [fir11_sec2_8.cpp:18]   --->   Operation 32 'sext' 'sext_ln18' <Predicate = (icmp_ln17_1)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i32 %sext_ln18 to i64" [fir11_sec2_8.cpp:18]   --->   Operation 33 'zext' 'zext_ln18_2' <Predicate = (icmp_ln17_1)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shift_reg_addr_4 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_2" [fir11_sec2_8.cpp:18]   --->   Operation 34 'getelementptr' 'shift_reg_addr_4' <Predicate = (icmp_ln17_1)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (0.79ns)   --->   "%shift_reg_load_4 = load i32* %shift_reg_addr_4, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 35 'load' 'shift_reg_load_4' <Predicate = (icmp_ln17_1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 36 [1/1] (0.87ns)   --->   "%icmp_ln17_2 = icmp sgt i5 %add_ln18_1, 0" [fir11_sec2_8.cpp:17]   --->   Operation 36 'icmp' 'icmp_ln17_2' <Predicate = (icmp_ln17_1)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.66>
ST_4 : Operation 37 [1/2] (0.79ns)   --->   "%shift_reg_load_4 = load i32* %shift_reg_addr_4, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 37 'load' 'shift_reg_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 38 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_4, i32* %shift_reg_addr, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 38 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17_2, label %4, label %6" [fir11_sec2_8.cpp:17]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.87ns)   --->   "%add_ln18_2 = add i5 -3, %i_0_0" [fir11_sec2_8.cpp:18]   --->   Operation 40 'add' 'add_ln18_2' <Predicate = (icmp_ln17_2)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i5 %add_ln18_2 to i32" [fir11_sec2_8.cpp:18]   --->   Operation 41 'sext' 'sext_ln18_1' <Predicate = (icmp_ln17_2)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i32 %sext_ln18_1 to i64" [fir11_sec2_8.cpp:18]   --->   Operation 42 'zext' 'zext_ln18_3' <Predicate = (icmp_ln17_2)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%shift_reg_addr_5 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_3" [fir11_sec2_8.cpp:18]   --->   Operation 43 'getelementptr' 'shift_reg_addr_5' <Predicate = (icmp_ln17_2)> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (0.79ns)   --->   "%shift_reg_load_2 = load i32* %shift_reg_addr_5, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 44 'load' 'shift_reg_load_2' <Predicate = (icmp_ln17_2)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i5 %i_0_0 to i4" [fir11_sec2_8.cpp:18]   --->   Operation 45 'trunc' 'trunc_ln18' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.86ns)   --->   "%add_ln18_4 = add i4 -3, %trunc_ln18" [fir11_sec2_8.cpp:18]   --->   Operation 46 'add' 'add_ln18_4' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/2] (0.79ns)   --->   "%shift_reg_load_2 = load i32* %shift_reg_addr_5, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 47 'load' 'shift_reg_load_2' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 48 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_2, i32* %shift_reg_addr_4, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 48 'store' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 49 [1/1] (0.88ns)   --->   "%icmp_ln17_3 = icmp sgt i4 %add_ln18_4, 0" [fir11_sec2_8.cpp:17]   --->   Operation 49 'icmp' 'icmp_ln17_3' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17_3, label %5, label %6" [fir11_sec2_8.cpp:17]   --->   Operation 50 'br' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.87ns)   --->   "%add_ln18_3 = add i5 %i_0_0, -4" [fir11_sec2_8.cpp:18]   --->   Operation 51 'add' 'add_ln18_3' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2 & icmp_ln17_3)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i5 %add_ln18_3 to i32" [fir11_sec2_8.cpp:18]   --->   Operation 52 'sext' 'sext_ln18_2' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2 & icmp_ln17_3)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i32 %sext_ln18_2 to i64" [fir11_sec2_8.cpp:18]   --->   Operation 53 'zext' 'zext_ln18_4' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2 & icmp_ln17_3)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%shift_reg_addr_3 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_4" [fir11_sec2_8.cpp:18]   --->   Operation 54 'getelementptr' 'shift_reg_addr_3' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2 & icmp_ln17_3)> <Delay = 0.00>
ST_5 : Operation 55 [2/2] (0.79ns)   --->   "%shift_reg_load_3 = load i32* %shift_reg_addr_3, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 55 'load' 'shift_reg_load_3' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2 & icmp_ln17_3)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 6 <SV = 5> <Delay = 1.58>
ST_6 : Operation 56 [1/2] (0.79ns)   --->   "%shift_reg_load_3 = load i32* %shift_reg_addr_3, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 56 'load' 'shift_reg_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 57 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_3, i32* %shift_reg_addr_5, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br label %1" [fir11_sec2_8.cpp:17]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.79>
ST_7 : Operation 59 [1/1] (0.79ns)   --->   "store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16" [fir11_sec2_8.cpp:20]   --->   Operation 59 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 60 [1/1] (0.75ns)   --->   "br label %7" [fir11_sec2_8.cpp:24]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.75>

State 8 <SV = 6> <Delay = 1.35>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%acc_0 = phi i32 [ 0, %6 ], [ %acc, %8 ]"   --->   Operation 61 'phi' 'acc_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ 10, %6 ], [ %i, %8 ]"   --->   Operation 62 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i5 %i_1 to i32" [fir11_sec2_8.cpp:24]   --->   Operation 63 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_1, i32 4)" [fir11_sec2_8.cpp:24]   --->   Operation 64 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 65 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp, label %9, label %8" [fir11_sec2_8.cpp:24]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i32 %sext_ln24 to i64" [fir11_sec2_8.cpp:25]   --->   Operation 67 'zext' 'zext_ln25' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%shift_reg_addr_2 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln25" [fir11_sec2_8.cpp:25]   --->   Operation 68 'getelementptr' 'shift_reg_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 69 [2/2] (0.79ns)   --->   "%shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4" [fir11_sec2_8.cpp:25]   --->   Operation 69 'load' 'shift_reg_load_1' <Predicate = (!tmp)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%c1_addr = getelementptr [11 x i10]* @c1, i64 0, i64 %zext_ln25" [fir11_sec2_8.cpp:25]   --->   Operation 70 'getelementptr' 'c1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 71 [2/2] (1.35ns)   --->   "%c1_load = load i10* %c1_addr, align 2" [fir11_sec2_8.cpp:25]   --->   Operation 71 'load' 'c1_load' <Predicate = (!tmp)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>
ST_8 : Operation 72 [1/1] (0.87ns)   --->   "%i = add i5 %i_1, -1" [fir11_sec2_8.cpp:24]   --->   Operation 72 'add' 'i' <Predicate = (!tmp)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_0) nounwind" [fir11_sec2_8.cpp:27]   --->   Operation 73 'write' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "ret void" [fir11_sec2_8.cpp:29]   --->   Operation 74 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 6.43>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind" [fir11_sec2_8.cpp:24]   --->   Operation 75 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/2] (0.79ns)   --->   "%shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4" [fir11_sec2_8.cpp:25]   --->   Operation 76 'load' 'shift_reg_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 77 [1/2] (1.35ns)   --->   "%c1_load = load i10* %c1_addr, align 2" [fir11_sec2_8.cpp:25]   --->   Operation 77 'load' 'c1_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i10 %c1_load to i32" [fir11_sec2_8.cpp:25]   --->   Operation 78 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (3.88ns)   --->   "%mul_ln25 = mul nsw i32 %shift_reg_load_1, %sext_ln25" [fir11_sec2_8.cpp:25]   --->   Operation 79 'mul' 'mul_ln25' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (1.20ns)   --->   "%acc = add nsw i32 %mul_ln25, %acc_0" [fir11_sec2_8.cpp:25]   --->   Operation 80 'add' 'acc' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "br label %7" [fir11_sec2_8.cpp:24]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ c1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000]
x_read            (read             ) [ 0011111100]
br_ln17           (br               ) [ 0111111000]
i_0_0             (phi              ) [ 0011110000]
i_0_0_cast        (sext             ) [ 0001000000]
empty             (speclooptripcount) [ 0000000000]
icmp_ln17         (icmp             ) [ 0011111000]
br_ln17           (br               ) [ 0000000000]
add_ln18          (add              ) [ 0000000000]
zext_ln18         (zext             ) [ 0000000000]
shift_reg_addr    (getelementptr    ) [ 0001100000]
icmp_ln17_1       (icmp             ) [ 0001110000]
specloopname_ln17 (specloopname     ) [ 0000000000]
shift_reg_load    (load             ) [ 0000000000]
zext_ln18_1       (zext             ) [ 0000000000]
shift_reg_addr_1  (getelementptr    ) [ 0000000000]
store_ln18        (store            ) [ 0000000000]
br_ln17           (br               ) [ 0000000000]
add_ln18_1        (add              ) [ 0000000000]
sext_ln18         (sext             ) [ 0000000000]
zext_ln18_2       (zext             ) [ 0000000000]
shift_reg_addr_4  (getelementptr    ) [ 0010111000]
icmp_ln17_2       (icmp             ) [ 0010111000]
shift_reg_load_4  (load             ) [ 0000000000]
store_ln18        (store            ) [ 0000000000]
br_ln17           (br               ) [ 0000000000]
add_ln18_2        (add              ) [ 0000000000]
sext_ln18_1       (sext             ) [ 0000000000]
zext_ln18_3       (zext             ) [ 0000000000]
shift_reg_addr_5  (getelementptr    ) [ 0011011000]
trunc_ln18        (trunc            ) [ 0000000000]
add_ln18_4        (add              ) [ 0000000000]
shift_reg_load_2  (load             ) [ 0000000000]
store_ln18        (store            ) [ 0000000000]
icmp_ln17_3       (icmp             ) [ 0011111000]
br_ln17           (br               ) [ 0000000000]
add_ln18_3        (add              ) [ 0110001000]
sext_ln18_2       (sext             ) [ 0000000000]
zext_ln18_4       (zext             ) [ 0000000000]
shift_reg_addr_3  (getelementptr    ) [ 0000001000]
shift_reg_load_3  (load             ) [ 0000000000]
store_ln18        (store            ) [ 0000000000]
br_ln17           (br               ) [ 0111111000]
store_ln20        (store            ) [ 0000000000]
br_ln24           (br               ) [ 0000000111]
acc_0             (phi              ) [ 0000000011]
i_1               (phi              ) [ 0000000010]
sext_ln24         (sext             ) [ 0000000000]
tmp               (bitselect        ) [ 0000000011]
empty_2           (speclooptripcount) [ 0000000000]
br_ln24           (br               ) [ 0000000000]
zext_ln25         (zext             ) [ 0000000000]
shift_reg_addr_2  (getelementptr    ) [ 0000000001]
c1_addr           (getelementptr    ) [ 0000000001]
i                 (add              ) [ 0000000111]
write_ln27        (write            ) [ 0000000000]
ret_ln29          (ret              ) [ 0000000000]
specloopname_ln24 (specloopname     ) [ 0000000000]
shift_reg_load_1  (load             ) [ 0000000000]
c1_load           (load             ) [ 0000000000]
sext_ln25         (sext             ) [ 0000000000]
mul_ln25          (mul              ) [ 0000000000]
acc               (add              ) [ 0000000111]
br_ln24           (br               ) [ 0000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="x_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln27_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln27/8 "/>
</bind>
</comp>

<comp id="69" class="1004" name="shift_reg_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="5" slack="0"/>
<pin id="73" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="0" slack="0"/>
<pin id="98" dir="0" index="4" bw="4" slack="0"/>
<pin id="99" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="0"/>
<pin id="101" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="shift_reg_load/2 store_ln18/3 shift_reg_load_4/3 store_ln18/4 shift_reg_load_2/4 store_ln18/5 shift_reg_load_3/5 store_ln18/6 store_ln20/7 shift_reg_load_1/8 "/>
</bind>
</comp>

<comp id="82" class="1004" name="shift_reg_addr_1_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="shift_reg_addr_4_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_4/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="shift_reg_addr_5_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_5/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="shift_reg_addr_3_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_3/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="shift_reg_addr_2_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_2/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="c1_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c1_addr/8 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c1_load/8 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_0_0_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="1"/>
<pin id="145" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_0 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_0_0_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="5" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_0/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="acc_0_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_0 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="acc_0_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="32" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0/8 "/>
</bind>
</comp>

<comp id="168" class="1005" name="i_1_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="1"/>
<pin id="170" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_1_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_0_0_cast_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_0_0_cast/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln17_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln18_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln18_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln17_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln18_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="1"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln18_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="1"/>
<pin id="212" dir="0" index="1" bw="2" slack="0"/>
<pin id="213" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sext_ln18_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln18_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln17_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_2/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln18_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="0" index="1" bw="5" slack="2"/>
<pin id="234" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_2/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sext_ln18_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln18_3_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln18_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="3"/>
<pin id="248" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln18_4_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_4/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln17_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_3/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln18_3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="3"/>
<pin id="264" dir="0" index="1" bw="3" slack="0"/>
<pin id="265" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_3/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sext_ln18_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_2/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln18_4_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_4/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sext_ln24_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/8 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="5" slack="0"/>
<pin id="284" dir="0" index="2" bw="4" slack="0"/>
<pin id="285" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln25_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/8 "/>
</bind>
</comp>

<comp id="295" class="1004" name="i_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln25_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/9 "/>
</bind>
</comp>

<comp id="305" class="1004" name="mul_ln25_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="10" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25/9 "/>
</bind>
</comp>

<comp id="311" class="1004" name="acc_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="1"/>
<pin id="314" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/9 "/>
</bind>
</comp>

<comp id="317" class="1005" name="x_read_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="5"/>
<pin id="319" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="322" class="1005" name="i_0_0_cast_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0_0_cast "/>
</bind>
</comp>

<comp id="327" class="1005" name="icmp_ln17_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="3"/>
<pin id="329" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="331" class="1005" name="shift_reg_addr_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="1"/>
<pin id="333" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="337" class="1005" name="icmp_ln17_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17_1 "/>
</bind>
</comp>

<comp id="341" class="1005" name="shift_reg_addr_4_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="1"/>
<pin id="343" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr_4 "/>
</bind>
</comp>

<comp id="346" class="1005" name="icmp_ln17_2_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17_2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="shift_reg_addr_5_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="1"/>
<pin id="352" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr_5 "/>
</bind>
</comp>

<comp id="359" class="1005" name="add_ln18_3_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="1"/>
<pin id="361" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18_3 "/>
</bind>
</comp>

<comp id="364" class="1005" name="shift_reg_addr_3_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="1"/>
<pin id="366" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr_3 "/>
</bind>
</comp>

<comp id="372" class="1005" name="shift_reg_addr_2_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="1"/>
<pin id="374" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr_2 "/>
</bind>
</comp>

<comp id="377" class="1005" name="c1_addr_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="1"/>
<pin id="379" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c1_addr "/>
</bind>
</comp>

<comp id="382" class="1005" name="i_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="387" class="1005" name="acc_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="52" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="26" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="76" pin="3"/><net_sink comp="76" pin=1"/></net>

<net id="90"><net_src comp="82" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="91" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="103"><net_src comp="76" pin="7"/><net_sink comp="76" pin=4"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="112"><net_src comp="76" pin="3"/><net_sink comp="76" pin=4"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="147" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="159" pin="4"/><net_sink comp="62" pin=2"/></net>

<net id="167"><net_src comp="159" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="147" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="147" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="147" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="204"><net_src comp="189" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="206" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="214"><net_src comp="143" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="229"><net_src comp="210" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="143" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="249"><net_src comp="143" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="246" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="143" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="280"><net_src comp="172" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="172" pin="4"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="48" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="292"><net_src comp="277" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="299"><net_src comp="172" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="24" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="137" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="76" pin="7"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="301" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="155" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="56" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="325"><net_src comp="179" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="330"><net_src comp="183" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="69" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="340"><net_src comp="200" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="91" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="349"><net_src comp="225" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="104" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="362"><net_src comp="262" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="367"><net_src comp="113" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="375"><net_src comp="122" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="380"><net_src comp="130" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="385"><net_src comp="295" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="390"><net_src comp="311" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="159" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {8 }
	Port: shift_reg | {3 4 5 6 7 }
 - Input state : 
	Port: fir : x | {1 }
	Port: fir : shift_reg | {2 3 4 5 6 8 9 }
	Port: fir : c1 | {8 9 }
  - Chain level:
	State 1
	State 2
		i_0_0_cast : 1
		icmp_ln17 : 1
		br_ln17 : 2
		add_ln18 : 1
		zext_ln18 : 2
		shift_reg_addr : 3
		shift_reg_load : 4
		icmp_ln17_1 : 2
	State 3
		shift_reg_addr_1 : 1
		store_ln18 : 2
		sext_ln18 : 1
		zext_ln18_2 : 2
		shift_reg_addr_4 : 3
		shift_reg_load_4 : 4
		icmp_ln17_2 : 1
	State 4
		store_ln18 : 1
		sext_ln18_1 : 1
		zext_ln18_3 : 2
		shift_reg_addr_5 : 3
		shift_reg_load_2 : 4
	State 5
		add_ln18_4 : 1
		store_ln18 : 1
		icmp_ln17_3 : 2
		br_ln17 : 3
		sext_ln18_2 : 1
		zext_ln18_4 : 2
		shift_reg_addr_3 : 3
		shift_reg_load_3 : 4
	State 6
		store_ln18 : 1
	State 7
	State 8
		sext_ln24 : 1
		tmp : 1
		br_ln24 : 2
		zext_ln25 : 2
		shift_reg_addr_2 : 3
		shift_reg_load_1 : 4
		c1_addr : 3
		c1_load : 4
		i : 1
		write_ln27 : 1
	State 9
		sext_ln25 : 1
		mul_ln25 : 2
		acc : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln18_fu_189    |    0    |    0    |    15   |
|          |    add_ln18_1_fu_210   |    0    |    0    |    15   |
|          |    add_ln18_2_fu_231   |    0    |    0    |    15   |
|    add   |    add_ln18_4_fu_250   |    0    |    0    |    12   |
|          |    add_ln18_3_fu_262   |    0    |    0    |    15   |
|          |        i_fu_295        |    0    |    0    |    15   |
|          |       acc_fu_311       |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln17_fu_183    |    0    |    0    |    11   |
|   icmp   |   icmp_ln17_1_fu_200   |    0    |    0    |    11   |
|          |   icmp_ln17_2_fu_225   |    0    |    0    |    11   |
|          |   icmp_ln17_3_fu_256   |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln25_fu_305    |    2    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_56   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln27_write_fu_62 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    i_0_0_cast_fu_179   |    0    |    0    |    0    |
|          |    sext_ln18_fu_216    |    0    |    0    |    0    |
|   sext   |   sext_ln18_1_fu_237   |    0    |    0    |    0    |
|          |   sext_ln18_2_fu_268   |    0    |    0    |    0    |
|          |    sext_ln24_fu_277    |    0    |    0    |    0    |
|          |    sext_ln25_fu_301    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln18_fu_195    |    0    |    0    |    0    |
|          |   zext_ln18_1_fu_206   |    0    |    0    |    0    |
|   zext   |   zext_ln18_2_fu_220   |    0    |    0    |    0    |
|          |   zext_ln18_3_fu_241   |    0    |    0    |    0    |
|          |   zext_ln18_4_fu_272   |    0    |    0    |    0    |
|          |    zext_ln25_fu_289    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln18_fu_246   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|       tmp_fu_281       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |    0    |   188   |
|----------|------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|    c1   |    0   |   10   |    2   |    -   |
|shift_reg|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    2   |   10   |    2   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      acc_0_reg_155     |   32   |
|       acc_reg_387      |   32   |
|   add_ln18_3_reg_359   |    5   |
|     c1_addr_reg_377    |    4   |
|   i_0_0_cast_reg_322   |   32   |
|      i_0_0_reg_143     |    5   |
|       i_1_reg_168      |    5   |
|        i_reg_382       |    5   |
|   icmp_ln17_1_reg_337  |    1   |
|   icmp_ln17_2_reg_346  |    1   |
|    icmp_ln17_reg_327   |    1   |
|shift_reg_addr_2_reg_372|    4   |
|shift_reg_addr_3_reg_364|    4   |
|shift_reg_addr_4_reg_341|    4   |
|shift_reg_addr_5_reg_350|    4   |
| shift_reg_addr_reg_331 |    4   |
|     x_read_reg_317     |   32   |
+------------------------+--------+
|          Total         |   175  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_76 |  p0  |   8  |   4  |   32   ||    41   |
|  grp_access_fu_76 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_76 |  p2  |   6  |   0  |    0   ||    33   |
|  grp_access_fu_76 |  p4  |   2  |   4  |    8   ||    9    |
| grp_access_fu_137 |  p0  |   2  |   4  |    8   ||    9    |
|   i_0_0_reg_143   |  p0  |   2  |   5  |   10   ||    9    |
|   acc_0_reg_155   |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   186  ||  8.476  ||   119   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   188  |    -   |
|   Memory  |    2   |    -   |    -   |   10   |    2   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   119  |    -   |
|  Register |    -   |    -   |    -   |   175  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    2   |    8   |   185  |   309  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
