{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1465228243447 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de2_cyclone2 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"de2_cyclone2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1465228243552 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465228243628 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465228243629 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cmv_controller:inst\|altpll0:inst1\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"cmv_controller:inst\|altpll0:inst1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cmv_controller:inst\|altpll0:inst1\|altpll:altpll_component\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for cmv_controller:inst\|altpll0:inst1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 855 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1465228244467 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cmv_controller:inst\|altpll0:inst1\|altpll:altpll_component\|_clk1 1 1 -3 -139 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -3 degrees (-139 ps) for cmv_controller:inst\|altpll0:inst1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 856 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1465228244467 ""}  } { { "altpll.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 855 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1465228244467 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_MULTIPLE_INPUT_COMPENSATE_SET" "cmv_controller:inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll " "Several inputs fed by the compensated output clock of PLL \"cmv_controller:inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll OUTCTR " "Input \"OUTCTR\" that is fed by the compensated output clock of PLL \"cmv_controller:inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 144 80 248 160 "OUTCTR" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 525 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 40 264 552 328 "inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465228244470 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll OUT1 " "Input \"OUT1\" that is fed by the compensated output clock of PLL \"cmv_controller:inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 112 -288 -120 128 "OUT1" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 525 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 40 264 552 328 "inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465228244470 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll OUT9 " "Input \"OUT9\" that is fed by the compensated output clock of PLL \"cmv_controller:inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 128 -288 -120 144 "OUT9" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 525 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 40 264 552 328 "inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465228244470 ""}  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 525 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 841 9224 9983 0}  }  } }  } 0 15577 "Several inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as compensated input" 0 0 "Fitter" 0 -1 1465228244470 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cmv_controller:inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll Cyclone II PLL " "Implemented PLL \"cmv_controller:inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cmv_controller:inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|fast_clock 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for cmv_controller:inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|fast_clock port" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 525 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 841 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1465228244477 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cmv_controller:inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for cmv_controller:inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 518 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 836 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1465228244477 ""}  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 525 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 841 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1465228244477 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1465228246257 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465228248118 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465228248118 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1465228248118 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 9566 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465228248234 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 9567 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465228248234 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 9568 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465228248234 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1465228248234 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1465228248351 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "cmv_controller:inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|ddio_in_nega_0 LVDS " "Input pin cmv_controller:inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|ddio_in_nega_0 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUTCTR(n) } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUTCTR(n)" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 561 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUTCTR(n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 550 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1465228248701 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "cmv_controller:inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|ddio_in_nega_9 LVDS " "Input pin cmv_controller:inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|ddio_in_nega_9 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT1(n) } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT1(n)" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 903 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT1(n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 548 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1465228248701 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "cmv_controller:inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|ddio_in_nega_1 LVDS " "Input pin cmv_controller:inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|ddio_in_nega_1 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT9(n) } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT9(n)" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 599 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT9(n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 549 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1465228248701 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "UART_TXD 5 3.3-V LVTTL LVDS " "Pin UART_TXD is incompatible with I/O bank 5.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard LVDS." {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART_TXD } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 64 568 753 80 "UART_TXD" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1465228248924 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "SYS_RES_N 5 3.3-V LVTTL LVDS " "Pin SYS_RES_N is incompatible with I/O bank 5.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard LVDS." {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SYS_RES_N } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SYS_RES_N" } } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 48 568 744 64 "SYS_RES_N" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYS_RES_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1465228248924 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "CLK_IN 5 3.3-V LVTTL LVDS " "Pin CLK_IN is incompatible with I/O bank 5.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard LVDS." {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK_IN } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_IN" } } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 32 568 744 48 "CLK_IN" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1465228248924 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "SPI_IN 5 3.3-V LVTTL LVDS " "Pin SPI_IN is incompatible with I/O bank 5.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard LVDS." {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_IN } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_IN" } } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 240 568 744 256 "SPI_IN" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1465228248925 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "SPI_CLK 5 3.3-V LVTTL LVDS " "Pin SPI_CLK is incompatible with I/O bank 5.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard LVDS." {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_CLK } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_CLK" } } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 256 568 744 272 "SPI_CLK" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1465228248925 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "SPI_EN 5 3.3-V LVTTL LVDS " "Pin SPI_EN is incompatible with I/O bank 5.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard LVDS." {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_EN } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_EN" } } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 288 648 824 304 "SPI_EN" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1465228248925 ""}
{ "Error" "EFIOMGR_IO_CLOSE_TO_LVDS" "KEY\[0\] G26 342 OUT9(n) J24 338 4 pads " "Pad 342 of non-differential I/O pin 'KEY\[0\]' in pin location G26 is too close to pad 338 of differential I/O pin 'OUT9(n)' in pin location J24  --  pads must be separated by a minimum of 4 pads. Use the Pad View of Pin Planner to debug." {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } { 0 "OUT9(n)" } } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 80 80 248 96 "KEY" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 235 9224 9983 0} { 0 { 0 ""} 0 549 9224 9983 0}  }  } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT9(n) } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 599 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT9(n) } "NODE_NAME" } }  } 0 169079 "Pad %3!d! of non-differential I/O pin '%1!s!' in pin location %2!s! is too close to pad %6!d! of differential I/O pin '%4!s!' in pin location %5!s!  --  pads must be separated by a minimum of %7!d! %8!s!. Use the Pad View of Pin Planner to debug." 0 0 "Fitter" 0 -1 1465228248925 ""}
{ "Error" "EFIOMGR_IO_CLOSE_TO_LVDS" "KEY\[0\] G26 342 OUT9 J23 339 4 pads " "Pad 342 of non-differential I/O pin 'KEY\[0\]' in pin location G26 is too close to pad 339 of differential I/O pin 'OUT9' in pin location J23  --  pads must be separated by a minimum of 4 pads. Use the Pad View of Pin Planner to debug." {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } { 0 "OUT9" } } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 80 80 248 96 "KEY" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 235 9224 9983 0} { 0 { 0 ""} 0 271 9224 9983 0}  }  } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT9 } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 1246 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT9 } "NODE_NAME" } }  } 0 169079 "Pad %3!d! of non-differential I/O pin '%1!s!' in pin location %2!s! is too close to pad %6!d! of differential I/O pin '%4!s!' in pin location %5!s!  --  pads must be separated by a minimum of %7!d! %8!s!. Use the Pad View of Pin Planner to debug." 0 0 "Fitter" 0 -1 1465228248925 ""}
{ "Error" "EFIOMGR_IO_CLOSE_TO_LVDS" "KEY\[0\] G26 342 OUTCTR(n) H24 340 4 pads " "Pad 342 of non-differential I/O pin 'KEY\[0\]' in pin location G26 is too close to pad 340 of differential I/O pin 'OUTCTR(n)' in pin location H24  --  pads must be separated by a minimum of 4 pads. Use the Pad View of Pin Planner to debug." {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } { 0 "OUTCTR(n)" } } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 80 80 248 96 "KEY" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 235 9224 9983 0} { 0 { 0 ""} 0 550 9224 9983 0}  }  } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUTCTR(n) } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 561 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUTCTR(n) } "NODE_NAME" } }  } 0 169079 "Pad %3!d! of non-differential I/O pin '%1!s!' in pin location %2!s! is too close to pad %6!d! of differential I/O pin '%4!s!' in pin location %5!s!  --  pads must be separated by a minimum of %7!d! %8!s!. Use the Pad View of Pin Planner to debug." 0 0 "Fitter" 0 -1 1465228248926 ""}
{ "Error" "EFIOMGR_IO_CLOSE_TO_LVDS" "KEY\[0\] G26 342 OUTCTR H23 341 4 pads " "Pad 342 of non-differential I/O pin 'KEY\[0\]' in pin location G26 is too close to pad 341 of differential I/O pin 'OUTCTR' in pin location H23  --  pads must be separated by a minimum of 4 pads. Use the Pad View of Pin Planner to debug." {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } { 0 "OUTCTR" } } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 80 80 248 96 "KEY" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 235 9224 9983 0} { 0 { 0 ""} 0 267 9224 9983 0}  }  } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUTCTR } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 1209 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUTCTR } "NODE_NAME" } }  } 0 169079 "Pad %3!d! of non-differential I/O pin '%1!s!' in pin location %2!s! is too close to pad %6!d! of differential I/O pin '%4!s!' in pin location %5!s!  --  pads must be separated by a minimum of %7!d! %8!s!. Use the Pad View of Pin Planner to debug." 0 0 "Fitter" 0 -1 1465228248926 ""}
{ "Error" "EFIOMGR_IO_CLOSE_TO_LVDS" "KEY\[0\] G26 342 OUT1(n) G24 345 4 pads " "Pad 342 of non-differential I/O pin 'KEY\[0\]' in pin location G26 is too close to pad 345 of differential I/O pin 'OUT1(n)' in pin location G24  --  pads must be separated by a minimum of 4 pads. Use the Pad View of Pin Planner to debug." {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } { 0 "OUT1(n)" } } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 80 80 248 96 "KEY" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 235 9224 9983 0} { 0 { 0 ""} 0 548 9224 9983 0}  }  } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT1(n) } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 903 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT1(n) } "NODE_NAME" } }  } 0 169079 "Pad %3!d! of non-differential I/O pin '%1!s!' in pin location %2!s! is too close to pad %6!d! of differential I/O pin '%4!s!' in pin location %5!s!  --  pads must be separated by a minimum of %7!d! %8!s!. Use the Pad View of Pin Planner to debug." 0 0 "Fitter" 0 -1 1465228248926 ""}
{ "Error" "EFIOMGR_IO_CLOSE_TO_LVDS" "KEY\[0\] G26 342 OUT1 G23 346 4 pads " "Pad 342 of non-differential I/O pin 'KEY\[0\]' in pin location G26 is too close to pad 346 of differential I/O pin 'OUT1' in pin location G23  --  pads must be separated by a minimum of 4 pads. Use the Pad View of Pin Planner to debug." {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } { 0 "OUT1" } } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 80 80 248 96 "KEY" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 235 9224 9983 0} { 0 { 0 ""} 0 270 9224 9983 0}  }  } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT1 } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 1542 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT1 } "NODE_NAME" } }  } 0 169079 "Pad %3!d! of non-differential I/O pin '%1!s!' in pin location %2!s! is too close to pad %6!d! of differential I/O pin '%4!s!' in pin location %5!s!  --  pads must be separated by a minimum of %7!d! %8!s!. Use the Pad View of Pin Planner to debug." 0 0 "Fitter" 0 -1 1465228248926 ""}
{ "Error" "EFIOMGR_IO_CLOSE_TO_LVDS" "SPI_OUT J20 351 LVDS_CLK(n) P18 347 4 pads " "Pad 351 of non-differential I/O pin 'SPI_OUT' in pin location J20 is too close to pad 347 of differential I/O pin 'LVDS_CLK(n)' in pin location P18  --  pads must be separated by a minimum of 4 pads. Use the Pad View of Pin Planner to debug." {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_OUT } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_OUT" } { 0 "LVDS_CLK(n)" } } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 192 80 248 208 "SPI_OUT" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_OUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 269 9224 9983 0} { 0 { 0 ""} 0 515 9224 9983 0}  }  } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CLK(n) } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CLK(n) } "NODE_NAME" } }  } 0 169079 "Pad %3!d! of non-differential I/O pin '%1!s!' in pin location %2!s! is too close to pad %6!d! of differential I/O pin '%4!s!' in pin location %5!s!  --  pads must be separated by a minimum of %7!d! %8!s!. Use the Pad View of Pin Planner to debug." 0 0 "Fitter" 0 -1 1465228248927 ""}
{ "Error" "EFIOMGR_IO_CLOSE_TO_LVDS" "SPI_OUT J20 351 LVDS_CLK N18 348 4 pads " "Pad 351 of non-differential I/O pin 'SPI_OUT' in pin location J20 is too close to pad 348 of differential I/O pin 'LVDS_CLK' in pin location N18  --  pads must be separated by a minimum of 4 pads. Use the Pad View of Pin Planner to debug." {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_OUT } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_OUT" } { 0 "LVDS_CLK" } } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 192 80 248 208 "SPI_OUT" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_OUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 269 9224 9983 0} { 0 { 0 ""} 0 266 9224 9983 0}  }  } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CLK } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 128 80 248 144 "LVDS_CLK" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CLK } "NODE_NAME" } }  } 0 169079 "Pad %3!d! of non-differential I/O pin '%1!s!' in pin location %2!s! is too close to pad %6!d! of differential I/O pin '%4!s!' in pin location %5!s!  --  pads must be separated by a minimum of %7!d! %8!s!. Use the Pad View of Pin Planner to debug." 0 0 "Fitter" 0 -1 1465228248927 ""}
{ "Error" "EFIOMGR_IO_CLOSE_TO_LVDS" "SPI_OUT J20 351 OUT1 G23 346 4 pads " "Pad 351 of non-differential I/O pin 'SPI_OUT' in pin location J20 is too close to pad 346 of differential I/O pin 'OUT1' in pin location G23  --  pads must be separated by a minimum of 4 pads. Use the Pad View of Pin Planner to debug." {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_OUT } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_OUT" } { 0 "OUT1" } } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 192 80 248 208 "SPI_OUT" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_OUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 269 9224 9983 0} { 0 { 0 ""} 0 270 9224 9983 0}  }  } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT1 } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 1542 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT1 } "NODE_NAME" } }  } 0 169079 "Pad %3!d! of non-differential I/O pin '%1!s!' in pin location %2!s! is too close to pad %6!d! of differential I/O pin '%4!s!' in pin location %5!s!  --  pads must be separated by a minimum of %7!d! %8!s!. Use the Pad View of Pin Planner to debug." 0 0 "Fitter" 0 -1 1465228248927 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465228248929 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1465228250826 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1465228250845 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SYS_RES_N GND " "Pin SYS_RES_N has GND driving its datain port" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SYS_RES_N } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SYS_RES_N" } } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 48 568 744 64 "SYS_RES_N" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYS_RES_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1465228250849 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CLK_IN GND " "Pin CLK_IN has GND driving its datain port" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK_IN } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_IN" } } } } { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 32 568 744 48 "CLK_IN" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1465228250849 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1465228250849 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1465228250850 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 16 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 16 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465228251671 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 06 17:50:51 2016 " "Processing ended: Mon Jun 06 17:50:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465228251671 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465228251671 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465228251671 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1465228251671 ""}
