

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_380_1'
================================================================
* Date:           Sun Oct 12 10:45:56 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32774|    32774|  0.328 ms|  0.328 ms|  32774|  32774|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_380_1  |    32772|    32772|         6|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      38|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     203|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     203|     106|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln380_fu_93_p2   |         +|   0|  0|  23|          16|           1|
    |icmp_ln380_fu_87_p2  |      icmp|   0|  0|  13|          16|          17|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  38|          33|          20|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_10    |   9|          2|   16|         32|
    |i_fu_32                  |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   34|         68|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_19_cast_reg_121                 |  16|   0|   64|         48|
    |i_fu_32                           |  16|   0|   16|          0|
    |mul_i_reg_146                     |  32|   0|   32|          0|
    |x_load_reg_136                    |  32|   0|   32|          0|
    |y_load_reg_141                    |  32|   0|   32|          0|
    |i_19_cast_reg_121                 |  64|  32|   64|         48|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 203|  32|  251|         96|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_380_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_380_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_380_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_380_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_380_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_380_1|  return value|
|grp_fu_466_p_din0   |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_380_1|  return value|
|grp_fu_466_p_din1   |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_380_1|  return value|
|grp_fu_466_p_dout0  |   in|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_380_1|  return value|
|grp_fu_466_p_ce     |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_380_1|  return value|
|x_address0          |  out|   15|   ap_memory|                                                 x|         array|
|x_ce0               |  out|    1|   ap_memory|                                                 x|         array|
|x_q0                |   in|   32|   ap_memory|                                                 x|         array|
|y_address0          |  out|   15|   ap_memory|                                                 y|         array|
|y_ce0               |  out|    1|   ap_memory|                                                 y|         array|
|y_q0                |   in|   32|   ap_memory|                                                 y|         array|
|x_mask_address0     |  out|   15|   ap_memory|                                            x_mask|         array|
|x_mask_ce0          |  out|    1|   ap_memory|                                            x_mask|         array|
|x_mask_we0          |  out|    1|   ap_memory|                                            x_mask|         array|
|x_mask_d0           |  out|   32|   ap_memory|                                            x_mask|         array|
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i58"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_10 = load i16 %i" [activation_accelerator.cpp:380]   --->   Operation 12 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.10ns)   --->   "%icmp_ln380 = icmp_eq  i16 %i_10, i16 32768" [activation_accelerator.cpp:380]   --->   Operation 14 'icmp' 'icmp_ln380' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.85ns)   --->   "%add_ln380 = add i16 %i_10, i16 1" [activation_accelerator.cpp:380]   --->   Operation 16 'add' 'add_ln380' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln380 = br i1 %icmp_ln380, void %for.inc.i58.split, void %for.end.i.exitStub" [activation_accelerator.cpp:380]   --->   Operation 17 'br' 'br_ln380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_19_cast = zext i16 %i_10" [activation_accelerator.cpp:380]   --->   Operation 18 'zext' 'i_19_cast' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %i_19_cast" [activation_accelerator.cpp:380]   --->   Operation 19 'getelementptr' 'x_addr' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.23ns)   --->   "%x_load = load i15 %x_addr" [activation_accelerator.cpp:380]   --->   Operation 20 'load' 'x_load' <Predicate = (!icmp_ln380)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %i_19_cast" [activation_accelerator.cpp:380]   --->   Operation 21 'getelementptr' 'y_addr' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%y_load = load i15 %y_addr" [activation_accelerator.cpp:380]   --->   Operation 22 'load' 'y_load' <Predicate = (!icmp_ln380)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln380 = store i16 %add_ln380, i16 %i" [activation_accelerator.cpp:380]   --->   Operation 23 'store' 'store_ln380' <Predicate = (!icmp_ln380)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 24 [1/2] (1.23ns)   --->   "%x_load = load i15 %x_addr" [activation_accelerator.cpp:380]   --->   Operation 24 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_2 : Operation 25 [1/2] (1.23ns)   --->   "%y_load = load i15 %y_addr" [activation_accelerator.cpp:380]   --->   Operation 25 'load' 'y_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 26 [3/3] (7.01ns)   --->   "%mul_i = fmul i32 %x_load, i32 %y_load" [activation_accelerator.cpp:380]   --->   Operation 26 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 27 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %x_load, i32 %y_load" [activation_accelerator.cpp:380]   --->   Operation 27 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 28 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %x_load, i32 %y_load" [activation_accelerator.cpp:380]   --->   Operation 28 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln380)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln380 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [activation_accelerator.cpp:380]   --->   Operation 29 'specloopname' 'specloopname_ln380' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%x_mask_addr = getelementptr i32 %x_mask, i64 0, i64 %i_19_cast" [activation_accelerator.cpp:380]   --->   Operation 30 'getelementptr' 'x_mask_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (1.23ns)   --->   "%store_ln380 = store i32 %mul_i, i15 %x_mask_addr" [activation_accelerator.cpp:380]   --->   Operation 31 'store' 'store_ln380' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln380 = br void %for.inc.i58" [activation_accelerator.cpp:380]   --->   Operation 32 'br' 'br_ln380' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_mask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 0100000]
store_ln0          (store            ) [ 0000000]
br_ln0             (br               ) [ 0000000]
i_10               (load             ) [ 0000000]
specpipeline_ln0   (specpipeline     ) [ 0000000]
icmp_ln380         (icmp             ) [ 0111110]
empty              (speclooptripcount) [ 0000000]
add_ln380          (add              ) [ 0000000]
br_ln380           (br               ) [ 0000000]
i_19_cast          (zext             ) [ 0111111]
x_addr             (getelementptr    ) [ 0110000]
y_addr             (getelementptr    ) [ 0110000]
store_ln380        (store            ) [ 0000000]
x_load             (load             ) [ 0101110]
y_load             (load             ) [ 0101110]
mul_i              (fmul             ) [ 0100001]
specloopname_ln380 (specloopname     ) [ 0000000]
x_mask_addr        (getelementptr    ) [ 0000000]
store_ln380        (store            ) [ 0000000]
br_ln380           (br               ) [ 0000000]
ret_ln0            (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_mask">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_mask"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="i_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="x_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="16" slack="0"/>
<pin id="40" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="15" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="y_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="16" slack="0"/>
<pin id="53" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="15" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="x_mask_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="16" slack="5"/>
<pin id="66" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_mask_addr/6 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln380_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="15" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="1"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln380/6 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="0" index="1" bw="32" slack="1"/>
<pin id="78" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln0_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_10_load_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="icmp_ln380_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="16" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln380/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="add_ln380_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln380/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_19_cast_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_19_cast/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln380_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln380/1 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="117" class="1005" name="icmp_ln380_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="4"/>
<pin id="119" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln380 "/>
</bind>
</comp>

<comp id="121" class="1005" name="i_19_cast_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="5"/>
<pin id="123" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="i_19_cast "/>
</bind>
</comp>

<comp id="126" class="1005" name="x_addr_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="15" slack="1"/>
<pin id="128" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="131" class="1005" name="y_addr_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="15" slack="1"/>
<pin id="133" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="136" class="1005" name="x_load_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="141" class="1005" name="y_load_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_load "/>
</bind>
</comp>

<comp id="146" class="1005" name="mul_i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="26" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="26" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="84" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="84" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="84" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="104"><net_src comp="99" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="109"><net_src comp="93" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="32" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="116"><net_src comp="110" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="120"><net_src comp="87" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="99" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="129"><net_src comp="36" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="134"><net_src comp="49" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="139"><net_src comp="43" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="144"><net_src comp="56" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="149"><net_src comp="75" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="69" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_mask | {6 }
 - Input state : 
	Port: activation_accelerator_Pipeline_VITIS_LOOP_380_1 : x | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_380_1 : y | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_10 : 1
		icmp_ln380 : 2
		add_ln380 : 2
		br_ln380 : 3
		i_19_cast : 2
		x_addr : 3
		x_load : 4
		y_addr : 3
		y_load : 4
		store_ln380 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
		store_ln380 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |   DSP   |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   fmul   |     grp_fu_75    |    3    |   128   |   135   |
|----------|------------------|---------|---------|---------|
|    add   |  add_ln380_fu_93 |    0    |    0    |    23   |
|----------|------------------|---------|---------|---------|
|   icmp   | icmp_ln380_fu_87 |    0    |    0    |    13   |
|----------|------------------|---------|---------|---------|
|   zext   |  i_19_cast_fu_99 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    3    |   128   |   171   |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| i_19_cast_reg_121|   64   |
|     i_reg_110    |   16   |
|icmp_ln380_reg_117|    1   |
|   mul_i_reg_146  |   32   |
|  x_addr_reg_126  |   15   |
|  x_load_reg_136  |   32   |
|  y_addr_reg_131  |   15   |
|  y_load_reg_141  |   32   |
+------------------+--------+
|       Total      |   207  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_56 |  p0  |   2  |  15  |   30   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   60   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   128  |   171  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   207  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   335  |   189  |
+-----------+--------+--------+--------+--------+
