$date
	Sat Mar 23 18:14:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! Direction $end
$var reg 1 " CLK $end
$var reg 1 # LeftMic $end
$var reg 1 $ RightMic $end
$scope module UUT $end
$var wire 1 " CLK $end
$var wire 1 # LeftMic $end
$var wire 1 $ RightMic $end
$var wire 1 % W1 $end
$var wire 1 ! Direction $end
$var reg 1 & LMic $end
$var reg 1 ' RMic $end
$scope module U0 $end
$var wire 1 & CLK $end
$var wire 1 ' D $end
$var reg 1 % Q $end
$upscope $end
$scope module U1 $end
$var wire 1 " CLK $end
$var wire 1 % D $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
0&
0%
1$
0#
1"
0!
$end
#1
1%
1&
1#
0"
#2
1!
1"
#3
0"
#4
0'
1"
0$
#5
0&
0"
0#
#6
1"
#7
0"
#8
1'
1"
1$
#9
1&
0"
1#
#10
1"
#11
0"
#12
0'
1"
0$
#13
0&
0"
0#
#14
1"
#15
0"
#16
1'
1"
1$
#17
1&
0"
1#
#18
1"
#19
0"
#20
0'
1"
0$
#21
0&
0"
0#
#22
1"
#23
0"
#24
1'
1"
1$
#25
1&
0"
1#
#26
1"
#27
0"
#28
0'
1"
0$
#29
0&
0"
0#
#30
1"
#31
0"
#32
1'
1"
1$
#33
1&
0"
1#
#34
1"
#35
0"
#36
0'
1"
0$
#37
0&
0"
0#
#38
1"
#39
0"
#40
1'
1"
1$
#41
1&
0"
1#
#42
1"
#43
0"
#44
0'
1"
0$
#45
0"
#46
1"
#47
0&
0"
0#
#48
1'
1"
1$
#49
0"
#50
1"
#51
1&
0"
1#
#52
0'
1"
0$
#53
0"
#54
1"
#55
0&
0"
0#
#56
1'
1"
1$
#57
0"
#58
1"
#59
1&
0"
1#
#60
0'
1"
0$
#61
0"
#62
1"
#63
0&
0"
0#
#64
1'
1"
1$
#65
0"
#66
1"
#67
1&
0"
1#
#68
0'
1"
0$
#69
0"
#70
1"
#71
0&
0"
0#
#72
1'
1"
1$
#73
0"
#74
1"
#75
0"
#76
0'
1"
0$
#77
0"
#78
1"
#79
0%
1&
0"
1#
#80
0!
1'
1"
1$
#81
0"
#82
1"
#83
0&
0"
0#
#84
0'
1"
0$
#85
0"
#86
1"
#87
1&
0"
1#
#88
1'
1"
1$
#89
0"
#90
1"
#91
0&
0"
0#
#92
0'
1"
0$
#93
0"
#94
1"
#95
1&
0"
1#
#96
1'
1"
1$
#97
0"
#98
1"
#99
0&
0"
0#
#100
0'
1"
0$
#101
0"
#102
1"
#103
1&
0"
1#
#104
1'
1"
1$
#105
0"
#106
1"
#107
0&
0"
0#
#108
0'
1"
0$
#109
0"
#110
1"
#111
1&
0"
1#
#112
1'
1"
1$
#113
0"
#114
1"
#115
0&
0"
0#
#116
0'
1"
0$
#117
0"
#118
1"
#119
1&
0"
1#
#120
1'
1"
1$
#121
0"
#122
1"
#123
0&
0"
0#
