

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s'
================================================================
* Date:           Wed Jul 19 12:18:45 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.282 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.564 ns|  10.564 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.28>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 4 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 5 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 6 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read111 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 7 'read' 'p_read111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 8 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i8 %p_read_13"   --->   Operation 9 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (5.28ns)   --->   "%mul_ln717 = mul i12 %zext_ln717, i12 11"   --->   Operation 10 'mul' 'mul_ln717' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717, i32 3, i32 11"   --->   Operation 11 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln1171_10 = zext i8 %p_read_12"   --->   Operation 12 'zext' 'zext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (5.28ns)   --->   "%mul_ln1171_2 = mul i15 %zext_ln1171_10, i15 100"   --->   Operation 13 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln1171_1 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_2, i32 3, i32 14"   --->   Operation 14 'partselect' 'trunc_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_V_3 = zext i8 %p_read_11"   --->   Operation 15 'zext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln1171_13 = zext i8 %p_read_11"   --->   Operation 16 'zext' 'zext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (5.28ns)   --->   "%mul_ln1171_3 = mul i16 %r_V_3, i16 65437"   --->   Operation 17 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_3, i32 3, i32 15"   --->   Operation 18 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (5.28ns)   --->   "%mul_ln1171_4 = mul i14 %zext_ln1171_13, i14 44"   --->   Operation 19 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln717_s = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_4, i32 3, i32 13"   --->   Operation 20 'partselect' 'lshr_ln717_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_V_4 = zext i8 %p_read_10"   --->   Operation 21 'zext' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1171_14 = zext i8 %p_read_10"   --->   Operation 22 'zext' 'zext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (5.28ns)   --->   "%mul_ln1171_5 = mul i16 %r_V_4, i16 65469"   --->   Operation 23 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln717_2 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_5, i32 3, i32 15"   --->   Operation 24 'partselect' 'trunc_ln717_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln1171_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_10, i5 0"   --->   Operation 25 'bitconcatenate' 'shl_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1171_15 = zext i13 %shl_ln1171_8"   --->   Operation 26 'zext' 'zext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.53ns)   --->   "%sub_ln1171_1 = sub i14 0, i14 %zext_ln1171_15"   --->   Operation 27 'sub' 'sub_ln1171_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i14 %sub_ln1171_1"   --->   Operation 28 'sext' 'sext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.52ns)   --->   "%sub_ln1171_2 = sub i15 %sext_ln1171_4, i15 %zext_ln1171_14"   --->   Operation 29 'sub' 'sub_ln1171_2' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln717_3 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_2, i32 3, i32 14"   --->   Operation 30 'partselect' 'trunc_ln717_3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.28>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %p_read_13"   --->   Operation 31 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln717_1 = zext i9 %lshr_ln"   --->   Operation 32 'zext' 'zext_ln717_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (5.28ns)   --->   "%mul_ln1171 = mul i14 %zext_ln1171, i14 59"   --->   Operation 33 'mul' 'mul_ln1171' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%lshr_ln717_8 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171, i32 3, i32 13"   --->   Operation 34 'partselect' 'lshr_ln717_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1171_6 = zext i8 %p_read111"   --->   Operation 35 'zext' 'zext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read111, i6 0"   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1171_7 = zext i14 %shl_ln"   --->   Operation 37 'zext' 'zext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln1171_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read111, i2 0"   --->   Operation 38 'bitconcatenate' 'shl_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1171_8 = zext i10 %shl_ln1171_5"   --->   Operation 39 'zext' 'zext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.52ns)   --->   "%add_ln1171 = add i15 %zext_ln1171_7, i15 %zext_ln1171_8"   --->   Operation 40 'add' 'add_ln1171' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171, i32 3, i32 14"   --->   Operation 41 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1171_9 = zext i12 %trunc_ln"   --->   Operation 42 'zext' 'zext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (5.28ns)   --->   "%mul_ln1171_1 = mul i15 %zext_ln1171_6, i15 32722"   --->   Operation 43 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_1, i32 3, i32 14"   --->   Operation 44 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln1171_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_12, i5 0"   --->   Operation 45 'bitconcatenate' 'shl_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1171_11 = zext i13 %shl_ln1171_6"   --->   Operation 46 'zext' 'zext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln1171_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_12, i3 0"   --->   Operation 47 'bitconcatenate' 'shl_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1171_12 = zext i11 %shl_ln1171_7"   --->   Operation 48 'zext' 'zext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.53ns)   --->   "%sub_ln1171 = sub i14 %zext_ln1171_12, i14 %zext_ln1171_11"   --->   Operation 49 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171, i32 3, i32 13"   --->   Operation 50 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln717_cast = sext i11 %trunc_ln717_s"   --->   Operation 51 'sext' 'trunc_ln717_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i13 %trunc_ln717_1"   --->   Operation 52 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%lshr_ln717_cast = zext i11 %lshr_ln717_s"   --->   Operation 53 'zext' 'lshr_ln717_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i13 %trunc_ln717_2"   --->   Operation 54 'sext' 'sext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i12 %trunc_ln717_3"   --->   Operation 55 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.53ns)   --->   "%add_ln712 = add i14 %sext_ln1171, i14 %sext_ln1171_3"   --->   Operation 56 'add' 'add_ln712' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.54ns)   --->   "%add_ln712_2 = add i12 %zext_ln717_1, i12 %trunc_ln1171_1"   --->   Operation 57 'add' 'add_ln712_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i12 %add_ln712_2"   --->   Operation 58 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.54ns)   --->   "%add_ln712_3 = add i13 %zext_ln712, i13 %zext_ln1171_9"   --->   Operation 59 'add' 'add_ln712_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.54ns)   --->   "%add_ln712_6 = add i13 %sext_ln712, i13 %lshr_ln717_cast"   --->   Operation 60 'add' 'add_ln712_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln712_5 = sext i13 %add_ln712_6"   --->   Operation 61 'sext' 'sext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.53ns)   --->   "%add_ln712_7 = add i14 %sext_ln712_5, i14 %trunc_ln717_cast"   --->   Operation 62 'add' 'add_ln712_7' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 64 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1171_16 = zext i11 %lshr_ln717_8"   --->   Operation 65 'zext' 'zext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i12 %trunc_ln6"   --->   Operation 66 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i14 %add_ln712"   --->   Operation 67 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i13 %add_ln712_3"   --->   Operation 68 'zext' 'zext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.52ns)   --->   "%add_ln712_4 = add i15 %zext_ln712_1, i15 %sext_ln712_2"   --->   Operation 69 'add' 'add_ln712_4' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i15 %add_ln712_4"   --->   Operation 70 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.54ns)   --->   "%add_ln712_5 = add i13 %sext_ln1171_5, i13 %zext_ln1171_16"   --->   Operation 71 'add' 'add_ln712_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i13 %add_ln712_5"   --->   Operation 72 'sext' 'sext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln712_6 = sext i14 %add_ln712_7"   --->   Operation 73 'sext' 'sext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.52ns)   --->   "%add_ln712_8 = add i15 %sext_ln712_6, i15 %sext_ln712_4"   --->   Operation 74 'add' 'add_ln712_8' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%add_ln712_8_cast = sext i15 %add_ln712_8"   --->   Operation 75 'sext' 'add_ln712_8_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%newret = insertvalue i32 <undef>, i16 %sext_ln712_3"   --->   Operation 76 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i32 %newret, i16 %add_ln712_8_cast"   --->   Operation 77 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln712 = ret i32 %newret2"   --->   Operation 78 'ret' 'ret_ln712' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_10              (read             ) [ 0000]
p_read_11              (read             ) [ 0000]
p_read_12              (read             ) [ 0110]
p_read111              (read             ) [ 0110]
p_read_13              (read             ) [ 0110]
zext_ln717             (zext             ) [ 0000]
mul_ln717              (mul              ) [ 0000]
lshr_ln                (partselect       ) [ 0110]
zext_ln1171_10         (zext             ) [ 0000]
mul_ln1171_2           (mul              ) [ 0000]
trunc_ln1171_1         (partselect       ) [ 0110]
r_V_3                  (zext             ) [ 0000]
zext_ln1171_13         (zext             ) [ 0000]
mul_ln1171_3           (mul              ) [ 0000]
trunc_ln717_1          (partselect       ) [ 0110]
mul_ln1171_4           (mul              ) [ 0000]
lshr_ln717_s           (partselect       ) [ 0110]
r_V_4                  (zext             ) [ 0000]
zext_ln1171_14         (zext             ) [ 0000]
mul_ln1171_5           (mul              ) [ 0000]
trunc_ln717_2          (partselect       ) [ 0110]
shl_ln1171_8           (bitconcatenate   ) [ 0000]
zext_ln1171_15         (zext             ) [ 0000]
sub_ln1171_1           (sub              ) [ 0000]
sext_ln1171_4          (sext             ) [ 0000]
sub_ln1171_2           (sub              ) [ 0000]
trunc_ln717_3          (partselect       ) [ 0110]
zext_ln1171            (zext             ) [ 0000]
zext_ln717_1           (zext             ) [ 0000]
mul_ln1171             (mul              ) [ 0000]
lshr_ln717_8           (partselect       ) [ 0101]
zext_ln1171_6          (zext             ) [ 0000]
shl_ln                 (bitconcatenate   ) [ 0000]
zext_ln1171_7          (zext             ) [ 0000]
shl_ln1171_5           (bitconcatenate   ) [ 0000]
zext_ln1171_8          (zext             ) [ 0000]
add_ln1171             (add              ) [ 0000]
trunc_ln               (partselect       ) [ 0000]
zext_ln1171_9          (zext             ) [ 0000]
mul_ln1171_1           (mul              ) [ 0000]
trunc_ln6              (partselect       ) [ 0101]
shl_ln1171_6           (bitconcatenate   ) [ 0000]
zext_ln1171_11         (zext             ) [ 0000]
shl_ln1171_7           (bitconcatenate   ) [ 0000]
zext_ln1171_12         (zext             ) [ 0000]
sub_ln1171             (sub              ) [ 0000]
trunc_ln717_s          (partselect       ) [ 0000]
trunc_ln717_cast       (sext             ) [ 0000]
sext_ln1171            (sext             ) [ 0000]
lshr_ln717_cast        (zext             ) [ 0000]
sext_ln1171_3          (sext             ) [ 0000]
sext_ln712             (sext             ) [ 0000]
add_ln712              (add              ) [ 0101]
add_ln712_2            (add              ) [ 0000]
zext_ln712             (zext             ) [ 0000]
add_ln712_3            (add              ) [ 0101]
add_ln712_6            (add              ) [ 0000]
sext_ln712_5           (sext             ) [ 0000]
add_ln712_7            (add              ) [ 0101]
specpipeline_ln0       (specpipeline     ) [ 0000]
specresourcelimit_ln31 (specresourcelimit) [ 0000]
zext_ln1171_16         (zext             ) [ 0000]
sext_ln1171_5          (sext             ) [ 0000]
sext_ln712_2           (sext             ) [ 0000]
zext_ln712_1           (zext             ) [ 0000]
add_ln712_4            (add              ) [ 0000]
sext_ln712_3           (sext             ) [ 0000]
add_ln712_5            (add              ) [ 0000]
sext_ln712_4           (sext             ) [ 0000]
sext_ln712_6           (sext             ) [ 0000]
add_ln712_8            (add              ) [ 0000]
add_ln712_8_cast       (sext             ) [ 0000]
newret                 (insertvalue      ) [ 0000]
newret2                (insertvalue      ) [ 0000]
ret_ln712              (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_10_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_11_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_12_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read111_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read111/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_13_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="mul_ln717_fu_108">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln717/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="mul_ln1171_4_fu_110">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="7" slack="0"/>
<pin id="332" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1171_4/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="mul_ln1171_fu_111">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="7" slack="0"/>
<pin id="395" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1171/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="mul_ln1171_1_fu_112">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="7" slack="0"/>
<pin id="399" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1171_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="mul_ln1171_3_fu_113">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1171_3/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="mul_ln1171_5_fu_114">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1171_5/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="mul_ln1171_2_fu_117">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="0"/>
<pin id="324" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1171_2/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln717_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln717/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="lshr_ln_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="0"/>
<pin id="415" dir="0" index="1" bw="12" slack="0"/>
<pin id="416" dir="0" index="2" bw="3" slack="0"/>
<pin id="417" dir="0" index="3" bw="5" slack="0"/>
<pin id="418" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln1171_10_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_10/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln1171_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="0"/>
<pin id="430" dir="0" index="1" bw="15" slack="0"/>
<pin id="431" dir="0" index="2" bw="3" slack="0"/>
<pin id="432" dir="0" index="3" bw="5" slack="0"/>
<pin id="433" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1171_1/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="r_V_3_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln1171_13_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_13/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln717_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="13" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="0"/>
<pin id="451" dir="0" index="2" bw="3" slack="0"/>
<pin id="452" dir="0" index="3" bw="5" slack="0"/>
<pin id="453" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_1/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="lshr_ln717_s_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="11" slack="0"/>
<pin id="460" dir="0" index="1" bw="14" slack="0"/>
<pin id="461" dir="0" index="2" bw="3" slack="0"/>
<pin id="462" dir="0" index="3" bw="5" slack="0"/>
<pin id="463" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln717_s/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="r_V_4_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln1171_14_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_14/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="trunc_ln717_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="13" slack="0"/>
<pin id="479" dir="0" index="1" bw="16" slack="0"/>
<pin id="480" dir="0" index="2" bw="3" slack="0"/>
<pin id="481" dir="0" index="3" bw="5" slack="0"/>
<pin id="482" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_2/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="shl_ln1171_8_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="13" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_8/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln1171_15_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="13" slack="0"/>
<pin id="497" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_15/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sub_ln1171_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="13" slack="0"/>
<pin id="502" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_1/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sext_ln1171_4_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="14" slack="0"/>
<pin id="507" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_4/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sub_ln1171_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="14" slack="0"/>
<pin id="511" dir="0" index="1" bw="8" slack="0"/>
<pin id="512" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_2/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="trunc_ln717_3_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="12" slack="0"/>
<pin id="517" dir="0" index="1" bw="15" slack="0"/>
<pin id="518" dir="0" index="2" bw="3" slack="0"/>
<pin id="519" dir="0" index="3" bw="5" slack="0"/>
<pin id="520" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_3/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln1171_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="1"/>
<pin id="527" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln717_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="9" slack="1"/>
<pin id="531" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln717_1/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="lshr_ln717_8_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="11" slack="0"/>
<pin id="534" dir="0" index="1" bw="14" slack="0"/>
<pin id="535" dir="0" index="2" bw="3" slack="0"/>
<pin id="536" dir="0" index="3" bw="5" slack="0"/>
<pin id="537" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln717_8/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln1171_6_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="1"/>
<pin id="544" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_6/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="shl_ln_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="14" slack="0"/>
<pin id="548" dir="0" index="1" bw="8" slack="1"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln1171_7_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="14" slack="0"/>
<pin id="555" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_7/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="shl_ln1171_5_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="10" slack="0"/>
<pin id="559" dir="0" index="1" bw="8" slack="1"/>
<pin id="560" dir="0" index="2" bw="1" slack="0"/>
<pin id="561" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_5/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln1171_8_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="10" slack="0"/>
<pin id="566" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_8/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln1171_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="14" slack="0"/>
<pin id="570" dir="0" index="1" bw="10" slack="0"/>
<pin id="571" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1171/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="trunc_ln_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="12" slack="0"/>
<pin id="576" dir="0" index="1" bw="15" slack="0"/>
<pin id="577" dir="0" index="2" bw="3" slack="0"/>
<pin id="578" dir="0" index="3" bw="5" slack="0"/>
<pin id="579" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln1171_9_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="12" slack="0"/>
<pin id="586" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_9/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="trunc_ln6_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="12" slack="0"/>
<pin id="590" dir="0" index="1" bw="15" slack="0"/>
<pin id="591" dir="0" index="2" bw="3" slack="0"/>
<pin id="592" dir="0" index="3" bw="5" slack="0"/>
<pin id="593" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="shl_ln1171_6_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="13" slack="0"/>
<pin id="600" dir="0" index="1" bw="8" slack="1"/>
<pin id="601" dir="0" index="2" bw="1" slack="0"/>
<pin id="602" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_6/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln1171_11_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="13" slack="0"/>
<pin id="607" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_11/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="shl_ln1171_7_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="11" slack="0"/>
<pin id="611" dir="0" index="1" bw="8" slack="1"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_7/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln1171_12_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="11" slack="0"/>
<pin id="618" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_12/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="sub_ln1171_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="11" slack="0"/>
<pin id="622" dir="0" index="1" bw="13" slack="0"/>
<pin id="623" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="trunc_ln717_s_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="11" slack="0"/>
<pin id="628" dir="0" index="1" bw="14" slack="0"/>
<pin id="629" dir="0" index="2" bw="3" slack="0"/>
<pin id="630" dir="0" index="3" bw="5" slack="0"/>
<pin id="631" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_s/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="trunc_ln717_cast_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="11" slack="0"/>
<pin id="638" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="trunc_ln717_cast/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sext_ln1171_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="13" slack="1"/>
<pin id="642" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="lshr_ln717_cast_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="11" slack="1"/>
<pin id="645" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lshr_ln717_cast/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sext_ln1171_3_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="13" slack="1"/>
<pin id="648" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_3/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sext_ln712_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="12" slack="1"/>
<pin id="651" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln712_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="13" slack="0"/>
<pin id="654" dir="0" index="1" bw="13" slack="0"/>
<pin id="655" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln712_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="9" slack="0"/>
<pin id="660" dir="0" index="1" bw="12" slack="1"/>
<pin id="661" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_2/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln712_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="12" slack="0"/>
<pin id="665" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add_ln712_3_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="12" slack="0"/>
<pin id="669" dir="0" index="1" bw="12" slack="0"/>
<pin id="670" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_3/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="add_ln712_6_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="12" slack="0"/>
<pin id="675" dir="0" index="1" bw="11" slack="0"/>
<pin id="676" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_6/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="sext_ln712_5_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="13" slack="0"/>
<pin id="681" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_5/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="add_ln712_7_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="13" slack="0"/>
<pin id="685" dir="0" index="1" bw="11" slack="0"/>
<pin id="686" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_7/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln1171_16_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="11" slack="1"/>
<pin id="691" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_16/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="sext_ln1171_5_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="12" slack="1"/>
<pin id="694" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_5/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="sext_ln712_2_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="14" slack="1"/>
<pin id="697" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_2/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln712_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="13" slack="1"/>
<pin id="700" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_1/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="add_ln712_4_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="13" slack="0"/>
<pin id="703" dir="0" index="1" bw="14" slack="0"/>
<pin id="704" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_4/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sext_ln712_3_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="15" slack="0"/>
<pin id="709" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_3/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="add_ln712_5_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="12" slack="0"/>
<pin id="713" dir="0" index="1" bw="11" slack="0"/>
<pin id="714" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_5/3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="sext_ln712_4_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="13" slack="0"/>
<pin id="719" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_4/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="sext_ln712_6_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="14" slack="1"/>
<pin id="723" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_6/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln712_8_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="14" slack="0"/>
<pin id="726" dir="0" index="1" bw="13" slack="0"/>
<pin id="727" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_8/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln712_8_cast_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="15" slack="0"/>
<pin id="732" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="add_ln712_8_cast/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="newret_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="15" slack="0"/>
<pin id="737" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="newret2_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="0" index="1" bw="15" slack="0"/>
<pin id="743" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/3 "/>
</bind>
</comp>

<comp id="746" class="1005" name="p_read_12_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="1"/>
<pin id="748" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_12 "/>
</bind>
</comp>

<comp id="752" class="1005" name="p_read111_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="1"/>
<pin id="754" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read111 "/>
</bind>
</comp>

<comp id="759" class="1005" name="p_read_13_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="1"/>
<pin id="761" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_13 "/>
</bind>
</comp>

<comp id="764" class="1005" name="lshr_ln_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="9" slack="1"/>
<pin id="766" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="769" class="1005" name="trunc_ln1171_1_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="12" slack="1"/>
<pin id="771" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1171_1 "/>
</bind>
</comp>

<comp id="774" class="1005" name="trunc_ln717_1_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="13" slack="1"/>
<pin id="776" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_1 "/>
</bind>
</comp>

<comp id="779" class="1005" name="lshr_ln717_s_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="11" slack="1"/>
<pin id="781" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln717_s "/>
</bind>
</comp>

<comp id="784" class="1005" name="trunc_ln717_2_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="13" slack="1"/>
<pin id="786" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_2 "/>
</bind>
</comp>

<comp id="789" class="1005" name="trunc_ln717_3_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="12" slack="1"/>
<pin id="791" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_3 "/>
</bind>
</comp>

<comp id="794" class="1005" name="lshr_ln717_8_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="11" slack="1"/>
<pin id="796" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln717_8 "/>
</bind>
</comp>

<comp id="799" class="1005" name="trunc_ln6_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="12" slack="1"/>
<pin id="801" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="804" class="1005" name="add_ln712_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="14" slack="1"/>
<pin id="806" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln712 "/>
</bind>
</comp>

<comp id="809" class="1005" name="add_ln712_3_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="13" slack="1"/>
<pin id="811" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln712_3 "/>
</bind>
</comp>

<comp id="814" class="1005" name="add_ln712_7_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="14" slack="1"/>
<pin id="816" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln712_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="321"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="325"><net_src comp="20" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="333"><net_src comp="32" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="337"><net_src comp="38" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="396"><net_src comp="46" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="400"><net_src comp="56" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="411"><net_src comp="102" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="419"><net_src comp="14" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="108" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="16" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="18" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="426"><net_src comp="90" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="434"><net_src comp="22" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="117" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="16" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="24" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="441"><net_src comp="84" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="446"><net_src comp="84" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="454"><net_src comp="28" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="113" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="16" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="30" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="464"><net_src comp="34" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="110" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="16" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="36" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="471"><net_src comp="78" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="476"><net_src comp="78" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="28" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="114" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="485"><net_src comp="16" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="486"><net_src comp="30" pin="0"/><net_sink comp="477" pin=3"/></net>

<net id="492"><net_src comp="40" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="78" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="42" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="498"><net_src comp="487" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="44" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="473" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="521"><net_src comp="22" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="509" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="16" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="24" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="528"><net_src comp="525" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="538"><net_src comp="34" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="111" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="540"><net_src comp="16" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="541"><net_src comp="36" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="545"><net_src comp="542" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="551"><net_src comp="48" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="50" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="556"><net_src comp="546" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="52" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="54" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="567"><net_src comp="557" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="553" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="564" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="580"><net_src comp="22" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="568" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="582"><net_src comp="16" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="583"><net_src comp="24" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="587"><net_src comp="574" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="594"><net_src comp="22" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="112" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="16" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="597"><net_src comp="24" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="603"><net_src comp="40" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="42" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="608"><net_src comp="598" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="58" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="60" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="619"><net_src comp="609" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="616" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="605" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="632"><net_src comp="34" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="620" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="16" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="635"><net_src comp="36" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="639"><net_src comp="626" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="656"><net_src comp="640" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="646" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="529" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="658" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="663" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="584" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="649" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="643" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="673" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="679" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="636" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="705"><net_src comp="698" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="695" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="701" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="692" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="689" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="711" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="728"><net_src comp="721" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="717" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="76" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="707" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="734" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="730" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="90" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="755"><net_src comp="96" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="758"><net_src comp="752" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="762"><net_src comp="102" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="767"><net_src comp="413" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="772"><net_src comp="428" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="777"><net_src comp="448" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="782"><net_src comp="458" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="787"><net_src comp="477" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="792"><net_src comp="515" pin="4"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="797"><net_src comp="532" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="802"><net_src comp="588" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="807"><net_src comp="652" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="812"><net_src comp="667" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="817"><net_src comp="683" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="721" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read | {1 }
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read1 | {1 }
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read2 | {1 }
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read3 | {1 }
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read4 | {1 }
  - Chain level:
	State 1
		mul_ln717 : 1
		lshr_ln : 2
		mul_ln1171_2 : 1
		trunc_ln1171_1 : 2
		mul_ln1171_3 : 1
		trunc_ln717_1 : 2
		mul_ln1171_4 : 1
		lshr_ln717_s : 2
		mul_ln1171_5 : 1
		trunc_ln717_2 : 2
		zext_ln1171_15 : 1
		sub_ln1171_1 : 2
		sext_ln1171_4 : 3
		sub_ln1171_2 : 4
		trunc_ln717_3 : 5
	State 2
		mul_ln1171 : 1
		lshr_ln717_8 : 2
		zext_ln1171_7 : 1
		zext_ln1171_8 : 1
		add_ln1171 : 2
		trunc_ln : 3
		zext_ln1171_9 : 4
		mul_ln1171_1 : 1
		trunc_ln6 : 2
		zext_ln1171_11 : 1
		zext_ln1171_12 : 1
		sub_ln1171 : 2
		trunc_ln717_s : 3
		trunc_ln717_cast : 4
		add_ln712 : 1
		add_ln712_2 : 1
		zext_ln712 : 2
		add_ln712_3 : 5
		add_ln712_6 : 1
		sext_ln712_5 : 2
		add_ln712_7 : 5
	State 3
		add_ln712_4 : 1
		sext_ln712_3 : 2
		add_ln712_5 : 1
		sext_ln712_4 : 2
		add_ln712_8 : 3
		add_ln712_8_cast : 4
		newret : 3
		newret2 : 5
		ret_ln712 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     mul_ln717_fu_108    |    0    |    0    |    62   |
|          |   mul_ln1171_4_fu_110   |    0    |    0    |    62   |
|          |    mul_ln1171_fu_111    |    0    |    0    |    62   |
|    mul   |   mul_ln1171_1_fu_112   |    0    |    0    |    62   |
|          |   mul_ln1171_3_fu_113   |    0    |    0    |    62   |
|          |   mul_ln1171_5_fu_114   |    0    |    0    |    62   |
|          |   mul_ln1171_2_fu_117   |    0    |    0    |    62   |
|----------|-------------------------|---------|---------|---------|
|          |    add_ln1171_fu_568    |    0    |    0    |    14   |
|          |     add_ln712_fu_652    |    0    |    0    |    13   |
|          |    add_ln712_2_fu_658   |    0    |    0    |    12   |
|          |    add_ln712_3_fu_667   |    0    |    0    |    12   |
|    add   |    add_ln712_6_fu_673   |    0    |    0    |    12   |
|          |    add_ln712_7_fu_683   |    0    |    0    |    13   |
|          |    add_ln712_4_fu_701   |    0    |    0    |    14   |
|          |    add_ln712_5_fu_711   |    0    |    0    |    12   |
|          |    add_ln712_8_fu_724   |    0    |    0    |    14   |
|----------|-------------------------|---------|---------|---------|
|          |   sub_ln1171_1_fu_499   |    0    |    0    |    13   |
|    sub   |   sub_ln1171_2_fu_509   |    0    |    0    |    14   |
|          |    sub_ln1171_fu_620    |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|          |   p_read_10_read_fu_78  |    0    |    0    |    0    |
|          |   p_read_11_read_fu_84  |    0    |    0    |    0    |
|   read   |   p_read_12_read_fu_90  |    0    |    0    |    0    |
|          |   p_read111_read_fu_96  |    0    |    0    |    0    |
|          |  p_read_13_read_fu_102  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln717_fu_408    |    0    |    0    |    0    |
|          |  zext_ln1171_10_fu_423  |    0    |    0    |    0    |
|          |       r_V_3_fu_438      |    0    |    0    |    0    |
|          |  zext_ln1171_13_fu_443  |    0    |    0    |    0    |
|          |       r_V_4_fu_468      |    0    |    0    |    0    |
|          |  zext_ln1171_14_fu_473  |    0    |    0    |    0    |
|          |  zext_ln1171_15_fu_495  |    0    |    0    |    0    |
|          |    zext_ln1171_fu_525   |    0    |    0    |    0    |
|          |   zext_ln717_1_fu_529   |    0    |    0    |    0    |
|   zext   |   zext_ln1171_6_fu_542  |    0    |    0    |    0    |
|          |   zext_ln1171_7_fu_553  |    0    |    0    |    0    |
|          |   zext_ln1171_8_fu_564  |    0    |    0    |    0    |
|          |   zext_ln1171_9_fu_584  |    0    |    0    |    0    |
|          |  zext_ln1171_11_fu_605  |    0    |    0    |    0    |
|          |  zext_ln1171_12_fu_616  |    0    |    0    |    0    |
|          |  lshr_ln717_cast_fu_643 |    0    |    0    |    0    |
|          |    zext_ln712_fu_663    |    0    |    0    |    0    |
|          |  zext_ln1171_16_fu_689  |    0    |    0    |    0    |
|          |   zext_ln712_1_fu_698   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      lshr_ln_fu_413     |    0    |    0    |    0    |
|          |  trunc_ln1171_1_fu_428  |    0    |    0    |    0    |
|          |   trunc_ln717_1_fu_448  |    0    |    0    |    0    |
|          |   lshr_ln717_s_fu_458   |    0    |    0    |    0    |
|partselect|   trunc_ln717_2_fu_477  |    0    |    0    |    0    |
|          |   trunc_ln717_3_fu_515  |    0    |    0    |    0    |
|          |   lshr_ln717_8_fu_532   |    0    |    0    |    0    |
|          |     trunc_ln_fu_574     |    0    |    0    |    0    |
|          |     trunc_ln6_fu_588    |    0    |    0    |    0    |
|          |   trunc_ln717_s_fu_626  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   shl_ln1171_8_fu_487   |    0    |    0    |    0    |
|          |      shl_ln_fu_546      |    0    |    0    |    0    |
|bitconcatenate|   shl_ln1171_5_fu_557   |    0    |    0    |    0    |
|          |   shl_ln1171_6_fu_598   |    0    |    0    |    0    |
|          |   shl_ln1171_7_fu_609   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   sext_ln1171_4_fu_505  |    0    |    0    |    0    |
|          | trunc_ln717_cast_fu_636 |    0    |    0    |    0    |
|          |    sext_ln1171_fu_640   |    0    |    0    |    0    |
|          |   sext_ln1171_3_fu_646  |    0    |    0    |    0    |
|          |    sext_ln712_fu_649    |    0    |    0    |    0    |
|   sext   |   sext_ln712_5_fu_679   |    0    |    0    |    0    |
|          |   sext_ln1171_5_fu_692  |    0    |    0    |    0    |
|          |   sext_ln712_2_fu_695   |    0    |    0    |    0    |
|          |   sext_ln712_3_fu_707   |    0    |    0    |    0    |
|          |   sext_ln712_4_fu_717   |    0    |    0    |    0    |
|          |   sext_ln712_6_fu_721   |    0    |    0    |    0    |
|          | add_ln712_8_cast_fu_730 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|insertvalue|      newret_fu_734      |    0    |    0    |    0    |
|          |      newret2_fu_740     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |    0    |   590   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln712_3_reg_809 |   13   |
|  add_ln712_7_reg_814 |   14   |
|   add_ln712_reg_804  |   14   |
| lshr_ln717_8_reg_794 |   11   |
| lshr_ln717_s_reg_779 |   11   |
|    lshr_ln_reg_764   |    9   |
|   p_read111_reg_752  |    8   |
|   p_read_12_reg_746  |    8   |
|   p_read_13_reg_759  |    8   |
|trunc_ln1171_1_reg_769|   12   |
|   trunc_ln6_reg_799  |   12   |
| trunc_ln717_1_reg_774|   13   |
| trunc_ln717_2_reg_784|   13   |
| trunc_ln717_3_reg_789|   12   |
+----------------------+--------+
|         Total        |   158  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   590  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   158  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   158  |   590  |
+-----------+--------+--------+--------+
