INFO: [VRFC 10-163] Analyzing VHDL file "D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 5/Lab 5.srcs/sim_1/new/Counter_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_Sim
