
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012783                       # Number of seconds simulated
sim_ticks                                 12782564000                       # Number of ticks simulated
final_tick                                12782564000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  67179                       # Simulator instruction rate (inst/s)
host_op_rate                                   134957                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               69880545                       # Simulator tick rate (ticks/s)
host_mem_usage                                 450500                       # Number of bytes of host memory used
host_seconds                                   182.92                       # Real time elapsed on the host
sim_insts                                    12288481                       # Number of instructions simulated
sim_ops                                      24686447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12782564000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         106560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       41244288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41350848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       106560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        106560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1574400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1574400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          644442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              646107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        24600                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24600                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           8336356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        3226605241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3234941597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      8336356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8336356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      123167778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            123167778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      123167778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          8336356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       3226605241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3358109375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    619919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002592286250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          399                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          399                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1255794                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6234                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      646108                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25753                       # Number of write requests accepted
system.mem_ctrls.readBursts                    646108                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25753                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               39777728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1573184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  421952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                41350912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1648192                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  24581                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19136                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             82410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             91704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            124647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           100459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           110688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            44400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              171                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   12782562000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                646108                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25753                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  173118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  190809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  162623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   94890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    836.827046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   700.059400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.527338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2547      5.30%      5.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2695      5.61%     10.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1608      3.35%     14.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1803      3.75%     18.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1808      3.76%     21.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1654      3.44%     25.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1470      3.06%     28.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1489      3.10%     31.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        32962     68.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48036                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1557.691729                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    223.183324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1760.993545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           221     55.39%     55.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.50%     55.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.25%     56.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.25%     56.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.25%     56.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            5      1.25%     57.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.25%     58.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            6      1.50%     59.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            6      1.50%     61.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           36      9.02%     70.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           20      5.01%     75.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           63     15.79%     90.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           26      6.52%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           10      2.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           399                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.523810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.500931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.887552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              295     73.93%     73.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.25%     74.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              101     25.31%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           399                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       102912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     39674816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       421952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 8050966.926510205492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3103822988.877661705017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 33009965.762737430632                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       644442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        25753                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     64367000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  18643361750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 318006768500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38635.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28929.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12348338.78                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   7054097500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             18707728750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3107635000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11349.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30099.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      3111.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        33.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3234.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    128.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   574283                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5788                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.47                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      19025.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 86943780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 46188945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               831545820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               26862120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         998175360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1371864600                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             26045280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      4194186540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       143828160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         34353060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             7759993665                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            607.076457                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           9706658750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     10981000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     422240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    133933000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    374695000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2642515250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   9198199750                       # Time in different power states
system.mem_ctrls_1.actEnergy                256126080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                136107675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3606149820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                7553340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         996331440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3507738960                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             19821120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2191164360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        30880320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         39465600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10791338715                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            844.223328                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5037982250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6325000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     421460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    152931500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     80412750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    7316796750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4804638000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  12782564000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  587880                       # Number of BP lookups
system.cpu.branchPred.condPredicted            587880                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11800                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               280720                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   90563                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                362                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          280720                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             277309                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3411                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1507                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12782564000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     7575872                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      503035                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1851                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           186                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  12782564000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12782564000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1104235                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           444                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     12782564000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         25565129                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1154837                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12655529                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      587880                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             367872                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      24309607                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   24274                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  285                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2565                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          469                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          112                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1103905                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3576                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           25480012                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.995641                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.504958                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 21565854     84.64%     84.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   163426      0.64%     85.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   274627      1.08%     86.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   208720      0.82%     87.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   251150      0.99%     88.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   195567      0.77%     88.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   167496      0.66%     89.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   182675      0.72%     90.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2470497      9.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             25480012                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.022995                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.495031                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   972396                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              21156420                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1932745                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1406314                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  12137                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25236866                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  12137                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1489814                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                14057513                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7350                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2679230                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7233968                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25179249                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4905                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3511080                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                4535594                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 189071                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            27840067                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              52902500                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19069688                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          24744218                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27263973                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   576094                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                187                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            144                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8421696                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5050938                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              512089                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            203656                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            55624                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25087796                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 357                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  27355347                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3847                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          401705                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       585384                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            293                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      25480012                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.073600                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.969941                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            17724647     69.56%     69.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1347759      5.29%     74.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1623571      6.37%     81.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1235051      4.85%     86.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1369603      5.38%     91.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              761106      2.99%     94.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              601230      2.36%     96.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              372389      1.46%     98.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              444656      1.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        25480012                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   23233      2.62%      2.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  4352      0.49%      3.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      3.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2351      0.26%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     60      0.01%      3.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                136960     15.42%     18.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     18.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            233474     26.28%     45.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     45.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     45.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     45.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     45.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     45.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            19456      2.19%     47.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     47.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     47.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     47.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     47.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     47.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     47.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     47.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     47.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     47.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     47.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2433      0.27%     47.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1238      0.14%     47.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            464624     52.31%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              102      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             18800      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7603829     27.80%     27.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40090      0.15%     28.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1587      0.01%     28.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282824     15.66%     43.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     43.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     43.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     43.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     43.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     43.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     43.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     43.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  741      0.00%     43.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     43.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                82123      0.30%     43.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     43.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2026      0.01%     43.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2961435     10.83%     54.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     54.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     54.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1082      0.00%     54.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     54.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     54.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310013      8.44%     63.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30079      0.11%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080004      7.60%     70.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               867060      3.17%     74.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              353825      1.29%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         6568750     24.01%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         151015      0.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               27355347                       # Type of FU issued
system.cpu.iq.rate                           1.070026                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      888287                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.032472                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           38037958                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6763252                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6219375                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            43044882                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           18726742                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     18693573                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6270820                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                21954014                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           437912                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        57819                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          143                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        17515                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10014                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       2430143                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  12137                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 9349133                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2246907                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25088153                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               659                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5050938                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               512089                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                209                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 232491                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1839615                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            143                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2175                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        13455                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                15630                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              27329981                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               7429959                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25366                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      7932983                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   527802                       # Number of branches executed
system.cpu.iew.exec_stores                     503024                       # Number of stores executed
system.cpu.iew.exec_rate                     1.069034                       # Inst execution rate
system.cpu.iew.wb_sent                       24919756                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24912948                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14671119                       # num instructions producing a value
system.cpu.iew.wb_consumers                  24407198                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.974489                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.601098                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          401820                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             12024                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     25415585                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.971311                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.423217                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21094071     83.00%     83.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       493285      1.94%     84.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       421209      1.66%     86.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       337368      1.33%     87.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       293631      1.16%     89.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       182635      0.72%     89.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       102600      0.40%     90.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       290947      1.14%     91.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2199839      8.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     25415585                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12288481                       # Number of instructions committed
system.cpu.commit.committedOps               24686447                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487693                       # Number of memory references committed
system.cpu.commit.loads                       4993119                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     510551                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   18685366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10311137                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12144      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7401573     29.98%     30.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.16%     30.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     30.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     17.34%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80746      0.33%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.99%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      9.36%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      8.43%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821881      3.33%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.39%     82.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.90%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24686447                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2199839                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     48304013                       # The number of ROB reads
system.cpu.rob.rob_writes                    50242053                       # The number of ROB writes
system.cpu.timesIdled                             869                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           85117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12288481                       # Number of Instructions Simulated
system.cpu.committedOps                      24686447                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.080414                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.080414                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.480674                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.480674                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 23443767                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5371045                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  24718012                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 18542163                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2184565                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3605027                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 8982305                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12782564000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.953389                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4513336                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            644314                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.004870                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.953389                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999636                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999636                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11056458                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11056458                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12782564000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3383515                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3383515                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       486824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         486824                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      3870339                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3870339                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3870339                       # number of overall hits
system.cpu.dcache.overall_hits::total         3870339                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1327915                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1327915                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         7754                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7754                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      1335669                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1335669                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1335669                       # number of overall misses
system.cpu.dcache.overall_misses::total       1335669                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  70019909000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  70019909000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    291914730                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    291914730                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  70311823730                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  70311823730                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  70311823730                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  70311823730                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4711430                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4711430                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5206008                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5206008                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5206008                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5206008                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.281850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.281850                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015678                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015678                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.256563                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.256563                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.256563                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.256563                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52729.210077                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52729.210077                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37646.986072                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37646.986072                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52641.652782                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52641.652782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52641.652782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52641.652782                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     13461540                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          444                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            390649                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.459425                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    55.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        24600                       # number of writebacks
system.cpu.dcache.writebacks::total             24600                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       688322                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       688322                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2905                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2905                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       691227                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       691227                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       691227                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       691227                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       639593                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       639593                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4849                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4849                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       644442                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       644442                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       644442                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       644442                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  38626449500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38626449500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    210250127                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    210250127                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  38836699627                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38836699627                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38836699627                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38836699627                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.135753                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.135753                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009804                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009804                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.123788                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.123788                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.123788                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.123788                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60392.233029                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60392.233029                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 43359.481749                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43359.481749                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60264.072837                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60264.072837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60264.072837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60264.072837                       # average overall mshr miss latency
system.cpu.dcache.replacements                 644314                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12782564000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.462907                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              189766                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1155                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            164.299567                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.462907                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          224                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          165                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2209475                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2209475                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12782564000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1101528                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1101528                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1101528                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1101528                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1101528                       # number of overall hits
system.cpu.icache.overall_hits::total         1101528                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2376                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2376                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2376                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2376                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2376                       # number of overall misses
system.cpu.icache.overall_misses::total          2376                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    156036499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    156036499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    156036499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    156036499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    156036499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    156036499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1103904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1103904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1103904                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1103904                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1103904                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1103904                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002152                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002152                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002152                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002152                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002152                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002152                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65671.927189                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65671.927189                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65671.927189                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65671.927189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65671.927189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65671.927189                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1380                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          160                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          160                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1155                       # number of writebacks
system.cpu.icache.writebacks::total              1155                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          708                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          708                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          708                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          708                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          708                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          708                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1668                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1668                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1668                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1668                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1668                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1668                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    117729499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    117729499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    117729499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    117729499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    117729499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    117729499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001511                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001511                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001511                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001511                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001511                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001511                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70581.234412                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70581.234412                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70581.234412                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70581.234412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70581.234412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70581.234412                       # average overall mshr miss latency
system.cpu.icache.replacements                   1155                       # number of replacements
system.membus.snoop_filter.tot_requests       1291579                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       645470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  12782564000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             641259                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24600                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1155                       # Transaction distribution
system.membus.trans_dist::CleanEvict           619714                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4850                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4850                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1668                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        639592                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1933198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1933198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1937686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       180480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       180480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     42818688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     42818688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                42999168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            646110                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004655                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  646096    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              646110                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1487187000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              11.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8866749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         3344597746                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             26.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
