// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1432\sampleModel1432_3_sub\Mysubsystem_10.v
// Created: 2024-06-30 23:34:00
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_10
// Source Path: sampleModel1432_3_sub/Subsystem/Mysubsystem_10
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_10
          (In2,
           u1,
           Out2);


  input   [7:0] In2;  // uint8
  input   [7:0] u1;  // uint8
  output  [7:0] Out2;  // uint8


  wire [15:0] cfblk2_out1;  // uint16
  wire [7:0] cfblk186_out1;  // uint8


  assign cfblk2_out1 = {u1, In2};



  assign cfblk186_out1 = cfblk2_out1[7:0];



  assign Out2 = cfblk186_out1;

endmodule  // Mysubsystem_10

