# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../lab10/adder.v" \
"../../../../../lab10/pc.v" \
"../../../../../lab10/im.v" \
"../../../../../lab10/controller.v" \
"../../../../../lab10/all_mods.v" \
"../../../../processor_vivado.srcs/sources_1/new/processor_tb.v" \
"../../../../../lab10/pc_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
