verilog xil_defaultlib "../../../bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v" --include "../../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_fpu_wrapper_0_0/sim/design_1_fpu_wrapper_0_0.v" --include "../../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" --include "../../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" --include "../../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" --include "../../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" --include "../../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"

verilog xil_defaultlib "glbl.v"

nosort
