<stg><name>compute_watermark</name>


<trans_list>

<trans id="340" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="15" op_0_bw="32">
<![CDATA[
entry:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %inStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %inStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %inStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %outStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %outStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %outStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %yStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %yStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %yStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %outStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %yStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %inStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:17 %store_ln107 = store i15 0, i15 %idx

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
entry:18 %br_ln107 = br void %for.body5.i

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.body5.i:0 %idx_2 = load i15 %idx

]]></Node>
<StgValue><ssdm name="idx_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body5.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body5.i:2 %icmp_ln107 = icmp_eq  i15 %idx_2, i15 31568

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body5.i:3 %idx_3 = add i15 %idx_2, i15 1

]]></Node>
<StgValue><ssdm name="idx_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body5.i:4 %br_ln107 = br i1 %icmp_ln107, void %for.body5.split.i, void %compute_watermark.exit

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body5.split.i:230 %store_ln107 = store i15 %idx_3, i15 %idx

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="48" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.body5.split.i:2 %tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %inStream

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="512">
<![CDATA[
for.body5.split.i:3 %tmp_data = trunc i512 %tmp

]]></Node>
<StgValue><ssdm name="tmp_data"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:4 %trunc_ln4 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:5 %trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 64, i32 87

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:6 %trunc_ln110_s = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 96, i32 119

]]></Node>
<StgValue><ssdm name="trunc_ln110_s"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:7 %trunc_ln110_1 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 128, i32 151

]]></Node>
<StgValue><ssdm name="trunc_ln110_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:8 %trunc_ln110_2 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 160, i32 183

]]></Node>
<StgValue><ssdm name="trunc_ln110_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:9 %trunc_ln110_3 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 192, i32 215

]]></Node>
<StgValue><ssdm name="trunc_ln110_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:10 %trunc_ln110_4 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 224, i32 247

]]></Node>
<StgValue><ssdm name="trunc_ln110_4"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:11 %trunc_ln110_5 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 256, i32 279

]]></Node>
<StgValue><ssdm name="trunc_ln110_5"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:12 %trunc_ln110_6 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 288, i32 311

]]></Node>
<StgValue><ssdm name="trunc_ln110_6"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:13 %trunc_ln110_7 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 320, i32 343

]]></Node>
<StgValue><ssdm name="trunc_ln110_7"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:14 %trunc_ln110_8 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 352, i32 375

]]></Node>
<StgValue><ssdm name="trunc_ln110_8"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:15 %trunc_ln110_9 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 384, i32 407

]]></Node>
<StgValue><ssdm name="trunc_ln110_9"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:16 %trunc_ln110_10 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 416, i32 439

]]></Node>
<StgValue><ssdm name="trunc_ln110_10"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:17 %trunc_ln110_11 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 448, i32 471

]]></Node>
<StgValue><ssdm name="trunc_ln110_11"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:18 %trunc_ln1 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 480, i32 503

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:19 %tmp_21 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %xStream

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:20 %tmp_22 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %yStream

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="32">
<![CDATA[
for.body5.split.i:21 %trunc_ln155 = trunc i32 %tmp_22

]]></Node>
<StgValue><ssdm name="trunc_ln155"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:22 %icmp_ln119 = icmp_ugt  i32 %tmp_21, i32 920

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:23 %tmp_x_2 = add i32 %tmp_21, i32 4294966376

]]></Node>
<StgValue><ssdm name="tmp_x_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body5.split.i:24 %tmp_y_1 = add i4 %trunc_ln155, i4 1

]]></Node>
<StgValue><ssdm name="tmp_y_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body5.split.i:25 %tmp_x_3 = select i1 %icmp_ln119, i32 %tmp_x_2, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_x_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="32">
<![CDATA[
for.body5.split.i:26 %w_idx = trunc i32 %tmp_x_3

]]></Node>
<StgValue><ssdm name="w_idx"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:27 %w_idy = select i1 %icmp_ln119, i4 %tmp_y_1, i4 %trunc_ln155

]]></Node>
<StgValue><ssdm name="w_idy"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:28 %tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy, i4 %w_idx

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="8">
<![CDATA[
for.body5.split.i:29 %zext_ln126 = zext i8 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:30 %watermark_addr = getelementptr i17 %watermark, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="watermark_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:31 %watermark_load = load i8 %watermark_addr

]]></Node>
<StgValue><ssdm name="watermark_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:34 %tmp_x_4 = add i32 %tmp_x_3, i32 1

]]></Node>
<StgValue><ssdm name="tmp_x_4"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:35 %icmp_ln119_1 = icmp_ugt  i32 %tmp_x_4, i32 920

]]></Node>
<StgValue><ssdm name="icmp_ln119_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:36 %tmp_x_5 = add i32 %tmp_x_3, i32 4294966377

]]></Node>
<StgValue><ssdm name="tmp_x_5"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body5.split.i:37 %tmp_y_3 = add i4 %w_idy, i4 1

]]></Node>
<StgValue><ssdm name="tmp_y_3"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body5.split.i:38 %tmp_x_6 = select i1 %icmp_ln119_1, i32 %tmp_x_5, i32 %tmp_x_4

]]></Node>
<StgValue><ssdm name="tmp_x_6"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32">
<![CDATA[
for.body5.split.i:39 %w_idx_1 = trunc i32 %tmp_x_6

]]></Node>
<StgValue><ssdm name="w_idx_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:40 %w_idy_1 = select i1 %icmp_ln119_1, i4 %tmp_y_3, i4 %w_idy

]]></Node>
<StgValue><ssdm name="w_idy_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="85" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:31 %watermark_load = load i8 %watermark_addr

]]></Node>
<StgValue><ssdm name="watermark_load"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="17">
<![CDATA[
for.body5.split.i:32 %tmp_data_1 = call i24 @saturatedAdd, i24 %tmp_data, i17 %watermark_load

]]></Node>
<StgValue><ssdm name="tmp_data_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:41 %tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_1, i4 %w_idx_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
for.body5.split.i:42 %zext_ln126_1 = zext i8 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln126_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:43 %watermark_addr_1 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_1

]]></Node>
<StgValue><ssdm name="watermark_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:44 %watermark_load_1 = load i8 %watermark_addr_1

]]></Node>
<StgValue><ssdm name="watermark_load_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:47 %tmp_x_7 = add i32 %tmp_x_6, i32 1

]]></Node>
<StgValue><ssdm name="tmp_x_7"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:48 %icmp_ln119_2 = icmp_ugt  i32 %tmp_x_7, i32 920

]]></Node>
<StgValue><ssdm name="icmp_ln119_2"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:49 %tmp_x_8 = add i32 %tmp_x_6, i32 4294966377

]]></Node>
<StgValue><ssdm name="tmp_x_8"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body5.split.i:50 %tmp_y_5 = add i4 %w_idy_1, i4 1

]]></Node>
<StgValue><ssdm name="tmp_y_5"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body5.split.i:51 %tmp_x_9 = select i1 %icmp_ln119_2, i32 %tmp_x_8, i32 %tmp_x_7

]]></Node>
<StgValue><ssdm name="tmp_x_9"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="32">
<![CDATA[
for.body5.split.i:52 %w_idx_2 = trunc i32 %tmp_x_9

]]></Node>
<StgValue><ssdm name="w_idx_2"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:53 %w_idy_2 = select i1 %icmp_ln119_2, i4 %tmp_y_5, i4 %w_idy_1

]]></Node>
<StgValue><ssdm name="w_idy_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="98" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:44 %watermark_load_1 = load i8 %watermark_addr_1

]]></Node>
<StgValue><ssdm name="watermark_load_1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="17">
<![CDATA[
for.body5.split.i:45 %tmp_data_2 = call i24 @saturatedAdd, i24 %trunc_ln4, i17 %watermark_load_1

]]></Node>
<StgValue><ssdm name="tmp_data_2"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:54 %tmp_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_2, i4 %w_idx_2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="8">
<![CDATA[
for.body5.split.i:55 %zext_ln126_2 = zext i8 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln126_2"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:56 %watermark_addr_2 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_2

]]></Node>
<StgValue><ssdm name="watermark_addr_2"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:57 %watermark_load_2 = load i8 %watermark_addr_2

]]></Node>
<StgValue><ssdm name="watermark_load_2"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:60 %tmp_x_10 = add i32 %tmp_x_9, i32 1

]]></Node>
<StgValue><ssdm name="tmp_x_10"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:61 %icmp_ln119_3 = icmp_ugt  i32 %tmp_x_10, i32 920

]]></Node>
<StgValue><ssdm name="icmp_ln119_3"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:62 %tmp_x_11 = add i32 %tmp_x_9, i32 4294966377

]]></Node>
<StgValue><ssdm name="tmp_x_11"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body5.split.i:63 %tmp_y_7 = add i4 %w_idy_2, i4 1

]]></Node>
<StgValue><ssdm name="tmp_y_7"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body5.split.i:64 %tmp_x_12 = select i1 %icmp_ln119_3, i32 %tmp_x_11, i32 %tmp_x_10

]]></Node>
<StgValue><ssdm name="tmp_x_12"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="32">
<![CDATA[
for.body5.split.i:65 %w_idx_3 = trunc i32 %tmp_x_12

]]></Node>
<StgValue><ssdm name="w_idx_3"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:66 %w_idy_3 = select i1 %icmp_ln119_3, i4 %tmp_y_7, i4 %w_idy_2

]]></Node>
<StgValue><ssdm name="w_idy_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="111" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:57 %watermark_load_2 = load i8 %watermark_addr_2

]]></Node>
<StgValue><ssdm name="watermark_load_2"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="17">
<![CDATA[
for.body5.split.i:58 %tmp_16_i = call i24 @saturatedAdd, i24 %trunc_ln, i17 %watermark_load_2

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:67 %tmp_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_3, i4 %w_idx_3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="8">
<![CDATA[
for.body5.split.i:68 %zext_ln126_3 = zext i8 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln126_3"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:69 %watermark_addr_3 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_3

]]></Node>
<StgValue><ssdm name="watermark_addr_3"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:70 %watermark_load_3 = load i8 %watermark_addr_3

]]></Node>
<StgValue><ssdm name="watermark_load_3"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:73 %tmp_x_13 = add i32 %tmp_x_12, i32 1

]]></Node>
<StgValue><ssdm name="tmp_x_13"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:74 %icmp_ln119_4 = icmp_ugt  i32 %tmp_x_13, i32 920

]]></Node>
<StgValue><ssdm name="icmp_ln119_4"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:75 %tmp_x_14 = add i32 %tmp_x_12, i32 4294966377

]]></Node>
<StgValue><ssdm name="tmp_x_14"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body5.split.i:76 %tmp_y_9 = add i4 %w_idy_3, i4 1

]]></Node>
<StgValue><ssdm name="tmp_y_9"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body5.split.i:77 %tmp_x_15 = select i1 %icmp_ln119_4, i32 %tmp_x_14, i32 %tmp_x_13

]]></Node>
<StgValue><ssdm name="tmp_x_15"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="32">
<![CDATA[
for.body5.split.i:78 %w_idx_4 = trunc i32 %tmp_x_15

]]></Node>
<StgValue><ssdm name="w_idx_4"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:79 %w_idy_4 = select i1 %icmp_ln119_4, i4 %tmp_y_9, i4 %w_idy_3

]]></Node>
<StgValue><ssdm name="w_idy_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="124" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:70 %watermark_load_3 = load i8 %watermark_addr_3

]]></Node>
<StgValue><ssdm name="watermark_load_3"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="17">
<![CDATA[
for.body5.split.i:71 %tmp_17_i = call i24 @saturatedAdd, i24 %trunc_ln110_s, i17 %watermark_load_3

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:80 %tmp_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_4, i4 %w_idx_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="8">
<![CDATA[
for.body5.split.i:81 %zext_ln126_4 = zext i8 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln126_4"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:82 %watermark_addr_4 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_4

]]></Node>
<StgValue><ssdm name="watermark_addr_4"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:83 %watermark_load_4 = load i8 %watermark_addr_4

]]></Node>
<StgValue><ssdm name="watermark_load_4"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:86 %tmp_x_16 = add i32 %tmp_x_15, i32 1

]]></Node>
<StgValue><ssdm name="tmp_x_16"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:87 %icmp_ln119_5 = icmp_ugt  i32 %tmp_x_16, i32 920

]]></Node>
<StgValue><ssdm name="icmp_ln119_5"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:88 %tmp_x_17 = add i32 %tmp_x_15, i32 4294966377

]]></Node>
<StgValue><ssdm name="tmp_x_17"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body5.split.i:89 %tmp_y_11 = add i4 %w_idy_4, i4 1

]]></Node>
<StgValue><ssdm name="tmp_y_11"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body5.split.i:90 %tmp_x_18 = select i1 %icmp_ln119_5, i32 %tmp_x_17, i32 %tmp_x_16

]]></Node>
<StgValue><ssdm name="tmp_x_18"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="32">
<![CDATA[
for.body5.split.i:91 %w_idx_5 = trunc i32 %tmp_x_18

]]></Node>
<StgValue><ssdm name="w_idx_5"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:92 %w_idy_5 = select i1 %icmp_ln119_5, i4 %tmp_y_11, i4 %w_idy_4

]]></Node>
<StgValue><ssdm name="w_idy_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="137" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:83 %watermark_load_4 = load i8 %watermark_addr_4

]]></Node>
<StgValue><ssdm name="watermark_load_4"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="17">
<![CDATA[
for.body5.split.i:84 %tmp_18_i = call i24 @saturatedAdd, i24 %trunc_ln110_1, i17 %watermark_load_4

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:93 %tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_5, i4 %w_idx_5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="8">
<![CDATA[
for.body5.split.i:94 %zext_ln126_5 = zext i8 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln126_5"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:95 %watermark_addr_5 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_5

]]></Node>
<StgValue><ssdm name="watermark_addr_5"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:96 %watermark_load_5 = load i8 %watermark_addr_5

]]></Node>
<StgValue><ssdm name="watermark_load_5"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:99 %tmp_x_19 = add i32 %tmp_x_18, i32 1

]]></Node>
<StgValue><ssdm name="tmp_x_19"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:100 %icmp_ln119_6 = icmp_ugt  i32 %tmp_x_19, i32 920

]]></Node>
<StgValue><ssdm name="icmp_ln119_6"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:101 %tmp_x_20 = add i32 %tmp_x_18, i32 4294966377

]]></Node>
<StgValue><ssdm name="tmp_x_20"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body5.split.i:102 %tmp_y_13 = add i4 %w_idy_5, i4 1

]]></Node>
<StgValue><ssdm name="tmp_y_13"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body5.split.i:103 %tmp_x_21 = select i1 %icmp_ln119_6, i32 %tmp_x_20, i32 %tmp_x_19

]]></Node>
<StgValue><ssdm name="tmp_x_21"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="32">
<![CDATA[
for.body5.split.i:104 %w_idx_6 = trunc i32 %tmp_x_21

]]></Node>
<StgValue><ssdm name="w_idx_6"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:105 %w_idy_6 = select i1 %icmp_ln119_6, i4 %tmp_y_13, i4 %w_idy_5

]]></Node>
<StgValue><ssdm name="w_idy_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="150" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:96 %watermark_load_5 = load i8 %watermark_addr_5

]]></Node>
<StgValue><ssdm name="watermark_load_5"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="17">
<![CDATA[
for.body5.split.i:97 %tmp_19_i = call i24 @saturatedAdd, i24 %trunc_ln110_2, i17 %watermark_load_5

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:106 %tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_6, i4 %w_idx_6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="8">
<![CDATA[
for.body5.split.i:107 %zext_ln126_6 = zext i8 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln126_6"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:108 %watermark_addr_6 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_6

]]></Node>
<StgValue><ssdm name="watermark_addr_6"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:109 %watermark_load_6 = load i8 %watermark_addr_6

]]></Node>
<StgValue><ssdm name="watermark_load_6"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:112 %tmp_x_22 = add i32 %tmp_x_21, i32 1

]]></Node>
<StgValue><ssdm name="tmp_x_22"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:113 %icmp_ln119_7 = icmp_ugt  i32 %tmp_x_22, i32 920

]]></Node>
<StgValue><ssdm name="icmp_ln119_7"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:114 %tmp_x_23 = add i32 %tmp_x_21, i32 4294966377

]]></Node>
<StgValue><ssdm name="tmp_x_23"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body5.split.i:115 %tmp_y_15 = add i4 %w_idy_6, i4 1

]]></Node>
<StgValue><ssdm name="tmp_y_15"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body5.split.i:116 %tmp_x_24 = select i1 %icmp_ln119_7, i32 %tmp_x_23, i32 %tmp_x_22

]]></Node>
<StgValue><ssdm name="tmp_x_24"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="32">
<![CDATA[
for.body5.split.i:117 %w_idx_7 = trunc i32 %tmp_x_24

]]></Node>
<StgValue><ssdm name="w_idx_7"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:118 %w_idy_7 = select i1 %icmp_ln119_7, i4 %tmp_y_15, i4 %w_idy_6

]]></Node>
<StgValue><ssdm name="w_idy_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="163" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:109 %watermark_load_6 = load i8 %watermark_addr_6

]]></Node>
<StgValue><ssdm name="watermark_load_6"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="17">
<![CDATA[
for.body5.split.i:110 %tmp_20_i = call i24 @saturatedAdd, i24 %trunc_ln110_3, i17 %watermark_load_6

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:119 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_7, i4 %w_idx_7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="8">
<![CDATA[
for.body5.split.i:120 %zext_ln126_7 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln126_7"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:121 %watermark_addr_7 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_7

]]></Node>
<StgValue><ssdm name="watermark_addr_7"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:122 %watermark_load_7 = load i8 %watermark_addr_7

]]></Node>
<StgValue><ssdm name="watermark_load_7"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:125 %tmp_x_25 = add i32 %tmp_x_24, i32 1

]]></Node>
<StgValue><ssdm name="tmp_x_25"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:126 %icmp_ln119_8 = icmp_ugt  i32 %tmp_x_25, i32 920

]]></Node>
<StgValue><ssdm name="icmp_ln119_8"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:127 %tmp_x_26 = add i32 %tmp_x_24, i32 4294966377

]]></Node>
<StgValue><ssdm name="tmp_x_26"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body5.split.i:128 %tmp_y_17 = add i4 %w_idy_7, i4 1

]]></Node>
<StgValue><ssdm name="tmp_y_17"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body5.split.i:129 %tmp_x_27 = select i1 %icmp_ln119_8, i32 %tmp_x_26, i32 %tmp_x_25

]]></Node>
<StgValue><ssdm name="tmp_x_27"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="32">
<![CDATA[
for.body5.split.i:130 %w_idx_8 = trunc i32 %tmp_x_27

]]></Node>
<StgValue><ssdm name="w_idx_8"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:131 %w_idy_8 = select i1 %icmp_ln119_8, i4 %tmp_y_17, i4 %w_idy_7

]]></Node>
<StgValue><ssdm name="w_idy_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="176" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:122 %watermark_load_7 = load i8 %watermark_addr_7

]]></Node>
<StgValue><ssdm name="watermark_load_7"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="17">
<![CDATA[
for.body5.split.i:123 %tmp_21_i = call i24 @saturatedAdd, i24 %trunc_ln110_4, i17 %watermark_load_7

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:132 %tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_8, i4 %w_idx_8

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="8">
<![CDATA[
for.body5.split.i:133 %zext_ln126_8 = zext i8 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln126_8"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:134 %watermark_addr_8 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_8

]]></Node>
<StgValue><ssdm name="watermark_addr_8"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:135 %watermark_load_8 = load i8 %watermark_addr_8

]]></Node>
<StgValue><ssdm name="watermark_load_8"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:138 %tmp_x_28 = add i32 %tmp_x_27, i32 1

]]></Node>
<StgValue><ssdm name="tmp_x_28"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:139 %icmp_ln119_9 = icmp_ugt  i32 %tmp_x_28, i32 920

]]></Node>
<StgValue><ssdm name="icmp_ln119_9"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:140 %tmp_x_29 = add i32 %tmp_x_27, i32 4294966377

]]></Node>
<StgValue><ssdm name="tmp_x_29"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body5.split.i:141 %tmp_y_19 = add i4 %w_idy_8, i4 1

]]></Node>
<StgValue><ssdm name="tmp_y_19"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body5.split.i:142 %tmp_x_30 = select i1 %icmp_ln119_9, i32 %tmp_x_29, i32 %tmp_x_28

]]></Node>
<StgValue><ssdm name="tmp_x_30"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="32">
<![CDATA[
for.body5.split.i:143 %w_idx_9 = trunc i32 %tmp_x_30

]]></Node>
<StgValue><ssdm name="w_idx_9"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:144 %w_idy_9 = select i1 %icmp_ln119_9, i4 %tmp_y_19, i4 %w_idy_8

]]></Node>
<StgValue><ssdm name="w_idy_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="189" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:135 %watermark_load_8 = load i8 %watermark_addr_8

]]></Node>
<StgValue><ssdm name="watermark_load_8"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="17">
<![CDATA[
for.body5.split.i:136 %tmp_22_i = call i24 @saturatedAdd, i24 %trunc_ln110_5, i17 %watermark_load_8

]]></Node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:145 %tmp_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_9, i4 %w_idx_9

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="8">
<![CDATA[
for.body5.split.i:146 %zext_ln126_9 = zext i8 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln126_9"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:147 %watermark_addr_9 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_9

]]></Node>
<StgValue><ssdm name="watermark_addr_9"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:148 %watermark_load_9 = load i8 %watermark_addr_9

]]></Node>
<StgValue><ssdm name="watermark_load_9"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:151 %tmp_x_31 = add i32 %tmp_x_30, i32 1

]]></Node>
<StgValue><ssdm name="tmp_x_31"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:152 %icmp_ln119_10 = icmp_ugt  i32 %tmp_x_31, i32 920

]]></Node>
<StgValue><ssdm name="icmp_ln119_10"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:153 %tmp_x_32 = add i32 %tmp_x_30, i32 4294966377

]]></Node>
<StgValue><ssdm name="tmp_x_32"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body5.split.i:154 %tmp_y_21 = add i4 %w_idy_9, i4 1

]]></Node>
<StgValue><ssdm name="tmp_y_21"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body5.split.i:155 %tmp_x_33 = select i1 %icmp_ln119_10, i32 %tmp_x_32, i32 %tmp_x_31

]]></Node>
<StgValue><ssdm name="tmp_x_33"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="32">
<![CDATA[
for.body5.split.i:156 %w_idx_10 = trunc i32 %tmp_x_33

]]></Node>
<StgValue><ssdm name="w_idx_10"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:157 %w_idy_10 = select i1 %icmp_ln119_10, i4 %tmp_y_21, i4 %w_idy_9

]]></Node>
<StgValue><ssdm name="w_idy_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="202" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:148 %watermark_load_9 = load i8 %watermark_addr_9

]]></Node>
<StgValue><ssdm name="watermark_load_9"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="17">
<![CDATA[
for.body5.split.i:149 %tmp_23_i = call i24 @saturatedAdd, i24 %trunc_ln110_6, i17 %watermark_load_9

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:158 %tmp_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_10, i4 %w_idx_10

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="8">
<![CDATA[
for.body5.split.i:159 %zext_ln126_10 = zext i8 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln126_10"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:160 %watermark_addr_10 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_10

]]></Node>
<StgValue><ssdm name="watermark_addr_10"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:161 %watermark_load_10 = load i8 %watermark_addr_10

]]></Node>
<StgValue><ssdm name="watermark_load_10"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:164 %tmp_x_34 = add i32 %tmp_x_33, i32 1

]]></Node>
<StgValue><ssdm name="tmp_x_34"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:165 %icmp_ln119_11 = icmp_ugt  i32 %tmp_x_34, i32 920

]]></Node>
<StgValue><ssdm name="icmp_ln119_11"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:166 %tmp_x_35 = add i32 %tmp_x_33, i32 4294966377

]]></Node>
<StgValue><ssdm name="tmp_x_35"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body5.split.i:167 %tmp_y_23 = add i4 %w_idy_10, i4 1

]]></Node>
<StgValue><ssdm name="tmp_y_23"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body5.split.i:168 %tmp_x_36 = select i1 %icmp_ln119_11, i32 %tmp_x_35, i32 %tmp_x_34

]]></Node>
<StgValue><ssdm name="tmp_x_36"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="32">
<![CDATA[
for.body5.split.i:169 %w_idx_11 = trunc i32 %tmp_x_36

]]></Node>
<StgValue><ssdm name="w_idx_11"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:170 %w_idy_11 = select i1 %icmp_ln119_11, i4 %tmp_y_23, i4 %w_idy_10

]]></Node>
<StgValue><ssdm name="w_idy_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="215" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:161 %watermark_load_10 = load i8 %watermark_addr_10

]]></Node>
<StgValue><ssdm name="watermark_load_10"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="17">
<![CDATA[
for.body5.split.i:162 %tmp_24_i = call i24 @saturatedAdd, i24 %trunc_ln110_7, i17 %watermark_load_10

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:171 %tmp_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_11, i4 %w_idx_11

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="8">
<![CDATA[
for.body5.split.i:172 %zext_ln126_11 = zext i8 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln126_11"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:173 %watermark_addr_11 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_11

]]></Node>
<StgValue><ssdm name="watermark_addr_11"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:174 %watermark_load_11 = load i8 %watermark_addr_11

]]></Node>
<StgValue><ssdm name="watermark_load_11"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:177 %tmp_x_37 = add i32 %tmp_x_36, i32 1

]]></Node>
<StgValue><ssdm name="tmp_x_37"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:178 %icmp_ln119_12 = icmp_ugt  i32 %tmp_x_37, i32 920

]]></Node>
<StgValue><ssdm name="icmp_ln119_12"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:179 %tmp_x_38 = add i32 %tmp_x_36, i32 4294966377

]]></Node>
<StgValue><ssdm name="tmp_x_38"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body5.split.i:180 %tmp_y_25 = add i4 %w_idy_11, i4 1

]]></Node>
<StgValue><ssdm name="tmp_y_25"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body5.split.i:181 %tmp_x_39 = select i1 %icmp_ln119_12, i32 %tmp_x_38, i32 %tmp_x_37

]]></Node>
<StgValue><ssdm name="tmp_x_39"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="32">
<![CDATA[
for.body5.split.i:182 %w_idx_12 = trunc i32 %tmp_x_39

]]></Node>
<StgValue><ssdm name="w_idx_12"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:183 %w_idy_12 = select i1 %icmp_ln119_12, i4 %tmp_y_25, i4 %w_idy_11

]]></Node>
<StgValue><ssdm name="w_idy_12"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="228" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:174 %watermark_load_11 = load i8 %watermark_addr_11

]]></Node>
<StgValue><ssdm name="watermark_load_11"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="17">
<![CDATA[
for.body5.split.i:175 %tmp_25_i = call i24 @saturatedAdd, i24 %trunc_ln110_8, i17 %watermark_load_11

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:184 %tmp_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_12, i4 %w_idx_12

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="8">
<![CDATA[
for.body5.split.i:185 %zext_ln126_12 = zext i8 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln126_12"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:186 %watermark_addr_12 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_12

]]></Node>
<StgValue><ssdm name="watermark_addr_12"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:187 %watermark_load_12 = load i8 %watermark_addr_12

]]></Node>
<StgValue><ssdm name="watermark_load_12"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:190 %tmp_x_40 = add i32 %tmp_x_39, i32 1

]]></Node>
<StgValue><ssdm name="tmp_x_40"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:191 %icmp_ln119_13 = icmp_ugt  i32 %tmp_x_40, i32 920

]]></Node>
<StgValue><ssdm name="icmp_ln119_13"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:192 %tmp_x_41 = add i32 %tmp_x_39, i32 4294966377

]]></Node>
<StgValue><ssdm name="tmp_x_41"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body5.split.i:193 %tmp_y_27 = add i4 %w_idy_12, i4 1

]]></Node>
<StgValue><ssdm name="tmp_y_27"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body5.split.i:194 %tmp_x_42 = select i1 %icmp_ln119_13, i32 %tmp_x_41, i32 %tmp_x_40

]]></Node>
<StgValue><ssdm name="tmp_x_42"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="32">
<![CDATA[
for.body5.split.i:195 %w_idx_13 = trunc i32 %tmp_x_42

]]></Node>
<StgValue><ssdm name="w_idx_13"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:196 %w_idy_13 = select i1 %icmp_ln119_13, i4 %tmp_y_27, i4 %w_idy_12

]]></Node>
<StgValue><ssdm name="w_idy_13"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="241" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:187 %watermark_load_12 = load i8 %watermark_addr_12

]]></Node>
<StgValue><ssdm name="watermark_load_12"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="17">
<![CDATA[
for.body5.split.i:188 %tmp_26_i = call i24 @saturatedAdd, i24 %trunc_ln110_9, i17 %watermark_load_12

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:197 %tmp_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_13, i4 %w_idx_13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="8">
<![CDATA[
for.body5.split.i:198 %zext_ln126_13 = zext i8 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln126_13"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:199 %watermark_addr_13 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_13

]]></Node>
<StgValue><ssdm name="watermark_addr_13"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:200 %watermark_load_13 = load i8 %watermark_addr_13

]]></Node>
<StgValue><ssdm name="watermark_load_13"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:203 %tmp_x_43 = add i32 %tmp_x_42, i32 1

]]></Node>
<StgValue><ssdm name="tmp_x_43"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:204 %icmp_ln119_14 = icmp_ugt  i32 %tmp_x_43, i32 920

]]></Node>
<StgValue><ssdm name="icmp_ln119_14"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:205 %tmp_x_44 = add i32 %tmp_x_42, i32 4294966377

]]></Node>
<StgValue><ssdm name="tmp_x_44"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body5.split.i:206 %tmp_y_29 = add i4 %w_idy_13, i4 1

]]></Node>
<StgValue><ssdm name="tmp_y_29"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body5.split.i:207 %tmp_x_45 = select i1 %icmp_ln119_14, i32 %tmp_x_44, i32 %tmp_x_43

]]></Node>
<StgValue><ssdm name="tmp_x_45"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="32">
<![CDATA[
for.body5.split.i:208 %w_idx_14 = trunc i32 %tmp_x_45

]]></Node>
<StgValue><ssdm name="w_idx_14"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:209 %w_idy_14 = select i1 %icmp_ln119_14, i4 %tmp_y_29, i4 %w_idy_13

]]></Node>
<StgValue><ssdm name="w_idy_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="254" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:200 %watermark_load_13 = load i8 %watermark_addr_13

]]></Node>
<StgValue><ssdm name="watermark_load_13"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="17">
<![CDATA[
for.body5.split.i:201 %tmp_27_i = call i24 @saturatedAdd, i24 %trunc_ln110_10, i17 %watermark_load_13

]]></Node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:210 %tmp_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_14, i4 %w_idx_14

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="8">
<![CDATA[
for.body5.split.i:211 %zext_ln126_14 = zext i8 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln126_14"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:212 %watermark_addr_14 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_14

]]></Node>
<StgValue><ssdm name="watermark_addr_14"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:213 %watermark_load_14 = load i8 %watermark_addr_14

]]></Node>
<StgValue><ssdm name="watermark_load_14"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:216 %tmp_x_46 = add i32 %tmp_x_45, i32 1

]]></Node>
<StgValue><ssdm name="tmp_x_46"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:217 %icmp_ln119_15 = icmp_ugt  i32 %tmp_x_46, i32 920

]]></Node>
<StgValue><ssdm name="icmp_ln119_15"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body5.split.i:218 %tmp_y_31 = add i4 %w_idy_14, i4 1

]]></Node>
<StgValue><ssdm name="tmp_y_31"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:219 %select_ln119 = select i1 %icmp_ln119_15, i4 9, i4 1

]]></Node>
<StgValue><ssdm name="select_ln119"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body5.split.i:220 %tmp_x = add i4 %w_idx_14, i4 %select_ln119

]]></Node>
<StgValue><ssdm name="tmp_x"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:221 %select_ln119_31 = select i1 %icmp_ln119_15, i4 %tmp_y_31, i4 %w_idy_14

]]></Node>
<StgValue><ssdm name="select_ln119_31"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="266" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:213 %watermark_load_14 = load i8 %watermark_addr_14

]]></Node>
<StgValue><ssdm name="watermark_load_14"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="17">
<![CDATA[
for.body5.split.i:214 %tmp_28_i = call i24 @saturatedAdd, i24 %trunc_ln110_11, i17 %watermark_load_14

]]></Node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body5.split.i:222 %tmp_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln119_31, i4 %tmp_x

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="8">
<![CDATA[
for.body5.split.i:223 %zext_ln126_15 = zext i8 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln126_15"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:224 %watermark_addr_15 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_15

]]></Node>
<StgValue><ssdm name="watermark_addr_15"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:225 %watermark_load_15 = load i8 %watermark_addr_15

]]></Node>
<StgValue><ssdm name="watermark_load_15"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="272" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="17" op_0_bw="8">
<![CDATA[
for.body5.split.i:225 %watermark_load_15 = load i8 %watermark_addr_15

]]></Node>
<StgValue><ssdm name="watermark_load_15"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="17">
<![CDATA[
for.body5.split.i:226 %tmp_29_i = call i24 @saturatedAdd, i24 %trunc_ln1, i17 %watermark_load_15

]]></Node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0">
<![CDATA[
compute_watermark.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="274" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body5.split.i:0 %speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 31568, i64 31568, i64 31568

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln109"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body5.split.i:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="24">
<![CDATA[
for.body5.split.i:33 %zext_ln105 = zext i24 %tmp_data_1

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="24">
<![CDATA[
for.body5.split.i:46 %zext_ln105_1 = zext i24 %tmp_data_2

]]></Node>
<StgValue><ssdm name="zext_ln105_1"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="24">
<![CDATA[
for.body5.split.i:59 %zext_ln128 = zext i24 %tmp_16_i

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="24">
<![CDATA[
for.body5.split.i:72 %zext_ln128_1 = zext i24 %tmp_17_i

]]></Node>
<StgValue><ssdm name="zext_ln128_1"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="24">
<![CDATA[
for.body5.split.i:85 %zext_ln128_2 = zext i24 %tmp_18_i

]]></Node>
<StgValue><ssdm name="zext_ln128_2"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="24">
<![CDATA[
for.body5.split.i:98 %zext_ln128_3 = zext i24 %tmp_19_i

]]></Node>
<StgValue><ssdm name="zext_ln128_3"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="24">
<![CDATA[
for.body5.split.i:111 %zext_ln128_4 = zext i24 %tmp_20_i

]]></Node>
<StgValue><ssdm name="zext_ln128_4"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="24">
<![CDATA[
for.body5.split.i:124 %zext_ln128_5 = zext i24 %tmp_21_i

]]></Node>
<StgValue><ssdm name="zext_ln128_5"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="24">
<![CDATA[
for.body5.split.i:137 %zext_ln128_6 = zext i24 %tmp_22_i

]]></Node>
<StgValue><ssdm name="zext_ln128_6"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="24">
<![CDATA[
for.body5.split.i:150 %zext_ln128_7 = zext i24 %tmp_23_i

]]></Node>
<StgValue><ssdm name="zext_ln128_7"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="24">
<![CDATA[
for.body5.split.i:163 %zext_ln128_8 = zext i24 %tmp_24_i

]]></Node>
<StgValue><ssdm name="zext_ln128_8"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="24">
<![CDATA[
for.body5.split.i:176 %zext_ln128_9 = zext i24 %tmp_25_i

]]></Node>
<StgValue><ssdm name="zext_ln128_9"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="24">
<![CDATA[
for.body5.split.i:189 %zext_ln128_10 = zext i24 %tmp_26_i

]]></Node>
<StgValue><ssdm name="zext_ln128_10"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="24">
<![CDATA[
for.body5.split.i:202 %zext_ln128_11 = zext i24 %tmp_27_i

]]></Node>
<StgValue><ssdm name="zext_ln128_11"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="24">
<![CDATA[
for.body5.split.i:215 %zext_ln128_12 = zext i24 %tmp_28_i

]]></Node>
<StgValue><ssdm name="zext_ln128_12"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="504" op_0_bw="504" op_1_bw="24" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
for.body5.split.i:227 %or_ln174_i = bitconcatenate i504 @_ssdm_op_BitConcatenate.i504.i24.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i24 %tmp_29_i, i32 %zext_ln128_12, i32 %zext_ln128_11, i32 %zext_ln128_10, i32 %zext_ln128_9, i32 %zext_ln128_8, i32 %zext_ln128_7, i32 %zext_ln128_6, i32 %zext_ln128_5, i32 %zext_ln128_4, i32 %zext_ln128_3, i32 %zext_ln128_2, i32 %zext_ln128_1, i32 %zext_ln128, i32 %zext_ln105_1, i32 %zext_ln105

]]></Node>
<StgValue><ssdm name="or_ln174_i"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="512" op_0_bw="504">
<![CDATA[
for.body5.split.i:228 %zext_ln174 = zext i504 %or_ln174_i

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
for.body5.split.i:229 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %outStream, i512 %zext_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
for.body5.split.i:231 %br_ln107 = br void %for.body5.i

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
