
gc_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079a8  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  60007e18  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000520  20000008  60007e20  00010008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000000d8  20000528  60008340  00010528  2**2
                  ALLOC
  5 .comment      00000102  00000000  00000000  00010528  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000002e8  00000000  00000000  0001062a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 0000073b  00000000  00000000  00010912  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00003ad6  00000000  00000000  0001104d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000008ba  00000000  00000000  00014b23  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000018a6  00000000  00000000  000153dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000014f4  00000000  00000000  00016c84  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00001b23  00000000  00000000  00018178  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00000ef1  00000000  00000000  00019c9b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0002ad40  00000000  00000000  0001ab8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000458cc  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000002b8  00000000  00000000  000458f1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 5328 	movw	r3, #1320	; 0x528
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <CONTROLLER_print>:
 *  Created on: Nov 6, 2013
 *      Author: mikechri
 */
#include "controller.h"

void CONTROLLER_print() {
     4a0:	b580      	push	{r7, lr}
     4a2:	af00      	add	r7, sp, #0
	CONTROLLER_load();
     4a4:	f000 f93c 	bl	720 <CONTROLLER_load>
	if (CONTROLLER->start)
     4a8:	f240 536c 	movw	r3, #1388	; 0x56c
     4ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4b0:	681b      	ldr	r3, [r3, #0]
     4b2:	781b      	ldrb	r3, [r3, #0]
     4b4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
     4b8:	b2db      	uxtb	r3, r3
     4ba:	2b00      	cmp	r3, #0
     4bc:	d005      	beq.n	4ca <CONTROLLER_print+0x2a>
		printf("Start ");
     4be:	f647 20dc 	movw	r0, #31452	; 0x7adc
     4c2:	f2c0 0000 	movt	r0, #0
     4c6:	f002 f86d 	bl	25a4 <printf>
	if (CONTROLLER->y)
     4ca:	f240 536c 	movw	r3, #1388	; 0x56c
     4ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4d2:	681b      	ldr	r3, [r3, #0]
     4d4:	781b      	ldrb	r3, [r3, #0]
     4d6:	f3c3 1300 	ubfx	r3, r3, #4, #1
     4da:	b2db      	uxtb	r3, r3
     4dc:	2b00      	cmp	r3, #0
     4de:	d005      	beq.n	4ec <CONTROLLER_print+0x4c>
		printf("Y ");
     4e0:	f647 20e4 	movw	r0, #31460	; 0x7ae4
     4e4:	f2c0 0000 	movt	r0, #0
     4e8:	f002 f85c 	bl	25a4 <printf>
	if (CONTROLLER->x)
     4ec:	f240 536c 	movw	r3, #1388	; 0x56c
     4f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4f4:	681b      	ldr	r3, [r3, #0]
     4f6:	781b      	ldrb	r3, [r3, #0]
     4f8:	f3c3 1340 	ubfx	r3, r3, #5, #1
     4fc:	b2db      	uxtb	r3, r3
     4fe:	2b00      	cmp	r3, #0
     500:	d005      	beq.n	50e <CONTROLLER_print+0x6e>
		printf("X ");
     502:	f647 20e8 	movw	r0, #31464	; 0x7ae8
     506:	f2c0 0000 	movt	r0, #0
     50a:	f002 f84b 	bl	25a4 <printf>
	if (CONTROLLER->b)
     50e:	f240 536c 	movw	r3, #1388	; 0x56c
     512:	f2c2 0300 	movt	r3, #8192	; 0x2000
     516:	681b      	ldr	r3, [r3, #0]
     518:	781b      	ldrb	r3, [r3, #0]
     51a:	f3c3 1380 	ubfx	r3, r3, #6, #1
     51e:	b2db      	uxtb	r3, r3
     520:	2b00      	cmp	r3, #0
     522:	d005      	beq.n	530 <CONTROLLER_print+0x90>
		printf("B ");
     524:	f647 20ec 	movw	r0, #31468	; 0x7aec
     528:	f2c0 0000 	movt	r0, #0
     52c:	f002 f83a 	bl	25a4 <printf>
	if (CONTROLLER->a)
     530:	f240 536c 	movw	r3, #1388	; 0x56c
     534:	f2c2 0300 	movt	r3, #8192	; 0x2000
     538:	681b      	ldr	r3, [r3, #0]
     53a:	781b      	ldrb	r3, [r3, #0]
     53c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
     540:	b2db      	uxtb	r3, r3
     542:	2b00      	cmp	r3, #0
     544:	d005      	beq.n	552 <CONTROLLER_print+0xb2>
		printf("A ");
     546:	f647 20f0 	movw	r0, #31472	; 0x7af0
     54a:	f2c0 0000 	movt	r0, #0
     54e:	f002 f829 	bl	25a4 <printf>
	if (CONTROLLER->l)
     552:	f240 536c 	movw	r3, #1388	; 0x56c
     556:	f2c2 0300 	movt	r3, #8192	; 0x2000
     55a:	681b      	ldr	r3, [r3, #0]
     55c:	785b      	ldrb	r3, [r3, #1]
     55e:	f3c3 0340 	ubfx	r3, r3, #1, #1
     562:	b2db      	uxtb	r3, r3
     564:	2b00      	cmp	r3, #0
     566:	d005      	beq.n	574 <CONTROLLER_print+0xd4>
		printf("L ");
     568:	f647 20f4 	movw	r0, #31476	; 0x7af4
     56c:	f2c0 0000 	movt	r0, #0
     570:	f002 f818 	bl	25a4 <printf>
	if (CONTROLLER->r)
     574:	f240 536c 	movw	r3, #1388	; 0x56c
     578:	f2c2 0300 	movt	r3, #8192	; 0x2000
     57c:	681b      	ldr	r3, [r3, #0]
     57e:	785b      	ldrb	r3, [r3, #1]
     580:	f3c3 0380 	ubfx	r3, r3, #2, #1
     584:	b2db      	uxtb	r3, r3
     586:	2b00      	cmp	r3, #0
     588:	d005      	beq.n	596 <CONTROLLER_print+0xf6>
			printf("R ");
     58a:	f647 20f8 	movw	r0, #31480	; 0x7af8
     58e:	f2c0 0000 	movt	r0, #0
     592:	f002 f807 	bl	25a4 <printf>
	if (CONTROLLER->z)
     596:	f240 536c 	movw	r3, #1388	; 0x56c
     59a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     59e:	681b      	ldr	r3, [r3, #0]
     5a0:	785b      	ldrb	r3, [r3, #1]
     5a2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
     5a6:	b2db      	uxtb	r3, r3
     5a8:	2b00      	cmp	r3, #0
     5aa:	d005      	beq.n	5b8 <CONTROLLER_print+0x118>
		printf("Z ");
     5ac:	f647 20fc 	movw	r0, #31484	; 0x7afc
     5b0:	f2c0 0000 	movt	r0, #0
     5b4:	f001 fff6 	bl	25a4 <printf>
	if (CONTROLLER->d_up)
     5b8:	f240 536c 	movw	r3, #1388	; 0x56c
     5bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5c0:	681b      	ldr	r3, [r3, #0]
     5c2:	785b      	ldrb	r3, [r3, #1]
     5c4:	f3c3 1300 	ubfx	r3, r3, #4, #1
     5c8:	b2db      	uxtb	r3, r3
     5ca:	2b00      	cmp	r3, #0
     5cc:	d005      	beq.n	5da <CONTROLLER_print+0x13a>
		printf("UP ");
     5ce:	f647 3000 	movw	r0, #31488	; 0x7b00
     5d2:	f2c0 0000 	movt	r0, #0
     5d6:	f001 ffe5 	bl	25a4 <printf>
	if (CONTROLLER->d_down)
     5da:	f240 536c 	movw	r3, #1388	; 0x56c
     5de:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5e2:	681b      	ldr	r3, [r3, #0]
     5e4:	785b      	ldrb	r3, [r3, #1]
     5e6:	f3c3 1340 	ubfx	r3, r3, #5, #1
     5ea:	b2db      	uxtb	r3, r3
     5ec:	2b00      	cmp	r3, #0
     5ee:	d005      	beq.n	5fc <CONTROLLER_print+0x15c>
		printf("DOWN ");
     5f0:	f647 3004 	movw	r0, #31492	; 0x7b04
     5f4:	f2c0 0000 	movt	r0, #0
     5f8:	f001 ffd4 	bl	25a4 <printf>
	if (CONTROLLER->d_right)
     5fc:	f240 536c 	movw	r3, #1388	; 0x56c
     600:	f2c2 0300 	movt	r3, #8192	; 0x2000
     604:	681b      	ldr	r3, [r3, #0]
     606:	785b      	ldrb	r3, [r3, #1]
     608:	f3c3 1380 	ubfx	r3, r3, #6, #1
     60c:	b2db      	uxtb	r3, r3
     60e:	2b00      	cmp	r3, #0
     610:	d005      	beq.n	61e <CONTROLLER_print+0x17e>
		printf("RIGHT ");
     612:	f647 300c 	movw	r0, #31500	; 0x7b0c
     616:	f2c0 0000 	movt	r0, #0
     61a:	f001 ffc3 	bl	25a4 <printf>
	if (CONTROLLER->d_left)
     61e:	f240 536c 	movw	r3, #1388	; 0x56c
     622:	f2c2 0300 	movt	r3, #8192	; 0x2000
     626:	681b      	ldr	r3, [r3, #0]
     628:	785b      	ldrb	r3, [r3, #1]
     62a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
     62e:	b2db      	uxtb	r3, r3
     630:	2b00      	cmp	r3, #0
     632:	d005      	beq.n	640 <CONTROLLER_print+0x1a0>
		printf("LEFT ");
     634:	f647 3014 	movw	r0, #31508	; 0x7b14
     638:	f2c0 0000 	movt	r0, #0
     63c:	f001 ffb2 	bl	25a4 <printf>
	printf("\n\r");
     640:	f647 301c 	movw	r0, #31516	; 0x7b1c
     644:	f2c0 0000 	movt	r0, #0
     648:	f001 ffac 	bl	25a4 <printf>
	printf("Joystick X: %d, Y: %d\n\r", CONTROLLER->joystick_x, CONTROLLER->joystick_y);
     64c:	f240 536c 	movw	r3, #1388	; 0x56c
     650:	f2c2 0300 	movt	r3, #8192	; 0x2000
     654:	681b      	ldr	r3, [r3, #0]
     656:	789b      	ldrb	r3, [r3, #2]
     658:	b25a      	sxtb	r2, r3
     65a:	f240 536c 	movw	r3, #1388	; 0x56c
     65e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     662:	681b      	ldr	r3, [r3, #0]
     664:	78db      	ldrb	r3, [r3, #3]
     666:	b25b      	sxtb	r3, r3
     668:	f647 3020 	movw	r0, #31520	; 0x7b20
     66c:	f2c0 0000 	movt	r0, #0
     670:	4611      	mov	r1, r2
     672:	461a      	mov	r2, r3
     674:	f001 ff96 	bl	25a4 <printf>
	printf("C stick X: %d, Y: %d\n\r", CONTROLLER->cstick_x, CONTROLLER->cstick_y);
     678:	f240 536c 	movw	r3, #1388	; 0x56c
     67c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     680:	681b      	ldr	r3, [r3, #0]
     682:	791b      	ldrb	r3, [r3, #4]
     684:	b25a      	sxtb	r2, r3
     686:	f240 536c 	movw	r3, #1388	; 0x56c
     68a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     68e:	681b      	ldr	r3, [r3, #0]
     690:	795b      	ldrb	r3, [r3, #5]
     692:	b25b      	sxtb	r3, r3
     694:	f647 3038 	movw	r0, #31544	; 0x7b38
     698:	f2c0 0000 	movt	r0, #0
     69c:	4611      	mov	r1, r2
     69e:	461a      	mov	r2, r3
     6a0:	f001 ff80 	bl	25a4 <printf>
	printf("Trigger Pressure Left: %d, Right: %d\n\r\n\r", CONTROLLER->left, CONTROLLER->right);
     6a4:	f240 536c 	movw	r3, #1388	; 0x56c
     6a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6ac:	681b      	ldr	r3, [r3, #0]
     6ae:	799b      	ldrb	r3, [r3, #6]
     6b0:	b25a      	sxtb	r2, r3
     6b2:	f240 536c 	movw	r3, #1388	; 0x56c
     6b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6ba:	681b      	ldr	r3, [r3, #0]
     6bc:	79db      	ldrb	r3, [r3, #7]
     6be:	b25b      	sxtb	r3, r3
     6c0:	f647 3050 	movw	r0, #31568	; 0x7b50
     6c4:	f2c0 0000 	movt	r0, #0
     6c8:	4611      	mov	r1, r2
     6ca:	461a      	mov	r2, r3
     6cc:	f001 ff6a 	bl	25a4 <printf>
}
     6d0:	bd80      	pop	{r7, pc}
     6d2:	bf00      	nop

000006d4 <CONTROLLER_init>:

void CONTROLLER_init() {
     6d4:	b480      	push	{r7}
     6d6:	af00      	add	r7, sp, #0
	// Write to send wavebird init command
	*((volatile int *) CONTROLLER_BASE) = 0;
     6d8:	f240 0300 	movw	r3, #0
     6dc:	f2c4 0305 	movt	r3, #16389	; 0x4005
     6e0:	f04f 0200 	mov.w	r2, #0
     6e4:	601a      	str	r2, [r3, #0]
}
     6e6:	46bd      	mov	sp, r7
     6e8:	bc80      	pop	{r7}
     6ea:	4770      	bx	lr

000006ec <CONTROLLER_setup_mem>:

void CONTROLLER_setup_mem() {
     6ec:	b580      	push	{r7, lr}
     6ee:	af00      	add	r7, sp, #0
	MEM = (uint32_t*) malloc(8);
     6f0:	f04f 0008 	mov.w	r0, #8
     6f4:	f001 fc78 	bl	1fe8 <malloc>
     6f8:	4603      	mov	r3, r0
     6fa:	461a      	mov	r2, r3
     6fc:	f240 5368 	movw	r3, #1384	; 0x568
     700:	f2c2 0300 	movt	r3, #8192	; 0x2000
     704:	601a      	str	r2, [r3, #0]
	CONTROLLER = (controller_t *) MEM;
     706:	f240 5368 	movw	r3, #1384	; 0x568
     70a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     70e:	681b      	ldr	r3, [r3, #0]
     710:	461a      	mov	r2, r3
     712:	f240 536c 	movw	r3, #1388	; 0x56c
     716:	f2c2 0300 	movt	r3, #8192	; 0x2000
     71a:	601a      	str	r2, [r3, #0]
}
     71c:	bd80      	pop	{r7, pc}
     71e:	bf00      	nop

00000720 <CONTROLLER_load>:
void CONTROLLER_load() {
     720:	b480      	push	{r7}
     722:	af00      	add	r7, sp, #0
	MEM[0] = (volatile int) *((volatile int *)CONTROLLER_BASE);
     724:	f240 5368 	movw	r3, #1384	; 0x568
     728:	f2c2 0300 	movt	r3, #8192	; 0x2000
     72c:	681a      	ldr	r2, [r3, #0]
     72e:	f240 0300 	movw	r3, #0
     732:	f2c4 0305 	movt	r3, #16389	; 0x4005
     736:	681b      	ldr	r3, [r3, #0]
     738:	6013      	str	r3, [r2, #0]
    MEM[1] = (volatile int) *((volatile int *)CONTROLLER_BASE + 4);
     73a:	f240 5368 	movw	r3, #1384	; 0x568
     73e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     742:	681b      	ldr	r3, [r3, #0]
     744:	f103 0204 	add.w	r2, r3, #4
     748:	f240 0310 	movw	r3, #16
     74c:	f2c4 0305 	movt	r3, #16389	; 0x4005
     750:	681b      	ldr	r3, [r3, #0]
     752:	6013      	str	r3, [r2, #0]
}
     754:	46bd      	mov	sp, r7
     756:	bc80      	pop	{r7}
     758:	4770      	bx	lr
     75a:	bf00      	nop

0000075c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     75c:	b480      	push	{r7}
     75e:	b083      	sub	sp, #12
     760:	af00      	add	r7, sp, #0
     762:	4603      	mov	r3, r0
     764:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     766:	f24e 1300 	movw	r3, #57600	; 0xe100
     76a:	f2ce 0300 	movt	r3, #57344	; 0xe000
     76e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     772:	ea4f 1252 	mov.w	r2, r2, lsr #5
     776:	88f9      	ldrh	r1, [r7, #6]
     778:	f001 011f 	and.w	r1, r1, #31
     77c:	f04f 0001 	mov.w	r0, #1
     780:	fa00 f101 	lsl.w	r1, r0, r1
     784:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     788:	f107 070c 	add.w	r7, r7, #12
     78c:	46bd      	mov	sp, r7
     78e:	bc80      	pop	{r7}
     790:	4770      	bx	lr
     792:	bf00      	nop

00000794 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     794:	b480      	push	{r7}
     796:	b083      	sub	sp, #12
     798:	af00      	add	r7, sp, #0
     79a:	4603      	mov	r3, r0
     79c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     79e:	f24e 1300 	movw	r3, #57600	; 0xe100
     7a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
     7a6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     7aa:	ea4f 1252 	mov.w	r2, r2, lsr #5
     7ae:	88f9      	ldrh	r1, [r7, #6]
     7b0:	f001 011f 	and.w	r1, r1, #31
     7b4:	f04f 0001 	mov.w	r0, #1
     7b8:	fa00 f101 	lsl.w	r1, r0, r1
     7bc:	f102 0260 	add.w	r2, r2, #96	; 0x60
     7c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     7c4:	f107 070c 	add.w	r7, r7, #12
     7c8:	46bd      	mov	sp, r7
     7ca:	bc80      	pop	{r7}
     7cc:	4770      	bx	lr
     7ce:	bf00      	nop

000007d0 <setPWM>:
int lastVals[10];
int arrCount=0;


// Range between -1 and 1
void setPWM(double percentage) {
     7d0:	b5b0      	push	{r4, r5, r7, lr}
     7d2:	b084      	sub	sp, #16
     7d4:	af00      	add	r7, sp, #0
     7d6:	e9c7 0100 	strd	r0, r1, [r7]
	volatile uint32_t lengthOfLow;
	int isNegative = percentage < 0;
     7da:	f04f 0300 	mov.w	r3, #0
     7de:	60fb      	str	r3, [r7, #12]
     7e0:	e9d7 0100 	ldrd	r0, r1, [r7]
     7e4:	f04f 0200 	mov.w	r2, #0
     7e8:	f04f 0300 	mov.w	r3, #0
     7ec:	f001 fb84 	bl	1ef8 <__aeabi_dcmplt>
     7f0:	4603      	mov	r3, r0
     7f2:	2b00      	cmp	r3, #0
     7f4:	d002      	beq.n	7fc <setPWM+0x2c>
     7f6:	f04f 0301 	mov.w	r3, #1
     7fa:	60fb      	str	r3, [r7, #12]
	if(isNegative) {
     7fc:	68fb      	ldr	r3, [r7, #12]
     7fe:	2b00      	cmp	r3, #0
     800:	d00a      	beq.n	818 <setPWM+0x48>
		percentage *= -1;
     802:	683b      	ldr	r3, [r7, #0]
     804:	603b      	str	r3, [r7, #0]
     806:	687b      	ldr	r3, [r7, #4]
     808:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
     80c:	607b      	str	r3, [r7, #4]
		MYTIMER_set_motor_direction(-1);
     80e:	f04f 30ff 	mov.w	r0, #4294967295
     812:	f000 f9f5 	bl	c00 <MYTIMER_set_motor_direction>
     816:	e003      	b.n	820 <setPWM+0x50>
	}
	else {
		MYTIMER_set_motor_direction(1);
     818:	f04f 0001 	mov.w	r0, #1
     81c:	f000 f9f0 	bl	c00 <MYTIMER_set_motor_direction>
	}
	if(percentage < 0.125) {
     820:	f04f 0300 	mov.w	r3, #0
     824:	461c      	mov	r4, r3
     826:	e9d7 0100 	ldrd	r0, r1, [r7]
     82a:	f04f 0200 	mov.w	r2, #0
     82e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
     832:	f001 fb61 	bl	1ef8 <__aeabi_dcmplt>
     836:	4603      	mov	r3, r0
     838:	2b00      	cmp	r3, #0
     83a:	d002      	beq.n	842 <setPWM+0x72>
     83c:	f04f 0301 	mov.w	r3, #1
     840:	461c      	mov	r4, r3
     842:	b2e3      	uxtb	r3, r4
     844:	2b00      	cmp	r3, #0
     846:	d003      	beq.n	850 <setPWM+0x80>
		MYTIMER_set_motor_direction(0);
     848:	f04f 0000 	mov.w	r0, #0
     84c:	f000 f9d8 	bl	c00 <MYTIMER_set_motor_direction>
	}
	lengthOfLow = period*(1-percentage);
     850:	f240 53a4 	movw	r3, #1444	; 0x5a4
     854:	f2c2 0300 	movt	r3, #8192	; 0x2000
     858:	681b      	ldr	r3, [r3, #0]
     85a:	4618      	mov	r0, r3
     85c:	f001 f864 	bl	1928 <__aeabi_ui2d>
     860:	4604      	mov	r4, r0
     862:	460d      	mov	r5, r1
     864:	f04f 0000 	mov.w	r0, #0
     868:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
     86c:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
     870:	e9d7 2300 	ldrd	r2, r3, [r7]
     874:	f000 ff1a 	bl	16ac <__aeabi_dsub>
     878:	4602      	mov	r2, r0
     87a:	460b      	mov	r3, r1
     87c:	4620      	mov	r0, r4
     87e:	4629      	mov	r1, r5
     880:	f001 f8c8 	bl	1a14 <__aeabi_dmul>
     884:	4602      	mov	r2, r0
     886:	460b      	mov	r3, r1
     888:	4610      	mov	r0, r2
     88a:	4619      	mov	r1, r3
     88c:	f001 fb5c 	bl	1f48 <__aeabi_d2uiz>
     890:	4603      	mov	r3, r0
     892:	60bb      	str	r3, [r7, #8]
	if(percentage <= 1 && percentage >= -1) {
     894:	f04f 0300 	mov.w	r3, #0
     898:	461c      	mov	r4, r3
     89a:	e9d7 0100 	ldrd	r0, r1, [r7]
     89e:	f04f 0200 	mov.w	r2, #0
     8a2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
     8a6:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
     8aa:	f001 fb2f 	bl	1f0c <__aeabi_dcmple>
     8ae:	4603      	mov	r3, r0
     8b0:	2b00      	cmp	r3, #0
     8b2:	d002      	beq.n	8ba <setPWM+0xea>
     8b4:	f04f 0301 	mov.w	r3, #1
     8b8:	461c      	mov	r4, r3
     8ba:	b2e3      	uxtb	r3, r4
     8bc:	2b00      	cmp	r3, #0
     8be:	d019      	beq.n	8f4 <setPWM+0x124>
     8c0:	f04f 0300 	mov.w	r3, #0
     8c4:	461c      	mov	r4, r3
     8c6:	e9d7 0100 	ldrd	r0, r1, [r7]
     8ca:	f04f 0200 	mov.w	r2, #0
     8ce:	f04f 433f 	mov.w	r3, #3204448256	; 0xbf000000
     8d2:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
     8d6:	f001 fb23 	bl	1f20 <__aeabi_dcmpge>
     8da:	4603      	mov	r3, r0
     8dc:	2b00      	cmp	r3, #0
     8de:	d002      	beq.n	8e6 <setPWM+0x116>
     8e0:	f04f 0301 	mov.w	r3, #1
     8e4:	461c      	mov	r4, r3
     8e6:	b2e3      	uxtb	r3, r4
     8e8:	2b00      	cmp	r3, #0
     8ea:	d003      	beq.n	8f4 <setPWM+0x124>
		MYTIMER_setCompareVal(lengthOfLow);
     8ec:	68bb      	ldr	r3, [r7, #8]
     8ee:	4618      	mov	r0, r3
     8f0:	f000 f934 	bl	b5c <MYTIMER_setCompareVal>
	}
}
     8f4:	f107 0710 	add.w	r7, r7, #16
     8f8:	46bd      	mov	sp, r7
     8fa:	bdb0      	pop	{r4, r5, r7, pc}

000008fc <Fabric_IRQHandler>:

__attribute__ ((interrupt)) void Fabric_IRQHandler( void )
{
     8fc:	4668      	mov	r0, sp
     8fe:	f020 0107 	bic.w	r1, r0, #7
     902:	468d      	mov	sp, r1
     904:	b581      	push	{r0, r7, lr}
     906:	b083      	sub	sp, #12
     908:	af00      	add	r7, sp, #0

    //uint32_t time = MYTIMER_getCounterVal();
    uint32_t status = MYTIMER_getInterrupt_status();
     90a:	f000 f949 	bl	ba0 <MYTIMER_getInterrupt_status>
     90e:	4603      	mov	r3, r0
     910:	607b      	str	r3, [r7, #4]
    	printf("Sync time: %ld, Async time: %ld, diff: %ld\n\r", sync_out, async_out, sync_out - async_out);
    }

    count ++;
    */
    NVIC_ClearPendingIRQ( Fabric_IRQn );
     912:	f04f 001f 	mov.w	r0, #31
     916:	f7ff ff3d 	bl	794 <NVIC_ClearPendingIRQ>
}
     91a:	f107 070c 	add.w	r7, r7, #12
     91e:	46bd      	mov	sp, r7
     920:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
     924:	4685      	mov	sp, r0
     926:	4770      	bx	lr

00000928 <main>:



int main()
{
     928:	b580      	push	{r7, lr}
     92a:	b082      	sub	sp, #8
     92c:	af00      	add	r7, sp, #0
	volatile int d = 0;
     92e:	f04f 0300 	mov.w	r3, #0
     932:	607b      	str	r3, [r7, #4]
	cmpVal = 200000;
     934:	f240 53a8 	movw	r3, #1448	; 0x5a8
     938:	f2c2 0300 	movt	r3, #8192	; 0x2000
     93c:	f640 5240 	movw	r2, #3392	; 0xd40
     940:	f2c0 0203 	movt	r2, #3
     944:	601a      	str	r2, [r3, #0]
	period = 2000000;
     946:	f240 53a4 	movw	r3, #1444	; 0x5a4
     94a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     94e:	f248 4280 	movw	r2, #33920	; 0x8480
     952:	f2c0 021e 	movt	r2, #30
     956:	601a      	str	r2, [r3, #0]
	curClock = prevClock = 0;
     958:	f240 5398 	movw	r3, #1432	; 0x598
     95c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     960:	f04f 0200 	mov.w	r2, #0
     964:	601a      	str	r2, [r3, #0]
     966:	f240 5398 	movw	r3, #1432	; 0x598
     96a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     96e:	681a      	ldr	r2, [r3, #0]
     970:	f240 53a0 	movw	r3, #1440	; 0x5a0
     974:	f2c2 0300 	movt	r3, #8192	; 0x2000
     978:	601a      	str	r2, [r3, #0]
   /* Setup MYTIMER */
	MYTIMER_init();
     97a:	f000 f8a1 	bl	ac0 <MYTIMER_init>
	MYTIMER_setOverflowVal(period);
     97e:	f240 53a4 	movw	r3, #1444	; 0x5a4
     982:	f2c2 0300 	movt	r3, #8192	; 0x2000
     986:	681b      	ldr	r3, [r3, #0]
     988:	4618      	mov	r0, r3
     98a:	f000 f8b1 	bl	af0 <MYTIMER_setOverflowVal>
	MYTIMER_setCompareVal(cmpVal);
     98e:	f240 53a8 	movw	r3, #1448	; 0x5a8
     992:	f2c2 0300 	movt	r3, #8192	; 0x2000
     996:	681b      	ldr	r3, [r3, #0]
     998:	4618      	mov	r0, r3
     99a:	f000 f8df 	bl	b5c <MYTIMER_setCompareVal>
	setPWM(.25);
     99e:	f04f 0000 	mov.w	r0, #0
     9a2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
     9a6:	f501 01a0 	add.w	r1, r1, #5242880	; 0x500000
     9aa:	f7ff ff11 	bl	7d0 <setPWM>
	MYTIMER_set_servo_direction(1);
     9ae:	f04f 0001 	mov.w	r0, #1
     9b2:	f000 f973 	bl	c9c <MYTIMER_set_servo_direction>
	//MYTIMER_setCompareVal(2034);

	MYTIMER_enable_overflowInt();
     9b6:	f000 f8e1 	bl	b7c <MYTIMER_enable_overflowInt>
	MYTIMER_enable_compareInt();
     9ba:	f000 f8bd 	bl	b38 <MYTIMER_enable_compareInt>
	MYTIMER_enable_allInterrupts();
     9be:	f000 f8a9 	bl	b14 <MYTIMER_enable_allInterrupts>
	MYTIMER_enable_pwm();
     9c2:	f000 f8f9 	bl	bb8 <MYTIMER_enable_pwm>
	MYTIMER_enable_capture();
     9c6:	f000 f909 	bl	bdc <MYTIMER_enable_capture>

	NVIC_EnableIRQ(Fabric_IRQn);
     9ca:	f04f 001f 	mov.w	r0, #31
     9ce:	f7ff fec5 	bl	75c <NVIC_EnableIRQ>

	MYTIMER_enable();
     9d2:	f000 f87b 	bl	acc <MYTIMER_enable>
	printf("HEY\n");
     9d6:	f647 307c 	movw	r0, #31612	; 0x7b7c
     9da:	f2c0 0000 	movt	r0, #0
     9de:	f001 fe4f 	bl	2680 <puts>
	count = 0;
     9e2:	f240 539c 	movw	r3, #1436	; 0x59c
     9e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9ea:	f04f 0200 	mov.w	r2, #0
     9ee:	601a      	str	r2, [r3, #0]
	/*
	int lastVal = 1;
	double speed = 0;
	int dir = 1;
	*/
	CONTROLLER_setup_mem();
     9f0:	f7ff fe7c 	bl	6ec <CONTROLLER_setup_mem>
	CONTROLLER_init();
     9f4:	f7ff fe6e 	bl	6d4 <CONTROLLER_init>

	while( 1 )
	{
		CONTROLLER_print();
     9f8:	f7ff fd52 	bl	4a0 <CONTROLLER_print>
		if(CONTROLLER->a) {
     9fc:	f240 536c 	movw	r3, #1388	; 0x56c
     a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a04:	681b      	ldr	r3, [r3, #0]
     a06:	781b      	ldrb	r3, [r3, #0]
     a08:	f3c3 13c0 	ubfx	r3, r3, #7, #1
     a0c:	b2db      	uxtb	r3, r3
     a0e:	2b00      	cmp	r3, #0
     a10:	d008      	beq.n	a24 <main+0xfc>
			setPWM(0.5);
     a12:	f04f 0000 	mov.w	r0, #0
     a16:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
     a1a:	f501 01c0 	add.w	r1, r1, #6291456	; 0x600000
     a1e:	f7ff fed7 	bl	7d0 <setPWM>
     a22:	e019      	b.n	a58 <main+0x130>
		}
		else if(CONTROLLER->b) {
     a24:	f240 536c 	movw	r3, #1388	; 0x56c
     a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a2c:	681b      	ldr	r3, [r3, #0]
     a2e:	781b      	ldrb	r3, [r3, #0]
     a30:	f3c3 1380 	ubfx	r3, r3, #6, #1
     a34:	b2db      	uxtb	r3, r3
     a36:	2b00      	cmp	r3, #0
     a38:	d008      	beq.n	a4c <main+0x124>
			setPWM(-0.5);
     a3a:	f04f 0000 	mov.w	r0, #0
     a3e:	f04f 413f 	mov.w	r1, #3204448256	; 0xbf000000
     a42:	f501 0160 	add.w	r1, r1, #14680064	; 0xe00000
     a46:	f7ff fec3 	bl	7d0 <setPWM>
     a4a:	e005      	b.n	a58 <main+0x130>
		}
		else {
			setPWM(0);
     a4c:	f04f 0000 	mov.w	r0, #0
     a50:	f04f 0100 	mov.w	r1, #0
     a54:	f7ff febc 	bl	7d0 <setPWM>
		}

		if(CONTROLLER->d_right) {
     a58:	f240 536c 	movw	r3, #1388	; 0x56c
     a5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a60:	681b      	ldr	r3, [r3, #0]
     a62:	785b      	ldrb	r3, [r3, #1]
     a64:	f3c3 1380 	ubfx	r3, r3, #6, #1
     a68:	b2db      	uxtb	r3, r3
     a6a:	2b00      	cmp	r3, #0
     a6c:	d004      	beq.n	a78 <main+0x150>
			MYTIMER_set_servo_direction(1);
     a6e:	f04f 0001 	mov.w	r0, #1
     a72:	f000 f913 	bl	c9c <MYTIMER_set_servo_direction>
     a76:	e013      	b.n	aa0 <main+0x178>
		}
		else if(CONTROLLER->d_left) {
     a78:	f240 536c 	movw	r3, #1388	; 0x56c
     a7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a80:	681b      	ldr	r3, [r3, #0]
     a82:	785b      	ldrb	r3, [r3, #1]
     a84:	f3c3 13c0 	ubfx	r3, r3, #7, #1
     a88:	b2db      	uxtb	r3, r3
     a8a:	2b00      	cmp	r3, #0
     a8c:	d004      	beq.n	a98 <main+0x170>
			MYTIMER_set_servo_direction(-1);
     a8e:	f04f 30ff 	mov.w	r0, #4294967295
     a92:	f000 f903 	bl	c9c <MYTIMER_set_servo_direction>
     a96:	e003      	b.n	aa0 <main+0x178>
		}
		else {
			MYTIMER_set_servo_direction(0);
     a98:	f04f 0000 	mov.w	r0, #0
     a9c:	f000 f8fe 	bl	c9c <MYTIMER_set_servo_direction>
		}
		for (d = 0; d < 1000000; d++);//*((volatile int *) 0x40050000) = 0;
     aa0:	f04f 0300 	mov.w	r3, #0
     aa4:	607b      	str	r3, [r7, #4]
     aa6:	e003      	b.n	ab0 <main+0x188>
     aa8:	687b      	ldr	r3, [r7, #4]
     aaa:	f103 0301 	add.w	r3, r3, #1
     aae:	607b      	str	r3, [r7, #4]
     ab0:	687a      	ldr	r2, [r7, #4]
     ab2:	f244 233f 	movw	r3, #16959	; 0x423f
     ab6:	f2c0 030f 	movt	r3, #15
     aba:	429a      	cmp	r2, r3
     abc:	ddf4      	ble.n	aa8 <main+0x180>
	}
     abe:	e79b      	b.n	9f8 <main+0xd0>

00000ac0 <MYTIMER_init>:
#include "mytimer.h"
#include <stdio.h>


void MYTIMER_init()
{
     ac0:	b480      	push	{r7}
     ac2:	af00      	add	r7, sp, #0
    // we don't have to do anything.
}
     ac4:	46bd      	mov	sp, r7
     ac6:	bc80      	pop	{r7}
     ac8:	4770      	bx	lr
     aca:	bf00      	nop

00000acc <MYTIMER_enable>:

void MYTIMER_enable()
{
     acc:	b480      	push	{r7}
     ace:	af00      	add	r7, sp, #0
    MYTIMER->control |= MYTIMER_ENABLE_MASK;
     ad0:	f240 1300 	movw	r3, #256	; 0x100
     ad4:	f2c4 0305 	movt	r3, #16389	; 0x4005
     ad8:	f240 1200 	movw	r2, #256	; 0x100
     adc:	f2c4 0205 	movt	r2, #16389	; 0x4005
     ae0:	6892      	ldr	r2, [r2, #8]
     ae2:	f042 0201 	orr.w	r2, r2, #1
     ae6:	609a      	str	r2, [r3, #8]
}
     ae8:	46bd      	mov	sp, r7
     aea:	bc80      	pop	{r7}
     aec:	4770      	bx	lr
     aee:	bf00      	nop

00000af0 <MYTIMER_setOverflowVal>:
{
    MYTIMER->control &= ~MYTIMER_ENABLE_MASK;
}

void MYTIMER_setOverflowVal(uint32_t value)
{
     af0:	b480      	push	{r7}
     af2:	b085      	sub	sp, #20
     af4:	af00      	add	r7, sp, #0
     af6:	6078      	str	r0, [r7, #4]
	// Yes it's inefficient, but it's written this way to
	// show you the C to assembly mapping.
    uint32_t * timerAddr = (uint32_t*)(MYTIMER);
     af8:	f240 1300 	movw	r3, #256	; 0x100
     afc:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b00:	60fb      	str	r3, [r7, #12]
    *timerAddr = value; // overflowReg is at offset 0x0
     b02:	68fb      	ldr	r3, [r7, #12]
     b04:	687a      	ldr	r2, [r7, #4]
     b06:	601a      	str	r2, [r3, #0]
}
     b08:	f107 0714 	add.w	r7, r7, #20
     b0c:	46bd      	mov	sp, r7
     b0e:	bc80      	pop	{r7}
     b10:	4770      	bx	lr
     b12:	bf00      	nop

00000b14 <MYTIMER_enable_allInterrupts>:
    uint32_t * timerAddr = (uint32_t*)(MYTIMER);
    return *(timerAddr+1); // counterReg is at offset 0x4
}

void MYTIMER_enable_allInterrupts()
{
     b14:	b480      	push	{r7}
     b16:	af00      	add	r7, sp, #0
	MYTIMER->control |= 14;
     b18:	f240 1300 	movw	r3, #256	; 0x100
     b1c:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b20:	f240 1200 	movw	r2, #256	; 0x100
     b24:	f2c4 0205 	movt	r2, #16389	; 0x4005
     b28:	6892      	ldr	r2, [r2, #8]
     b2a:	f042 020e 	orr.w	r2, r2, #14
     b2e:	609a      	str	r2, [r3, #8]
}
     b30:	46bd      	mov	sp, r7
     b32:	bc80      	pop	{r7}
     b34:	4770      	bx	lr
     b36:	bf00      	nop

00000b38 <MYTIMER_enable_compareInt>:
{
	MYTIMER->control &= 49;
}

void MYTIMER_enable_compareInt()
{
     b38:	b480      	push	{r7}
     b3a:	af00      	add	r7, sp, #0
	MYTIMER->control |= 6;
     b3c:	f240 1300 	movw	r3, #256	; 0x100
     b40:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b44:	f240 1200 	movw	r2, #256	; 0x100
     b48:	f2c4 0205 	movt	r2, #16389	; 0x4005
     b4c:	6892      	ldr	r2, [r2, #8]
     b4e:	f042 0206 	orr.w	r2, r2, #6
     b52:	609a      	str	r2, [r3, #8]
}
     b54:	46bd      	mov	sp, r7
     b56:	bc80      	pop	{r7}
     b58:	4770      	bx	lr
     b5a:	bf00      	nop

00000b5c <MYTIMER_setCompareVal>:
{
	MYTIMER->control &= 59;
}

void MYTIMER_setCompareVal(uint32_t compare)
{
     b5c:	b480      	push	{r7}
     b5e:	b083      	sub	sp, #12
     b60:	af00      	add	r7, sp, #0
     b62:	6078      	str	r0, [r7, #4]
	MYTIMER->compare = compare;
     b64:	f240 1300 	movw	r3, #256	; 0x100
     b68:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b6c:	687a      	ldr	r2, [r7, #4]
     b6e:	60da      	str	r2, [r3, #12]
}
     b70:	f107 070c 	add.w	r7, r7, #12
     b74:	46bd      	mov	sp, r7
     b76:	bc80      	pop	{r7}
     b78:	4770      	bx	lr
     b7a:	bf00      	nop

00000b7c <MYTIMER_enable_overflowInt>:

void MYTIMER_enable_overflowInt()
{
     b7c:	b480      	push	{r7}
     b7e:	af00      	add	r7, sp, #0
	MYTIMER->control |= 10;
     b80:	f240 1300 	movw	r3, #256	; 0x100
     b84:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b88:	f240 1200 	movw	r2, #256	; 0x100
     b8c:	f2c4 0205 	movt	r2, #16389	; 0x4005
     b90:	6892      	ldr	r2, [r2, #8]
     b92:	f042 020a 	orr.w	r2, r2, #10
     b96:	609a      	str	r2, [r3, #8]
}
     b98:	46bd      	mov	sp, r7
     b9a:	bc80      	pop	{r7}
     b9c:	4770      	bx	lr
     b9e:	bf00      	nop

00000ba0 <MYTIMER_getInterrupt_status>:
{
	MYTIMER->control &= 55;
}

uint32_t MYTIMER_getInterrupt_status()
{
     ba0:	b480      	push	{r7}
     ba2:	af00      	add	r7, sp, #0
	return MYTIMER->interrupt;
     ba4:	f240 1300 	movw	r3, #256	; 0x100
     ba8:	f2c4 0305 	movt	r3, #16389	; 0x4005
     bac:	691b      	ldr	r3, [r3, #16]
}
     bae:	4618      	mov	r0, r3
     bb0:	46bd      	mov	sp, r7
     bb2:	bc80      	pop	{r7}
     bb4:	4770      	bx	lr
     bb6:	bf00      	nop

00000bb8 <MYTIMER_enable_pwm>:

void MYTIMER_enable_pwm()
{
     bb8:	b480      	push	{r7}
     bba:	af00      	add	r7, sp, #0
	MYTIMER->control |= 16;
     bbc:	f240 1300 	movw	r3, #256	; 0x100
     bc0:	f2c4 0305 	movt	r3, #16389	; 0x4005
     bc4:	f240 1200 	movw	r2, #256	; 0x100
     bc8:	f2c4 0205 	movt	r2, #16389	; 0x4005
     bcc:	6892      	ldr	r2, [r2, #8]
     bce:	f042 0210 	orr.w	r2, r2, #16
     bd2:	609a      	str	r2, [r3, #8]
}
     bd4:	46bd      	mov	sp, r7
     bd6:	bc80      	pop	{r7}
     bd8:	4770      	bx	lr
     bda:	bf00      	nop

00000bdc <MYTIMER_enable_capture>:

/**
 * Enable Capture
 */
void MYTIMER_enable_capture()
{
     bdc:	b480      	push	{r7}
     bde:	af00      	add	r7, sp, #0
	MYTIMER->control |= 32;
     be0:	f240 1300 	movw	r3, #256	; 0x100
     be4:	f2c4 0305 	movt	r3, #16389	; 0x4005
     be8:	f240 1200 	movw	r2, #256	; 0x100
     bec:	f2c4 0205 	movt	r2, #16389	; 0x4005
     bf0:	6892      	ldr	r2, [r2, #8]
     bf2:	f042 0220 	orr.w	r2, r2, #32
     bf6:	609a      	str	r2, [r3, #8]
}
     bf8:	46bd      	mov	sp, r7
     bfa:	bc80      	pop	{r7}
     bfc:	4770      	bx	lr
     bfe:	bf00      	nop

00000c00 <MYTIMER_set_motor_direction>:
{
	return MYTIMER->captureAsync;
}

void MYTIMER_set_motor_direction(int dir)
{
     c00:	b480      	push	{r7}
     c02:	b083      	sub	sp, #12
     c04:	af00      	add	r7, sp, #0
     c06:	6078      	str	r0, [r7, #4]
	if(dir < 0) {
     c08:	687b      	ldr	r3, [r7, #4]
     c0a:	2b00      	cmp	r3, #0
     c0c:	da18      	bge.n	c40 <MYTIMER_set_motor_direction+0x40>
		MYTIMER->direction &= 12;
     c0e:	f240 1300 	movw	r3, #256	; 0x100
     c12:	f2c4 0305 	movt	r3, #16389	; 0x4005
     c16:	f240 1200 	movw	r2, #256	; 0x100
     c1a:	f2c4 0205 	movt	r2, #16389	; 0x4005
     c1e:	69d2      	ldr	r2, [r2, #28]
     c20:	f002 020c 	and.w	r2, r2, #12
     c24:	61da      	str	r2, [r3, #28]
		MYTIMER->direction |= 1;
     c26:	f240 1300 	movw	r3, #256	; 0x100
     c2a:	f2c4 0305 	movt	r3, #16389	; 0x4005
     c2e:	f240 1200 	movw	r2, #256	; 0x100
     c32:	f2c4 0205 	movt	r2, #16389	; 0x4005
     c36:	69d2      	ldr	r2, [r2, #28]
     c38:	f042 0201 	orr.w	r2, r2, #1
     c3c:	61da      	str	r2, [r3, #28]
     c3e:	e027      	b.n	c90 <MYTIMER_set_motor_direction+0x90>
	}
	else if(dir == 0) {
     c40:	687b      	ldr	r3, [r7, #4]
     c42:	2b00      	cmp	r3, #0
     c44:	d10c      	bne.n	c60 <MYTIMER_set_motor_direction+0x60>
		MYTIMER->direction &= 12;
     c46:	f240 1300 	movw	r3, #256	; 0x100
     c4a:	f2c4 0305 	movt	r3, #16389	; 0x4005
     c4e:	f240 1200 	movw	r2, #256	; 0x100
     c52:	f2c4 0205 	movt	r2, #16389	; 0x4005
     c56:	69d2      	ldr	r2, [r2, #28]
     c58:	f002 020c 	and.w	r2, r2, #12
     c5c:	61da      	str	r2, [r3, #28]
     c5e:	e017      	b.n	c90 <MYTIMER_set_motor_direction+0x90>
	}
	else {
		MYTIMER->direction &= 12;
     c60:	f240 1300 	movw	r3, #256	; 0x100
     c64:	f2c4 0305 	movt	r3, #16389	; 0x4005
     c68:	f240 1200 	movw	r2, #256	; 0x100
     c6c:	f2c4 0205 	movt	r2, #16389	; 0x4005
     c70:	69d2      	ldr	r2, [r2, #28]
     c72:	f002 020c 	and.w	r2, r2, #12
     c76:	61da      	str	r2, [r3, #28]
		MYTIMER->direction |= 2;
     c78:	f240 1300 	movw	r3, #256	; 0x100
     c7c:	f2c4 0305 	movt	r3, #16389	; 0x4005
     c80:	f240 1200 	movw	r2, #256	; 0x100
     c84:	f2c4 0205 	movt	r2, #16389	; 0x4005
     c88:	69d2      	ldr	r2, [r2, #28]
     c8a:	f042 0202 	orr.w	r2, r2, #2
     c8e:	61da      	str	r2, [r3, #28]
	}
}
     c90:	f107 070c 	add.w	r7, r7, #12
     c94:	46bd      	mov	sp, r7
     c96:	bc80      	pop	{r7}
     c98:	4770      	bx	lr
     c9a:	bf00      	nop

00000c9c <MYTIMER_set_servo_direction>:

void MYTIMER_set_servo_direction(int dir)
{
     c9c:	b480      	push	{r7}
     c9e:	b083      	sub	sp, #12
     ca0:	af00      	add	r7, sp, #0
     ca2:	6078      	str	r0, [r7, #4]
	if(dir < 0) {
     ca4:	687b      	ldr	r3, [r7, #4]
     ca6:	2b00      	cmp	r3, #0
     ca8:	da18      	bge.n	cdc <MYTIMER_set_servo_direction+0x40>
		MYTIMER->direction &= 3;
     caa:	f240 1300 	movw	r3, #256	; 0x100
     cae:	f2c4 0305 	movt	r3, #16389	; 0x4005
     cb2:	f240 1200 	movw	r2, #256	; 0x100
     cb6:	f2c4 0205 	movt	r2, #16389	; 0x4005
     cba:	69d2      	ldr	r2, [r2, #28]
     cbc:	f002 0203 	and.w	r2, r2, #3
     cc0:	61da      	str	r2, [r3, #28]
		MYTIMER->direction |= 4;
     cc2:	f240 1300 	movw	r3, #256	; 0x100
     cc6:	f2c4 0305 	movt	r3, #16389	; 0x4005
     cca:	f240 1200 	movw	r2, #256	; 0x100
     cce:	f2c4 0205 	movt	r2, #16389	; 0x4005
     cd2:	69d2      	ldr	r2, [r2, #28]
     cd4:	f042 0204 	orr.w	r2, r2, #4
     cd8:	61da      	str	r2, [r3, #28]
     cda:	e027      	b.n	d2c <MYTIMER_set_servo_direction+0x90>
	}
	else if(dir == 0) {
     cdc:	687b      	ldr	r3, [r7, #4]
     cde:	2b00      	cmp	r3, #0
     ce0:	d10c      	bne.n	cfc <MYTIMER_set_servo_direction+0x60>
		MYTIMER->direction &= 3;
     ce2:	f240 1300 	movw	r3, #256	; 0x100
     ce6:	f2c4 0305 	movt	r3, #16389	; 0x4005
     cea:	f240 1200 	movw	r2, #256	; 0x100
     cee:	f2c4 0205 	movt	r2, #16389	; 0x4005
     cf2:	69d2      	ldr	r2, [r2, #28]
     cf4:	f002 0203 	and.w	r2, r2, #3
     cf8:	61da      	str	r2, [r3, #28]
     cfa:	e017      	b.n	d2c <MYTIMER_set_servo_direction+0x90>
	}
	else {
		MYTIMER->direction &= 3;
     cfc:	f240 1300 	movw	r3, #256	; 0x100
     d00:	f2c4 0305 	movt	r3, #16389	; 0x4005
     d04:	f240 1200 	movw	r2, #256	; 0x100
     d08:	f2c4 0205 	movt	r2, #16389	; 0x4005
     d0c:	69d2      	ldr	r2, [r2, #28]
     d0e:	f002 0203 	and.w	r2, r2, #3
     d12:	61da      	str	r2, [r3, #28]
		MYTIMER->direction |= 8;
     d14:	f240 1300 	movw	r3, #256	; 0x100
     d18:	f2c4 0305 	movt	r3, #16389	; 0x4005
     d1c:	f240 1200 	movw	r2, #256	; 0x100
     d20:	f2c4 0205 	movt	r2, #16389	; 0x4005
     d24:	69d2      	ldr	r2, [r2, #28]
     d26:	f042 0208 	orr.w	r2, r2, #8
     d2a:	61da      	str	r2, [r3, #28]
	}
}
     d2c:	f107 070c 	add.w	r7, r7, #12
     d30:	46bd      	mov	sp, r7
     d32:	bc80      	pop	{r7}
     d34:	4770      	bx	lr
     d36:	bf00      	nop

00000d38 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
     d38:	b480      	push	{r7}
     d3a:	b083      	sub	sp, #12
     d3c:	af00      	add	r7, sp, #0
     d3e:	6078      	str	r0, [r7, #4]
    return -1;
     d40:	f04f 33ff 	mov.w	r3, #4294967295
}
     d44:	4618      	mov	r0, r3
     d46:	f107 070c 	add.w	r7, r7, #12
     d4a:	46bd      	mov	sp, r7
     d4c:	bc80      	pop	{r7}
     d4e:	4770      	bx	lr

00000d50 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
     d50:	b480      	push	{r7}
     d52:	b083      	sub	sp, #12
     d54:	af00      	add	r7, sp, #0
     d56:	6078      	str	r0, [r7, #4]
     d58:	e7fe      	b.n	d58 <_exit+0x8>
     d5a:	bf00      	nop

00000d5c <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
     d5c:	b480      	push	{r7}
     d5e:	b083      	sub	sp, #12
     d60:	af00      	add	r7, sp, #0
     d62:	6078      	str	r0, [r7, #4]
     d64:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
     d66:	683b      	ldr	r3, [r7, #0]
     d68:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     d6c:	605a      	str	r2, [r3, #4]
    return 0;
     d6e:	f04f 0300 	mov.w	r3, #0
}
     d72:	4618      	mov	r0, r3
     d74:	f107 070c 	add.w	r7, r7, #12
     d78:	46bd      	mov	sp, r7
     d7a:	bc80      	pop	{r7}
     d7c:	4770      	bx	lr
     d7e:	bf00      	nop

00000d80 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
     d80:	b480      	push	{r7}
     d82:	b083      	sub	sp, #12
     d84:	af00      	add	r7, sp, #0
     d86:	6078      	str	r0, [r7, #4]
    return 1;
     d88:	f04f 0301 	mov.w	r3, #1
}
     d8c:	4618      	mov	r0, r3
     d8e:	f107 070c 	add.w	r7, r7, #12
     d92:	46bd      	mov	sp, r7
     d94:	bc80      	pop	{r7}
     d96:	4770      	bx	lr

00000d98 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
     d98:	b480      	push	{r7}
     d9a:	b085      	sub	sp, #20
     d9c:	af00      	add	r7, sp, #0
     d9e:	60f8      	str	r0, [r7, #12]
     da0:	60b9      	str	r1, [r7, #8]
     da2:	607a      	str	r2, [r7, #4]
    return 0;
     da4:	f04f 0300 	mov.w	r3, #0
}
     da8:	4618      	mov	r0, r3
     daa:	f107 0714 	add.w	r7, r7, #20
     dae:	46bd      	mov	sp, r7
     db0:	bc80      	pop	{r7}
     db2:	4770      	bx	lr

00000db4 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
     db4:	b480      	push	{r7}
     db6:	b085      	sub	sp, #20
     db8:	af00      	add	r7, sp, #0
     dba:	60f8      	str	r0, [r7, #12]
     dbc:	60b9      	str	r1, [r7, #8]
     dbe:	607a      	str	r2, [r7, #4]
    return 0;
     dc0:	f04f 0300 	mov.w	r3, #0
}
     dc4:	4618      	mov	r0, r3
     dc6:	f107 0714 	add.w	r7, r7, #20
     dca:	46bd      	mov	sp, r7
     dcc:	bc80      	pop	{r7}
     dce:	4770      	bx	lr

00000dd0 <_write_r>:
 * all files, including stdout—so if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
     dd0:	b580      	push	{r7, lr}
     dd2:	b084      	sub	sp, #16
     dd4:	af00      	add	r7, sp, #0
     dd6:	60f8      	str	r0, [r7, #12]
     dd8:	60b9      	str	r1, [r7, #8]
     dda:	607a      	str	r2, [r7, #4]
     ddc:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
     dde:	f240 532c 	movw	r3, #1324	; 0x52c
     de2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     de6:	681b      	ldr	r3, [r3, #0]
     de8:	2b00      	cmp	r3, #0
     dea:	d110      	bne.n	e0e <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
     dec:	f240 50d4 	movw	r0, #1492	; 0x5d4
     df0:	f2c2 0000 	movt	r0, #8192	; 0x2000
     df4:	f44f 4161 	mov.w	r1, #57600	; 0xe100
     df8:	f04f 0203 	mov.w	r2, #3
     dfc:	f000 f87e 	bl	efc <MSS_UART_init>
        g_stdio_uart_init_done = 1;
     e00:	f240 532c 	movw	r3, #1324	; 0x52c
     e04:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e08:	f04f 0201 	mov.w	r2, #1
     e0c:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
     e0e:	683b      	ldr	r3, [r7, #0]
     e10:	f240 50d4 	movw	r0, #1492	; 0x5d4
     e14:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e18:	6879      	ldr	r1, [r7, #4]
     e1a:	461a      	mov	r2, r3
     e1c:	f000 f970 	bl	1100 <MSS_UART_polled_tx>
    
    return len;
     e20:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
     e22:	4618      	mov	r0, r3
     e24:	f107 0710 	add.w	r7, r7, #16
     e28:	46bd      	mov	sp, r7
     e2a:	bd80      	pop	{r7, pc}

00000e2c <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
     e2c:	b580      	push	{r7, lr}
     e2e:	b084      	sub	sp, #16
     e30:	af00      	add	r7, sp, #0
     e32:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
     e34:	f240 5330 	movw	r3, #1328	; 0x530
     e38:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e3c:	681b      	ldr	r3, [r3, #0]
     e3e:	2b00      	cmp	r3, #0
     e40:	d108      	bne.n	e54 <_sbrk+0x28>
    {
      heap_end = &_end;
     e42:	f240 5330 	movw	r3, #1328	; 0x530
     e46:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e4a:	f240 6200 	movw	r2, #1536	; 0x600
     e4e:	f2c2 0200 	movt	r2, #8192	; 0x2000
     e52:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
     e54:	f240 5330 	movw	r3, #1328	; 0x530
     e58:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e5c:	681b      	ldr	r3, [r3, #0]
     e5e:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
     e60:	f3ef 8308 	mrs	r3, MSP
     e64:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
     e66:	f240 5330 	movw	r3, #1328	; 0x530
     e6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e6e:	681a      	ldr	r2, [r3, #0]
     e70:	687b      	ldr	r3, [r7, #4]
     e72:	441a      	add	r2, r3
     e74:	68fb      	ldr	r3, [r7, #12]
     e76:	429a      	cmp	r2, r3
     e78:	d90f      	bls.n	e9a <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
     e7a:	f04f 0000 	mov.w	r0, #0
     e7e:	f04f 0101 	mov.w	r1, #1
     e82:	f647 3280 	movw	r2, #31616	; 0x7b80
     e86:	f2c0 0200 	movt	r2, #0
     e8a:	f04f 0319 	mov.w	r3, #25
     e8e:	f7ff ff9f 	bl	dd0 <_write_r>
      _exit (1);
     e92:	f04f 0001 	mov.w	r0, #1
     e96:	f7ff ff5b 	bl	d50 <_exit>
    }
  
    heap_end += incr;
     e9a:	f240 5330 	movw	r3, #1328	; 0x530
     e9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ea2:	681a      	ldr	r2, [r3, #0]
     ea4:	687b      	ldr	r3, [r7, #4]
     ea6:	441a      	add	r2, r3
     ea8:	f240 5330 	movw	r3, #1328	; 0x530
     eac:	f2c2 0300 	movt	r3, #8192	; 0x2000
     eb0:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
     eb2:	68bb      	ldr	r3, [r7, #8]
}
     eb4:	4618      	mov	r0, r3
     eb6:	f107 0710 	add.w	r7, r7, #16
     eba:	46bd      	mov	sp, r7
     ebc:	bd80      	pop	{r7, pc}
     ebe:	bf00      	nop

00000ec0 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     ec0:	b480      	push	{r7}
     ec2:	b083      	sub	sp, #12
     ec4:	af00      	add	r7, sp, #0
     ec6:	4603      	mov	r3, r0
     ec8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     eca:	f24e 1300 	movw	r3, #57600	; 0xe100
     ece:	f2ce 0300 	movt	r3, #57344	; 0xe000
     ed2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     ed6:	ea4f 1252 	mov.w	r2, r2, lsr #5
     eda:	88f9      	ldrh	r1, [r7, #6]
     edc:	f001 011f 	and.w	r1, r1, #31
     ee0:	f04f 0001 	mov.w	r0, #1
     ee4:	fa00 f101 	lsl.w	r1, r0, r1
     ee8:	f102 0260 	add.w	r2, r2, #96	; 0x60
     eec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     ef0:	f107 070c 	add.w	r7, r7, #12
     ef4:	46bd      	mov	sp, r7
     ef6:	bc80      	pop	{r7}
     ef8:	4770      	bx	lr
     efa:	bf00      	nop

00000efc <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
     efc:	b580      	push	{r7, lr}
     efe:	b088      	sub	sp, #32
     f00:	af00      	add	r7, sp, #0
     f02:	60f8      	str	r0, [r7, #12]
     f04:	60b9      	str	r1, [r7, #8]
     f06:	4613      	mov	r3, r2
     f08:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
     f0a:	f04f 0301 	mov.w	r3, #1
     f0e:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
     f10:	f04f 0300 	mov.w	r3, #0
     f14:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
     f16:	68fa      	ldr	r2, [r7, #12]
     f18:	f240 53d4 	movw	r3, #1492	; 0x5d4
     f1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f20:	429a      	cmp	r2, r3
     f22:	d007      	beq.n	f34 <MSS_UART_init+0x38>
     f24:	68fa      	ldr	r2, [r7, #12]
     f26:	f240 53ac 	movw	r3, #1452	; 0x5ac
     f2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f2e:	429a      	cmp	r2, r3
     f30:	d000      	beq.n	f34 <MSS_UART_init+0x38>
     f32:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
     f34:	68bb      	ldr	r3, [r7, #8]
     f36:	2b00      	cmp	r3, #0
     f38:	d100      	bne.n	f3c <MSS_UART_init+0x40>
     f3a:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
     f3c:	f000 fa96 	bl	146c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
     f40:	68fa      	ldr	r2, [r7, #12]
     f42:	f240 53d4 	movw	r3, #1492	; 0x5d4
     f46:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f4a:	429a      	cmp	r2, r3
     f4c:	d12e      	bne.n	fac <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
     f4e:	68fb      	ldr	r3, [r7, #12]
     f50:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     f54:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
     f56:	68fb      	ldr	r3, [r7, #12]
     f58:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
     f5c:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
     f5e:	68fb      	ldr	r3, [r7, #12]
     f60:	f04f 020a 	mov.w	r2, #10
     f64:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
     f66:	f240 0314 	movw	r3, #20
     f6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f6e:	681b      	ldr	r3, [r3, #0]
     f70:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
     f72:	f242 0300 	movw	r3, #8192	; 0x2000
     f76:	f2ce 0304 	movt	r3, #57348	; 0xe004
     f7a:	f242 0200 	movw	r2, #8192	; 0x2000
     f7e:	f2ce 0204 	movt	r2, #57348	; 0xe004
     f82:	6b12      	ldr	r2, [r2, #48]	; 0x30
     f84:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     f88:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
     f8a:	f04f 000a 	mov.w	r0, #10
     f8e:	f7ff ff97 	bl	ec0 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
     f92:	f242 0300 	movw	r3, #8192	; 0x2000
     f96:	f2ce 0304 	movt	r3, #57348	; 0xe004
     f9a:	f242 0200 	movw	r2, #8192	; 0x2000
     f9e:	f2ce 0204 	movt	r2, #57348	; 0xe004
     fa2:	6b12      	ldr	r2, [r2, #48]	; 0x30
     fa4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
     fa8:	631a      	str	r2, [r3, #48]	; 0x30
     faa:	e031      	b.n	1010 <PROCESS_STACK_SIZE+0x10>
    }
    else
    {
        this_uart->hw_reg = UART1;
     fac:	68fa      	ldr	r2, [r7, #12]
     fae:	f240 0300 	movw	r3, #0
     fb2:	f2c4 0301 	movt	r3, #16385	; 0x4001
     fb6:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
     fb8:	68fa      	ldr	r2, [r7, #12]
     fba:	f240 0300 	movw	r3, #0
     fbe:	f2c4 2320 	movt	r3, #16928	; 0x4220
     fc2:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
     fc4:	68fb      	ldr	r3, [r7, #12]
     fc6:	f04f 020b 	mov.w	r2, #11
     fca:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
     fcc:	f240 0318 	movw	r3, #24
     fd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fd4:	681b      	ldr	r3, [r3, #0]
     fd6:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
     fd8:	f242 0300 	movw	r3, #8192	; 0x2000
     fdc:	f2ce 0304 	movt	r3, #57348	; 0xe004
     fe0:	f242 0200 	movw	r2, #8192	; 0x2000
     fe4:	f2ce 0204 	movt	r2, #57348	; 0xe004
     fe8:	6b12      	ldr	r2, [r2, #48]	; 0x30
     fea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
     fee:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
     ff0:	f04f 000b 	mov.w	r0, #11
     ff4:	f7ff ff64 	bl	ec0 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
     ff8:	f242 0300 	movw	r3, #8192	; 0x2000
     ffc:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1000:	f242 0200 	movw	r2, #8192	; 0x2000
    1004:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1008:	6b12      	ldr	r2, [r2, #48]	; 0x30
    100a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    100e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1010:	68fb      	ldr	r3, [r7, #12]
    1012:	681b      	ldr	r3, [r3, #0]
    1014:	f04f 0200 	mov.w	r2, #0
    1018:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    101a:	68bb      	ldr	r3, [r7, #8]
    101c:	2b00      	cmp	r3, #0
    101e:	d021      	beq.n	1064 <PROCESS_STACK_SIZE+0x64>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1020:	69ba      	ldr	r2, [r7, #24]
    1022:	68bb      	ldr	r3, [r7, #8]
    1024:	fbb2 f3f3 	udiv	r3, r2, r3
    1028:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    102a:	69fb      	ldr	r3, [r7, #28]
    102c:	f003 0308 	and.w	r3, r3, #8
    1030:	2b00      	cmp	r3, #0
    1032:	d006      	beq.n	1042 <PROCESS_STACK_SIZE+0x42>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1034:	69fb      	ldr	r3, [r7, #28]
    1036:	ea4f 1313 	mov.w	r3, r3, lsr #4
    103a:	f103 0301 	add.w	r3, r3, #1
    103e:	61fb      	str	r3, [r7, #28]
    1040:	e003      	b.n	104a <PROCESS_STACK_SIZE+0x4a>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    1042:	69fb      	ldr	r3, [r7, #28]
    1044:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1048:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    104a:	69fa      	ldr	r2, [r7, #28]
    104c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1050:	429a      	cmp	r2, r3
    1052:	d900      	bls.n	1056 <PROCESS_STACK_SIZE+0x56>
    1054:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    1056:	69fa      	ldr	r2, [r7, #28]
    1058:	f64f 73ff 	movw	r3, #65535	; 0xffff
    105c:	429a      	cmp	r2, r3
    105e:	d801      	bhi.n	1064 <PROCESS_STACK_SIZE+0x64>
        {
            baud_value = (uint16_t)baud_value_l;
    1060:	69fb      	ldr	r3, [r7, #28]
    1062:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1064:	68fb      	ldr	r3, [r7, #12]
    1066:	685b      	ldr	r3, [r3, #4]
    1068:	f04f 0201 	mov.w	r2, #1
    106c:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    1070:	68fb      	ldr	r3, [r7, #12]
    1072:	681b      	ldr	r3, [r3, #0]
    1074:	8afa      	ldrh	r2, [r7, #22]
    1076:	ea4f 2212 	mov.w	r2, r2, lsr #8
    107a:	b292      	uxth	r2, r2
    107c:	b2d2      	uxtb	r2, r2
    107e:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1080:	68fb      	ldr	r3, [r7, #12]
    1082:	681b      	ldr	r3, [r3, #0]
    1084:	8afa      	ldrh	r2, [r7, #22]
    1086:	b2d2      	uxtb	r2, r2
    1088:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    108a:	68fb      	ldr	r3, [r7, #12]
    108c:	685b      	ldr	r3, [r3, #4]
    108e:	f04f 0200 	mov.w	r2, #0
    1092:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    1096:	68fb      	ldr	r3, [r7, #12]
    1098:	681b      	ldr	r3, [r3, #0]
    109a:	79fa      	ldrb	r2, [r7, #7]
    109c:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    109e:	68fb      	ldr	r3, [r7, #12]
    10a0:	681b      	ldr	r3, [r3, #0]
    10a2:	f04f 020e 	mov.w	r2, #14
    10a6:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    10a8:	68fb      	ldr	r3, [r7, #12]
    10aa:	685b      	ldr	r3, [r3, #4]
    10ac:	f04f 0200 	mov.w	r2, #0
    10b0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    10b4:	68fb      	ldr	r3, [r7, #12]
    10b6:	f04f 0200 	mov.w	r2, #0
    10ba:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    10bc:	68fb      	ldr	r3, [r7, #12]
    10be:	f04f 0200 	mov.w	r2, #0
    10c2:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    10c4:	68fb      	ldr	r3, [r7, #12]
    10c6:	f04f 0200 	mov.w	r2, #0
    10ca:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    10cc:	68fb      	ldr	r3, [r7, #12]
    10ce:	f04f 0200 	mov.w	r2, #0
    10d2:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    10d4:	68fa      	ldr	r2, [r7, #12]
    10d6:	f241 3301 	movw	r3, #4865	; 0x1301
    10da:	f2c0 0300 	movt	r3, #0
    10de:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    10e0:	68fb      	ldr	r3, [r7, #12]
    10e2:	f04f 0200 	mov.w	r2, #0
    10e6:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    10e8:	68fb      	ldr	r3, [r7, #12]
    10ea:	f04f 0200 	mov.w	r2, #0
    10ee:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    10f0:	68fb      	ldr	r3, [r7, #12]
    10f2:	f04f 0200 	mov.w	r2, #0
    10f6:	729a      	strb	r2, [r3, #10]
}
    10f8:	f107 0720 	add.w	r7, r7, #32
    10fc:	46bd      	mov	sp, r7
    10fe:	bd80      	pop	{r7, pc}

00001100 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1100:	b480      	push	{r7}
    1102:	b089      	sub	sp, #36	; 0x24
    1104:	af00      	add	r7, sp, #0
    1106:	60f8      	str	r0, [r7, #12]
    1108:	60b9      	str	r1, [r7, #8]
    110a:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    110c:	f04f 0300 	mov.w	r3, #0
    1110:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1112:	68fa      	ldr	r2, [r7, #12]
    1114:	f240 53d4 	movw	r3, #1492	; 0x5d4
    1118:	f2c2 0300 	movt	r3, #8192	; 0x2000
    111c:	429a      	cmp	r2, r3
    111e:	d007      	beq.n	1130 <MSS_UART_polled_tx+0x30>
    1120:	68fa      	ldr	r2, [r7, #12]
    1122:	f240 53ac 	movw	r3, #1452	; 0x5ac
    1126:	f2c2 0300 	movt	r3, #8192	; 0x2000
    112a:	429a      	cmp	r2, r3
    112c:	d000      	beq.n	1130 <MSS_UART_polled_tx+0x30>
    112e:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    1130:	68bb      	ldr	r3, [r7, #8]
    1132:	2b00      	cmp	r3, #0
    1134:	d100      	bne.n	1138 <MSS_UART_polled_tx+0x38>
    1136:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    1138:	687b      	ldr	r3, [r7, #4]
    113a:	2b00      	cmp	r3, #0
    113c:	d100      	bne.n	1140 <MSS_UART_polled_tx+0x40>
    113e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1140:	68fa      	ldr	r2, [r7, #12]
    1142:	f240 53d4 	movw	r3, #1492	; 0x5d4
    1146:	f2c2 0300 	movt	r3, #8192	; 0x2000
    114a:	429a      	cmp	r2, r3
    114c:	d006      	beq.n	115c <MSS_UART_polled_tx+0x5c>
    114e:	68fa      	ldr	r2, [r7, #12]
    1150:	f240 53ac 	movw	r3, #1452	; 0x5ac
    1154:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1158:	429a      	cmp	r2, r3
    115a:	d13d      	bne.n	11d8 <MSS_UART_polled_tx+0xd8>
    115c:	68bb      	ldr	r3, [r7, #8]
    115e:	2b00      	cmp	r3, #0
    1160:	d03a      	beq.n	11d8 <MSS_UART_polled_tx+0xd8>
    1162:	687b      	ldr	r3, [r7, #4]
    1164:	2b00      	cmp	r3, #0
    1166:	d037      	beq.n	11d8 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    1168:	68fb      	ldr	r3, [r7, #12]
    116a:	681b      	ldr	r3, [r3, #0]
    116c:	7d1b      	ldrb	r3, [r3, #20]
    116e:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    1170:	68fb      	ldr	r3, [r7, #12]
    1172:	7a9a      	ldrb	r2, [r3, #10]
    1174:	7efb      	ldrb	r3, [r7, #27]
    1176:	ea42 0303 	orr.w	r3, r2, r3
    117a:	b2da      	uxtb	r2, r3
    117c:	68fb      	ldr	r3, [r7, #12]
    117e:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    1180:	7efb      	ldrb	r3, [r7, #27]
    1182:	f003 0320 	and.w	r3, r3, #32
    1186:	2b00      	cmp	r3, #0
    1188:	d023      	beq.n	11d2 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    118a:	f04f 0310 	mov.w	r3, #16
    118e:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    1190:	687b      	ldr	r3, [r7, #4]
    1192:	2b0f      	cmp	r3, #15
    1194:	d801      	bhi.n	119a <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    1196:	687b      	ldr	r3, [r7, #4]
    1198:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    119a:	f04f 0300 	mov.w	r3, #0
    119e:	617b      	str	r3, [r7, #20]
    11a0:	e00e      	b.n	11c0 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    11a2:	68fb      	ldr	r3, [r7, #12]
    11a4:	681b      	ldr	r3, [r3, #0]
    11a6:	68b9      	ldr	r1, [r7, #8]
    11a8:	693a      	ldr	r2, [r7, #16]
    11aa:	440a      	add	r2, r1
    11ac:	7812      	ldrb	r2, [r2, #0]
    11ae:	701a      	strb	r2, [r3, #0]
    11b0:	693b      	ldr	r3, [r7, #16]
    11b2:	f103 0301 	add.w	r3, r3, #1
    11b6:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    11b8:	697b      	ldr	r3, [r7, #20]
    11ba:	f103 0301 	add.w	r3, r3, #1
    11be:	617b      	str	r3, [r7, #20]
    11c0:	697a      	ldr	r2, [r7, #20]
    11c2:	69fb      	ldr	r3, [r7, #28]
    11c4:	429a      	cmp	r2, r3
    11c6:	d3ec      	bcc.n	11a2 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    11c8:	687a      	ldr	r2, [r7, #4]
    11ca:	697b      	ldr	r3, [r7, #20]
    11cc:	ebc3 0302 	rsb	r3, r3, r2
    11d0:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    11d2:	687b      	ldr	r3, [r7, #4]
    11d4:	2b00      	cmp	r3, #0
    11d6:	d1c7      	bne.n	1168 <MSS_UART_polled_tx+0x68>
    }
}
    11d8:	f107 0724 	add.w	r7, r7, #36	; 0x24
    11dc:	46bd      	mov	sp, r7
    11de:	bc80      	pop	{r7}
    11e0:	4770      	bx	lr
    11e2:	bf00      	nop

000011e4 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    11e4:	b580      	push	{r7, lr}
    11e6:	b084      	sub	sp, #16
    11e8:	af00      	add	r7, sp, #0
    11ea:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    11ec:	687a      	ldr	r2, [r7, #4]
    11ee:	f240 53d4 	movw	r3, #1492	; 0x5d4
    11f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11f6:	429a      	cmp	r2, r3
    11f8:	d007      	beq.n	120a <MSS_UART_isr+0x26>
    11fa:	687a      	ldr	r2, [r7, #4]
    11fc:	f240 53ac 	movw	r3, #1452	; 0x5ac
    1200:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1204:	429a      	cmp	r2, r3
    1206:	d000      	beq.n	120a <MSS_UART_isr+0x26>
    1208:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    120a:	687a      	ldr	r2, [r7, #4]
    120c:	f240 53d4 	movw	r3, #1492	; 0x5d4
    1210:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1214:	429a      	cmp	r2, r3
    1216:	d006      	beq.n	1226 <MSS_UART_isr+0x42>
    1218:	687a      	ldr	r2, [r7, #4]
    121a:	f240 53ac 	movw	r3, #1452	; 0x5ac
    121e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1222:	429a      	cmp	r2, r3
    1224:	d167      	bne.n	12f6 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    1226:	687b      	ldr	r3, [r7, #4]
    1228:	681b      	ldr	r3, [r3, #0]
    122a:	7a1b      	ldrb	r3, [r3, #8]
    122c:	b2db      	uxtb	r3, r3
    122e:	f003 030f 	and.w	r3, r3, #15
    1232:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    1234:	7bfb      	ldrb	r3, [r7, #15]
    1236:	2b0c      	cmp	r3, #12
    1238:	d854      	bhi.n	12e4 <MSS_UART_isr+0x100>
    123a:	a201      	add	r2, pc, #4	; (adr r2, 1240 <MSS_UART_isr+0x5c>)
    123c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    1240:	00001275 	.word	0x00001275
    1244:	000012e5 	.word	0x000012e5
    1248:	00001291 	.word	0x00001291
    124c:	000012e5 	.word	0x000012e5
    1250:	000012ad 	.word	0x000012ad
    1254:	000012e5 	.word	0x000012e5
    1258:	000012c9 	.word	0x000012c9
    125c:	000012e5 	.word	0x000012e5
    1260:	000012e5 	.word	0x000012e5
    1264:	000012e5 	.word	0x000012e5
    1268:	000012e5 	.word	0x000012e5
    126c:	000012e5 	.word	0x000012e5
    1270:	000012ad 	.word	0x000012ad
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    1274:	687b      	ldr	r3, [r7, #4]
    1276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1278:	2b00      	cmp	r3, #0
    127a:	d100      	bne.n	127e <MSS_UART_isr+0x9a>
    127c:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    127e:	687b      	ldr	r3, [r7, #4]
    1280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1282:	2b00      	cmp	r3, #0
    1284:	d030      	beq.n	12e8 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    1286:	687b      	ldr	r3, [r7, #4]
    1288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    128a:	6878      	ldr	r0, [r7, #4]
    128c:	4798      	blx	r3
                }
            }
            break;
    128e:	e032      	b.n	12f6 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    1290:	687b      	ldr	r3, [r7, #4]
    1292:	6a1b      	ldr	r3, [r3, #32]
    1294:	2b00      	cmp	r3, #0
    1296:	d100      	bne.n	129a <MSS_UART_isr+0xb6>
    1298:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    129a:	687b      	ldr	r3, [r7, #4]
    129c:	6a1b      	ldr	r3, [r3, #32]
    129e:	2b00      	cmp	r3, #0
    12a0:	d024      	beq.n	12ec <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    12a2:	687b      	ldr	r3, [r7, #4]
    12a4:	6a1b      	ldr	r3, [r3, #32]
    12a6:	6878      	ldr	r0, [r7, #4]
    12a8:	4798      	blx	r3
                }
            }
            break;
    12aa:	e024      	b.n	12f6 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    12ac:	687b      	ldr	r3, [r7, #4]
    12ae:	69db      	ldr	r3, [r3, #28]
    12b0:	2b00      	cmp	r3, #0
    12b2:	d100      	bne.n	12b6 <MSS_UART_isr+0xd2>
    12b4:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    12b6:	687b      	ldr	r3, [r7, #4]
    12b8:	69db      	ldr	r3, [r3, #28]
    12ba:	2b00      	cmp	r3, #0
    12bc:	d018      	beq.n	12f0 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    12be:	687b      	ldr	r3, [r7, #4]
    12c0:	69db      	ldr	r3, [r3, #28]
    12c2:	6878      	ldr	r0, [r7, #4]
    12c4:	4798      	blx	r3
                }
            }
            break;
    12c6:	e016      	b.n	12f6 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    12c8:	687b      	ldr	r3, [r7, #4]
    12ca:	699b      	ldr	r3, [r3, #24]
    12cc:	2b00      	cmp	r3, #0
    12ce:	d100      	bne.n	12d2 <MSS_UART_isr+0xee>
    12d0:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    12d2:	687b      	ldr	r3, [r7, #4]
    12d4:	699b      	ldr	r3, [r3, #24]
    12d6:	2b00      	cmp	r3, #0
    12d8:	d00c      	beq.n	12f4 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    12da:	687b      	ldr	r3, [r7, #4]
    12dc:	699b      	ldr	r3, [r3, #24]
    12de:	6878      	ldr	r0, [r7, #4]
    12e0:	4798      	blx	r3
                }
            }
            break;
    12e2:	e008      	b.n	12f6 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    12e4:	be00      	bkpt	0x0000
    12e6:	e006      	b.n	12f6 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    12e8:	bf00      	nop
    12ea:	e004      	b.n	12f6 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    12ec:	bf00      	nop
    12ee:	e002      	b.n	12f6 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    12f0:	bf00      	nop
    12f2:	e000      	b.n	12f6 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    12f4:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    12f6:	f107 0710 	add.w	r7, r7, #16
    12fa:	46bd      	mov	sp, r7
    12fc:	bd80      	pop	{r7, pc}
    12fe:	bf00      	nop

00001300 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    1300:	b480      	push	{r7}
    1302:	b087      	sub	sp, #28
    1304:	af00      	add	r7, sp, #0
    1306:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1308:	687a      	ldr	r2, [r7, #4]
    130a:	f240 53d4 	movw	r3, #1492	; 0x5d4
    130e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1312:	429a      	cmp	r2, r3
    1314:	d007      	beq.n	1326 <default_tx_handler+0x26>
    1316:	687a      	ldr	r2, [r7, #4]
    1318:	f240 53ac 	movw	r3, #1452	; 0x5ac
    131c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1320:	429a      	cmp	r2, r3
    1322:	d000      	beq.n	1326 <default_tx_handler+0x26>
    1324:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    1326:	687b      	ldr	r3, [r7, #4]
    1328:	68db      	ldr	r3, [r3, #12]
    132a:	2b00      	cmp	r3, #0
    132c:	d100      	bne.n	1330 <default_tx_handler+0x30>
    132e:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    1330:	687b      	ldr	r3, [r7, #4]
    1332:	691b      	ldr	r3, [r3, #16]
    1334:	2b00      	cmp	r3, #0
    1336:	d100      	bne.n	133a <default_tx_handler+0x3a>
    1338:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    133a:	687a      	ldr	r2, [r7, #4]
    133c:	f240 53d4 	movw	r3, #1492	; 0x5d4
    1340:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1344:	429a      	cmp	r2, r3
    1346:	d006      	beq.n	1356 <default_tx_handler+0x56>
    1348:	687a      	ldr	r2, [r7, #4]
    134a:	f240 53ac 	movw	r3, #1452	; 0x5ac
    134e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1352:	429a      	cmp	r2, r3
    1354:	d152      	bne.n	13fc <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    1356:	687b      	ldr	r3, [r7, #4]
    1358:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    135a:	2b00      	cmp	r3, #0
    135c:	d04e      	beq.n	13fc <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    135e:	687b      	ldr	r3, [r7, #4]
    1360:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1362:	2b00      	cmp	r3, #0
    1364:	d04a      	beq.n	13fc <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    1366:	687b      	ldr	r3, [r7, #4]
    1368:	681b      	ldr	r3, [r3, #0]
    136a:	7d1b      	ldrb	r3, [r3, #20]
    136c:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    136e:	687b      	ldr	r3, [r7, #4]
    1370:	7a9a      	ldrb	r2, [r3, #10]
    1372:	7afb      	ldrb	r3, [r7, #11]
    1374:	ea42 0303 	orr.w	r3, r2, r3
    1378:	b2da      	uxtb	r2, r3
    137a:	687b      	ldr	r3, [r7, #4]
    137c:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    137e:	7afb      	ldrb	r3, [r7, #11]
    1380:	f003 0320 	and.w	r3, r3, #32
    1384:	2b00      	cmp	r3, #0
    1386:	d029      	beq.n	13dc <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    1388:	f04f 0310 	mov.w	r3, #16
    138c:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    138e:	687b      	ldr	r3, [r7, #4]
    1390:	691a      	ldr	r2, [r3, #16]
    1392:	687b      	ldr	r3, [r7, #4]
    1394:	695b      	ldr	r3, [r3, #20]
    1396:	ebc3 0302 	rsb	r3, r3, r2
    139a:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    139c:	697b      	ldr	r3, [r7, #20]
    139e:	2b0f      	cmp	r3, #15
    13a0:	d801      	bhi.n	13a6 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    13a2:	697b      	ldr	r3, [r7, #20]
    13a4:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    13a6:	f04f 0300 	mov.w	r3, #0
    13aa:	60fb      	str	r3, [r7, #12]
    13ac:	e012      	b.n	13d4 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    13ae:	687b      	ldr	r3, [r7, #4]
    13b0:	681b      	ldr	r3, [r3, #0]
    13b2:	687a      	ldr	r2, [r7, #4]
    13b4:	68d1      	ldr	r1, [r2, #12]
    13b6:	687a      	ldr	r2, [r7, #4]
    13b8:	6952      	ldr	r2, [r2, #20]
    13ba:	440a      	add	r2, r1
    13bc:	7812      	ldrb	r2, [r2, #0]
    13be:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    13c0:	687b      	ldr	r3, [r7, #4]
    13c2:	695b      	ldr	r3, [r3, #20]
    13c4:	f103 0201 	add.w	r2, r3, #1
    13c8:	687b      	ldr	r3, [r7, #4]
    13ca:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    13cc:	68fb      	ldr	r3, [r7, #12]
    13ce:	f103 0301 	add.w	r3, r3, #1
    13d2:	60fb      	str	r3, [r7, #12]
    13d4:	68fa      	ldr	r2, [r7, #12]
    13d6:	693b      	ldr	r3, [r7, #16]
    13d8:	429a      	cmp	r2, r3
    13da:	d3e8      	bcc.n	13ae <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    13dc:	687b      	ldr	r3, [r7, #4]
    13de:	695a      	ldr	r2, [r3, #20]
    13e0:	687b      	ldr	r3, [r7, #4]
    13e2:	691b      	ldr	r3, [r3, #16]
    13e4:	429a      	cmp	r2, r3
    13e6:	d109      	bne.n	13fc <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    13e8:	687b      	ldr	r3, [r7, #4]
    13ea:	f04f 0200 	mov.w	r2, #0
    13ee:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    13f0:	687b      	ldr	r3, [r7, #4]
    13f2:	685b      	ldr	r3, [r3, #4]
    13f4:	f04f 0200 	mov.w	r2, #0
    13f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    13fc:	f107 071c 	add.w	r7, r7, #28
    1400:	46bd      	mov	sp, r7
    1402:	bc80      	pop	{r7}
    1404:	4770      	bx	lr
    1406:	bf00      	nop

00001408 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    1408:	4668      	mov	r0, sp
    140a:	f020 0107 	bic.w	r1, r0, #7
    140e:	468d      	mov	sp, r1
    1410:	b589      	push	{r0, r3, r7, lr}
    1412:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    1414:	f240 50d4 	movw	r0, #1492	; 0x5d4
    1418:	f2c2 0000 	movt	r0, #8192	; 0x2000
    141c:	f7ff fee2 	bl	11e4 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    1420:	f04f 000a 	mov.w	r0, #10
    1424:	f7ff fd4c 	bl	ec0 <NVIC_ClearPendingIRQ>
}
    1428:	46bd      	mov	sp, r7
    142a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    142e:	4685      	mov	sp, r0
    1430:	4770      	bx	lr
    1432:	bf00      	nop

00001434 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    1434:	4668      	mov	r0, sp
    1436:	f020 0107 	bic.w	r1, r0, #7
    143a:	468d      	mov	sp, r1
    143c:	b589      	push	{r0, r3, r7, lr}
    143e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    1440:	f240 50ac 	movw	r0, #1452	; 0x5ac
    1444:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1448:	f7ff fecc 	bl	11e4 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    144c:	f04f 000b 	mov.w	r0, #11
    1450:	f7ff fd36 	bl	ec0 <NVIC_ClearPendingIRQ>
}
    1454:	46bd      	mov	sp, r7
    1456:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    145a:	4685      	mov	sp, r0
    145c:	4770      	bx	lr
    145e:	bf00      	nop

00001460 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    1460:	b480      	push	{r7}
    1462:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    1464:	46bd      	mov	sp, r7
    1466:	bc80      	pop	{r7}
    1468:	4770      	bx	lr
    146a:	bf00      	nop

0000146c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    146c:	b580      	push	{r7, lr}
    146e:	b08a      	sub	sp, #40	; 0x28
    1470:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    1472:	f647 339c 	movw	r3, #31644	; 0x7b9c
    1476:	f2c0 0300 	movt	r3, #0
    147a:	46bc      	mov	ip, r7
    147c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    147e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    1482:	f242 0300 	movw	r3, #8192	; 0x2000
    1486:	f2ce 0304 	movt	r3, #57348	; 0xe004
    148a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    148c:	ea4f 0393 	mov.w	r3, r3, lsr #2
    1490:	f003 0303 	and.w	r3, r3, #3
    1494:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1498:	f107 0228 	add.w	r2, r7, #40	; 0x28
    149c:	4413      	add	r3, r2
    149e:	f853 3c28 	ldr.w	r3, [r3, #-40]
    14a2:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    14a4:	f242 0300 	movw	r3, #8192	; 0x2000
    14a8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    14ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    14ae:	ea4f 1313 	mov.w	r3, r3, lsr #4
    14b2:	f003 0303 	and.w	r3, r3, #3
    14b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    14ba:	f107 0228 	add.w	r2, r7, #40	; 0x28
    14be:	4413      	add	r3, r2
    14c0:	f853 3c28 	ldr.w	r3, [r3, #-40]
    14c4:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    14c6:	f242 0300 	movw	r3, #8192	; 0x2000
    14ca:	f2ce 0304 	movt	r3, #57348	; 0xe004
    14ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    14d0:	ea4f 1393 	mov.w	r3, r3, lsr #6
    14d4:	f003 0303 	and.w	r3, r3, #3
    14d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    14dc:	f107 0228 	add.w	r2, r7, #40	; 0x28
    14e0:	4413      	add	r3, r2
    14e2:	f853 3c28 	ldr.w	r3, [r3, #-40]
    14e6:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    14e8:	f242 0300 	movw	r3, #8192	; 0x2000
    14ec:	f2ce 0304 	movt	r3, #57348	; 0xe004
    14f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    14f2:	ea4f 2313 	mov.w	r3, r3, lsr #8
    14f6:	f003 031f 	and.w	r3, r3, #31
    14fa:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    14fc:	f242 0300 	movw	r3, #8192	; 0x2000
    1500:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1504:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    1506:	ea4f 3353 	mov.w	r3, r3, lsr #13
    150a:	f003 0301 	and.w	r3, r3, #1
    150e:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    1510:	6a3b      	ldr	r3, [r7, #32]
    1512:	f103 0301 	add.w	r3, r3, #1
    1516:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    1518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    151a:	2b00      	cmp	r3, #0
    151c:	d003      	beq.n	1526 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    151e:	69fb      	ldr	r3, [r7, #28]
    1520:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1524:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    1526:	f000 f849 	bl	15bc <GetSystemClock>
    152a:	4602      	mov	r2, r0
    152c:	f240 0310 	movw	r3, #16
    1530:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1534:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    1536:	f240 0310 	movw	r3, #16
    153a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    153e:	681a      	ldr	r2, [r3, #0]
    1540:	693b      	ldr	r3, [r7, #16]
    1542:	fbb2 f2f3 	udiv	r2, r2, r3
    1546:	f240 0314 	movw	r3, #20
    154a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    154e:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    1550:	f240 0310 	movw	r3, #16
    1554:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1558:	681a      	ldr	r2, [r3, #0]
    155a:	697b      	ldr	r3, [r7, #20]
    155c:	fbb2 f2f3 	udiv	r2, r2, r3
    1560:	f240 0318 	movw	r3, #24
    1564:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1568:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    156a:	f240 0310 	movw	r3, #16
    156e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1572:	681a      	ldr	r2, [r3, #0]
    1574:	69bb      	ldr	r3, [r7, #24]
    1576:	fbb2 f2f3 	udiv	r2, r2, r3
    157a:	f240 031c 	movw	r3, #28
    157e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1582:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    1584:	f240 0310 	movw	r3, #16
    1588:	f2c2 0300 	movt	r3, #8192	; 0x2000
    158c:	681a      	ldr	r2, [r3, #0]
    158e:	69fb      	ldr	r3, [r7, #28]
    1590:	fbb2 f2f3 	udiv	r2, r2, r3
    1594:	f240 0320 	movw	r3, #32
    1598:	f2c2 0300 	movt	r3, #8192	; 0x2000
    159c:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    159e:	f240 0310 	movw	r3, #16
    15a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15a6:	681a      	ldr	r2, [r3, #0]
    15a8:	f240 030c 	movw	r3, #12
    15ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15b0:	601a      	str	r2, [r3, #0]
}
    15b2:	f107 0728 	add.w	r7, r7, #40	; 0x28
    15b6:	46bd      	mov	sp, r7
    15b8:	bd80      	pop	{r7, pc}
    15ba:	bf00      	nop

000015bc <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    15bc:	b480      	push	{r7}
    15be:	b08b      	sub	sp, #44	; 0x2c
    15c0:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    15c2:	f04f 0300 	mov.w	r3, #0
    15c6:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    15c8:	f640 031c 	movw	r3, #2076	; 0x81c
    15cc:	f2c6 0308 	movt	r3, #24584	; 0x6008
    15d0:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    15d2:	f240 2330 	movw	r3, #560	; 0x230
    15d6:	f2c6 0308 	movt	r3, #24584	; 0x6008
    15da:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    15dc:	68fb      	ldr	r3, [r7, #12]
    15de:	681b      	ldr	r3, [r3, #0]
    15e0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    15e4:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    15e6:	693a      	ldr	r2, [r7, #16]
    15e8:	f241 13cf 	movw	r3, #4559	; 0x11cf
    15ec:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    15f0:	429a      	cmp	r2, r3
    15f2:	d108      	bne.n	1606 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    15f4:	f64e 732c 	movw	r3, #61228	; 0xef2c
    15f8:	f2c6 0301 	movt	r3, #24577	; 0x6001
    15fc:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    15fe:	697b      	ldr	r3, [r7, #20]
    1600:	681b      	ldr	r3, [r3, #0]
    1602:	607b      	str	r3, [r7, #4]
    1604:	e03d      	b.n	1682 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    1606:	68bb      	ldr	r3, [r7, #8]
    1608:	681a      	ldr	r2, [r3, #0]
    160a:	f244 3341 	movw	r3, #17217	; 0x4341
    160e:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    1612:	429a      	cmp	r2, r3
    1614:	d135      	bne.n	1682 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    1616:	f640 0340 	movw	r3, #2112	; 0x840
    161a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    161e:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    1620:	69bb      	ldr	r3, [r7, #24]
    1622:	681b      	ldr	r3, [r3, #0]
    1624:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    1626:	69fb      	ldr	r3, [r7, #28]
    1628:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    162c:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    162e:	69fa      	ldr	r2, [r7, #28]
    1630:	f240 3300 	movw	r3, #768	; 0x300
    1634:	f2c0 0301 	movt	r3, #1
    1638:	429a      	cmp	r2, r3
    163a:	d922      	bls.n	1682 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    163c:	69fa      	ldr	r2, [r7, #28]
    163e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1642:	f2c0 0301 	movt	r3, #1
    1646:	429a      	cmp	r2, r3
    1648:	d808      	bhi.n	165c <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    164a:	f241 632c 	movw	r3, #5676	; 0x162c
    164e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    1652:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    1654:	6a3b      	ldr	r3, [r7, #32]
    1656:	681b      	ldr	r3, [r3, #0]
    1658:	607b      	str	r3, [r7, #4]
    165a:	e012      	b.n	1682 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    165c:	69fa      	ldr	r2, [r7, #28]
    165e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1662:	f2c0 0302 	movt	r3, #2
    1666:	429a      	cmp	r2, r3
    1668:	d808      	bhi.n	167c <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    166a:	f641 63ac 	movw	r3, #7852	; 0x1eac
    166e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    1672:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    1674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1676:	681b      	ldr	r3, [r3, #0]
    1678:	607b      	str	r3, [r7, #4]
    167a:	e002      	b.n	1682 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    167c:	f04f 0300 	mov.w	r3, #0
    1680:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    1682:	687b      	ldr	r3, [r7, #4]
    1684:	2b00      	cmp	r3, #0
    1686:	d105      	bne.n	1694 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    1688:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    168a:	f647 0340 	movw	r3, #30784	; 0x7840
    168e:	f2c0 137d 	movt	r3, #381	; 0x17d
    1692:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    1694:	687b      	ldr	r3, [r7, #4]
}
    1696:	4618      	mov	r0, r3
    1698:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    169c:	46bd      	mov	sp, r7
    169e:	bc80      	pop	{r7}
    16a0:	4770      	bx	lr
    16a2:	bf00      	nop

000016a4 <__aeabi_drsub>:
    16a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    16a8:	e002      	b.n	16b0 <__adddf3>
    16aa:	bf00      	nop

000016ac <__aeabi_dsub>:
    16ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000016b0 <__adddf3>:
    16b0:	b530      	push	{r4, r5, lr}
    16b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
    16b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
    16ba:	ea94 0f05 	teq	r4, r5
    16be:	bf08      	it	eq
    16c0:	ea90 0f02 	teqeq	r0, r2
    16c4:	bf1f      	itttt	ne
    16c6:	ea54 0c00 	orrsne.w	ip, r4, r0
    16ca:	ea55 0c02 	orrsne.w	ip, r5, r2
    16ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    16d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    16d6:	f000 80e2 	beq.w	189e <__adddf3+0x1ee>
    16da:	ea4f 5454 	mov.w	r4, r4, lsr #21
    16de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    16e2:	bfb8      	it	lt
    16e4:	426d      	neglt	r5, r5
    16e6:	dd0c      	ble.n	1702 <__adddf3+0x52>
    16e8:	442c      	add	r4, r5
    16ea:	ea80 0202 	eor.w	r2, r0, r2
    16ee:	ea81 0303 	eor.w	r3, r1, r3
    16f2:	ea82 0000 	eor.w	r0, r2, r0
    16f6:	ea83 0101 	eor.w	r1, r3, r1
    16fa:	ea80 0202 	eor.w	r2, r0, r2
    16fe:	ea81 0303 	eor.w	r3, r1, r3
    1702:	2d36      	cmp	r5, #54	; 0x36
    1704:	bf88      	it	hi
    1706:	bd30      	pophi	{r4, r5, pc}
    1708:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    170c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    1710:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    1714:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    1718:	d002      	beq.n	1720 <__adddf3+0x70>
    171a:	4240      	negs	r0, r0
    171c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    1720:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    1724:	ea4f 3303 	mov.w	r3, r3, lsl #12
    1728:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    172c:	d002      	beq.n	1734 <__adddf3+0x84>
    172e:	4252      	negs	r2, r2
    1730:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    1734:	ea94 0f05 	teq	r4, r5
    1738:	f000 80a7 	beq.w	188a <__adddf3+0x1da>
    173c:	f1a4 0401 	sub.w	r4, r4, #1
    1740:	f1d5 0e20 	rsbs	lr, r5, #32
    1744:	db0d      	blt.n	1762 <__adddf3+0xb2>
    1746:	fa02 fc0e 	lsl.w	ip, r2, lr
    174a:	fa22 f205 	lsr.w	r2, r2, r5
    174e:	1880      	adds	r0, r0, r2
    1750:	f141 0100 	adc.w	r1, r1, #0
    1754:	fa03 f20e 	lsl.w	r2, r3, lr
    1758:	1880      	adds	r0, r0, r2
    175a:	fa43 f305 	asr.w	r3, r3, r5
    175e:	4159      	adcs	r1, r3
    1760:	e00e      	b.n	1780 <__adddf3+0xd0>
    1762:	f1a5 0520 	sub.w	r5, r5, #32
    1766:	f10e 0e20 	add.w	lr, lr, #32
    176a:	2a01      	cmp	r2, #1
    176c:	fa03 fc0e 	lsl.w	ip, r3, lr
    1770:	bf28      	it	cs
    1772:	f04c 0c02 	orrcs.w	ip, ip, #2
    1776:	fa43 f305 	asr.w	r3, r3, r5
    177a:	18c0      	adds	r0, r0, r3
    177c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    1780:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    1784:	d507      	bpl.n	1796 <__adddf3+0xe6>
    1786:	f04f 0e00 	mov.w	lr, #0
    178a:	f1dc 0c00 	rsbs	ip, ip, #0
    178e:	eb7e 0000 	sbcs.w	r0, lr, r0
    1792:	eb6e 0101 	sbc.w	r1, lr, r1
    1796:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    179a:	d31b      	bcc.n	17d4 <__adddf3+0x124>
    179c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    17a0:	d30c      	bcc.n	17bc <__adddf3+0x10c>
    17a2:	0849      	lsrs	r1, r1, #1
    17a4:	ea5f 0030 	movs.w	r0, r0, rrx
    17a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
    17ac:	f104 0401 	add.w	r4, r4, #1
    17b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
    17b4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    17b8:	f080 809a 	bcs.w	18f0 <__adddf3+0x240>
    17bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    17c0:	bf08      	it	eq
    17c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    17c6:	f150 0000 	adcs.w	r0, r0, #0
    17ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    17ce:	ea41 0105 	orr.w	r1, r1, r5
    17d2:	bd30      	pop	{r4, r5, pc}
    17d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    17d8:	4140      	adcs	r0, r0
    17da:	eb41 0101 	adc.w	r1, r1, r1
    17de:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    17e2:	f1a4 0401 	sub.w	r4, r4, #1
    17e6:	d1e9      	bne.n	17bc <__adddf3+0x10c>
    17e8:	f091 0f00 	teq	r1, #0
    17ec:	bf04      	itt	eq
    17ee:	4601      	moveq	r1, r0
    17f0:	2000      	moveq	r0, #0
    17f2:	fab1 f381 	clz	r3, r1
    17f6:	bf08      	it	eq
    17f8:	3320      	addeq	r3, #32
    17fa:	f1a3 030b 	sub.w	r3, r3, #11
    17fe:	f1b3 0220 	subs.w	r2, r3, #32
    1802:	da0c      	bge.n	181e <__adddf3+0x16e>
    1804:	320c      	adds	r2, #12
    1806:	dd08      	ble.n	181a <__adddf3+0x16a>
    1808:	f102 0c14 	add.w	ip, r2, #20
    180c:	f1c2 020c 	rsb	r2, r2, #12
    1810:	fa01 f00c 	lsl.w	r0, r1, ip
    1814:	fa21 f102 	lsr.w	r1, r1, r2
    1818:	e00c      	b.n	1834 <__adddf3+0x184>
    181a:	f102 0214 	add.w	r2, r2, #20
    181e:	bfd8      	it	le
    1820:	f1c2 0c20 	rsble	ip, r2, #32
    1824:	fa01 f102 	lsl.w	r1, r1, r2
    1828:	fa20 fc0c 	lsr.w	ip, r0, ip
    182c:	bfdc      	itt	le
    182e:	ea41 010c 	orrle.w	r1, r1, ip
    1832:	4090      	lslle	r0, r2
    1834:	1ae4      	subs	r4, r4, r3
    1836:	bfa2      	ittt	ge
    1838:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    183c:	4329      	orrge	r1, r5
    183e:	bd30      	popge	{r4, r5, pc}
    1840:	ea6f 0404 	mvn.w	r4, r4
    1844:	3c1f      	subs	r4, #31
    1846:	da1c      	bge.n	1882 <__adddf3+0x1d2>
    1848:	340c      	adds	r4, #12
    184a:	dc0e      	bgt.n	186a <__adddf3+0x1ba>
    184c:	f104 0414 	add.w	r4, r4, #20
    1850:	f1c4 0220 	rsb	r2, r4, #32
    1854:	fa20 f004 	lsr.w	r0, r0, r4
    1858:	fa01 f302 	lsl.w	r3, r1, r2
    185c:	ea40 0003 	orr.w	r0, r0, r3
    1860:	fa21 f304 	lsr.w	r3, r1, r4
    1864:	ea45 0103 	orr.w	r1, r5, r3
    1868:	bd30      	pop	{r4, r5, pc}
    186a:	f1c4 040c 	rsb	r4, r4, #12
    186e:	f1c4 0220 	rsb	r2, r4, #32
    1872:	fa20 f002 	lsr.w	r0, r0, r2
    1876:	fa01 f304 	lsl.w	r3, r1, r4
    187a:	ea40 0003 	orr.w	r0, r0, r3
    187e:	4629      	mov	r1, r5
    1880:	bd30      	pop	{r4, r5, pc}
    1882:	fa21 f004 	lsr.w	r0, r1, r4
    1886:	4629      	mov	r1, r5
    1888:	bd30      	pop	{r4, r5, pc}
    188a:	f094 0f00 	teq	r4, #0
    188e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    1892:	bf06      	itte	eq
    1894:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    1898:	3401      	addeq	r4, #1
    189a:	3d01      	subne	r5, #1
    189c:	e74e      	b.n	173c <__adddf3+0x8c>
    189e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    18a2:	bf18      	it	ne
    18a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    18a8:	d029      	beq.n	18fe <__adddf3+0x24e>
    18aa:	ea94 0f05 	teq	r4, r5
    18ae:	bf08      	it	eq
    18b0:	ea90 0f02 	teqeq	r0, r2
    18b4:	d005      	beq.n	18c2 <__adddf3+0x212>
    18b6:	ea54 0c00 	orrs.w	ip, r4, r0
    18ba:	bf04      	itt	eq
    18bc:	4619      	moveq	r1, r3
    18be:	4610      	moveq	r0, r2
    18c0:	bd30      	pop	{r4, r5, pc}
    18c2:	ea91 0f03 	teq	r1, r3
    18c6:	bf1e      	ittt	ne
    18c8:	2100      	movne	r1, #0
    18ca:	2000      	movne	r0, #0
    18cc:	bd30      	popne	{r4, r5, pc}
    18ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    18d2:	d105      	bne.n	18e0 <__adddf3+0x230>
    18d4:	0040      	lsls	r0, r0, #1
    18d6:	4149      	adcs	r1, r1
    18d8:	bf28      	it	cs
    18da:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    18de:	bd30      	pop	{r4, r5, pc}
    18e0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    18e4:	bf3c      	itt	cc
    18e6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    18ea:	bd30      	popcc	{r4, r5, pc}
    18ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    18f0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    18f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    18f8:	f04f 0000 	mov.w	r0, #0
    18fc:	bd30      	pop	{r4, r5, pc}
    18fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    1902:	bf1a      	itte	ne
    1904:	4619      	movne	r1, r3
    1906:	4610      	movne	r0, r2
    1908:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    190c:	bf1c      	itt	ne
    190e:	460b      	movne	r3, r1
    1910:	4602      	movne	r2, r0
    1912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    1916:	bf06      	itte	eq
    1918:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    191c:	ea91 0f03 	teqeq	r1, r3
    1920:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    1924:	bd30      	pop	{r4, r5, pc}
    1926:	bf00      	nop

00001928 <__aeabi_ui2d>:
    1928:	f090 0f00 	teq	r0, #0
    192c:	bf04      	itt	eq
    192e:	2100      	moveq	r1, #0
    1930:	4770      	bxeq	lr
    1932:	b530      	push	{r4, r5, lr}
    1934:	f44f 6480 	mov.w	r4, #1024	; 0x400
    1938:	f104 0432 	add.w	r4, r4, #50	; 0x32
    193c:	f04f 0500 	mov.w	r5, #0
    1940:	f04f 0100 	mov.w	r1, #0
    1944:	e750      	b.n	17e8 <__adddf3+0x138>
    1946:	bf00      	nop

00001948 <__aeabi_i2d>:
    1948:	f090 0f00 	teq	r0, #0
    194c:	bf04      	itt	eq
    194e:	2100      	moveq	r1, #0
    1950:	4770      	bxeq	lr
    1952:	b530      	push	{r4, r5, lr}
    1954:	f44f 6480 	mov.w	r4, #1024	; 0x400
    1958:	f104 0432 	add.w	r4, r4, #50	; 0x32
    195c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    1960:	bf48      	it	mi
    1962:	4240      	negmi	r0, r0
    1964:	f04f 0100 	mov.w	r1, #0
    1968:	e73e      	b.n	17e8 <__adddf3+0x138>
    196a:	bf00      	nop

0000196c <__aeabi_f2d>:
    196c:	0042      	lsls	r2, r0, #1
    196e:	ea4f 01e2 	mov.w	r1, r2, asr #3
    1972:	ea4f 0131 	mov.w	r1, r1, rrx
    1976:	ea4f 7002 	mov.w	r0, r2, lsl #28
    197a:	bf1f      	itttt	ne
    197c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    1980:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    1984:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    1988:	4770      	bxne	lr
    198a:	f092 0f00 	teq	r2, #0
    198e:	bf14      	ite	ne
    1990:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    1994:	4770      	bxeq	lr
    1996:	b530      	push	{r4, r5, lr}
    1998:	f44f 7460 	mov.w	r4, #896	; 0x380
    199c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    19a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    19a4:	e720      	b.n	17e8 <__adddf3+0x138>
    19a6:	bf00      	nop

000019a8 <__aeabi_ul2d>:
    19a8:	ea50 0201 	orrs.w	r2, r0, r1
    19ac:	bf08      	it	eq
    19ae:	4770      	bxeq	lr
    19b0:	b530      	push	{r4, r5, lr}
    19b2:	f04f 0500 	mov.w	r5, #0
    19b6:	e00a      	b.n	19ce <__aeabi_l2d+0x16>

000019b8 <__aeabi_l2d>:
    19b8:	ea50 0201 	orrs.w	r2, r0, r1
    19bc:	bf08      	it	eq
    19be:	4770      	bxeq	lr
    19c0:	b530      	push	{r4, r5, lr}
    19c2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    19c6:	d502      	bpl.n	19ce <__aeabi_l2d+0x16>
    19c8:	4240      	negs	r0, r0
    19ca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    19ce:	f44f 6480 	mov.w	r4, #1024	; 0x400
    19d2:	f104 0432 	add.w	r4, r4, #50	; 0x32
    19d6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    19da:	f43f aedc 	beq.w	1796 <__adddf3+0xe6>
    19de:	f04f 0203 	mov.w	r2, #3
    19e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    19e6:	bf18      	it	ne
    19e8:	3203      	addne	r2, #3
    19ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    19ee:	bf18      	it	ne
    19f0:	3203      	addne	r2, #3
    19f2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    19f6:	f1c2 0320 	rsb	r3, r2, #32
    19fa:	fa00 fc03 	lsl.w	ip, r0, r3
    19fe:	fa20 f002 	lsr.w	r0, r0, r2
    1a02:	fa01 fe03 	lsl.w	lr, r1, r3
    1a06:	ea40 000e 	orr.w	r0, r0, lr
    1a0a:	fa21 f102 	lsr.w	r1, r1, r2
    1a0e:	4414      	add	r4, r2
    1a10:	e6c1      	b.n	1796 <__adddf3+0xe6>
    1a12:	bf00      	nop

00001a14 <__aeabi_dmul>:
    1a14:	b570      	push	{r4, r5, r6, lr}
    1a16:	f04f 0cff 	mov.w	ip, #255	; 0xff
    1a1a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    1a1e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    1a22:	bf1d      	ittte	ne
    1a24:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    1a28:	ea94 0f0c 	teqne	r4, ip
    1a2c:	ea95 0f0c 	teqne	r5, ip
    1a30:	f000 f8de 	bleq	1bf0 <__aeabi_dmul+0x1dc>
    1a34:	442c      	add	r4, r5
    1a36:	ea81 0603 	eor.w	r6, r1, r3
    1a3a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    1a3e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    1a42:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    1a46:	bf18      	it	ne
    1a48:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    1a4c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    1a50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    1a54:	d038      	beq.n	1ac8 <__aeabi_dmul+0xb4>
    1a56:	fba0 ce02 	umull	ip, lr, r0, r2
    1a5a:	f04f 0500 	mov.w	r5, #0
    1a5e:	fbe1 e502 	umlal	lr, r5, r1, r2
    1a62:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    1a66:	fbe0 e503 	umlal	lr, r5, r0, r3
    1a6a:	f04f 0600 	mov.w	r6, #0
    1a6e:	fbe1 5603 	umlal	r5, r6, r1, r3
    1a72:	f09c 0f00 	teq	ip, #0
    1a76:	bf18      	it	ne
    1a78:	f04e 0e01 	orrne.w	lr, lr, #1
    1a7c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    1a80:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    1a84:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    1a88:	d204      	bcs.n	1a94 <__aeabi_dmul+0x80>
    1a8a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    1a8e:	416d      	adcs	r5, r5
    1a90:	eb46 0606 	adc.w	r6, r6, r6
    1a94:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    1a98:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    1a9c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    1aa0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    1aa4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    1aa8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    1aac:	bf88      	it	hi
    1aae:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    1ab2:	d81e      	bhi.n	1af2 <__aeabi_dmul+0xde>
    1ab4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    1ab8:	bf08      	it	eq
    1aba:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    1abe:	f150 0000 	adcs.w	r0, r0, #0
    1ac2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    1ac6:	bd70      	pop	{r4, r5, r6, pc}
    1ac8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    1acc:	ea46 0101 	orr.w	r1, r6, r1
    1ad0:	ea40 0002 	orr.w	r0, r0, r2
    1ad4:	ea81 0103 	eor.w	r1, r1, r3
    1ad8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    1adc:	bfc2      	ittt	gt
    1ade:	ebd4 050c 	rsbsgt	r5, r4, ip
    1ae2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    1ae6:	bd70      	popgt	{r4, r5, r6, pc}
    1ae8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    1aec:	f04f 0e00 	mov.w	lr, #0
    1af0:	3c01      	subs	r4, #1
    1af2:	f300 80ab 	bgt.w	1c4c <__aeabi_dmul+0x238>
    1af6:	f114 0f36 	cmn.w	r4, #54	; 0x36
    1afa:	bfde      	ittt	le
    1afc:	2000      	movle	r0, #0
    1afe:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    1b02:	bd70      	pople	{r4, r5, r6, pc}
    1b04:	f1c4 0400 	rsb	r4, r4, #0
    1b08:	3c20      	subs	r4, #32
    1b0a:	da35      	bge.n	1b78 <__aeabi_dmul+0x164>
    1b0c:	340c      	adds	r4, #12
    1b0e:	dc1b      	bgt.n	1b48 <__aeabi_dmul+0x134>
    1b10:	f104 0414 	add.w	r4, r4, #20
    1b14:	f1c4 0520 	rsb	r5, r4, #32
    1b18:	fa00 f305 	lsl.w	r3, r0, r5
    1b1c:	fa20 f004 	lsr.w	r0, r0, r4
    1b20:	fa01 f205 	lsl.w	r2, r1, r5
    1b24:	ea40 0002 	orr.w	r0, r0, r2
    1b28:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    1b2c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    1b30:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    1b34:	fa21 f604 	lsr.w	r6, r1, r4
    1b38:	eb42 0106 	adc.w	r1, r2, r6
    1b3c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    1b40:	bf08      	it	eq
    1b42:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    1b46:	bd70      	pop	{r4, r5, r6, pc}
    1b48:	f1c4 040c 	rsb	r4, r4, #12
    1b4c:	f1c4 0520 	rsb	r5, r4, #32
    1b50:	fa00 f304 	lsl.w	r3, r0, r4
    1b54:	fa20 f005 	lsr.w	r0, r0, r5
    1b58:	fa01 f204 	lsl.w	r2, r1, r4
    1b5c:	ea40 0002 	orr.w	r0, r0, r2
    1b60:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    1b64:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    1b68:	f141 0100 	adc.w	r1, r1, #0
    1b6c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    1b70:	bf08      	it	eq
    1b72:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    1b76:	bd70      	pop	{r4, r5, r6, pc}
    1b78:	f1c4 0520 	rsb	r5, r4, #32
    1b7c:	fa00 f205 	lsl.w	r2, r0, r5
    1b80:	ea4e 0e02 	orr.w	lr, lr, r2
    1b84:	fa20 f304 	lsr.w	r3, r0, r4
    1b88:	fa01 f205 	lsl.w	r2, r1, r5
    1b8c:	ea43 0302 	orr.w	r3, r3, r2
    1b90:	fa21 f004 	lsr.w	r0, r1, r4
    1b94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    1b98:	fa21 f204 	lsr.w	r2, r1, r4
    1b9c:	ea20 0002 	bic.w	r0, r0, r2
    1ba0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    1ba4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    1ba8:	bf08      	it	eq
    1baa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    1bae:	bd70      	pop	{r4, r5, r6, pc}
    1bb0:	f094 0f00 	teq	r4, #0
    1bb4:	d10f      	bne.n	1bd6 <__aeabi_dmul+0x1c2>
    1bb6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    1bba:	0040      	lsls	r0, r0, #1
    1bbc:	eb41 0101 	adc.w	r1, r1, r1
    1bc0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    1bc4:	bf08      	it	eq
    1bc6:	3c01      	subeq	r4, #1
    1bc8:	d0f7      	beq.n	1bba <__aeabi_dmul+0x1a6>
    1bca:	ea41 0106 	orr.w	r1, r1, r6
    1bce:	f095 0f00 	teq	r5, #0
    1bd2:	bf18      	it	ne
    1bd4:	4770      	bxne	lr
    1bd6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    1bda:	0052      	lsls	r2, r2, #1
    1bdc:	eb43 0303 	adc.w	r3, r3, r3
    1be0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    1be4:	bf08      	it	eq
    1be6:	3d01      	subeq	r5, #1
    1be8:	d0f7      	beq.n	1bda <__aeabi_dmul+0x1c6>
    1bea:	ea43 0306 	orr.w	r3, r3, r6
    1bee:	4770      	bx	lr
    1bf0:	ea94 0f0c 	teq	r4, ip
    1bf4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    1bf8:	bf18      	it	ne
    1bfa:	ea95 0f0c 	teqne	r5, ip
    1bfe:	d00c      	beq.n	1c1a <__aeabi_dmul+0x206>
    1c00:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    1c04:	bf18      	it	ne
    1c06:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    1c0a:	d1d1      	bne.n	1bb0 <__aeabi_dmul+0x19c>
    1c0c:	ea81 0103 	eor.w	r1, r1, r3
    1c10:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    1c14:	f04f 0000 	mov.w	r0, #0
    1c18:	bd70      	pop	{r4, r5, r6, pc}
    1c1a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    1c1e:	bf06      	itte	eq
    1c20:	4610      	moveq	r0, r2
    1c22:	4619      	moveq	r1, r3
    1c24:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    1c28:	d019      	beq.n	1c5e <__aeabi_dmul+0x24a>
    1c2a:	ea94 0f0c 	teq	r4, ip
    1c2e:	d102      	bne.n	1c36 <__aeabi_dmul+0x222>
    1c30:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    1c34:	d113      	bne.n	1c5e <__aeabi_dmul+0x24a>
    1c36:	ea95 0f0c 	teq	r5, ip
    1c3a:	d105      	bne.n	1c48 <__aeabi_dmul+0x234>
    1c3c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    1c40:	bf1c      	itt	ne
    1c42:	4610      	movne	r0, r2
    1c44:	4619      	movne	r1, r3
    1c46:	d10a      	bne.n	1c5e <__aeabi_dmul+0x24a>
    1c48:	ea81 0103 	eor.w	r1, r1, r3
    1c4c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    1c50:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    1c54:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    1c58:	f04f 0000 	mov.w	r0, #0
    1c5c:	bd70      	pop	{r4, r5, r6, pc}
    1c5e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    1c62:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    1c66:	bd70      	pop	{r4, r5, r6, pc}

00001c68 <__aeabi_ddiv>:
    1c68:	b570      	push	{r4, r5, r6, lr}
    1c6a:	f04f 0cff 	mov.w	ip, #255	; 0xff
    1c6e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    1c72:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    1c76:	bf1d      	ittte	ne
    1c78:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    1c7c:	ea94 0f0c 	teqne	r4, ip
    1c80:	ea95 0f0c 	teqne	r5, ip
    1c84:	f000 f8a7 	bleq	1dd6 <__aeabi_ddiv+0x16e>
    1c88:	eba4 0405 	sub.w	r4, r4, r5
    1c8c:	ea81 0e03 	eor.w	lr, r1, r3
    1c90:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    1c94:	ea4f 3101 	mov.w	r1, r1, lsl #12
    1c98:	f000 8088 	beq.w	1dac <__aeabi_ddiv+0x144>
    1c9c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    1ca0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    1ca4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    1ca8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    1cac:	ea4f 2202 	mov.w	r2, r2, lsl #8
    1cb0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    1cb4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    1cb8:	ea4f 2600 	mov.w	r6, r0, lsl #8
    1cbc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    1cc0:	429d      	cmp	r5, r3
    1cc2:	bf08      	it	eq
    1cc4:	4296      	cmpeq	r6, r2
    1cc6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    1cca:	f504 7440 	add.w	r4, r4, #768	; 0x300
    1cce:	d202      	bcs.n	1cd6 <__aeabi_ddiv+0x6e>
    1cd0:	085b      	lsrs	r3, r3, #1
    1cd2:	ea4f 0232 	mov.w	r2, r2, rrx
    1cd6:	1ab6      	subs	r6, r6, r2
    1cd8:	eb65 0503 	sbc.w	r5, r5, r3
    1cdc:	085b      	lsrs	r3, r3, #1
    1cde:	ea4f 0232 	mov.w	r2, r2, rrx
    1ce2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    1ce6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    1cea:	ebb6 0e02 	subs.w	lr, r6, r2
    1cee:	eb75 0e03 	sbcs.w	lr, r5, r3
    1cf2:	bf22      	ittt	cs
    1cf4:	1ab6      	subcs	r6, r6, r2
    1cf6:	4675      	movcs	r5, lr
    1cf8:	ea40 000c 	orrcs.w	r0, r0, ip
    1cfc:	085b      	lsrs	r3, r3, #1
    1cfe:	ea4f 0232 	mov.w	r2, r2, rrx
    1d02:	ebb6 0e02 	subs.w	lr, r6, r2
    1d06:	eb75 0e03 	sbcs.w	lr, r5, r3
    1d0a:	bf22      	ittt	cs
    1d0c:	1ab6      	subcs	r6, r6, r2
    1d0e:	4675      	movcs	r5, lr
    1d10:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    1d14:	085b      	lsrs	r3, r3, #1
    1d16:	ea4f 0232 	mov.w	r2, r2, rrx
    1d1a:	ebb6 0e02 	subs.w	lr, r6, r2
    1d1e:	eb75 0e03 	sbcs.w	lr, r5, r3
    1d22:	bf22      	ittt	cs
    1d24:	1ab6      	subcs	r6, r6, r2
    1d26:	4675      	movcs	r5, lr
    1d28:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    1d2c:	085b      	lsrs	r3, r3, #1
    1d2e:	ea4f 0232 	mov.w	r2, r2, rrx
    1d32:	ebb6 0e02 	subs.w	lr, r6, r2
    1d36:	eb75 0e03 	sbcs.w	lr, r5, r3
    1d3a:	bf22      	ittt	cs
    1d3c:	1ab6      	subcs	r6, r6, r2
    1d3e:	4675      	movcs	r5, lr
    1d40:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    1d44:	ea55 0e06 	orrs.w	lr, r5, r6
    1d48:	d018      	beq.n	1d7c <__aeabi_ddiv+0x114>
    1d4a:	ea4f 1505 	mov.w	r5, r5, lsl #4
    1d4e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    1d52:	ea4f 1606 	mov.w	r6, r6, lsl #4
    1d56:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1d5a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    1d5e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    1d62:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    1d66:	d1c0      	bne.n	1cea <__aeabi_ddiv+0x82>
    1d68:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    1d6c:	d10b      	bne.n	1d86 <__aeabi_ddiv+0x11e>
    1d6e:	ea41 0100 	orr.w	r1, r1, r0
    1d72:	f04f 0000 	mov.w	r0, #0
    1d76:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    1d7a:	e7b6      	b.n	1cea <__aeabi_ddiv+0x82>
    1d7c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    1d80:	bf04      	itt	eq
    1d82:	4301      	orreq	r1, r0
    1d84:	2000      	moveq	r0, #0
    1d86:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    1d8a:	bf88      	it	hi
    1d8c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    1d90:	f63f aeaf 	bhi.w	1af2 <__aeabi_dmul+0xde>
    1d94:	ebb5 0c03 	subs.w	ip, r5, r3
    1d98:	bf04      	itt	eq
    1d9a:	ebb6 0c02 	subseq.w	ip, r6, r2
    1d9e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    1da2:	f150 0000 	adcs.w	r0, r0, #0
    1da6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    1daa:	bd70      	pop	{r4, r5, r6, pc}
    1dac:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    1db0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    1db4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    1db8:	bfc2      	ittt	gt
    1dba:	ebd4 050c 	rsbsgt	r5, r4, ip
    1dbe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    1dc2:	bd70      	popgt	{r4, r5, r6, pc}
    1dc4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    1dc8:	f04f 0e00 	mov.w	lr, #0
    1dcc:	3c01      	subs	r4, #1
    1dce:	e690      	b.n	1af2 <__aeabi_dmul+0xde>
    1dd0:	ea45 0e06 	orr.w	lr, r5, r6
    1dd4:	e68d      	b.n	1af2 <__aeabi_dmul+0xde>
    1dd6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    1dda:	ea94 0f0c 	teq	r4, ip
    1dde:	bf08      	it	eq
    1de0:	ea95 0f0c 	teqeq	r5, ip
    1de4:	f43f af3b 	beq.w	1c5e <__aeabi_dmul+0x24a>
    1de8:	ea94 0f0c 	teq	r4, ip
    1dec:	d10a      	bne.n	1e04 <__aeabi_ddiv+0x19c>
    1dee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    1df2:	f47f af34 	bne.w	1c5e <__aeabi_dmul+0x24a>
    1df6:	ea95 0f0c 	teq	r5, ip
    1dfa:	f47f af25 	bne.w	1c48 <__aeabi_dmul+0x234>
    1dfe:	4610      	mov	r0, r2
    1e00:	4619      	mov	r1, r3
    1e02:	e72c      	b.n	1c5e <__aeabi_dmul+0x24a>
    1e04:	ea95 0f0c 	teq	r5, ip
    1e08:	d106      	bne.n	1e18 <__aeabi_ddiv+0x1b0>
    1e0a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    1e0e:	f43f aefd 	beq.w	1c0c <__aeabi_dmul+0x1f8>
    1e12:	4610      	mov	r0, r2
    1e14:	4619      	mov	r1, r3
    1e16:	e722      	b.n	1c5e <__aeabi_dmul+0x24a>
    1e18:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    1e1c:	bf18      	it	ne
    1e1e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    1e22:	f47f aec5 	bne.w	1bb0 <__aeabi_dmul+0x19c>
    1e26:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    1e2a:	f47f af0d 	bne.w	1c48 <__aeabi_dmul+0x234>
    1e2e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    1e32:	f47f aeeb 	bne.w	1c0c <__aeabi_dmul+0x1f8>
    1e36:	e712      	b.n	1c5e <__aeabi_dmul+0x24a>

00001e38 <__gedf2>:
    1e38:	f04f 3cff 	mov.w	ip, #4294967295
    1e3c:	e006      	b.n	1e4c <__cmpdf2+0x4>
    1e3e:	bf00      	nop

00001e40 <__ledf2>:
    1e40:	f04f 0c01 	mov.w	ip, #1
    1e44:	e002      	b.n	1e4c <__cmpdf2+0x4>
    1e46:	bf00      	nop

00001e48 <__cmpdf2>:
    1e48:	f04f 0c01 	mov.w	ip, #1
    1e4c:	f84d cd04 	str.w	ip, [sp, #-4]!
    1e50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    1e54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    1e58:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    1e5c:	bf18      	it	ne
    1e5e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    1e62:	d01b      	beq.n	1e9c <__cmpdf2+0x54>
    1e64:	b001      	add	sp, #4
    1e66:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    1e6a:	bf0c      	ite	eq
    1e6c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    1e70:	ea91 0f03 	teqne	r1, r3
    1e74:	bf02      	ittt	eq
    1e76:	ea90 0f02 	teqeq	r0, r2
    1e7a:	2000      	moveq	r0, #0
    1e7c:	4770      	bxeq	lr
    1e7e:	f110 0f00 	cmn.w	r0, #0
    1e82:	ea91 0f03 	teq	r1, r3
    1e86:	bf58      	it	pl
    1e88:	4299      	cmppl	r1, r3
    1e8a:	bf08      	it	eq
    1e8c:	4290      	cmpeq	r0, r2
    1e8e:	bf2c      	ite	cs
    1e90:	17d8      	asrcs	r0, r3, #31
    1e92:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    1e96:	f040 0001 	orr.w	r0, r0, #1
    1e9a:	4770      	bx	lr
    1e9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    1ea0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    1ea4:	d102      	bne.n	1eac <__cmpdf2+0x64>
    1ea6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    1eaa:	d107      	bne.n	1ebc <__cmpdf2+0x74>
    1eac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    1eb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    1eb4:	d1d6      	bne.n	1e64 <__cmpdf2+0x1c>
    1eb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    1eba:	d0d3      	beq.n	1e64 <__cmpdf2+0x1c>
    1ebc:	f85d 0b04 	ldr.w	r0, [sp], #4
    1ec0:	4770      	bx	lr
    1ec2:	bf00      	nop

00001ec4 <__aeabi_cdrcmple>:
    1ec4:	4684      	mov	ip, r0
    1ec6:	4610      	mov	r0, r2
    1ec8:	4662      	mov	r2, ip
    1eca:	468c      	mov	ip, r1
    1ecc:	4619      	mov	r1, r3
    1ece:	4663      	mov	r3, ip
    1ed0:	e000      	b.n	1ed4 <__aeabi_cdcmpeq>
    1ed2:	bf00      	nop

00001ed4 <__aeabi_cdcmpeq>:
    1ed4:	b501      	push	{r0, lr}
    1ed6:	f7ff ffb7 	bl	1e48 <__cmpdf2>
    1eda:	2800      	cmp	r0, #0
    1edc:	bf48      	it	mi
    1ede:	f110 0f00 	cmnmi.w	r0, #0
    1ee2:	bd01      	pop	{r0, pc}

00001ee4 <__aeabi_dcmpeq>:
    1ee4:	f84d ed08 	str.w	lr, [sp, #-8]!
    1ee8:	f7ff fff4 	bl	1ed4 <__aeabi_cdcmpeq>
    1eec:	bf0c      	ite	eq
    1eee:	2001      	moveq	r0, #1
    1ef0:	2000      	movne	r0, #0
    1ef2:	f85d fb08 	ldr.w	pc, [sp], #8
    1ef6:	bf00      	nop

00001ef8 <__aeabi_dcmplt>:
    1ef8:	f84d ed08 	str.w	lr, [sp, #-8]!
    1efc:	f7ff ffea 	bl	1ed4 <__aeabi_cdcmpeq>
    1f00:	bf34      	ite	cc
    1f02:	2001      	movcc	r0, #1
    1f04:	2000      	movcs	r0, #0
    1f06:	f85d fb08 	ldr.w	pc, [sp], #8
    1f0a:	bf00      	nop

00001f0c <__aeabi_dcmple>:
    1f0c:	f84d ed08 	str.w	lr, [sp, #-8]!
    1f10:	f7ff ffe0 	bl	1ed4 <__aeabi_cdcmpeq>
    1f14:	bf94      	ite	ls
    1f16:	2001      	movls	r0, #1
    1f18:	2000      	movhi	r0, #0
    1f1a:	f85d fb08 	ldr.w	pc, [sp], #8
    1f1e:	bf00      	nop

00001f20 <__aeabi_dcmpge>:
    1f20:	f84d ed08 	str.w	lr, [sp, #-8]!
    1f24:	f7ff ffce 	bl	1ec4 <__aeabi_cdrcmple>
    1f28:	bf94      	ite	ls
    1f2a:	2001      	movls	r0, #1
    1f2c:	2000      	movhi	r0, #0
    1f2e:	f85d fb08 	ldr.w	pc, [sp], #8
    1f32:	bf00      	nop

00001f34 <__aeabi_dcmpgt>:
    1f34:	f84d ed08 	str.w	lr, [sp, #-8]!
    1f38:	f7ff ffc4 	bl	1ec4 <__aeabi_cdrcmple>
    1f3c:	bf34      	ite	cc
    1f3e:	2001      	movcc	r0, #1
    1f40:	2000      	movcs	r0, #0
    1f42:	f85d fb08 	ldr.w	pc, [sp], #8
    1f46:	bf00      	nop

00001f48 <__aeabi_d2uiz>:
    1f48:	004a      	lsls	r2, r1, #1
    1f4a:	d211      	bcs.n	1f70 <__aeabi_d2uiz+0x28>
    1f4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    1f50:	d211      	bcs.n	1f76 <__aeabi_d2uiz+0x2e>
    1f52:	d50d      	bpl.n	1f70 <__aeabi_d2uiz+0x28>
    1f54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    1f58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    1f5c:	d40e      	bmi.n	1f7c <__aeabi_d2uiz+0x34>
    1f5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    1f62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    1f66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    1f6a:	fa23 f002 	lsr.w	r0, r3, r2
    1f6e:	4770      	bx	lr
    1f70:	f04f 0000 	mov.w	r0, #0
    1f74:	4770      	bx	lr
    1f76:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    1f7a:	d102      	bne.n	1f82 <__aeabi_d2uiz+0x3a>
    1f7c:	f04f 30ff 	mov.w	r0, #4294967295
    1f80:	4770      	bx	lr
    1f82:	f04f 0000 	mov.w	r0, #0
    1f86:	4770      	bx	lr

00001f88 <__libc_init_array>:
    1f88:	b570      	push	{r4, r5, r6, lr}
    1f8a:	f647 6610 	movw	r6, #32272	; 0x7e10
    1f8e:	f647 6510 	movw	r5, #32272	; 0x7e10
    1f92:	f2c0 0600 	movt	r6, #0
    1f96:	f2c0 0500 	movt	r5, #0
    1f9a:	1b76      	subs	r6, r6, r5
    1f9c:	10b6      	asrs	r6, r6, #2
    1f9e:	d006      	beq.n	1fae <__libc_init_array+0x26>
    1fa0:	2400      	movs	r4, #0
    1fa2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    1fa6:	3401      	adds	r4, #1
    1fa8:	4798      	blx	r3
    1faa:	42a6      	cmp	r6, r4
    1fac:	d8f9      	bhi.n	1fa2 <__libc_init_array+0x1a>
    1fae:	f647 6510 	movw	r5, #32272	; 0x7e10
    1fb2:	f647 6614 	movw	r6, #32276	; 0x7e14
    1fb6:	f2c0 0500 	movt	r5, #0
    1fba:	f2c0 0600 	movt	r6, #0
    1fbe:	1b76      	subs	r6, r6, r5
    1fc0:	f005 ff1a 	bl	7df8 <_init>
    1fc4:	10b6      	asrs	r6, r6, #2
    1fc6:	d006      	beq.n	1fd6 <__libc_init_array+0x4e>
    1fc8:	2400      	movs	r4, #0
    1fca:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    1fce:	3401      	adds	r4, #1
    1fd0:	4798      	blx	r3
    1fd2:	42a6      	cmp	r6, r4
    1fd4:	d8f9      	bhi.n	1fca <__libc_init_array+0x42>
    1fd6:	bd70      	pop	{r4, r5, r6, pc}

00001fd8 <free>:
    1fd8:	f240 0324 	movw	r3, #36	; 0x24
    1fdc:	4601      	mov	r1, r0
    1fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fe2:	6818      	ldr	r0, [r3, #0]
    1fe4:	f003 ba8c 	b.w	5500 <_free_r>

00001fe8 <malloc>:
    1fe8:	f240 0324 	movw	r3, #36	; 0x24
    1fec:	4601      	mov	r1, r0
    1fee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ff2:	6818      	ldr	r0, [r3, #0]
    1ff4:	f000 b800 	b.w	1ff8 <_malloc_r>

00001ff8 <_malloc_r>:
    1ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1ffc:	f101 040b 	add.w	r4, r1, #11
    2000:	2c16      	cmp	r4, #22
    2002:	b083      	sub	sp, #12
    2004:	4606      	mov	r6, r0
    2006:	d82f      	bhi.n	2068 <MAIN_STACK_SIZE+0x68>
    2008:	2300      	movs	r3, #0
    200a:	2410      	movs	r4, #16
    200c:	428c      	cmp	r4, r1
    200e:	bf2c      	ite	cs
    2010:	4619      	movcs	r1, r3
    2012:	f043 0101 	orrcc.w	r1, r3, #1
    2016:	2900      	cmp	r1, #0
    2018:	d130      	bne.n	207c <MAIN_STACK_SIZE+0x7c>
    201a:	4630      	mov	r0, r6
    201c:	f000 fabe 	bl	259c <__malloc_lock>
    2020:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    2024:	d22e      	bcs.n	2084 <MAIN_STACK_SIZE+0x84>
    2026:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    202a:	f240 1518 	movw	r5, #280	; 0x118
    202e:	f2c2 0500 	movt	r5, #8192	; 0x2000
    2032:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    2036:	68d3      	ldr	r3, [r2, #12]
    2038:	4293      	cmp	r3, r2
    203a:	f000 8206 	beq.w	244a <MAIN_STACK_SIZE+0x44a>
    203e:	685a      	ldr	r2, [r3, #4]
    2040:	f103 0508 	add.w	r5, r3, #8
    2044:	68d9      	ldr	r1, [r3, #12]
    2046:	4630      	mov	r0, r6
    2048:	f022 0c03 	bic.w	ip, r2, #3
    204c:	689a      	ldr	r2, [r3, #8]
    204e:	4463      	add	r3, ip
    2050:	685c      	ldr	r4, [r3, #4]
    2052:	608a      	str	r2, [r1, #8]
    2054:	f044 0401 	orr.w	r4, r4, #1
    2058:	60d1      	str	r1, [r2, #12]
    205a:	605c      	str	r4, [r3, #4]
    205c:	f000 faa0 	bl	25a0 <__malloc_unlock>
    2060:	4628      	mov	r0, r5
    2062:	b003      	add	sp, #12
    2064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2068:	f024 0407 	bic.w	r4, r4, #7
    206c:	0fe3      	lsrs	r3, r4, #31
    206e:	428c      	cmp	r4, r1
    2070:	bf2c      	ite	cs
    2072:	4619      	movcs	r1, r3
    2074:	f043 0101 	orrcc.w	r1, r3, #1
    2078:	2900      	cmp	r1, #0
    207a:	d0ce      	beq.n	201a <MAIN_STACK_SIZE+0x1a>
    207c:	230c      	movs	r3, #12
    207e:	2500      	movs	r5, #0
    2080:	6033      	str	r3, [r6, #0]
    2082:	e7ed      	b.n	2060 <MAIN_STACK_SIZE+0x60>
    2084:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    2088:	bf04      	itt	eq
    208a:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    208e:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    2092:	f040 8090 	bne.w	21b6 <MAIN_STACK_SIZE+0x1b6>
    2096:	f240 1518 	movw	r5, #280	; 0x118
    209a:	f2c2 0500 	movt	r5, #8192	; 0x2000
    209e:	1828      	adds	r0, r5, r0
    20a0:	68c3      	ldr	r3, [r0, #12]
    20a2:	4298      	cmp	r0, r3
    20a4:	d106      	bne.n	20b4 <MAIN_STACK_SIZE+0xb4>
    20a6:	e00d      	b.n	20c4 <MAIN_STACK_SIZE+0xc4>
    20a8:	2a00      	cmp	r2, #0
    20aa:	f280 816f 	bge.w	238c <MAIN_STACK_SIZE+0x38c>
    20ae:	68db      	ldr	r3, [r3, #12]
    20b0:	4298      	cmp	r0, r3
    20b2:	d007      	beq.n	20c4 <MAIN_STACK_SIZE+0xc4>
    20b4:	6859      	ldr	r1, [r3, #4]
    20b6:	f021 0103 	bic.w	r1, r1, #3
    20ba:	1b0a      	subs	r2, r1, r4
    20bc:	2a0f      	cmp	r2, #15
    20be:	ddf3      	ble.n	20a8 <MAIN_STACK_SIZE+0xa8>
    20c0:	f10e 3eff 	add.w	lr, lr, #4294967295
    20c4:	f10e 0e01 	add.w	lr, lr, #1
    20c8:	f240 1718 	movw	r7, #280	; 0x118
    20cc:	f2c2 0700 	movt	r7, #8192	; 0x2000
    20d0:	f107 0108 	add.w	r1, r7, #8
    20d4:	688b      	ldr	r3, [r1, #8]
    20d6:	4299      	cmp	r1, r3
    20d8:	bf08      	it	eq
    20da:	687a      	ldreq	r2, [r7, #4]
    20dc:	d026      	beq.n	212c <MAIN_STACK_SIZE+0x12c>
    20de:	685a      	ldr	r2, [r3, #4]
    20e0:	f022 0c03 	bic.w	ip, r2, #3
    20e4:	ebc4 020c 	rsb	r2, r4, ip
    20e8:	2a0f      	cmp	r2, #15
    20ea:	f300 8194 	bgt.w	2416 <MAIN_STACK_SIZE+0x416>
    20ee:	2a00      	cmp	r2, #0
    20f0:	60c9      	str	r1, [r1, #12]
    20f2:	6089      	str	r1, [r1, #8]
    20f4:	f280 8099 	bge.w	222a <MAIN_STACK_SIZE+0x22a>
    20f8:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    20fc:	f080 8165 	bcs.w	23ca <MAIN_STACK_SIZE+0x3ca>
    2100:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    2104:	f04f 0a01 	mov.w	sl, #1
    2108:	687a      	ldr	r2, [r7, #4]
    210a:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    210e:	ea4f 0cac 	mov.w	ip, ip, asr #2
    2112:	fa0a fc0c 	lsl.w	ip, sl, ip
    2116:	60d8      	str	r0, [r3, #12]
    2118:	f8d0 8008 	ldr.w	r8, [r0, #8]
    211c:	ea4c 0202 	orr.w	r2, ip, r2
    2120:	607a      	str	r2, [r7, #4]
    2122:	f8c3 8008 	str.w	r8, [r3, #8]
    2126:	f8c8 300c 	str.w	r3, [r8, #12]
    212a:	6083      	str	r3, [r0, #8]
    212c:	f04f 0c01 	mov.w	ip, #1
    2130:	ea4f 03ae 	mov.w	r3, lr, asr #2
    2134:	fa0c fc03 	lsl.w	ip, ip, r3
    2138:	4594      	cmp	ip, r2
    213a:	f200 8082 	bhi.w	2242 <MAIN_STACK_SIZE+0x242>
    213e:	ea12 0f0c 	tst.w	r2, ip
    2142:	d108      	bne.n	2156 <MAIN_STACK_SIZE+0x156>
    2144:	f02e 0e03 	bic.w	lr, lr, #3
    2148:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    214c:	f10e 0e04 	add.w	lr, lr, #4
    2150:	ea12 0f0c 	tst.w	r2, ip
    2154:	d0f8      	beq.n	2148 <MAIN_STACK_SIZE+0x148>
    2156:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    215a:	46f2      	mov	sl, lr
    215c:	46c8      	mov	r8, r9
    215e:	f8d8 300c 	ldr.w	r3, [r8, #12]
    2162:	4598      	cmp	r8, r3
    2164:	d107      	bne.n	2176 <MAIN_STACK_SIZE+0x176>
    2166:	e168      	b.n	243a <MAIN_STACK_SIZE+0x43a>
    2168:	2a00      	cmp	r2, #0
    216a:	f280 8178 	bge.w	245e <MAIN_STACK_SIZE+0x45e>
    216e:	68db      	ldr	r3, [r3, #12]
    2170:	4598      	cmp	r8, r3
    2172:	f000 8162 	beq.w	243a <MAIN_STACK_SIZE+0x43a>
    2176:	6858      	ldr	r0, [r3, #4]
    2178:	f020 0003 	bic.w	r0, r0, #3
    217c:	1b02      	subs	r2, r0, r4
    217e:	2a0f      	cmp	r2, #15
    2180:	ddf2      	ble.n	2168 <MAIN_STACK_SIZE+0x168>
    2182:	461d      	mov	r5, r3
    2184:	191f      	adds	r7, r3, r4
    2186:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    218a:	f044 0e01 	orr.w	lr, r4, #1
    218e:	f855 4f08 	ldr.w	r4, [r5, #8]!
    2192:	4630      	mov	r0, r6
    2194:	50ba      	str	r2, [r7, r2]
    2196:	f042 0201 	orr.w	r2, r2, #1
    219a:	f8c3 e004 	str.w	lr, [r3, #4]
    219e:	f8cc 4008 	str.w	r4, [ip, #8]
    21a2:	f8c4 c00c 	str.w	ip, [r4, #12]
    21a6:	608f      	str	r7, [r1, #8]
    21a8:	60cf      	str	r7, [r1, #12]
    21aa:	607a      	str	r2, [r7, #4]
    21ac:	60b9      	str	r1, [r7, #8]
    21ae:	60f9      	str	r1, [r7, #12]
    21b0:	f000 f9f6 	bl	25a0 <__malloc_unlock>
    21b4:	e754      	b.n	2060 <MAIN_STACK_SIZE+0x60>
    21b6:	f1be 0f04 	cmp.w	lr, #4
    21ba:	bf9e      	ittt	ls
    21bc:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    21c0:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    21c4:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    21c8:	f67f af65 	bls.w	2096 <MAIN_STACK_SIZE+0x96>
    21cc:	f1be 0f14 	cmp.w	lr, #20
    21d0:	bf9c      	itt	ls
    21d2:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    21d6:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    21da:	f67f af5c 	bls.w	2096 <MAIN_STACK_SIZE+0x96>
    21de:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    21e2:	bf9e      	ittt	ls
    21e4:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    21e8:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    21ec:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    21f0:	f67f af51 	bls.w	2096 <MAIN_STACK_SIZE+0x96>
    21f4:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    21f8:	bf9e      	ittt	ls
    21fa:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    21fe:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    2202:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    2206:	f67f af46 	bls.w	2096 <MAIN_STACK_SIZE+0x96>
    220a:	f240 5354 	movw	r3, #1364	; 0x554
    220e:	459e      	cmp	lr, r3
    2210:	bf95      	itete	ls
    2212:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    2216:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    221a:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    221e:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    2222:	bf98      	it	ls
    2224:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    2228:	e735      	b.n	2096 <MAIN_STACK_SIZE+0x96>
    222a:	eb03 020c 	add.w	r2, r3, ip
    222e:	f103 0508 	add.w	r5, r3, #8
    2232:	4630      	mov	r0, r6
    2234:	6853      	ldr	r3, [r2, #4]
    2236:	f043 0301 	orr.w	r3, r3, #1
    223a:	6053      	str	r3, [r2, #4]
    223c:	f000 f9b0 	bl	25a0 <__malloc_unlock>
    2240:	e70e      	b.n	2060 <MAIN_STACK_SIZE+0x60>
    2242:	f8d7 8008 	ldr.w	r8, [r7, #8]
    2246:	f8d8 3004 	ldr.w	r3, [r8, #4]
    224a:	f023 0903 	bic.w	r9, r3, #3
    224e:	ebc4 0209 	rsb	r2, r4, r9
    2252:	454c      	cmp	r4, r9
    2254:	bf94      	ite	ls
    2256:	2300      	movls	r3, #0
    2258:	2301      	movhi	r3, #1
    225a:	2a0f      	cmp	r2, #15
    225c:	bfd8      	it	le
    225e:	f043 0301 	orrle.w	r3, r3, #1
    2262:	2b00      	cmp	r3, #0
    2264:	f000 80a1 	beq.w	23aa <MAIN_STACK_SIZE+0x3aa>
    2268:	f240 5b34 	movw	fp, #1332	; 0x534
    226c:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    2270:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    2274:	f8db 3000 	ldr.w	r3, [fp]
    2278:	3310      	adds	r3, #16
    227a:	191b      	adds	r3, r3, r4
    227c:	f1b2 3fff 	cmp.w	r2, #4294967295
    2280:	d006      	beq.n	2290 <MAIN_STACK_SIZE+0x290>
    2282:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    2286:	331f      	adds	r3, #31
    2288:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    228c:	f023 031f 	bic.w	r3, r3, #31
    2290:	4619      	mov	r1, r3
    2292:	4630      	mov	r0, r6
    2294:	9301      	str	r3, [sp, #4]
    2296:	f000 f9fb 	bl	2690 <_sbrk_r>
    229a:	9b01      	ldr	r3, [sp, #4]
    229c:	f1b0 3fff 	cmp.w	r0, #4294967295
    22a0:	4682      	mov	sl, r0
    22a2:	f000 80f4 	beq.w	248e <MAIN_STACK_SIZE+0x48e>
    22a6:	eb08 0109 	add.w	r1, r8, r9
    22aa:	4281      	cmp	r1, r0
    22ac:	f200 80ec 	bhi.w	2488 <MAIN_STACK_SIZE+0x488>
    22b0:	f8db 2004 	ldr.w	r2, [fp, #4]
    22b4:	189a      	adds	r2, r3, r2
    22b6:	4551      	cmp	r1, sl
    22b8:	f8cb 2004 	str.w	r2, [fp, #4]
    22bc:	f000 8145 	beq.w	254a <MAIN_STACK_SIZE+0x54a>
    22c0:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    22c4:	f240 1018 	movw	r0, #280	; 0x118
    22c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    22cc:	f1b5 3fff 	cmp.w	r5, #4294967295
    22d0:	bf08      	it	eq
    22d2:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    22d6:	d003      	beq.n	22e0 <MAIN_STACK_SIZE+0x2e0>
    22d8:	4452      	add	r2, sl
    22da:	1a51      	subs	r1, r2, r1
    22dc:	f8cb 1004 	str.w	r1, [fp, #4]
    22e0:	f01a 0507 	ands.w	r5, sl, #7
    22e4:	4630      	mov	r0, r6
    22e6:	bf17      	itett	ne
    22e8:	f1c5 0508 	rsbne	r5, r5, #8
    22ec:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    22f0:	44aa      	addne	sl, r5
    22f2:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    22f6:	4453      	add	r3, sl
    22f8:	051b      	lsls	r3, r3, #20
    22fa:	0d1b      	lsrs	r3, r3, #20
    22fc:	1aed      	subs	r5, r5, r3
    22fe:	4629      	mov	r1, r5
    2300:	f000 f9c6 	bl	2690 <_sbrk_r>
    2304:	f1b0 3fff 	cmp.w	r0, #4294967295
    2308:	f000 812c 	beq.w	2564 <MAIN_STACK_SIZE+0x564>
    230c:	ebca 0100 	rsb	r1, sl, r0
    2310:	1949      	adds	r1, r1, r5
    2312:	f041 0101 	orr.w	r1, r1, #1
    2316:	f8db 2004 	ldr.w	r2, [fp, #4]
    231a:	f240 5334 	movw	r3, #1332	; 0x534
    231e:	f8c7 a008 	str.w	sl, [r7, #8]
    2322:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2326:	18aa      	adds	r2, r5, r2
    2328:	45b8      	cmp	r8, r7
    232a:	f8cb 2004 	str.w	r2, [fp, #4]
    232e:	f8ca 1004 	str.w	r1, [sl, #4]
    2332:	d017      	beq.n	2364 <MAIN_STACK_SIZE+0x364>
    2334:	f1b9 0f0f 	cmp.w	r9, #15
    2338:	f240 80df 	bls.w	24fa <MAIN_STACK_SIZE+0x4fa>
    233c:	f1a9 010c 	sub.w	r1, r9, #12
    2340:	2505      	movs	r5, #5
    2342:	f021 0107 	bic.w	r1, r1, #7
    2346:	eb08 0001 	add.w	r0, r8, r1
    234a:	290f      	cmp	r1, #15
    234c:	6085      	str	r5, [r0, #8]
    234e:	6045      	str	r5, [r0, #4]
    2350:	f8d8 0004 	ldr.w	r0, [r8, #4]
    2354:	f000 0001 	and.w	r0, r0, #1
    2358:	ea41 0000 	orr.w	r0, r1, r0
    235c:	f8c8 0004 	str.w	r0, [r8, #4]
    2360:	f200 80ac 	bhi.w	24bc <MAIN_STACK_SIZE+0x4bc>
    2364:	46d0      	mov	r8, sl
    2366:	f240 5334 	movw	r3, #1332	; 0x534
    236a:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    236e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2372:	428a      	cmp	r2, r1
    2374:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    2378:	bf88      	it	hi
    237a:	62da      	strhi	r2, [r3, #44]	; 0x2c
    237c:	f240 5334 	movw	r3, #1332	; 0x534
    2380:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2384:	428a      	cmp	r2, r1
    2386:	bf88      	it	hi
    2388:	631a      	strhi	r2, [r3, #48]	; 0x30
    238a:	e082      	b.n	2492 <MAIN_STACK_SIZE+0x492>
    238c:	185c      	adds	r4, r3, r1
    238e:	689a      	ldr	r2, [r3, #8]
    2390:	68d9      	ldr	r1, [r3, #12]
    2392:	4630      	mov	r0, r6
    2394:	6866      	ldr	r6, [r4, #4]
    2396:	f103 0508 	add.w	r5, r3, #8
    239a:	608a      	str	r2, [r1, #8]
    239c:	f046 0301 	orr.w	r3, r6, #1
    23a0:	60d1      	str	r1, [r2, #12]
    23a2:	6063      	str	r3, [r4, #4]
    23a4:	f000 f8fc 	bl	25a0 <__malloc_unlock>
    23a8:	e65a      	b.n	2060 <MAIN_STACK_SIZE+0x60>
    23aa:	eb08 0304 	add.w	r3, r8, r4
    23ae:	f042 0201 	orr.w	r2, r2, #1
    23b2:	f044 0401 	orr.w	r4, r4, #1
    23b6:	4630      	mov	r0, r6
    23b8:	f8c8 4004 	str.w	r4, [r8, #4]
    23bc:	f108 0508 	add.w	r5, r8, #8
    23c0:	605a      	str	r2, [r3, #4]
    23c2:	60bb      	str	r3, [r7, #8]
    23c4:	f000 f8ec 	bl	25a0 <__malloc_unlock>
    23c8:	e64a      	b.n	2060 <MAIN_STACK_SIZE+0x60>
    23ca:	ea4f 225c 	mov.w	r2, ip, lsr #9
    23ce:	2a04      	cmp	r2, #4
    23d0:	d954      	bls.n	247c <MAIN_STACK_SIZE+0x47c>
    23d2:	2a14      	cmp	r2, #20
    23d4:	f200 8089 	bhi.w	24ea <MAIN_STACK_SIZE+0x4ea>
    23d8:	325b      	adds	r2, #91	; 0x5b
    23da:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    23de:	44a8      	add	r8, r5
    23e0:	f240 1718 	movw	r7, #280	; 0x118
    23e4:	f2c2 0700 	movt	r7, #8192	; 0x2000
    23e8:	f8d8 0008 	ldr.w	r0, [r8, #8]
    23ec:	4540      	cmp	r0, r8
    23ee:	d103      	bne.n	23f8 <MAIN_STACK_SIZE+0x3f8>
    23f0:	e06f      	b.n	24d2 <MAIN_STACK_SIZE+0x4d2>
    23f2:	6880      	ldr	r0, [r0, #8]
    23f4:	4580      	cmp	r8, r0
    23f6:	d004      	beq.n	2402 <MAIN_STACK_SIZE+0x402>
    23f8:	6842      	ldr	r2, [r0, #4]
    23fa:	f022 0203 	bic.w	r2, r2, #3
    23fe:	4594      	cmp	ip, r2
    2400:	d3f7      	bcc.n	23f2 <MAIN_STACK_SIZE+0x3f2>
    2402:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    2406:	f8c3 c00c 	str.w	ip, [r3, #12]
    240a:	6098      	str	r0, [r3, #8]
    240c:	687a      	ldr	r2, [r7, #4]
    240e:	60c3      	str	r3, [r0, #12]
    2410:	f8cc 3008 	str.w	r3, [ip, #8]
    2414:	e68a      	b.n	212c <MAIN_STACK_SIZE+0x12c>
    2416:	191f      	adds	r7, r3, r4
    2418:	4630      	mov	r0, r6
    241a:	f044 0401 	orr.w	r4, r4, #1
    241e:	60cf      	str	r7, [r1, #12]
    2420:	605c      	str	r4, [r3, #4]
    2422:	f103 0508 	add.w	r5, r3, #8
    2426:	50ba      	str	r2, [r7, r2]
    2428:	f042 0201 	orr.w	r2, r2, #1
    242c:	608f      	str	r7, [r1, #8]
    242e:	607a      	str	r2, [r7, #4]
    2430:	60b9      	str	r1, [r7, #8]
    2432:	60f9      	str	r1, [r7, #12]
    2434:	f000 f8b4 	bl	25a0 <__malloc_unlock>
    2438:	e612      	b.n	2060 <MAIN_STACK_SIZE+0x60>
    243a:	f10a 0a01 	add.w	sl, sl, #1
    243e:	f01a 0f03 	tst.w	sl, #3
    2442:	d05f      	beq.n	2504 <MAIN_STACK_SIZE+0x504>
    2444:	f103 0808 	add.w	r8, r3, #8
    2448:	e689      	b.n	215e <MAIN_STACK_SIZE+0x15e>
    244a:	f103 0208 	add.w	r2, r3, #8
    244e:	68d3      	ldr	r3, [r2, #12]
    2450:	429a      	cmp	r2, r3
    2452:	bf08      	it	eq
    2454:	f10e 0e02 	addeq.w	lr, lr, #2
    2458:	f43f ae36 	beq.w	20c8 <MAIN_STACK_SIZE+0xc8>
    245c:	e5ef      	b.n	203e <MAIN_STACK_SIZE+0x3e>
    245e:	461d      	mov	r5, r3
    2460:	1819      	adds	r1, r3, r0
    2462:	68da      	ldr	r2, [r3, #12]
    2464:	4630      	mov	r0, r6
    2466:	f855 3f08 	ldr.w	r3, [r5, #8]!
    246a:	684c      	ldr	r4, [r1, #4]
    246c:	6093      	str	r3, [r2, #8]
    246e:	f044 0401 	orr.w	r4, r4, #1
    2472:	60da      	str	r2, [r3, #12]
    2474:	604c      	str	r4, [r1, #4]
    2476:	f000 f893 	bl	25a0 <__malloc_unlock>
    247a:	e5f1      	b.n	2060 <MAIN_STACK_SIZE+0x60>
    247c:	ea4f 129c 	mov.w	r2, ip, lsr #6
    2480:	3238      	adds	r2, #56	; 0x38
    2482:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    2486:	e7aa      	b.n	23de <MAIN_STACK_SIZE+0x3de>
    2488:	45b8      	cmp	r8, r7
    248a:	f43f af11 	beq.w	22b0 <MAIN_STACK_SIZE+0x2b0>
    248e:	f8d7 8008 	ldr.w	r8, [r7, #8]
    2492:	f8d8 2004 	ldr.w	r2, [r8, #4]
    2496:	f022 0203 	bic.w	r2, r2, #3
    249a:	4294      	cmp	r4, r2
    249c:	bf94      	ite	ls
    249e:	2300      	movls	r3, #0
    24a0:	2301      	movhi	r3, #1
    24a2:	1b12      	subs	r2, r2, r4
    24a4:	2a0f      	cmp	r2, #15
    24a6:	bfd8      	it	le
    24a8:	f043 0301 	orrle.w	r3, r3, #1
    24ac:	2b00      	cmp	r3, #0
    24ae:	f43f af7c 	beq.w	23aa <MAIN_STACK_SIZE+0x3aa>
    24b2:	4630      	mov	r0, r6
    24b4:	2500      	movs	r5, #0
    24b6:	f000 f873 	bl	25a0 <__malloc_unlock>
    24ba:	e5d1      	b.n	2060 <MAIN_STACK_SIZE+0x60>
    24bc:	f108 0108 	add.w	r1, r8, #8
    24c0:	4630      	mov	r0, r6
    24c2:	9301      	str	r3, [sp, #4]
    24c4:	f003 f81c 	bl	5500 <_free_r>
    24c8:	9b01      	ldr	r3, [sp, #4]
    24ca:	f8d7 8008 	ldr.w	r8, [r7, #8]
    24ce:	685a      	ldr	r2, [r3, #4]
    24d0:	e749      	b.n	2366 <MAIN_STACK_SIZE+0x366>
    24d2:	f04f 0a01 	mov.w	sl, #1
    24d6:	f8d7 8004 	ldr.w	r8, [r7, #4]
    24da:	1092      	asrs	r2, r2, #2
    24dc:	4684      	mov	ip, r0
    24de:	fa0a f202 	lsl.w	r2, sl, r2
    24e2:	ea48 0202 	orr.w	r2, r8, r2
    24e6:	607a      	str	r2, [r7, #4]
    24e8:	e78d      	b.n	2406 <MAIN_STACK_SIZE+0x406>
    24ea:	2a54      	cmp	r2, #84	; 0x54
    24ec:	d824      	bhi.n	2538 <MAIN_STACK_SIZE+0x538>
    24ee:	ea4f 321c 	mov.w	r2, ip, lsr #12
    24f2:	326e      	adds	r2, #110	; 0x6e
    24f4:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    24f8:	e771      	b.n	23de <MAIN_STACK_SIZE+0x3de>
    24fa:	2301      	movs	r3, #1
    24fc:	46d0      	mov	r8, sl
    24fe:	f8ca 3004 	str.w	r3, [sl, #4]
    2502:	e7c6      	b.n	2492 <MAIN_STACK_SIZE+0x492>
    2504:	464a      	mov	r2, r9
    2506:	f01e 0f03 	tst.w	lr, #3
    250a:	4613      	mov	r3, r2
    250c:	f10e 3eff 	add.w	lr, lr, #4294967295
    2510:	d033      	beq.n	257a <MAIN_STACK_SIZE+0x57a>
    2512:	f853 2908 	ldr.w	r2, [r3], #-8
    2516:	429a      	cmp	r2, r3
    2518:	d0f5      	beq.n	2506 <MAIN_STACK_SIZE+0x506>
    251a:	687b      	ldr	r3, [r7, #4]
    251c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    2520:	459c      	cmp	ip, r3
    2522:	f63f ae8e 	bhi.w	2242 <MAIN_STACK_SIZE+0x242>
    2526:	f1bc 0f00 	cmp.w	ip, #0
    252a:	f43f ae8a 	beq.w	2242 <MAIN_STACK_SIZE+0x242>
    252e:	ea1c 0f03 	tst.w	ip, r3
    2532:	d027      	beq.n	2584 <MAIN_STACK_SIZE+0x584>
    2534:	46d6      	mov	lr, sl
    2536:	e60e      	b.n	2156 <MAIN_STACK_SIZE+0x156>
    2538:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    253c:	d815      	bhi.n	256a <MAIN_STACK_SIZE+0x56a>
    253e:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    2542:	3277      	adds	r2, #119	; 0x77
    2544:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    2548:	e749      	b.n	23de <MAIN_STACK_SIZE+0x3de>
    254a:	0508      	lsls	r0, r1, #20
    254c:	0d00      	lsrs	r0, r0, #20
    254e:	2800      	cmp	r0, #0
    2550:	f47f aeb6 	bne.w	22c0 <MAIN_STACK_SIZE+0x2c0>
    2554:	f8d7 8008 	ldr.w	r8, [r7, #8]
    2558:	444b      	add	r3, r9
    255a:	f043 0301 	orr.w	r3, r3, #1
    255e:	f8c8 3004 	str.w	r3, [r8, #4]
    2562:	e700      	b.n	2366 <MAIN_STACK_SIZE+0x366>
    2564:	2101      	movs	r1, #1
    2566:	2500      	movs	r5, #0
    2568:	e6d5      	b.n	2316 <MAIN_STACK_SIZE+0x316>
    256a:	f240 5054 	movw	r0, #1364	; 0x554
    256e:	4282      	cmp	r2, r0
    2570:	d90d      	bls.n	258e <MAIN_STACK_SIZE+0x58e>
    2572:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    2576:	227e      	movs	r2, #126	; 0x7e
    2578:	e731      	b.n	23de <MAIN_STACK_SIZE+0x3de>
    257a:	687b      	ldr	r3, [r7, #4]
    257c:	ea23 030c 	bic.w	r3, r3, ip
    2580:	607b      	str	r3, [r7, #4]
    2582:	e7cb      	b.n	251c <MAIN_STACK_SIZE+0x51c>
    2584:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    2588:	f10a 0a04 	add.w	sl, sl, #4
    258c:	e7cf      	b.n	252e <MAIN_STACK_SIZE+0x52e>
    258e:	ea4f 429c 	mov.w	r2, ip, lsr #18
    2592:	327c      	adds	r2, #124	; 0x7c
    2594:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    2598:	e721      	b.n	23de <MAIN_STACK_SIZE+0x3de>
    259a:	bf00      	nop

0000259c <__malloc_lock>:
    259c:	4770      	bx	lr
    259e:	bf00      	nop

000025a0 <__malloc_unlock>:
    25a0:	4770      	bx	lr
    25a2:	bf00      	nop

000025a4 <printf>:
    25a4:	b40f      	push	{r0, r1, r2, r3}
    25a6:	f240 0324 	movw	r3, #36	; 0x24
    25aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25ae:	b510      	push	{r4, lr}
    25b0:	681c      	ldr	r4, [r3, #0]
    25b2:	b082      	sub	sp, #8
    25b4:	b124      	cbz	r4, 25c0 <printf+0x1c>
    25b6:	69a3      	ldr	r3, [r4, #24]
    25b8:	b913      	cbnz	r3, 25c0 <printf+0x1c>
    25ba:	4620      	mov	r0, r4
    25bc:	f002 ff1c 	bl	53f8 <__sinit>
    25c0:	4620      	mov	r0, r4
    25c2:	ac05      	add	r4, sp, #20
    25c4:	9a04      	ldr	r2, [sp, #16]
    25c6:	4623      	mov	r3, r4
    25c8:	6881      	ldr	r1, [r0, #8]
    25ca:	9401      	str	r4, [sp, #4]
    25cc:	f000 f8b2 	bl	2734 <_vfprintf_r>
    25d0:	b002      	add	sp, #8
    25d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    25d6:	b004      	add	sp, #16
    25d8:	4770      	bx	lr
    25da:	bf00      	nop

000025dc <_printf_r>:
    25dc:	b40e      	push	{r1, r2, r3}
    25de:	b510      	push	{r4, lr}
    25e0:	4604      	mov	r4, r0
    25e2:	b083      	sub	sp, #12
    25e4:	b118      	cbz	r0, 25ee <_printf_r+0x12>
    25e6:	6983      	ldr	r3, [r0, #24]
    25e8:	b90b      	cbnz	r3, 25ee <_printf_r+0x12>
    25ea:	f002 ff05 	bl	53f8 <__sinit>
    25ee:	4620      	mov	r0, r4
    25f0:	ac06      	add	r4, sp, #24
    25f2:	9a05      	ldr	r2, [sp, #20]
    25f4:	4623      	mov	r3, r4
    25f6:	6881      	ldr	r1, [r0, #8]
    25f8:	9401      	str	r4, [sp, #4]
    25fa:	f000 f89b 	bl	2734 <_vfprintf_r>
    25fe:	b003      	add	sp, #12
    2600:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    2604:	b003      	add	sp, #12
    2606:	4770      	bx	lr

00002608 <_puts_r>:
    2608:	b530      	push	{r4, r5, lr}
    260a:	4604      	mov	r4, r0
    260c:	b089      	sub	sp, #36	; 0x24
    260e:	4608      	mov	r0, r1
    2610:	460d      	mov	r5, r1
    2612:	f000 f851 	bl	26b8 <strlen>
    2616:	f647 33b4 	movw	r3, #31668	; 0x7bb4
    261a:	9501      	str	r5, [sp, #4]
    261c:	f2c0 0300 	movt	r3, #0
    2620:	9303      	str	r3, [sp, #12]
    2622:	9002      	str	r0, [sp, #8]
    2624:	1c43      	adds	r3, r0, #1
    2626:	9307      	str	r3, [sp, #28]
    2628:	2301      	movs	r3, #1
    262a:	9304      	str	r3, [sp, #16]
    262c:	ab01      	add	r3, sp, #4
    262e:	9305      	str	r3, [sp, #20]
    2630:	2302      	movs	r3, #2
    2632:	9306      	str	r3, [sp, #24]
    2634:	b10c      	cbz	r4, 263a <_puts_r+0x32>
    2636:	69a3      	ldr	r3, [r4, #24]
    2638:	b1eb      	cbz	r3, 2676 <_puts_r+0x6e>
    263a:	f240 0324 	movw	r3, #36	; 0x24
    263e:	4620      	mov	r0, r4
    2640:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2644:	681b      	ldr	r3, [r3, #0]
    2646:	689b      	ldr	r3, [r3, #8]
    2648:	899a      	ldrh	r2, [r3, #12]
    264a:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    264e:	bf01      	itttt	eq
    2650:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
    2654:	819a      	strheq	r2, [r3, #12]
    2656:	6e59      	ldreq	r1, [r3, #100]	; 0x64
    2658:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
    265c:	68a1      	ldr	r1, [r4, #8]
    265e:	bf08      	it	eq
    2660:	665a      	streq	r2, [r3, #100]	; 0x64
    2662:	aa05      	add	r2, sp, #20
    2664:	f003 f82c 	bl	56c0 <__sfvwrite_r>
    2668:	2800      	cmp	r0, #0
    266a:	bf14      	ite	ne
    266c:	f04f 30ff 	movne.w	r0, #4294967295
    2670:	200a      	moveq	r0, #10
    2672:	b009      	add	sp, #36	; 0x24
    2674:	bd30      	pop	{r4, r5, pc}
    2676:	4620      	mov	r0, r4
    2678:	f002 febe 	bl	53f8 <__sinit>
    267c:	e7dd      	b.n	263a <_puts_r+0x32>
    267e:	bf00      	nop

00002680 <puts>:
    2680:	f240 0324 	movw	r3, #36	; 0x24
    2684:	4601      	mov	r1, r0
    2686:	f2c2 0300 	movt	r3, #8192	; 0x2000
    268a:	6818      	ldr	r0, [r3, #0]
    268c:	e7bc      	b.n	2608 <_puts_r>
    268e:	bf00      	nop

00002690 <_sbrk_r>:
    2690:	b538      	push	{r3, r4, r5, lr}
    2692:	f240 54fc 	movw	r4, #1532	; 0x5fc
    2696:	f2c2 0400 	movt	r4, #8192	; 0x2000
    269a:	4605      	mov	r5, r0
    269c:	4608      	mov	r0, r1
    269e:	2300      	movs	r3, #0
    26a0:	6023      	str	r3, [r4, #0]
    26a2:	f7fe fbc3 	bl	e2c <_sbrk>
    26a6:	f1b0 3fff 	cmp.w	r0, #4294967295
    26aa:	d000      	beq.n	26ae <_sbrk_r+0x1e>
    26ac:	bd38      	pop	{r3, r4, r5, pc}
    26ae:	6823      	ldr	r3, [r4, #0]
    26b0:	2b00      	cmp	r3, #0
    26b2:	d0fb      	beq.n	26ac <_sbrk_r+0x1c>
    26b4:	602b      	str	r3, [r5, #0]
    26b6:	bd38      	pop	{r3, r4, r5, pc}

000026b8 <strlen>:
    26b8:	f020 0103 	bic.w	r1, r0, #3
    26bc:	f010 0003 	ands.w	r0, r0, #3
    26c0:	f1c0 0000 	rsb	r0, r0, #0
    26c4:	f851 3b04 	ldr.w	r3, [r1], #4
    26c8:	f100 0c04 	add.w	ip, r0, #4
    26cc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    26d0:	f06f 0200 	mvn.w	r2, #0
    26d4:	bf1c      	itt	ne
    26d6:	fa22 f20c 	lsrne.w	r2, r2, ip
    26da:	4313      	orrne	r3, r2
    26dc:	f04f 0c01 	mov.w	ip, #1
    26e0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    26e4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    26e8:	eba3 020c 	sub.w	r2, r3, ip
    26ec:	ea22 0203 	bic.w	r2, r2, r3
    26f0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    26f4:	bf04      	itt	eq
    26f6:	f851 3b04 	ldreq.w	r3, [r1], #4
    26fa:	3004      	addeq	r0, #4
    26fc:	d0f4      	beq.n	26e8 <strlen+0x30>
    26fe:	f013 0fff 	tst.w	r3, #255	; 0xff
    2702:	bf1f      	itttt	ne
    2704:	3001      	addne	r0, #1
    2706:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    270a:	3001      	addne	r0, #1
    270c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    2710:	bf18      	it	ne
    2712:	3001      	addne	r0, #1
    2714:	4770      	bx	lr
    2716:	bf00      	nop

00002718 <__sprint_r>:
    2718:	6893      	ldr	r3, [r2, #8]
    271a:	b510      	push	{r4, lr}
    271c:	4614      	mov	r4, r2
    271e:	b913      	cbnz	r3, 2726 <__sprint_r+0xe>
    2720:	6053      	str	r3, [r2, #4]
    2722:	4618      	mov	r0, r3
    2724:	bd10      	pop	{r4, pc}
    2726:	f002 ffcb 	bl	56c0 <__sfvwrite_r>
    272a:	2300      	movs	r3, #0
    272c:	6063      	str	r3, [r4, #4]
    272e:	60a3      	str	r3, [r4, #8]
    2730:	bd10      	pop	{r4, pc}
    2732:	bf00      	nop

00002734 <_vfprintf_r>:
    2734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2738:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    273c:	b083      	sub	sp, #12
    273e:	460e      	mov	r6, r1
    2740:	4615      	mov	r5, r2
    2742:	469a      	mov	sl, r3
    2744:	4681      	mov	r9, r0
    2746:	f003 f9ab 	bl	5aa0 <_localeconv_r>
    274a:	6800      	ldr	r0, [r0, #0]
    274c:	901d      	str	r0, [sp, #116]	; 0x74
    274e:	f1b9 0f00 	cmp.w	r9, #0
    2752:	d004      	beq.n	275e <_vfprintf_r+0x2a>
    2754:	f8d9 3018 	ldr.w	r3, [r9, #24]
    2758:	2b00      	cmp	r3, #0
    275a:	f000 815a 	beq.w	2a12 <_vfprintf_r+0x2de>
    275e:	f647 432c 	movw	r3, #31788	; 0x7c2c
    2762:	f2c0 0300 	movt	r3, #0
    2766:	429e      	cmp	r6, r3
    2768:	bf08      	it	eq
    276a:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    276e:	d010      	beq.n	2792 <_vfprintf_r+0x5e>
    2770:	f647 434c 	movw	r3, #31820	; 0x7c4c
    2774:	f2c0 0300 	movt	r3, #0
    2778:	429e      	cmp	r6, r3
    277a:	bf08      	it	eq
    277c:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    2780:	d007      	beq.n	2792 <_vfprintf_r+0x5e>
    2782:	f647 436c 	movw	r3, #31852	; 0x7c6c
    2786:	f2c0 0300 	movt	r3, #0
    278a:	429e      	cmp	r6, r3
    278c:	bf08      	it	eq
    278e:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    2792:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    2796:	fa1f f38c 	uxth.w	r3, ip
    279a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    279e:	d109      	bne.n	27b4 <_vfprintf_r+0x80>
    27a0:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    27a4:	6e72      	ldr	r2, [r6, #100]	; 0x64
    27a6:	f8a6 c00c 	strh.w	ip, [r6, #12]
    27aa:	fa1f f38c 	uxth.w	r3, ip
    27ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    27b2:	6672      	str	r2, [r6, #100]	; 0x64
    27b4:	f013 0f08 	tst.w	r3, #8
    27b8:	f001 8301 	beq.w	3dbe <_vfprintf_r+0x168a>
    27bc:	6932      	ldr	r2, [r6, #16]
    27be:	2a00      	cmp	r2, #0
    27c0:	f001 82fd 	beq.w	3dbe <_vfprintf_r+0x168a>
    27c4:	f003 031a 	and.w	r3, r3, #26
    27c8:	2b0a      	cmp	r3, #10
    27ca:	f000 80e0 	beq.w	298e <_vfprintf_r+0x25a>
    27ce:	2200      	movs	r2, #0
    27d0:	9212      	str	r2, [sp, #72]	; 0x48
    27d2:	921a      	str	r2, [sp, #104]	; 0x68
    27d4:	2300      	movs	r3, #0
    27d6:	921c      	str	r2, [sp, #112]	; 0x70
    27d8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    27dc:	9211      	str	r2, [sp, #68]	; 0x44
    27de:	3404      	adds	r4, #4
    27e0:	9219      	str	r2, [sp, #100]	; 0x64
    27e2:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    27e6:	931b      	str	r3, [sp, #108]	; 0x6c
    27e8:	3204      	adds	r2, #4
    27ea:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    27ee:	3228      	adds	r2, #40	; 0x28
    27f0:	3303      	adds	r3, #3
    27f2:	9218      	str	r2, [sp, #96]	; 0x60
    27f4:	9307      	str	r3, [sp, #28]
    27f6:	2300      	movs	r3, #0
    27f8:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    27fc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    2800:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    2804:	782b      	ldrb	r3, [r5, #0]
    2806:	1e1a      	subs	r2, r3, #0
    2808:	bf18      	it	ne
    280a:	2201      	movne	r2, #1
    280c:	2b25      	cmp	r3, #37	; 0x25
    280e:	bf0c      	ite	eq
    2810:	2200      	moveq	r2, #0
    2812:	f002 0201 	andne.w	r2, r2, #1
    2816:	b332      	cbz	r2, 2866 <_vfprintf_r+0x132>
    2818:	462f      	mov	r7, r5
    281a:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    281e:	1e1a      	subs	r2, r3, #0
    2820:	bf18      	it	ne
    2822:	2201      	movne	r2, #1
    2824:	2b25      	cmp	r3, #37	; 0x25
    2826:	bf0c      	ite	eq
    2828:	2200      	moveq	r2, #0
    282a:	f002 0201 	andne.w	r2, r2, #1
    282e:	2a00      	cmp	r2, #0
    2830:	d1f3      	bne.n	281a <_vfprintf_r+0xe6>
    2832:	ebb7 0805 	subs.w	r8, r7, r5
    2836:	bf08      	it	eq
    2838:	463d      	moveq	r5, r7
    283a:	d014      	beq.n	2866 <_vfprintf_r+0x132>
    283c:	f8c4 8004 	str.w	r8, [r4, #4]
    2840:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    2844:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    2848:	3301      	adds	r3, #1
    284a:	6025      	str	r5, [r4, #0]
    284c:	2b07      	cmp	r3, #7
    284e:	4442      	add	r2, r8
    2850:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    2854:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    2858:	dc78      	bgt.n	294c <_vfprintf_r+0x218>
    285a:	3408      	adds	r4, #8
    285c:	9811      	ldr	r0, [sp, #68]	; 0x44
    285e:	463d      	mov	r5, r7
    2860:	4440      	add	r0, r8
    2862:	9011      	str	r0, [sp, #68]	; 0x44
    2864:	783b      	ldrb	r3, [r7, #0]
    2866:	2b00      	cmp	r3, #0
    2868:	d07c      	beq.n	2964 <_vfprintf_r+0x230>
    286a:	1c6b      	adds	r3, r5, #1
    286c:	f04f 37ff 	mov.w	r7, #4294967295
    2870:	202b      	movs	r0, #43	; 0x2b
    2872:	f04f 0c20 	mov.w	ip, #32
    2876:	2100      	movs	r1, #0
    2878:	f04f 0200 	mov.w	r2, #0
    287c:	910f      	str	r1, [sp, #60]	; 0x3c
    287e:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    2882:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    2886:	786a      	ldrb	r2, [r5, #1]
    2888:	910a      	str	r1, [sp, #40]	; 0x28
    288a:	1c5d      	adds	r5, r3, #1
    288c:	f1a2 0320 	sub.w	r3, r2, #32
    2890:	2b58      	cmp	r3, #88	; 0x58
    2892:	f200 8286 	bhi.w	2da2 <_vfprintf_r+0x66e>
    2896:	e8df f013 	tbh	[pc, r3, lsl #1]
    289a:	0298      	.short	0x0298
    289c:	02840284 	.word	0x02840284
    28a0:	028402a4 	.word	0x028402a4
    28a4:	02840284 	.word	0x02840284
    28a8:	02840284 	.word	0x02840284
    28ac:	02ad0284 	.word	0x02ad0284
    28b0:	028402ba 	.word	0x028402ba
    28b4:	02ca02c1 	.word	0x02ca02c1
    28b8:	02e70284 	.word	0x02e70284
    28bc:	02f002f0 	.word	0x02f002f0
    28c0:	02f002f0 	.word	0x02f002f0
    28c4:	02f002f0 	.word	0x02f002f0
    28c8:	02f002f0 	.word	0x02f002f0
    28cc:	028402f0 	.word	0x028402f0
    28d0:	02840284 	.word	0x02840284
    28d4:	02840284 	.word	0x02840284
    28d8:	02840284 	.word	0x02840284
    28dc:	02840284 	.word	0x02840284
    28e0:	03040284 	.word	0x03040284
    28e4:	02840326 	.word	0x02840326
    28e8:	02840326 	.word	0x02840326
    28ec:	02840284 	.word	0x02840284
    28f0:	036a0284 	.word	0x036a0284
    28f4:	02840284 	.word	0x02840284
    28f8:	02840481 	.word	0x02840481
    28fc:	02840284 	.word	0x02840284
    2900:	02840284 	.word	0x02840284
    2904:	02840414 	.word	0x02840414
    2908:	042f0284 	.word	0x042f0284
    290c:	02840284 	.word	0x02840284
    2910:	02840284 	.word	0x02840284
    2914:	02840284 	.word	0x02840284
    2918:	02840284 	.word	0x02840284
    291c:	02840284 	.word	0x02840284
    2920:	0465044f 	.word	0x0465044f
    2924:	03260326 	.word	0x03260326
    2928:	03730326 	.word	0x03730326
    292c:	02840465 	.word	0x02840465
    2930:	03790284 	.word	0x03790284
    2934:	03850284 	.word	0x03850284
    2938:	03ad0396 	.word	0x03ad0396
    293c:	0284040a 	.word	0x0284040a
    2940:	028403cc 	.word	0x028403cc
    2944:	028403f4 	.word	0x028403f4
    2948:	00c00284 	.word	0x00c00284
    294c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    2950:	4648      	mov	r0, r9
    2952:	4631      	mov	r1, r6
    2954:	320c      	adds	r2, #12
    2956:	f7ff fedf 	bl	2718 <__sprint_r>
    295a:	b958      	cbnz	r0, 2974 <_vfprintf_r+0x240>
    295c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    2960:	3404      	adds	r4, #4
    2962:	e77b      	b.n	285c <_vfprintf_r+0x128>
    2964:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    2968:	2b00      	cmp	r3, #0
    296a:	f041 8192 	bne.w	3c92 <_vfprintf_r+0x155e>
    296e:	2300      	movs	r3, #0
    2970:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    2974:	89b3      	ldrh	r3, [r6, #12]
    2976:	f013 0f40 	tst.w	r3, #64	; 0x40
    297a:	d002      	beq.n	2982 <_vfprintf_r+0x24e>
    297c:	f04f 30ff 	mov.w	r0, #4294967295
    2980:	9011      	str	r0, [sp, #68]	; 0x44
    2982:	9811      	ldr	r0, [sp, #68]	; 0x44
    2984:	b05f      	add	sp, #380	; 0x17c
    2986:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    298a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    298e:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    2992:	2b00      	cmp	r3, #0
    2994:	f6ff af1b 	blt.w	27ce <_vfprintf_r+0x9a>
    2998:	6a37      	ldr	r7, [r6, #32]
    299a:	f02c 0c02 	bic.w	ip, ip, #2
    299e:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    29a2:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    29a6:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    29aa:	340c      	adds	r4, #12
    29ac:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    29b0:	462a      	mov	r2, r5
    29b2:	4653      	mov	r3, sl
    29b4:	4648      	mov	r0, r9
    29b6:	4621      	mov	r1, r4
    29b8:	ad1f      	add	r5, sp, #124	; 0x7c
    29ba:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    29be:	2700      	movs	r7, #0
    29c0:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    29c4:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    29c8:	f44f 6580 	mov.w	r5, #1024	; 0x400
    29cc:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    29d0:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    29d4:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    29d8:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    29dc:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    29e0:	f7ff fea8 	bl	2734 <_vfprintf_r>
    29e4:	2800      	cmp	r0, #0
    29e6:	9011      	str	r0, [sp, #68]	; 0x44
    29e8:	db09      	blt.n	29fe <_vfprintf_r+0x2ca>
    29ea:	4621      	mov	r1, r4
    29ec:	4648      	mov	r0, r9
    29ee:	f002 fb93 	bl	5118 <_fflush_r>
    29f2:	9911      	ldr	r1, [sp, #68]	; 0x44
    29f4:	42b8      	cmp	r0, r7
    29f6:	bf18      	it	ne
    29f8:	f04f 31ff 	movne.w	r1, #4294967295
    29fc:	9111      	str	r1, [sp, #68]	; 0x44
    29fe:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    2a02:	f013 0f40 	tst.w	r3, #64	; 0x40
    2a06:	d0bc      	beq.n	2982 <_vfprintf_r+0x24e>
    2a08:	89b3      	ldrh	r3, [r6, #12]
    2a0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2a0e:	81b3      	strh	r3, [r6, #12]
    2a10:	e7b7      	b.n	2982 <_vfprintf_r+0x24e>
    2a12:	4648      	mov	r0, r9
    2a14:	f002 fcf0 	bl	53f8 <__sinit>
    2a18:	e6a1      	b.n	275e <_vfprintf_r+0x2a>
    2a1a:	980a      	ldr	r0, [sp, #40]	; 0x28
    2a1c:	f647 3cfc 	movw	ip, #31740	; 0x7bfc
    2a20:	f2c0 0c00 	movt	ip, #0
    2a24:	9216      	str	r2, [sp, #88]	; 0x58
    2a26:	f010 0f20 	tst.w	r0, #32
    2a2a:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    2a2e:	f000 836e 	beq.w	310e <_vfprintf_r+0x9da>
    2a32:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2a34:	1dcb      	adds	r3, r1, #7
    2a36:	f023 0307 	bic.w	r3, r3, #7
    2a3a:	f103 0208 	add.w	r2, r3, #8
    2a3e:	920b      	str	r2, [sp, #44]	; 0x2c
    2a40:	e9d3 ab00 	ldrd	sl, fp, [r3]
    2a44:	ea5a 020b 	orrs.w	r2, sl, fp
    2a48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2a4a:	bf0c      	ite	eq
    2a4c:	2200      	moveq	r2, #0
    2a4e:	2201      	movne	r2, #1
    2a50:	4213      	tst	r3, r2
    2a52:	f040 866b 	bne.w	372c <_vfprintf_r+0xff8>
    2a56:	2302      	movs	r3, #2
    2a58:	f04f 0100 	mov.w	r1, #0
    2a5c:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    2a60:	2f00      	cmp	r7, #0
    2a62:	bfa2      	ittt	ge
    2a64:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    2a68:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    2a6c:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    2a70:	2f00      	cmp	r7, #0
    2a72:	bf18      	it	ne
    2a74:	f042 0201 	orrne.w	r2, r2, #1
    2a78:	2a00      	cmp	r2, #0
    2a7a:	f000 841e 	beq.w	32ba <_vfprintf_r+0xb86>
    2a7e:	2b01      	cmp	r3, #1
    2a80:	f000 85de 	beq.w	3640 <_vfprintf_r+0xf0c>
    2a84:	2b02      	cmp	r3, #2
    2a86:	f000 85c1 	beq.w	360c <_vfprintf_r+0xed8>
    2a8a:	9918      	ldr	r1, [sp, #96]	; 0x60
    2a8c:	9113      	str	r1, [sp, #76]	; 0x4c
    2a8e:	ea4f 08da 	mov.w	r8, sl, lsr #3
    2a92:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    2a96:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    2a9a:	f00a 0007 	and.w	r0, sl, #7
    2a9e:	46e3      	mov	fp, ip
    2aa0:	46c2      	mov	sl, r8
    2aa2:	3030      	adds	r0, #48	; 0x30
    2aa4:	ea5a 020b 	orrs.w	r2, sl, fp
    2aa8:	f801 0d01 	strb.w	r0, [r1, #-1]!
    2aac:	d1ef      	bne.n	2a8e <_vfprintf_r+0x35a>
    2aae:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    2ab2:	9113      	str	r1, [sp, #76]	; 0x4c
    2ab4:	f01c 0f01 	tst.w	ip, #1
    2ab8:	f040 868c 	bne.w	37d4 <_vfprintf_r+0x10a0>
    2abc:	9818      	ldr	r0, [sp, #96]	; 0x60
    2abe:	1a40      	subs	r0, r0, r1
    2ac0:	9010      	str	r0, [sp, #64]	; 0x40
    2ac2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    2ac6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    2ac8:	9717      	str	r7, [sp, #92]	; 0x5c
    2aca:	42ba      	cmp	r2, r7
    2acc:	bfb8      	it	lt
    2ace:	463a      	movlt	r2, r7
    2ad0:	920c      	str	r2, [sp, #48]	; 0x30
    2ad2:	b113      	cbz	r3, 2ada <_vfprintf_r+0x3a6>
    2ad4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2ad6:	3201      	adds	r2, #1
    2ad8:	920c      	str	r2, [sp, #48]	; 0x30
    2ada:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2adc:	980a      	ldr	r0, [sp, #40]	; 0x28
    2ade:	f013 0302 	ands.w	r3, r3, #2
    2ae2:	9315      	str	r3, [sp, #84]	; 0x54
    2ae4:	bf1e      	ittt	ne
    2ae6:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    2aea:	f10c 0c02 	addne.w	ip, ip, #2
    2aee:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    2af2:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    2af6:	9014      	str	r0, [sp, #80]	; 0x50
    2af8:	d14d      	bne.n	2b96 <_vfprintf_r+0x462>
    2afa:	990f      	ldr	r1, [sp, #60]	; 0x3c
    2afc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2afe:	1a8f      	subs	r7, r1, r2
    2b00:	2f00      	cmp	r7, #0
    2b02:	dd48      	ble.n	2b96 <_vfprintf_r+0x462>
    2b04:	2f10      	cmp	r7, #16
    2b06:	f647 38b8 	movw	r8, #31672	; 0x7bb8
    2b0a:	bfd8      	it	le
    2b0c:	f2c0 0800 	movtle	r8, #0
    2b10:	dd30      	ble.n	2b74 <_vfprintf_r+0x440>
    2b12:	f2c0 0800 	movt	r8, #0
    2b16:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    2b1a:	4643      	mov	r3, r8
    2b1c:	f04f 0a10 	mov.w	sl, #16
    2b20:	46a8      	mov	r8, r5
    2b22:	f10b 0b0c 	add.w	fp, fp, #12
    2b26:	461d      	mov	r5, r3
    2b28:	e002      	b.n	2b30 <_vfprintf_r+0x3fc>
    2b2a:	3f10      	subs	r7, #16
    2b2c:	2f10      	cmp	r7, #16
    2b2e:	dd1e      	ble.n	2b6e <_vfprintf_r+0x43a>
    2b30:	f8c4 a004 	str.w	sl, [r4, #4]
    2b34:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    2b38:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    2b3c:	3301      	adds	r3, #1
    2b3e:	6025      	str	r5, [r4, #0]
    2b40:	3210      	adds	r2, #16
    2b42:	2b07      	cmp	r3, #7
    2b44:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    2b48:	f104 0408 	add.w	r4, r4, #8
    2b4c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    2b50:	ddeb      	ble.n	2b2a <_vfprintf_r+0x3f6>
    2b52:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    2b56:	4648      	mov	r0, r9
    2b58:	4631      	mov	r1, r6
    2b5a:	465a      	mov	r2, fp
    2b5c:	3404      	adds	r4, #4
    2b5e:	f7ff fddb 	bl	2718 <__sprint_r>
    2b62:	2800      	cmp	r0, #0
    2b64:	f47f af06 	bne.w	2974 <_vfprintf_r+0x240>
    2b68:	3f10      	subs	r7, #16
    2b6a:	2f10      	cmp	r7, #16
    2b6c:	dce0      	bgt.n	2b30 <_vfprintf_r+0x3fc>
    2b6e:	462b      	mov	r3, r5
    2b70:	4645      	mov	r5, r8
    2b72:	4698      	mov	r8, r3
    2b74:	6067      	str	r7, [r4, #4]
    2b76:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    2b7a:	f8c4 8000 	str.w	r8, [r4]
    2b7e:	1c5a      	adds	r2, r3, #1
    2b80:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    2b84:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    2b88:	19db      	adds	r3, r3, r7
    2b8a:	2a07      	cmp	r2, #7
    2b8c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    2b90:	f300 858a 	bgt.w	36a8 <_vfprintf_r+0xf74>
    2b94:	3408      	adds	r4, #8
    2b96:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    2b9a:	b19b      	cbz	r3, 2bc4 <_vfprintf_r+0x490>
    2b9c:	2301      	movs	r3, #1
    2b9e:	6063      	str	r3, [r4, #4]
    2ba0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    2ba4:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    2ba8:	3207      	adds	r2, #7
    2baa:	6022      	str	r2, [r4, #0]
    2bac:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    2bb0:	3301      	adds	r3, #1
    2bb2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    2bb6:	3201      	adds	r2, #1
    2bb8:	2b07      	cmp	r3, #7
    2bba:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    2bbe:	f300 84b6 	bgt.w	352e <_vfprintf_r+0xdfa>
    2bc2:	3408      	adds	r4, #8
    2bc4:	9b15      	ldr	r3, [sp, #84]	; 0x54
    2bc6:	b19b      	cbz	r3, 2bf0 <_vfprintf_r+0x4bc>
    2bc8:	2302      	movs	r3, #2
    2bca:	6063      	str	r3, [r4, #4]
    2bcc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    2bd0:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    2bd4:	3204      	adds	r2, #4
    2bd6:	6022      	str	r2, [r4, #0]
    2bd8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    2bdc:	3301      	adds	r3, #1
    2bde:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    2be2:	3202      	adds	r2, #2
    2be4:	2b07      	cmp	r3, #7
    2be6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    2bea:	f300 84af 	bgt.w	354c <_vfprintf_r+0xe18>
    2bee:	3408      	adds	r4, #8
    2bf0:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    2bf4:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    2bf8:	f000 8376 	beq.w	32e8 <_vfprintf_r+0xbb4>
    2bfc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    2bfe:	9a10      	ldr	r2, [sp, #64]	; 0x40
    2c00:	1a9f      	subs	r7, r3, r2
    2c02:	2f00      	cmp	r7, #0
    2c04:	dd43      	ble.n	2c8e <_vfprintf_r+0x55a>
    2c06:	2f10      	cmp	r7, #16
    2c08:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 3798 <_vfprintf_r+0x1064>
    2c0c:	dd2e      	ble.n	2c6c <_vfprintf_r+0x538>
    2c0e:	4643      	mov	r3, r8
    2c10:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    2c14:	46a8      	mov	r8, r5
    2c16:	f04f 0a10 	mov.w	sl, #16
    2c1a:	f10b 0b0c 	add.w	fp, fp, #12
    2c1e:	461d      	mov	r5, r3
    2c20:	e002      	b.n	2c28 <_vfprintf_r+0x4f4>
    2c22:	3f10      	subs	r7, #16
    2c24:	2f10      	cmp	r7, #16
    2c26:	dd1e      	ble.n	2c66 <_vfprintf_r+0x532>
    2c28:	f8c4 a004 	str.w	sl, [r4, #4]
    2c2c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    2c30:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    2c34:	3301      	adds	r3, #1
    2c36:	6025      	str	r5, [r4, #0]
    2c38:	3210      	adds	r2, #16
    2c3a:	2b07      	cmp	r3, #7
    2c3c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    2c40:	f104 0408 	add.w	r4, r4, #8
    2c44:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    2c48:	ddeb      	ble.n	2c22 <_vfprintf_r+0x4ee>
    2c4a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    2c4e:	4648      	mov	r0, r9
    2c50:	4631      	mov	r1, r6
    2c52:	465a      	mov	r2, fp
    2c54:	3404      	adds	r4, #4
    2c56:	f7ff fd5f 	bl	2718 <__sprint_r>
    2c5a:	2800      	cmp	r0, #0
    2c5c:	f47f ae8a 	bne.w	2974 <_vfprintf_r+0x240>
    2c60:	3f10      	subs	r7, #16
    2c62:	2f10      	cmp	r7, #16
    2c64:	dce0      	bgt.n	2c28 <_vfprintf_r+0x4f4>
    2c66:	462b      	mov	r3, r5
    2c68:	4645      	mov	r5, r8
    2c6a:	4698      	mov	r8, r3
    2c6c:	6067      	str	r7, [r4, #4]
    2c6e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    2c72:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    2c76:	3301      	adds	r3, #1
    2c78:	f8c4 8000 	str.w	r8, [r4]
    2c7c:	19d2      	adds	r2, r2, r7
    2c7e:	2b07      	cmp	r3, #7
    2c80:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    2c84:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    2c88:	f300 8442 	bgt.w	3510 <_vfprintf_r+0xddc>
    2c8c:	3408      	adds	r4, #8
    2c8e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    2c92:	f41c 7f80 	tst.w	ip, #256	; 0x100
    2c96:	f040 829d 	bne.w	31d4 <_vfprintf_r+0xaa0>
    2c9a:	9810      	ldr	r0, [sp, #64]	; 0x40
    2c9c:	9913      	ldr	r1, [sp, #76]	; 0x4c
    2c9e:	6060      	str	r0, [r4, #4]
    2ca0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    2ca4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    2ca8:	3301      	adds	r3, #1
    2caa:	6021      	str	r1, [r4, #0]
    2cac:	1812      	adds	r2, r2, r0
    2cae:	2b07      	cmp	r3, #7
    2cb0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    2cb4:	bfd8      	it	le
    2cb6:	f104 0308 	addle.w	r3, r4, #8
    2cba:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    2cbe:	f300 839b 	bgt.w	33f8 <_vfprintf_r+0xcc4>
    2cc2:	990a      	ldr	r1, [sp, #40]	; 0x28
    2cc4:	f011 0f04 	tst.w	r1, #4
    2cc8:	d055      	beq.n	2d76 <_vfprintf_r+0x642>
    2cca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    2ccc:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    2cd0:	ebcc 0702 	rsb	r7, ip, r2
    2cd4:	2f00      	cmp	r7, #0
    2cd6:	dd4e      	ble.n	2d76 <_vfprintf_r+0x642>
    2cd8:	2f10      	cmp	r7, #16
    2cda:	f647 38b8 	movw	r8, #31672	; 0x7bb8
    2cde:	bfd8      	it	le
    2ce0:	f2c0 0800 	movtle	r8, #0
    2ce4:	dd2e      	ble.n	2d44 <_vfprintf_r+0x610>
    2ce6:	f2c0 0800 	movt	r8, #0
    2cea:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    2cee:	4642      	mov	r2, r8
    2cf0:	2410      	movs	r4, #16
    2cf2:	46a8      	mov	r8, r5
    2cf4:	f10a 0a0c 	add.w	sl, sl, #12
    2cf8:	4615      	mov	r5, r2
    2cfa:	e002      	b.n	2d02 <_vfprintf_r+0x5ce>
    2cfc:	3f10      	subs	r7, #16
    2cfe:	2f10      	cmp	r7, #16
    2d00:	dd1d      	ble.n	2d3e <_vfprintf_r+0x60a>
    2d02:	605c      	str	r4, [r3, #4]
    2d04:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    2d08:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    2d0c:	3201      	adds	r2, #1
    2d0e:	601d      	str	r5, [r3, #0]
    2d10:	3110      	adds	r1, #16
    2d12:	2a07      	cmp	r2, #7
    2d14:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    2d18:	f103 0308 	add.w	r3, r3, #8
    2d1c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    2d20:	ddec      	ble.n	2cfc <_vfprintf_r+0x5c8>
    2d22:	4648      	mov	r0, r9
    2d24:	4631      	mov	r1, r6
    2d26:	4652      	mov	r2, sl
    2d28:	f7ff fcf6 	bl	2718 <__sprint_r>
    2d2c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    2d30:	3304      	adds	r3, #4
    2d32:	2800      	cmp	r0, #0
    2d34:	f47f ae1e 	bne.w	2974 <_vfprintf_r+0x240>
    2d38:	3f10      	subs	r7, #16
    2d3a:	2f10      	cmp	r7, #16
    2d3c:	dce1      	bgt.n	2d02 <_vfprintf_r+0x5ce>
    2d3e:	462a      	mov	r2, r5
    2d40:	4645      	mov	r5, r8
    2d42:	4690      	mov	r8, r2
    2d44:	605f      	str	r7, [r3, #4]
    2d46:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    2d4a:	f8c3 8000 	str.w	r8, [r3]
    2d4e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    2d52:	3201      	adds	r2, #1
    2d54:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    2d58:	18fb      	adds	r3, r7, r3
    2d5a:	2a07      	cmp	r2, #7
    2d5c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    2d60:	dd0b      	ble.n	2d7a <_vfprintf_r+0x646>
    2d62:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    2d66:	4648      	mov	r0, r9
    2d68:	4631      	mov	r1, r6
    2d6a:	320c      	adds	r2, #12
    2d6c:	f7ff fcd4 	bl	2718 <__sprint_r>
    2d70:	2800      	cmp	r0, #0
    2d72:	f47f adff 	bne.w	2974 <_vfprintf_r+0x240>
    2d76:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    2d7a:	9811      	ldr	r0, [sp, #68]	; 0x44
    2d7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2d7e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    2d80:	428a      	cmp	r2, r1
    2d82:	bfac      	ite	ge
    2d84:	1880      	addge	r0, r0, r2
    2d86:	1840      	addlt	r0, r0, r1
    2d88:	9011      	str	r0, [sp, #68]	; 0x44
    2d8a:	2b00      	cmp	r3, #0
    2d8c:	f040 8342 	bne.w	3414 <_vfprintf_r+0xce0>
    2d90:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    2d94:	2300      	movs	r3, #0
    2d96:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    2d9a:	3404      	adds	r4, #4
    2d9c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    2da0:	e530      	b.n	2804 <_vfprintf_r+0xd0>
    2da2:	9216      	str	r2, [sp, #88]	; 0x58
    2da4:	2a00      	cmp	r2, #0
    2da6:	f43f addd 	beq.w	2964 <_vfprintf_r+0x230>
    2daa:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    2dae:	2301      	movs	r3, #1
    2db0:	f04f 0c00 	mov.w	ip, #0
    2db4:	3004      	adds	r0, #4
    2db6:	930c      	str	r3, [sp, #48]	; 0x30
    2db8:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    2dbc:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    2dc0:	9013      	str	r0, [sp, #76]	; 0x4c
    2dc2:	9310      	str	r3, [sp, #64]	; 0x40
    2dc4:	2100      	movs	r1, #0
    2dc6:	9117      	str	r1, [sp, #92]	; 0x5c
    2dc8:	e687      	b.n	2ada <_vfprintf_r+0x3a6>
    2dca:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    2dce:	2b00      	cmp	r3, #0
    2dd0:	f040 852b 	bne.w	382a <_vfprintf_r+0x10f6>
    2dd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2dd6:	462b      	mov	r3, r5
    2dd8:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    2ddc:	782a      	ldrb	r2, [r5, #0]
    2dde:	910b      	str	r1, [sp, #44]	; 0x2c
    2de0:	e553      	b.n	288a <_vfprintf_r+0x156>
    2de2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2de4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2de6:	f043 0301 	orr.w	r3, r3, #1
    2dea:	930a      	str	r3, [sp, #40]	; 0x28
    2dec:	462b      	mov	r3, r5
    2dee:	782a      	ldrb	r2, [r5, #0]
    2df0:	910b      	str	r1, [sp, #44]	; 0x2c
    2df2:	e54a      	b.n	288a <_vfprintf_r+0x156>
    2df4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2df6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    2df8:	6809      	ldr	r1, [r1, #0]
    2dfa:	910f      	str	r1, [sp, #60]	; 0x3c
    2dfc:	1d11      	adds	r1, r2, #4
    2dfe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    2e00:	2b00      	cmp	r3, #0
    2e02:	f2c0 8780 	blt.w	3d06 <_vfprintf_r+0x15d2>
    2e06:	782a      	ldrb	r2, [r5, #0]
    2e08:	462b      	mov	r3, r5
    2e0a:	910b      	str	r1, [sp, #44]	; 0x2c
    2e0c:	e53d      	b.n	288a <_vfprintf_r+0x156>
    2e0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2e10:	462b      	mov	r3, r5
    2e12:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    2e16:	782a      	ldrb	r2, [r5, #0]
    2e18:	910b      	str	r1, [sp, #44]	; 0x2c
    2e1a:	e536      	b.n	288a <_vfprintf_r+0x156>
    2e1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2e1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2e20:	f043 0304 	orr.w	r3, r3, #4
    2e24:	930a      	str	r3, [sp, #40]	; 0x28
    2e26:	462b      	mov	r3, r5
    2e28:	782a      	ldrb	r2, [r5, #0]
    2e2a:	910b      	str	r1, [sp, #44]	; 0x2c
    2e2c:	e52d      	b.n	288a <_vfprintf_r+0x156>
    2e2e:	462b      	mov	r3, r5
    2e30:	f813 2b01 	ldrb.w	r2, [r3], #1
    2e34:	2a2a      	cmp	r2, #42	; 0x2a
    2e36:	f001 80cd 	beq.w	3fd4 <_vfprintf_r+0x18a0>
    2e3a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    2e3e:	2909      	cmp	r1, #9
    2e40:	f201 8037 	bhi.w	3eb2 <_vfprintf_r+0x177e>
    2e44:	3502      	adds	r5, #2
    2e46:	2700      	movs	r7, #0
    2e48:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    2e4c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    2e50:	462b      	mov	r3, r5
    2e52:	3501      	adds	r5, #1
    2e54:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    2e58:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    2e5c:	2909      	cmp	r1, #9
    2e5e:	d9f3      	bls.n	2e48 <_vfprintf_r+0x714>
    2e60:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    2e64:	461d      	mov	r5, r3
    2e66:	e511      	b.n	288c <_vfprintf_r+0x158>
    2e68:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2e6a:	462b      	mov	r3, r5
    2e6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2e6e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    2e72:	920a      	str	r2, [sp, #40]	; 0x28
    2e74:	782a      	ldrb	r2, [r5, #0]
    2e76:	910b      	str	r1, [sp, #44]	; 0x2c
    2e78:	e507      	b.n	288a <_vfprintf_r+0x156>
    2e7a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    2e7e:	f04f 0800 	mov.w	r8, #0
    2e82:	462b      	mov	r3, r5
    2e84:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    2e88:	f813 2b01 	ldrb.w	r2, [r3], #1
    2e8c:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    2e90:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    2e94:	461d      	mov	r5, r3
    2e96:	2909      	cmp	r1, #9
    2e98:	d9f3      	bls.n	2e82 <_vfprintf_r+0x74e>
    2e9a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    2e9e:	461d      	mov	r5, r3
    2ea0:	e4f4      	b.n	288c <_vfprintf_r+0x158>
    2ea2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2ea4:	9216      	str	r2, [sp, #88]	; 0x58
    2ea6:	f043 0310 	orr.w	r3, r3, #16
    2eaa:	930a      	str	r3, [sp, #40]	; 0x28
    2eac:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    2eb0:	f01c 0f20 	tst.w	ip, #32
    2eb4:	f000 815d 	beq.w	3172 <_vfprintf_r+0xa3e>
    2eb8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    2eba:	1dc3      	adds	r3, r0, #7
    2ebc:	f023 0307 	bic.w	r3, r3, #7
    2ec0:	f103 0108 	add.w	r1, r3, #8
    2ec4:	910b      	str	r1, [sp, #44]	; 0x2c
    2ec6:	e9d3 ab00 	ldrd	sl, fp, [r3]
    2eca:	f1ba 0f00 	cmp.w	sl, #0
    2ece:	f17b 0200 	sbcs.w	r2, fp, #0
    2ed2:	f2c0 849b 	blt.w	380c <_vfprintf_r+0x10d8>
    2ed6:	ea5a 030b 	orrs.w	r3, sl, fp
    2eda:	f04f 0301 	mov.w	r3, #1
    2ede:	bf0c      	ite	eq
    2ee0:	2200      	moveq	r2, #0
    2ee2:	2201      	movne	r2, #1
    2ee4:	e5bc      	b.n	2a60 <_vfprintf_r+0x32c>
    2ee6:	980a      	ldr	r0, [sp, #40]	; 0x28
    2ee8:	9216      	str	r2, [sp, #88]	; 0x58
    2eea:	f010 0f08 	tst.w	r0, #8
    2eee:	f000 84ed 	beq.w	38cc <_vfprintf_r+0x1198>
    2ef2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2ef4:	1dcb      	adds	r3, r1, #7
    2ef6:	f023 0307 	bic.w	r3, r3, #7
    2efa:	f103 0208 	add.w	r2, r3, #8
    2efe:	920b      	str	r2, [sp, #44]	; 0x2c
    2f00:	f8d3 8004 	ldr.w	r8, [r3, #4]
    2f04:	f8d3 a000 	ldr.w	sl, [r3]
    2f08:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    2f0c:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    2f10:	4650      	mov	r0, sl
    2f12:	4641      	mov	r1, r8
    2f14:	f003 feb4 	bl	6c80 <__isinfd>
    2f18:	4683      	mov	fp, r0
    2f1a:	2800      	cmp	r0, #0
    2f1c:	f000 8599 	beq.w	3a52 <_vfprintf_r+0x131e>
    2f20:	4650      	mov	r0, sl
    2f22:	2200      	movs	r2, #0
    2f24:	2300      	movs	r3, #0
    2f26:	4641      	mov	r1, r8
    2f28:	f7fe ffe6 	bl	1ef8 <__aeabi_dcmplt>
    2f2c:	2800      	cmp	r0, #0
    2f2e:	f040 850b 	bne.w	3948 <_vfprintf_r+0x1214>
    2f32:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    2f36:	f647 31f0 	movw	r1, #31728	; 0x7bf0
    2f3a:	f647 32ec 	movw	r2, #31724	; 0x7bec
    2f3e:	9816      	ldr	r0, [sp, #88]	; 0x58
    2f40:	f2c0 0100 	movt	r1, #0
    2f44:	f2c0 0200 	movt	r2, #0
    2f48:	f04f 0c03 	mov.w	ip, #3
    2f4c:	2847      	cmp	r0, #71	; 0x47
    2f4e:	bfd8      	it	le
    2f50:	4611      	movle	r1, r2
    2f52:	9113      	str	r1, [sp, #76]	; 0x4c
    2f54:	990a      	ldr	r1, [sp, #40]	; 0x28
    2f56:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    2f5a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    2f5e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    2f62:	910a      	str	r1, [sp, #40]	; 0x28
    2f64:	f04f 0c00 	mov.w	ip, #0
    2f68:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    2f6c:	e5b1      	b.n	2ad2 <_vfprintf_r+0x39e>
    2f6e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2f70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2f72:	f043 0308 	orr.w	r3, r3, #8
    2f76:	930a      	str	r3, [sp, #40]	; 0x28
    2f78:	462b      	mov	r3, r5
    2f7a:	782a      	ldrb	r2, [r5, #0]
    2f7c:	910b      	str	r1, [sp, #44]	; 0x2c
    2f7e:	e484      	b.n	288a <_vfprintf_r+0x156>
    2f80:	990a      	ldr	r1, [sp, #40]	; 0x28
    2f82:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    2f86:	910a      	str	r1, [sp, #40]	; 0x28
    2f88:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2f8a:	e73c      	b.n	2e06 <_vfprintf_r+0x6d2>
    2f8c:	782a      	ldrb	r2, [r5, #0]
    2f8e:	2a6c      	cmp	r2, #108	; 0x6c
    2f90:	f000 8555 	beq.w	3a3e <_vfprintf_r+0x130a>
    2f94:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2f96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2f98:	910b      	str	r1, [sp, #44]	; 0x2c
    2f9a:	f043 0310 	orr.w	r3, r3, #16
    2f9e:	930a      	str	r3, [sp, #40]	; 0x28
    2fa0:	462b      	mov	r3, r5
    2fa2:	e472      	b.n	288a <_vfprintf_r+0x156>
    2fa4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2fa6:	f012 0f20 	tst.w	r2, #32
    2faa:	f000 8482 	beq.w	38b2 <_vfprintf_r+0x117e>
    2fae:	980b      	ldr	r0, [sp, #44]	; 0x2c
    2fb0:	9a11      	ldr	r2, [sp, #68]	; 0x44
    2fb2:	6803      	ldr	r3, [r0, #0]
    2fb4:	4610      	mov	r0, r2
    2fb6:	ea4f 71e0 	mov.w	r1, r0, asr #31
    2fba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    2fbc:	e9c3 0100 	strd	r0, r1, [r3]
    2fc0:	f102 0a04 	add.w	sl, r2, #4
    2fc4:	e41e      	b.n	2804 <_vfprintf_r+0xd0>
    2fc6:	9216      	str	r2, [sp, #88]	; 0x58
    2fc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2fca:	f012 0320 	ands.w	r3, r2, #32
    2fce:	f000 80ef 	beq.w	31b0 <_vfprintf_r+0xa7c>
    2fd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2fd4:	1dda      	adds	r2, r3, #7
    2fd6:	2300      	movs	r3, #0
    2fd8:	f022 0207 	bic.w	r2, r2, #7
    2fdc:	f102 0c08 	add.w	ip, r2, #8
    2fe0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    2fe4:	e9d2 ab00 	ldrd	sl, fp, [r2]
    2fe8:	ea5a 000b 	orrs.w	r0, sl, fp
    2fec:	bf0c      	ite	eq
    2fee:	2200      	moveq	r2, #0
    2ff0:	2201      	movne	r2, #1
    2ff2:	e531      	b.n	2a58 <_vfprintf_r+0x324>
    2ff4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    2ff6:	2178      	movs	r1, #120	; 0x78
    2ff8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    2ffc:	9116      	str	r1, [sp, #88]	; 0x58
    2ffe:	6803      	ldr	r3, [r0, #0]
    3000:	f647 30fc 	movw	r0, #31740	; 0x7bfc
    3004:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    3008:	2130      	movs	r1, #48	; 0x30
    300a:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    300e:	f04c 0c02 	orr.w	ip, ip, #2
    3012:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3014:	1e1a      	subs	r2, r3, #0
    3016:	bf18      	it	ne
    3018:	2201      	movne	r2, #1
    301a:	f2c0 0000 	movt	r0, #0
    301e:	469a      	mov	sl, r3
    3020:	f04f 0b00 	mov.w	fp, #0
    3024:	3104      	adds	r1, #4
    3026:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    302a:	9019      	str	r0, [sp, #100]	; 0x64
    302c:	2302      	movs	r3, #2
    302e:	910b      	str	r1, [sp, #44]	; 0x2c
    3030:	e512      	b.n	2a58 <_vfprintf_r+0x324>
    3032:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    3034:	9216      	str	r2, [sp, #88]	; 0x58
    3036:	f04f 0200 	mov.w	r2, #0
    303a:	1d18      	adds	r0, r3, #4
    303c:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    3040:	681b      	ldr	r3, [r3, #0]
    3042:	900b      	str	r0, [sp, #44]	; 0x2c
    3044:	9313      	str	r3, [sp, #76]	; 0x4c
    3046:	2b00      	cmp	r3, #0
    3048:	f000 86c6 	beq.w	3dd8 <_vfprintf_r+0x16a4>
    304c:	2f00      	cmp	r7, #0
    304e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    3050:	f2c0 868f 	blt.w	3d72 <_vfprintf_r+0x163e>
    3054:	2100      	movs	r1, #0
    3056:	463a      	mov	r2, r7
    3058:	f002 fdc4 	bl	5be4 <memchr>
    305c:	4603      	mov	r3, r0
    305e:	2800      	cmp	r0, #0
    3060:	f000 86f5 	beq.w	3e4e <_vfprintf_r+0x171a>
    3064:	9813      	ldr	r0, [sp, #76]	; 0x4c
    3066:	1a1b      	subs	r3, r3, r0
    3068:	9310      	str	r3, [sp, #64]	; 0x40
    306a:	42bb      	cmp	r3, r7
    306c:	f340 85be 	ble.w	3bec <_vfprintf_r+0x14b8>
    3070:	9710      	str	r7, [sp, #64]	; 0x40
    3072:	2100      	movs	r1, #0
    3074:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    3078:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    307c:	970c      	str	r7, [sp, #48]	; 0x30
    307e:	9117      	str	r1, [sp, #92]	; 0x5c
    3080:	e527      	b.n	2ad2 <_vfprintf_r+0x39e>
    3082:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    3086:	9216      	str	r2, [sp, #88]	; 0x58
    3088:	f01c 0f20 	tst.w	ip, #32
    308c:	d023      	beq.n	30d6 <_vfprintf_r+0x9a2>
    308e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3090:	2301      	movs	r3, #1
    3092:	1dc2      	adds	r2, r0, #7
    3094:	f022 0207 	bic.w	r2, r2, #7
    3098:	f102 0108 	add.w	r1, r2, #8
    309c:	910b      	str	r1, [sp, #44]	; 0x2c
    309e:	e9d2 ab00 	ldrd	sl, fp, [r2]
    30a2:	ea5a 020b 	orrs.w	r2, sl, fp
    30a6:	bf0c      	ite	eq
    30a8:	2200      	moveq	r2, #0
    30aa:	2201      	movne	r2, #1
    30ac:	e4d4      	b.n	2a58 <_vfprintf_r+0x324>
    30ae:	990a      	ldr	r1, [sp, #40]	; 0x28
    30b0:	462b      	mov	r3, r5
    30b2:	f041 0120 	orr.w	r1, r1, #32
    30b6:	910a      	str	r1, [sp, #40]	; 0x28
    30b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    30ba:	782a      	ldrb	r2, [r5, #0]
    30bc:	910b      	str	r1, [sp, #44]	; 0x2c
    30be:	f7ff bbe4 	b.w	288a <_vfprintf_r+0x156>
    30c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    30c4:	9216      	str	r2, [sp, #88]	; 0x58
    30c6:	f043 0310 	orr.w	r3, r3, #16
    30ca:	930a      	str	r3, [sp, #40]	; 0x28
    30cc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    30d0:	f01c 0f20 	tst.w	ip, #32
    30d4:	d1db      	bne.n	308e <_vfprintf_r+0x95a>
    30d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    30d8:	f013 0f10 	tst.w	r3, #16
    30dc:	f000 83d5 	beq.w	388a <_vfprintf_r+0x1156>
    30e0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    30e2:	2301      	movs	r3, #1
    30e4:	1d02      	adds	r2, r0, #4
    30e6:	920b      	str	r2, [sp, #44]	; 0x2c
    30e8:	6801      	ldr	r1, [r0, #0]
    30ea:	1e0a      	subs	r2, r1, #0
    30ec:	bf18      	it	ne
    30ee:	2201      	movne	r2, #1
    30f0:	468a      	mov	sl, r1
    30f2:	f04f 0b00 	mov.w	fp, #0
    30f6:	e4af      	b.n	2a58 <_vfprintf_r+0x324>
    30f8:	980a      	ldr	r0, [sp, #40]	; 0x28
    30fa:	9216      	str	r2, [sp, #88]	; 0x58
    30fc:	f647 32d8 	movw	r2, #31704	; 0x7bd8
    3100:	f010 0f20 	tst.w	r0, #32
    3104:	f2c0 0200 	movt	r2, #0
    3108:	9219      	str	r2, [sp, #100]	; 0x64
    310a:	f47f ac92 	bne.w	2a32 <_vfprintf_r+0x2fe>
    310e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3110:	f013 0f10 	tst.w	r3, #16
    3114:	f040 831a 	bne.w	374c <_vfprintf_r+0x1018>
    3118:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    311a:	f012 0f40 	tst.w	r2, #64	; 0x40
    311e:	f000 8315 	beq.w	374c <_vfprintf_r+0x1018>
    3122:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    3124:	f103 0c04 	add.w	ip, r3, #4
    3128:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    312c:	f8b3 a000 	ldrh.w	sl, [r3]
    3130:	46d2      	mov	sl, sl
    3132:	f04f 0b00 	mov.w	fp, #0
    3136:	e485      	b.n	2a44 <_vfprintf_r+0x310>
    3138:	9216      	str	r2, [sp, #88]	; 0x58
    313a:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    313e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3140:	f04f 0c01 	mov.w	ip, #1
    3144:	f04f 0000 	mov.w	r0, #0
    3148:	3104      	adds	r1, #4
    314a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    314e:	6813      	ldr	r3, [r2, #0]
    3150:	3204      	adds	r2, #4
    3152:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    3156:	920b      	str	r2, [sp, #44]	; 0x2c
    3158:	9113      	str	r1, [sp, #76]	; 0x4c
    315a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    315e:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    3162:	e62f      	b.n	2dc4 <_vfprintf_r+0x690>
    3164:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    3168:	9216      	str	r2, [sp, #88]	; 0x58
    316a:	f01c 0f20 	tst.w	ip, #32
    316e:	f47f aea3 	bne.w	2eb8 <_vfprintf_r+0x784>
    3172:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3174:	f012 0f10 	tst.w	r2, #16
    3178:	f040 82f1 	bne.w	375e <_vfprintf_r+0x102a>
    317c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    317e:	f012 0f40 	tst.w	r2, #64	; 0x40
    3182:	f000 82ec 	beq.w	375e <_vfprintf_r+0x102a>
    3186:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    3188:	f103 0c04 	add.w	ip, r3, #4
    318c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    3190:	f9b3 a000 	ldrsh.w	sl, [r3]
    3194:	46d2      	mov	sl, sl
    3196:	ea4f 7bea 	mov.w	fp, sl, asr #31
    319a:	e696      	b.n	2eca <_vfprintf_r+0x796>
    319c:	990a      	ldr	r1, [sp, #40]	; 0x28
    319e:	9216      	str	r2, [sp, #88]	; 0x58
    31a0:	f041 0110 	orr.w	r1, r1, #16
    31a4:	910a      	str	r1, [sp, #40]	; 0x28
    31a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    31a8:	f012 0320 	ands.w	r3, r2, #32
    31ac:	f47f af11 	bne.w	2fd2 <_vfprintf_r+0x89e>
    31b0:	990a      	ldr	r1, [sp, #40]	; 0x28
    31b2:	f011 0210 	ands.w	r2, r1, #16
    31b6:	f000 8354 	beq.w	3862 <_vfprintf_r+0x112e>
    31ba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    31bc:	f102 0c04 	add.w	ip, r2, #4
    31c0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    31c4:	6811      	ldr	r1, [r2, #0]
    31c6:	1e0a      	subs	r2, r1, #0
    31c8:	bf18      	it	ne
    31ca:	2201      	movne	r2, #1
    31cc:	468a      	mov	sl, r1
    31ce:	f04f 0b00 	mov.w	fp, #0
    31d2:	e441      	b.n	2a58 <_vfprintf_r+0x324>
    31d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
    31d6:	2a65      	cmp	r2, #101	; 0x65
    31d8:	f340 8128 	ble.w	342c <_vfprintf_r+0xcf8>
    31dc:	9812      	ldr	r0, [sp, #72]	; 0x48
    31de:	2200      	movs	r2, #0
    31e0:	2300      	movs	r3, #0
    31e2:	991b      	ldr	r1, [sp, #108]	; 0x6c
    31e4:	f7fe fe7e 	bl	1ee4 <__aeabi_dcmpeq>
    31e8:	2800      	cmp	r0, #0
    31ea:	f000 81be 	beq.w	356a <_vfprintf_r+0xe36>
    31ee:	2301      	movs	r3, #1
    31f0:	6063      	str	r3, [r4, #4]
    31f2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    31f6:	f647 4318 	movw	r3, #31768	; 0x7c18
    31fa:	f2c0 0300 	movt	r3, #0
    31fe:	6023      	str	r3, [r4, #0]
    3200:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    3204:	3201      	adds	r2, #1
    3206:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    320a:	3301      	adds	r3, #1
    320c:	2a07      	cmp	r2, #7
    320e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    3212:	bfd8      	it	le
    3214:	f104 0308 	addle.w	r3, r4, #8
    3218:	f300 839b 	bgt.w	3952 <_vfprintf_r+0x121e>
    321c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    3220:	981a      	ldr	r0, [sp, #104]	; 0x68
    3222:	4282      	cmp	r2, r0
    3224:	db04      	blt.n	3230 <_vfprintf_r+0xafc>
    3226:	990a      	ldr	r1, [sp, #40]	; 0x28
    3228:	f011 0f01 	tst.w	r1, #1
    322c:	f43f ad49 	beq.w	2cc2 <_vfprintf_r+0x58e>
    3230:	2201      	movs	r2, #1
    3232:	605a      	str	r2, [r3, #4]
    3234:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3238:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    323c:	3201      	adds	r2, #1
    323e:	981d      	ldr	r0, [sp, #116]	; 0x74
    3240:	3101      	adds	r1, #1
    3242:	2a07      	cmp	r2, #7
    3244:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    3248:	6018      	str	r0, [r3, #0]
    324a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    324e:	f300 855f 	bgt.w	3d10 <_vfprintf_r+0x15dc>
    3252:	3308      	adds	r3, #8
    3254:	991a      	ldr	r1, [sp, #104]	; 0x68
    3256:	1e4f      	subs	r7, r1, #1
    3258:	2f00      	cmp	r7, #0
    325a:	f77f ad32 	ble.w	2cc2 <_vfprintf_r+0x58e>
    325e:	2f10      	cmp	r7, #16
    3260:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 3798 <_vfprintf_r+0x1064>
    3264:	f340 82ea 	ble.w	383c <_vfprintf_r+0x1108>
    3268:	4642      	mov	r2, r8
    326a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    326e:	46a8      	mov	r8, r5
    3270:	2410      	movs	r4, #16
    3272:	f10a 0a0c 	add.w	sl, sl, #12
    3276:	4615      	mov	r5, r2
    3278:	e003      	b.n	3282 <_vfprintf_r+0xb4e>
    327a:	3f10      	subs	r7, #16
    327c:	2f10      	cmp	r7, #16
    327e:	f340 82da 	ble.w	3836 <_vfprintf_r+0x1102>
    3282:	605c      	str	r4, [r3, #4]
    3284:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3288:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    328c:	3201      	adds	r2, #1
    328e:	601d      	str	r5, [r3, #0]
    3290:	3110      	adds	r1, #16
    3292:	2a07      	cmp	r2, #7
    3294:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    3298:	f103 0308 	add.w	r3, r3, #8
    329c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    32a0:	ddeb      	ble.n	327a <_vfprintf_r+0xb46>
    32a2:	4648      	mov	r0, r9
    32a4:	4631      	mov	r1, r6
    32a6:	4652      	mov	r2, sl
    32a8:	f7ff fa36 	bl	2718 <__sprint_r>
    32ac:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    32b0:	3304      	adds	r3, #4
    32b2:	2800      	cmp	r0, #0
    32b4:	d0e1      	beq.n	327a <_vfprintf_r+0xb46>
    32b6:	f7ff bb5d 	b.w	2974 <_vfprintf_r+0x240>
    32ba:	b97b      	cbnz	r3, 32dc <_vfprintf_r+0xba8>
    32bc:	990a      	ldr	r1, [sp, #40]	; 0x28
    32be:	f011 0f01 	tst.w	r1, #1
    32c2:	d00b      	beq.n	32dc <_vfprintf_r+0xba8>
    32c4:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    32c8:	2330      	movs	r3, #48	; 0x30
    32ca:	3204      	adds	r2, #4
    32cc:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    32d0:	3227      	adds	r2, #39	; 0x27
    32d2:	2301      	movs	r3, #1
    32d4:	9213      	str	r2, [sp, #76]	; 0x4c
    32d6:	9310      	str	r3, [sp, #64]	; 0x40
    32d8:	f7ff bbf3 	b.w	2ac2 <_vfprintf_r+0x38e>
    32dc:	9818      	ldr	r0, [sp, #96]	; 0x60
    32de:	2100      	movs	r1, #0
    32e0:	9110      	str	r1, [sp, #64]	; 0x40
    32e2:	9013      	str	r0, [sp, #76]	; 0x4c
    32e4:	f7ff bbed 	b.w	2ac2 <_vfprintf_r+0x38e>
    32e8:	980f      	ldr	r0, [sp, #60]	; 0x3c
    32ea:	990c      	ldr	r1, [sp, #48]	; 0x30
    32ec:	1a47      	subs	r7, r0, r1
    32ee:	2f00      	cmp	r7, #0
    32f0:	f77f ac84 	ble.w	2bfc <_vfprintf_r+0x4c8>
    32f4:	2f10      	cmp	r7, #16
    32f6:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 3798 <_vfprintf_r+0x1064>
    32fa:	dd2e      	ble.n	335a <_vfprintf_r+0xc26>
    32fc:	4643      	mov	r3, r8
    32fe:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    3302:	46a8      	mov	r8, r5
    3304:	f04f 0a10 	mov.w	sl, #16
    3308:	f10b 0b0c 	add.w	fp, fp, #12
    330c:	461d      	mov	r5, r3
    330e:	e002      	b.n	3316 <_vfprintf_r+0xbe2>
    3310:	3f10      	subs	r7, #16
    3312:	2f10      	cmp	r7, #16
    3314:	dd1e      	ble.n	3354 <_vfprintf_r+0xc20>
    3316:	f8c4 a004 	str.w	sl, [r4, #4]
    331a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    331e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3322:	3301      	adds	r3, #1
    3324:	6025      	str	r5, [r4, #0]
    3326:	3210      	adds	r2, #16
    3328:	2b07      	cmp	r3, #7
    332a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    332e:	f104 0408 	add.w	r4, r4, #8
    3332:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3336:	ddeb      	ble.n	3310 <_vfprintf_r+0xbdc>
    3338:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    333c:	4648      	mov	r0, r9
    333e:	4631      	mov	r1, r6
    3340:	465a      	mov	r2, fp
    3342:	3404      	adds	r4, #4
    3344:	f7ff f9e8 	bl	2718 <__sprint_r>
    3348:	2800      	cmp	r0, #0
    334a:	f47f ab13 	bne.w	2974 <_vfprintf_r+0x240>
    334e:	3f10      	subs	r7, #16
    3350:	2f10      	cmp	r7, #16
    3352:	dce0      	bgt.n	3316 <_vfprintf_r+0xbe2>
    3354:	462b      	mov	r3, r5
    3356:	4645      	mov	r5, r8
    3358:	4698      	mov	r8, r3
    335a:	6067      	str	r7, [r4, #4]
    335c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3360:	f8c4 8000 	str.w	r8, [r4]
    3364:	1c5a      	adds	r2, r3, #1
    3366:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    336a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    336e:	19db      	adds	r3, r3, r7
    3370:	2a07      	cmp	r2, #7
    3372:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    3376:	f300 823a 	bgt.w	37ee <_vfprintf_r+0x10ba>
    337a:	3408      	adds	r4, #8
    337c:	e43e      	b.n	2bfc <_vfprintf_r+0x4c8>
    337e:	9913      	ldr	r1, [sp, #76]	; 0x4c
    3380:	6063      	str	r3, [r4, #4]
    3382:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3386:	6021      	str	r1, [r4, #0]
    3388:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    338c:	3201      	adds	r2, #1
    338e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3392:	18cb      	adds	r3, r1, r3
    3394:	2a07      	cmp	r2, #7
    3396:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    339a:	f300 8549 	bgt.w	3e30 <_vfprintf_r+0x16fc>
    339e:	3408      	adds	r4, #8
    33a0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    33a2:	2301      	movs	r3, #1
    33a4:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    33a8:	6063      	str	r3, [r4, #4]
    33aa:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    33ae:	6022      	str	r2, [r4, #0]
    33b0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    33b4:	3301      	adds	r3, #1
    33b6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    33ba:	3201      	adds	r2, #1
    33bc:	2b07      	cmp	r3, #7
    33be:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    33c2:	bfd8      	it	le
    33c4:	f104 0308 	addle.w	r3, r4, #8
    33c8:	f300 8523 	bgt.w	3e12 <_vfprintf_r+0x16de>
    33cc:	9813      	ldr	r0, [sp, #76]	; 0x4c
    33ce:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    33d2:	19c7      	adds	r7, r0, r7
    33d4:	981a      	ldr	r0, [sp, #104]	; 0x68
    33d6:	601f      	str	r7, [r3, #0]
    33d8:	1a81      	subs	r1, r0, r2
    33da:	6059      	str	r1, [r3, #4]
    33dc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    33e0:	1a8a      	subs	r2, r1, r2
    33e2:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    33e6:	1812      	adds	r2, r2, r0
    33e8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    33ec:	3101      	adds	r1, #1
    33ee:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    33f2:	2907      	cmp	r1, #7
    33f4:	f340 8232 	ble.w	385c <_vfprintf_r+0x1128>
    33f8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    33fc:	4648      	mov	r0, r9
    33fe:	4631      	mov	r1, r6
    3400:	320c      	adds	r2, #12
    3402:	f7ff f989 	bl	2718 <__sprint_r>
    3406:	2800      	cmp	r0, #0
    3408:	f47f aab4 	bne.w	2974 <_vfprintf_r+0x240>
    340c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    3410:	3304      	adds	r3, #4
    3412:	e456      	b.n	2cc2 <_vfprintf_r+0x58e>
    3414:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3418:	4648      	mov	r0, r9
    341a:	4631      	mov	r1, r6
    341c:	320c      	adds	r2, #12
    341e:	f7ff f97b 	bl	2718 <__sprint_r>
    3422:	2800      	cmp	r0, #0
    3424:	f43f acb4 	beq.w	2d90 <_vfprintf_r+0x65c>
    3428:	f7ff baa4 	b.w	2974 <_vfprintf_r+0x240>
    342c:	991a      	ldr	r1, [sp, #104]	; 0x68
    342e:	2901      	cmp	r1, #1
    3430:	dd4c      	ble.n	34cc <_vfprintf_r+0xd98>
    3432:	2301      	movs	r3, #1
    3434:	6063      	str	r3, [r4, #4]
    3436:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    343a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    343e:	3301      	adds	r3, #1
    3440:	9813      	ldr	r0, [sp, #76]	; 0x4c
    3442:	3201      	adds	r2, #1
    3444:	2b07      	cmp	r3, #7
    3446:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    344a:	6020      	str	r0, [r4, #0]
    344c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3450:	f300 81b2 	bgt.w	37b8 <_vfprintf_r+0x1084>
    3454:	3408      	adds	r4, #8
    3456:	2301      	movs	r3, #1
    3458:	6063      	str	r3, [r4, #4]
    345a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    345e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3462:	3301      	adds	r3, #1
    3464:	991d      	ldr	r1, [sp, #116]	; 0x74
    3466:	3201      	adds	r2, #1
    3468:	2b07      	cmp	r3, #7
    346a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    346e:	6021      	str	r1, [r4, #0]
    3470:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3474:	f300 8192 	bgt.w	379c <_vfprintf_r+0x1068>
    3478:	3408      	adds	r4, #8
    347a:	9812      	ldr	r0, [sp, #72]	; 0x48
    347c:	2200      	movs	r2, #0
    347e:	2300      	movs	r3, #0
    3480:	991b      	ldr	r1, [sp, #108]	; 0x6c
    3482:	f7fe fd2f 	bl	1ee4 <__aeabi_dcmpeq>
    3486:	2800      	cmp	r0, #0
    3488:	f040 811d 	bne.w	36c6 <_vfprintf_r+0xf92>
    348c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    348e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    3490:	1e5a      	subs	r2, r3, #1
    3492:	6062      	str	r2, [r4, #4]
    3494:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3498:	1c41      	adds	r1, r0, #1
    349a:	6021      	str	r1, [r4, #0]
    349c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    34a0:	3301      	adds	r3, #1
    34a2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    34a6:	188a      	adds	r2, r1, r2
    34a8:	2b07      	cmp	r3, #7
    34aa:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    34ae:	dc21      	bgt.n	34f4 <_vfprintf_r+0xdc0>
    34b0:	3408      	adds	r4, #8
    34b2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    34b4:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    34b8:	981c      	ldr	r0, [sp, #112]	; 0x70
    34ba:	6022      	str	r2, [r4, #0]
    34bc:	6063      	str	r3, [r4, #4]
    34be:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    34c2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    34c6:	3301      	adds	r3, #1
    34c8:	f7ff bbf0 	b.w	2cac <_vfprintf_r+0x578>
    34cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    34ce:	f012 0f01 	tst.w	r2, #1
    34d2:	d1ae      	bne.n	3432 <_vfprintf_r+0xcfe>
    34d4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    34d6:	2301      	movs	r3, #1
    34d8:	6063      	str	r3, [r4, #4]
    34da:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    34de:	6022      	str	r2, [r4, #0]
    34e0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    34e4:	3301      	adds	r3, #1
    34e6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    34ea:	3201      	adds	r2, #1
    34ec:	2b07      	cmp	r3, #7
    34ee:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    34f2:	dddd      	ble.n	34b0 <_vfprintf_r+0xd7c>
    34f4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    34f8:	4648      	mov	r0, r9
    34fa:	4631      	mov	r1, r6
    34fc:	320c      	adds	r2, #12
    34fe:	f7ff f90b 	bl	2718 <__sprint_r>
    3502:	2800      	cmp	r0, #0
    3504:	f47f aa36 	bne.w	2974 <_vfprintf_r+0x240>
    3508:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    350c:	3404      	adds	r4, #4
    350e:	e7d0      	b.n	34b2 <_vfprintf_r+0xd7e>
    3510:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3514:	4648      	mov	r0, r9
    3516:	4631      	mov	r1, r6
    3518:	320c      	adds	r2, #12
    351a:	f7ff f8fd 	bl	2718 <__sprint_r>
    351e:	2800      	cmp	r0, #0
    3520:	f47f aa28 	bne.w	2974 <_vfprintf_r+0x240>
    3524:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3528:	3404      	adds	r4, #4
    352a:	f7ff bbb0 	b.w	2c8e <_vfprintf_r+0x55a>
    352e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3532:	4648      	mov	r0, r9
    3534:	4631      	mov	r1, r6
    3536:	320c      	adds	r2, #12
    3538:	f7ff f8ee 	bl	2718 <__sprint_r>
    353c:	2800      	cmp	r0, #0
    353e:	f47f aa19 	bne.w	2974 <_vfprintf_r+0x240>
    3542:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3546:	3404      	adds	r4, #4
    3548:	f7ff bb3c 	b.w	2bc4 <_vfprintf_r+0x490>
    354c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3550:	4648      	mov	r0, r9
    3552:	4631      	mov	r1, r6
    3554:	320c      	adds	r2, #12
    3556:	f7ff f8df 	bl	2718 <__sprint_r>
    355a:	2800      	cmp	r0, #0
    355c:	f47f aa0a 	bne.w	2974 <_vfprintf_r+0x240>
    3560:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3564:	3404      	adds	r4, #4
    3566:	f7ff bb43 	b.w	2bf0 <_vfprintf_r+0x4bc>
    356a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    356e:	2b00      	cmp	r3, #0
    3570:	f340 81fd 	ble.w	396e <_vfprintf_r+0x123a>
    3574:	991a      	ldr	r1, [sp, #104]	; 0x68
    3576:	428b      	cmp	r3, r1
    3578:	f6ff af01 	blt.w	337e <_vfprintf_r+0xc4a>
    357c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    357e:	6061      	str	r1, [r4, #4]
    3580:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3584:	6022      	str	r2, [r4, #0]
    3586:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    358a:	3301      	adds	r3, #1
    358c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3590:	1852      	adds	r2, r2, r1
    3592:	2b07      	cmp	r3, #7
    3594:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    3598:	bfd8      	it	le
    359a:	f104 0308 	addle.w	r3, r4, #8
    359e:	f300 8429 	bgt.w	3df4 <_vfprintf_r+0x16c0>
    35a2:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    35a6:	981a      	ldr	r0, [sp, #104]	; 0x68
    35a8:	1a24      	subs	r4, r4, r0
    35aa:	2c00      	cmp	r4, #0
    35ac:	f340 81b3 	ble.w	3916 <_vfprintf_r+0x11e2>
    35b0:	2c10      	cmp	r4, #16
    35b2:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 3798 <_vfprintf_r+0x1064>
    35b6:	f340 819d 	ble.w	38f4 <_vfprintf_r+0x11c0>
    35ba:	4642      	mov	r2, r8
    35bc:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    35c0:	46a8      	mov	r8, r5
    35c2:	2710      	movs	r7, #16
    35c4:	f10a 0a0c 	add.w	sl, sl, #12
    35c8:	4615      	mov	r5, r2
    35ca:	e003      	b.n	35d4 <_vfprintf_r+0xea0>
    35cc:	3c10      	subs	r4, #16
    35ce:	2c10      	cmp	r4, #16
    35d0:	f340 818d 	ble.w	38ee <_vfprintf_r+0x11ba>
    35d4:	605f      	str	r7, [r3, #4]
    35d6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    35da:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    35de:	3201      	adds	r2, #1
    35e0:	601d      	str	r5, [r3, #0]
    35e2:	3110      	adds	r1, #16
    35e4:	2a07      	cmp	r2, #7
    35e6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    35ea:	f103 0308 	add.w	r3, r3, #8
    35ee:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    35f2:	ddeb      	ble.n	35cc <_vfprintf_r+0xe98>
    35f4:	4648      	mov	r0, r9
    35f6:	4631      	mov	r1, r6
    35f8:	4652      	mov	r2, sl
    35fa:	f7ff f88d 	bl	2718 <__sprint_r>
    35fe:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    3602:	3304      	adds	r3, #4
    3604:	2800      	cmp	r0, #0
    3606:	d0e1      	beq.n	35cc <_vfprintf_r+0xe98>
    3608:	f7ff b9b4 	b.w	2974 <_vfprintf_r+0x240>
    360c:	9a18      	ldr	r2, [sp, #96]	; 0x60
    360e:	9819      	ldr	r0, [sp, #100]	; 0x64
    3610:	4613      	mov	r3, r2
    3612:	9213      	str	r2, [sp, #76]	; 0x4c
    3614:	f00a 020f 	and.w	r2, sl, #15
    3618:	ea4f 111a 	mov.w	r1, sl, lsr #4
    361c:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    3620:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    3624:	5c82      	ldrb	r2, [r0, r2]
    3626:	468a      	mov	sl, r1
    3628:	46e3      	mov	fp, ip
    362a:	ea5a 0c0b 	orrs.w	ip, sl, fp
    362e:	f803 2d01 	strb.w	r2, [r3, #-1]!
    3632:	d1ef      	bne.n	3614 <_vfprintf_r+0xee0>
    3634:	9818      	ldr	r0, [sp, #96]	; 0x60
    3636:	9313      	str	r3, [sp, #76]	; 0x4c
    3638:	1ac0      	subs	r0, r0, r3
    363a:	9010      	str	r0, [sp, #64]	; 0x40
    363c:	f7ff ba41 	b.w	2ac2 <_vfprintf_r+0x38e>
    3640:	2209      	movs	r2, #9
    3642:	2300      	movs	r3, #0
    3644:	4552      	cmp	r2, sl
    3646:	eb73 000b 	sbcs.w	r0, r3, fp
    364a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    364e:	d21f      	bcs.n	3690 <_vfprintf_r+0xf5c>
    3650:	4623      	mov	r3, r4
    3652:	4644      	mov	r4, r8
    3654:	46b8      	mov	r8, r7
    3656:	461f      	mov	r7, r3
    3658:	4650      	mov	r0, sl
    365a:	4659      	mov	r1, fp
    365c:	220a      	movs	r2, #10
    365e:	2300      	movs	r3, #0
    3660:	f003 fec8 	bl	73f4 <__aeabi_uldivmod>
    3664:	2300      	movs	r3, #0
    3666:	4650      	mov	r0, sl
    3668:	4659      	mov	r1, fp
    366a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    366e:	220a      	movs	r2, #10
    3670:	f804 cd01 	strb.w	ip, [r4, #-1]!
    3674:	f003 febe 	bl	73f4 <__aeabi_uldivmod>
    3678:	2209      	movs	r2, #9
    367a:	2300      	movs	r3, #0
    367c:	4682      	mov	sl, r0
    367e:	468b      	mov	fp, r1
    3680:	4552      	cmp	r2, sl
    3682:	eb73 030b 	sbcs.w	r3, r3, fp
    3686:	d3e7      	bcc.n	3658 <_vfprintf_r+0xf24>
    3688:	463b      	mov	r3, r7
    368a:	4647      	mov	r7, r8
    368c:	46a0      	mov	r8, r4
    368e:	461c      	mov	r4, r3
    3690:	f108 30ff 	add.w	r0, r8, #4294967295
    3694:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    3698:	9013      	str	r0, [sp, #76]	; 0x4c
    369a:	f808 ac01 	strb.w	sl, [r8, #-1]
    369e:	9918      	ldr	r1, [sp, #96]	; 0x60
    36a0:	1a09      	subs	r1, r1, r0
    36a2:	9110      	str	r1, [sp, #64]	; 0x40
    36a4:	f7ff ba0d 	b.w	2ac2 <_vfprintf_r+0x38e>
    36a8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    36ac:	4648      	mov	r0, r9
    36ae:	4631      	mov	r1, r6
    36b0:	320c      	adds	r2, #12
    36b2:	f7ff f831 	bl	2718 <__sprint_r>
    36b6:	2800      	cmp	r0, #0
    36b8:	f47f a95c 	bne.w	2974 <_vfprintf_r+0x240>
    36bc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    36c0:	3404      	adds	r4, #4
    36c2:	f7ff ba68 	b.w	2b96 <_vfprintf_r+0x462>
    36c6:	991a      	ldr	r1, [sp, #104]	; 0x68
    36c8:	1e4f      	subs	r7, r1, #1
    36ca:	2f00      	cmp	r7, #0
    36cc:	f77f aef1 	ble.w	34b2 <_vfprintf_r+0xd7e>
    36d0:	2f10      	cmp	r7, #16
    36d2:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 3798 <_vfprintf_r+0x1064>
    36d6:	dd4e      	ble.n	3776 <_vfprintf_r+0x1042>
    36d8:	4643      	mov	r3, r8
    36da:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    36de:	46a8      	mov	r8, r5
    36e0:	f04f 0a10 	mov.w	sl, #16
    36e4:	f10b 0b0c 	add.w	fp, fp, #12
    36e8:	461d      	mov	r5, r3
    36ea:	e002      	b.n	36f2 <_vfprintf_r+0xfbe>
    36ec:	3f10      	subs	r7, #16
    36ee:	2f10      	cmp	r7, #16
    36f0:	dd3e      	ble.n	3770 <_vfprintf_r+0x103c>
    36f2:	f8c4 a004 	str.w	sl, [r4, #4]
    36f6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    36fa:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    36fe:	3301      	adds	r3, #1
    3700:	6025      	str	r5, [r4, #0]
    3702:	3210      	adds	r2, #16
    3704:	2b07      	cmp	r3, #7
    3706:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    370a:	f104 0408 	add.w	r4, r4, #8
    370e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3712:	ddeb      	ble.n	36ec <_vfprintf_r+0xfb8>
    3714:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3718:	4648      	mov	r0, r9
    371a:	4631      	mov	r1, r6
    371c:	465a      	mov	r2, fp
    371e:	3404      	adds	r4, #4
    3720:	f7fe fffa 	bl	2718 <__sprint_r>
    3724:	2800      	cmp	r0, #0
    3726:	d0e1      	beq.n	36ec <_vfprintf_r+0xfb8>
    3728:	f7ff b924 	b.w	2974 <_vfprintf_r+0x240>
    372c:	9816      	ldr	r0, [sp, #88]	; 0x58
    372e:	2130      	movs	r1, #48	; 0x30
    3730:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    3734:	2201      	movs	r2, #1
    3736:	2302      	movs	r3, #2
    3738:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    373c:	f04c 0c02 	orr.w	ip, ip, #2
    3740:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    3744:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    3748:	f7ff b986 	b.w	2a58 <_vfprintf_r+0x324>
    374c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    374e:	1d01      	adds	r1, r0, #4
    3750:	6803      	ldr	r3, [r0, #0]
    3752:	910b      	str	r1, [sp, #44]	; 0x2c
    3754:	469a      	mov	sl, r3
    3756:	f04f 0b00 	mov.w	fp, #0
    375a:	f7ff b973 	b.w	2a44 <_vfprintf_r+0x310>
    375e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3760:	1d01      	adds	r1, r0, #4
    3762:	6803      	ldr	r3, [r0, #0]
    3764:	910b      	str	r1, [sp, #44]	; 0x2c
    3766:	469a      	mov	sl, r3
    3768:	ea4f 7bea 	mov.w	fp, sl, asr #31
    376c:	f7ff bbad 	b.w	2eca <_vfprintf_r+0x796>
    3770:	462b      	mov	r3, r5
    3772:	4645      	mov	r5, r8
    3774:	4698      	mov	r8, r3
    3776:	6067      	str	r7, [r4, #4]
    3778:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    377c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3780:	3301      	adds	r3, #1
    3782:	f8c4 8000 	str.w	r8, [r4]
    3786:	19d2      	adds	r2, r2, r7
    3788:	2b07      	cmp	r3, #7
    378a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    378e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3792:	f77f ae8d 	ble.w	34b0 <_vfprintf_r+0xd7c>
    3796:	e6ad      	b.n	34f4 <_vfprintf_r+0xdc0>
    3798:	00007bc8 	.word	0x00007bc8
    379c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    37a0:	4648      	mov	r0, r9
    37a2:	4631      	mov	r1, r6
    37a4:	320c      	adds	r2, #12
    37a6:	f7fe ffb7 	bl	2718 <__sprint_r>
    37aa:	2800      	cmp	r0, #0
    37ac:	f47f a8e2 	bne.w	2974 <_vfprintf_r+0x240>
    37b0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    37b4:	3404      	adds	r4, #4
    37b6:	e660      	b.n	347a <_vfprintf_r+0xd46>
    37b8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    37bc:	4648      	mov	r0, r9
    37be:	4631      	mov	r1, r6
    37c0:	320c      	adds	r2, #12
    37c2:	f7fe ffa9 	bl	2718 <__sprint_r>
    37c6:	2800      	cmp	r0, #0
    37c8:	f47f a8d4 	bne.w	2974 <_vfprintf_r+0x240>
    37cc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    37d0:	3404      	adds	r4, #4
    37d2:	e640      	b.n	3456 <_vfprintf_r+0xd22>
    37d4:	2830      	cmp	r0, #48	; 0x30
    37d6:	f000 82ec 	beq.w	3db2 <_vfprintf_r+0x167e>
    37da:	9813      	ldr	r0, [sp, #76]	; 0x4c
    37dc:	2330      	movs	r3, #48	; 0x30
    37de:	f800 3d01 	strb.w	r3, [r0, #-1]!
    37e2:	9918      	ldr	r1, [sp, #96]	; 0x60
    37e4:	9013      	str	r0, [sp, #76]	; 0x4c
    37e6:	1a09      	subs	r1, r1, r0
    37e8:	9110      	str	r1, [sp, #64]	; 0x40
    37ea:	f7ff b96a 	b.w	2ac2 <_vfprintf_r+0x38e>
    37ee:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    37f2:	4648      	mov	r0, r9
    37f4:	4631      	mov	r1, r6
    37f6:	320c      	adds	r2, #12
    37f8:	f7fe ff8e 	bl	2718 <__sprint_r>
    37fc:	2800      	cmp	r0, #0
    37fe:	f47f a8b9 	bne.w	2974 <_vfprintf_r+0x240>
    3802:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3806:	3404      	adds	r4, #4
    3808:	f7ff b9f8 	b.w	2bfc <_vfprintf_r+0x4c8>
    380c:	f1da 0a00 	rsbs	sl, sl, #0
    3810:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    3814:	232d      	movs	r3, #45	; 0x2d
    3816:	ea5a 0c0b 	orrs.w	ip, sl, fp
    381a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    381e:	bf0c      	ite	eq
    3820:	2200      	moveq	r2, #0
    3822:	2201      	movne	r2, #1
    3824:	2301      	movs	r3, #1
    3826:	f7ff b91b 	b.w	2a60 <_vfprintf_r+0x32c>
    382a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    382c:	462b      	mov	r3, r5
    382e:	782a      	ldrb	r2, [r5, #0]
    3830:	910b      	str	r1, [sp, #44]	; 0x2c
    3832:	f7ff b82a 	b.w	288a <_vfprintf_r+0x156>
    3836:	462a      	mov	r2, r5
    3838:	4645      	mov	r5, r8
    383a:	4690      	mov	r8, r2
    383c:	605f      	str	r7, [r3, #4]
    383e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3842:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    3846:	3201      	adds	r2, #1
    3848:	f8c3 8000 	str.w	r8, [r3]
    384c:	19c9      	adds	r1, r1, r7
    384e:	2a07      	cmp	r2, #7
    3850:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    3854:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3858:	f73f adce 	bgt.w	33f8 <_vfprintf_r+0xcc4>
    385c:	3308      	adds	r3, #8
    385e:	f7ff ba30 	b.w	2cc2 <_vfprintf_r+0x58e>
    3862:	980a      	ldr	r0, [sp, #40]	; 0x28
    3864:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    3868:	f000 81ed 	beq.w	3c46 <_vfprintf_r+0x1512>
    386c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    386e:	4613      	mov	r3, r2
    3870:	1d0a      	adds	r2, r1, #4
    3872:	920b      	str	r2, [sp, #44]	; 0x2c
    3874:	f8b1 a000 	ldrh.w	sl, [r1]
    3878:	f1ba 0200 	subs.w	r2, sl, #0
    387c:	bf18      	it	ne
    387e:	2201      	movne	r2, #1
    3880:	46d2      	mov	sl, sl
    3882:	f04f 0b00 	mov.w	fp, #0
    3886:	f7ff b8e7 	b.w	2a58 <_vfprintf_r+0x324>
    388a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    388c:	f013 0f40 	tst.w	r3, #64	; 0x40
    3890:	f000 81cc 	beq.w	3c2c <_vfprintf_r+0x14f8>
    3894:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3896:	2301      	movs	r3, #1
    3898:	1d01      	adds	r1, r0, #4
    389a:	910b      	str	r1, [sp, #44]	; 0x2c
    389c:	f8b0 a000 	ldrh.w	sl, [r0]
    38a0:	f1ba 0200 	subs.w	r2, sl, #0
    38a4:	bf18      	it	ne
    38a6:	2201      	movne	r2, #1
    38a8:	46d2      	mov	sl, sl
    38aa:	f04f 0b00 	mov.w	fp, #0
    38ae:	f7ff b8d3 	b.w	2a58 <_vfprintf_r+0x324>
    38b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    38b4:	f013 0f10 	tst.w	r3, #16
    38b8:	f000 81a4 	beq.w	3c04 <_vfprintf_r+0x14d0>
    38bc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    38be:	9911      	ldr	r1, [sp, #68]	; 0x44
    38c0:	f100 0a04 	add.w	sl, r0, #4
    38c4:	6803      	ldr	r3, [r0, #0]
    38c6:	6019      	str	r1, [r3, #0]
    38c8:	f7fe bf9c 	b.w	2804 <_vfprintf_r+0xd0>
    38cc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    38ce:	1dc3      	adds	r3, r0, #7
    38d0:	f023 0307 	bic.w	r3, r3, #7
    38d4:	f103 0108 	add.w	r1, r3, #8
    38d8:	910b      	str	r1, [sp, #44]	; 0x2c
    38da:	f8d3 8004 	ldr.w	r8, [r3, #4]
    38de:	f8d3 a000 	ldr.w	sl, [r3]
    38e2:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    38e6:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    38ea:	f7ff bb11 	b.w	2f10 <_vfprintf_r+0x7dc>
    38ee:	462a      	mov	r2, r5
    38f0:	4645      	mov	r5, r8
    38f2:	4690      	mov	r8, r2
    38f4:	605c      	str	r4, [r3, #4]
    38f6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    38fa:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    38fe:	3201      	adds	r2, #1
    3900:	f8c3 8000 	str.w	r8, [r3]
    3904:	1909      	adds	r1, r1, r4
    3906:	2a07      	cmp	r2, #7
    3908:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    390c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3910:	f300 82ea 	bgt.w	3ee8 <_vfprintf_r+0x17b4>
    3914:	3308      	adds	r3, #8
    3916:	990a      	ldr	r1, [sp, #40]	; 0x28
    3918:	f011 0f01 	tst.w	r1, #1
    391c:	f43f a9d1 	beq.w	2cc2 <_vfprintf_r+0x58e>
    3920:	2201      	movs	r2, #1
    3922:	605a      	str	r2, [r3, #4]
    3924:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3928:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    392c:	3201      	adds	r2, #1
    392e:	981d      	ldr	r0, [sp, #116]	; 0x74
    3930:	3101      	adds	r1, #1
    3932:	2a07      	cmp	r2, #7
    3934:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    3938:	6018      	str	r0, [r3, #0]
    393a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    393e:	f73f ad5b 	bgt.w	33f8 <_vfprintf_r+0xcc4>
    3942:	3308      	adds	r3, #8
    3944:	f7ff b9bd 	b.w	2cc2 <_vfprintf_r+0x58e>
    3948:	232d      	movs	r3, #45	; 0x2d
    394a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    394e:	f7ff baf2 	b.w	2f36 <_vfprintf_r+0x802>
    3952:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3956:	4648      	mov	r0, r9
    3958:	4631      	mov	r1, r6
    395a:	320c      	adds	r2, #12
    395c:	f7fe fedc 	bl	2718 <__sprint_r>
    3960:	2800      	cmp	r0, #0
    3962:	f47f a807 	bne.w	2974 <_vfprintf_r+0x240>
    3966:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    396a:	3304      	adds	r3, #4
    396c:	e456      	b.n	321c <_vfprintf_r+0xae8>
    396e:	2301      	movs	r3, #1
    3970:	6063      	str	r3, [r4, #4]
    3972:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3976:	f647 4318 	movw	r3, #31768	; 0x7c18
    397a:	f2c0 0300 	movt	r3, #0
    397e:	6023      	str	r3, [r4, #0]
    3980:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    3984:	3201      	adds	r2, #1
    3986:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    398a:	3301      	adds	r3, #1
    398c:	2a07      	cmp	r2, #7
    398e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    3992:	bfd8      	it	le
    3994:	f104 0308 	addle.w	r3, r4, #8
    3998:	f300 8187 	bgt.w	3caa <_vfprintf_r+0x1576>
    399c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    39a0:	b93a      	cbnz	r2, 39b2 <_vfprintf_r+0x127e>
    39a2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    39a4:	b92a      	cbnz	r2, 39b2 <_vfprintf_r+0x127e>
    39a6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    39aa:	f01c 0f01 	tst.w	ip, #1
    39ae:	f43f a988 	beq.w	2cc2 <_vfprintf_r+0x58e>
    39b2:	2201      	movs	r2, #1
    39b4:	605a      	str	r2, [r3, #4]
    39b6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    39ba:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    39be:	3201      	adds	r2, #1
    39c0:	981d      	ldr	r0, [sp, #116]	; 0x74
    39c2:	3101      	adds	r1, #1
    39c4:	2a07      	cmp	r2, #7
    39c6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    39ca:	6018      	str	r0, [r3, #0]
    39cc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    39d0:	f300 8179 	bgt.w	3cc6 <_vfprintf_r+0x1592>
    39d4:	3308      	adds	r3, #8
    39d6:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    39da:	427f      	negs	r7, r7
    39dc:	2f00      	cmp	r7, #0
    39de:	f340 81b3 	ble.w	3d48 <_vfprintf_r+0x1614>
    39e2:	2f10      	cmp	r7, #16
    39e4:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 4038 <_vfprintf_r+0x1904>
    39e8:	f340 81d2 	ble.w	3d90 <_vfprintf_r+0x165c>
    39ec:	4642      	mov	r2, r8
    39ee:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    39f2:	46a8      	mov	r8, r5
    39f4:	2410      	movs	r4, #16
    39f6:	f10a 0a0c 	add.w	sl, sl, #12
    39fa:	4615      	mov	r5, r2
    39fc:	e003      	b.n	3a06 <_vfprintf_r+0x12d2>
    39fe:	3f10      	subs	r7, #16
    3a00:	2f10      	cmp	r7, #16
    3a02:	f340 81c2 	ble.w	3d8a <_vfprintf_r+0x1656>
    3a06:	605c      	str	r4, [r3, #4]
    3a08:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3a0c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    3a10:	3201      	adds	r2, #1
    3a12:	601d      	str	r5, [r3, #0]
    3a14:	3110      	adds	r1, #16
    3a16:	2a07      	cmp	r2, #7
    3a18:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    3a1c:	f103 0308 	add.w	r3, r3, #8
    3a20:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3a24:	ddeb      	ble.n	39fe <_vfprintf_r+0x12ca>
    3a26:	4648      	mov	r0, r9
    3a28:	4631      	mov	r1, r6
    3a2a:	4652      	mov	r2, sl
    3a2c:	f7fe fe74 	bl	2718 <__sprint_r>
    3a30:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    3a34:	3304      	adds	r3, #4
    3a36:	2800      	cmp	r0, #0
    3a38:	d0e1      	beq.n	39fe <_vfprintf_r+0x12ca>
    3a3a:	f7fe bf9b 	b.w	2974 <_vfprintf_r+0x240>
    3a3e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3a40:	1c6b      	adds	r3, r5, #1
    3a42:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3a44:	f042 0220 	orr.w	r2, r2, #32
    3a48:	920a      	str	r2, [sp, #40]	; 0x28
    3a4a:	786a      	ldrb	r2, [r5, #1]
    3a4c:	910b      	str	r1, [sp, #44]	; 0x2c
    3a4e:	f7fe bf1c 	b.w	288a <_vfprintf_r+0x156>
    3a52:	4650      	mov	r0, sl
    3a54:	4641      	mov	r1, r8
    3a56:	f003 f925 	bl	6ca4 <__isnand>
    3a5a:	2800      	cmp	r0, #0
    3a5c:	f040 80ff 	bne.w	3c5e <_vfprintf_r+0x152a>
    3a60:	f1b7 3fff 	cmp.w	r7, #4294967295
    3a64:	f000 8251 	beq.w	3f0a <_vfprintf_r+0x17d6>
    3a68:	9816      	ldr	r0, [sp, #88]	; 0x58
    3a6a:	2867      	cmp	r0, #103	; 0x67
    3a6c:	bf14      	ite	ne
    3a6e:	2300      	movne	r3, #0
    3a70:	2301      	moveq	r3, #1
    3a72:	2847      	cmp	r0, #71	; 0x47
    3a74:	bf08      	it	eq
    3a76:	f043 0301 	orreq.w	r3, r3, #1
    3a7a:	b113      	cbz	r3, 3a82 <_vfprintf_r+0x134e>
    3a7c:	2f00      	cmp	r7, #0
    3a7e:	bf08      	it	eq
    3a80:	2701      	moveq	r7, #1
    3a82:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    3a86:	4643      	mov	r3, r8
    3a88:	4652      	mov	r2, sl
    3a8a:	990a      	ldr	r1, [sp, #40]	; 0x28
    3a8c:	e9c0 2300 	strd	r2, r3, [r0]
    3a90:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    3a94:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    3a98:	910a      	str	r1, [sp, #40]	; 0x28
    3a9a:	2b00      	cmp	r3, #0
    3a9c:	f2c0 8264 	blt.w	3f68 <_vfprintf_r+0x1834>
    3aa0:	2100      	movs	r1, #0
    3aa2:	9117      	str	r1, [sp, #92]	; 0x5c
    3aa4:	9816      	ldr	r0, [sp, #88]	; 0x58
    3aa6:	2866      	cmp	r0, #102	; 0x66
    3aa8:	bf14      	ite	ne
    3aaa:	2300      	movne	r3, #0
    3aac:	2301      	moveq	r3, #1
    3aae:	2846      	cmp	r0, #70	; 0x46
    3ab0:	bf08      	it	eq
    3ab2:	f043 0301 	orreq.w	r3, r3, #1
    3ab6:	9310      	str	r3, [sp, #64]	; 0x40
    3ab8:	2b00      	cmp	r3, #0
    3aba:	f000 81d1 	beq.w	3e60 <_vfprintf_r+0x172c>
    3abe:	46bc      	mov	ip, r7
    3ac0:	2303      	movs	r3, #3
    3ac2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    3ac6:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    3aca:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    3ace:	4648      	mov	r0, r9
    3ad0:	9300      	str	r3, [sp, #0]
    3ad2:	9102      	str	r1, [sp, #8]
    3ad4:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    3ad8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    3adc:	310c      	adds	r1, #12
    3ade:	f8cd c004 	str.w	ip, [sp, #4]
    3ae2:	9103      	str	r1, [sp, #12]
    3ae4:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    3ae8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    3aec:	9104      	str	r1, [sp, #16]
    3aee:	f000 fbc7 	bl	4280 <_dtoa_r>
    3af2:	9a16      	ldr	r2, [sp, #88]	; 0x58
    3af4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    3af8:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    3afc:	bf18      	it	ne
    3afe:	2301      	movne	r3, #1
    3b00:	2a47      	cmp	r2, #71	; 0x47
    3b02:	bf0c      	ite	eq
    3b04:	2300      	moveq	r3, #0
    3b06:	f003 0301 	andne.w	r3, r3, #1
    3b0a:	9013      	str	r0, [sp, #76]	; 0x4c
    3b0c:	b933      	cbnz	r3, 3b1c <_vfprintf_r+0x13e8>
    3b0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3b10:	f013 0f01 	tst.w	r3, #1
    3b14:	bf08      	it	eq
    3b16:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    3b1a:	d016      	beq.n	3b4a <_vfprintf_r+0x1416>
    3b1c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    3b1e:	9910      	ldr	r1, [sp, #64]	; 0x40
    3b20:	eb00 0b0c 	add.w	fp, r0, ip
    3b24:	b131      	cbz	r1, 3b34 <_vfprintf_r+0x1400>
    3b26:	7803      	ldrb	r3, [r0, #0]
    3b28:	2b30      	cmp	r3, #48	; 0x30
    3b2a:	f000 80da 	beq.w	3ce2 <_vfprintf_r+0x15ae>
    3b2e:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    3b32:	449b      	add	fp, r3
    3b34:	4650      	mov	r0, sl
    3b36:	2200      	movs	r2, #0
    3b38:	2300      	movs	r3, #0
    3b3a:	4641      	mov	r1, r8
    3b3c:	f7fe f9d2 	bl	1ee4 <__aeabi_dcmpeq>
    3b40:	2800      	cmp	r0, #0
    3b42:	f000 81c2 	beq.w	3eca <_vfprintf_r+0x1796>
    3b46:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    3b4a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    3b4c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    3b4e:	2a67      	cmp	r2, #103	; 0x67
    3b50:	bf14      	ite	ne
    3b52:	2300      	movne	r3, #0
    3b54:	2301      	moveq	r3, #1
    3b56:	2a47      	cmp	r2, #71	; 0x47
    3b58:	bf08      	it	eq
    3b5a:	f043 0301 	orreq.w	r3, r3, #1
    3b5e:	ebc0 000b 	rsb	r0, r0, fp
    3b62:	901a      	str	r0, [sp, #104]	; 0x68
    3b64:	2b00      	cmp	r3, #0
    3b66:	f000 818a 	beq.w	3e7e <_vfprintf_r+0x174a>
    3b6a:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    3b6e:	f111 0f03 	cmn.w	r1, #3
    3b72:	9110      	str	r1, [sp, #64]	; 0x40
    3b74:	db02      	blt.n	3b7c <_vfprintf_r+0x1448>
    3b76:	428f      	cmp	r7, r1
    3b78:	f280 818c 	bge.w	3e94 <_vfprintf_r+0x1760>
    3b7c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    3b7e:	3a02      	subs	r2, #2
    3b80:	9216      	str	r2, [sp, #88]	; 0x58
    3b82:	9910      	ldr	r1, [sp, #64]	; 0x40
    3b84:	9a16      	ldr	r2, [sp, #88]	; 0x58
    3b86:	1e4b      	subs	r3, r1, #1
    3b88:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    3b8c:	2b00      	cmp	r3, #0
    3b8e:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    3b92:	f2c0 8234 	blt.w	3ffe <_vfprintf_r+0x18ca>
    3b96:	222b      	movs	r2, #43	; 0x2b
    3b98:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    3b9c:	2b09      	cmp	r3, #9
    3b9e:	f300 81b6 	bgt.w	3f0e <_vfprintf_r+0x17da>
    3ba2:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    3ba6:	3330      	adds	r3, #48	; 0x30
    3ba8:	3204      	adds	r2, #4
    3baa:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    3bae:	2330      	movs	r3, #48	; 0x30
    3bb0:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    3bb4:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    3bb8:	981a      	ldr	r0, [sp, #104]	; 0x68
    3bba:	991a      	ldr	r1, [sp, #104]	; 0x68
    3bbc:	1ad3      	subs	r3, r2, r3
    3bbe:	1818      	adds	r0, r3, r0
    3bc0:	931c      	str	r3, [sp, #112]	; 0x70
    3bc2:	2901      	cmp	r1, #1
    3bc4:	9010      	str	r0, [sp, #64]	; 0x40
    3bc6:	f340 8210 	ble.w	3fea <_vfprintf_r+0x18b6>
    3bca:	9810      	ldr	r0, [sp, #64]	; 0x40
    3bcc:	3001      	adds	r0, #1
    3bce:	9010      	str	r0, [sp, #64]	; 0x40
    3bd0:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    3bd4:	910c      	str	r1, [sp, #48]	; 0x30
    3bd6:	9817      	ldr	r0, [sp, #92]	; 0x5c
    3bd8:	2800      	cmp	r0, #0
    3bda:	f000 816e 	beq.w	3eba <_vfprintf_r+0x1786>
    3bde:	232d      	movs	r3, #45	; 0x2d
    3be0:	2100      	movs	r1, #0
    3be2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    3be6:	9117      	str	r1, [sp, #92]	; 0x5c
    3be8:	f7fe bf74 	b.w	2ad4 <_vfprintf_r+0x3a0>
    3bec:	9a10      	ldr	r2, [sp, #64]	; 0x40
    3bee:	f04f 0c00 	mov.w	ip, #0
    3bf2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    3bf6:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    3bfa:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    3bfe:	920c      	str	r2, [sp, #48]	; 0x30
    3c00:	f7fe bf67 	b.w	2ad2 <_vfprintf_r+0x39e>
    3c04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3c06:	f012 0f40 	tst.w	r2, #64	; 0x40
    3c0a:	bf17      	itett	ne
    3c0c:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    3c0e:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    3c10:	9911      	ldrne	r1, [sp, #68]	; 0x44
    3c12:	f100 0a04 	addne.w	sl, r0, #4
    3c16:	bf11      	iteee	ne
    3c18:	6803      	ldrne	r3, [r0, #0]
    3c1a:	f102 0a04 	addeq.w	sl, r2, #4
    3c1e:	6813      	ldreq	r3, [r2, #0]
    3c20:	9811      	ldreq	r0, [sp, #68]	; 0x44
    3c22:	bf14      	ite	ne
    3c24:	8019      	strhne	r1, [r3, #0]
    3c26:	6018      	streq	r0, [r3, #0]
    3c28:	f7fe bdec 	b.w	2804 <_vfprintf_r+0xd0>
    3c2c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3c2e:	1d13      	adds	r3, r2, #4
    3c30:	930b      	str	r3, [sp, #44]	; 0x2c
    3c32:	6811      	ldr	r1, [r2, #0]
    3c34:	2301      	movs	r3, #1
    3c36:	1e0a      	subs	r2, r1, #0
    3c38:	bf18      	it	ne
    3c3a:	2201      	movne	r2, #1
    3c3c:	468a      	mov	sl, r1
    3c3e:	f04f 0b00 	mov.w	fp, #0
    3c42:	f7fe bf09 	b.w	2a58 <_vfprintf_r+0x324>
    3c46:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3c48:	1d02      	adds	r2, r0, #4
    3c4a:	920b      	str	r2, [sp, #44]	; 0x2c
    3c4c:	6801      	ldr	r1, [r0, #0]
    3c4e:	1e0a      	subs	r2, r1, #0
    3c50:	bf18      	it	ne
    3c52:	2201      	movne	r2, #1
    3c54:	468a      	mov	sl, r1
    3c56:	f04f 0b00 	mov.w	fp, #0
    3c5a:	f7fe befd 	b.w	2a58 <_vfprintf_r+0x324>
    3c5e:	f647 32f8 	movw	r2, #31736	; 0x7bf8
    3c62:	f647 33f4 	movw	r3, #31732	; 0x7bf4
    3c66:	9916      	ldr	r1, [sp, #88]	; 0x58
    3c68:	f2c0 0300 	movt	r3, #0
    3c6c:	f2c0 0200 	movt	r2, #0
    3c70:	2003      	movs	r0, #3
    3c72:	2947      	cmp	r1, #71	; 0x47
    3c74:	bfd8      	it	le
    3c76:	461a      	movle	r2, r3
    3c78:	9213      	str	r2, [sp, #76]	; 0x4c
    3c7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3c7c:	900c      	str	r0, [sp, #48]	; 0x30
    3c7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    3c82:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    3c86:	920a      	str	r2, [sp, #40]	; 0x28
    3c88:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    3c8c:	9010      	str	r0, [sp, #64]	; 0x40
    3c8e:	f7fe bf20 	b.w	2ad2 <_vfprintf_r+0x39e>
    3c92:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3c96:	4648      	mov	r0, r9
    3c98:	4631      	mov	r1, r6
    3c9a:	320c      	adds	r2, #12
    3c9c:	f7fe fd3c 	bl	2718 <__sprint_r>
    3ca0:	2800      	cmp	r0, #0
    3ca2:	f47e ae67 	bne.w	2974 <_vfprintf_r+0x240>
    3ca6:	f7fe be62 	b.w	296e <_vfprintf_r+0x23a>
    3caa:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3cae:	4648      	mov	r0, r9
    3cb0:	4631      	mov	r1, r6
    3cb2:	320c      	adds	r2, #12
    3cb4:	f7fe fd30 	bl	2718 <__sprint_r>
    3cb8:	2800      	cmp	r0, #0
    3cba:	f47e ae5b 	bne.w	2974 <_vfprintf_r+0x240>
    3cbe:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    3cc2:	3304      	adds	r3, #4
    3cc4:	e66a      	b.n	399c <_vfprintf_r+0x1268>
    3cc6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3cca:	4648      	mov	r0, r9
    3ccc:	4631      	mov	r1, r6
    3cce:	320c      	adds	r2, #12
    3cd0:	f7fe fd22 	bl	2718 <__sprint_r>
    3cd4:	2800      	cmp	r0, #0
    3cd6:	f47e ae4d 	bne.w	2974 <_vfprintf_r+0x240>
    3cda:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    3cde:	3304      	adds	r3, #4
    3ce0:	e679      	b.n	39d6 <_vfprintf_r+0x12a2>
    3ce2:	4650      	mov	r0, sl
    3ce4:	2200      	movs	r2, #0
    3ce6:	2300      	movs	r3, #0
    3ce8:	4641      	mov	r1, r8
    3cea:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    3cee:	f7fe f8f9 	bl	1ee4 <__aeabi_dcmpeq>
    3cf2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    3cf6:	2800      	cmp	r0, #0
    3cf8:	f47f af19 	bne.w	3b2e <_vfprintf_r+0x13fa>
    3cfc:	f1cc 0301 	rsb	r3, ip, #1
    3d00:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    3d04:	e715      	b.n	3b32 <_vfprintf_r+0x13fe>
    3d06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    3d08:	4252      	negs	r2, r2
    3d0a:	920f      	str	r2, [sp, #60]	; 0x3c
    3d0c:	f7ff b887 	b.w	2e1e <_vfprintf_r+0x6ea>
    3d10:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3d14:	4648      	mov	r0, r9
    3d16:	4631      	mov	r1, r6
    3d18:	320c      	adds	r2, #12
    3d1a:	f7fe fcfd 	bl	2718 <__sprint_r>
    3d1e:	2800      	cmp	r0, #0
    3d20:	f47e ae28 	bne.w	2974 <_vfprintf_r+0x240>
    3d24:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    3d28:	3304      	adds	r3, #4
    3d2a:	f7ff ba93 	b.w	3254 <_vfprintf_r+0xb20>
    3d2e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3d32:	4648      	mov	r0, r9
    3d34:	4631      	mov	r1, r6
    3d36:	320c      	adds	r2, #12
    3d38:	f7fe fcee 	bl	2718 <__sprint_r>
    3d3c:	2800      	cmp	r0, #0
    3d3e:	f47e ae19 	bne.w	2974 <_vfprintf_r+0x240>
    3d42:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    3d46:	3304      	adds	r3, #4
    3d48:	991a      	ldr	r1, [sp, #104]	; 0x68
    3d4a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    3d4c:	6059      	str	r1, [r3, #4]
    3d4e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3d52:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    3d56:	6018      	str	r0, [r3, #0]
    3d58:	3201      	adds	r2, #1
    3d5a:	981a      	ldr	r0, [sp, #104]	; 0x68
    3d5c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3d60:	1809      	adds	r1, r1, r0
    3d62:	2a07      	cmp	r2, #7
    3d64:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    3d68:	f73f ab46 	bgt.w	33f8 <_vfprintf_r+0xcc4>
    3d6c:	3308      	adds	r3, #8
    3d6e:	f7fe bfa8 	b.w	2cc2 <_vfprintf_r+0x58e>
    3d72:	2100      	movs	r1, #0
    3d74:	9117      	str	r1, [sp, #92]	; 0x5c
    3d76:	f7fe fc9f 	bl	26b8 <strlen>
    3d7a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    3d7e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    3d82:	9010      	str	r0, [sp, #64]	; 0x40
    3d84:	920c      	str	r2, [sp, #48]	; 0x30
    3d86:	f7fe bea4 	b.w	2ad2 <_vfprintf_r+0x39e>
    3d8a:	462a      	mov	r2, r5
    3d8c:	4645      	mov	r5, r8
    3d8e:	4690      	mov	r8, r2
    3d90:	605f      	str	r7, [r3, #4]
    3d92:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3d96:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    3d9a:	3201      	adds	r2, #1
    3d9c:	f8c3 8000 	str.w	r8, [r3]
    3da0:	19c9      	adds	r1, r1, r7
    3da2:	2a07      	cmp	r2, #7
    3da4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    3da8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3dac:	dcbf      	bgt.n	3d2e <_vfprintf_r+0x15fa>
    3dae:	3308      	adds	r3, #8
    3db0:	e7ca      	b.n	3d48 <_vfprintf_r+0x1614>
    3db2:	9a18      	ldr	r2, [sp, #96]	; 0x60
    3db4:	9913      	ldr	r1, [sp, #76]	; 0x4c
    3db6:	1a51      	subs	r1, r2, r1
    3db8:	9110      	str	r1, [sp, #64]	; 0x40
    3dba:	f7fe be82 	b.w	2ac2 <_vfprintf_r+0x38e>
    3dbe:	4648      	mov	r0, r9
    3dc0:	4631      	mov	r1, r6
    3dc2:	f000 f949 	bl	4058 <__swsetup_r>
    3dc6:	2800      	cmp	r0, #0
    3dc8:	f47e add8 	bne.w	297c <_vfprintf_r+0x248>
    3dcc:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    3dd0:	fa1f f38c 	uxth.w	r3, ip
    3dd4:	f7fe bcf6 	b.w	27c4 <_vfprintf_r+0x90>
    3dd8:	2f06      	cmp	r7, #6
    3dda:	bf28      	it	cs
    3ddc:	2706      	movcs	r7, #6
    3dde:	f647 4110 	movw	r1, #31760	; 0x7c10
    3de2:	f2c0 0100 	movt	r1, #0
    3de6:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    3dea:	9710      	str	r7, [sp, #64]	; 0x40
    3dec:	9113      	str	r1, [sp, #76]	; 0x4c
    3dee:	920c      	str	r2, [sp, #48]	; 0x30
    3df0:	f7fe bfe8 	b.w	2dc4 <_vfprintf_r+0x690>
    3df4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3df8:	4648      	mov	r0, r9
    3dfa:	4631      	mov	r1, r6
    3dfc:	320c      	adds	r2, #12
    3dfe:	f7fe fc8b 	bl	2718 <__sprint_r>
    3e02:	2800      	cmp	r0, #0
    3e04:	f47e adb6 	bne.w	2974 <_vfprintf_r+0x240>
    3e08:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    3e0c:	3304      	adds	r3, #4
    3e0e:	f7ff bbc8 	b.w	35a2 <_vfprintf_r+0xe6e>
    3e12:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3e16:	4648      	mov	r0, r9
    3e18:	4631      	mov	r1, r6
    3e1a:	320c      	adds	r2, #12
    3e1c:	f7fe fc7c 	bl	2718 <__sprint_r>
    3e20:	2800      	cmp	r0, #0
    3e22:	f47e ada7 	bne.w	2974 <_vfprintf_r+0x240>
    3e26:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    3e2a:	3304      	adds	r3, #4
    3e2c:	f7ff bace 	b.w	33cc <_vfprintf_r+0xc98>
    3e30:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3e34:	4648      	mov	r0, r9
    3e36:	4631      	mov	r1, r6
    3e38:	320c      	adds	r2, #12
    3e3a:	f7fe fc6d 	bl	2718 <__sprint_r>
    3e3e:	2800      	cmp	r0, #0
    3e40:	f47e ad98 	bne.w	2974 <_vfprintf_r+0x240>
    3e44:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3e48:	3404      	adds	r4, #4
    3e4a:	f7ff baa9 	b.w	33a0 <_vfprintf_r+0xc6c>
    3e4e:	9710      	str	r7, [sp, #64]	; 0x40
    3e50:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    3e54:	9017      	str	r0, [sp, #92]	; 0x5c
    3e56:	970c      	str	r7, [sp, #48]	; 0x30
    3e58:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    3e5c:	f7fe be39 	b.w	2ad2 <_vfprintf_r+0x39e>
    3e60:	9916      	ldr	r1, [sp, #88]	; 0x58
    3e62:	2965      	cmp	r1, #101	; 0x65
    3e64:	bf14      	ite	ne
    3e66:	2300      	movne	r3, #0
    3e68:	2301      	moveq	r3, #1
    3e6a:	2945      	cmp	r1, #69	; 0x45
    3e6c:	bf08      	it	eq
    3e6e:	f043 0301 	orreq.w	r3, r3, #1
    3e72:	2b00      	cmp	r3, #0
    3e74:	d046      	beq.n	3f04 <_vfprintf_r+0x17d0>
    3e76:	f107 0c01 	add.w	ip, r7, #1
    3e7a:	2302      	movs	r3, #2
    3e7c:	e621      	b.n	3ac2 <_vfprintf_r+0x138e>
    3e7e:	9b16      	ldr	r3, [sp, #88]	; 0x58
    3e80:	2b65      	cmp	r3, #101	; 0x65
    3e82:	dd76      	ble.n	3f72 <_vfprintf_r+0x183e>
    3e84:	9a16      	ldr	r2, [sp, #88]	; 0x58
    3e86:	2a66      	cmp	r2, #102	; 0x66
    3e88:	bf1c      	itt	ne
    3e8a:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    3e8e:	9310      	strne	r3, [sp, #64]	; 0x40
    3e90:	f000 8083 	beq.w	3f9a <_vfprintf_r+0x1866>
    3e94:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    3e96:	9810      	ldr	r0, [sp, #64]	; 0x40
    3e98:	4283      	cmp	r3, r0
    3e9a:	dc6e      	bgt.n	3f7a <_vfprintf_r+0x1846>
    3e9c:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e9e:	f011 0f01 	tst.w	r1, #1
    3ea2:	f040 808e 	bne.w	3fc2 <_vfprintf_r+0x188e>
    3ea6:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    3eaa:	2367      	movs	r3, #103	; 0x67
    3eac:	920c      	str	r2, [sp, #48]	; 0x30
    3eae:	9316      	str	r3, [sp, #88]	; 0x58
    3eb0:	e691      	b.n	3bd6 <_vfprintf_r+0x14a2>
    3eb2:	2700      	movs	r7, #0
    3eb4:	461d      	mov	r5, r3
    3eb6:	f7fe bce9 	b.w	288c <_vfprintf_r+0x158>
    3eba:	9910      	ldr	r1, [sp, #64]	; 0x40
    3ebc:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    3ec0:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    3ec4:	910c      	str	r1, [sp, #48]	; 0x30
    3ec6:	f7fe be04 	b.w	2ad2 <_vfprintf_r+0x39e>
    3eca:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    3ece:	459b      	cmp	fp, r3
    3ed0:	bf98      	it	ls
    3ed2:	469b      	movls	fp, r3
    3ed4:	f67f ae39 	bls.w	3b4a <_vfprintf_r+0x1416>
    3ed8:	2230      	movs	r2, #48	; 0x30
    3eda:	f803 2b01 	strb.w	r2, [r3], #1
    3ede:	459b      	cmp	fp, r3
    3ee0:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    3ee4:	d8f9      	bhi.n	3eda <_vfprintf_r+0x17a6>
    3ee6:	e630      	b.n	3b4a <_vfprintf_r+0x1416>
    3ee8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3eec:	4648      	mov	r0, r9
    3eee:	4631      	mov	r1, r6
    3ef0:	320c      	adds	r2, #12
    3ef2:	f7fe fc11 	bl	2718 <__sprint_r>
    3ef6:	2800      	cmp	r0, #0
    3ef8:	f47e ad3c 	bne.w	2974 <_vfprintf_r+0x240>
    3efc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    3f00:	3304      	adds	r3, #4
    3f02:	e508      	b.n	3916 <_vfprintf_r+0x11e2>
    3f04:	46bc      	mov	ip, r7
    3f06:	3302      	adds	r3, #2
    3f08:	e5db      	b.n	3ac2 <_vfprintf_r+0x138e>
    3f0a:	3707      	adds	r7, #7
    3f0c:	e5b9      	b.n	3a82 <_vfprintf_r+0x134e>
    3f0e:	f246 6c67 	movw	ip, #26215	; 0x6667
    3f12:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    3f16:	3103      	adds	r1, #3
    3f18:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    3f1c:	fb8c 2003 	smull	r2, r0, ip, r3
    3f20:	17da      	asrs	r2, r3, #31
    3f22:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    3f26:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    3f2a:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    3f2e:	4613      	mov	r3, r2
    3f30:	3030      	adds	r0, #48	; 0x30
    3f32:	2a09      	cmp	r2, #9
    3f34:	f801 0d01 	strb.w	r0, [r1, #-1]!
    3f38:	dcf0      	bgt.n	3f1c <_vfprintf_r+0x17e8>
    3f3a:	3330      	adds	r3, #48	; 0x30
    3f3c:	1e48      	subs	r0, r1, #1
    3f3e:	b2da      	uxtb	r2, r3
    3f40:	f801 2c01 	strb.w	r2, [r1, #-1]
    3f44:	9b07      	ldr	r3, [sp, #28]
    3f46:	4283      	cmp	r3, r0
    3f48:	d96a      	bls.n	4020 <_vfprintf_r+0x18ec>
    3f4a:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    3f4e:	3303      	adds	r3, #3
    3f50:	e001      	b.n	3f56 <_vfprintf_r+0x1822>
    3f52:	f811 2b01 	ldrb.w	r2, [r1], #1
    3f56:	f803 2c01 	strb.w	r2, [r3, #-1]
    3f5a:	461a      	mov	r2, r3
    3f5c:	f8dd c01c 	ldr.w	ip, [sp, #28]
    3f60:	3301      	adds	r3, #1
    3f62:	458c      	cmp	ip, r1
    3f64:	d8f5      	bhi.n	3f52 <_vfprintf_r+0x181e>
    3f66:	e625      	b.n	3bb4 <_vfprintf_r+0x1480>
    3f68:	222d      	movs	r2, #45	; 0x2d
    3f6a:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    3f6e:	9217      	str	r2, [sp, #92]	; 0x5c
    3f70:	e598      	b.n	3aa4 <_vfprintf_r+0x1370>
    3f72:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    3f76:	9010      	str	r0, [sp, #64]	; 0x40
    3f78:	e603      	b.n	3b82 <_vfprintf_r+0x144e>
    3f7a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3f7c:	991a      	ldr	r1, [sp, #104]	; 0x68
    3f7e:	2b00      	cmp	r3, #0
    3f80:	bfda      	itte	le
    3f82:	9810      	ldrle	r0, [sp, #64]	; 0x40
    3f84:	f1c0 0302 	rsble	r3, r0, #2
    3f88:	2301      	movgt	r3, #1
    3f8a:	185b      	adds	r3, r3, r1
    3f8c:	2267      	movs	r2, #103	; 0x67
    3f8e:	9310      	str	r3, [sp, #64]	; 0x40
    3f90:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    3f94:	9216      	str	r2, [sp, #88]	; 0x58
    3f96:	930c      	str	r3, [sp, #48]	; 0x30
    3f98:	e61d      	b.n	3bd6 <_vfprintf_r+0x14a2>
    3f9a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    3f9e:	2800      	cmp	r0, #0
    3fa0:	9010      	str	r0, [sp, #64]	; 0x40
    3fa2:	dd31      	ble.n	4008 <_vfprintf_r+0x18d4>
    3fa4:	b91f      	cbnz	r7, 3fae <_vfprintf_r+0x187a>
    3fa6:	990a      	ldr	r1, [sp, #40]	; 0x28
    3fa8:	f011 0f01 	tst.w	r1, #1
    3fac:	d00e      	beq.n	3fcc <_vfprintf_r+0x1898>
    3fae:	9810      	ldr	r0, [sp, #64]	; 0x40
    3fb0:	2166      	movs	r1, #102	; 0x66
    3fb2:	9116      	str	r1, [sp, #88]	; 0x58
    3fb4:	1c43      	adds	r3, r0, #1
    3fb6:	19db      	adds	r3, r3, r7
    3fb8:	9310      	str	r3, [sp, #64]	; 0x40
    3fba:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    3fbe:	920c      	str	r2, [sp, #48]	; 0x30
    3fc0:	e609      	b.n	3bd6 <_vfprintf_r+0x14a2>
    3fc2:	9810      	ldr	r0, [sp, #64]	; 0x40
    3fc4:	2167      	movs	r1, #103	; 0x67
    3fc6:	9116      	str	r1, [sp, #88]	; 0x58
    3fc8:	3001      	adds	r0, #1
    3fca:	9010      	str	r0, [sp, #64]	; 0x40
    3fcc:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    3fd0:	920c      	str	r2, [sp, #48]	; 0x30
    3fd2:	e600      	b.n	3bd6 <_vfprintf_r+0x14a2>
    3fd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3fd6:	781a      	ldrb	r2, [r3, #0]
    3fd8:	680f      	ldr	r7, [r1, #0]
    3fda:	3104      	adds	r1, #4
    3fdc:	910b      	str	r1, [sp, #44]	; 0x2c
    3fde:	2f00      	cmp	r7, #0
    3fe0:	bfb8      	it	lt
    3fe2:	f04f 37ff 	movlt.w	r7, #4294967295
    3fe6:	f7fe bc50 	b.w	288a <_vfprintf_r+0x156>
    3fea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3fec:	f012 0f01 	tst.w	r2, #1
    3ff0:	bf04      	itt	eq
    3ff2:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    3ff6:	930c      	streq	r3, [sp, #48]	; 0x30
    3ff8:	f43f aded 	beq.w	3bd6 <_vfprintf_r+0x14a2>
    3ffc:	e5e5      	b.n	3bca <_vfprintf_r+0x1496>
    3ffe:	222d      	movs	r2, #45	; 0x2d
    4000:	425b      	negs	r3, r3
    4002:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    4006:	e5c9      	b.n	3b9c <_vfprintf_r+0x1468>
    4008:	b977      	cbnz	r7, 4028 <_vfprintf_r+0x18f4>
    400a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    400c:	f013 0f01 	tst.w	r3, #1
    4010:	d10a      	bne.n	4028 <_vfprintf_r+0x18f4>
    4012:	f04f 0c01 	mov.w	ip, #1
    4016:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    401a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    401e:	e5da      	b.n	3bd6 <_vfprintf_r+0x14a2>
    4020:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    4024:	3202      	adds	r2, #2
    4026:	e5c5      	b.n	3bb4 <_vfprintf_r+0x1480>
    4028:	3702      	adds	r7, #2
    402a:	2166      	movs	r1, #102	; 0x66
    402c:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    4030:	9710      	str	r7, [sp, #64]	; 0x40
    4032:	9116      	str	r1, [sp, #88]	; 0x58
    4034:	920c      	str	r2, [sp, #48]	; 0x30
    4036:	e5ce      	b.n	3bd6 <_vfprintf_r+0x14a2>
    4038:	00007bc8 	.word	0x00007bc8

0000403c <vfprintf>:
    403c:	b410      	push	{r4}
    403e:	f240 0424 	movw	r4, #36	; 0x24
    4042:	f2c2 0400 	movt	r4, #8192	; 0x2000
    4046:	468c      	mov	ip, r1
    4048:	4613      	mov	r3, r2
    404a:	4601      	mov	r1, r0
    404c:	4662      	mov	r2, ip
    404e:	6820      	ldr	r0, [r4, #0]
    4050:	bc10      	pop	{r4}
    4052:	f7fe bb6f 	b.w	2734 <_vfprintf_r>
    4056:	bf00      	nop

00004058 <__swsetup_r>:
    4058:	b570      	push	{r4, r5, r6, lr}
    405a:	f240 0524 	movw	r5, #36	; 0x24
    405e:	f2c2 0500 	movt	r5, #8192	; 0x2000
    4062:	4606      	mov	r6, r0
    4064:	460c      	mov	r4, r1
    4066:	6828      	ldr	r0, [r5, #0]
    4068:	b110      	cbz	r0, 4070 <__swsetup_r+0x18>
    406a:	6983      	ldr	r3, [r0, #24]
    406c:	2b00      	cmp	r3, #0
    406e:	d036      	beq.n	40de <__swsetup_r+0x86>
    4070:	f647 432c 	movw	r3, #31788	; 0x7c2c
    4074:	f2c0 0300 	movt	r3, #0
    4078:	429c      	cmp	r4, r3
    407a:	d038      	beq.n	40ee <__swsetup_r+0x96>
    407c:	f647 434c 	movw	r3, #31820	; 0x7c4c
    4080:	f2c0 0300 	movt	r3, #0
    4084:	429c      	cmp	r4, r3
    4086:	d041      	beq.n	410c <__swsetup_r+0xb4>
    4088:	f647 436c 	movw	r3, #31852	; 0x7c6c
    408c:	f2c0 0300 	movt	r3, #0
    4090:	429c      	cmp	r4, r3
    4092:	bf04      	itt	eq
    4094:	682b      	ldreq	r3, [r5, #0]
    4096:	68dc      	ldreq	r4, [r3, #12]
    4098:	89a2      	ldrh	r2, [r4, #12]
    409a:	4611      	mov	r1, r2
    409c:	b293      	uxth	r3, r2
    409e:	f013 0f08 	tst.w	r3, #8
    40a2:	4618      	mov	r0, r3
    40a4:	bf18      	it	ne
    40a6:	6922      	ldrne	r2, [r4, #16]
    40a8:	d033      	beq.n	4112 <__swsetup_r+0xba>
    40aa:	b31a      	cbz	r2, 40f4 <__swsetup_r+0x9c>
    40ac:	f013 0101 	ands.w	r1, r3, #1
    40b0:	d007      	beq.n	40c2 <__swsetup_r+0x6a>
    40b2:	6963      	ldr	r3, [r4, #20]
    40b4:	2100      	movs	r1, #0
    40b6:	60a1      	str	r1, [r4, #8]
    40b8:	425b      	negs	r3, r3
    40ba:	61a3      	str	r3, [r4, #24]
    40bc:	b142      	cbz	r2, 40d0 <__swsetup_r+0x78>
    40be:	2000      	movs	r0, #0
    40c0:	bd70      	pop	{r4, r5, r6, pc}
    40c2:	f013 0f02 	tst.w	r3, #2
    40c6:	bf08      	it	eq
    40c8:	6961      	ldreq	r1, [r4, #20]
    40ca:	60a1      	str	r1, [r4, #8]
    40cc:	2a00      	cmp	r2, #0
    40ce:	d1f6      	bne.n	40be <__swsetup_r+0x66>
    40d0:	89a3      	ldrh	r3, [r4, #12]
    40d2:	f013 0f80 	tst.w	r3, #128	; 0x80
    40d6:	d0f2      	beq.n	40be <__swsetup_r+0x66>
    40d8:	f04f 30ff 	mov.w	r0, #4294967295
    40dc:	bd70      	pop	{r4, r5, r6, pc}
    40de:	f001 f98b 	bl	53f8 <__sinit>
    40e2:	f647 432c 	movw	r3, #31788	; 0x7c2c
    40e6:	f2c0 0300 	movt	r3, #0
    40ea:	429c      	cmp	r4, r3
    40ec:	d1c6      	bne.n	407c <__swsetup_r+0x24>
    40ee:	682b      	ldr	r3, [r5, #0]
    40f0:	685c      	ldr	r4, [r3, #4]
    40f2:	e7d1      	b.n	4098 <__swsetup_r+0x40>
    40f4:	f403 7120 	and.w	r1, r3, #640	; 0x280
    40f8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    40fc:	d0d6      	beq.n	40ac <__swsetup_r+0x54>
    40fe:	4630      	mov	r0, r6
    4100:	4621      	mov	r1, r4
    4102:	f001 fd01 	bl	5b08 <__smakebuf_r>
    4106:	89a3      	ldrh	r3, [r4, #12]
    4108:	6922      	ldr	r2, [r4, #16]
    410a:	e7cf      	b.n	40ac <__swsetup_r+0x54>
    410c:	682b      	ldr	r3, [r5, #0]
    410e:	689c      	ldr	r4, [r3, #8]
    4110:	e7c2      	b.n	4098 <__swsetup_r+0x40>
    4112:	f013 0f10 	tst.w	r3, #16
    4116:	d0df      	beq.n	40d8 <__swsetup_r+0x80>
    4118:	f013 0f04 	tst.w	r3, #4
    411c:	bf08      	it	eq
    411e:	6922      	ldreq	r2, [r4, #16]
    4120:	d017      	beq.n	4152 <__swsetup_r+0xfa>
    4122:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4124:	b151      	cbz	r1, 413c <__swsetup_r+0xe4>
    4126:	f104 0344 	add.w	r3, r4, #68	; 0x44
    412a:	4299      	cmp	r1, r3
    412c:	d003      	beq.n	4136 <__swsetup_r+0xde>
    412e:	4630      	mov	r0, r6
    4130:	f001 f9e6 	bl	5500 <_free_r>
    4134:	89a2      	ldrh	r2, [r4, #12]
    4136:	b290      	uxth	r0, r2
    4138:	2300      	movs	r3, #0
    413a:	6363      	str	r3, [r4, #52]	; 0x34
    413c:	6922      	ldr	r2, [r4, #16]
    413e:	f64f 71db 	movw	r1, #65499	; 0xffdb
    4142:	f2c0 0100 	movt	r1, #0
    4146:	2300      	movs	r3, #0
    4148:	ea00 0101 	and.w	r1, r0, r1
    414c:	6063      	str	r3, [r4, #4]
    414e:	81a1      	strh	r1, [r4, #12]
    4150:	6022      	str	r2, [r4, #0]
    4152:	f041 0308 	orr.w	r3, r1, #8
    4156:	81a3      	strh	r3, [r4, #12]
    4158:	b29b      	uxth	r3, r3
    415a:	e7a6      	b.n	40aa <__swsetup_r+0x52>
    415c:	0000      	lsls	r0, r0, #0
	...

00004160 <quorem>:
    4160:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4164:	6903      	ldr	r3, [r0, #16]
    4166:	690e      	ldr	r6, [r1, #16]
    4168:	4682      	mov	sl, r0
    416a:	4689      	mov	r9, r1
    416c:	429e      	cmp	r6, r3
    416e:	f300 8083 	bgt.w	4278 <quorem+0x118>
    4172:	1cf2      	adds	r2, r6, #3
    4174:	f101 0514 	add.w	r5, r1, #20
    4178:	f100 0414 	add.w	r4, r0, #20
    417c:	3e01      	subs	r6, #1
    417e:	0092      	lsls	r2, r2, #2
    4180:	188b      	adds	r3, r1, r2
    4182:	1812      	adds	r2, r2, r0
    4184:	f103 0804 	add.w	r8, r3, #4
    4188:	6859      	ldr	r1, [r3, #4]
    418a:	6850      	ldr	r0, [r2, #4]
    418c:	3101      	adds	r1, #1
    418e:	f002 ffcb 	bl	7128 <__aeabi_uidiv>
    4192:	4607      	mov	r7, r0
    4194:	2800      	cmp	r0, #0
    4196:	d039      	beq.n	420c <quorem+0xac>
    4198:	2300      	movs	r3, #0
    419a:	469c      	mov	ip, r3
    419c:	461a      	mov	r2, r3
    419e:	58e9      	ldr	r1, [r5, r3]
    41a0:	58e0      	ldr	r0, [r4, r3]
    41a2:	fa1f fe81 	uxth.w	lr, r1
    41a6:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    41aa:	b281      	uxth	r1, r0
    41ac:	fb0e ce07 	mla	lr, lr, r7, ip
    41b0:	1851      	adds	r1, r2, r1
    41b2:	fb0b fc07 	mul.w	ip, fp, r7
    41b6:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    41ba:	fa1f fe8e 	uxth.w	lr, lr
    41be:	ebce 0101 	rsb	r1, lr, r1
    41c2:	fa1f f28c 	uxth.w	r2, ip
    41c6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    41ca:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    41ce:	fa1f fe81 	uxth.w	lr, r1
    41d2:	eb02 4221 	add.w	r2, r2, r1, asr #16
    41d6:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    41da:	50e1      	str	r1, [r4, r3]
    41dc:	3304      	adds	r3, #4
    41de:	1412      	asrs	r2, r2, #16
    41e0:	1959      	adds	r1, r3, r5
    41e2:	4588      	cmp	r8, r1
    41e4:	d2db      	bcs.n	419e <quorem+0x3e>
    41e6:	1d32      	adds	r2, r6, #4
    41e8:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    41ec:	6859      	ldr	r1, [r3, #4]
    41ee:	b969      	cbnz	r1, 420c <quorem+0xac>
    41f0:	429c      	cmp	r4, r3
    41f2:	d209      	bcs.n	4208 <quorem+0xa8>
    41f4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    41f8:	b112      	cbz	r2, 4200 <quorem+0xa0>
    41fa:	e005      	b.n	4208 <quorem+0xa8>
    41fc:	681a      	ldr	r2, [r3, #0]
    41fe:	b91a      	cbnz	r2, 4208 <quorem+0xa8>
    4200:	3b04      	subs	r3, #4
    4202:	3e01      	subs	r6, #1
    4204:	429c      	cmp	r4, r3
    4206:	d3f9      	bcc.n	41fc <quorem+0x9c>
    4208:	f8ca 6010 	str.w	r6, [sl, #16]
    420c:	4649      	mov	r1, r9
    420e:	4650      	mov	r0, sl
    4210:	f001 ff02 	bl	6018 <__mcmp>
    4214:	2800      	cmp	r0, #0
    4216:	db2c      	blt.n	4272 <quorem+0x112>
    4218:	2300      	movs	r3, #0
    421a:	3701      	adds	r7, #1
    421c:	469c      	mov	ip, r3
    421e:	58ea      	ldr	r2, [r5, r3]
    4220:	58e0      	ldr	r0, [r4, r3]
    4222:	b291      	uxth	r1, r2
    4224:	0c12      	lsrs	r2, r2, #16
    4226:	fa1f f980 	uxth.w	r9, r0
    422a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    422e:	ebc1 0109 	rsb	r1, r1, r9
    4232:	4461      	add	r1, ip
    4234:	eb02 4221 	add.w	r2, r2, r1, asr #16
    4238:	b289      	uxth	r1, r1
    423a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    423e:	50e1      	str	r1, [r4, r3]
    4240:	3304      	adds	r3, #4
    4242:	ea4f 4c22 	mov.w	ip, r2, asr #16
    4246:	195a      	adds	r2, r3, r5
    4248:	4590      	cmp	r8, r2
    424a:	d2e8      	bcs.n	421e <quorem+0xbe>
    424c:	1d32      	adds	r2, r6, #4
    424e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    4252:	6859      	ldr	r1, [r3, #4]
    4254:	b969      	cbnz	r1, 4272 <quorem+0x112>
    4256:	429c      	cmp	r4, r3
    4258:	d209      	bcs.n	426e <quorem+0x10e>
    425a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    425e:	b112      	cbz	r2, 4266 <quorem+0x106>
    4260:	e005      	b.n	426e <quorem+0x10e>
    4262:	681a      	ldr	r2, [r3, #0]
    4264:	b91a      	cbnz	r2, 426e <quorem+0x10e>
    4266:	3b04      	subs	r3, #4
    4268:	3e01      	subs	r6, #1
    426a:	429c      	cmp	r4, r3
    426c:	d3f9      	bcc.n	4262 <quorem+0x102>
    426e:	f8ca 6010 	str.w	r6, [sl, #16]
    4272:	4638      	mov	r0, r7
    4274:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4278:	2000      	movs	r0, #0
    427a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    427e:	bf00      	nop

00004280 <_dtoa_r>:
    4280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4284:	6a46      	ldr	r6, [r0, #36]	; 0x24
    4286:	b0a1      	sub	sp, #132	; 0x84
    4288:	4604      	mov	r4, r0
    428a:	4690      	mov	r8, r2
    428c:	4699      	mov	r9, r3
    428e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    4290:	2e00      	cmp	r6, #0
    4292:	f000 8423 	beq.w	4adc <_dtoa_r+0x85c>
    4296:	6832      	ldr	r2, [r6, #0]
    4298:	b182      	cbz	r2, 42bc <_dtoa_r+0x3c>
    429a:	6a61      	ldr	r1, [r4, #36]	; 0x24
    429c:	f04f 0c01 	mov.w	ip, #1
    42a0:	6876      	ldr	r6, [r6, #4]
    42a2:	4620      	mov	r0, r4
    42a4:	680b      	ldr	r3, [r1, #0]
    42a6:	6056      	str	r6, [r2, #4]
    42a8:	684a      	ldr	r2, [r1, #4]
    42aa:	4619      	mov	r1, r3
    42ac:	fa0c f202 	lsl.w	r2, ip, r2
    42b0:	609a      	str	r2, [r3, #8]
    42b2:	f001 ffeb 	bl	628c <_Bfree>
    42b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    42b8:	2200      	movs	r2, #0
    42ba:	601a      	str	r2, [r3, #0]
    42bc:	f1b9 0600 	subs.w	r6, r9, #0
    42c0:	db38      	blt.n	4334 <_dtoa_r+0xb4>
    42c2:	2300      	movs	r3, #0
    42c4:	602b      	str	r3, [r5, #0]
    42c6:	f240 0300 	movw	r3, #0
    42ca:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    42ce:	461a      	mov	r2, r3
    42d0:	ea06 0303 	and.w	r3, r6, r3
    42d4:	4293      	cmp	r3, r2
    42d6:	d017      	beq.n	4308 <_dtoa_r+0x88>
    42d8:	2200      	movs	r2, #0
    42da:	2300      	movs	r3, #0
    42dc:	4640      	mov	r0, r8
    42de:	4649      	mov	r1, r9
    42e0:	e9cd 8906 	strd	r8, r9, [sp, #24]
    42e4:	f7fd fdfe 	bl	1ee4 <__aeabi_dcmpeq>
    42e8:	2800      	cmp	r0, #0
    42ea:	d029      	beq.n	4340 <_dtoa_r+0xc0>
    42ec:	982c      	ldr	r0, [sp, #176]	; 0xb0
    42ee:	2301      	movs	r3, #1
    42f0:	992e      	ldr	r1, [sp, #184]	; 0xb8
    42f2:	6003      	str	r3, [r0, #0]
    42f4:	2900      	cmp	r1, #0
    42f6:	f000 80d0 	beq.w	449a <_dtoa_r+0x21a>
    42fa:	4b79      	ldr	r3, [pc, #484]	; (44e0 <_dtoa_r+0x260>)
    42fc:	1e58      	subs	r0, r3, #1
    42fe:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    4300:	6013      	str	r3, [r2, #0]
    4302:	b021      	add	sp, #132	; 0x84
    4304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4308:	982c      	ldr	r0, [sp, #176]	; 0xb0
    430a:	f242 730f 	movw	r3, #9999	; 0x270f
    430e:	6003      	str	r3, [r0, #0]
    4310:	f1b8 0f00 	cmp.w	r8, #0
    4314:	f000 8095 	beq.w	4442 <_dtoa_r+0x1c2>
    4318:	f647 4028 	movw	r0, #31784	; 0x7c28
    431c:	f2c0 0000 	movt	r0, #0
    4320:	992e      	ldr	r1, [sp, #184]	; 0xb8
    4322:	2900      	cmp	r1, #0
    4324:	d0ed      	beq.n	4302 <_dtoa_r+0x82>
    4326:	78c2      	ldrb	r2, [r0, #3]
    4328:	1cc3      	adds	r3, r0, #3
    432a:	2a00      	cmp	r2, #0
    432c:	d0e7      	beq.n	42fe <_dtoa_r+0x7e>
    432e:	f100 0308 	add.w	r3, r0, #8
    4332:	e7e4      	b.n	42fe <_dtoa_r+0x7e>
    4334:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    4338:	2301      	movs	r3, #1
    433a:	46b1      	mov	r9, r6
    433c:	602b      	str	r3, [r5, #0]
    433e:	e7c2      	b.n	42c6 <_dtoa_r+0x46>
    4340:	4620      	mov	r0, r4
    4342:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    4346:	a91e      	add	r1, sp, #120	; 0x78
    4348:	9100      	str	r1, [sp, #0]
    434a:	a91f      	add	r1, sp, #124	; 0x7c
    434c:	9101      	str	r1, [sp, #4]
    434e:	f001 ffef 	bl	6330 <__d2b>
    4352:	f3c6 550a 	ubfx	r5, r6, #20, #11
    4356:	4683      	mov	fp, r0
    4358:	2d00      	cmp	r5, #0
    435a:	d07e      	beq.n	445a <_dtoa_r+0x1da>
    435c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    4360:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    4364:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    4366:	3d07      	subs	r5, #7
    4368:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    436c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    4370:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    4374:	2300      	movs	r3, #0
    4376:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    437a:	9319      	str	r3, [sp, #100]	; 0x64
    437c:	f240 0300 	movw	r3, #0
    4380:	2200      	movs	r2, #0
    4382:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    4386:	f7fd f991 	bl	16ac <__aeabi_dsub>
    438a:	a34f      	add	r3, pc, #316	; (adr r3, 44c8 <_dtoa_r+0x248>)
    438c:	e9d3 2300 	ldrd	r2, r3, [r3]
    4390:	f7fd fb40 	bl	1a14 <__aeabi_dmul>
    4394:	a34e      	add	r3, pc, #312	; (adr r3, 44d0 <_dtoa_r+0x250>)
    4396:	e9d3 2300 	ldrd	r2, r3, [r3]
    439a:	f7fd f989 	bl	16b0 <__adddf3>
    439e:	e9cd 0108 	strd	r0, r1, [sp, #32]
    43a2:	4628      	mov	r0, r5
    43a4:	f7fd fad0 	bl	1948 <__aeabi_i2d>
    43a8:	a34b      	add	r3, pc, #300	; (adr r3, 44d8 <_dtoa_r+0x258>)
    43aa:	e9d3 2300 	ldrd	r2, r3, [r3]
    43ae:	f7fd fb31 	bl	1a14 <__aeabi_dmul>
    43b2:	4602      	mov	r2, r0
    43b4:	460b      	mov	r3, r1
    43b6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    43ba:	f7fd f979 	bl	16b0 <__adddf3>
    43be:	e9cd 0108 	strd	r0, r1, [sp, #32]
    43c2:	f002 ffef 	bl	73a4 <__aeabi_d2iz>
    43c6:	2200      	movs	r2, #0
    43c8:	2300      	movs	r3, #0
    43ca:	4606      	mov	r6, r0
    43cc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    43d0:	f7fd fd92 	bl	1ef8 <__aeabi_dcmplt>
    43d4:	b140      	cbz	r0, 43e8 <_dtoa_r+0x168>
    43d6:	4630      	mov	r0, r6
    43d8:	f7fd fab6 	bl	1948 <__aeabi_i2d>
    43dc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    43e0:	f7fd fd80 	bl	1ee4 <__aeabi_dcmpeq>
    43e4:	b900      	cbnz	r0, 43e8 <_dtoa_r+0x168>
    43e6:	3e01      	subs	r6, #1
    43e8:	2e16      	cmp	r6, #22
    43ea:	d95b      	bls.n	44a4 <_dtoa_r+0x224>
    43ec:	2301      	movs	r3, #1
    43ee:	9318      	str	r3, [sp, #96]	; 0x60
    43f0:	3f01      	subs	r7, #1
    43f2:	ebb7 0a05 	subs.w	sl, r7, r5
    43f6:	bf42      	ittt	mi
    43f8:	f1ca 0a00 	rsbmi	sl, sl, #0
    43fc:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    4400:	f04f 0a00 	movmi.w	sl, #0
    4404:	d401      	bmi.n	440a <_dtoa_r+0x18a>
    4406:	2200      	movs	r2, #0
    4408:	920f      	str	r2, [sp, #60]	; 0x3c
    440a:	2e00      	cmp	r6, #0
    440c:	f2c0 8371 	blt.w	4af2 <_dtoa_r+0x872>
    4410:	44b2      	add	sl, r6
    4412:	2300      	movs	r3, #0
    4414:	9617      	str	r6, [sp, #92]	; 0x5c
    4416:	9315      	str	r3, [sp, #84]	; 0x54
    4418:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    441a:	2b09      	cmp	r3, #9
    441c:	d862      	bhi.n	44e4 <_dtoa_r+0x264>
    441e:	2b05      	cmp	r3, #5
    4420:	f340 8677 	ble.w	5112 <_dtoa_r+0xe92>
    4424:	982a      	ldr	r0, [sp, #168]	; 0xa8
    4426:	2700      	movs	r7, #0
    4428:	3804      	subs	r0, #4
    442a:	902a      	str	r0, [sp, #168]	; 0xa8
    442c:	992a      	ldr	r1, [sp, #168]	; 0xa8
    442e:	1e8b      	subs	r3, r1, #2
    4430:	2b03      	cmp	r3, #3
    4432:	f200 83dd 	bhi.w	4bf0 <_dtoa_r+0x970>
    4436:	e8df f013 	tbh	[pc, r3, lsl #1]
    443a:	03a5      	.short	0x03a5
    443c:	03d503d8 	.word	0x03d503d8
    4440:	03c4      	.short	0x03c4
    4442:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    4446:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    444a:	2e00      	cmp	r6, #0
    444c:	f47f af64 	bne.w	4318 <_dtoa_r+0x98>
    4450:	f647 401c 	movw	r0, #31772	; 0x7c1c
    4454:	f2c0 0000 	movt	r0, #0
    4458:	e762      	b.n	4320 <_dtoa_r+0xa0>
    445a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    445c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    445e:	18fb      	adds	r3, r7, r3
    4460:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    4464:	1c9d      	adds	r5, r3, #2
    4466:	2d20      	cmp	r5, #32
    4468:	bfdc      	itt	le
    446a:	f1c5 0020 	rsble	r0, r5, #32
    446e:	fa08 f000 	lslle.w	r0, r8, r0
    4472:	dd08      	ble.n	4486 <_dtoa_r+0x206>
    4474:	3b1e      	subs	r3, #30
    4476:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    447a:	fa16 f202 	lsls.w	r2, r6, r2
    447e:	fa28 f303 	lsr.w	r3, r8, r3
    4482:	ea42 0003 	orr.w	r0, r2, r3
    4486:	f7fd fa4f 	bl	1928 <__aeabi_ui2d>
    448a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    448e:	2201      	movs	r2, #1
    4490:	3d03      	subs	r5, #3
    4492:	9219      	str	r2, [sp, #100]	; 0x64
    4494:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    4498:	e770      	b.n	437c <_dtoa_r+0xfc>
    449a:	f647 4018 	movw	r0, #31768	; 0x7c18
    449e:	f2c0 0000 	movt	r0, #0
    44a2:	e72e      	b.n	4302 <_dtoa_r+0x82>
    44a4:	f647 43d0 	movw	r3, #31952	; 0x7cd0
    44a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    44ac:	f2c0 0300 	movt	r3, #0
    44b0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    44b4:	e9d3 2300 	ldrd	r2, r3, [r3]
    44b8:	f7fd fd1e 	bl	1ef8 <__aeabi_dcmplt>
    44bc:	2800      	cmp	r0, #0
    44be:	f040 8320 	bne.w	4b02 <_dtoa_r+0x882>
    44c2:	9018      	str	r0, [sp, #96]	; 0x60
    44c4:	e794      	b.n	43f0 <_dtoa_r+0x170>
    44c6:	bf00      	nop
    44c8:	636f4361 	.word	0x636f4361
    44cc:	3fd287a7 	.word	0x3fd287a7
    44d0:	8b60c8b3 	.word	0x8b60c8b3
    44d4:	3fc68a28 	.word	0x3fc68a28
    44d8:	509f79fb 	.word	0x509f79fb
    44dc:	3fd34413 	.word	0x3fd34413
    44e0:	00007c19 	.word	0x00007c19
    44e4:	2300      	movs	r3, #0
    44e6:	f04f 30ff 	mov.w	r0, #4294967295
    44ea:	461f      	mov	r7, r3
    44ec:	2101      	movs	r1, #1
    44ee:	932a      	str	r3, [sp, #168]	; 0xa8
    44f0:	9011      	str	r0, [sp, #68]	; 0x44
    44f2:	9116      	str	r1, [sp, #88]	; 0x58
    44f4:	9008      	str	r0, [sp, #32]
    44f6:	932b      	str	r3, [sp, #172]	; 0xac
    44f8:	6a65      	ldr	r5, [r4, #36]	; 0x24
    44fa:	2300      	movs	r3, #0
    44fc:	606b      	str	r3, [r5, #4]
    44fe:	4620      	mov	r0, r4
    4500:	6869      	ldr	r1, [r5, #4]
    4502:	f001 fedf 	bl	62c4 <_Balloc>
    4506:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4508:	6028      	str	r0, [r5, #0]
    450a:	681b      	ldr	r3, [r3, #0]
    450c:	9310      	str	r3, [sp, #64]	; 0x40
    450e:	2f00      	cmp	r7, #0
    4510:	f000 815b 	beq.w	47ca <_dtoa_r+0x54a>
    4514:	2e00      	cmp	r6, #0
    4516:	f340 842a 	ble.w	4d6e <_dtoa_r+0xaee>
    451a:	f647 43d0 	movw	r3, #31952	; 0x7cd0
    451e:	f006 020f 	and.w	r2, r6, #15
    4522:	f2c0 0300 	movt	r3, #0
    4526:	1135      	asrs	r5, r6, #4
    4528:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    452c:	f015 0f10 	tst.w	r5, #16
    4530:	e9d3 0100 	ldrd	r0, r1, [r3]
    4534:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    4538:	f000 82e7 	beq.w	4b0a <_dtoa_r+0x88a>
    453c:	f647 53a8 	movw	r3, #32168	; 0x7da8
    4540:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    4544:	f2c0 0300 	movt	r3, #0
    4548:	f005 050f 	and.w	r5, r5, #15
    454c:	f04f 0803 	mov.w	r8, #3
    4550:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    4554:	f7fd fb88 	bl	1c68 <__aeabi_ddiv>
    4558:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    455c:	b1bd      	cbz	r5, 458e <_dtoa_r+0x30e>
    455e:	f647 57a8 	movw	r7, #32168	; 0x7da8
    4562:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    4566:	f2c0 0700 	movt	r7, #0
    456a:	f015 0f01 	tst.w	r5, #1
    456e:	4610      	mov	r0, r2
    4570:	4619      	mov	r1, r3
    4572:	d007      	beq.n	4584 <_dtoa_r+0x304>
    4574:	e9d7 2300 	ldrd	r2, r3, [r7]
    4578:	f108 0801 	add.w	r8, r8, #1
    457c:	f7fd fa4a 	bl	1a14 <__aeabi_dmul>
    4580:	4602      	mov	r2, r0
    4582:	460b      	mov	r3, r1
    4584:	3708      	adds	r7, #8
    4586:	106d      	asrs	r5, r5, #1
    4588:	d1ef      	bne.n	456a <_dtoa_r+0x2ea>
    458a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    458e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    4592:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    4596:	f7fd fb67 	bl	1c68 <__aeabi_ddiv>
    459a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    459e:	9918      	ldr	r1, [sp, #96]	; 0x60
    45a0:	2900      	cmp	r1, #0
    45a2:	f000 80de 	beq.w	4762 <_dtoa_r+0x4e2>
    45a6:	f240 0300 	movw	r3, #0
    45aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    45ae:	2200      	movs	r2, #0
    45b0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    45b4:	f04f 0500 	mov.w	r5, #0
    45b8:	f7fd fc9e 	bl	1ef8 <__aeabi_dcmplt>
    45bc:	b108      	cbz	r0, 45c2 <_dtoa_r+0x342>
    45be:	f04f 0501 	mov.w	r5, #1
    45c2:	9a08      	ldr	r2, [sp, #32]
    45c4:	2a00      	cmp	r2, #0
    45c6:	bfd4      	ite	le
    45c8:	2500      	movle	r5, #0
    45ca:	f005 0501 	andgt.w	r5, r5, #1
    45ce:	2d00      	cmp	r5, #0
    45d0:	f000 80c7 	beq.w	4762 <_dtoa_r+0x4e2>
    45d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    45d6:	2b00      	cmp	r3, #0
    45d8:	f340 80f5 	ble.w	47c6 <_dtoa_r+0x546>
    45dc:	f240 0300 	movw	r3, #0
    45e0:	2200      	movs	r2, #0
    45e2:	f2c4 0324 	movt	r3, #16420	; 0x4024
    45e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    45ea:	f7fd fa13 	bl	1a14 <__aeabi_dmul>
    45ee:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    45f2:	f108 0001 	add.w	r0, r8, #1
    45f6:	1e71      	subs	r1, r6, #1
    45f8:	9112      	str	r1, [sp, #72]	; 0x48
    45fa:	f7fd f9a5 	bl	1948 <__aeabi_i2d>
    45fe:	4602      	mov	r2, r0
    4600:	460b      	mov	r3, r1
    4602:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    4606:	f7fd fa05 	bl	1a14 <__aeabi_dmul>
    460a:	f240 0300 	movw	r3, #0
    460e:	2200      	movs	r2, #0
    4610:	f2c4 031c 	movt	r3, #16412	; 0x401c
    4614:	f7fd f84c 	bl	16b0 <__adddf3>
    4618:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    461c:	4680      	mov	r8, r0
    461e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    4622:	9b16      	ldr	r3, [sp, #88]	; 0x58
    4624:	2b00      	cmp	r3, #0
    4626:	f000 83ad 	beq.w	4d84 <_dtoa_r+0xb04>
    462a:	f647 43d0 	movw	r3, #31952	; 0x7cd0
    462e:	f240 0100 	movw	r1, #0
    4632:	f2c0 0300 	movt	r3, #0
    4636:	2000      	movs	r0, #0
    4638:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    463c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    4640:	f8cd c00c 	str.w	ip, [sp, #12]
    4644:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    4648:	f7fd fb0e 	bl	1c68 <__aeabi_ddiv>
    464c:	4642      	mov	r2, r8
    464e:	464b      	mov	r3, r9
    4650:	9d10      	ldr	r5, [sp, #64]	; 0x40
    4652:	f7fd f82b 	bl	16ac <__aeabi_dsub>
    4656:	4680      	mov	r8, r0
    4658:	4689      	mov	r9, r1
    465a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    465e:	f002 fea1 	bl	73a4 <__aeabi_d2iz>
    4662:	4607      	mov	r7, r0
    4664:	f7fd f970 	bl	1948 <__aeabi_i2d>
    4668:	4602      	mov	r2, r0
    466a:	460b      	mov	r3, r1
    466c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    4670:	f7fd f81c 	bl	16ac <__aeabi_dsub>
    4674:	f107 0330 	add.w	r3, r7, #48	; 0x30
    4678:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    467c:	4640      	mov	r0, r8
    467e:	f805 3b01 	strb.w	r3, [r5], #1
    4682:	4649      	mov	r1, r9
    4684:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    4688:	f7fd fc54 	bl	1f34 <__aeabi_dcmpgt>
    468c:	2800      	cmp	r0, #0
    468e:	f040 8213 	bne.w	4ab8 <_dtoa_r+0x838>
    4692:	f240 0100 	movw	r1, #0
    4696:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    469a:	2000      	movs	r0, #0
    469c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    46a0:	f7fd f804 	bl	16ac <__aeabi_dsub>
    46a4:	4602      	mov	r2, r0
    46a6:	460b      	mov	r3, r1
    46a8:	4640      	mov	r0, r8
    46aa:	4649      	mov	r1, r9
    46ac:	f7fd fc42 	bl	1f34 <__aeabi_dcmpgt>
    46b0:	f8dd c00c 	ldr.w	ip, [sp, #12]
    46b4:	2800      	cmp	r0, #0
    46b6:	f040 83e7 	bne.w	4e88 <_dtoa_r+0xc08>
    46ba:	f1bc 0f01 	cmp.w	ip, #1
    46be:	f340 8082 	ble.w	47c6 <_dtoa_r+0x546>
    46c2:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    46c6:	2701      	movs	r7, #1
    46c8:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    46cc:	961d      	str	r6, [sp, #116]	; 0x74
    46ce:	4666      	mov	r6, ip
    46d0:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    46d4:	940c      	str	r4, [sp, #48]	; 0x30
    46d6:	e010      	b.n	46fa <_dtoa_r+0x47a>
    46d8:	f240 0100 	movw	r1, #0
    46dc:	2000      	movs	r0, #0
    46de:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    46e2:	f7fc ffe3 	bl	16ac <__aeabi_dsub>
    46e6:	4642      	mov	r2, r8
    46e8:	464b      	mov	r3, r9
    46ea:	f7fd fc05 	bl	1ef8 <__aeabi_dcmplt>
    46ee:	2800      	cmp	r0, #0
    46f0:	f040 83c7 	bne.w	4e82 <_dtoa_r+0xc02>
    46f4:	42b7      	cmp	r7, r6
    46f6:	f280 848b 	bge.w	5010 <_dtoa_r+0xd90>
    46fa:	f240 0300 	movw	r3, #0
    46fe:	4640      	mov	r0, r8
    4700:	4649      	mov	r1, r9
    4702:	2200      	movs	r2, #0
    4704:	f2c4 0324 	movt	r3, #16420	; 0x4024
    4708:	3501      	adds	r5, #1
    470a:	f7fd f983 	bl	1a14 <__aeabi_dmul>
    470e:	f240 0300 	movw	r3, #0
    4712:	2200      	movs	r2, #0
    4714:	f2c4 0324 	movt	r3, #16420	; 0x4024
    4718:	4680      	mov	r8, r0
    471a:	4689      	mov	r9, r1
    471c:	4650      	mov	r0, sl
    471e:	4659      	mov	r1, fp
    4720:	f7fd f978 	bl	1a14 <__aeabi_dmul>
    4724:	468b      	mov	fp, r1
    4726:	4682      	mov	sl, r0
    4728:	f002 fe3c 	bl	73a4 <__aeabi_d2iz>
    472c:	4604      	mov	r4, r0
    472e:	f7fd f90b 	bl	1948 <__aeabi_i2d>
    4732:	3430      	adds	r4, #48	; 0x30
    4734:	4602      	mov	r2, r0
    4736:	460b      	mov	r3, r1
    4738:	4650      	mov	r0, sl
    473a:	4659      	mov	r1, fp
    473c:	f7fc ffb6 	bl	16ac <__aeabi_dsub>
    4740:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4742:	464b      	mov	r3, r9
    4744:	55d4      	strb	r4, [r2, r7]
    4746:	4642      	mov	r2, r8
    4748:	3701      	adds	r7, #1
    474a:	4682      	mov	sl, r0
    474c:	468b      	mov	fp, r1
    474e:	f7fd fbd3 	bl	1ef8 <__aeabi_dcmplt>
    4752:	4652      	mov	r2, sl
    4754:	465b      	mov	r3, fp
    4756:	2800      	cmp	r0, #0
    4758:	d0be      	beq.n	46d8 <_dtoa_r+0x458>
    475a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    475e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    4760:	e1aa      	b.n	4ab8 <_dtoa_r+0x838>
    4762:	4640      	mov	r0, r8
    4764:	f7fd f8f0 	bl	1948 <__aeabi_i2d>
    4768:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    476c:	f7fd f952 	bl	1a14 <__aeabi_dmul>
    4770:	f240 0300 	movw	r3, #0
    4774:	2200      	movs	r2, #0
    4776:	f2c4 031c 	movt	r3, #16412	; 0x401c
    477a:	f7fc ff99 	bl	16b0 <__adddf3>
    477e:	9a08      	ldr	r2, [sp, #32]
    4780:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    4784:	4680      	mov	r8, r0
    4786:	46a9      	mov	r9, r5
    4788:	2a00      	cmp	r2, #0
    478a:	f040 82ec 	bne.w	4d66 <_dtoa_r+0xae6>
    478e:	f240 0300 	movw	r3, #0
    4792:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    4796:	2200      	movs	r2, #0
    4798:	f2c4 0314 	movt	r3, #16404	; 0x4014
    479c:	f7fc ff86 	bl	16ac <__aeabi_dsub>
    47a0:	4642      	mov	r2, r8
    47a2:	462b      	mov	r3, r5
    47a4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    47a8:	f7fd fbc4 	bl	1f34 <__aeabi_dcmpgt>
    47ac:	2800      	cmp	r0, #0
    47ae:	f040 824a 	bne.w	4c46 <_dtoa_r+0x9c6>
    47b2:	4642      	mov	r2, r8
    47b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    47b8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    47bc:	f7fd fb9c 	bl	1ef8 <__aeabi_dcmplt>
    47c0:	2800      	cmp	r0, #0
    47c2:	f040 81d5 	bne.w	4b70 <_dtoa_r+0x8f0>
    47c6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    47ca:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    47cc:	ea6f 0703 	mvn.w	r7, r3
    47d0:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    47d4:	2e0e      	cmp	r6, #14
    47d6:	bfcc      	ite	gt
    47d8:	2700      	movgt	r7, #0
    47da:	f007 0701 	andle.w	r7, r7, #1
    47de:	2f00      	cmp	r7, #0
    47e0:	f000 80b7 	beq.w	4952 <_dtoa_r+0x6d2>
    47e4:	982b      	ldr	r0, [sp, #172]	; 0xac
    47e6:	f647 43d0 	movw	r3, #31952	; 0x7cd0
    47ea:	f2c0 0300 	movt	r3, #0
    47ee:	9908      	ldr	r1, [sp, #32]
    47f0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    47f4:	0fc2      	lsrs	r2, r0, #31
    47f6:	2900      	cmp	r1, #0
    47f8:	bfcc      	ite	gt
    47fa:	2200      	movgt	r2, #0
    47fc:	f002 0201 	andle.w	r2, r2, #1
    4800:	e9d3 0100 	ldrd	r0, r1, [r3]
    4804:	e9cd 0104 	strd	r0, r1, [sp, #16]
    4808:	2a00      	cmp	r2, #0
    480a:	f040 81a0 	bne.w	4b4e <_dtoa_r+0x8ce>
    480e:	4602      	mov	r2, r0
    4810:	460b      	mov	r3, r1
    4812:	4640      	mov	r0, r8
    4814:	4649      	mov	r1, r9
    4816:	f7fd fa27 	bl	1c68 <__aeabi_ddiv>
    481a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    481c:	f002 fdc2 	bl	73a4 <__aeabi_d2iz>
    4820:	4682      	mov	sl, r0
    4822:	f7fd f891 	bl	1948 <__aeabi_i2d>
    4826:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    482a:	f7fd f8f3 	bl	1a14 <__aeabi_dmul>
    482e:	4602      	mov	r2, r0
    4830:	460b      	mov	r3, r1
    4832:	4640      	mov	r0, r8
    4834:	4649      	mov	r1, r9
    4836:	f7fc ff39 	bl	16ac <__aeabi_dsub>
    483a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    483e:	f805 3b01 	strb.w	r3, [r5], #1
    4842:	9a08      	ldr	r2, [sp, #32]
    4844:	2a01      	cmp	r2, #1
    4846:	4680      	mov	r8, r0
    4848:	4689      	mov	r9, r1
    484a:	d052      	beq.n	48f2 <_dtoa_r+0x672>
    484c:	f240 0300 	movw	r3, #0
    4850:	2200      	movs	r2, #0
    4852:	f2c4 0324 	movt	r3, #16420	; 0x4024
    4856:	f7fd f8dd 	bl	1a14 <__aeabi_dmul>
    485a:	2200      	movs	r2, #0
    485c:	2300      	movs	r3, #0
    485e:	e9cd 0106 	strd	r0, r1, [sp, #24]
    4862:	f7fd fb3f 	bl	1ee4 <__aeabi_dcmpeq>
    4866:	2800      	cmp	r0, #0
    4868:	f040 81eb 	bne.w	4c42 <_dtoa_r+0x9c2>
    486c:	9810      	ldr	r0, [sp, #64]	; 0x40
    486e:	f04f 0801 	mov.w	r8, #1
    4872:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    4876:	46a3      	mov	fp, r4
    4878:	1c87      	adds	r7, r0, #2
    487a:	960f      	str	r6, [sp, #60]	; 0x3c
    487c:	f8dd 9020 	ldr.w	r9, [sp, #32]
    4880:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    4884:	e00a      	b.n	489c <_dtoa_r+0x61c>
    4886:	f7fd f8c5 	bl	1a14 <__aeabi_dmul>
    488a:	2200      	movs	r2, #0
    488c:	2300      	movs	r3, #0
    488e:	4604      	mov	r4, r0
    4890:	460d      	mov	r5, r1
    4892:	f7fd fb27 	bl	1ee4 <__aeabi_dcmpeq>
    4896:	2800      	cmp	r0, #0
    4898:	f040 81ce 	bne.w	4c38 <_dtoa_r+0x9b8>
    489c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    48a0:	4620      	mov	r0, r4
    48a2:	4629      	mov	r1, r5
    48a4:	f108 0801 	add.w	r8, r8, #1
    48a8:	f7fd f9de 	bl	1c68 <__aeabi_ddiv>
    48ac:	463e      	mov	r6, r7
    48ae:	f002 fd79 	bl	73a4 <__aeabi_d2iz>
    48b2:	4682      	mov	sl, r0
    48b4:	f7fd f848 	bl	1948 <__aeabi_i2d>
    48b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    48bc:	f7fd f8aa 	bl	1a14 <__aeabi_dmul>
    48c0:	4602      	mov	r2, r0
    48c2:	460b      	mov	r3, r1
    48c4:	4620      	mov	r0, r4
    48c6:	4629      	mov	r1, r5
    48c8:	f7fc fef0 	bl	16ac <__aeabi_dsub>
    48cc:	2200      	movs	r2, #0
    48ce:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    48d2:	f807 cc01 	strb.w	ip, [r7, #-1]
    48d6:	3701      	adds	r7, #1
    48d8:	45c1      	cmp	r9, r8
    48da:	f240 0300 	movw	r3, #0
    48de:	f2c4 0324 	movt	r3, #16420	; 0x4024
    48e2:	d1d0      	bne.n	4886 <_dtoa_r+0x606>
    48e4:	4635      	mov	r5, r6
    48e6:	465c      	mov	r4, fp
    48e8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    48ea:	4680      	mov	r8, r0
    48ec:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    48f0:	4689      	mov	r9, r1
    48f2:	4642      	mov	r2, r8
    48f4:	464b      	mov	r3, r9
    48f6:	4640      	mov	r0, r8
    48f8:	4649      	mov	r1, r9
    48fa:	f7fc fed9 	bl	16b0 <__adddf3>
    48fe:	4680      	mov	r8, r0
    4900:	4689      	mov	r9, r1
    4902:	4642      	mov	r2, r8
    4904:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    4908:	464b      	mov	r3, r9
    490a:	f7fd faf5 	bl	1ef8 <__aeabi_dcmplt>
    490e:	b960      	cbnz	r0, 492a <_dtoa_r+0x6aa>
    4910:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    4914:	4642      	mov	r2, r8
    4916:	464b      	mov	r3, r9
    4918:	f7fd fae4 	bl	1ee4 <__aeabi_dcmpeq>
    491c:	2800      	cmp	r0, #0
    491e:	f000 8190 	beq.w	4c42 <_dtoa_r+0x9c2>
    4922:	f01a 0f01 	tst.w	sl, #1
    4926:	f000 818c 	beq.w	4c42 <_dtoa_r+0x9c2>
    492a:	9910      	ldr	r1, [sp, #64]	; 0x40
    492c:	e000      	b.n	4930 <_dtoa_r+0x6b0>
    492e:	461d      	mov	r5, r3
    4930:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    4934:	1e6b      	subs	r3, r5, #1
    4936:	2a39      	cmp	r2, #57	; 0x39
    4938:	f040 8367 	bne.w	500a <_dtoa_r+0xd8a>
    493c:	428b      	cmp	r3, r1
    493e:	d1f6      	bne.n	492e <_dtoa_r+0x6ae>
    4940:	9910      	ldr	r1, [sp, #64]	; 0x40
    4942:	2330      	movs	r3, #48	; 0x30
    4944:	3601      	adds	r6, #1
    4946:	2231      	movs	r2, #49	; 0x31
    4948:	700b      	strb	r3, [r1, #0]
    494a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    494c:	701a      	strb	r2, [r3, #0]
    494e:	9612      	str	r6, [sp, #72]	; 0x48
    4950:	e0b2      	b.n	4ab8 <_dtoa_r+0x838>
    4952:	9a16      	ldr	r2, [sp, #88]	; 0x58
    4954:	2a00      	cmp	r2, #0
    4956:	f040 80df 	bne.w	4b18 <_dtoa_r+0x898>
    495a:	9f15      	ldr	r7, [sp, #84]	; 0x54
    495c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    495e:	920c      	str	r2, [sp, #48]	; 0x30
    4960:	2d00      	cmp	r5, #0
    4962:	bfd4      	ite	le
    4964:	2300      	movle	r3, #0
    4966:	2301      	movgt	r3, #1
    4968:	f1ba 0f00 	cmp.w	sl, #0
    496c:	bfd4      	ite	le
    496e:	2300      	movle	r3, #0
    4970:	f003 0301 	andgt.w	r3, r3, #1
    4974:	b14b      	cbz	r3, 498a <_dtoa_r+0x70a>
    4976:	45aa      	cmp	sl, r5
    4978:	bfb4      	ite	lt
    497a:	4653      	movlt	r3, sl
    497c:	462b      	movge	r3, r5
    497e:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4980:	ebc3 0a0a 	rsb	sl, r3, sl
    4984:	1aed      	subs	r5, r5, r3
    4986:	1ac0      	subs	r0, r0, r3
    4988:	900f      	str	r0, [sp, #60]	; 0x3c
    498a:	9915      	ldr	r1, [sp, #84]	; 0x54
    498c:	2900      	cmp	r1, #0
    498e:	dd1c      	ble.n	49ca <_dtoa_r+0x74a>
    4990:	9a16      	ldr	r2, [sp, #88]	; 0x58
    4992:	2a00      	cmp	r2, #0
    4994:	f000 82e9 	beq.w	4f6a <_dtoa_r+0xcea>
    4998:	2f00      	cmp	r7, #0
    499a:	dd12      	ble.n	49c2 <_dtoa_r+0x742>
    499c:	990c      	ldr	r1, [sp, #48]	; 0x30
    499e:	463a      	mov	r2, r7
    49a0:	4620      	mov	r0, r4
    49a2:	f001 feef 	bl	6784 <__pow5mult>
    49a6:	465a      	mov	r2, fp
    49a8:	900c      	str	r0, [sp, #48]	; 0x30
    49aa:	4620      	mov	r0, r4
    49ac:	990c      	ldr	r1, [sp, #48]	; 0x30
    49ae:	f001 fe01 	bl	65b4 <__multiply>
    49b2:	4659      	mov	r1, fp
    49b4:	4603      	mov	r3, r0
    49b6:	4620      	mov	r0, r4
    49b8:	9303      	str	r3, [sp, #12]
    49ba:	f001 fc67 	bl	628c <_Bfree>
    49be:	9b03      	ldr	r3, [sp, #12]
    49c0:	469b      	mov	fp, r3
    49c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
    49c4:	1bda      	subs	r2, r3, r7
    49c6:	f040 8311 	bne.w	4fec <_dtoa_r+0xd6c>
    49ca:	2101      	movs	r1, #1
    49cc:	4620      	mov	r0, r4
    49ce:	f001 fe8b 	bl	66e8 <__i2b>
    49d2:	9006      	str	r0, [sp, #24]
    49d4:	9817      	ldr	r0, [sp, #92]	; 0x5c
    49d6:	2800      	cmp	r0, #0
    49d8:	dd05      	ble.n	49e6 <_dtoa_r+0x766>
    49da:	9906      	ldr	r1, [sp, #24]
    49dc:	4620      	mov	r0, r4
    49de:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    49e0:	f001 fed0 	bl	6784 <__pow5mult>
    49e4:	9006      	str	r0, [sp, #24]
    49e6:	992a      	ldr	r1, [sp, #168]	; 0xa8
    49e8:	2901      	cmp	r1, #1
    49ea:	f340 810a 	ble.w	4c02 <_dtoa_r+0x982>
    49ee:	2700      	movs	r7, #0
    49f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    49f2:	2b00      	cmp	r3, #0
    49f4:	f040 8261 	bne.w	4eba <_dtoa_r+0xc3a>
    49f8:	2301      	movs	r3, #1
    49fa:	4453      	add	r3, sl
    49fc:	f013 031f 	ands.w	r3, r3, #31
    4a00:	f040 812a 	bne.w	4c58 <_dtoa_r+0x9d8>
    4a04:	231c      	movs	r3, #28
    4a06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    4a08:	449a      	add	sl, r3
    4a0a:	18ed      	adds	r5, r5, r3
    4a0c:	18d2      	adds	r2, r2, r3
    4a0e:	920f      	str	r2, [sp, #60]	; 0x3c
    4a10:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4a12:	2b00      	cmp	r3, #0
    4a14:	dd05      	ble.n	4a22 <_dtoa_r+0x7a2>
    4a16:	4659      	mov	r1, fp
    4a18:	461a      	mov	r2, r3
    4a1a:	4620      	mov	r0, r4
    4a1c:	f001 fd6c 	bl	64f8 <__lshift>
    4a20:	4683      	mov	fp, r0
    4a22:	f1ba 0f00 	cmp.w	sl, #0
    4a26:	dd05      	ble.n	4a34 <_dtoa_r+0x7b4>
    4a28:	9906      	ldr	r1, [sp, #24]
    4a2a:	4652      	mov	r2, sl
    4a2c:	4620      	mov	r0, r4
    4a2e:	f001 fd63 	bl	64f8 <__lshift>
    4a32:	9006      	str	r0, [sp, #24]
    4a34:	9818      	ldr	r0, [sp, #96]	; 0x60
    4a36:	2800      	cmp	r0, #0
    4a38:	f040 8229 	bne.w	4e8e <_dtoa_r+0xc0e>
    4a3c:	982a      	ldr	r0, [sp, #168]	; 0xa8
    4a3e:	9908      	ldr	r1, [sp, #32]
    4a40:	2802      	cmp	r0, #2
    4a42:	bfd4      	ite	le
    4a44:	2300      	movle	r3, #0
    4a46:	2301      	movgt	r3, #1
    4a48:	2900      	cmp	r1, #0
    4a4a:	bfcc      	ite	gt
    4a4c:	2300      	movgt	r3, #0
    4a4e:	f003 0301 	andle.w	r3, r3, #1
    4a52:	2b00      	cmp	r3, #0
    4a54:	f000 810c 	beq.w	4c70 <_dtoa_r+0x9f0>
    4a58:	2900      	cmp	r1, #0
    4a5a:	f040 808c 	bne.w	4b76 <_dtoa_r+0x8f6>
    4a5e:	2205      	movs	r2, #5
    4a60:	9906      	ldr	r1, [sp, #24]
    4a62:	9b08      	ldr	r3, [sp, #32]
    4a64:	4620      	mov	r0, r4
    4a66:	f001 fe49 	bl	66fc <__multadd>
    4a6a:	9006      	str	r0, [sp, #24]
    4a6c:	4658      	mov	r0, fp
    4a6e:	9906      	ldr	r1, [sp, #24]
    4a70:	f001 fad2 	bl	6018 <__mcmp>
    4a74:	2800      	cmp	r0, #0
    4a76:	dd7e      	ble.n	4b76 <_dtoa_r+0x8f6>
    4a78:	9d10      	ldr	r5, [sp, #64]	; 0x40
    4a7a:	3601      	adds	r6, #1
    4a7c:	2700      	movs	r7, #0
    4a7e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    4a82:	2331      	movs	r3, #49	; 0x31
    4a84:	f805 3b01 	strb.w	r3, [r5], #1
    4a88:	9906      	ldr	r1, [sp, #24]
    4a8a:	4620      	mov	r0, r4
    4a8c:	f001 fbfe 	bl	628c <_Bfree>
    4a90:	f1ba 0f00 	cmp.w	sl, #0
    4a94:	f000 80d5 	beq.w	4c42 <_dtoa_r+0x9c2>
    4a98:	1e3b      	subs	r3, r7, #0
    4a9a:	bf18      	it	ne
    4a9c:	2301      	movne	r3, #1
    4a9e:	4557      	cmp	r7, sl
    4aa0:	bf0c      	ite	eq
    4aa2:	2300      	moveq	r3, #0
    4aa4:	f003 0301 	andne.w	r3, r3, #1
    4aa8:	2b00      	cmp	r3, #0
    4aaa:	f040 80d0 	bne.w	4c4e <_dtoa_r+0x9ce>
    4aae:	4651      	mov	r1, sl
    4ab0:	4620      	mov	r0, r4
    4ab2:	f001 fbeb 	bl	628c <_Bfree>
    4ab6:	9612      	str	r6, [sp, #72]	; 0x48
    4ab8:	4620      	mov	r0, r4
    4aba:	4659      	mov	r1, fp
    4abc:	f001 fbe6 	bl	628c <_Bfree>
    4ac0:	9a12      	ldr	r2, [sp, #72]	; 0x48
    4ac2:	1c53      	adds	r3, r2, #1
    4ac4:	2200      	movs	r2, #0
    4ac6:	702a      	strb	r2, [r5, #0]
    4ac8:	982c      	ldr	r0, [sp, #176]	; 0xb0
    4aca:	992e      	ldr	r1, [sp, #184]	; 0xb8
    4acc:	6003      	str	r3, [r0, #0]
    4ace:	2900      	cmp	r1, #0
    4ad0:	f000 81d4 	beq.w	4e7c <_dtoa_r+0xbfc>
    4ad4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    4ad6:	9810      	ldr	r0, [sp, #64]	; 0x40
    4ad8:	6015      	str	r5, [r2, #0]
    4ada:	e412      	b.n	4302 <_dtoa_r+0x82>
    4adc:	2010      	movs	r0, #16
    4ade:	f7fd fa83 	bl	1fe8 <malloc>
    4ae2:	60c6      	str	r6, [r0, #12]
    4ae4:	6046      	str	r6, [r0, #4]
    4ae6:	6086      	str	r6, [r0, #8]
    4ae8:	6006      	str	r6, [r0, #0]
    4aea:	4606      	mov	r6, r0
    4aec:	6260      	str	r0, [r4, #36]	; 0x24
    4aee:	f7ff bbd2 	b.w	4296 <_dtoa_r+0x16>
    4af2:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4af4:	4271      	negs	r1, r6
    4af6:	2200      	movs	r2, #0
    4af8:	9115      	str	r1, [sp, #84]	; 0x54
    4afa:	1b80      	subs	r0, r0, r6
    4afc:	9217      	str	r2, [sp, #92]	; 0x5c
    4afe:	900f      	str	r0, [sp, #60]	; 0x3c
    4b00:	e48a      	b.n	4418 <_dtoa_r+0x198>
    4b02:	2100      	movs	r1, #0
    4b04:	3e01      	subs	r6, #1
    4b06:	9118      	str	r1, [sp, #96]	; 0x60
    4b08:	e472      	b.n	43f0 <_dtoa_r+0x170>
    4b0a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    4b0e:	f04f 0802 	mov.w	r8, #2
    4b12:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    4b16:	e521      	b.n	455c <_dtoa_r+0x2dc>
    4b18:	982a      	ldr	r0, [sp, #168]	; 0xa8
    4b1a:	2801      	cmp	r0, #1
    4b1c:	f340 826c 	ble.w	4ff8 <_dtoa_r+0xd78>
    4b20:	9a08      	ldr	r2, [sp, #32]
    4b22:	9815      	ldr	r0, [sp, #84]	; 0x54
    4b24:	1e53      	subs	r3, r2, #1
    4b26:	4298      	cmp	r0, r3
    4b28:	f2c0 8258 	blt.w	4fdc <_dtoa_r+0xd5c>
    4b2c:	1ac7      	subs	r7, r0, r3
    4b2e:	9b08      	ldr	r3, [sp, #32]
    4b30:	2b00      	cmp	r3, #0
    4b32:	bfa8      	it	ge
    4b34:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    4b36:	f2c0 8273 	blt.w	5020 <_dtoa_r+0xda0>
    4b3a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    4b3c:	4620      	mov	r0, r4
    4b3e:	2101      	movs	r1, #1
    4b40:	449a      	add	sl, r3
    4b42:	18d2      	adds	r2, r2, r3
    4b44:	920f      	str	r2, [sp, #60]	; 0x3c
    4b46:	f001 fdcf 	bl	66e8 <__i2b>
    4b4a:	900c      	str	r0, [sp, #48]	; 0x30
    4b4c:	e708      	b.n	4960 <_dtoa_r+0x6e0>
    4b4e:	9b08      	ldr	r3, [sp, #32]
    4b50:	b973      	cbnz	r3, 4b70 <_dtoa_r+0x8f0>
    4b52:	f240 0300 	movw	r3, #0
    4b56:	2200      	movs	r2, #0
    4b58:	f2c4 0314 	movt	r3, #16404	; 0x4014
    4b5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    4b60:	f7fc ff58 	bl	1a14 <__aeabi_dmul>
    4b64:	4642      	mov	r2, r8
    4b66:	464b      	mov	r3, r9
    4b68:	f7fd f9da 	bl	1f20 <__aeabi_dcmpge>
    4b6c:	2800      	cmp	r0, #0
    4b6e:	d06a      	beq.n	4c46 <_dtoa_r+0x9c6>
    4b70:	2200      	movs	r2, #0
    4b72:	9206      	str	r2, [sp, #24]
    4b74:	920c      	str	r2, [sp, #48]	; 0x30
    4b76:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    4b78:	2700      	movs	r7, #0
    4b7a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    4b7e:	43de      	mvns	r6, r3
    4b80:	9d10      	ldr	r5, [sp, #64]	; 0x40
    4b82:	e781      	b.n	4a88 <_dtoa_r+0x808>
    4b84:	2100      	movs	r1, #0
    4b86:	9116      	str	r1, [sp, #88]	; 0x58
    4b88:	982b      	ldr	r0, [sp, #172]	; 0xac
    4b8a:	2800      	cmp	r0, #0
    4b8c:	f340 819f 	ble.w	4ece <_dtoa_r+0xc4e>
    4b90:	982b      	ldr	r0, [sp, #172]	; 0xac
    4b92:	4601      	mov	r1, r0
    4b94:	9011      	str	r0, [sp, #68]	; 0x44
    4b96:	9008      	str	r0, [sp, #32]
    4b98:	6a65      	ldr	r5, [r4, #36]	; 0x24
    4b9a:	2200      	movs	r2, #0
    4b9c:	2917      	cmp	r1, #23
    4b9e:	606a      	str	r2, [r5, #4]
    4ba0:	f240 82ab 	bls.w	50fa <_dtoa_r+0xe7a>
    4ba4:	2304      	movs	r3, #4
    4ba6:	005b      	lsls	r3, r3, #1
    4ba8:	3201      	adds	r2, #1
    4baa:	f103 0014 	add.w	r0, r3, #20
    4bae:	4288      	cmp	r0, r1
    4bb0:	d9f9      	bls.n	4ba6 <_dtoa_r+0x926>
    4bb2:	9b08      	ldr	r3, [sp, #32]
    4bb4:	606a      	str	r2, [r5, #4]
    4bb6:	2b0e      	cmp	r3, #14
    4bb8:	bf8c      	ite	hi
    4bba:	2700      	movhi	r7, #0
    4bbc:	f007 0701 	andls.w	r7, r7, #1
    4bc0:	e49d      	b.n	44fe <_dtoa_r+0x27e>
    4bc2:	2201      	movs	r2, #1
    4bc4:	9216      	str	r2, [sp, #88]	; 0x58
    4bc6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    4bc8:	18f3      	adds	r3, r6, r3
    4bca:	9311      	str	r3, [sp, #68]	; 0x44
    4bcc:	1c59      	adds	r1, r3, #1
    4bce:	2900      	cmp	r1, #0
    4bd0:	bfc8      	it	gt
    4bd2:	9108      	strgt	r1, [sp, #32]
    4bd4:	dce0      	bgt.n	4b98 <_dtoa_r+0x918>
    4bd6:	290e      	cmp	r1, #14
    4bd8:	bf8c      	ite	hi
    4bda:	2700      	movhi	r7, #0
    4bdc:	f007 0701 	andls.w	r7, r7, #1
    4be0:	9108      	str	r1, [sp, #32]
    4be2:	e489      	b.n	44f8 <_dtoa_r+0x278>
    4be4:	2301      	movs	r3, #1
    4be6:	9316      	str	r3, [sp, #88]	; 0x58
    4be8:	e7ce      	b.n	4b88 <_dtoa_r+0x908>
    4bea:	2200      	movs	r2, #0
    4bec:	9216      	str	r2, [sp, #88]	; 0x58
    4bee:	e7ea      	b.n	4bc6 <_dtoa_r+0x946>
    4bf0:	f04f 33ff 	mov.w	r3, #4294967295
    4bf4:	2700      	movs	r7, #0
    4bf6:	2001      	movs	r0, #1
    4bf8:	9311      	str	r3, [sp, #68]	; 0x44
    4bfa:	9016      	str	r0, [sp, #88]	; 0x58
    4bfc:	9308      	str	r3, [sp, #32]
    4bfe:	972b      	str	r7, [sp, #172]	; 0xac
    4c00:	e47a      	b.n	44f8 <_dtoa_r+0x278>
    4c02:	f1b8 0f00 	cmp.w	r8, #0
    4c06:	f47f aef2 	bne.w	49ee <_dtoa_r+0x76e>
    4c0a:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    4c0e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    4c12:	2b00      	cmp	r3, #0
    4c14:	f47f aeeb 	bne.w	49ee <_dtoa_r+0x76e>
    4c18:	f240 0300 	movw	r3, #0
    4c1c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    4c20:	ea09 0303 	and.w	r3, r9, r3
    4c24:	2b00      	cmp	r3, #0
    4c26:	f43f aee2 	beq.w	49ee <_dtoa_r+0x76e>
    4c2a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    4c2c:	f10a 0a01 	add.w	sl, sl, #1
    4c30:	2701      	movs	r7, #1
    4c32:	3201      	adds	r2, #1
    4c34:	920f      	str	r2, [sp, #60]	; 0x3c
    4c36:	e6db      	b.n	49f0 <_dtoa_r+0x770>
    4c38:	4635      	mov	r5, r6
    4c3a:	465c      	mov	r4, fp
    4c3c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    4c3e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    4c42:	9612      	str	r6, [sp, #72]	; 0x48
    4c44:	e738      	b.n	4ab8 <_dtoa_r+0x838>
    4c46:	2000      	movs	r0, #0
    4c48:	9006      	str	r0, [sp, #24]
    4c4a:	900c      	str	r0, [sp, #48]	; 0x30
    4c4c:	e714      	b.n	4a78 <_dtoa_r+0x7f8>
    4c4e:	4639      	mov	r1, r7
    4c50:	4620      	mov	r0, r4
    4c52:	f001 fb1b 	bl	628c <_Bfree>
    4c56:	e72a      	b.n	4aae <_dtoa_r+0x82e>
    4c58:	f1c3 0320 	rsb	r3, r3, #32
    4c5c:	2b04      	cmp	r3, #4
    4c5e:	f340 8254 	ble.w	510a <_dtoa_r+0xe8a>
    4c62:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4c64:	3b04      	subs	r3, #4
    4c66:	449a      	add	sl, r3
    4c68:	18ed      	adds	r5, r5, r3
    4c6a:	18c9      	adds	r1, r1, r3
    4c6c:	910f      	str	r1, [sp, #60]	; 0x3c
    4c6e:	e6cf      	b.n	4a10 <_dtoa_r+0x790>
    4c70:	9916      	ldr	r1, [sp, #88]	; 0x58
    4c72:	2900      	cmp	r1, #0
    4c74:	f000 8131 	beq.w	4eda <_dtoa_r+0xc5a>
    4c78:	2d00      	cmp	r5, #0
    4c7a:	dd05      	ble.n	4c88 <_dtoa_r+0xa08>
    4c7c:	990c      	ldr	r1, [sp, #48]	; 0x30
    4c7e:	462a      	mov	r2, r5
    4c80:	4620      	mov	r0, r4
    4c82:	f001 fc39 	bl	64f8 <__lshift>
    4c86:	900c      	str	r0, [sp, #48]	; 0x30
    4c88:	2f00      	cmp	r7, #0
    4c8a:	f040 81ea 	bne.w	5062 <_dtoa_r+0xde2>
    4c8e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    4c92:	9d10      	ldr	r5, [sp, #64]	; 0x40
    4c94:	2301      	movs	r3, #1
    4c96:	f008 0001 	and.w	r0, r8, #1
    4c9a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    4c9c:	9011      	str	r0, [sp, #68]	; 0x44
    4c9e:	950f      	str	r5, [sp, #60]	; 0x3c
    4ca0:	461d      	mov	r5, r3
    4ca2:	960c      	str	r6, [sp, #48]	; 0x30
    4ca4:	9906      	ldr	r1, [sp, #24]
    4ca6:	4658      	mov	r0, fp
    4ca8:	f7ff fa5a 	bl	4160 <quorem>
    4cac:	4639      	mov	r1, r7
    4cae:	3030      	adds	r0, #48	; 0x30
    4cb0:	900b      	str	r0, [sp, #44]	; 0x2c
    4cb2:	4658      	mov	r0, fp
    4cb4:	f001 f9b0 	bl	6018 <__mcmp>
    4cb8:	9906      	ldr	r1, [sp, #24]
    4cba:	4652      	mov	r2, sl
    4cbc:	4606      	mov	r6, r0
    4cbe:	4620      	mov	r0, r4
    4cc0:	f001 fb9e 	bl	6400 <__mdiff>
    4cc4:	68c3      	ldr	r3, [r0, #12]
    4cc6:	4680      	mov	r8, r0
    4cc8:	2b00      	cmp	r3, #0
    4cca:	d03d      	beq.n	4d48 <_dtoa_r+0xac8>
    4ccc:	f04f 0901 	mov.w	r9, #1
    4cd0:	4641      	mov	r1, r8
    4cd2:	4620      	mov	r0, r4
    4cd4:	f001 fada 	bl	628c <_Bfree>
    4cd8:	992a      	ldr	r1, [sp, #168]	; 0xa8
    4cda:	ea59 0101 	orrs.w	r1, r9, r1
    4cde:	d103      	bne.n	4ce8 <_dtoa_r+0xa68>
    4ce0:	9a11      	ldr	r2, [sp, #68]	; 0x44
    4ce2:	2a00      	cmp	r2, #0
    4ce4:	f000 81eb 	beq.w	50be <_dtoa_r+0xe3e>
    4ce8:	2e00      	cmp	r6, #0
    4cea:	f2c0 819e 	blt.w	502a <_dtoa_r+0xdaa>
    4cee:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    4cf0:	4332      	orrs	r2, r6
    4cf2:	d103      	bne.n	4cfc <_dtoa_r+0xa7c>
    4cf4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    4cf6:	2b00      	cmp	r3, #0
    4cf8:	f000 8197 	beq.w	502a <_dtoa_r+0xdaa>
    4cfc:	f1b9 0f00 	cmp.w	r9, #0
    4d00:	f300 81ce 	bgt.w	50a0 <_dtoa_r+0xe20>
    4d04:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4d06:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4d08:	f801 2b01 	strb.w	r2, [r1], #1
    4d0c:	9b08      	ldr	r3, [sp, #32]
    4d0e:	910f      	str	r1, [sp, #60]	; 0x3c
    4d10:	429d      	cmp	r5, r3
    4d12:	f000 81c2 	beq.w	509a <_dtoa_r+0xe1a>
    4d16:	4659      	mov	r1, fp
    4d18:	220a      	movs	r2, #10
    4d1a:	2300      	movs	r3, #0
    4d1c:	4620      	mov	r0, r4
    4d1e:	f001 fced 	bl	66fc <__multadd>
    4d22:	4557      	cmp	r7, sl
    4d24:	4639      	mov	r1, r7
    4d26:	4683      	mov	fp, r0
    4d28:	d014      	beq.n	4d54 <_dtoa_r+0xad4>
    4d2a:	220a      	movs	r2, #10
    4d2c:	2300      	movs	r3, #0
    4d2e:	4620      	mov	r0, r4
    4d30:	3501      	adds	r5, #1
    4d32:	f001 fce3 	bl	66fc <__multadd>
    4d36:	4651      	mov	r1, sl
    4d38:	220a      	movs	r2, #10
    4d3a:	2300      	movs	r3, #0
    4d3c:	4607      	mov	r7, r0
    4d3e:	4620      	mov	r0, r4
    4d40:	f001 fcdc 	bl	66fc <__multadd>
    4d44:	4682      	mov	sl, r0
    4d46:	e7ad      	b.n	4ca4 <_dtoa_r+0xa24>
    4d48:	4658      	mov	r0, fp
    4d4a:	4641      	mov	r1, r8
    4d4c:	f001 f964 	bl	6018 <__mcmp>
    4d50:	4681      	mov	r9, r0
    4d52:	e7bd      	b.n	4cd0 <_dtoa_r+0xa50>
    4d54:	4620      	mov	r0, r4
    4d56:	220a      	movs	r2, #10
    4d58:	2300      	movs	r3, #0
    4d5a:	3501      	adds	r5, #1
    4d5c:	f001 fcce 	bl	66fc <__multadd>
    4d60:	4607      	mov	r7, r0
    4d62:	4682      	mov	sl, r0
    4d64:	e79e      	b.n	4ca4 <_dtoa_r+0xa24>
    4d66:	9612      	str	r6, [sp, #72]	; 0x48
    4d68:	f8dd c020 	ldr.w	ip, [sp, #32]
    4d6c:	e459      	b.n	4622 <_dtoa_r+0x3a2>
    4d6e:	4275      	negs	r5, r6
    4d70:	2d00      	cmp	r5, #0
    4d72:	f040 8101 	bne.w	4f78 <_dtoa_r+0xcf8>
    4d76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    4d7a:	f04f 0802 	mov.w	r8, #2
    4d7e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    4d82:	e40c      	b.n	459e <_dtoa_r+0x31e>
    4d84:	f647 41d0 	movw	r1, #31952	; 0x7cd0
    4d88:	4642      	mov	r2, r8
    4d8a:	f2c0 0100 	movt	r1, #0
    4d8e:	464b      	mov	r3, r9
    4d90:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    4d94:	f8cd c00c 	str.w	ip, [sp, #12]
    4d98:	9d10      	ldr	r5, [sp, #64]	; 0x40
    4d9a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    4d9e:	f7fc fe39 	bl	1a14 <__aeabi_dmul>
    4da2:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    4da6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    4daa:	f002 fafb 	bl	73a4 <__aeabi_d2iz>
    4dae:	4607      	mov	r7, r0
    4db0:	f7fc fdca 	bl	1948 <__aeabi_i2d>
    4db4:	460b      	mov	r3, r1
    4db6:	4602      	mov	r2, r0
    4db8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    4dbc:	f7fc fc76 	bl	16ac <__aeabi_dsub>
    4dc0:	f107 0330 	add.w	r3, r7, #48	; 0x30
    4dc4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    4dc8:	f805 3b01 	strb.w	r3, [r5], #1
    4dcc:	f8dd c00c 	ldr.w	ip, [sp, #12]
    4dd0:	f1bc 0f01 	cmp.w	ip, #1
    4dd4:	d029      	beq.n	4e2a <_dtoa_r+0xbaa>
    4dd6:	46d1      	mov	r9, sl
    4dd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    4ddc:	46b2      	mov	sl, r6
    4dde:	9e10      	ldr	r6, [sp, #64]	; 0x40
    4de0:	951c      	str	r5, [sp, #112]	; 0x70
    4de2:	2701      	movs	r7, #1
    4de4:	4665      	mov	r5, ip
    4de6:	46a0      	mov	r8, r4
    4de8:	f240 0300 	movw	r3, #0
    4dec:	2200      	movs	r2, #0
    4dee:	f2c4 0324 	movt	r3, #16420	; 0x4024
    4df2:	f7fc fe0f 	bl	1a14 <__aeabi_dmul>
    4df6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    4dfa:	f002 fad3 	bl	73a4 <__aeabi_d2iz>
    4dfe:	4604      	mov	r4, r0
    4e00:	f7fc fda2 	bl	1948 <__aeabi_i2d>
    4e04:	3430      	adds	r4, #48	; 0x30
    4e06:	4602      	mov	r2, r0
    4e08:	460b      	mov	r3, r1
    4e0a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    4e0e:	f7fc fc4d 	bl	16ac <__aeabi_dsub>
    4e12:	55f4      	strb	r4, [r6, r7]
    4e14:	3701      	adds	r7, #1
    4e16:	42af      	cmp	r7, r5
    4e18:	d1e6      	bne.n	4de8 <_dtoa_r+0xb68>
    4e1a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    4e1c:	3f01      	subs	r7, #1
    4e1e:	4656      	mov	r6, sl
    4e20:	4644      	mov	r4, r8
    4e22:	46ca      	mov	sl, r9
    4e24:	19ed      	adds	r5, r5, r7
    4e26:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    4e2a:	f240 0300 	movw	r3, #0
    4e2e:	2200      	movs	r2, #0
    4e30:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    4e34:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    4e38:	f7fc fc3a 	bl	16b0 <__adddf3>
    4e3c:	4602      	mov	r2, r0
    4e3e:	460b      	mov	r3, r1
    4e40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    4e44:	f7fd f876 	bl	1f34 <__aeabi_dcmpgt>
    4e48:	b9f0      	cbnz	r0, 4e88 <_dtoa_r+0xc08>
    4e4a:	f240 0100 	movw	r1, #0
    4e4e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    4e52:	2000      	movs	r0, #0
    4e54:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    4e58:	f7fc fc28 	bl	16ac <__aeabi_dsub>
    4e5c:	4602      	mov	r2, r0
    4e5e:	460b      	mov	r3, r1
    4e60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    4e64:	f7fd f848 	bl	1ef8 <__aeabi_dcmplt>
    4e68:	2800      	cmp	r0, #0
    4e6a:	f43f acac 	beq.w	47c6 <_dtoa_r+0x546>
    4e6e:	462b      	mov	r3, r5
    4e70:	461d      	mov	r5, r3
    4e72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    4e76:	2a30      	cmp	r2, #48	; 0x30
    4e78:	d0fa      	beq.n	4e70 <_dtoa_r+0xbf0>
    4e7a:	e61d      	b.n	4ab8 <_dtoa_r+0x838>
    4e7c:	9810      	ldr	r0, [sp, #64]	; 0x40
    4e7e:	f7ff ba40 	b.w	4302 <_dtoa_r+0x82>
    4e82:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    4e86:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    4e88:	9e12      	ldr	r6, [sp, #72]	; 0x48
    4e8a:	9910      	ldr	r1, [sp, #64]	; 0x40
    4e8c:	e550      	b.n	4930 <_dtoa_r+0x6b0>
    4e8e:	4658      	mov	r0, fp
    4e90:	9906      	ldr	r1, [sp, #24]
    4e92:	f001 f8c1 	bl	6018 <__mcmp>
    4e96:	2800      	cmp	r0, #0
    4e98:	f6bf add0 	bge.w	4a3c <_dtoa_r+0x7bc>
    4e9c:	4659      	mov	r1, fp
    4e9e:	4620      	mov	r0, r4
    4ea0:	220a      	movs	r2, #10
    4ea2:	2300      	movs	r3, #0
    4ea4:	f001 fc2a 	bl	66fc <__multadd>
    4ea8:	9916      	ldr	r1, [sp, #88]	; 0x58
    4eaa:	3e01      	subs	r6, #1
    4eac:	4683      	mov	fp, r0
    4eae:	2900      	cmp	r1, #0
    4eb0:	f040 8119 	bne.w	50e6 <_dtoa_r+0xe66>
    4eb4:	9a11      	ldr	r2, [sp, #68]	; 0x44
    4eb6:	9208      	str	r2, [sp, #32]
    4eb8:	e5c0      	b.n	4a3c <_dtoa_r+0x7bc>
    4eba:	9806      	ldr	r0, [sp, #24]
    4ebc:	6903      	ldr	r3, [r0, #16]
    4ebe:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    4ec2:	6918      	ldr	r0, [r3, #16]
    4ec4:	f001 f856 	bl	5f74 <__hi0bits>
    4ec8:	f1c0 0320 	rsb	r3, r0, #32
    4ecc:	e595      	b.n	49fa <_dtoa_r+0x77a>
    4ece:	2101      	movs	r1, #1
    4ed0:	9111      	str	r1, [sp, #68]	; 0x44
    4ed2:	9108      	str	r1, [sp, #32]
    4ed4:	912b      	str	r1, [sp, #172]	; 0xac
    4ed6:	f7ff bb0f 	b.w	44f8 <_dtoa_r+0x278>
    4eda:	9d10      	ldr	r5, [sp, #64]	; 0x40
    4edc:	46b1      	mov	r9, r6
    4ede:	9f16      	ldr	r7, [sp, #88]	; 0x58
    4ee0:	46aa      	mov	sl, r5
    4ee2:	f8dd 8018 	ldr.w	r8, [sp, #24]
    4ee6:	9e08      	ldr	r6, [sp, #32]
    4ee8:	e002      	b.n	4ef0 <_dtoa_r+0xc70>
    4eea:	f001 fc07 	bl	66fc <__multadd>
    4eee:	4683      	mov	fp, r0
    4ef0:	4641      	mov	r1, r8
    4ef2:	4658      	mov	r0, fp
    4ef4:	f7ff f934 	bl	4160 <quorem>
    4ef8:	3501      	adds	r5, #1
    4efa:	220a      	movs	r2, #10
    4efc:	2300      	movs	r3, #0
    4efe:	4659      	mov	r1, fp
    4f00:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    4f04:	f80a c007 	strb.w	ip, [sl, r7]
    4f08:	3701      	adds	r7, #1
    4f0a:	4620      	mov	r0, r4
    4f0c:	42be      	cmp	r6, r7
    4f0e:	dcec      	bgt.n	4eea <_dtoa_r+0xc6a>
    4f10:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    4f14:	464e      	mov	r6, r9
    4f16:	2700      	movs	r7, #0
    4f18:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    4f1c:	4659      	mov	r1, fp
    4f1e:	2201      	movs	r2, #1
    4f20:	4620      	mov	r0, r4
    4f22:	f001 fae9 	bl	64f8 <__lshift>
    4f26:	9906      	ldr	r1, [sp, #24]
    4f28:	4683      	mov	fp, r0
    4f2a:	f001 f875 	bl	6018 <__mcmp>
    4f2e:	2800      	cmp	r0, #0
    4f30:	dd0f      	ble.n	4f52 <_dtoa_r+0xcd2>
    4f32:	9910      	ldr	r1, [sp, #64]	; 0x40
    4f34:	e000      	b.n	4f38 <_dtoa_r+0xcb8>
    4f36:	461d      	mov	r5, r3
    4f38:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    4f3c:	1e6b      	subs	r3, r5, #1
    4f3e:	2a39      	cmp	r2, #57	; 0x39
    4f40:	f040 808c 	bne.w	505c <_dtoa_r+0xddc>
    4f44:	428b      	cmp	r3, r1
    4f46:	d1f6      	bne.n	4f36 <_dtoa_r+0xcb6>
    4f48:	9910      	ldr	r1, [sp, #64]	; 0x40
    4f4a:	2331      	movs	r3, #49	; 0x31
    4f4c:	3601      	adds	r6, #1
    4f4e:	700b      	strb	r3, [r1, #0]
    4f50:	e59a      	b.n	4a88 <_dtoa_r+0x808>
    4f52:	d103      	bne.n	4f5c <_dtoa_r+0xcdc>
    4f54:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4f56:	f010 0f01 	tst.w	r0, #1
    4f5a:	d1ea      	bne.n	4f32 <_dtoa_r+0xcb2>
    4f5c:	462b      	mov	r3, r5
    4f5e:	461d      	mov	r5, r3
    4f60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    4f64:	2a30      	cmp	r2, #48	; 0x30
    4f66:	d0fa      	beq.n	4f5e <_dtoa_r+0xcde>
    4f68:	e58e      	b.n	4a88 <_dtoa_r+0x808>
    4f6a:	4659      	mov	r1, fp
    4f6c:	9a15      	ldr	r2, [sp, #84]	; 0x54
    4f6e:	4620      	mov	r0, r4
    4f70:	f001 fc08 	bl	6784 <__pow5mult>
    4f74:	4683      	mov	fp, r0
    4f76:	e528      	b.n	49ca <_dtoa_r+0x74a>
    4f78:	f005 030f 	and.w	r3, r5, #15
    4f7c:	f647 42d0 	movw	r2, #31952	; 0x7cd0
    4f80:	f2c0 0200 	movt	r2, #0
    4f84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    4f88:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    4f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
    4f90:	f7fc fd40 	bl	1a14 <__aeabi_dmul>
    4f94:	112d      	asrs	r5, r5, #4
    4f96:	bf08      	it	eq
    4f98:	f04f 0802 	moveq.w	r8, #2
    4f9c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    4fa0:	f43f aafd 	beq.w	459e <_dtoa_r+0x31e>
    4fa4:	f647 57a8 	movw	r7, #32168	; 0x7da8
    4fa8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    4fac:	f04f 0802 	mov.w	r8, #2
    4fb0:	f2c0 0700 	movt	r7, #0
    4fb4:	f015 0f01 	tst.w	r5, #1
    4fb8:	4610      	mov	r0, r2
    4fba:	4619      	mov	r1, r3
    4fbc:	d007      	beq.n	4fce <_dtoa_r+0xd4e>
    4fbe:	e9d7 2300 	ldrd	r2, r3, [r7]
    4fc2:	f108 0801 	add.w	r8, r8, #1
    4fc6:	f7fc fd25 	bl	1a14 <__aeabi_dmul>
    4fca:	4602      	mov	r2, r0
    4fcc:	460b      	mov	r3, r1
    4fce:	3708      	adds	r7, #8
    4fd0:	106d      	asrs	r5, r5, #1
    4fd2:	d1ef      	bne.n	4fb4 <_dtoa_r+0xd34>
    4fd4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    4fd8:	f7ff bae1 	b.w	459e <_dtoa_r+0x31e>
    4fdc:	9915      	ldr	r1, [sp, #84]	; 0x54
    4fde:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    4fe0:	1a5b      	subs	r3, r3, r1
    4fe2:	18c9      	adds	r1, r1, r3
    4fe4:	18d2      	adds	r2, r2, r3
    4fe6:	9115      	str	r1, [sp, #84]	; 0x54
    4fe8:	9217      	str	r2, [sp, #92]	; 0x5c
    4fea:	e5a0      	b.n	4b2e <_dtoa_r+0x8ae>
    4fec:	4659      	mov	r1, fp
    4fee:	4620      	mov	r0, r4
    4ff0:	f001 fbc8 	bl	6784 <__pow5mult>
    4ff4:	4683      	mov	fp, r0
    4ff6:	e4e8      	b.n	49ca <_dtoa_r+0x74a>
    4ff8:	9919      	ldr	r1, [sp, #100]	; 0x64
    4ffa:	2900      	cmp	r1, #0
    4ffc:	d047      	beq.n	508e <_dtoa_r+0xe0e>
    4ffe:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    5002:	9f15      	ldr	r7, [sp, #84]	; 0x54
    5004:	3303      	adds	r3, #3
    5006:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    5008:	e597      	b.n	4b3a <_dtoa_r+0x8ba>
    500a:	3201      	adds	r2, #1
    500c:	b2d2      	uxtb	r2, r2
    500e:	e49d      	b.n	494c <_dtoa_r+0x6cc>
    5010:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    5014:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    5018:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    501a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    501c:	f7ff bbd3 	b.w	47c6 <_dtoa_r+0x546>
    5020:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5022:	2300      	movs	r3, #0
    5024:	9808      	ldr	r0, [sp, #32]
    5026:	1a0d      	subs	r5, r1, r0
    5028:	e587      	b.n	4b3a <_dtoa_r+0x8ba>
    502a:	f1b9 0f00 	cmp.w	r9, #0
    502e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    5030:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    5032:	dd0f      	ble.n	5054 <_dtoa_r+0xdd4>
    5034:	4659      	mov	r1, fp
    5036:	2201      	movs	r2, #1
    5038:	4620      	mov	r0, r4
    503a:	f001 fa5d 	bl	64f8 <__lshift>
    503e:	9906      	ldr	r1, [sp, #24]
    5040:	4683      	mov	fp, r0
    5042:	f000 ffe9 	bl	6018 <__mcmp>
    5046:	2800      	cmp	r0, #0
    5048:	dd47      	ble.n	50da <_dtoa_r+0xe5a>
    504a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    504c:	2939      	cmp	r1, #57	; 0x39
    504e:	d031      	beq.n	50b4 <_dtoa_r+0xe34>
    5050:	3101      	adds	r1, #1
    5052:	910b      	str	r1, [sp, #44]	; 0x2c
    5054:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5056:	f805 2b01 	strb.w	r2, [r5], #1
    505a:	e515      	b.n	4a88 <_dtoa_r+0x808>
    505c:	3201      	adds	r2, #1
    505e:	701a      	strb	r2, [r3, #0]
    5060:	e512      	b.n	4a88 <_dtoa_r+0x808>
    5062:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5064:	4620      	mov	r0, r4
    5066:	6851      	ldr	r1, [r2, #4]
    5068:	f001 f92c 	bl	62c4 <_Balloc>
    506c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    506e:	f103 010c 	add.w	r1, r3, #12
    5072:	691a      	ldr	r2, [r3, #16]
    5074:	3202      	adds	r2, #2
    5076:	0092      	lsls	r2, r2, #2
    5078:	4605      	mov	r5, r0
    507a:	300c      	adds	r0, #12
    507c:	f000 fdec 	bl	5c58 <memcpy>
    5080:	4620      	mov	r0, r4
    5082:	4629      	mov	r1, r5
    5084:	2201      	movs	r2, #1
    5086:	f001 fa37 	bl	64f8 <__lshift>
    508a:	4682      	mov	sl, r0
    508c:	e601      	b.n	4c92 <_dtoa_r+0xa12>
    508e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    5090:	9f15      	ldr	r7, [sp, #84]	; 0x54
    5092:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    5094:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    5098:	e54f      	b.n	4b3a <_dtoa_r+0x8ba>
    509a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    509c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    509e:	e73d      	b.n	4f1c <_dtoa_r+0xc9c>
    50a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    50a2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    50a4:	2b39      	cmp	r3, #57	; 0x39
    50a6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    50a8:	d004      	beq.n	50b4 <_dtoa_r+0xe34>
    50aa:	980b      	ldr	r0, [sp, #44]	; 0x2c
    50ac:	1c43      	adds	r3, r0, #1
    50ae:	f805 3b01 	strb.w	r3, [r5], #1
    50b2:	e4e9      	b.n	4a88 <_dtoa_r+0x808>
    50b4:	2339      	movs	r3, #57	; 0x39
    50b6:	f805 3b01 	strb.w	r3, [r5], #1
    50ba:	9910      	ldr	r1, [sp, #64]	; 0x40
    50bc:	e73c      	b.n	4f38 <_dtoa_r+0xcb8>
    50be:	980b      	ldr	r0, [sp, #44]	; 0x2c
    50c0:	4633      	mov	r3, r6
    50c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    50c4:	2839      	cmp	r0, #57	; 0x39
    50c6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    50c8:	d0f4      	beq.n	50b4 <_dtoa_r+0xe34>
    50ca:	2b00      	cmp	r3, #0
    50cc:	dd01      	ble.n	50d2 <_dtoa_r+0xe52>
    50ce:	3001      	adds	r0, #1
    50d0:	900b      	str	r0, [sp, #44]	; 0x2c
    50d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    50d4:	f805 1b01 	strb.w	r1, [r5], #1
    50d8:	e4d6      	b.n	4a88 <_dtoa_r+0x808>
    50da:	d1bb      	bne.n	5054 <_dtoa_r+0xdd4>
    50dc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    50de:	f010 0f01 	tst.w	r0, #1
    50e2:	d0b7      	beq.n	5054 <_dtoa_r+0xdd4>
    50e4:	e7b1      	b.n	504a <_dtoa_r+0xdca>
    50e6:	2300      	movs	r3, #0
    50e8:	990c      	ldr	r1, [sp, #48]	; 0x30
    50ea:	4620      	mov	r0, r4
    50ec:	220a      	movs	r2, #10
    50ee:	f001 fb05 	bl	66fc <__multadd>
    50f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    50f4:	9308      	str	r3, [sp, #32]
    50f6:	900c      	str	r0, [sp, #48]	; 0x30
    50f8:	e4a0      	b.n	4a3c <_dtoa_r+0x7bc>
    50fa:	9908      	ldr	r1, [sp, #32]
    50fc:	290e      	cmp	r1, #14
    50fe:	bf8c      	ite	hi
    5100:	2700      	movhi	r7, #0
    5102:	f007 0701 	andls.w	r7, r7, #1
    5106:	f7ff b9fa 	b.w	44fe <_dtoa_r+0x27e>
    510a:	f43f ac81 	beq.w	4a10 <_dtoa_r+0x790>
    510e:	331c      	adds	r3, #28
    5110:	e479      	b.n	4a06 <_dtoa_r+0x786>
    5112:	2701      	movs	r7, #1
    5114:	f7ff b98a 	b.w	442c <_dtoa_r+0x1ac>

00005118 <_fflush_r>:
    5118:	690b      	ldr	r3, [r1, #16]
    511a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    511e:	460c      	mov	r4, r1
    5120:	4680      	mov	r8, r0
    5122:	2b00      	cmp	r3, #0
    5124:	d071      	beq.n	520a <_fflush_r+0xf2>
    5126:	b110      	cbz	r0, 512e <_fflush_r+0x16>
    5128:	6983      	ldr	r3, [r0, #24]
    512a:	2b00      	cmp	r3, #0
    512c:	d078      	beq.n	5220 <_fflush_r+0x108>
    512e:	f647 432c 	movw	r3, #31788	; 0x7c2c
    5132:	f2c0 0300 	movt	r3, #0
    5136:	429c      	cmp	r4, r3
    5138:	bf08      	it	eq
    513a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    513e:	d010      	beq.n	5162 <_fflush_r+0x4a>
    5140:	f647 434c 	movw	r3, #31820	; 0x7c4c
    5144:	f2c0 0300 	movt	r3, #0
    5148:	429c      	cmp	r4, r3
    514a:	bf08      	it	eq
    514c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    5150:	d007      	beq.n	5162 <_fflush_r+0x4a>
    5152:	f647 436c 	movw	r3, #31852	; 0x7c6c
    5156:	f2c0 0300 	movt	r3, #0
    515a:	429c      	cmp	r4, r3
    515c:	bf08      	it	eq
    515e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    5162:	89a3      	ldrh	r3, [r4, #12]
    5164:	b21a      	sxth	r2, r3
    5166:	f012 0f08 	tst.w	r2, #8
    516a:	d135      	bne.n	51d8 <_fflush_r+0xc0>
    516c:	6862      	ldr	r2, [r4, #4]
    516e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    5172:	81a3      	strh	r3, [r4, #12]
    5174:	2a00      	cmp	r2, #0
    5176:	dd5e      	ble.n	5236 <_fflush_r+0x11e>
    5178:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    517a:	2e00      	cmp	r6, #0
    517c:	d045      	beq.n	520a <_fflush_r+0xf2>
    517e:	b29b      	uxth	r3, r3
    5180:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    5184:	bf18      	it	ne
    5186:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    5188:	d059      	beq.n	523e <_fflush_r+0x126>
    518a:	f013 0f04 	tst.w	r3, #4
    518e:	d14a      	bne.n	5226 <_fflush_r+0x10e>
    5190:	2300      	movs	r3, #0
    5192:	4640      	mov	r0, r8
    5194:	6a21      	ldr	r1, [r4, #32]
    5196:	462a      	mov	r2, r5
    5198:	47b0      	blx	r6
    519a:	4285      	cmp	r5, r0
    519c:	d138      	bne.n	5210 <_fflush_r+0xf8>
    519e:	89a1      	ldrh	r1, [r4, #12]
    51a0:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    51a4:	6922      	ldr	r2, [r4, #16]
    51a6:	f2c0 0300 	movt	r3, #0
    51aa:	ea01 0303 	and.w	r3, r1, r3
    51ae:	2100      	movs	r1, #0
    51b0:	6061      	str	r1, [r4, #4]
    51b2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    51b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    51b8:	81a3      	strh	r3, [r4, #12]
    51ba:	6022      	str	r2, [r4, #0]
    51bc:	bf18      	it	ne
    51be:	6565      	strne	r5, [r4, #84]	; 0x54
    51c0:	b319      	cbz	r1, 520a <_fflush_r+0xf2>
    51c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
    51c6:	4299      	cmp	r1, r3
    51c8:	d002      	beq.n	51d0 <_fflush_r+0xb8>
    51ca:	4640      	mov	r0, r8
    51cc:	f000 f998 	bl	5500 <_free_r>
    51d0:	2000      	movs	r0, #0
    51d2:	6360      	str	r0, [r4, #52]	; 0x34
    51d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    51d8:	6926      	ldr	r6, [r4, #16]
    51da:	b1b6      	cbz	r6, 520a <_fflush_r+0xf2>
    51dc:	6825      	ldr	r5, [r4, #0]
    51de:	6026      	str	r6, [r4, #0]
    51e0:	1bad      	subs	r5, r5, r6
    51e2:	f012 0f03 	tst.w	r2, #3
    51e6:	bf0c      	ite	eq
    51e8:	6963      	ldreq	r3, [r4, #20]
    51ea:	2300      	movne	r3, #0
    51ec:	60a3      	str	r3, [r4, #8]
    51ee:	e00a      	b.n	5206 <_fflush_r+0xee>
    51f0:	4632      	mov	r2, r6
    51f2:	462b      	mov	r3, r5
    51f4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    51f6:	4640      	mov	r0, r8
    51f8:	6a21      	ldr	r1, [r4, #32]
    51fa:	47b8      	blx	r7
    51fc:	2800      	cmp	r0, #0
    51fe:	ebc0 0505 	rsb	r5, r0, r5
    5202:	4406      	add	r6, r0
    5204:	dd04      	ble.n	5210 <_fflush_r+0xf8>
    5206:	2d00      	cmp	r5, #0
    5208:	dcf2      	bgt.n	51f0 <_fflush_r+0xd8>
    520a:	2000      	movs	r0, #0
    520c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5210:	89a3      	ldrh	r3, [r4, #12]
    5212:	f04f 30ff 	mov.w	r0, #4294967295
    5216:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    521a:	81a3      	strh	r3, [r4, #12]
    521c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5220:	f000 f8ea 	bl	53f8 <__sinit>
    5224:	e783      	b.n	512e <_fflush_r+0x16>
    5226:	6862      	ldr	r2, [r4, #4]
    5228:	6b63      	ldr	r3, [r4, #52]	; 0x34
    522a:	1aad      	subs	r5, r5, r2
    522c:	2b00      	cmp	r3, #0
    522e:	d0af      	beq.n	5190 <_fflush_r+0x78>
    5230:	6c23      	ldr	r3, [r4, #64]	; 0x40
    5232:	1aed      	subs	r5, r5, r3
    5234:	e7ac      	b.n	5190 <_fflush_r+0x78>
    5236:	6c22      	ldr	r2, [r4, #64]	; 0x40
    5238:	2a00      	cmp	r2, #0
    523a:	dc9d      	bgt.n	5178 <_fflush_r+0x60>
    523c:	e7e5      	b.n	520a <_fflush_r+0xf2>
    523e:	2301      	movs	r3, #1
    5240:	4640      	mov	r0, r8
    5242:	6a21      	ldr	r1, [r4, #32]
    5244:	47b0      	blx	r6
    5246:	f1b0 3fff 	cmp.w	r0, #4294967295
    524a:	4605      	mov	r5, r0
    524c:	d002      	beq.n	5254 <_fflush_r+0x13c>
    524e:	89a3      	ldrh	r3, [r4, #12]
    5250:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    5252:	e79a      	b.n	518a <_fflush_r+0x72>
    5254:	f8d8 3000 	ldr.w	r3, [r8]
    5258:	2b1d      	cmp	r3, #29
    525a:	d0d6      	beq.n	520a <_fflush_r+0xf2>
    525c:	89a3      	ldrh	r3, [r4, #12]
    525e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5262:	81a3      	strh	r3, [r4, #12]
    5264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005268 <fflush>:
    5268:	4601      	mov	r1, r0
    526a:	b128      	cbz	r0, 5278 <fflush+0x10>
    526c:	f240 0324 	movw	r3, #36	; 0x24
    5270:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5274:	6818      	ldr	r0, [r3, #0]
    5276:	e74f      	b.n	5118 <_fflush_r>
    5278:	f647 33ac 	movw	r3, #31660	; 0x7bac
    527c:	f245 1119 	movw	r1, #20761	; 0x5119
    5280:	f2c0 0300 	movt	r3, #0
    5284:	f2c0 0100 	movt	r1, #0
    5288:	6818      	ldr	r0, [r3, #0]
    528a:	f000 bbb3 	b.w	59f4 <_fwalk_reent>
    528e:	bf00      	nop

00005290 <__sfp_lock_acquire>:
    5290:	4770      	bx	lr
    5292:	bf00      	nop

00005294 <__sfp_lock_release>:
    5294:	4770      	bx	lr
    5296:	bf00      	nop

00005298 <__sinit_lock_acquire>:
    5298:	4770      	bx	lr
    529a:	bf00      	nop

0000529c <__sinit_lock_release>:
    529c:	4770      	bx	lr
    529e:	bf00      	nop

000052a0 <__fp_lock>:
    52a0:	2000      	movs	r0, #0
    52a2:	4770      	bx	lr

000052a4 <__fp_unlock>:
    52a4:	2000      	movs	r0, #0
    52a6:	4770      	bx	lr

000052a8 <__fp_unlock_all>:
    52a8:	f240 0324 	movw	r3, #36	; 0x24
    52ac:	f245 21a5 	movw	r1, #21157	; 0x52a5
    52b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52b4:	f2c0 0100 	movt	r1, #0
    52b8:	6818      	ldr	r0, [r3, #0]
    52ba:	f000 bbc5 	b.w	5a48 <_fwalk>
    52be:	bf00      	nop

000052c0 <__fp_lock_all>:
    52c0:	f240 0324 	movw	r3, #36	; 0x24
    52c4:	f245 21a1 	movw	r1, #21153	; 0x52a1
    52c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52cc:	f2c0 0100 	movt	r1, #0
    52d0:	6818      	ldr	r0, [r3, #0]
    52d2:	f000 bbb9 	b.w	5a48 <_fwalk>
    52d6:	bf00      	nop

000052d8 <_cleanup_r>:
    52d8:	f247 016d 	movw	r1, #28781	; 0x706d
    52dc:	f2c0 0100 	movt	r1, #0
    52e0:	f000 bbb2 	b.w	5a48 <_fwalk>

000052e4 <_cleanup>:
    52e4:	f647 33ac 	movw	r3, #31660	; 0x7bac
    52e8:	f2c0 0300 	movt	r3, #0
    52ec:	6818      	ldr	r0, [r3, #0]
    52ee:	e7f3      	b.n	52d8 <_cleanup_r>

000052f0 <std>:
    52f0:	b510      	push	{r4, lr}
    52f2:	4604      	mov	r4, r0
    52f4:	2300      	movs	r3, #0
    52f6:	305c      	adds	r0, #92	; 0x5c
    52f8:	81a1      	strh	r1, [r4, #12]
    52fa:	4619      	mov	r1, r3
    52fc:	81e2      	strh	r2, [r4, #14]
    52fe:	2208      	movs	r2, #8
    5300:	6023      	str	r3, [r4, #0]
    5302:	6063      	str	r3, [r4, #4]
    5304:	60a3      	str	r3, [r4, #8]
    5306:	6663      	str	r3, [r4, #100]	; 0x64
    5308:	6123      	str	r3, [r4, #16]
    530a:	6163      	str	r3, [r4, #20]
    530c:	61a3      	str	r3, [r4, #24]
    530e:	f000 fdc7 	bl	5ea0 <memset>
    5312:	f646 502d 	movw	r0, #27949	; 0x6d2d
    5316:	f646 41f1 	movw	r1, #27889	; 0x6cf1
    531a:	f646 42c9 	movw	r2, #27849	; 0x6cc9
    531e:	f646 43c1 	movw	r3, #27841	; 0x6cc1
    5322:	f2c0 0000 	movt	r0, #0
    5326:	f2c0 0100 	movt	r1, #0
    532a:	f2c0 0200 	movt	r2, #0
    532e:	f2c0 0300 	movt	r3, #0
    5332:	6260      	str	r0, [r4, #36]	; 0x24
    5334:	62a1      	str	r1, [r4, #40]	; 0x28
    5336:	62e2      	str	r2, [r4, #44]	; 0x2c
    5338:	6323      	str	r3, [r4, #48]	; 0x30
    533a:	6224      	str	r4, [r4, #32]
    533c:	bd10      	pop	{r4, pc}
    533e:	bf00      	nop

00005340 <__sfmoreglue>:
    5340:	b570      	push	{r4, r5, r6, lr}
    5342:	2568      	movs	r5, #104	; 0x68
    5344:	460e      	mov	r6, r1
    5346:	fb05 f501 	mul.w	r5, r5, r1
    534a:	f105 010c 	add.w	r1, r5, #12
    534e:	f7fc fe53 	bl	1ff8 <_malloc_r>
    5352:	4604      	mov	r4, r0
    5354:	b148      	cbz	r0, 536a <__sfmoreglue+0x2a>
    5356:	f100 030c 	add.w	r3, r0, #12
    535a:	2100      	movs	r1, #0
    535c:	6046      	str	r6, [r0, #4]
    535e:	462a      	mov	r2, r5
    5360:	4618      	mov	r0, r3
    5362:	6021      	str	r1, [r4, #0]
    5364:	60a3      	str	r3, [r4, #8]
    5366:	f000 fd9b 	bl	5ea0 <memset>
    536a:	4620      	mov	r0, r4
    536c:	bd70      	pop	{r4, r5, r6, pc}
    536e:	bf00      	nop

00005370 <__sfp>:
    5370:	f647 33ac 	movw	r3, #31660	; 0x7bac
    5374:	f2c0 0300 	movt	r3, #0
    5378:	b570      	push	{r4, r5, r6, lr}
    537a:	681d      	ldr	r5, [r3, #0]
    537c:	4606      	mov	r6, r0
    537e:	69ab      	ldr	r3, [r5, #24]
    5380:	2b00      	cmp	r3, #0
    5382:	d02a      	beq.n	53da <__sfp+0x6a>
    5384:	35d8      	adds	r5, #216	; 0xd8
    5386:	686b      	ldr	r3, [r5, #4]
    5388:	68ac      	ldr	r4, [r5, #8]
    538a:	3b01      	subs	r3, #1
    538c:	d503      	bpl.n	5396 <__sfp+0x26>
    538e:	e020      	b.n	53d2 <__sfp+0x62>
    5390:	3468      	adds	r4, #104	; 0x68
    5392:	3b01      	subs	r3, #1
    5394:	d41d      	bmi.n	53d2 <__sfp+0x62>
    5396:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    539a:	2a00      	cmp	r2, #0
    539c:	d1f8      	bne.n	5390 <__sfp+0x20>
    539e:	2500      	movs	r5, #0
    53a0:	f04f 33ff 	mov.w	r3, #4294967295
    53a4:	6665      	str	r5, [r4, #100]	; 0x64
    53a6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    53aa:	81e3      	strh	r3, [r4, #14]
    53ac:	4629      	mov	r1, r5
    53ae:	f04f 0301 	mov.w	r3, #1
    53b2:	6025      	str	r5, [r4, #0]
    53b4:	81a3      	strh	r3, [r4, #12]
    53b6:	2208      	movs	r2, #8
    53b8:	60a5      	str	r5, [r4, #8]
    53ba:	6065      	str	r5, [r4, #4]
    53bc:	6125      	str	r5, [r4, #16]
    53be:	6165      	str	r5, [r4, #20]
    53c0:	61a5      	str	r5, [r4, #24]
    53c2:	f000 fd6d 	bl	5ea0 <memset>
    53c6:	64e5      	str	r5, [r4, #76]	; 0x4c
    53c8:	6365      	str	r5, [r4, #52]	; 0x34
    53ca:	63a5      	str	r5, [r4, #56]	; 0x38
    53cc:	64a5      	str	r5, [r4, #72]	; 0x48
    53ce:	4620      	mov	r0, r4
    53d0:	bd70      	pop	{r4, r5, r6, pc}
    53d2:	6828      	ldr	r0, [r5, #0]
    53d4:	b128      	cbz	r0, 53e2 <__sfp+0x72>
    53d6:	4605      	mov	r5, r0
    53d8:	e7d5      	b.n	5386 <__sfp+0x16>
    53da:	4628      	mov	r0, r5
    53dc:	f000 f80c 	bl	53f8 <__sinit>
    53e0:	e7d0      	b.n	5384 <__sfp+0x14>
    53e2:	4630      	mov	r0, r6
    53e4:	2104      	movs	r1, #4
    53e6:	f7ff ffab 	bl	5340 <__sfmoreglue>
    53ea:	6028      	str	r0, [r5, #0]
    53ec:	2800      	cmp	r0, #0
    53ee:	d1f2      	bne.n	53d6 <__sfp+0x66>
    53f0:	230c      	movs	r3, #12
    53f2:	4604      	mov	r4, r0
    53f4:	6033      	str	r3, [r6, #0]
    53f6:	e7ea      	b.n	53ce <__sfp+0x5e>

000053f8 <__sinit>:
    53f8:	b570      	push	{r4, r5, r6, lr}
    53fa:	6986      	ldr	r6, [r0, #24]
    53fc:	4604      	mov	r4, r0
    53fe:	b106      	cbz	r6, 5402 <__sinit+0xa>
    5400:	bd70      	pop	{r4, r5, r6, pc}
    5402:	f245 23d9 	movw	r3, #21209	; 0x52d9
    5406:	2501      	movs	r5, #1
    5408:	f2c0 0300 	movt	r3, #0
    540c:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    5410:	6283      	str	r3, [r0, #40]	; 0x28
    5412:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    5416:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    541a:	6185      	str	r5, [r0, #24]
    541c:	f7ff ffa8 	bl	5370 <__sfp>
    5420:	6060      	str	r0, [r4, #4]
    5422:	4620      	mov	r0, r4
    5424:	f7ff ffa4 	bl	5370 <__sfp>
    5428:	60a0      	str	r0, [r4, #8]
    542a:	4620      	mov	r0, r4
    542c:	f7ff ffa0 	bl	5370 <__sfp>
    5430:	4632      	mov	r2, r6
    5432:	2104      	movs	r1, #4
    5434:	4623      	mov	r3, r4
    5436:	60e0      	str	r0, [r4, #12]
    5438:	6860      	ldr	r0, [r4, #4]
    543a:	f7ff ff59 	bl	52f0 <std>
    543e:	462a      	mov	r2, r5
    5440:	68a0      	ldr	r0, [r4, #8]
    5442:	2109      	movs	r1, #9
    5444:	4623      	mov	r3, r4
    5446:	f7ff ff53 	bl	52f0 <std>
    544a:	4623      	mov	r3, r4
    544c:	68e0      	ldr	r0, [r4, #12]
    544e:	2112      	movs	r1, #18
    5450:	2202      	movs	r2, #2
    5452:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    5456:	e74b      	b.n	52f0 <std>

00005458 <_malloc_trim_r>:
    5458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    545a:	f240 1418 	movw	r4, #280	; 0x118
    545e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    5462:	460f      	mov	r7, r1
    5464:	4605      	mov	r5, r0
    5466:	f7fd f899 	bl	259c <__malloc_lock>
    546a:	68a3      	ldr	r3, [r4, #8]
    546c:	685e      	ldr	r6, [r3, #4]
    546e:	f026 0603 	bic.w	r6, r6, #3
    5472:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    5476:	330f      	adds	r3, #15
    5478:	1bdf      	subs	r7, r3, r7
    547a:	0b3f      	lsrs	r7, r7, #12
    547c:	3f01      	subs	r7, #1
    547e:	033f      	lsls	r7, r7, #12
    5480:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    5484:	db07      	blt.n	5496 <_malloc_trim_r+0x3e>
    5486:	2100      	movs	r1, #0
    5488:	4628      	mov	r0, r5
    548a:	f7fd f901 	bl	2690 <_sbrk_r>
    548e:	68a3      	ldr	r3, [r4, #8]
    5490:	18f3      	adds	r3, r6, r3
    5492:	4283      	cmp	r3, r0
    5494:	d004      	beq.n	54a0 <_malloc_trim_r+0x48>
    5496:	4628      	mov	r0, r5
    5498:	f7fd f882 	bl	25a0 <__malloc_unlock>
    549c:	2000      	movs	r0, #0
    549e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    54a0:	4279      	negs	r1, r7
    54a2:	4628      	mov	r0, r5
    54a4:	f7fd f8f4 	bl	2690 <_sbrk_r>
    54a8:	f1b0 3fff 	cmp.w	r0, #4294967295
    54ac:	d010      	beq.n	54d0 <_malloc_trim_r+0x78>
    54ae:	68a2      	ldr	r2, [r4, #8]
    54b0:	f240 5338 	movw	r3, #1336	; 0x538
    54b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    54b8:	1bf6      	subs	r6, r6, r7
    54ba:	f046 0601 	orr.w	r6, r6, #1
    54be:	4628      	mov	r0, r5
    54c0:	6056      	str	r6, [r2, #4]
    54c2:	681a      	ldr	r2, [r3, #0]
    54c4:	1bd7      	subs	r7, r2, r7
    54c6:	601f      	str	r7, [r3, #0]
    54c8:	f7fd f86a 	bl	25a0 <__malloc_unlock>
    54cc:	2001      	movs	r0, #1
    54ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    54d0:	2100      	movs	r1, #0
    54d2:	4628      	mov	r0, r5
    54d4:	f7fd f8dc 	bl	2690 <_sbrk_r>
    54d8:	68a3      	ldr	r3, [r4, #8]
    54da:	1ac2      	subs	r2, r0, r3
    54dc:	2a0f      	cmp	r2, #15
    54de:	ddda      	ble.n	5496 <_malloc_trim_r+0x3e>
    54e0:	f240 5420 	movw	r4, #1312	; 0x520
    54e4:	f240 5138 	movw	r1, #1336	; 0x538
    54e8:	f2c2 0400 	movt	r4, #8192	; 0x2000
    54ec:	f2c2 0100 	movt	r1, #8192	; 0x2000
    54f0:	f042 0201 	orr.w	r2, r2, #1
    54f4:	6824      	ldr	r4, [r4, #0]
    54f6:	1b00      	subs	r0, r0, r4
    54f8:	6008      	str	r0, [r1, #0]
    54fa:	605a      	str	r2, [r3, #4]
    54fc:	e7cb      	b.n	5496 <_malloc_trim_r+0x3e>
    54fe:	bf00      	nop

00005500 <_free_r>:
    5500:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5504:	4605      	mov	r5, r0
    5506:	460c      	mov	r4, r1
    5508:	2900      	cmp	r1, #0
    550a:	f000 8088 	beq.w	561e <_free_r+0x11e>
    550e:	f7fd f845 	bl	259c <__malloc_lock>
    5512:	f1a4 0208 	sub.w	r2, r4, #8
    5516:	f240 1018 	movw	r0, #280	; 0x118
    551a:	6856      	ldr	r6, [r2, #4]
    551c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    5520:	f026 0301 	bic.w	r3, r6, #1
    5524:	f8d0 c008 	ldr.w	ip, [r0, #8]
    5528:	18d1      	adds	r1, r2, r3
    552a:	458c      	cmp	ip, r1
    552c:	684f      	ldr	r7, [r1, #4]
    552e:	f027 0703 	bic.w	r7, r7, #3
    5532:	f000 8095 	beq.w	5660 <_free_r+0x160>
    5536:	f016 0601 	ands.w	r6, r6, #1
    553a:	604f      	str	r7, [r1, #4]
    553c:	d05f      	beq.n	55fe <_free_r+0xfe>
    553e:	2600      	movs	r6, #0
    5540:	19cc      	adds	r4, r1, r7
    5542:	6864      	ldr	r4, [r4, #4]
    5544:	f014 0f01 	tst.w	r4, #1
    5548:	d106      	bne.n	5558 <_free_r+0x58>
    554a:	19db      	adds	r3, r3, r7
    554c:	2e00      	cmp	r6, #0
    554e:	d07a      	beq.n	5646 <_free_r+0x146>
    5550:	688c      	ldr	r4, [r1, #8]
    5552:	68c9      	ldr	r1, [r1, #12]
    5554:	608c      	str	r4, [r1, #8]
    5556:	60e1      	str	r1, [r4, #12]
    5558:	f043 0101 	orr.w	r1, r3, #1
    555c:	50d3      	str	r3, [r2, r3]
    555e:	6051      	str	r1, [r2, #4]
    5560:	2e00      	cmp	r6, #0
    5562:	d147      	bne.n	55f4 <_free_r+0xf4>
    5564:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    5568:	d35b      	bcc.n	5622 <_free_r+0x122>
    556a:	0a59      	lsrs	r1, r3, #9
    556c:	2904      	cmp	r1, #4
    556e:	bf9e      	ittt	ls
    5570:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    5574:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    5578:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    557c:	d928      	bls.n	55d0 <_free_r+0xd0>
    557e:	2914      	cmp	r1, #20
    5580:	bf9c      	itt	ls
    5582:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    5586:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    558a:	d921      	bls.n	55d0 <_free_r+0xd0>
    558c:	2954      	cmp	r1, #84	; 0x54
    558e:	bf9e      	ittt	ls
    5590:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    5594:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    5598:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    559c:	d918      	bls.n	55d0 <_free_r+0xd0>
    559e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    55a2:	bf9e      	ittt	ls
    55a4:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    55a8:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    55ac:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    55b0:	d90e      	bls.n	55d0 <_free_r+0xd0>
    55b2:	f240 5c54 	movw	ip, #1364	; 0x554
    55b6:	4561      	cmp	r1, ip
    55b8:	bf95      	itete	ls
    55ba:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    55be:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    55c2:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    55c6:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    55ca:	bf98      	it	ls
    55cc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    55d0:	1904      	adds	r4, r0, r4
    55d2:	68a1      	ldr	r1, [r4, #8]
    55d4:	42a1      	cmp	r1, r4
    55d6:	d103      	bne.n	55e0 <_free_r+0xe0>
    55d8:	e064      	b.n	56a4 <_free_r+0x1a4>
    55da:	6889      	ldr	r1, [r1, #8]
    55dc:	428c      	cmp	r4, r1
    55de:	d004      	beq.n	55ea <_free_r+0xea>
    55e0:	6848      	ldr	r0, [r1, #4]
    55e2:	f020 0003 	bic.w	r0, r0, #3
    55e6:	4283      	cmp	r3, r0
    55e8:	d3f7      	bcc.n	55da <_free_r+0xda>
    55ea:	68cb      	ldr	r3, [r1, #12]
    55ec:	60d3      	str	r3, [r2, #12]
    55ee:	6091      	str	r1, [r2, #8]
    55f0:	60ca      	str	r2, [r1, #12]
    55f2:	609a      	str	r2, [r3, #8]
    55f4:	4628      	mov	r0, r5
    55f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    55fa:	f7fc bfd1 	b.w	25a0 <__malloc_unlock>
    55fe:	f854 4c08 	ldr.w	r4, [r4, #-8]
    5602:	f100 0c08 	add.w	ip, r0, #8
    5606:	1b12      	subs	r2, r2, r4
    5608:	191b      	adds	r3, r3, r4
    560a:	6894      	ldr	r4, [r2, #8]
    560c:	4564      	cmp	r4, ip
    560e:	d047      	beq.n	56a0 <_free_r+0x1a0>
    5610:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    5614:	f8cc 4008 	str.w	r4, [ip, #8]
    5618:	f8c4 c00c 	str.w	ip, [r4, #12]
    561c:	e790      	b.n	5540 <_free_r+0x40>
    561e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5622:	08db      	lsrs	r3, r3, #3
    5624:	f04f 0c01 	mov.w	ip, #1
    5628:	6846      	ldr	r6, [r0, #4]
    562a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    562e:	109b      	asrs	r3, r3, #2
    5630:	fa0c f303 	lsl.w	r3, ip, r3
    5634:	60d1      	str	r1, [r2, #12]
    5636:	688c      	ldr	r4, [r1, #8]
    5638:	ea46 0303 	orr.w	r3, r6, r3
    563c:	6043      	str	r3, [r0, #4]
    563e:	6094      	str	r4, [r2, #8]
    5640:	60e2      	str	r2, [r4, #12]
    5642:	608a      	str	r2, [r1, #8]
    5644:	e7d6      	b.n	55f4 <_free_r+0xf4>
    5646:	688c      	ldr	r4, [r1, #8]
    5648:	4f1c      	ldr	r7, [pc, #112]	; (56bc <_free_r+0x1bc>)
    564a:	42bc      	cmp	r4, r7
    564c:	d181      	bne.n	5552 <_free_r+0x52>
    564e:	50d3      	str	r3, [r2, r3]
    5650:	f043 0301 	orr.w	r3, r3, #1
    5654:	60e2      	str	r2, [r4, #12]
    5656:	60a2      	str	r2, [r4, #8]
    5658:	6053      	str	r3, [r2, #4]
    565a:	6094      	str	r4, [r2, #8]
    565c:	60d4      	str	r4, [r2, #12]
    565e:	e7c9      	b.n	55f4 <_free_r+0xf4>
    5660:	18fb      	adds	r3, r7, r3
    5662:	f016 0f01 	tst.w	r6, #1
    5666:	d107      	bne.n	5678 <_free_r+0x178>
    5668:	f854 1c08 	ldr.w	r1, [r4, #-8]
    566c:	1a52      	subs	r2, r2, r1
    566e:	185b      	adds	r3, r3, r1
    5670:	68d4      	ldr	r4, [r2, #12]
    5672:	6891      	ldr	r1, [r2, #8]
    5674:	60a1      	str	r1, [r4, #8]
    5676:	60cc      	str	r4, [r1, #12]
    5678:	f240 5124 	movw	r1, #1316	; 0x524
    567c:	6082      	str	r2, [r0, #8]
    567e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    5682:	f043 0001 	orr.w	r0, r3, #1
    5686:	6050      	str	r0, [r2, #4]
    5688:	680a      	ldr	r2, [r1, #0]
    568a:	4293      	cmp	r3, r2
    568c:	d3b2      	bcc.n	55f4 <_free_r+0xf4>
    568e:	f240 5334 	movw	r3, #1332	; 0x534
    5692:	4628      	mov	r0, r5
    5694:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5698:	6819      	ldr	r1, [r3, #0]
    569a:	f7ff fedd 	bl	5458 <_malloc_trim_r>
    569e:	e7a9      	b.n	55f4 <_free_r+0xf4>
    56a0:	2601      	movs	r6, #1
    56a2:	e74d      	b.n	5540 <_free_r+0x40>
    56a4:	2601      	movs	r6, #1
    56a6:	6844      	ldr	r4, [r0, #4]
    56a8:	ea4f 0cac 	mov.w	ip, ip, asr #2
    56ac:	460b      	mov	r3, r1
    56ae:	fa06 fc0c 	lsl.w	ip, r6, ip
    56b2:	ea44 040c 	orr.w	r4, r4, ip
    56b6:	6044      	str	r4, [r0, #4]
    56b8:	e798      	b.n	55ec <_free_r+0xec>
    56ba:	bf00      	nop
    56bc:	20000120 	.word	0x20000120

000056c0 <__sfvwrite_r>:
    56c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    56c4:	6893      	ldr	r3, [r2, #8]
    56c6:	b085      	sub	sp, #20
    56c8:	4690      	mov	r8, r2
    56ca:	460c      	mov	r4, r1
    56cc:	9003      	str	r0, [sp, #12]
    56ce:	2b00      	cmp	r3, #0
    56d0:	d064      	beq.n	579c <__sfvwrite_r+0xdc>
    56d2:	8988      	ldrh	r0, [r1, #12]
    56d4:	fa1f fa80 	uxth.w	sl, r0
    56d8:	f01a 0f08 	tst.w	sl, #8
    56dc:	f000 80a0 	beq.w	5820 <__sfvwrite_r+0x160>
    56e0:	690b      	ldr	r3, [r1, #16]
    56e2:	2b00      	cmp	r3, #0
    56e4:	f000 809c 	beq.w	5820 <__sfvwrite_r+0x160>
    56e8:	f01a 0b02 	ands.w	fp, sl, #2
    56ec:	f8d8 5000 	ldr.w	r5, [r8]
    56f0:	bf1c      	itt	ne
    56f2:	f04f 0a00 	movne.w	sl, #0
    56f6:	4657      	movne	r7, sl
    56f8:	d136      	bne.n	5768 <__sfvwrite_r+0xa8>
    56fa:	f01a 0a01 	ands.w	sl, sl, #1
    56fe:	bf1d      	ittte	ne
    5700:	46dc      	movne	ip, fp
    5702:	46d9      	movne	r9, fp
    5704:	465f      	movne	r7, fp
    5706:	4656      	moveq	r6, sl
    5708:	d152      	bne.n	57b0 <__sfvwrite_r+0xf0>
    570a:	b326      	cbz	r6, 5756 <__sfvwrite_r+0x96>
    570c:	b280      	uxth	r0, r0
    570e:	68a7      	ldr	r7, [r4, #8]
    5710:	f410 7f00 	tst.w	r0, #512	; 0x200
    5714:	f000 808f 	beq.w	5836 <__sfvwrite_r+0x176>
    5718:	42be      	cmp	r6, r7
    571a:	46bb      	mov	fp, r7
    571c:	f080 80a7 	bcs.w	586e <__sfvwrite_r+0x1ae>
    5720:	6820      	ldr	r0, [r4, #0]
    5722:	4637      	mov	r7, r6
    5724:	46b3      	mov	fp, r6
    5726:	465a      	mov	r2, fp
    5728:	4651      	mov	r1, sl
    572a:	f000 fb5d 	bl	5de8 <memmove>
    572e:	68a2      	ldr	r2, [r4, #8]
    5730:	6823      	ldr	r3, [r4, #0]
    5732:	46b1      	mov	r9, r6
    5734:	1bd7      	subs	r7, r2, r7
    5736:	60a7      	str	r7, [r4, #8]
    5738:	4637      	mov	r7, r6
    573a:	445b      	add	r3, fp
    573c:	6023      	str	r3, [r4, #0]
    573e:	f8d8 3008 	ldr.w	r3, [r8, #8]
    5742:	ebc9 0606 	rsb	r6, r9, r6
    5746:	44ca      	add	sl, r9
    5748:	1bdf      	subs	r7, r3, r7
    574a:	f8c8 7008 	str.w	r7, [r8, #8]
    574e:	b32f      	cbz	r7, 579c <__sfvwrite_r+0xdc>
    5750:	89a0      	ldrh	r0, [r4, #12]
    5752:	2e00      	cmp	r6, #0
    5754:	d1da      	bne.n	570c <__sfvwrite_r+0x4c>
    5756:	f8d5 a000 	ldr.w	sl, [r5]
    575a:	686e      	ldr	r6, [r5, #4]
    575c:	3508      	adds	r5, #8
    575e:	e7d4      	b.n	570a <__sfvwrite_r+0x4a>
    5760:	f8d5 a000 	ldr.w	sl, [r5]
    5764:	686f      	ldr	r7, [r5, #4]
    5766:	3508      	adds	r5, #8
    5768:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    576c:	bf34      	ite	cc
    576e:	463b      	movcc	r3, r7
    5770:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    5774:	4652      	mov	r2, sl
    5776:	9803      	ldr	r0, [sp, #12]
    5778:	2f00      	cmp	r7, #0
    577a:	d0f1      	beq.n	5760 <__sfvwrite_r+0xa0>
    577c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    577e:	6a21      	ldr	r1, [r4, #32]
    5780:	47b0      	blx	r6
    5782:	2800      	cmp	r0, #0
    5784:	4482      	add	sl, r0
    5786:	ebc0 0707 	rsb	r7, r0, r7
    578a:	f340 80ec 	ble.w	5966 <__sfvwrite_r+0x2a6>
    578e:	f8d8 3008 	ldr.w	r3, [r8, #8]
    5792:	1a18      	subs	r0, r3, r0
    5794:	f8c8 0008 	str.w	r0, [r8, #8]
    5798:	2800      	cmp	r0, #0
    579a:	d1e5      	bne.n	5768 <__sfvwrite_r+0xa8>
    579c:	2000      	movs	r0, #0
    579e:	b005      	add	sp, #20
    57a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    57a4:	f8d5 9000 	ldr.w	r9, [r5]
    57a8:	f04f 0c00 	mov.w	ip, #0
    57ac:	686f      	ldr	r7, [r5, #4]
    57ae:	3508      	adds	r5, #8
    57b0:	2f00      	cmp	r7, #0
    57b2:	d0f7      	beq.n	57a4 <__sfvwrite_r+0xe4>
    57b4:	f1bc 0f00 	cmp.w	ip, #0
    57b8:	f000 80b5 	beq.w	5926 <__sfvwrite_r+0x266>
    57bc:	6963      	ldr	r3, [r4, #20]
    57be:	45bb      	cmp	fp, r7
    57c0:	bf34      	ite	cc
    57c2:	46da      	movcc	sl, fp
    57c4:	46ba      	movcs	sl, r7
    57c6:	68a6      	ldr	r6, [r4, #8]
    57c8:	6820      	ldr	r0, [r4, #0]
    57ca:	6922      	ldr	r2, [r4, #16]
    57cc:	199e      	adds	r6, r3, r6
    57ce:	4290      	cmp	r0, r2
    57d0:	bf94      	ite	ls
    57d2:	2200      	movls	r2, #0
    57d4:	2201      	movhi	r2, #1
    57d6:	45b2      	cmp	sl, r6
    57d8:	bfd4      	ite	le
    57da:	2200      	movle	r2, #0
    57dc:	f002 0201 	andgt.w	r2, r2, #1
    57e0:	2a00      	cmp	r2, #0
    57e2:	f040 80ae 	bne.w	5942 <__sfvwrite_r+0x282>
    57e6:	459a      	cmp	sl, r3
    57e8:	f2c0 8082 	blt.w	58f0 <__sfvwrite_r+0x230>
    57ec:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    57ee:	464a      	mov	r2, r9
    57f0:	f8cd c004 	str.w	ip, [sp, #4]
    57f4:	9803      	ldr	r0, [sp, #12]
    57f6:	6a21      	ldr	r1, [r4, #32]
    57f8:	47b0      	blx	r6
    57fa:	f8dd c004 	ldr.w	ip, [sp, #4]
    57fe:	1e06      	subs	r6, r0, #0
    5800:	f340 80b1 	ble.w	5966 <__sfvwrite_r+0x2a6>
    5804:	ebbb 0b06 	subs.w	fp, fp, r6
    5808:	f000 8086 	beq.w	5918 <__sfvwrite_r+0x258>
    580c:	f8d8 3008 	ldr.w	r3, [r8, #8]
    5810:	44b1      	add	r9, r6
    5812:	1bbf      	subs	r7, r7, r6
    5814:	1b9e      	subs	r6, r3, r6
    5816:	f8c8 6008 	str.w	r6, [r8, #8]
    581a:	2e00      	cmp	r6, #0
    581c:	d1c8      	bne.n	57b0 <__sfvwrite_r+0xf0>
    581e:	e7bd      	b.n	579c <__sfvwrite_r+0xdc>
    5820:	9803      	ldr	r0, [sp, #12]
    5822:	4621      	mov	r1, r4
    5824:	f7fe fc18 	bl	4058 <__swsetup_r>
    5828:	2800      	cmp	r0, #0
    582a:	f040 80d4 	bne.w	59d6 <__sfvwrite_r+0x316>
    582e:	89a0      	ldrh	r0, [r4, #12]
    5830:	fa1f fa80 	uxth.w	sl, r0
    5834:	e758      	b.n	56e8 <__sfvwrite_r+0x28>
    5836:	6820      	ldr	r0, [r4, #0]
    5838:	46b9      	mov	r9, r7
    583a:	6923      	ldr	r3, [r4, #16]
    583c:	4298      	cmp	r0, r3
    583e:	bf94      	ite	ls
    5840:	2300      	movls	r3, #0
    5842:	2301      	movhi	r3, #1
    5844:	42b7      	cmp	r7, r6
    5846:	bf2c      	ite	cs
    5848:	2300      	movcs	r3, #0
    584a:	f003 0301 	andcc.w	r3, r3, #1
    584e:	2b00      	cmp	r3, #0
    5850:	f040 809d 	bne.w	598e <__sfvwrite_r+0x2ce>
    5854:	6963      	ldr	r3, [r4, #20]
    5856:	429e      	cmp	r6, r3
    5858:	f0c0 808c 	bcc.w	5974 <__sfvwrite_r+0x2b4>
    585c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    585e:	4652      	mov	r2, sl
    5860:	9803      	ldr	r0, [sp, #12]
    5862:	6a21      	ldr	r1, [r4, #32]
    5864:	47b8      	blx	r7
    5866:	1e07      	subs	r7, r0, #0
    5868:	dd7d      	ble.n	5966 <__sfvwrite_r+0x2a6>
    586a:	46b9      	mov	r9, r7
    586c:	e767      	b.n	573e <__sfvwrite_r+0x7e>
    586e:	f410 6f90 	tst.w	r0, #1152	; 0x480
    5872:	bf08      	it	eq
    5874:	6820      	ldreq	r0, [r4, #0]
    5876:	f43f af56 	beq.w	5726 <__sfvwrite_r+0x66>
    587a:	6962      	ldr	r2, [r4, #20]
    587c:	6921      	ldr	r1, [r4, #16]
    587e:	6823      	ldr	r3, [r4, #0]
    5880:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    5884:	1a5b      	subs	r3, r3, r1
    5886:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    588a:	f103 0c01 	add.w	ip, r3, #1
    588e:	44b4      	add	ip, r6
    5890:	ea4f 0969 	mov.w	r9, r9, asr #1
    5894:	45e1      	cmp	r9, ip
    5896:	464a      	mov	r2, r9
    5898:	bf3c      	itt	cc
    589a:	46e1      	movcc	r9, ip
    589c:	464a      	movcc	r2, r9
    589e:	f410 6f80 	tst.w	r0, #1024	; 0x400
    58a2:	f000 8083 	beq.w	59ac <__sfvwrite_r+0x2ec>
    58a6:	4611      	mov	r1, r2
    58a8:	9803      	ldr	r0, [sp, #12]
    58aa:	9302      	str	r3, [sp, #8]
    58ac:	f7fc fba4 	bl	1ff8 <_malloc_r>
    58b0:	9b02      	ldr	r3, [sp, #8]
    58b2:	2800      	cmp	r0, #0
    58b4:	f000 8099 	beq.w	59ea <__sfvwrite_r+0x32a>
    58b8:	461a      	mov	r2, r3
    58ba:	6921      	ldr	r1, [r4, #16]
    58bc:	9302      	str	r3, [sp, #8]
    58be:	9001      	str	r0, [sp, #4]
    58c0:	f000 f9ca 	bl	5c58 <memcpy>
    58c4:	89a2      	ldrh	r2, [r4, #12]
    58c6:	9b02      	ldr	r3, [sp, #8]
    58c8:	f8dd c004 	ldr.w	ip, [sp, #4]
    58cc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    58d0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    58d4:	81a2      	strh	r2, [r4, #12]
    58d6:	ebc3 0209 	rsb	r2, r3, r9
    58da:	eb0c 0003 	add.w	r0, ip, r3
    58de:	4637      	mov	r7, r6
    58e0:	46b3      	mov	fp, r6
    58e2:	60a2      	str	r2, [r4, #8]
    58e4:	f8c4 c010 	str.w	ip, [r4, #16]
    58e8:	6020      	str	r0, [r4, #0]
    58ea:	f8c4 9014 	str.w	r9, [r4, #20]
    58ee:	e71a      	b.n	5726 <__sfvwrite_r+0x66>
    58f0:	4652      	mov	r2, sl
    58f2:	4649      	mov	r1, r9
    58f4:	4656      	mov	r6, sl
    58f6:	f8cd c004 	str.w	ip, [sp, #4]
    58fa:	f000 fa75 	bl	5de8 <memmove>
    58fe:	68a2      	ldr	r2, [r4, #8]
    5900:	6823      	ldr	r3, [r4, #0]
    5902:	ebbb 0b06 	subs.w	fp, fp, r6
    5906:	ebca 0202 	rsb	r2, sl, r2
    590a:	f8dd c004 	ldr.w	ip, [sp, #4]
    590e:	4453      	add	r3, sl
    5910:	60a2      	str	r2, [r4, #8]
    5912:	6023      	str	r3, [r4, #0]
    5914:	f47f af7a 	bne.w	580c <__sfvwrite_r+0x14c>
    5918:	9803      	ldr	r0, [sp, #12]
    591a:	4621      	mov	r1, r4
    591c:	f7ff fbfc 	bl	5118 <_fflush_r>
    5920:	bb08      	cbnz	r0, 5966 <__sfvwrite_r+0x2a6>
    5922:	46dc      	mov	ip, fp
    5924:	e772      	b.n	580c <__sfvwrite_r+0x14c>
    5926:	4648      	mov	r0, r9
    5928:	210a      	movs	r1, #10
    592a:	463a      	mov	r2, r7
    592c:	f000 f95a 	bl	5be4 <memchr>
    5930:	2800      	cmp	r0, #0
    5932:	d04b      	beq.n	59cc <__sfvwrite_r+0x30c>
    5934:	f100 0b01 	add.w	fp, r0, #1
    5938:	f04f 0c01 	mov.w	ip, #1
    593c:	ebc9 0b0b 	rsb	fp, r9, fp
    5940:	e73c      	b.n	57bc <__sfvwrite_r+0xfc>
    5942:	4649      	mov	r1, r9
    5944:	4632      	mov	r2, r6
    5946:	f8cd c004 	str.w	ip, [sp, #4]
    594a:	f000 fa4d 	bl	5de8 <memmove>
    594e:	6823      	ldr	r3, [r4, #0]
    5950:	4621      	mov	r1, r4
    5952:	9803      	ldr	r0, [sp, #12]
    5954:	199b      	adds	r3, r3, r6
    5956:	6023      	str	r3, [r4, #0]
    5958:	f7ff fbde 	bl	5118 <_fflush_r>
    595c:	f8dd c004 	ldr.w	ip, [sp, #4]
    5960:	2800      	cmp	r0, #0
    5962:	f43f af4f 	beq.w	5804 <__sfvwrite_r+0x144>
    5966:	89a3      	ldrh	r3, [r4, #12]
    5968:	f04f 30ff 	mov.w	r0, #4294967295
    596c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5970:	81a3      	strh	r3, [r4, #12]
    5972:	e714      	b.n	579e <__sfvwrite_r+0xde>
    5974:	4632      	mov	r2, r6
    5976:	4651      	mov	r1, sl
    5978:	f000 fa36 	bl	5de8 <memmove>
    597c:	68a2      	ldr	r2, [r4, #8]
    597e:	6823      	ldr	r3, [r4, #0]
    5980:	4637      	mov	r7, r6
    5982:	1b92      	subs	r2, r2, r6
    5984:	46b1      	mov	r9, r6
    5986:	199b      	adds	r3, r3, r6
    5988:	60a2      	str	r2, [r4, #8]
    598a:	6023      	str	r3, [r4, #0]
    598c:	e6d7      	b.n	573e <__sfvwrite_r+0x7e>
    598e:	4651      	mov	r1, sl
    5990:	463a      	mov	r2, r7
    5992:	f000 fa29 	bl	5de8 <memmove>
    5996:	6823      	ldr	r3, [r4, #0]
    5998:	9803      	ldr	r0, [sp, #12]
    599a:	4621      	mov	r1, r4
    599c:	19db      	adds	r3, r3, r7
    599e:	6023      	str	r3, [r4, #0]
    59a0:	f7ff fbba 	bl	5118 <_fflush_r>
    59a4:	2800      	cmp	r0, #0
    59a6:	f43f aeca 	beq.w	573e <__sfvwrite_r+0x7e>
    59aa:	e7dc      	b.n	5966 <__sfvwrite_r+0x2a6>
    59ac:	9803      	ldr	r0, [sp, #12]
    59ae:	9302      	str	r3, [sp, #8]
    59b0:	f000 ff8c 	bl	68cc <_realloc_r>
    59b4:	9b02      	ldr	r3, [sp, #8]
    59b6:	4684      	mov	ip, r0
    59b8:	2800      	cmp	r0, #0
    59ba:	d18c      	bne.n	58d6 <__sfvwrite_r+0x216>
    59bc:	6921      	ldr	r1, [r4, #16]
    59be:	9803      	ldr	r0, [sp, #12]
    59c0:	f7ff fd9e 	bl	5500 <_free_r>
    59c4:	9903      	ldr	r1, [sp, #12]
    59c6:	230c      	movs	r3, #12
    59c8:	600b      	str	r3, [r1, #0]
    59ca:	e7cc      	b.n	5966 <__sfvwrite_r+0x2a6>
    59cc:	f107 0b01 	add.w	fp, r7, #1
    59d0:	f04f 0c01 	mov.w	ip, #1
    59d4:	e6f2      	b.n	57bc <__sfvwrite_r+0xfc>
    59d6:	9903      	ldr	r1, [sp, #12]
    59d8:	2209      	movs	r2, #9
    59da:	89a3      	ldrh	r3, [r4, #12]
    59dc:	f04f 30ff 	mov.w	r0, #4294967295
    59e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    59e4:	600a      	str	r2, [r1, #0]
    59e6:	81a3      	strh	r3, [r4, #12]
    59e8:	e6d9      	b.n	579e <__sfvwrite_r+0xde>
    59ea:	9a03      	ldr	r2, [sp, #12]
    59ec:	230c      	movs	r3, #12
    59ee:	6013      	str	r3, [r2, #0]
    59f0:	e7b9      	b.n	5966 <__sfvwrite_r+0x2a6>
    59f2:	bf00      	nop

000059f4 <_fwalk_reent>:
    59f4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    59f8:	4607      	mov	r7, r0
    59fa:	468a      	mov	sl, r1
    59fc:	f7ff fc48 	bl	5290 <__sfp_lock_acquire>
    5a00:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    5a04:	bf08      	it	eq
    5a06:	46b0      	moveq	r8, r6
    5a08:	d018      	beq.n	5a3c <_fwalk_reent+0x48>
    5a0a:	f04f 0800 	mov.w	r8, #0
    5a0e:	6875      	ldr	r5, [r6, #4]
    5a10:	68b4      	ldr	r4, [r6, #8]
    5a12:	3d01      	subs	r5, #1
    5a14:	d40f      	bmi.n	5a36 <_fwalk_reent+0x42>
    5a16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    5a1a:	b14b      	cbz	r3, 5a30 <_fwalk_reent+0x3c>
    5a1c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    5a20:	4621      	mov	r1, r4
    5a22:	4638      	mov	r0, r7
    5a24:	f1b3 3fff 	cmp.w	r3, #4294967295
    5a28:	d002      	beq.n	5a30 <_fwalk_reent+0x3c>
    5a2a:	47d0      	blx	sl
    5a2c:	ea48 0800 	orr.w	r8, r8, r0
    5a30:	3468      	adds	r4, #104	; 0x68
    5a32:	3d01      	subs	r5, #1
    5a34:	d5ef      	bpl.n	5a16 <_fwalk_reent+0x22>
    5a36:	6836      	ldr	r6, [r6, #0]
    5a38:	2e00      	cmp	r6, #0
    5a3a:	d1e8      	bne.n	5a0e <_fwalk_reent+0x1a>
    5a3c:	f7ff fc2a 	bl	5294 <__sfp_lock_release>
    5a40:	4640      	mov	r0, r8
    5a42:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    5a46:	bf00      	nop

00005a48 <_fwalk>:
    5a48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5a4c:	4606      	mov	r6, r0
    5a4e:	4688      	mov	r8, r1
    5a50:	f7ff fc1e 	bl	5290 <__sfp_lock_acquire>
    5a54:	36d8      	adds	r6, #216	; 0xd8
    5a56:	bf08      	it	eq
    5a58:	4637      	moveq	r7, r6
    5a5a:	d015      	beq.n	5a88 <_fwalk+0x40>
    5a5c:	2700      	movs	r7, #0
    5a5e:	6875      	ldr	r5, [r6, #4]
    5a60:	68b4      	ldr	r4, [r6, #8]
    5a62:	3d01      	subs	r5, #1
    5a64:	d40d      	bmi.n	5a82 <_fwalk+0x3a>
    5a66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    5a6a:	b13b      	cbz	r3, 5a7c <_fwalk+0x34>
    5a6c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    5a70:	4620      	mov	r0, r4
    5a72:	f1b3 3fff 	cmp.w	r3, #4294967295
    5a76:	d001      	beq.n	5a7c <_fwalk+0x34>
    5a78:	47c0      	blx	r8
    5a7a:	4307      	orrs	r7, r0
    5a7c:	3468      	adds	r4, #104	; 0x68
    5a7e:	3d01      	subs	r5, #1
    5a80:	d5f1      	bpl.n	5a66 <_fwalk+0x1e>
    5a82:	6836      	ldr	r6, [r6, #0]
    5a84:	2e00      	cmp	r6, #0
    5a86:	d1ea      	bne.n	5a5e <_fwalk+0x16>
    5a88:	f7ff fc04 	bl	5294 <__sfp_lock_release>
    5a8c:	4638      	mov	r0, r7
    5a8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5a92:	bf00      	nop

00005a94 <__locale_charset>:
    5a94:	f647 438c 	movw	r3, #31884	; 0x7c8c
    5a98:	f2c0 0300 	movt	r3, #0
    5a9c:	6818      	ldr	r0, [r3, #0]
    5a9e:	4770      	bx	lr

00005aa0 <_localeconv_r>:
    5aa0:	4800      	ldr	r0, [pc, #0]	; (5aa4 <_localeconv_r+0x4>)
    5aa2:	4770      	bx	lr
    5aa4:	00007c90 	.word	0x00007c90

00005aa8 <localeconv>:
    5aa8:	4800      	ldr	r0, [pc, #0]	; (5aac <localeconv+0x4>)
    5aaa:	4770      	bx	lr
    5aac:	00007c90 	.word	0x00007c90

00005ab0 <_setlocale_r>:
    5ab0:	b570      	push	{r4, r5, r6, lr}
    5ab2:	4605      	mov	r5, r0
    5ab4:	460e      	mov	r6, r1
    5ab6:	4614      	mov	r4, r2
    5ab8:	b172      	cbz	r2, 5ad8 <_setlocale_r+0x28>
    5aba:	f647 31b0 	movw	r1, #31664	; 0x7bb0
    5abe:	4610      	mov	r0, r2
    5ac0:	f2c0 0100 	movt	r1, #0
    5ac4:	f001 f944 	bl	6d50 <strcmp>
    5ac8:	b958      	cbnz	r0, 5ae2 <_setlocale_r+0x32>
    5aca:	f647 30b0 	movw	r0, #31664	; 0x7bb0
    5ace:	622c      	str	r4, [r5, #32]
    5ad0:	f2c0 0000 	movt	r0, #0
    5ad4:	61ee      	str	r6, [r5, #28]
    5ad6:	bd70      	pop	{r4, r5, r6, pc}
    5ad8:	f647 30b0 	movw	r0, #31664	; 0x7bb0
    5adc:	f2c0 0000 	movt	r0, #0
    5ae0:	bd70      	pop	{r4, r5, r6, pc}
    5ae2:	f647 31e8 	movw	r1, #31720	; 0x7be8
    5ae6:	4620      	mov	r0, r4
    5ae8:	f2c0 0100 	movt	r1, #0
    5aec:	f001 f930 	bl	6d50 <strcmp>
    5af0:	2800      	cmp	r0, #0
    5af2:	d0ea      	beq.n	5aca <_setlocale_r+0x1a>
    5af4:	2000      	movs	r0, #0
    5af6:	bd70      	pop	{r4, r5, r6, pc}

00005af8 <setlocale>:
    5af8:	f240 0324 	movw	r3, #36	; 0x24
    5afc:	460a      	mov	r2, r1
    5afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b02:	4601      	mov	r1, r0
    5b04:	6818      	ldr	r0, [r3, #0]
    5b06:	e7d3      	b.n	5ab0 <_setlocale_r>

00005b08 <__smakebuf_r>:
    5b08:	898b      	ldrh	r3, [r1, #12]
    5b0a:	b5f0      	push	{r4, r5, r6, r7, lr}
    5b0c:	460c      	mov	r4, r1
    5b0e:	b29a      	uxth	r2, r3
    5b10:	b091      	sub	sp, #68	; 0x44
    5b12:	f012 0f02 	tst.w	r2, #2
    5b16:	4605      	mov	r5, r0
    5b18:	d141      	bne.n	5b9e <__smakebuf_r+0x96>
    5b1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    5b1e:	2900      	cmp	r1, #0
    5b20:	db18      	blt.n	5b54 <__smakebuf_r+0x4c>
    5b22:	aa01      	add	r2, sp, #4
    5b24:	f001 faaa 	bl	707c <_fstat_r>
    5b28:	2800      	cmp	r0, #0
    5b2a:	db11      	blt.n	5b50 <__smakebuf_r+0x48>
    5b2c:	9b02      	ldr	r3, [sp, #8]
    5b2e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    5b32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    5b36:	bf14      	ite	ne
    5b38:	2700      	movne	r7, #0
    5b3a:	2701      	moveq	r7, #1
    5b3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    5b40:	d040      	beq.n	5bc4 <__smakebuf_r+0xbc>
    5b42:	89a3      	ldrh	r3, [r4, #12]
    5b44:	f44f 6680 	mov.w	r6, #1024	; 0x400
    5b48:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    5b4c:	81a3      	strh	r3, [r4, #12]
    5b4e:	e00b      	b.n	5b68 <__smakebuf_r+0x60>
    5b50:	89a3      	ldrh	r3, [r4, #12]
    5b52:	b29a      	uxth	r2, r3
    5b54:	f012 0f80 	tst.w	r2, #128	; 0x80
    5b58:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    5b5c:	bf0c      	ite	eq
    5b5e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    5b62:	2640      	movne	r6, #64	; 0x40
    5b64:	2700      	movs	r7, #0
    5b66:	81a3      	strh	r3, [r4, #12]
    5b68:	4628      	mov	r0, r5
    5b6a:	4631      	mov	r1, r6
    5b6c:	f7fc fa44 	bl	1ff8 <_malloc_r>
    5b70:	b170      	cbz	r0, 5b90 <__smakebuf_r+0x88>
    5b72:	89a1      	ldrh	r1, [r4, #12]
    5b74:	f245 22d9 	movw	r2, #21209	; 0x52d9
    5b78:	f2c0 0200 	movt	r2, #0
    5b7c:	6120      	str	r0, [r4, #16]
    5b7e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    5b82:	6166      	str	r6, [r4, #20]
    5b84:	62aa      	str	r2, [r5, #40]	; 0x28
    5b86:	81a1      	strh	r1, [r4, #12]
    5b88:	6020      	str	r0, [r4, #0]
    5b8a:	b97f      	cbnz	r7, 5bac <__smakebuf_r+0xa4>
    5b8c:	b011      	add	sp, #68	; 0x44
    5b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5b90:	89a3      	ldrh	r3, [r4, #12]
    5b92:	f413 7f00 	tst.w	r3, #512	; 0x200
    5b96:	d1f9      	bne.n	5b8c <__smakebuf_r+0x84>
    5b98:	f043 0302 	orr.w	r3, r3, #2
    5b9c:	81a3      	strh	r3, [r4, #12]
    5b9e:	f104 0347 	add.w	r3, r4, #71	; 0x47
    5ba2:	6123      	str	r3, [r4, #16]
    5ba4:	6023      	str	r3, [r4, #0]
    5ba6:	2301      	movs	r3, #1
    5ba8:	6163      	str	r3, [r4, #20]
    5baa:	e7ef      	b.n	5b8c <__smakebuf_r+0x84>
    5bac:	4628      	mov	r0, r5
    5bae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    5bb2:	f001 fa79 	bl	70a8 <_isatty_r>
    5bb6:	2800      	cmp	r0, #0
    5bb8:	d0e8      	beq.n	5b8c <__smakebuf_r+0x84>
    5bba:	89a3      	ldrh	r3, [r4, #12]
    5bbc:	f043 0301 	orr.w	r3, r3, #1
    5bc0:	81a3      	strh	r3, [r4, #12]
    5bc2:	e7e3      	b.n	5b8c <__smakebuf_r+0x84>
    5bc4:	f646 43c9 	movw	r3, #27849	; 0x6cc9
    5bc8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    5bca:	f2c0 0300 	movt	r3, #0
    5bce:	429a      	cmp	r2, r3
    5bd0:	d1b7      	bne.n	5b42 <__smakebuf_r+0x3a>
    5bd2:	89a2      	ldrh	r2, [r4, #12]
    5bd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
    5bd8:	461e      	mov	r6, r3
    5bda:	6523      	str	r3, [r4, #80]	; 0x50
    5bdc:	ea42 0303 	orr.w	r3, r2, r3
    5be0:	81a3      	strh	r3, [r4, #12]
    5be2:	e7c1      	b.n	5b68 <__smakebuf_r+0x60>

00005be4 <memchr>:
    5be4:	f010 0f03 	tst.w	r0, #3
    5be8:	b2c9      	uxtb	r1, r1
    5bea:	b410      	push	{r4}
    5bec:	d010      	beq.n	5c10 <memchr+0x2c>
    5bee:	2a00      	cmp	r2, #0
    5bf0:	d02f      	beq.n	5c52 <memchr+0x6e>
    5bf2:	7803      	ldrb	r3, [r0, #0]
    5bf4:	428b      	cmp	r3, r1
    5bf6:	d02a      	beq.n	5c4e <memchr+0x6a>
    5bf8:	3a01      	subs	r2, #1
    5bfa:	e005      	b.n	5c08 <memchr+0x24>
    5bfc:	2a00      	cmp	r2, #0
    5bfe:	d028      	beq.n	5c52 <memchr+0x6e>
    5c00:	7803      	ldrb	r3, [r0, #0]
    5c02:	3a01      	subs	r2, #1
    5c04:	428b      	cmp	r3, r1
    5c06:	d022      	beq.n	5c4e <memchr+0x6a>
    5c08:	3001      	adds	r0, #1
    5c0a:	f010 0f03 	tst.w	r0, #3
    5c0e:	d1f5      	bne.n	5bfc <memchr+0x18>
    5c10:	2a03      	cmp	r2, #3
    5c12:	d911      	bls.n	5c38 <memchr+0x54>
    5c14:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    5c18:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    5c1c:	6803      	ldr	r3, [r0, #0]
    5c1e:	ea84 0303 	eor.w	r3, r4, r3
    5c22:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    5c26:	ea2c 0303 	bic.w	r3, ip, r3
    5c2a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    5c2e:	d103      	bne.n	5c38 <memchr+0x54>
    5c30:	3a04      	subs	r2, #4
    5c32:	3004      	adds	r0, #4
    5c34:	2a03      	cmp	r2, #3
    5c36:	d8f1      	bhi.n	5c1c <memchr+0x38>
    5c38:	b15a      	cbz	r2, 5c52 <memchr+0x6e>
    5c3a:	7803      	ldrb	r3, [r0, #0]
    5c3c:	428b      	cmp	r3, r1
    5c3e:	d006      	beq.n	5c4e <memchr+0x6a>
    5c40:	3a01      	subs	r2, #1
    5c42:	b132      	cbz	r2, 5c52 <memchr+0x6e>
    5c44:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    5c48:	3a01      	subs	r2, #1
    5c4a:	428b      	cmp	r3, r1
    5c4c:	d1f9      	bne.n	5c42 <memchr+0x5e>
    5c4e:	bc10      	pop	{r4}
    5c50:	4770      	bx	lr
    5c52:	2000      	movs	r0, #0
    5c54:	e7fb      	b.n	5c4e <memchr+0x6a>
    5c56:	bf00      	nop

00005c58 <memcpy>:
    5c58:	2a03      	cmp	r2, #3
    5c5a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    5c5e:	d80b      	bhi.n	5c78 <memcpy+0x20>
    5c60:	b13a      	cbz	r2, 5c72 <memcpy+0x1a>
    5c62:	2300      	movs	r3, #0
    5c64:	f811 c003 	ldrb.w	ip, [r1, r3]
    5c68:	f800 c003 	strb.w	ip, [r0, r3]
    5c6c:	3301      	adds	r3, #1
    5c6e:	4293      	cmp	r3, r2
    5c70:	d1f8      	bne.n	5c64 <memcpy+0xc>
    5c72:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    5c76:	4770      	bx	lr
    5c78:	1882      	adds	r2, r0, r2
    5c7a:	460c      	mov	r4, r1
    5c7c:	4603      	mov	r3, r0
    5c7e:	e003      	b.n	5c88 <memcpy+0x30>
    5c80:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    5c84:	f803 1c01 	strb.w	r1, [r3, #-1]
    5c88:	f003 0603 	and.w	r6, r3, #3
    5c8c:	4619      	mov	r1, r3
    5c8e:	46a4      	mov	ip, r4
    5c90:	3301      	adds	r3, #1
    5c92:	3401      	adds	r4, #1
    5c94:	2e00      	cmp	r6, #0
    5c96:	d1f3      	bne.n	5c80 <memcpy+0x28>
    5c98:	f01c 0403 	ands.w	r4, ip, #3
    5c9c:	4663      	mov	r3, ip
    5c9e:	bf08      	it	eq
    5ca0:	ebc1 0c02 	rsbeq	ip, r1, r2
    5ca4:	d068      	beq.n	5d78 <memcpy+0x120>
    5ca6:	4265      	negs	r5, r4
    5ca8:	f1c4 0a04 	rsb	sl, r4, #4
    5cac:	eb0c 0705 	add.w	r7, ip, r5
    5cb0:	4633      	mov	r3, r6
    5cb2:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    5cb6:	f85c 6005 	ldr.w	r6, [ip, r5]
    5cba:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    5cbe:	1a55      	subs	r5, r2, r1
    5cc0:	e008      	b.n	5cd4 <memcpy+0x7c>
    5cc2:	f857 4f04 	ldr.w	r4, [r7, #4]!
    5cc6:	4626      	mov	r6, r4
    5cc8:	fa04 f40a 	lsl.w	r4, r4, sl
    5ccc:	ea49 0404 	orr.w	r4, r9, r4
    5cd0:	50cc      	str	r4, [r1, r3]
    5cd2:	3304      	adds	r3, #4
    5cd4:	185c      	adds	r4, r3, r1
    5cd6:	2d03      	cmp	r5, #3
    5cd8:	fa26 f908 	lsr.w	r9, r6, r8
    5cdc:	f1a5 0504 	sub.w	r5, r5, #4
    5ce0:	eb0c 0603 	add.w	r6, ip, r3
    5ce4:	dced      	bgt.n	5cc2 <memcpy+0x6a>
    5ce6:	2300      	movs	r3, #0
    5ce8:	e002      	b.n	5cf0 <memcpy+0x98>
    5cea:	5cf1      	ldrb	r1, [r6, r3]
    5cec:	54e1      	strb	r1, [r4, r3]
    5cee:	3301      	adds	r3, #1
    5cf0:	1919      	adds	r1, r3, r4
    5cf2:	4291      	cmp	r1, r2
    5cf4:	d3f9      	bcc.n	5cea <memcpy+0x92>
    5cf6:	e7bc      	b.n	5c72 <memcpy+0x1a>
    5cf8:	f853 4c40 	ldr.w	r4, [r3, #-64]
    5cfc:	f841 4c40 	str.w	r4, [r1, #-64]
    5d00:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    5d04:	f841 4c3c 	str.w	r4, [r1, #-60]
    5d08:	f853 4c38 	ldr.w	r4, [r3, #-56]
    5d0c:	f841 4c38 	str.w	r4, [r1, #-56]
    5d10:	f853 4c34 	ldr.w	r4, [r3, #-52]
    5d14:	f841 4c34 	str.w	r4, [r1, #-52]
    5d18:	f853 4c30 	ldr.w	r4, [r3, #-48]
    5d1c:	f841 4c30 	str.w	r4, [r1, #-48]
    5d20:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    5d24:	f841 4c2c 	str.w	r4, [r1, #-44]
    5d28:	f853 4c28 	ldr.w	r4, [r3, #-40]
    5d2c:	f841 4c28 	str.w	r4, [r1, #-40]
    5d30:	f853 4c24 	ldr.w	r4, [r3, #-36]
    5d34:	f841 4c24 	str.w	r4, [r1, #-36]
    5d38:	f853 4c20 	ldr.w	r4, [r3, #-32]
    5d3c:	f841 4c20 	str.w	r4, [r1, #-32]
    5d40:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    5d44:	f841 4c1c 	str.w	r4, [r1, #-28]
    5d48:	f853 4c18 	ldr.w	r4, [r3, #-24]
    5d4c:	f841 4c18 	str.w	r4, [r1, #-24]
    5d50:	f853 4c14 	ldr.w	r4, [r3, #-20]
    5d54:	f841 4c14 	str.w	r4, [r1, #-20]
    5d58:	f853 4c10 	ldr.w	r4, [r3, #-16]
    5d5c:	f841 4c10 	str.w	r4, [r1, #-16]
    5d60:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    5d64:	f841 4c0c 	str.w	r4, [r1, #-12]
    5d68:	f853 4c08 	ldr.w	r4, [r3, #-8]
    5d6c:	f841 4c08 	str.w	r4, [r1, #-8]
    5d70:	f853 4c04 	ldr.w	r4, [r3, #-4]
    5d74:	f841 4c04 	str.w	r4, [r1, #-4]
    5d78:	461c      	mov	r4, r3
    5d7a:	460d      	mov	r5, r1
    5d7c:	3340      	adds	r3, #64	; 0x40
    5d7e:	3140      	adds	r1, #64	; 0x40
    5d80:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    5d84:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    5d88:	dcb6      	bgt.n	5cf8 <memcpy+0xa0>
    5d8a:	4621      	mov	r1, r4
    5d8c:	462b      	mov	r3, r5
    5d8e:	1b54      	subs	r4, r2, r5
    5d90:	e00f      	b.n	5db2 <memcpy+0x15a>
    5d92:	f851 5c10 	ldr.w	r5, [r1, #-16]
    5d96:	f843 5c10 	str.w	r5, [r3, #-16]
    5d9a:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    5d9e:	f843 5c0c 	str.w	r5, [r3, #-12]
    5da2:	f851 5c08 	ldr.w	r5, [r1, #-8]
    5da6:	f843 5c08 	str.w	r5, [r3, #-8]
    5daa:	f851 5c04 	ldr.w	r5, [r1, #-4]
    5dae:	f843 5c04 	str.w	r5, [r3, #-4]
    5db2:	2c0f      	cmp	r4, #15
    5db4:	460d      	mov	r5, r1
    5db6:	469c      	mov	ip, r3
    5db8:	f101 0110 	add.w	r1, r1, #16
    5dbc:	f103 0310 	add.w	r3, r3, #16
    5dc0:	f1a4 0410 	sub.w	r4, r4, #16
    5dc4:	dce5      	bgt.n	5d92 <memcpy+0x13a>
    5dc6:	ebcc 0102 	rsb	r1, ip, r2
    5dca:	2300      	movs	r3, #0
    5dcc:	e003      	b.n	5dd6 <memcpy+0x17e>
    5dce:	58ec      	ldr	r4, [r5, r3]
    5dd0:	f84c 4003 	str.w	r4, [ip, r3]
    5dd4:	3304      	adds	r3, #4
    5dd6:	195e      	adds	r6, r3, r5
    5dd8:	2903      	cmp	r1, #3
    5dda:	eb03 040c 	add.w	r4, r3, ip
    5dde:	f1a1 0104 	sub.w	r1, r1, #4
    5de2:	dcf4      	bgt.n	5dce <memcpy+0x176>
    5de4:	e77f      	b.n	5ce6 <memcpy+0x8e>
    5de6:	bf00      	nop

00005de8 <memmove>:
    5de8:	4288      	cmp	r0, r1
    5dea:	468c      	mov	ip, r1
    5dec:	b470      	push	{r4, r5, r6}
    5dee:	4605      	mov	r5, r0
    5df0:	4614      	mov	r4, r2
    5df2:	d90e      	bls.n	5e12 <memmove+0x2a>
    5df4:	188b      	adds	r3, r1, r2
    5df6:	4298      	cmp	r0, r3
    5df8:	d20b      	bcs.n	5e12 <memmove+0x2a>
    5dfa:	b142      	cbz	r2, 5e0e <memmove+0x26>
    5dfc:	ebc2 0c03 	rsb	ip, r2, r3
    5e00:	4601      	mov	r1, r0
    5e02:	1e53      	subs	r3, r2, #1
    5e04:	f81c 2003 	ldrb.w	r2, [ip, r3]
    5e08:	54ca      	strb	r2, [r1, r3]
    5e0a:	3b01      	subs	r3, #1
    5e0c:	d2fa      	bcs.n	5e04 <memmove+0x1c>
    5e0e:	bc70      	pop	{r4, r5, r6}
    5e10:	4770      	bx	lr
    5e12:	2a0f      	cmp	r2, #15
    5e14:	d809      	bhi.n	5e2a <memmove+0x42>
    5e16:	2c00      	cmp	r4, #0
    5e18:	d0f9      	beq.n	5e0e <memmove+0x26>
    5e1a:	2300      	movs	r3, #0
    5e1c:	f81c 2003 	ldrb.w	r2, [ip, r3]
    5e20:	54ea      	strb	r2, [r5, r3]
    5e22:	3301      	adds	r3, #1
    5e24:	42a3      	cmp	r3, r4
    5e26:	d1f9      	bne.n	5e1c <memmove+0x34>
    5e28:	e7f1      	b.n	5e0e <memmove+0x26>
    5e2a:	ea41 0300 	orr.w	r3, r1, r0
    5e2e:	f013 0f03 	tst.w	r3, #3
    5e32:	d1f0      	bne.n	5e16 <memmove+0x2e>
    5e34:	4694      	mov	ip, r2
    5e36:	460c      	mov	r4, r1
    5e38:	4603      	mov	r3, r0
    5e3a:	6825      	ldr	r5, [r4, #0]
    5e3c:	f1ac 0c10 	sub.w	ip, ip, #16
    5e40:	601d      	str	r5, [r3, #0]
    5e42:	6865      	ldr	r5, [r4, #4]
    5e44:	605d      	str	r5, [r3, #4]
    5e46:	68a5      	ldr	r5, [r4, #8]
    5e48:	609d      	str	r5, [r3, #8]
    5e4a:	68e5      	ldr	r5, [r4, #12]
    5e4c:	3410      	adds	r4, #16
    5e4e:	60dd      	str	r5, [r3, #12]
    5e50:	3310      	adds	r3, #16
    5e52:	f1bc 0f0f 	cmp.w	ip, #15
    5e56:	d8f0      	bhi.n	5e3a <memmove+0x52>
    5e58:	3a10      	subs	r2, #16
    5e5a:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    5e5e:	f10c 0501 	add.w	r5, ip, #1
    5e62:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    5e66:	012d      	lsls	r5, r5, #4
    5e68:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    5e6c:	eb01 0c05 	add.w	ip, r1, r5
    5e70:	1945      	adds	r5, r0, r5
    5e72:	2e03      	cmp	r6, #3
    5e74:	4634      	mov	r4, r6
    5e76:	d9ce      	bls.n	5e16 <memmove+0x2e>
    5e78:	2300      	movs	r3, #0
    5e7a:	f85c 2003 	ldr.w	r2, [ip, r3]
    5e7e:	50ea      	str	r2, [r5, r3]
    5e80:	3304      	adds	r3, #4
    5e82:	1af2      	subs	r2, r6, r3
    5e84:	2a03      	cmp	r2, #3
    5e86:	d8f8      	bhi.n	5e7a <memmove+0x92>
    5e88:	3e04      	subs	r6, #4
    5e8a:	08b3      	lsrs	r3, r6, #2
    5e8c:	1c5a      	adds	r2, r3, #1
    5e8e:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    5e92:	0092      	lsls	r2, r2, #2
    5e94:	4494      	add	ip, r2
    5e96:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    5e9a:	18ad      	adds	r5, r5, r2
    5e9c:	e7bb      	b.n	5e16 <memmove+0x2e>
    5e9e:	bf00      	nop

00005ea0 <memset>:
    5ea0:	2a03      	cmp	r2, #3
    5ea2:	b2c9      	uxtb	r1, r1
    5ea4:	b430      	push	{r4, r5}
    5ea6:	d807      	bhi.n	5eb8 <memset+0x18>
    5ea8:	b122      	cbz	r2, 5eb4 <memset+0x14>
    5eaa:	2300      	movs	r3, #0
    5eac:	54c1      	strb	r1, [r0, r3]
    5eae:	3301      	adds	r3, #1
    5eb0:	4293      	cmp	r3, r2
    5eb2:	d1fb      	bne.n	5eac <memset+0xc>
    5eb4:	bc30      	pop	{r4, r5}
    5eb6:	4770      	bx	lr
    5eb8:	eb00 0c02 	add.w	ip, r0, r2
    5ebc:	4603      	mov	r3, r0
    5ebe:	e001      	b.n	5ec4 <memset+0x24>
    5ec0:	f803 1c01 	strb.w	r1, [r3, #-1]
    5ec4:	f003 0403 	and.w	r4, r3, #3
    5ec8:	461a      	mov	r2, r3
    5eca:	3301      	adds	r3, #1
    5ecc:	2c00      	cmp	r4, #0
    5ece:	d1f7      	bne.n	5ec0 <memset+0x20>
    5ed0:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    5ed4:	ebc2 040c 	rsb	r4, r2, ip
    5ed8:	fb03 f301 	mul.w	r3, r3, r1
    5edc:	e01f      	b.n	5f1e <memset+0x7e>
    5ede:	f842 3c40 	str.w	r3, [r2, #-64]
    5ee2:	f842 3c3c 	str.w	r3, [r2, #-60]
    5ee6:	f842 3c38 	str.w	r3, [r2, #-56]
    5eea:	f842 3c34 	str.w	r3, [r2, #-52]
    5eee:	f842 3c30 	str.w	r3, [r2, #-48]
    5ef2:	f842 3c2c 	str.w	r3, [r2, #-44]
    5ef6:	f842 3c28 	str.w	r3, [r2, #-40]
    5efa:	f842 3c24 	str.w	r3, [r2, #-36]
    5efe:	f842 3c20 	str.w	r3, [r2, #-32]
    5f02:	f842 3c1c 	str.w	r3, [r2, #-28]
    5f06:	f842 3c18 	str.w	r3, [r2, #-24]
    5f0a:	f842 3c14 	str.w	r3, [r2, #-20]
    5f0e:	f842 3c10 	str.w	r3, [r2, #-16]
    5f12:	f842 3c0c 	str.w	r3, [r2, #-12]
    5f16:	f842 3c08 	str.w	r3, [r2, #-8]
    5f1a:	f842 3c04 	str.w	r3, [r2, #-4]
    5f1e:	4615      	mov	r5, r2
    5f20:	3240      	adds	r2, #64	; 0x40
    5f22:	2c3f      	cmp	r4, #63	; 0x3f
    5f24:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    5f28:	dcd9      	bgt.n	5ede <memset+0x3e>
    5f2a:	462a      	mov	r2, r5
    5f2c:	ebc5 040c 	rsb	r4, r5, ip
    5f30:	e007      	b.n	5f42 <memset+0xa2>
    5f32:	f842 3c10 	str.w	r3, [r2, #-16]
    5f36:	f842 3c0c 	str.w	r3, [r2, #-12]
    5f3a:	f842 3c08 	str.w	r3, [r2, #-8]
    5f3e:	f842 3c04 	str.w	r3, [r2, #-4]
    5f42:	4615      	mov	r5, r2
    5f44:	3210      	adds	r2, #16
    5f46:	2c0f      	cmp	r4, #15
    5f48:	f1a4 0410 	sub.w	r4, r4, #16
    5f4c:	dcf1      	bgt.n	5f32 <memset+0x92>
    5f4e:	462a      	mov	r2, r5
    5f50:	ebc5 050c 	rsb	r5, r5, ip
    5f54:	e001      	b.n	5f5a <memset+0xba>
    5f56:	f842 3c04 	str.w	r3, [r2, #-4]
    5f5a:	4614      	mov	r4, r2
    5f5c:	3204      	adds	r2, #4
    5f5e:	2d03      	cmp	r5, #3
    5f60:	f1a5 0504 	sub.w	r5, r5, #4
    5f64:	dcf7      	bgt.n	5f56 <memset+0xb6>
    5f66:	e001      	b.n	5f6c <memset+0xcc>
    5f68:	f804 1b01 	strb.w	r1, [r4], #1
    5f6c:	4564      	cmp	r4, ip
    5f6e:	d3fb      	bcc.n	5f68 <memset+0xc8>
    5f70:	e7a0      	b.n	5eb4 <memset+0x14>
    5f72:	bf00      	nop

00005f74 <__hi0bits>:
    5f74:	0c02      	lsrs	r2, r0, #16
    5f76:	4603      	mov	r3, r0
    5f78:	0412      	lsls	r2, r2, #16
    5f7a:	b1b2      	cbz	r2, 5faa <__hi0bits+0x36>
    5f7c:	2000      	movs	r0, #0
    5f7e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    5f82:	d101      	bne.n	5f88 <__hi0bits+0x14>
    5f84:	3008      	adds	r0, #8
    5f86:	021b      	lsls	r3, r3, #8
    5f88:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    5f8c:	d101      	bne.n	5f92 <__hi0bits+0x1e>
    5f8e:	3004      	adds	r0, #4
    5f90:	011b      	lsls	r3, r3, #4
    5f92:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    5f96:	d101      	bne.n	5f9c <__hi0bits+0x28>
    5f98:	3002      	adds	r0, #2
    5f9a:	009b      	lsls	r3, r3, #2
    5f9c:	2b00      	cmp	r3, #0
    5f9e:	db03      	blt.n	5fa8 <__hi0bits+0x34>
    5fa0:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    5fa4:	d004      	beq.n	5fb0 <__hi0bits+0x3c>
    5fa6:	3001      	adds	r0, #1
    5fa8:	4770      	bx	lr
    5faa:	0403      	lsls	r3, r0, #16
    5fac:	2010      	movs	r0, #16
    5fae:	e7e6      	b.n	5f7e <__hi0bits+0xa>
    5fb0:	2020      	movs	r0, #32
    5fb2:	4770      	bx	lr

00005fb4 <__lo0bits>:
    5fb4:	6803      	ldr	r3, [r0, #0]
    5fb6:	4602      	mov	r2, r0
    5fb8:	f013 0007 	ands.w	r0, r3, #7
    5fbc:	d009      	beq.n	5fd2 <__lo0bits+0x1e>
    5fbe:	f013 0f01 	tst.w	r3, #1
    5fc2:	d121      	bne.n	6008 <__lo0bits+0x54>
    5fc4:	f013 0f02 	tst.w	r3, #2
    5fc8:	d122      	bne.n	6010 <__lo0bits+0x5c>
    5fca:	089b      	lsrs	r3, r3, #2
    5fcc:	2002      	movs	r0, #2
    5fce:	6013      	str	r3, [r2, #0]
    5fd0:	4770      	bx	lr
    5fd2:	b299      	uxth	r1, r3
    5fd4:	b909      	cbnz	r1, 5fda <__lo0bits+0x26>
    5fd6:	0c1b      	lsrs	r3, r3, #16
    5fd8:	2010      	movs	r0, #16
    5fda:	f013 0fff 	tst.w	r3, #255	; 0xff
    5fde:	d101      	bne.n	5fe4 <__lo0bits+0x30>
    5fe0:	3008      	adds	r0, #8
    5fe2:	0a1b      	lsrs	r3, r3, #8
    5fe4:	f013 0f0f 	tst.w	r3, #15
    5fe8:	d101      	bne.n	5fee <__lo0bits+0x3a>
    5fea:	3004      	adds	r0, #4
    5fec:	091b      	lsrs	r3, r3, #4
    5fee:	f013 0f03 	tst.w	r3, #3
    5ff2:	d101      	bne.n	5ff8 <__lo0bits+0x44>
    5ff4:	3002      	adds	r0, #2
    5ff6:	089b      	lsrs	r3, r3, #2
    5ff8:	f013 0f01 	tst.w	r3, #1
    5ffc:	d102      	bne.n	6004 <__lo0bits+0x50>
    5ffe:	085b      	lsrs	r3, r3, #1
    6000:	d004      	beq.n	600c <__lo0bits+0x58>
    6002:	3001      	adds	r0, #1
    6004:	6013      	str	r3, [r2, #0]
    6006:	4770      	bx	lr
    6008:	2000      	movs	r0, #0
    600a:	4770      	bx	lr
    600c:	2020      	movs	r0, #32
    600e:	4770      	bx	lr
    6010:	085b      	lsrs	r3, r3, #1
    6012:	2001      	movs	r0, #1
    6014:	6013      	str	r3, [r2, #0]
    6016:	4770      	bx	lr

00006018 <__mcmp>:
    6018:	4603      	mov	r3, r0
    601a:	690a      	ldr	r2, [r1, #16]
    601c:	6900      	ldr	r0, [r0, #16]
    601e:	b410      	push	{r4}
    6020:	1a80      	subs	r0, r0, r2
    6022:	d111      	bne.n	6048 <__mcmp+0x30>
    6024:	3204      	adds	r2, #4
    6026:	f103 0c14 	add.w	ip, r3, #20
    602a:	0092      	lsls	r2, r2, #2
    602c:	189b      	adds	r3, r3, r2
    602e:	1889      	adds	r1, r1, r2
    6030:	3104      	adds	r1, #4
    6032:	3304      	adds	r3, #4
    6034:	f853 4c04 	ldr.w	r4, [r3, #-4]
    6038:	3b04      	subs	r3, #4
    603a:	f851 2c04 	ldr.w	r2, [r1, #-4]
    603e:	3904      	subs	r1, #4
    6040:	4294      	cmp	r4, r2
    6042:	d103      	bne.n	604c <__mcmp+0x34>
    6044:	459c      	cmp	ip, r3
    6046:	d3f5      	bcc.n	6034 <__mcmp+0x1c>
    6048:	bc10      	pop	{r4}
    604a:	4770      	bx	lr
    604c:	bf38      	it	cc
    604e:	f04f 30ff 	movcc.w	r0, #4294967295
    6052:	d3f9      	bcc.n	6048 <__mcmp+0x30>
    6054:	2001      	movs	r0, #1
    6056:	e7f7      	b.n	6048 <__mcmp+0x30>

00006058 <__ulp>:
    6058:	f240 0300 	movw	r3, #0
    605c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    6060:	ea01 0303 	and.w	r3, r1, r3
    6064:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    6068:	2b00      	cmp	r3, #0
    606a:	dd02      	ble.n	6072 <__ulp+0x1a>
    606c:	4619      	mov	r1, r3
    606e:	2000      	movs	r0, #0
    6070:	4770      	bx	lr
    6072:	425b      	negs	r3, r3
    6074:	151b      	asrs	r3, r3, #20
    6076:	2b13      	cmp	r3, #19
    6078:	dd0e      	ble.n	6098 <__ulp+0x40>
    607a:	3b14      	subs	r3, #20
    607c:	2b1e      	cmp	r3, #30
    607e:	dd03      	ble.n	6088 <__ulp+0x30>
    6080:	2301      	movs	r3, #1
    6082:	2100      	movs	r1, #0
    6084:	4618      	mov	r0, r3
    6086:	4770      	bx	lr
    6088:	2201      	movs	r2, #1
    608a:	f1c3 031f 	rsb	r3, r3, #31
    608e:	2100      	movs	r1, #0
    6090:	fa12 f303 	lsls.w	r3, r2, r3
    6094:	4618      	mov	r0, r3
    6096:	4770      	bx	lr
    6098:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    609c:	2000      	movs	r0, #0
    609e:	fa52 f103 	asrs.w	r1, r2, r3
    60a2:	4770      	bx	lr

000060a4 <__b2d>:
    60a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    60a8:	6904      	ldr	r4, [r0, #16]
    60aa:	f100 0614 	add.w	r6, r0, #20
    60ae:	460f      	mov	r7, r1
    60b0:	3404      	adds	r4, #4
    60b2:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    60b6:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    60ba:	46a0      	mov	r8, r4
    60bc:	4628      	mov	r0, r5
    60be:	f7ff ff59 	bl	5f74 <__hi0bits>
    60c2:	280a      	cmp	r0, #10
    60c4:	f1c0 0320 	rsb	r3, r0, #32
    60c8:	603b      	str	r3, [r7, #0]
    60ca:	dc14      	bgt.n	60f6 <__b2d+0x52>
    60cc:	42a6      	cmp	r6, r4
    60ce:	f1c0 030b 	rsb	r3, r0, #11
    60d2:	d237      	bcs.n	6144 <__b2d+0xa0>
    60d4:	f854 1c04 	ldr.w	r1, [r4, #-4]
    60d8:	40d9      	lsrs	r1, r3
    60da:	fa25 fc03 	lsr.w	ip, r5, r3
    60de:	3015      	adds	r0, #21
    60e0:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    60e4:	4085      	lsls	r5, r0
    60e6:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    60ea:	ea41 0205 	orr.w	r2, r1, r5
    60ee:	4610      	mov	r0, r2
    60f0:	4619      	mov	r1, r3
    60f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    60f6:	42a6      	cmp	r6, r4
    60f8:	d320      	bcc.n	613c <__b2d+0x98>
    60fa:	2100      	movs	r1, #0
    60fc:	380b      	subs	r0, #11
    60fe:	bf02      	ittt	eq
    6100:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    6104:	460a      	moveq	r2, r1
    6106:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    610a:	d0f0      	beq.n	60ee <__b2d+0x4a>
    610c:	42b4      	cmp	r4, r6
    610e:	f1c0 0320 	rsb	r3, r0, #32
    6112:	d919      	bls.n	6148 <__b2d+0xa4>
    6114:	f854 4c04 	ldr.w	r4, [r4, #-4]
    6118:	40dc      	lsrs	r4, r3
    611a:	4085      	lsls	r5, r0
    611c:	fa21 fc03 	lsr.w	ip, r1, r3
    6120:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    6124:	fa11 f000 	lsls.w	r0, r1, r0
    6128:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    612c:	ea44 0200 	orr.w	r2, r4, r0
    6130:	ea45 030c 	orr.w	r3, r5, ip
    6134:	4610      	mov	r0, r2
    6136:	4619      	mov	r1, r3
    6138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    613c:	f854 1c04 	ldr.w	r1, [r4, #-4]
    6140:	3c04      	subs	r4, #4
    6142:	e7db      	b.n	60fc <__b2d+0x58>
    6144:	2100      	movs	r1, #0
    6146:	e7c8      	b.n	60da <__b2d+0x36>
    6148:	2400      	movs	r4, #0
    614a:	e7e6      	b.n	611a <__b2d+0x76>

0000614c <__ratio>:
    614c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    6150:	b083      	sub	sp, #12
    6152:	460e      	mov	r6, r1
    6154:	a901      	add	r1, sp, #4
    6156:	4607      	mov	r7, r0
    6158:	f7ff ffa4 	bl	60a4 <__b2d>
    615c:	460d      	mov	r5, r1
    615e:	4604      	mov	r4, r0
    6160:	4669      	mov	r1, sp
    6162:	4630      	mov	r0, r6
    6164:	f7ff ff9e 	bl	60a4 <__b2d>
    6168:	f8dd c004 	ldr.w	ip, [sp, #4]
    616c:	46a9      	mov	r9, r5
    616e:	46a0      	mov	r8, r4
    6170:	460b      	mov	r3, r1
    6172:	4602      	mov	r2, r0
    6174:	6931      	ldr	r1, [r6, #16]
    6176:	4616      	mov	r6, r2
    6178:	6938      	ldr	r0, [r7, #16]
    617a:	461f      	mov	r7, r3
    617c:	1a40      	subs	r0, r0, r1
    617e:	9900      	ldr	r1, [sp, #0]
    6180:	ebc1 010c 	rsb	r1, r1, ip
    6184:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    6188:	2900      	cmp	r1, #0
    618a:	bfc9      	itett	gt
    618c:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    6190:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    6194:	4624      	movgt	r4, r4
    6196:	464d      	movgt	r5, r9
    6198:	bfdc      	itt	le
    619a:	4612      	movle	r2, r2
    619c:	463b      	movle	r3, r7
    619e:	4620      	mov	r0, r4
    61a0:	4629      	mov	r1, r5
    61a2:	f7fb fd61 	bl	1c68 <__aeabi_ddiv>
    61a6:	b003      	add	sp, #12
    61a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

000061ac <_mprec_log10>:
    61ac:	2817      	cmp	r0, #23
    61ae:	b510      	push	{r4, lr}
    61b0:	4604      	mov	r4, r0
    61b2:	dd0e      	ble.n	61d2 <_mprec_log10+0x26>
    61b4:	f240 0100 	movw	r1, #0
    61b8:	2000      	movs	r0, #0
    61ba:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    61be:	f240 0300 	movw	r3, #0
    61c2:	2200      	movs	r2, #0
    61c4:	f2c4 0324 	movt	r3, #16420	; 0x4024
    61c8:	f7fb fc24 	bl	1a14 <__aeabi_dmul>
    61cc:	3c01      	subs	r4, #1
    61ce:	d1f6      	bne.n	61be <_mprec_log10+0x12>
    61d0:	bd10      	pop	{r4, pc}
    61d2:	f647 43d0 	movw	r3, #31952	; 0x7cd0
    61d6:	f2c0 0300 	movt	r3, #0
    61da:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    61de:	e9d3 0100 	ldrd	r0, r1, [r3]
    61e2:	bd10      	pop	{r4, pc}

000061e4 <__copybits>:
    61e4:	6913      	ldr	r3, [r2, #16]
    61e6:	3901      	subs	r1, #1
    61e8:	f102 0c14 	add.w	ip, r2, #20
    61ec:	b410      	push	{r4}
    61ee:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    61f2:	114c      	asrs	r4, r1, #5
    61f4:	3214      	adds	r2, #20
    61f6:	3401      	adds	r4, #1
    61f8:	4594      	cmp	ip, r2
    61fa:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    61fe:	d20f      	bcs.n	6220 <__copybits+0x3c>
    6200:	2300      	movs	r3, #0
    6202:	f85c 1003 	ldr.w	r1, [ip, r3]
    6206:	50c1      	str	r1, [r0, r3]
    6208:	3304      	adds	r3, #4
    620a:	eb03 010c 	add.w	r1, r3, ip
    620e:	428a      	cmp	r2, r1
    6210:	d8f7      	bhi.n	6202 <__copybits+0x1e>
    6212:	ea6f 0c0c 	mvn.w	ip, ip
    6216:	4462      	add	r2, ip
    6218:	f022 0203 	bic.w	r2, r2, #3
    621c:	3204      	adds	r2, #4
    621e:	1880      	adds	r0, r0, r2
    6220:	4284      	cmp	r4, r0
    6222:	d904      	bls.n	622e <__copybits+0x4a>
    6224:	2300      	movs	r3, #0
    6226:	f840 3b04 	str.w	r3, [r0], #4
    622a:	4284      	cmp	r4, r0
    622c:	d8fb      	bhi.n	6226 <__copybits+0x42>
    622e:	bc10      	pop	{r4}
    6230:	4770      	bx	lr
    6232:	bf00      	nop

00006234 <__any_on>:
    6234:	6902      	ldr	r2, [r0, #16]
    6236:	114b      	asrs	r3, r1, #5
    6238:	429a      	cmp	r2, r3
    623a:	db10      	blt.n	625e <__any_on+0x2a>
    623c:	dd0e      	ble.n	625c <__any_on+0x28>
    623e:	f011 011f 	ands.w	r1, r1, #31
    6242:	d00b      	beq.n	625c <__any_on+0x28>
    6244:	461a      	mov	r2, r3
    6246:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    624a:	695b      	ldr	r3, [r3, #20]
    624c:	fa23 fc01 	lsr.w	ip, r3, r1
    6250:	fa0c f101 	lsl.w	r1, ip, r1
    6254:	4299      	cmp	r1, r3
    6256:	d002      	beq.n	625e <__any_on+0x2a>
    6258:	2001      	movs	r0, #1
    625a:	4770      	bx	lr
    625c:	461a      	mov	r2, r3
    625e:	3204      	adds	r2, #4
    6260:	f100 0114 	add.w	r1, r0, #20
    6264:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    6268:	f103 0c04 	add.w	ip, r3, #4
    626c:	4561      	cmp	r1, ip
    626e:	d20b      	bcs.n	6288 <__any_on+0x54>
    6270:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    6274:	2a00      	cmp	r2, #0
    6276:	d1ef      	bne.n	6258 <__any_on+0x24>
    6278:	4299      	cmp	r1, r3
    627a:	d205      	bcs.n	6288 <__any_on+0x54>
    627c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    6280:	2a00      	cmp	r2, #0
    6282:	d1e9      	bne.n	6258 <__any_on+0x24>
    6284:	4299      	cmp	r1, r3
    6286:	d3f9      	bcc.n	627c <__any_on+0x48>
    6288:	2000      	movs	r0, #0
    628a:	4770      	bx	lr

0000628c <_Bfree>:
    628c:	b530      	push	{r4, r5, lr}
    628e:	6a45      	ldr	r5, [r0, #36]	; 0x24
    6290:	b083      	sub	sp, #12
    6292:	4604      	mov	r4, r0
    6294:	b155      	cbz	r5, 62ac <_Bfree+0x20>
    6296:	b139      	cbz	r1, 62a8 <_Bfree+0x1c>
    6298:	6a63      	ldr	r3, [r4, #36]	; 0x24
    629a:	684a      	ldr	r2, [r1, #4]
    629c:	68db      	ldr	r3, [r3, #12]
    629e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    62a2:	6008      	str	r0, [r1, #0]
    62a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    62a8:	b003      	add	sp, #12
    62aa:	bd30      	pop	{r4, r5, pc}
    62ac:	2010      	movs	r0, #16
    62ae:	9101      	str	r1, [sp, #4]
    62b0:	f7fb fe9a 	bl	1fe8 <malloc>
    62b4:	9901      	ldr	r1, [sp, #4]
    62b6:	6260      	str	r0, [r4, #36]	; 0x24
    62b8:	60c5      	str	r5, [r0, #12]
    62ba:	6045      	str	r5, [r0, #4]
    62bc:	6085      	str	r5, [r0, #8]
    62be:	6005      	str	r5, [r0, #0]
    62c0:	e7e9      	b.n	6296 <_Bfree+0xa>
    62c2:	bf00      	nop

000062c4 <_Balloc>:
    62c4:	b570      	push	{r4, r5, r6, lr}
    62c6:	6a44      	ldr	r4, [r0, #36]	; 0x24
    62c8:	4606      	mov	r6, r0
    62ca:	460d      	mov	r5, r1
    62cc:	b164      	cbz	r4, 62e8 <_Balloc+0x24>
    62ce:	68e2      	ldr	r2, [r4, #12]
    62d0:	b1a2      	cbz	r2, 62fc <_Balloc+0x38>
    62d2:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    62d6:	b1eb      	cbz	r3, 6314 <_Balloc+0x50>
    62d8:	6819      	ldr	r1, [r3, #0]
    62da:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    62de:	2200      	movs	r2, #0
    62e0:	60da      	str	r2, [r3, #12]
    62e2:	611a      	str	r2, [r3, #16]
    62e4:	4618      	mov	r0, r3
    62e6:	bd70      	pop	{r4, r5, r6, pc}
    62e8:	2010      	movs	r0, #16
    62ea:	f7fb fe7d 	bl	1fe8 <malloc>
    62ee:	2300      	movs	r3, #0
    62f0:	4604      	mov	r4, r0
    62f2:	6270      	str	r0, [r6, #36]	; 0x24
    62f4:	60c3      	str	r3, [r0, #12]
    62f6:	6043      	str	r3, [r0, #4]
    62f8:	6083      	str	r3, [r0, #8]
    62fa:	6003      	str	r3, [r0, #0]
    62fc:	2210      	movs	r2, #16
    62fe:	4630      	mov	r0, r6
    6300:	2104      	movs	r1, #4
    6302:	f000 fe13 	bl	6f2c <_calloc_r>
    6306:	6a73      	ldr	r3, [r6, #36]	; 0x24
    6308:	60e0      	str	r0, [r4, #12]
    630a:	68da      	ldr	r2, [r3, #12]
    630c:	2a00      	cmp	r2, #0
    630e:	d1e0      	bne.n	62d2 <_Balloc+0xe>
    6310:	4613      	mov	r3, r2
    6312:	e7e7      	b.n	62e4 <_Balloc+0x20>
    6314:	2401      	movs	r4, #1
    6316:	4630      	mov	r0, r6
    6318:	4621      	mov	r1, r4
    631a:	40ac      	lsls	r4, r5
    631c:	1d62      	adds	r2, r4, #5
    631e:	0092      	lsls	r2, r2, #2
    6320:	f000 fe04 	bl	6f2c <_calloc_r>
    6324:	4603      	mov	r3, r0
    6326:	2800      	cmp	r0, #0
    6328:	d0dc      	beq.n	62e4 <_Balloc+0x20>
    632a:	6045      	str	r5, [r0, #4]
    632c:	6084      	str	r4, [r0, #8]
    632e:	e7d6      	b.n	62de <_Balloc+0x1a>

00006330 <__d2b>:
    6330:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    6334:	b083      	sub	sp, #12
    6336:	2101      	movs	r1, #1
    6338:	461d      	mov	r5, r3
    633a:	4614      	mov	r4, r2
    633c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    633e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    6340:	f7ff ffc0 	bl	62c4 <_Balloc>
    6344:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    6348:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    634c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    6350:	4615      	mov	r5, r2
    6352:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    6356:	9300      	str	r3, [sp, #0]
    6358:	bf1c      	itt	ne
    635a:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    635e:	9300      	strne	r3, [sp, #0]
    6360:	4680      	mov	r8, r0
    6362:	2c00      	cmp	r4, #0
    6364:	d023      	beq.n	63ae <__d2b+0x7e>
    6366:	a802      	add	r0, sp, #8
    6368:	f840 4d04 	str.w	r4, [r0, #-4]!
    636c:	f7ff fe22 	bl	5fb4 <__lo0bits>
    6370:	4603      	mov	r3, r0
    6372:	2800      	cmp	r0, #0
    6374:	d137      	bne.n	63e6 <__d2b+0xb6>
    6376:	9901      	ldr	r1, [sp, #4]
    6378:	9a00      	ldr	r2, [sp, #0]
    637a:	f8c8 1014 	str.w	r1, [r8, #20]
    637e:	2a00      	cmp	r2, #0
    6380:	bf14      	ite	ne
    6382:	2402      	movne	r4, #2
    6384:	2401      	moveq	r4, #1
    6386:	f8c8 2018 	str.w	r2, [r8, #24]
    638a:	f8c8 4010 	str.w	r4, [r8, #16]
    638e:	f1ba 0f00 	cmp.w	sl, #0
    6392:	d01b      	beq.n	63cc <__d2b+0x9c>
    6394:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    6398:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    639c:	f1aa 0a03 	sub.w	sl, sl, #3
    63a0:	4453      	add	r3, sl
    63a2:	603b      	str	r3, [r7, #0]
    63a4:	6032      	str	r2, [r6, #0]
    63a6:	4640      	mov	r0, r8
    63a8:	b003      	add	sp, #12
    63aa:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    63ae:	4668      	mov	r0, sp
    63b0:	f7ff fe00 	bl	5fb4 <__lo0bits>
    63b4:	2301      	movs	r3, #1
    63b6:	461c      	mov	r4, r3
    63b8:	f8c8 3010 	str.w	r3, [r8, #16]
    63bc:	9b00      	ldr	r3, [sp, #0]
    63be:	f8c8 3014 	str.w	r3, [r8, #20]
    63c2:	f100 0320 	add.w	r3, r0, #32
    63c6:	f1ba 0f00 	cmp.w	sl, #0
    63ca:	d1e3      	bne.n	6394 <__d2b+0x64>
    63cc:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    63d0:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    63d4:	3b02      	subs	r3, #2
    63d6:	603b      	str	r3, [r7, #0]
    63d8:	6910      	ldr	r0, [r2, #16]
    63da:	f7ff fdcb 	bl	5f74 <__hi0bits>
    63de:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    63e2:	6030      	str	r0, [r6, #0]
    63e4:	e7df      	b.n	63a6 <__d2b+0x76>
    63e6:	9a00      	ldr	r2, [sp, #0]
    63e8:	f1c0 0120 	rsb	r1, r0, #32
    63ec:	fa12 f101 	lsls.w	r1, r2, r1
    63f0:	40c2      	lsrs	r2, r0
    63f2:	9801      	ldr	r0, [sp, #4]
    63f4:	4301      	orrs	r1, r0
    63f6:	f8c8 1014 	str.w	r1, [r8, #20]
    63fa:	9200      	str	r2, [sp, #0]
    63fc:	e7bf      	b.n	637e <__d2b+0x4e>
    63fe:	bf00      	nop

00006400 <__mdiff>:
    6400:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6404:	6913      	ldr	r3, [r2, #16]
    6406:	690f      	ldr	r7, [r1, #16]
    6408:	460c      	mov	r4, r1
    640a:	4615      	mov	r5, r2
    640c:	1aff      	subs	r7, r7, r3
    640e:	2f00      	cmp	r7, #0
    6410:	d04f      	beq.n	64b2 <__mdiff+0xb2>
    6412:	db6a      	blt.n	64ea <__mdiff+0xea>
    6414:	2700      	movs	r7, #0
    6416:	f101 0614 	add.w	r6, r1, #20
    641a:	6861      	ldr	r1, [r4, #4]
    641c:	f7ff ff52 	bl	62c4 <_Balloc>
    6420:	f8d5 8010 	ldr.w	r8, [r5, #16]
    6424:	f8d4 c010 	ldr.w	ip, [r4, #16]
    6428:	f105 0114 	add.w	r1, r5, #20
    642c:	2200      	movs	r2, #0
    642e:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    6432:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    6436:	f105 0814 	add.w	r8, r5, #20
    643a:	3414      	adds	r4, #20
    643c:	f100 0314 	add.w	r3, r0, #20
    6440:	60c7      	str	r7, [r0, #12]
    6442:	f851 7b04 	ldr.w	r7, [r1], #4
    6446:	f856 5b04 	ldr.w	r5, [r6], #4
    644a:	46bb      	mov	fp, r7
    644c:	fa1f fa87 	uxth.w	sl, r7
    6450:	0c3f      	lsrs	r7, r7, #16
    6452:	fa1f f985 	uxth.w	r9, r5
    6456:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    645a:	ebca 0a09 	rsb	sl, sl, r9
    645e:	4452      	add	r2, sl
    6460:	eb07 4722 	add.w	r7, r7, r2, asr #16
    6464:	b292      	uxth	r2, r2
    6466:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    646a:	f843 2b04 	str.w	r2, [r3], #4
    646e:	143a      	asrs	r2, r7, #16
    6470:	4588      	cmp	r8, r1
    6472:	d8e6      	bhi.n	6442 <__mdiff+0x42>
    6474:	42a6      	cmp	r6, r4
    6476:	d20e      	bcs.n	6496 <__mdiff+0x96>
    6478:	f856 1b04 	ldr.w	r1, [r6], #4
    647c:	b28d      	uxth	r5, r1
    647e:	0c09      	lsrs	r1, r1, #16
    6480:	1952      	adds	r2, r2, r5
    6482:	eb01 4122 	add.w	r1, r1, r2, asr #16
    6486:	b292      	uxth	r2, r2
    6488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    648c:	f843 2b04 	str.w	r2, [r3], #4
    6490:	140a      	asrs	r2, r1, #16
    6492:	42b4      	cmp	r4, r6
    6494:	d8f0      	bhi.n	6478 <__mdiff+0x78>
    6496:	f853 2c04 	ldr.w	r2, [r3, #-4]
    649a:	b932      	cbnz	r2, 64aa <__mdiff+0xaa>
    649c:	f853 2c08 	ldr.w	r2, [r3, #-8]
    64a0:	f10c 3cff 	add.w	ip, ip, #4294967295
    64a4:	3b04      	subs	r3, #4
    64a6:	2a00      	cmp	r2, #0
    64a8:	d0f8      	beq.n	649c <__mdiff+0x9c>
    64aa:	f8c0 c010 	str.w	ip, [r0, #16]
    64ae:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    64b2:	3304      	adds	r3, #4
    64b4:	f101 0614 	add.w	r6, r1, #20
    64b8:	009b      	lsls	r3, r3, #2
    64ba:	18d2      	adds	r2, r2, r3
    64bc:	18cb      	adds	r3, r1, r3
    64be:	3304      	adds	r3, #4
    64c0:	3204      	adds	r2, #4
    64c2:	f853 cc04 	ldr.w	ip, [r3, #-4]
    64c6:	3b04      	subs	r3, #4
    64c8:	f852 1c04 	ldr.w	r1, [r2, #-4]
    64cc:	3a04      	subs	r2, #4
    64ce:	458c      	cmp	ip, r1
    64d0:	d10a      	bne.n	64e8 <__mdiff+0xe8>
    64d2:	429e      	cmp	r6, r3
    64d4:	d3f5      	bcc.n	64c2 <__mdiff+0xc2>
    64d6:	2100      	movs	r1, #0
    64d8:	f7ff fef4 	bl	62c4 <_Balloc>
    64dc:	2301      	movs	r3, #1
    64de:	6103      	str	r3, [r0, #16]
    64e0:	2300      	movs	r3, #0
    64e2:	6143      	str	r3, [r0, #20]
    64e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    64e8:	d297      	bcs.n	641a <__mdiff+0x1a>
    64ea:	4623      	mov	r3, r4
    64ec:	462c      	mov	r4, r5
    64ee:	2701      	movs	r7, #1
    64f0:	461d      	mov	r5, r3
    64f2:	f104 0614 	add.w	r6, r4, #20
    64f6:	e790      	b.n	641a <__mdiff+0x1a>

000064f8 <__lshift>:
    64f8:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    64fc:	690d      	ldr	r5, [r1, #16]
    64fe:	688b      	ldr	r3, [r1, #8]
    6500:	1156      	asrs	r6, r2, #5
    6502:	3501      	adds	r5, #1
    6504:	460c      	mov	r4, r1
    6506:	19ad      	adds	r5, r5, r6
    6508:	4690      	mov	r8, r2
    650a:	429d      	cmp	r5, r3
    650c:	4682      	mov	sl, r0
    650e:	6849      	ldr	r1, [r1, #4]
    6510:	dd03      	ble.n	651a <__lshift+0x22>
    6512:	005b      	lsls	r3, r3, #1
    6514:	3101      	adds	r1, #1
    6516:	429d      	cmp	r5, r3
    6518:	dcfb      	bgt.n	6512 <__lshift+0x1a>
    651a:	4650      	mov	r0, sl
    651c:	f7ff fed2 	bl	62c4 <_Balloc>
    6520:	2e00      	cmp	r6, #0
    6522:	4607      	mov	r7, r0
    6524:	f100 0214 	add.w	r2, r0, #20
    6528:	dd0a      	ble.n	6540 <__lshift+0x48>
    652a:	2300      	movs	r3, #0
    652c:	4619      	mov	r1, r3
    652e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    6532:	3301      	adds	r3, #1
    6534:	42b3      	cmp	r3, r6
    6536:	d1fa      	bne.n	652e <__lshift+0x36>
    6538:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    653c:	f103 0214 	add.w	r2, r3, #20
    6540:	6920      	ldr	r0, [r4, #16]
    6542:	f104 0314 	add.w	r3, r4, #20
    6546:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    654a:	3014      	adds	r0, #20
    654c:	f018 081f 	ands.w	r8, r8, #31
    6550:	d01b      	beq.n	658a <__lshift+0x92>
    6552:	f1c8 0e20 	rsb	lr, r8, #32
    6556:	2100      	movs	r1, #0
    6558:	681e      	ldr	r6, [r3, #0]
    655a:	fa06 fc08 	lsl.w	ip, r6, r8
    655e:	ea41 010c 	orr.w	r1, r1, ip
    6562:	f842 1b04 	str.w	r1, [r2], #4
    6566:	f853 1b04 	ldr.w	r1, [r3], #4
    656a:	4298      	cmp	r0, r3
    656c:	fa21 f10e 	lsr.w	r1, r1, lr
    6570:	d8f2      	bhi.n	6558 <__lshift+0x60>
    6572:	6011      	str	r1, [r2, #0]
    6574:	b101      	cbz	r1, 6578 <__lshift+0x80>
    6576:	3501      	adds	r5, #1
    6578:	4650      	mov	r0, sl
    657a:	3d01      	subs	r5, #1
    657c:	4621      	mov	r1, r4
    657e:	613d      	str	r5, [r7, #16]
    6580:	f7ff fe84 	bl	628c <_Bfree>
    6584:	4638      	mov	r0, r7
    6586:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    658a:	f853 1008 	ldr.w	r1, [r3, r8]
    658e:	f842 1008 	str.w	r1, [r2, r8]
    6592:	f108 0804 	add.w	r8, r8, #4
    6596:	eb08 0103 	add.w	r1, r8, r3
    659a:	4288      	cmp	r0, r1
    659c:	d9ec      	bls.n	6578 <__lshift+0x80>
    659e:	f853 1008 	ldr.w	r1, [r3, r8]
    65a2:	f842 1008 	str.w	r1, [r2, r8]
    65a6:	f108 0804 	add.w	r8, r8, #4
    65aa:	eb08 0103 	add.w	r1, r8, r3
    65ae:	4288      	cmp	r0, r1
    65b0:	d8eb      	bhi.n	658a <__lshift+0x92>
    65b2:	e7e1      	b.n	6578 <__lshift+0x80>

000065b4 <__multiply>:
    65b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    65b8:	f8d1 8010 	ldr.w	r8, [r1, #16]
    65bc:	6917      	ldr	r7, [r2, #16]
    65be:	460d      	mov	r5, r1
    65c0:	4616      	mov	r6, r2
    65c2:	b087      	sub	sp, #28
    65c4:	45b8      	cmp	r8, r7
    65c6:	bfb5      	itete	lt
    65c8:	4615      	movlt	r5, r2
    65ca:	463b      	movge	r3, r7
    65cc:	460b      	movlt	r3, r1
    65ce:	4647      	movge	r7, r8
    65d0:	bfb4      	ite	lt
    65d2:	461e      	movlt	r6, r3
    65d4:	4698      	movge	r8, r3
    65d6:	68ab      	ldr	r3, [r5, #8]
    65d8:	eb08 0407 	add.w	r4, r8, r7
    65dc:	6869      	ldr	r1, [r5, #4]
    65de:	429c      	cmp	r4, r3
    65e0:	bfc8      	it	gt
    65e2:	3101      	addgt	r1, #1
    65e4:	f7ff fe6e 	bl	62c4 <_Balloc>
    65e8:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    65ec:	f100 0b14 	add.w	fp, r0, #20
    65f0:	3314      	adds	r3, #20
    65f2:	9003      	str	r0, [sp, #12]
    65f4:	459b      	cmp	fp, r3
    65f6:	9304      	str	r3, [sp, #16]
    65f8:	d206      	bcs.n	6608 <__multiply+0x54>
    65fa:	9904      	ldr	r1, [sp, #16]
    65fc:	465b      	mov	r3, fp
    65fe:	2200      	movs	r2, #0
    6600:	f843 2b04 	str.w	r2, [r3], #4
    6604:	4299      	cmp	r1, r3
    6606:	d8fb      	bhi.n	6600 <__multiply+0x4c>
    6608:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    660c:	f106 0914 	add.w	r9, r6, #20
    6610:	f108 0814 	add.w	r8, r8, #20
    6614:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    6618:	3514      	adds	r5, #20
    661a:	45c1      	cmp	r9, r8
    661c:	f8cd 8004 	str.w	r8, [sp, #4]
    6620:	f10c 0c14 	add.w	ip, ip, #20
    6624:	9502      	str	r5, [sp, #8]
    6626:	d24b      	bcs.n	66c0 <__multiply+0x10c>
    6628:	f04f 0a00 	mov.w	sl, #0
    662c:	9405      	str	r4, [sp, #20]
    662e:	f859 400a 	ldr.w	r4, [r9, sl]
    6632:	eb0a 080b 	add.w	r8, sl, fp
    6636:	b2a0      	uxth	r0, r4
    6638:	b1d8      	cbz	r0, 6672 <__multiply+0xbe>
    663a:	9a02      	ldr	r2, [sp, #8]
    663c:	4643      	mov	r3, r8
    663e:	2400      	movs	r4, #0
    6640:	f852 5b04 	ldr.w	r5, [r2], #4
    6644:	6819      	ldr	r1, [r3, #0]
    6646:	b2af      	uxth	r7, r5
    6648:	0c2d      	lsrs	r5, r5, #16
    664a:	b28e      	uxth	r6, r1
    664c:	0c09      	lsrs	r1, r1, #16
    664e:	fb00 6607 	mla	r6, r0, r7, r6
    6652:	fb00 1105 	mla	r1, r0, r5, r1
    6656:	1936      	adds	r6, r6, r4
    6658:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    665c:	b2b6      	uxth	r6, r6
    665e:	0c0c      	lsrs	r4, r1, #16
    6660:	4594      	cmp	ip, r2
    6662:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    6666:	f843 6b04 	str.w	r6, [r3], #4
    666a:	d8e9      	bhi.n	6640 <__multiply+0x8c>
    666c:	601c      	str	r4, [r3, #0]
    666e:	f859 400a 	ldr.w	r4, [r9, sl]
    6672:	0c24      	lsrs	r4, r4, #16
    6674:	d01c      	beq.n	66b0 <__multiply+0xfc>
    6676:	f85b 200a 	ldr.w	r2, [fp, sl]
    667a:	4641      	mov	r1, r8
    667c:	9b02      	ldr	r3, [sp, #8]
    667e:	2500      	movs	r5, #0
    6680:	4610      	mov	r0, r2
    6682:	881e      	ldrh	r6, [r3, #0]
    6684:	b297      	uxth	r7, r2
    6686:	fb06 5504 	mla	r5, r6, r4, r5
    668a:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    668e:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    6692:	600f      	str	r7, [r1, #0]
    6694:	f851 0f04 	ldr.w	r0, [r1, #4]!
    6698:	f853 2b04 	ldr.w	r2, [r3], #4
    669c:	b286      	uxth	r6, r0
    669e:	0c12      	lsrs	r2, r2, #16
    66a0:	fb02 6204 	mla	r2, r2, r4, r6
    66a4:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    66a8:	0c15      	lsrs	r5, r2, #16
    66aa:	459c      	cmp	ip, r3
    66ac:	d8e9      	bhi.n	6682 <__multiply+0xce>
    66ae:	600a      	str	r2, [r1, #0]
    66b0:	f10a 0a04 	add.w	sl, sl, #4
    66b4:	9a01      	ldr	r2, [sp, #4]
    66b6:	eb0a 0309 	add.w	r3, sl, r9
    66ba:	429a      	cmp	r2, r3
    66bc:	d8b7      	bhi.n	662e <__multiply+0x7a>
    66be:	9c05      	ldr	r4, [sp, #20]
    66c0:	2c00      	cmp	r4, #0
    66c2:	dd0b      	ble.n	66dc <__multiply+0x128>
    66c4:	9a04      	ldr	r2, [sp, #16]
    66c6:	f852 3c04 	ldr.w	r3, [r2, #-4]
    66ca:	b93b      	cbnz	r3, 66dc <__multiply+0x128>
    66cc:	4613      	mov	r3, r2
    66ce:	e003      	b.n	66d8 <__multiply+0x124>
    66d0:	f853 2c08 	ldr.w	r2, [r3, #-8]
    66d4:	3b04      	subs	r3, #4
    66d6:	b90a      	cbnz	r2, 66dc <__multiply+0x128>
    66d8:	3c01      	subs	r4, #1
    66da:	d1f9      	bne.n	66d0 <__multiply+0x11c>
    66dc:	9b03      	ldr	r3, [sp, #12]
    66de:	4618      	mov	r0, r3
    66e0:	611c      	str	r4, [r3, #16]
    66e2:	b007      	add	sp, #28
    66e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000066e8 <__i2b>:
    66e8:	b510      	push	{r4, lr}
    66ea:	460c      	mov	r4, r1
    66ec:	2101      	movs	r1, #1
    66ee:	f7ff fde9 	bl	62c4 <_Balloc>
    66f2:	2201      	movs	r2, #1
    66f4:	6144      	str	r4, [r0, #20]
    66f6:	6102      	str	r2, [r0, #16]
    66f8:	bd10      	pop	{r4, pc}
    66fa:	bf00      	nop

000066fc <__multadd>:
    66fc:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    6700:	460d      	mov	r5, r1
    6702:	2100      	movs	r1, #0
    6704:	4606      	mov	r6, r0
    6706:	692c      	ldr	r4, [r5, #16]
    6708:	b083      	sub	sp, #12
    670a:	f105 0814 	add.w	r8, r5, #20
    670e:	4608      	mov	r0, r1
    6710:	f858 7001 	ldr.w	r7, [r8, r1]
    6714:	3001      	adds	r0, #1
    6716:	fa1f fa87 	uxth.w	sl, r7
    671a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    671e:	fb0a 3302 	mla	r3, sl, r2, r3
    6722:	fb0c fc02 	mul.w	ip, ip, r2
    6726:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    672a:	b29b      	uxth	r3, r3
    672c:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    6730:	f848 3001 	str.w	r3, [r8, r1]
    6734:	3104      	adds	r1, #4
    6736:	4284      	cmp	r4, r0
    6738:	ea4f 431c 	mov.w	r3, ip, lsr #16
    673c:	dce8      	bgt.n	6710 <__multadd+0x14>
    673e:	b13b      	cbz	r3, 6750 <__multadd+0x54>
    6740:	68aa      	ldr	r2, [r5, #8]
    6742:	4294      	cmp	r4, r2
    6744:	da08      	bge.n	6758 <__multadd+0x5c>
    6746:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    674a:	3401      	adds	r4, #1
    674c:	612c      	str	r4, [r5, #16]
    674e:	6153      	str	r3, [r2, #20]
    6750:	4628      	mov	r0, r5
    6752:	b003      	add	sp, #12
    6754:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    6758:	6869      	ldr	r1, [r5, #4]
    675a:	4630      	mov	r0, r6
    675c:	9301      	str	r3, [sp, #4]
    675e:	3101      	adds	r1, #1
    6760:	f7ff fdb0 	bl	62c4 <_Balloc>
    6764:	692a      	ldr	r2, [r5, #16]
    6766:	f105 010c 	add.w	r1, r5, #12
    676a:	3202      	adds	r2, #2
    676c:	0092      	lsls	r2, r2, #2
    676e:	4607      	mov	r7, r0
    6770:	300c      	adds	r0, #12
    6772:	f7ff fa71 	bl	5c58 <memcpy>
    6776:	4629      	mov	r1, r5
    6778:	4630      	mov	r0, r6
    677a:	463d      	mov	r5, r7
    677c:	f7ff fd86 	bl	628c <_Bfree>
    6780:	9b01      	ldr	r3, [sp, #4]
    6782:	e7e0      	b.n	6746 <__multadd+0x4a>

00006784 <__pow5mult>:
    6784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6788:	4615      	mov	r5, r2
    678a:	f012 0203 	ands.w	r2, r2, #3
    678e:	4604      	mov	r4, r0
    6790:	4688      	mov	r8, r1
    6792:	d12c      	bne.n	67ee <__pow5mult+0x6a>
    6794:	10ad      	asrs	r5, r5, #2
    6796:	d01e      	beq.n	67d6 <__pow5mult+0x52>
    6798:	6a66      	ldr	r6, [r4, #36]	; 0x24
    679a:	2e00      	cmp	r6, #0
    679c:	d034      	beq.n	6808 <__pow5mult+0x84>
    679e:	68b7      	ldr	r7, [r6, #8]
    67a0:	2f00      	cmp	r7, #0
    67a2:	d03b      	beq.n	681c <__pow5mult+0x98>
    67a4:	f015 0f01 	tst.w	r5, #1
    67a8:	d108      	bne.n	67bc <__pow5mult+0x38>
    67aa:	106d      	asrs	r5, r5, #1
    67ac:	d013      	beq.n	67d6 <__pow5mult+0x52>
    67ae:	683e      	ldr	r6, [r7, #0]
    67b0:	b1a6      	cbz	r6, 67dc <__pow5mult+0x58>
    67b2:	4630      	mov	r0, r6
    67b4:	4607      	mov	r7, r0
    67b6:	f015 0f01 	tst.w	r5, #1
    67ba:	d0f6      	beq.n	67aa <__pow5mult+0x26>
    67bc:	4641      	mov	r1, r8
    67be:	463a      	mov	r2, r7
    67c0:	4620      	mov	r0, r4
    67c2:	f7ff fef7 	bl	65b4 <__multiply>
    67c6:	4641      	mov	r1, r8
    67c8:	4606      	mov	r6, r0
    67ca:	4620      	mov	r0, r4
    67cc:	f7ff fd5e 	bl	628c <_Bfree>
    67d0:	106d      	asrs	r5, r5, #1
    67d2:	46b0      	mov	r8, r6
    67d4:	d1eb      	bne.n	67ae <__pow5mult+0x2a>
    67d6:	4640      	mov	r0, r8
    67d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    67dc:	4639      	mov	r1, r7
    67de:	463a      	mov	r2, r7
    67e0:	4620      	mov	r0, r4
    67e2:	f7ff fee7 	bl	65b4 <__multiply>
    67e6:	6038      	str	r0, [r7, #0]
    67e8:	4607      	mov	r7, r0
    67ea:	6006      	str	r6, [r0, #0]
    67ec:	e7e3      	b.n	67b6 <__pow5mult+0x32>
    67ee:	f647 4cd0 	movw	ip, #31952	; 0x7cd0
    67f2:	2300      	movs	r3, #0
    67f4:	f2c0 0c00 	movt	ip, #0
    67f8:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    67fc:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    6800:	f7ff ff7c 	bl	66fc <__multadd>
    6804:	4680      	mov	r8, r0
    6806:	e7c5      	b.n	6794 <__pow5mult+0x10>
    6808:	2010      	movs	r0, #16
    680a:	f7fb fbed 	bl	1fe8 <malloc>
    680e:	2300      	movs	r3, #0
    6810:	4606      	mov	r6, r0
    6812:	6260      	str	r0, [r4, #36]	; 0x24
    6814:	60c3      	str	r3, [r0, #12]
    6816:	6043      	str	r3, [r0, #4]
    6818:	6083      	str	r3, [r0, #8]
    681a:	6003      	str	r3, [r0, #0]
    681c:	4620      	mov	r0, r4
    681e:	f240 2171 	movw	r1, #625	; 0x271
    6822:	f7ff ff61 	bl	66e8 <__i2b>
    6826:	2300      	movs	r3, #0
    6828:	60b0      	str	r0, [r6, #8]
    682a:	4607      	mov	r7, r0
    682c:	6003      	str	r3, [r0, #0]
    682e:	e7b9      	b.n	67a4 <__pow5mult+0x20>

00006830 <__s2b>:
    6830:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    6834:	461e      	mov	r6, r3
    6836:	f648 6339 	movw	r3, #36409	; 0x8e39
    683a:	f106 0c08 	add.w	ip, r6, #8
    683e:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    6842:	4688      	mov	r8, r1
    6844:	4605      	mov	r5, r0
    6846:	4617      	mov	r7, r2
    6848:	fb83 130c 	smull	r1, r3, r3, ip
    684c:	ea4f 7cec 	mov.w	ip, ip, asr #31
    6850:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    6854:	f1bc 0f01 	cmp.w	ip, #1
    6858:	dd35      	ble.n	68c6 <__s2b+0x96>
    685a:	2100      	movs	r1, #0
    685c:	2201      	movs	r2, #1
    685e:	0052      	lsls	r2, r2, #1
    6860:	3101      	adds	r1, #1
    6862:	4594      	cmp	ip, r2
    6864:	dcfb      	bgt.n	685e <__s2b+0x2e>
    6866:	4628      	mov	r0, r5
    6868:	f7ff fd2c 	bl	62c4 <_Balloc>
    686c:	9b08      	ldr	r3, [sp, #32]
    686e:	6143      	str	r3, [r0, #20]
    6870:	2301      	movs	r3, #1
    6872:	2f09      	cmp	r7, #9
    6874:	6103      	str	r3, [r0, #16]
    6876:	dd22      	ble.n	68be <__s2b+0x8e>
    6878:	f108 0a09 	add.w	sl, r8, #9
    687c:	2409      	movs	r4, #9
    687e:	f818 3004 	ldrb.w	r3, [r8, r4]
    6882:	4601      	mov	r1, r0
    6884:	220a      	movs	r2, #10
    6886:	3401      	adds	r4, #1
    6888:	3b30      	subs	r3, #48	; 0x30
    688a:	4628      	mov	r0, r5
    688c:	f7ff ff36 	bl	66fc <__multadd>
    6890:	42a7      	cmp	r7, r4
    6892:	dcf4      	bgt.n	687e <__s2b+0x4e>
    6894:	eb0a 0807 	add.w	r8, sl, r7
    6898:	f1a8 0808 	sub.w	r8, r8, #8
    689c:	42be      	cmp	r6, r7
    689e:	dd0c      	ble.n	68ba <__s2b+0x8a>
    68a0:	2400      	movs	r4, #0
    68a2:	f818 3004 	ldrb.w	r3, [r8, r4]
    68a6:	4601      	mov	r1, r0
    68a8:	3401      	adds	r4, #1
    68aa:	220a      	movs	r2, #10
    68ac:	3b30      	subs	r3, #48	; 0x30
    68ae:	4628      	mov	r0, r5
    68b0:	f7ff ff24 	bl	66fc <__multadd>
    68b4:	19e3      	adds	r3, r4, r7
    68b6:	429e      	cmp	r6, r3
    68b8:	dcf3      	bgt.n	68a2 <__s2b+0x72>
    68ba:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    68be:	f108 080a 	add.w	r8, r8, #10
    68c2:	2709      	movs	r7, #9
    68c4:	e7ea      	b.n	689c <__s2b+0x6c>
    68c6:	2100      	movs	r1, #0
    68c8:	e7cd      	b.n	6866 <__s2b+0x36>
    68ca:	bf00      	nop

000068cc <_realloc_r>:
    68cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    68d0:	4691      	mov	r9, r2
    68d2:	b083      	sub	sp, #12
    68d4:	4607      	mov	r7, r0
    68d6:	460e      	mov	r6, r1
    68d8:	2900      	cmp	r1, #0
    68da:	f000 813a 	beq.w	6b52 <_realloc_r+0x286>
    68de:	f1a1 0808 	sub.w	r8, r1, #8
    68e2:	f109 040b 	add.w	r4, r9, #11
    68e6:	f7fb fe59 	bl	259c <__malloc_lock>
    68ea:	2c16      	cmp	r4, #22
    68ec:	f8d8 1004 	ldr.w	r1, [r8, #4]
    68f0:	460b      	mov	r3, r1
    68f2:	f200 80a0 	bhi.w	6a36 <_realloc_r+0x16a>
    68f6:	2210      	movs	r2, #16
    68f8:	2500      	movs	r5, #0
    68fa:	4614      	mov	r4, r2
    68fc:	454c      	cmp	r4, r9
    68fe:	bf38      	it	cc
    6900:	f045 0501 	orrcc.w	r5, r5, #1
    6904:	2d00      	cmp	r5, #0
    6906:	f040 812a 	bne.w	6b5e <_realloc_r+0x292>
    690a:	f021 0a03 	bic.w	sl, r1, #3
    690e:	4592      	cmp	sl, r2
    6910:	bfa2      	ittt	ge
    6912:	4640      	movge	r0, r8
    6914:	4655      	movge	r5, sl
    6916:	f108 0808 	addge.w	r8, r8, #8
    691a:	da75      	bge.n	6a08 <_realloc_r+0x13c>
    691c:	f240 1318 	movw	r3, #280	; 0x118
    6920:	eb08 000a 	add.w	r0, r8, sl
    6924:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6928:	f8d3 e008 	ldr.w	lr, [r3, #8]
    692c:	4586      	cmp	lr, r0
    692e:	f000 811a 	beq.w	6b66 <_realloc_r+0x29a>
    6932:	f8d0 c004 	ldr.w	ip, [r0, #4]
    6936:	f02c 0b01 	bic.w	fp, ip, #1
    693a:	4483      	add	fp, r0
    693c:	f8db b004 	ldr.w	fp, [fp, #4]
    6940:	f01b 0f01 	tst.w	fp, #1
    6944:	d07c      	beq.n	6a40 <_realloc_r+0x174>
    6946:	46ac      	mov	ip, r5
    6948:	4628      	mov	r0, r5
    694a:	f011 0f01 	tst.w	r1, #1
    694e:	f040 809b 	bne.w	6a88 <_realloc_r+0x1bc>
    6952:	f856 1c08 	ldr.w	r1, [r6, #-8]
    6956:	ebc1 0b08 	rsb	fp, r1, r8
    695a:	f8db 5004 	ldr.w	r5, [fp, #4]
    695e:	f025 0503 	bic.w	r5, r5, #3
    6962:	2800      	cmp	r0, #0
    6964:	f000 80dd 	beq.w	6b22 <_realloc_r+0x256>
    6968:	4570      	cmp	r0, lr
    696a:	f000 811f 	beq.w	6bac <_realloc_r+0x2e0>
    696e:	eb05 030a 	add.w	r3, r5, sl
    6972:	eb0c 0503 	add.w	r5, ip, r3
    6976:	4295      	cmp	r5, r2
    6978:	bfb8      	it	lt
    697a:	461d      	movlt	r5, r3
    697c:	f2c0 80d2 	blt.w	6b24 <_realloc_r+0x258>
    6980:	6881      	ldr	r1, [r0, #8]
    6982:	465b      	mov	r3, fp
    6984:	68c0      	ldr	r0, [r0, #12]
    6986:	f1aa 0204 	sub.w	r2, sl, #4
    698a:	2a24      	cmp	r2, #36	; 0x24
    698c:	6081      	str	r1, [r0, #8]
    698e:	60c8      	str	r0, [r1, #12]
    6990:	f853 1f08 	ldr.w	r1, [r3, #8]!
    6994:	f8db 000c 	ldr.w	r0, [fp, #12]
    6998:	6081      	str	r1, [r0, #8]
    699a:	60c8      	str	r0, [r1, #12]
    699c:	f200 80d0 	bhi.w	6b40 <_realloc_r+0x274>
    69a0:	2a13      	cmp	r2, #19
    69a2:	469c      	mov	ip, r3
    69a4:	d921      	bls.n	69ea <_realloc_r+0x11e>
    69a6:	4631      	mov	r1, r6
    69a8:	f10b 0c10 	add.w	ip, fp, #16
    69ac:	f851 0b04 	ldr.w	r0, [r1], #4
    69b0:	f8cb 0008 	str.w	r0, [fp, #8]
    69b4:	6870      	ldr	r0, [r6, #4]
    69b6:	1d0e      	adds	r6, r1, #4
    69b8:	2a1b      	cmp	r2, #27
    69ba:	f8cb 000c 	str.w	r0, [fp, #12]
    69be:	d914      	bls.n	69ea <_realloc_r+0x11e>
    69c0:	6848      	ldr	r0, [r1, #4]
    69c2:	1d31      	adds	r1, r6, #4
    69c4:	f10b 0c18 	add.w	ip, fp, #24
    69c8:	f8cb 0010 	str.w	r0, [fp, #16]
    69cc:	6870      	ldr	r0, [r6, #4]
    69ce:	1d0e      	adds	r6, r1, #4
    69d0:	2a24      	cmp	r2, #36	; 0x24
    69d2:	f8cb 0014 	str.w	r0, [fp, #20]
    69d6:	d108      	bne.n	69ea <_realloc_r+0x11e>
    69d8:	684a      	ldr	r2, [r1, #4]
    69da:	f10b 0c20 	add.w	ip, fp, #32
    69de:	f8cb 2018 	str.w	r2, [fp, #24]
    69e2:	6872      	ldr	r2, [r6, #4]
    69e4:	3608      	adds	r6, #8
    69e6:	f8cb 201c 	str.w	r2, [fp, #28]
    69ea:	4631      	mov	r1, r6
    69ec:	4698      	mov	r8, r3
    69ee:	4662      	mov	r2, ip
    69f0:	4658      	mov	r0, fp
    69f2:	f851 3b04 	ldr.w	r3, [r1], #4
    69f6:	f842 3b04 	str.w	r3, [r2], #4
    69fa:	6873      	ldr	r3, [r6, #4]
    69fc:	f8cc 3004 	str.w	r3, [ip, #4]
    6a00:	684b      	ldr	r3, [r1, #4]
    6a02:	6053      	str	r3, [r2, #4]
    6a04:	f8db 3004 	ldr.w	r3, [fp, #4]
    6a08:	ebc4 0c05 	rsb	ip, r4, r5
    6a0c:	f1bc 0f0f 	cmp.w	ip, #15
    6a10:	d826      	bhi.n	6a60 <_realloc_r+0x194>
    6a12:	1942      	adds	r2, r0, r5
    6a14:	f003 0301 	and.w	r3, r3, #1
    6a18:	ea43 0505 	orr.w	r5, r3, r5
    6a1c:	6045      	str	r5, [r0, #4]
    6a1e:	6853      	ldr	r3, [r2, #4]
    6a20:	f043 0301 	orr.w	r3, r3, #1
    6a24:	6053      	str	r3, [r2, #4]
    6a26:	4638      	mov	r0, r7
    6a28:	4645      	mov	r5, r8
    6a2a:	f7fb fdb9 	bl	25a0 <__malloc_unlock>
    6a2e:	4628      	mov	r0, r5
    6a30:	b003      	add	sp, #12
    6a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6a36:	f024 0407 	bic.w	r4, r4, #7
    6a3a:	4622      	mov	r2, r4
    6a3c:	0fe5      	lsrs	r5, r4, #31
    6a3e:	e75d      	b.n	68fc <_realloc_r+0x30>
    6a40:	f02c 0c03 	bic.w	ip, ip, #3
    6a44:	eb0c 050a 	add.w	r5, ip, sl
    6a48:	4295      	cmp	r5, r2
    6a4a:	f6ff af7e 	blt.w	694a <_realloc_r+0x7e>
    6a4e:	6882      	ldr	r2, [r0, #8]
    6a50:	460b      	mov	r3, r1
    6a52:	68c1      	ldr	r1, [r0, #12]
    6a54:	4640      	mov	r0, r8
    6a56:	f108 0808 	add.w	r8, r8, #8
    6a5a:	608a      	str	r2, [r1, #8]
    6a5c:	60d1      	str	r1, [r2, #12]
    6a5e:	e7d3      	b.n	6a08 <_realloc_r+0x13c>
    6a60:	1901      	adds	r1, r0, r4
    6a62:	f003 0301 	and.w	r3, r3, #1
    6a66:	eb01 020c 	add.w	r2, r1, ip
    6a6a:	ea43 0404 	orr.w	r4, r3, r4
    6a6e:	f04c 0301 	orr.w	r3, ip, #1
    6a72:	6044      	str	r4, [r0, #4]
    6a74:	604b      	str	r3, [r1, #4]
    6a76:	4638      	mov	r0, r7
    6a78:	6853      	ldr	r3, [r2, #4]
    6a7a:	3108      	adds	r1, #8
    6a7c:	f043 0301 	orr.w	r3, r3, #1
    6a80:	6053      	str	r3, [r2, #4]
    6a82:	f7fe fd3d 	bl	5500 <_free_r>
    6a86:	e7ce      	b.n	6a26 <_realloc_r+0x15a>
    6a88:	4649      	mov	r1, r9
    6a8a:	4638      	mov	r0, r7
    6a8c:	f7fb fab4 	bl	1ff8 <_malloc_r>
    6a90:	4605      	mov	r5, r0
    6a92:	2800      	cmp	r0, #0
    6a94:	d041      	beq.n	6b1a <_realloc_r+0x24e>
    6a96:	f8d8 3004 	ldr.w	r3, [r8, #4]
    6a9a:	f1a0 0208 	sub.w	r2, r0, #8
    6a9e:	f023 0101 	bic.w	r1, r3, #1
    6aa2:	4441      	add	r1, r8
    6aa4:	428a      	cmp	r2, r1
    6aa6:	f000 80d7 	beq.w	6c58 <_realloc_r+0x38c>
    6aaa:	f1aa 0204 	sub.w	r2, sl, #4
    6aae:	4631      	mov	r1, r6
    6ab0:	2a24      	cmp	r2, #36	; 0x24
    6ab2:	d878      	bhi.n	6ba6 <_realloc_r+0x2da>
    6ab4:	2a13      	cmp	r2, #19
    6ab6:	4603      	mov	r3, r0
    6ab8:	d921      	bls.n	6afe <_realloc_r+0x232>
    6aba:	4634      	mov	r4, r6
    6abc:	f854 3b04 	ldr.w	r3, [r4], #4
    6ac0:	1d21      	adds	r1, r4, #4
    6ac2:	f840 3b04 	str.w	r3, [r0], #4
    6ac6:	1d03      	adds	r3, r0, #4
    6ac8:	f8d6 c004 	ldr.w	ip, [r6, #4]
    6acc:	2a1b      	cmp	r2, #27
    6ace:	f8c5 c004 	str.w	ip, [r5, #4]
    6ad2:	d914      	bls.n	6afe <_realloc_r+0x232>
    6ad4:	f8d4 e004 	ldr.w	lr, [r4, #4]
    6ad8:	1d1c      	adds	r4, r3, #4
    6ada:	f101 0c04 	add.w	ip, r1, #4
    6ade:	f8c0 e004 	str.w	lr, [r0, #4]
    6ae2:	6848      	ldr	r0, [r1, #4]
    6ae4:	f10c 0104 	add.w	r1, ip, #4
    6ae8:	6058      	str	r0, [r3, #4]
    6aea:	1d23      	adds	r3, r4, #4
    6aec:	2a24      	cmp	r2, #36	; 0x24
    6aee:	d106      	bne.n	6afe <_realloc_r+0x232>
    6af0:	f8dc 2004 	ldr.w	r2, [ip, #4]
    6af4:	6062      	str	r2, [r4, #4]
    6af6:	684a      	ldr	r2, [r1, #4]
    6af8:	3108      	adds	r1, #8
    6afa:	605a      	str	r2, [r3, #4]
    6afc:	3308      	adds	r3, #8
    6afe:	4608      	mov	r0, r1
    6b00:	461a      	mov	r2, r3
    6b02:	f850 4b04 	ldr.w	r4, [r0], #4
    6b06:	f842 4b04 	str.w	r4, [r2], #4
    6b0a:	6849      	ldr	r1, [r1, #4]
    6b0c:	6059      	str	r1, [r3, #4]
    6b0e:	6843      	ldr	r3, [r0, #4]
    6b10:	6053      	str	r3, [r2, #4]
    6b12:	4631      	mov	r1, r6
    6b14:	4638      	mov	r0, r7
    6b16:	f7fe fcf3 	bl	5500 <_free_r>
    6b1a:	4638      	mov	r0, r7
    6b1c:	f7fb fd40 	bl	25a0 <__malloc_unlock>
    6b20:	e785      	b.n	6a2e <_realloc_r+0x162>
    6b22:	4455      	add	r5, sl
    6b24:	4295      	cmp	r5, r2
    6b26:	dbaf      	blt.n	6a88 <_realloc_r+0x1bc>
    6b28:	465b      	mov	r3, fp
    6b2a:	f8db 000c 	ldr.w	r0, [fp, #12]
    6b2e:	f1aa 0204 	sub.w	r2, sl, #4
    6b32:	f853 1f08 	ldr.w	r1, [r3, #8]!
    6b36:	2a24      	cmp	r2, #36	; 0x24
    6b38:	6081      	str	r1, [r0, #8]
    6b3a:	60c8      	str	r0, [r1, #12]
    6b3c:	f67f af30 	bls.w	69a0 <_realloc_r+0xd4>
    6b40:	4618      	mov	r0, r3
    6b42:	4631      	mov	r1, r6
    6b44:	4698      	mov	r8, r3
    6b46:	f7ff f94f 	bl	5de8 <memmove>
    6b4a:	4658      	mov	r0, fp
    6b4c:	f8db 3004 	ldr.w	r3, [fp, #4]
    6b50:	e75a      	b.n	6a08 <_realloc_r+0x13c>
    6b52:	4611      	mov	r1, r2
    6b54:	b003      	add	sp, #12
    6b56:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6b5a:	f7fb ba4d 	b.w	1ff8 <_malloc_r>
    6b5e:	230c      	movs	r3, #12
    6b60:	2500      	movs	r5, #0
    6b62:	603b      	str	r3, [r7, #0]
    6b64:	e763      	b.n	6a2e <_realloc_r+0x162>
    6b66:	f8de 5004 	ldr.w	r5, [lr, #4]
    6b6a:	f104 0b10 	add.w	fp, r4, #16
    6b6e:	f025 0c03 	bic.w	ip, r5, #3
    6b72:	eb0c 000a 	add.w	r0, ip, sl
    6b76:	4558      	cmp	r0, fp
    6b78:	bfb8      	it	lt
    6b7a:	4670      	movlt	r0, lr
    6b7c:	f6ff aee5 	blt.w	694a <_realloc_r+0x7e>
    6b80:	eb08 0204 	add.w	r2, r8, r4
    6b84:	1b01      	subs	r1, r0, r4
    6b86:	f041 0101 	orr.w	r1, r1, #1
    6b8a:	609a      	str	r2, [r3, #8]
    6b8c:	6051      	str	r1, [r2, #4]
    6b8e:	4638      	mov	r0, r7
    6b90:	f8d8 1004 	ldr.w	r1, [r8, #4]
    6b94:	4635      	mov	r5, r6
    6b96:	f001 0301 	and.w	r3, r1, #1
    6b9a:	431c      	orrs	r4, r3
    6b9c:	f8c8 4004 	str.w	r4, [r8, #4]
    6ba0:	f7fb fcfe 	bl	25a0 <__malloc_unlock>
    6ba4:	e743      	b.n	6a2e <_realloc_r+0x162>
    6ba6:	f7ff f91f 	bl	5de8 <memmove>
    6baa:	e7b2      	b.n	6b12 <_realloc_r+0x246>
    6bac:	4455      	add	r5, sl
    6bae:	f104 0110 	add.w	r1, r4, #16
    6bb2:	44ac      	add	ip, r5
    6bb4:	458c      	cmp	ip, r1
    6bb6:	dbb5      	blt.n	6b24 <_realloc_r+0x258>
    6bb8:	465d      	mov	r5, fp
    6bba:	f8db 000c 	ldr.w	r0, [fp, #12]
    6bbe:	f1aa 0204 	sub.w	r2, sl, #4
    6bc2:	f855 1f08 	ldr.w	r1, [r5, #8]!
    6bc6:	2a24      	cmp	r2, #36	; 0x24
    6bc8:	6081      	str	r1, [r0, #8]
    6bca:	60c8      	str	r0, [r1, #12]
    6bcc:	d84c      	bhi.n	6c68 <_realloc_r+0x39c>
    6bce:	2a13      	cmp	r2, #19
    6bd0:	4628      	mov	r0, r5
    6bd2:	d924      	bls.n	6c1e <_realloc_r+0x352>
    6bd4:	4631      	mov	r1, r6
    6bd6:	f10b 0010 	add.w	r0, fp, #16
    6bda:	f851 eb04 	ldr.w	lr, [r1], #4
    6bde:	f8cb e008 	str.w	lr, [fp, #8]
    6be2:	f8d6 e004 	ldr.w	lr, [r6, #4]
    6be6:	1d0e      	adds	r6, r1, #4
    6be8:	2a1b      	cmp	r2, #27
    6bea:	f8cb e00c 	str.w	lr, [fp, #12]
    6bee:	d916      	bls.n	6c1e <_realloc_r+0x352>
    6bf0:	f8d1 e004 	ldr.w	lr, [r1, #4]
    6bf4:	1d31      	adds	r1, r6, #4
    6bf6:	f10b 0018 	add.w	r0, fp, #24
    6bfa:	f8cb e010 	str.w	lr, [fp, #16]
    6bfe:	f8d6 e004 	ldr.w	lr, [r6, #4]
    6c02:	1d0e      	adds	r6, r1, #4
    6c04:	2a24      	cmp	r2, #36	; 0x24
    6c06:	f8cb e014 	str.w	lr, [fp, #20]
    6c0a:	d108      	bne.n	6c1e <_realloc_r+0x352>
    6c0c:	684a      	ldr	r2, [r1, #4]
    6c0e:	f10b 0020 	add.w	r0, fp, #32
    6c12:	f8cb 2018 	str.w	r2, [fp, #24]
    6c16:	6872      	ldr	r2, [r6, #4]
    6c18:	3608      	adds	r6, #8
    6c1a:	f8cb 201c 	str.w	r2, [fp, #28]
    6c1e:	4631      	mov	r1, r6
    6c20:	4602      	mov	r2, r0
    6c22:	f851 eb04 	ldr.w	lr, [r1], #4
    6c26:	f842 eb04 	str.w	lr, [r2], #4
    6c2a:	6876      	ldr	r6, [r6, #4]
    6c2c:	6046      	str	r6, [r0, #4]
    6c2e:	6849      	ldr	r1, [r1, #4]
    6c30:	6051      	str	r1, [r2, #4]
    6c32:	eb0b 0204 	add.w	r2, fp, r4
    6c36:	ebc4 010c 	rsb	r1, r4, ip
    6c3a:	f041 0101 	orr.w	r1, r1, #1
    6c3e:	609a      	str	r2, [r3, #8]
    6c40:	6051      	str	r1, [r2, #4]
    6c42:	4638      	mov	r0, r7
    6c44:	f8db 1004 	ldr.w	r1, [fp, #4]
    6c48:	f001 0301 	and.w	r3, r1, #1
    6c4c:	431c      	orrs	r4, r3
    6c4e:	f8cb 4004 	str.w	r4, [fp, #4]
    6c52:	f7fb fca5 	bl	25a0 <__malloc_unlock>
    6c56:	e6ea      	b.n	6a2e <_realloc_r+0x162>
    6c58:	6855      	ldr	r5, [r2, #4]
    6c5a:	4640      	mov	r0, r8
    6c5c:	f108 0808 	add.w	r8, r8, #8
    6c60:	f025 0503 	bic.w	r5, r5, #3
    6c64:	4455      	add	r5, sl
    6c66:	e6cf      	b.n	6a08 <_realloc_r+0x13c>
    6c68:	4631      	mov	r1, r6
    6c6a:	4628      	mov	r0, r5
    6c6c:	9300      	str	r3, [sp, #0]
    6c6e:	f8cd c004 	str.w	ip, [sp, #4]
    6c72:	f7ff f8b9 	bl	5de8 <memmove>
    6c76:	f8dd c004 	ldr.w	ip, [sp, #4]
    6c7a:	9b00      	ldr	r3, [sp, #0]
    6c7c:	e7d9      	b.n	6c32 <_realloc_r+0x366>
    6c7e:	bf00      	nop

00006c80 <__isinfd>:
    6c80:	4602      	mov	r2, r0
    6c82:	4240      	negs	r0, r0
    6c84:	ea40 0302 	orr.w	r3, r0, r2
    6c88:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    6c8c:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    6c90:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    6c94:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    6c98:	4258      	negs	r0, r3
    6c9a:	ea40 0303 	orr.w	r3, r0, r3
    6c9e:	17d8      	asrs	r0, r3, #31
    6ca0:	3001      	adds	r0, #1
    6ca2:	4770      	bx	lr

00006ca4 <__isnand>:
    6ca4:	4602      	mov	r2, r0
    6ca6:	4240      	negs	r0, r0
    6ca8:	4310      	orrs	r0, r2
    6caa:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    6cae:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    6cb2:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    6cb6:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    6cba:	0fc0      	lsrs	r0, r0, #31
    6cbc:	4770      	bx	lr
    6cbe:	bf00      	nop

00006cc0 <__sclose>:
    6cc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    6cc4:	f000 b960 	b.w	6f88 <_close_r>

00006cc8 <__sseek>:
    6cc8:	b510      	push	{r4, lr}
    6cca:	460c      	mov	r4, r1
    6ccc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    6cd0:	f000 f9fe 	bl	70d0 <_lseek_r>
    6cd4:	89a3      	ldrh	r3, [r4, #12]
    6cd6:	f1b0 3fff 	cmp.w	r0, #4294967295
    6cda:	bf15      	itete	ne
    6cdc:	6560      	strne	r0, [r4, #84]	; 0x54
    6cde:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    6ce2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    6ce6:	81a3      	strheq	r3, [r4, #12]
    6ce8:	bf18      	it	ne
    6cea:	81a3      	strhne	r3, [r4, #12]
    6cec:	bd10      	pop	{r4, pc}
    6cee:	bf00      	nop

00006cf0 <__swrite>:
    6cf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6cf4:	461d      	mov	r5, r3
    6cf6:	898b      	ldrh	r3, [r1, #12]
    6cf8:	460c      	mov	r4, r1
    6cfa:	4616      	mov	r6, r2
    6cfc:	4607      	mov	r7, r0
    6cfe:	f413 7f80 	tst.w	r3, #256	; 0x100
    6d02:	d006      	beq.n	6d12 <__swrite+0x22>
    6d04:	2302      	movs	r3, #2
    6d06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    6d0a:	2200      	movs	r2, #0
    6d0c:	f000 f9e0 	bl	70d0 <_lseek_r>
    6d10:	89a3      	ldrh	r3, [r4, #12]
    6d12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    6d16:	4638      	mov	r0, r7
    6d18:	81a3      	strh	r3, [r4, #12]
    6d1a:	4632      	mov	r2, r6
    6d1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    6d20:	462b      	mov	r3, r5
    6d22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    6d26:	f7fa b853 	b.w	dd0 <_write_r>
    6d2a:	bf00      	nop

00006d2c <__sread>:
    6d2c:	b510      	push	{r4, lr}
    6d2e:	460c      	mov	r4, r1
    6d30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    6d34:	f000 f9e2 	bl	70fc <_read_r>
    6d38:	2800      	cmp	r0, #0
    6d3a:	db03      	blt.n	6d44 <__sread+0x18>
    6d3c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    6d3e:	181b      	adds	r3, r3, r0
    6d40:	6563      	str	r3, [r4, #84]	; 0x54
    6d42:	bd10      	pop	{r4, pc}
    6d44:	89a3      	ldrh	r3, [r4, #12]
    6d46:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    6d4a:	81a3      	strh	r3, [r4, #12]
    6d4c:	bd10      	pop	{r4, pc}
    6d4e:	bf00      	nop

00006d50 <strcmp>:
    6d50:	ea80 0201 	eor.w	r2, r0, r1
    6d54:	f012 0f03 	tst.w	r2, #3
    6d58:	d13a      	bne.n	6dd0 <strcmp_unaligned>
    6d5a:	f010 0203 	ands.w	r2, r0, #3
    6d5e:	f020 0003 	bic.w	r0, r0, #3
    6d62:	f021 0103 	bic.w	r1, r1, #3
    6d66:	f850 cb04 	ldr.w	ip, [r0], #4
    6d6a:	bf08      	it	eq
    6d6c:	f851 3b04 	ldreq.w	r3, [r1], #4
    6d70:	d00d      	beq.n	6d8e <strcmp+0x3e>
    6d72:	f082 0203 	eor.w	r2, r2, #3
    6d76:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    6d7a:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    6d7e:	fa23 f202 	lsr.w	r2, r3, r2
    6d82:	f851 3b04 	ldr.w	r3, [r1], #4
    6d86:	ea4c 0c02 	orr.w	ip, ip, r2
    6d8a:	ea43 0302 	orr.w	r3, r3, r2
    6d8e:	bf00      	nop
    6d90:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    6d94:	459c      	cmp	ip, r3
    6d96:	bf01      	itttt	eq
    6d98:	ea22 020c 	biceq.w	r2, r2, ip
    6d9c:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    6da0:	f850 cb04 	ldreq.w	ip, [r0], #4
    6da4:	f851 3b04 	ldreq.w	r3, [r1], #4
    6da8:	d0f2      	beq.n	6d90 <strcmp+0x40>
    6daa:	ea4f 600c 	mov.w	r0, ip, lsl #24
    6dae:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    6db2:	2801      	cmp	r0, #1
    6db4:	bf28      	it	cs
    6db6:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    6dba:	bf08      	it	eq
    6dbc:	0a1b      	lsreq	r3, r3, #8
    6dbe:	d0f4      	beq.n	6daa <strcmp+0x5a>
    6dc0:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    6dc4:	ea4f 6010 	mov.w	r0, r0, lsr #24
    6dc8:	eba0 0003 	sub.w	r0, r0, r3
    6dcc:	4770      	bx	lr
    6dce:	bf00      	nop

00006dd0 <strcmp_unaligned>:
    6dd0:	f010 0f03 	tst.w	r0, #3
    6dd4:	d00a      	beq.n	6dec <strcmp_unaligned+0x1c>
    6dd6:	f810 2b01 	ldrb.w	r2, [r0], #1
    6dda:	f811 3b01 	ldrb.w	r3, [r1], #1
    6dde:	2a01      	cmp	r2, #1
    6de0:	bf28      	it	cs
    6de2:	429a      	cmpcs	r2, r3
    6de4:	d0f4      	beq.n	6dd0 <strcmp_unaligned>
    6de6:	eba2 0003 	sub.w	r0, r2, r3
    6dea:	4770      	bx	lr
    6dec:	f84d 5d04 	str.w	r5, [sp, #-4]!
    6df0:	f84d 4d04 	str.w	r4, [sp, #-4]!
    6df4:	f04f 0201 	mov.w	r2, #1
    6df8:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    6dfc:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    6e00:	f001 0c03 	and.w	ip, r1, #3
    6e04:	f021 0103 	bic.w	r1, r1, #3
    6e08:	f850 4b04 	ldr.w	r4, [r0], #4
    6e0c:	f851 5b04 	ldr.w	r5, [r1], #4
    6e10:	f1bc 0f02 	cmp.w	ip, #2
    6e14:	d026      	beq.n	6e64 <strcmp_unaligned+0x94>
    6e16:	d84b      	bhi.n	6eb0 <strcmp_unaligned+0xe0>
    6e18:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    6e1c:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    6e20:	eba4 0302 	sub.w	r3, r4, r2
    6e24:	ea23 0304 	bic.w	r3, r3, r4
    6e28:	d10d      	bne.n	6e46 <strcmp_unaligned+0x76>
    6e2a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    6e2e:	bf08      	it	eq
    6e30:	f851 5b04 	ldreq.w	r5, [r1], #4
    6e34:	d10a      	bne.n	6e4c <strcmp_unaligned+0x7c>
    6e36:	ea8c 0c04 	eor.w	ip, ip, r4
    6e3a:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    6e3e:	d10c      	bne.n	6e5a <strcmp_unaligned+0x8a>
    6e40:	f850 4b04 	ldr.w	r4, [r0], #4
    6e44:	e7e8      	b.n	6e18 <strcmp_unaligned+0x48>
    6e46:	ea4f 2515 	mov.w	r5, r5, lsr #8
    6e4a:	e05c      	b.n	6f06 <strcmp_unaligned+0x136>
    6e4c:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    6e50:	d152      	bne.n	6ef8 <strcmp_unaligned+0x128>
    6e52:	780d      	ldrb	r5, [r1, #0]
    6e54:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    6e58:	e055      	b.n	6f06 <strcmp_unaligned+0x136>
    6e5a:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    6e5e:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    6e62:	e050      	b.n	6f06 <strcmp_unaligned+0x136>
    6e64:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    6e68:	eba4 0302 	sub.w	r3, r4, r2
    6e6c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    6e70:	ea23 0304 	bic.w	r3, r3, r4
    6e74:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    6e78:	d117      	bne.n	6eaa <strcmp_unaligned+0xda>
    6e7a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    6e7e:	bf08      	it	eq
    6e80:	f851 5b04 	ldreq.w	r5, [r1], #4
    6e84:	d107      	bne.n	6e96 <strcmp_unaligned+0xc6>
    6e86:	ea8c 0c04 	eor.w	ip, ip, r4
    6e8a:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    6e8e:	d108      	bne.n	6ea2 <strcmp_unaligned+0xd2>
    6e90:	f850 4b04 	ldr.w	r4, [r0], #4
    6e94:	e7e6      	b.n	6e64 <strcmp_unaligned+0x94>
    6e96:	041b      	lsls	r3, r3, #16
    6e98:	d12e      	bne.n	6ef8 <strcmp_unaligned+0x128>
    6e9a:	880d      	ldrh	r5, [r1, #0]
    6e9c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    6ea0:	e031      	b.n	6f06 <strcmp_unaligned+0x136>
    6ea2:	ea4f 4505 	mov.w	r5, r5, lsl #16
    6ea6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    6eaa:	ea4f 4515 	mov.w	r5, r5, lsr #16
    6eae:	e02a      	b.n	6f06 <strcmp_unaligned+0x136>
    6eb0:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    6eb4:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    6eb8:	eba4 0302 	sub.w	r3, r4, r2
    6ebc:	ea23 0304 	bic.w	r3, r3, r4
    6ec0:	d10d      	bne.n	6ede <strcmp_unaligned+0x10e>
    6ec2:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    6ec6:	bf08      	it	eq
    6ec8:	f851 5b04 	ldreq.w	r5, [r1], #4
    6ecc:	d10a      	bne.n	6ee4 <strcmp_unaligned+0x114>
    6ece:	ea8c 0c04 	eor.w	ip, ip, r4
    6ed2:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    6ed6:	d10a      	bne.n	6eee <strcmp_unaligned+0x11e>
    6ed8:	f850 4b04 	ldr.w	r4, [r0], #4
    6edc:	e7e8      	b.n	6eb0 <strcmp_unaligned+0xe0>
    6ede:	ea4f 6515 	mov.w	r5, r5, lsr #24
    6ee2:	e010      	b.n	6f06 <strcmp_unaligned+0x136>
    6ee4:	f014 0fff 	tst.w	r4, #255	; 0xff
    6ee8:	d006      	beq.n	6ef8 <strcmp_unaligned+0x128>
    6eea:	f851 5b04 	ldr.w	r5, [r1], #4
    6eee:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    6ef2:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    6ef6:	e006      	b.n	6f06 <strcmp_unaligned+0x136>
    6ef8:	f04f 0000 	mov.w	r0, #0
    6efc:	f85d 4b04 	ldr.w	r4, [sp], #4
    6f00:	f85d 5b04 	ldr.w	r5, [sp], #4
    6f04:	4770      	bx	lr
    6f06:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    6f0a:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    6f0e:	2801      	cmp	r0, #1
    6f10:	bf28      	it	cs
    6f12:	4290      	cmpcs	r0, r2
    6f14:	bf04      	itt	eq
    6f16:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    6f1a:	0a2d      	lsreq	r5, r5, #8
    6f1c:	d0f3      	beq.n	6f06 <strcmp_unaligned+0x136>
    6f1e:	eba2 0000 	sub.w	r0, r2, r0
    6f22:	f85d 4b04 	ldr.w	r4, [sp], #4
    6f26:	f85d 5b04 	ldr.w	r5, [sp], #4
    6f2a:	4770      	bx	lr

00006f2c <_calloc_r>:
    6f2c:	b538      	push	{r3, r4, r5, lr}
    6f2e:	fb01 f102 	mul.w	r1, r1, r2
    6f32:	f7fb f861 	bl	1ff8 <_malloc_r>
    6f36:	4604      	mov	r4, r0
    6f38:	b1f8      	cbz	r0, 6f7a <_calloc_r+0x4e>
    6f3a:	f850 2c04 	ldr.w	r2, [r0, #-4]
    6f3e:	f022 0203 	bic.w	r2, r2, #3
    6f42:	3a04      	subs	r2, #4
    6f44:	2a24      	cmp	r2, #36	; 0x24
    6f46:	d81a      	bhi.n	6f7e <_calloc_r+0x52>
    6f48:	2a13      	cmp	r2, #19
    6f4a:	4603      	mov	r3, r0
    6f4c:	d90f      	bls.n	6f6e <_calloc_r+0x42>
    6f4e:	2100      	movs	r1, #0
    6f50:	f840 1b04 	str.w	r1, [r0], #4
    6f54:	1d03      	adds	r3, r0, #4
    6f56:	2a1b      	cmp	r2, #27
    6f58:	6061      	str	r1, [r4, #4]
    6f5a:	d908      	bls.n	6f6e <_calloc_r+0x42>
    6f5c:	1d1d      	adds	r5, r3, #4
    6f5e:	6041      	str	r1, [r0, #4]
    6f60:	6059      	str	r1, [r3, #4]
    6f62:	1d2b      	adds	r3, r5, #4
    6f64:	2a24      	cmp	r2, #36	; 0x24
    6f66:	bf02      	ittt	eq
    6f68:	6069      	streq	r1, [r5, #4]
    6f6a:	6059      	streq	r1, [r3, #4]
    6f6c:	3308      	addeq	r3, #8
    6f6e:	461a      	mov	r2, r3
    6f70:	2100      	movs	r1, #0
    6f72:	f842 1b04 	str.w	r1, [r2], #4
    6f76:	6059      	str	r1, [r3, #4]
    6f78:	6051      	str	r1, [r2, #4]
    6f7a:	4620      	mov	r0, r4
    6f7c:	bd38      	pop	{r3, r4, r5, pc}
    6f7e:	2100      	movs	r1, #0
    6f80:	f7fe ff8e 	bl	5ea0 <memset>
    6f84:	4620      	mov	r0, r4
    6f86:	bd38      	pop	{r3, r4, r5, pc}

00006f88 <_close_r>:
    6f88:	b538      	push	{r3, r4, r5, lr}
    6f8a:	f240 54fc 	movw	r4, #1532	; 0x5fc
    6f8e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    6f92:	4605      	mov	r5, r0
    6f94:	4608      	mov	r0, r1
    6f96:	2300      	movs	r3, #0
    6f98:	6023      	str	r3, [r4, #0]
    6f9a:	f7f9 fecd 	bl	d38 <_close>
    6f9e:	f1b0 3fff 	cmp.w	r0, #4294967295
    6fa2:	d000      	beq.n	6fa6 <_close_r+0x1e>
    6fa4:	bd38      	pop	{r3, r4, r5, pc}
    6fa6:	6823      	ldr	r3, [r4, #0]
    6fa8:	2b00      	cmp	r3, #0
    6faa:	d0fb      	beq.n	6fa4 <_close_r+0x1c>
    6fac:	602b      	str	r3, [r5, #0]
    6fae:	bd38      	pop	{r3, r4, r5, pc}

00006fb0 <_fclose_r>:
    6fb0:	b570      	push	{r4, r5, r6, lr}
    6fb2:	4605      	mov	r5, r0
    6fb4:	460c      	mov	r4, r1
    6fb6:	2900      	cmp	r1, #0
    6fb8:	d04b      	beq.n	7052 <_fclose_r+0xa2>
    6fba:	f7fe f969 	bl	5290 <__sfp_lock_acquire>
    6fbe:	b115      	cbz	r5, 6fc6 <_fclose_r+0x16>
    6fc0:	69ab      	ldr	r3, [r5, #24]
    6fc2:	2b00      	cmp	r3, #0
    6fc4:	d048      	beq.n	7058 <_fclose_r+0xa8>
    6fc6:	f647 432c 	movw	r3, #31788	; 0x7c2c
    6fca:	f2c0 0300 	movt	r3, #0
    6fce:	429c      	cmp	r4, r3
    6fd0:	bf08      	it	eq
    6fd2:	686c      	ldreq	r4, [r5, #4]
    6fd4:	d00e      	beq.n	6ff4 <_fclose_r+0x44>
    6fd6:	f647 434c 	movw	r3, #31820	; 0x7c4c
    6fda:	f2c0 0300 	movt	r3, #0
    6fde:	429c      	cmp	r4, r3
    6fe0:	bf08      	it	eq
    6fe2:	68ac      	ldreq	r4, [r5, #8]
    6fe4:	d006      	beq.n	6ff4 <_fclose_r+0x44>
    6fe6:	f647 436c 	movw	r3, #31852	; 0x7c6c
    6fea:	f2c0 0300 	movt	r3, #0
    6fee:	429c      	cmp	r4, r3
    6ff0:	bf08      	it	eq
    6ff2:	68ec      	ldreq	r4, [r5, #12]
    6ff4:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    6ff8:	b33e      	cbz	r6, 704a <_fclose_r+0x9a>
    6ffa:	4628      	mov	r0, r5
    6ffc:	4621      	mov	r1, r4
    6ffe:	f7fe f88b 	bl	5118 <_fflush_r>
    7002:	6b23      	ldr	r3, [r4, #48]	; 0x30
    7004:	4606      	mov	r6, r0
    7006:	b13b      	cbz	r3, 7018 <_fclose_r+0x68>
    7008:	4628      	mov	r0, r5
    700a:	6a21      	ldr	r1, [r4, #32]
    700c:	4798      	blx	r3
    700e:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    7012:	bf28      	it	cs
    7014:	f04f 36ff 	movcs.w	r6, #4294967295
    7018:	89a3      	ldrh	r3, [r4, #12]
    701a:	f013 0f80 	tst.w	r3, #128	; 0x80
    701e:	d11f      	bne.n	7060 <_fclose_r+0xb0>
    7020:	6b61      	ldr	r1, [r4, #52]	; 0x34
    7022:	b141      	cbz	r1, 7036 <_fclose_r+0x86>
    7024:	f104 0344 	add.w	r3, r4, #68	; 0x44
    7028:	4299      	cmp	r1, r3
    702a:	d002      	beq.n	7032 <_fclose_r+0x82>
    702c:	4628      	mov	r0, r5
    702e:	f7fe fa67 	bl	5500 <_free_r>
    7032:	2300      	movs	r3, #0
    7034:	6363      	str	r3, [r4, #52]	; 0x34
    7036:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    7038:	b121      	cbz	r1, 7044 <_fclose_r+0x94>
    703a:	4628      	mov	r0, r5
    703c:	f7fe fa60 	bl	5500 <_free_r>
    7040:	2300      	movs	r3, #0
    7042:	64a3      	str	r3, [r4, #72]	; 0x48
    7044:	f04f 0300 	mov.w	r3, #0
    7048:	81a3      	strh	r3, [r4, #12]
    704a:	f7fe f923 	bl	5294 <__sfp_lock_release>
    704e:	4630      	mov	r0, r6
    7050:	bd70      	pop	{r4, r5, r6, pc}
    7052:	460e      	mov	r6, r1
    7054:	4630      	mov	r0, r6
    7056:	bd70      	pop	{r4, r5, r6, pc}
    7058:	4628      	mov	r0, r5
    705a:	f7fe f9cd 	bl	53f8 <__sinit>
    705e:	e7b2      	b.n	6fc6 <_fclose_r+0x16>
    7060:	4628      	mov	r0, r5
    7062:	6921      	ldr	r1, [r4, #16]
    7064:	f7fe fa4c 	bl	5500 <_free_r>
    7068:	e7da      	b.n	7020 <_fclose_r+0x70>
    706a:	bf00      	nop

0000706c <fclose>:
    706c:	f240 0324 	movw	r3, #36	; 0x24
    7070:	4601      	mov	r1, r0
    7072:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7076:	6818      	ldr	r0, [r3, #0]
    7078:	e79a      	b.n	6fb0 <_fclose_r>
    707a:	bf00      	nop

0000707c <_fstat_r>:
    707c:	b538      	push	{r3, r4, r5, lr}
    707e:	f240 54fc 	movw	r4, #1532	; 0x5fc
    7082:	f2c2 0400 	movt	r4, #8192	; 0x2000
    7086:	4605      	mov	r5, r0
    7088:	4608      	mov	r0, r1
    708a:	4611      	mov	r1, r2
    708c:	2300      	movs	r3, #0
    708e:	6023      	str	r3, [r4, #0]
    7090:	f7f9 fe64 	bl	d5c <_fstat>
    7094:	f1b0 3fff 	cmp.w	r0, #4294967295
    7098:	d000      	beq.n	709c <_fstat_r+0x20>
    709a:	bd38      	pop	{r3, r4, r5, pc}
    709c:	6823      	ldr	r3, [r4, #0]
    709e:	2b00      	cmp	r3, #0
    70a0:	d0fb      	beq.n	709a <_fstat_r+0x1e>
    70a2:	602b      	str	r3, [r5, #0]
    70a4:	bd38      	pop	{r3, r4, r5, pc}
    70a6:	bf00      	nop

000070a8 <_isatty_r>:
    70a8:	b538      	push	{r3, r4, r5, lr}
    70aa:	f240 54fc 	movw	r4, #1532	; 0x5fc
    70ae:	f2c2 0400 	movt	r4, #8192	; 0x2000
    70b2:	4605      	mov	r5, r0
    70b4:	4608      	mov	r0, r1
    70b6:	2300      	movs	r3, #0
    70b8:	6023      	str	r3, [r4, #0]
    70ba:	f7f9 fe61 	bl	d80 <_isatty>
    70be:	f1b0 3fff 	cmp.w	r0, #4294967295
    70c2:	d000      	beq.n	70c6 <_isatty_r+0x1e>
    70c4:	bd38      	pop	{r3, r4, r5, pc}
    70c6:	6823      	ldr	r3, [r4, #0]
    70c8:	2b00      	cmp	r3, #0
    70ca:	d0fb      	beq.n	70c4 <_isatty_r+0x1c>
    70cc:	602b      	str	r3, [r5, #0]
    70ce:	bd38      	pop	{r3, r4, r5, pc}

000070d0 <_lseek_r>:
    70d0:	b538      	push	{r3, r4, r5, lr}
    70d2:	f240 54fc 	movw	r4, #1532	; 0x5fc
    70d6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    70da:	4605      	mov	r5, r0
    70dc:	4608      	mov	r0, r1
    70de:	4611      	mov	r1, r2
    70e0:	461a      	mov	r2, r3
    70e2:	2300      	movs	r3, #0
    70e4:	6023      	str	r3, [r4, #0]
    70e6:	f7f9 fe57 	bl	d98 <_lseek>
    70ea:	f1b0 3fff 	cmp.w	r0, #4294967295
    70ee:	d000      	beq.n	70f2 <_lseek_r+0x22>
    70f0:	bd38      	pop	{r3, r4, r5, pc}
    70f2:	6823      	ldr	r3, [r4, #0]
    70f4:	2b00      	cmp	r3, #0
    70f6:	d0fb      	beq.n	70f0 <_lseek_r+0x20>
    70f8:	602b      	str	r3, [r5, #0]
    70fa:	bd38      	pop	{r3, r4, r5, pc}

000070fc <_read_r>:
    70fc:	b538      	push	{r3, r4, r5, lr}
    70fe:	f240 54fc 	movw	r4, #1532	; 0x5fc
    7102:	f2c2 0400 	movt	r4, #8192	; 0x2000
    7106:	4605      	mov	r5, r0
    7108:	4608      	mov	r0, r1
    710a:	4611      	mov	r1, r2
    710c:	461a      	mov	r2, r3
    710e:	2300      	movs	r3, #0
    7110:	6023      	str	r3, [r4, #0]
    7112:	f7f9 fe4f 	bl	db4 <_read>
    7116:	f1b0 3fff 	cmp.w	r0, #4294967295
    711a:	d000      	beq.n	711e <_read_r+0x22>
    711c:	bd38      	pop	{r3, r4, r5, pc}
    711e:	6823      	ldr	r3, [r4, #0]
    7120:	2b00      	cmp	r3, #0
    7122:	d0fb      	beq.n	711c <_read_r+0x20>
    7124:	602b      	str	r3, [r5, #0]
    7126:	bd38      	pop	{r3, r4, r5, pc}

00007128 <__aeabi_uidiv>:
    7128:	1e4a      	subs	r2, r1, #1
    712a:	bf08      	it	eq
    712c:	4770      	bxeq	lr
    712e:	f0c0 8124 	bcc.w	737a <__aeabi_uidiv+0x252>
    7132:	4288      	cmp	r0, r1
    7134:	f240 8116 	bls.w	7364 <__aeabi_uidiv+0x23c>
    7138:	4211      	tst	r1, r2
    713a:	f000 8117 	beq.w	736c <__aeabi_uidiv+0x244>
    713e:	fab0 f380 	clz	r3, r0
    7142:	fab1 f281 	clz	r2, r1
    7146:	eba2 0303 	sub.w	r3, r2, r3
    714a:	f1c3 031f 	rsb	r3, r3, #31
    714e:	a204      	add	r2, pc, #16	; (adr r2, 7160 <__aeabi_uidiv+0x38>)
    7150:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    7154:	f04f 0200 	mov.w	r2, #0
    7158:	469f      	mov	pc, r3
    715a:	bf00      	nop
    715c:	f3af 8000 	nop.w
    7160:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    7164:	bf00      	nop
    7166:	eb42 0202 	adc.w	r2, r2, r2
    716a:	bf28      	it	cs
    716c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    7170:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    7174:	bf00      	nop
    7176:	eb42 0202 	adc.w	r2, r2, r2
    717a:	bf28      	it	cs
    717c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    7180:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    7184:	bf00      	nop
    7186:	eb42 0202 	adc.w	r2, r2, r2
    718a:	bf28      	it	cs
    718c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    7190:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    7194:	bf00      	nop
    7196:	eb42 0202 	adc.w	r2, r2, r2
    719a:	bf28      	it	cs
    719c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    71a0:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    71a4:	bf00      	nop
    71a6:	eb42 0202 	adc.w	r2, r2, r2
    71aa:	bf28      	it	cs
    71ac:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    71b0:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    71b4:	bf00      	nop
    71b6:	eb42 0202 	adc.w	r2, r2, r2
    71ba:	bf28      	it	cs
    71bc:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    71c0:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    71c4:	bf00      	nop
    71c6:	eb42 0202 	adc.w	r2, r2, r2
    71ca:	bf28      	it	cs
    71cc:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    71d0:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    71d4:	bf00      	nop
    71d6:	eb42 0202 	adc.w	r2, r2, r2
    71da:	bf28      	it	cs
    71dc:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    71e0:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    71e4:	bf00      	nop
    71e6:	eb42 0202 	adc.w	r2, r2, r2
    71ea:	bf28      	it	cs
    71ec:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    71f0:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    71f4:	bf00      	nop
    71f6:	eb42 0202 	adc.w	r2, r2, r2
    71fa:	bf28      	it	cs
    71fc:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    7200:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    7204:	bf00      	nop
    7206:	eb42 0202 	adc.w	r2, r2, r2
    720a:	bf28      	it	cs
    720c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    7210:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    7214:	bf00      	nop
    7216:	eb42 0202 	adc.w	r2, r2, r2
    721a:	bf28      	it	cs
    721c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    7220:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    7224:	bf00      	nop
    7226:	eb42 0202 	adc.w	r2, r2, r2
    722a:	bf28      	it	cs
    722c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    7230:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    7234:	bf00      	nop
    7236:	eb42 0202 	adc.w	r2, r2, r2
    723a:	bf28      	it	cs
    723c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    7240:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    7244:	bf00      	nop
    7246:	eb42 0202 	adc.w	r2, r2, r2
    724a:	bf28      	it	cs
    724c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    7250:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    7254:	bf00      	nop
    7256:	eb42 0202 	adc.w	r2, r2, r2
    725a:	bf28      	it	cs
    725c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    7260:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    7264:	bf00      	nop
    7266:	eb42 0202 	adc.w	r2, r2, r2
    726a:	bf28      	it	cs
    726c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    7270:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    7274:	bf00      	nop
    7276:	eb42 0202 	adc.w	r2, r2, r2
    727a:	bf28      	it	cs
    727c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    7280:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    7284:	bf00      	nop
    7286:	eb42 0202 	adc.w	r2, r2, r2
    728a:	bf28      	it	cs
    728c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    7290:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    7294:	bf00      	nop
    7296:	eb42 0202 	adc.w	r2, r2, r2
    729a:	bf28      	it	cs
    729c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    72a0:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    72a4:	bf00      	nop
    72a6:	eb42 0202 	adc.w	r2, r2, r2
    72aa:	bf28      	it	cs
    72ac:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    72b0:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    72b4:	bf00      	nop
    72b6:	eb42 0202 	adc.w	r2, r2, r2
    72ba:	bf28      	it	cs
    72bc:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    72c0:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    72c4:	bf00      	nop
    72c6:	eb42 0202 	adc.w	r2, r2, r2
    72ca:	bf28      	it	cs
    72cc:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    72d0:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    72d4:	bf00      	nop
    72d6:	eb42 0202 	adc.w	r2, r2, r2
    72da:	bf28      	it	cs
    72dc:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    72e0:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    72e4:	bf00      	nop
    72e6:	eb42 0202 	adc.w	r2, r2, r2
    72ea:	bf28      	it	cs
    72ec:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    72f0:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    72f4:	bf00      	nop
    72f6:	eb42 0202 	adc.w	r2, r2, r2
    72fa:	bf28      	it	cs
    72fc:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    7300:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    7304:	bf00      	nop
    7306:	eb42 0202 	adc.w	r2, r2, r2
    730a:	bf28      	it	cs
    730c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    7310:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    7314:	bf00      	nop
    7316:	eb42 0202 	adc.w	r2, r2, r2
    731a:	bf28      	it	cs
    731c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    7320:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    7324:	bf00      	nop
    7326:	eb42 0202 	adc.w	r2, r2, r2
    732a:	bf28      	it	cs
    732c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    7330:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    7334:	bf00      	nop
    7336:	eb42 0202 	adc.w	r2, r2, r2
    733a:	bf28      	it	cs
    733c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    7340:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    7344:	bf00      	nop
    7346:	eb42 0202 	adc.w	r2, r2, r2
    734a:	bf28      	it	cs
    734c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    7350:	ebb0 0f01 	cmp.w	r0, r1
    7354:	bf00      	nop
    7356:	eb42 0202 	adc.w	r2, r2, r2
    735a:	bf28      	it	cs
    735c:	eba0 0001 	subcs.w	r0, r0, r1
    7360:	4610      	mov	r0, r2
    7362:	4770      	bx	lr
    7364:	bf0c      	ite	eq
    7366:	2001      	moveq	r0, #1
    7368:	2000      	movne	r0, #0
    736a:	4770      	bx	lr
    736c:	fab1 f281 	clz	r2, r1
    7370:	f1c2 021f 	rsb	r2, r2, #31
    7374:	fa20 f002 	lsr.w	r0, r0, r2
    7378:	4770      	bx	lr
    737a:	b108      	cbz	r0, 7380 <__aeabi_uidiv+0x258>
    737c:	f04f 30ff 	mov.w	r0, #4294967295
    7380:	f000 b80e 	b.w	73a0 <__aeabi_idiv0>

00007384 <__aeabi_uidivmod>:
    7384:	2900      	cmp	r1, #0
    7386:	d0f8      	beq.n	737a <__aeabi_uidiv+0x252>
    7388:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    738c:	f7ff fecc 	bl	7128 <__aeabi_uidiv>
    7390:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    7394:	fb02 f300 	mul.w	r3, r2, r0
    7398:	eba1 0103 	sub.w	r1, r1, r3
    739c:	4770      	bx	lr
    739e:	bf00      	nop

000073a0 <__aeabi_idiv0>:
    73a0:	4770      	bx	lr
    73a2:	bf00      	nop

000073a4 <__aeabi_d2iz>:
    73a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
    73a8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    73ac:	d215      	bcs.n	73da <__aeabi_d2iz+0x36>
    73ae:	d511      	bpl.n	73d4 <__aeabi_d2iz+0x30>
    73b0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    73b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    73b8:	d912      	bls.n	73e0 <__aeabi_d2iz+0x3c>
    73ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    73be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    73c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    73c6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    73ca:	fa23 f002 	lsr.w	r0, r3, r2
    73ce:	bf18      	it	ne
    73d0:	4240      	negne	r0, r0
    73d2:	4770      	bx	lr
    73d4:	f04f 0000 	mov.w	r0, #0
    73d8:	4770      	bx	lr
    73da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    73de:	d105      	bne.n	73ec <__aeabi_d2iz+0x48>
    73e0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    73e4:	bf08      	it	eq
    73e6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    73ea:	4770      	bx	lr
    73ec:	f04f 0000 	mov.w	r0, #0
    73f0:	4770      	bx	lr
    73f2:	bf00      	nop

000073f4 <__aeabi_uldivmod>:
    73f4:	b94b      	cbnz	r3, 740a <__aeabi_uldivmod+0x16>
    73f6:	b942      	cbnz	r2, 740a <__aeabi_uldivmod+0x16>
    73f8:	2900      	cmp	r1, #0
    73fa:	bf08      	it	eq
    73fc:	2800      	cmpeq	r0, #0
    73fe:	d002      	beq.n	7406 <__aeabi_uldivmod+0x12>
    7400:	f04f 31ff 	mov.w	r1, #4294967295
    7404:	4608      	mov	r0, r1
    7406:	f7ff bfcb 	b.w	73a0 <__aeabi_idiv0>
    740a:	b082      	sub	sp, #8
    740c:	46ec      	mov	ip, sp
    740e:	e92d 5000 	stmdb	sp!, {ip, lr}
    7412:	f000 f805 	bl	7420 <__gnu_uldivmod_helper>
    7416:	f8dd e004 	ldr.w	lr, [sp, #4]
    741a:	b002      	add	sp, #8
    741c:	bc0c      	pop	{r2, r3}
    741e:	4770      	bx	lr

00007420 <__gnu_uldivmod_helper>:
    7420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7422:	4614      	mov	r4, r2
    7424:	461d      	mov	r5, r3
    7426:	4606      	mov	r6, r0
    7428:	460f      	mov	r7, r1
    742a:	f000 f9d7 	bl	77dc <__udivdi3>
    742e:	fb00 f505 	mul.w	r5, r0, r5
    7432:	fba0 2304 	umull	r2, r3, r0, r4
    7436:	fb04 5401 	mla	r4, r4, r1, r5
    743a:	18e3      	adds	r3, r4, r3
    743c:	1ab6      	subs	r6, r6, r2
    743e:	eb67 0703 	sbc.w	r7, r7, r3
    7442:	9b06      	ldr	r3, [sp, #24]
    7444:	e9c3 6700 	strd	r6, r7, [r3]
    7448:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    744a:	bf00      	nop

0000744c <__gnu_ldivmod_helper>:
    744c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    744e:	4614      	mov	r4, r2
    7450:	461d      	mov	r5, r3
    7452:	4606      	mov	r6, r0
    7454:	460f      	mov	r7, r1
    7456:	f000 f80f 	bl	7478 <__divdi3>
    745a:	fb00 f505 	mul.w	r5, r0, r5
    745e:	fba0 2304 	umull	r2, r3, r0, r4
    7462:	fb04 5401 	mla	r4, r4, r1, r5
    7466:	18e3      	adds	r3, r4, r3
    7468:	1ab6      	subs	r6, r6, r2
    746a:	eb67 0703 	sbc.w	r7, r7, r3
    746e:	9b06      	ldr	r3, [sp, #24]
    7470:	e9c3 6700 	strd	r6, r7, [r3]
    7474:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7476:	bf00      	nop

00007478 <__divdi3>:
    7478:	2900      	cmp	r1, #0
    747a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    747e:	b085      	sub	sp, #20
    7480:	f2c0 80c8 	blt.w	7614 <__divdi3+0x19c>
    7484:	2600      	movs	r6, #0
    7486:	2b00      	cmp	r3, #0
    7488:	f2c0 80bf 	blt.w	760a <__divdi3+0x192>
    748c:	4689      	mov	r9, r1
    748e:	4614      	mov	r4, r2
    7490:	4605      	mov	r5, r0
    7492:	469b      	mov	fp, r3
    7494:	2b00      	cmp	r3, #0
    7496:	d14a      	bne.n	752e <__divdi3+0xb6>
    7498:	428a      	cmp	r2, r1
    749a:	d957      	bls.n	754c <__divdi3+0xd4>
    749c:	fab2 f382 	clz	r3, r2
    74a0:	b153      	cbz	r3, 74b8 <__divdi3+0x40>
    74a2:	f1c3 0020 	rsb	r0, r3, #32
    74a6:	fa01 f903 	lsl.w	r9, r1, r3
    74aa:	fa25 f800 	lsr.w	r8, r5, r0
    74ae:	fa12 f403 	lsls.w	r4, r2, r3
    74b2:	409d      	lsls	r5, r3
    74b4:	ea48 0909 	orr.w	r9, r8, r9
    74b8:	0c27      	lsrs	r7, r4, #16
    74ba:	4648      	mov	r0, r9
    74bc:	4639      	mov	r1, r7
    74be:	fa1f fb84 	uxth.w	fp, r4
    74c2:	f7ff fe31 	bl	7128 <__aeabi_uidiv>
    74c6:	4639      	mov	r1, r7
    74c8:	4682      	mov	sl, r0
    74ca:	4648      	mov	r0, r9
    74cc:	f7ff ff5a 	bl	7384 <__aeabi_uidivmod>
    74d0:	0c2a      	lsrs	r2, r5, #16
    74d2:	fb0b f30a 	mul.w	r3, fp, sl
    74d6:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    74da:	454b      	cmp	r3, r9
    74dc:	d909      	bls.n	74f2 <__divdi3+0x7a>
    74de:	eb19 0904 	adds.w	r9, r9, r4
    74e2:	f10a 3aff 	add.w	sl, sl, #4294967295
    74e6:	d204      	bcs.n	74f2 <__divdi3+0x7a>
    74e8:	454b      	cmp	r3, r9
    74ea:	bf84      	itt	hi
    74ec:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    74f0:	44a1      	addhi	r9, r4
    74f2:	ebc3 0909 	rsb	r9, r3, r9
    74f6:	4639      	mov	r1, r7
    74f8:	4648      	mov	r0, r9
    74fa:	b2ad      	uxth	r5, r5
    74fc:	f7ff fe14 	bl	7128 <__aeabi_uidiv>
    7500:	4639      	mov	r1, r7
    7502:	4680      	mov	r8, r0
    7504:	4648      	mov	r0, r9
    7506:	f7ff ff3d 	bl	7384 <__aeabi_uidivmod>
    750a:	fb0b fb08 	mul.w	fp, fp, r8
    750e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    7512:	45ab      	cmp	fp, r5
    7514:	d907      	bls.n	7526 <__divdi3+0xae>
    7516:	192d      	adds	r5, r5, r4
    7518:	f108 38ff 	add.w	r8, r8, #4294967295
    751c:	d203      	bcs.n	7526 <__divdi3+0xae>
    751e:	45ab      	cmp	fp, r5
    7520:	bf88      	it	hi
    7522:	f108 38ff 	addhi.w	r8, r8, #4294967295
    7526:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    752a:	2700      	movs	r7, #0
    752c:	e003      	b.n	7536 <__divdi3+0xbe>
    752e:	428b      	cmp	r3, r1
    7530:	d957      	bls.n	75e2 <__divdi3+0x16a>
    7532:	2700      	movs	r7, #0
    7534:	46b8      	mov	r8, r7
    7536:	4642      	mov	r2, r8
    7538:	463b      	mov	r3, r7
    753a:	b116      	cbz	r6, 7542 <__divdi3+0xca>
    753c:	4252      	negs	r2, r2
    753e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    7542:	4619      	mov	r1, r3
    7544:	4610      	mov	r0, r2
    7546:	b005      	add	sp, #20
    7548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    754c:	b922      	cbnz	r2, 7558 <__divdi3+0xe0>
    754e:	4611      	mov	r1, r2
    7550:	2001      	movs	r0, #1
    7552:	f7ff fde9 	bl	7128 <__aeabi_uidiv>
    7556:	4604      	mov	r4, r0
    7558:	fab4 f884 	clz	r8, r4
    755c:	f1b8 0f00 	cmp.w	r8, #0
    7560:	d15e      	bne.n	7620 <__divdi3+0x1a8>
    7562:	ebc4 0809 	rsb	r8, r4, r9
    7566:	0c27      	lsrs	r7, r4, #16
    7568:	fa1f f984 	uxth.w	r9, r4
    756c:	2101      	movs	r1, #1
    756e:	9102      	str	r1, [sp, #8]
    7570:	4639      	mov	r1, r7
    7572:	4640      	mov	r0, r8
    7574:	f7ff fdd8 	bl	7128 <__aeabi_uidiv>
    7578:	4639      	mov	r1, r7
    757a:	4682      	mov	sl, r0
    757c:	4640      	mov	r0, r8
    757e:	f7ff ff01 	bl	7384 <__aeabi_uidivmod>
    7582:	ea4f 4815 	mov.w	r8, r5, lsr #16
    7586:	fb09 f30a 	mul.w	r3, r9, sl
    758a:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    758e:	455b      	cmp	r3, fp
    7590:	d909      	bls.n	75a6 <__divdi3+0x12e>
    7592:	eb1b 0b04 	adds.w	fp, fp, r4
    7596:	f10a 3aff 	add.w	sl, sl, #4294967295
    759a:	d204      	bcs.n	75a6 <__divdi3+0x12e>
    759c:	455b      	cmp	r3, fp
    759e:	bf84      	itt	hi
    75a0:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    75a4:	44a3      	addhi	fp, r4
    75a6:	ebc3 0b0b 	rsb	fp, r3, fp
    75aa:	4639      	mov	r1, r7
    75ac:	4658      	mov	r0, fp
    75ae:	b2ad      	uxth	r5, r5
    75b0:	f7ff fdba 	bl	7128 <__aeabi_uidiv>
    75b4:	4639      	mov	r1, r7
    75b6:	4680      	mov	r8, r0
    75b8:	4658      	mov	r0, fp
    75ba:	f7ff fee3 	bl	7384 <__aeabi_uidivmod>
    75be:	fb09 f908 	mul.w	r9, r9, r8
    75c2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    75c6:	45a9      	cmp	r9, r5
    75c8:	d907      	bls.n	75da <__divdi3+0x162>
    75ca:	192d      	adds	r5, r5, r4
    75cc:	f108 38ff 	add.w	r8, r8, #4294967295
    75d0:	d203      	bcs.n	75da <__divdi3+0x162>
    75d2:	45a9      	cmp	r9, r5
    75d4:	bf88      	it	hi
    75d6:	f108 38ff 	addhi.w	r8, r8, #4294967295
    75da:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    75de:	9f02      	ldr	r7, [sp, #8]
    75e0:	e7a9      	b.n	7536 <__divdi3+0xbe>
    75e2:	fab3 f783 	clz	r7, r3
    75e6:	2f00      	cmp	r7, #0
    75e8:	d168      	bne.n	76bc <__divdi3+0x244>
    75ea:	428b      	cmp	r3, r1
    75ec:	bf2c      	ite	cs
    75ee:	f04f 0900 	movcs.w	r9, #0
    75f2:	f04f 0901 	movcc.w	r9, #1
    75f6:	4282      	cmp	r2, r0
    75f8:	bf8c      	ite	hi
    75fa:	464c      	movhi	r4, r9
    75fc:	f049 0401 	orrls.w	r4, r9, #1
    7600:	2c00      	cmp	r4, #0
    7602:	d096      	beq.n	7532 <__divdi3+0xba>
    7604:	f04f 0801 	mov.w	r8, #1
    7608:	e795      	b.n	7536 <__divdi3+0xbe>
    760a:	4252      	negs	r2, r2
    760c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    7610:	43f6      	mvns	r6, r6
    7612:	e73b      	b.n	748c <__divdi3+0x14>
    7614:	4240      	negs	r0, r0
    7616:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    761a:	f04f 36ff 	mov.w	r6, #4294967295
    761e:	e732      	b.n	7486 <__divdi3+0xe>
    7620:	fa04 f408 	lsl.w	r4, r4, r8
    7624:	f1c8 0720 	rsb	r7, r8, #32
    7628:	fa35 f307 	lsrs.w	r3, r5, r7
    762c:	fa29 fa07 	lsr.w	sl, r9, r7
    7630:	0c27      	lsrs	r7, r4, #16
    7632:	fa09 fb08 	lsl.w	fp, r9, r8
    7636:	4639      	mov	r1, r7
    7638:	4650      	mov	r0, sl
    763a:	ea43 020b 	orr.w	r2, r3, fp
    763e:	9202      	str	r2, [sp, #8]
    7640:	f7ff fd72 	bl	7128 <__aeabi_uidiv>
    7644:	4639      	mov	r1, r7
    7646:	fa1f f984 	uxth.w	r9, r4
    764a:	4683      	mov	fp, r0
    764c:	4650      	mov	r0, sl
    764e:	f7ff fe99 	bl	7384 <__aeabi_uidivmod>
    7652:	9802      	ldr	r0, [sp, #8]
    7654:	fb09 f20b 	mul.w	r2, r9, fp
    7658:	0c03      	lsrs	r3, r0, #16
    765a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    765e:	429a      	cmp	r2, r3
    7660:	d904      	bls.n	766c <__divdi3+0x1f4>
    7662:	191b      	adds	r3, r3, r4
    7664:	f10b 3bff 	add.w	fp, fp, #4294967295
    7668:	f0c0 80b1 	bcc.w	77ce <__divdi3+0x356>
    766c:	1a9b      	subs	r3, r3, r2
    766e:	4639      	mov	r1, r7
    7670:	4618      	mov	r0, r3
    7672:	9301      	str	r3, [sp, #4]
    7674:	f7ff fd58 	bl	7128 <__aeabi_uidiv>
    7678:	9901      	ldr	r1, [sp, #4]
    767a:	4682      	mov	sl, r0
    767c:	4608      	mov	r0, r1
    767e:	4639      	mov	r1, r7
    7680:	f7ff fe80 	bl	7384 <__aeabi_uidivmod>
    7684:	f8dd c008 	ldr.w	ip, [sp, #8]
    7688:	fb09 f30a 	mul.w	r3, r9, sl
    768c:	fa1f f08c 	uxth.w	r0, ip
    7690:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    7694:	4293      	cmp	r3, r2
    7696:	d908      	bls.n	76aa <__divdi3+0x232>
    7698:	1912      	adds	r2, r2, r4
    769a:	f10a 3aff 	add.w	sl, sl, #4294967295
    769e:	d204      	bcs.n	76aa <__divdi3+0x232>
    76a0:	4293      	cmp	r3, r2
    76a2:	bf84      	itt	hi
    76a4:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    76a8:	1912      	addhi	r2, r2, r4
    76aa:	fa05 f508 	lsl.w	r5, r5, r8
    76ae:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    76b2:	ebc3 0802 	rsb	r8, r3, r2
    76b6:	f8cd e008 	str.w	lr, [sp, #8]
    76ba:	e759      	b.n	7570 <__divdi3+0xf8>
    76bc:	f1c7 0020 	rsb	r0, r7, #32
    76c0:	fa03 fa07 	lsl.w	sl, r3, r7
    76c4:	40c2      	lsrs	r2, r0
    76c6:	fa35 f300 	lsrs.w	r3, r5, r0
    76ca:	ea42 0b0a 	orr.w	fp, r2, sl
    76ce:	fa21 f800 	lsr.w	r8, r1, r0
    76d2:	fa01 f907 	lsl.w	r9, r1, r7
    76d6:	4640      	mov	r0, r8
    76d8:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    76dc:	ea43 0109 	orr.w	r1, r3, r9
    76e0:	9102      	str	r1, [sp, #8]
    76e2:	4651      	mov	r1, sl
    76e4:	fa1f f28b 	uxth.w	r2, fp
    76e8:	9203      	str	r2, [sp, #12]
    76ea:	f7ff fd1d 	bl	7128 <__aeabi_uidiv>
    76ee:	4651      	mov	r1, sl
    76f0:	4681      	mov	r9, r0
    76f2:	4640      	mov	r0, r8
    76f4:	f7ff fe46 	bl	7384 <__aeabi_uidivmod>
    76f8:	9b03      	ldr	r3, [sp, #12]
    76fa:	f8dd c008 	ldr.w	ip, [sp, #8]
    76fe:	fb03 f209 	mul.w	r2, r3, r9
    7702:	ea4f 401c 	mov.w	r0, ip, lsr #16
    7706:	fa14 f307 	lsls.w	r3, r4, r7
    770a:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    770e:	42a2      	cmp	r2, r4
    7710:	d904      	bls.n	771c <__divdi3+0x2a4>
    7712:	eb14 040b 	adds.w	r4, r4, fp
    7716:	f109 39ff 	add.w	r9, r9, #4294967295
    771a:	d352      	bcc.n	77c2 <__divdi3+0x34a>
    771c:	1aa4      	subs	r4, r4, r2
    771e:	4651      	mov	r1, sl
    7720:	4620      	mov	r0, r4
    7722:	9301      	str	r3, [sp, #4]
    7724:	f7ff fd00 	bl	7128 <__aeabi_uidiv>
    7728:	4651      	mov	r1, sl
    772a:	4680      	mov	r8, r0
    772c:	4620      	mov	r0, r4
    772e:	f7ff fe29 	bl	7384 <__aeabi_uidivmod>
    7732:	9803      	ldr	r0, [sp, #12]
    7734:	f8dd c008 	ldr.w	ip, [sp, #8]
    7738:	fb00 f208 	mul.w	r2, r0, r8
    773c:	fa1f f38c 	uxth.w	r3, ip
    7740:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    7744:	9b01      	ldr	r3, [sp, #4]
    7746:	4282      	cmp	r2, r0
    7748:	d904      	bls.n	7754 <__divdi3+0x2dc>
    774a:	eb10 000b 	adds.w	r0, r0, fp
    774e:	f108 38ff 	add.w	r8, r8, #4294967295
    7752:	d330      	bcc.n	77b6 <__divdi3+0x33e>
    7754:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    7758:	fa1f fc83 	uxth.w	ip, r3
    775c:	0c1b      	lsrs	r3, r3, #16
    775e:	1a80      	subs	r0, r0, r2
    7760:	fa1f fe88 	uxth.w	lr, r8
    7764:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    7768:	fb0c f90e 	mul.w	r9, ip, lr
    776c:	fb0c fc0a 	mul.w	ip, ip, sl
    7770:	fb03 c10e 	mla	r1, r3, lr, ip
    7774:	fb03 f20a 	mul.w	r2, r3, sl
    7778:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    777c:	458c      	cmp	ip, r1
    777e:	bf88      	it	hi
    7780:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    7784:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    7788:	4570      	cmp	r0, lr
    778a:	d310      	bcc.n	77ae <__divdi3+0x336>
    778c:	fa1f f989 	uxth.w	r9, r9
    7790:	fa05 f707 	lsl.w	r7, r5, r7
    7794:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    7798:	bf14      	ite	ne
    779a:	2200      	movne	r2, #0
    779c:	2201      	moveq	r2, #1
    779e:	4287      	cmp	r7, r0
    77a0:	bf2c      	ite	cs
    77a2:	2700      	movcs	r7, #0
    77a4:	f002 0701 	andcc.w	r7, r2, #1
    77a8:	2f00      	cmp	r7, #0
    77aa:	f43f aec4 	beq.w	7536 <__divdi3+0xbe>
    77ae:	f108 38ff 	add.w	r8, r8, #4294967295
    77b2:	2700      	movs	r7, #0
    77b4:	e6bf      	b.n	7536 <__divdi3+0xbe>
    77b6:	4282      	cmp	r2, r0
    77b8:	bf84      	itt	hi
    77ba:	4458      	addhi	r0, fp
    77bc:	f108 38ff 	addhi.w	r8, r8, #4294967295
    77c0:	e7c8      	b.n	7754 <__divdi3+0x2dc>
    77c2:	42a2      	cmp	r2, r4
    77c4:	bf84      	itt	hi
    77c6:	f109 39ff 	addhi.w	r9, r9, #4294967295
    77ca:	445c      	addhi	r4, fp
    77cc:	e7a6      	b.n	771c <__divdi3+0x2a4>
    77ce:	429a      	cmp	r2, r3
    77d0:	bf84      	itt	hi
    77d2:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    77d6:	191b      	addhi	r3, r3, r4
    77d8:	e748      	b.n	766c <__divdi3+0x1f4>
    77da:	bf00      	nop

000077dc <__udivdi3>:
    77dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    77e0:	460c      	mov	r4, r1
    77e2:	b083      	sub	sp, #12
    77e4:	4680      	mov	r8, r0
    77e6:	4616      	mov	r6, r2
    77e8:	4689      	mov	r9, r1
    77ea:	461f      	mov	r7, r3
    77ec:	4615      	mov	r5, r2
    77ee:	468a      	mov	sl, r1
    77f0:	2b00      	cmp	r3, #0
    77f2:	d14b      	bne.n	788c <__udivdi3+0xb0>
    77f4:	428a      	cmp	r2, r1
    77f6:	d95c      	bls.n	78b2 <__udivdi3+0xd6>
    77f8:	fab2 f382 	clz	r3, r2
    77fc:	b15b      	cbz	r3, 7816 <__udivdi3+0x3a>
    77fe:	f1c3 0020 	rsb	r0, r3, #32
    7802:	fa01 fa03 	lsl.w	sl, r1, r3
    7806:	fa28 f200 	lsr.w	r2, r8, r0
    780a:	fa16 f503 	lsls.w	r5, r6, r3
    780e:	fa08 f803 	lsl.w	r8, r8, r3
    7812:	ea42 0a0a 	orr.w	sl, r2, sl
    7816:	0c2e      	lsrs	r6, r5, #16
    7818:	4650      	mov	r0, sl
    781a:	4631      	mov	r1, r6
    781c:	b2af      	uxth	r7, r5
    781e:	f7ff fc83 	bl	7128 <__aeabi_uidiv>
    7822:	4631      	mov	r1, r6
    7824:	ea4f 4418 	mov.w	r4, r8, lsr #16
    7828:	4681      	mov	r9, r0
    782a:	4650      	mov	r0, sl
    782c:	f7ff fdaa 	bl	7384 <__aeabi_uidivmod>
    7830:	fb07 f309 	mul.w	r3, r7, r9
    7834:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    7838:	4553      	cmp	r3, sl
    783a:	d909      	bls.n	7850 <__udivdi3+0x74>
    783c:	eb1a 0a05 	adds.w	sl, sl, r5
    7840:	f109 39ff 	add.w	r9, r9, #4294967295
    7844:	d204      	bcs.n	7850 <__udivdi3+0x74>
    7846:	4553      	cmp	r3, sl
    7848:	bf84      	itt	hi
    784a:	f109 39ff 	addhi.w	r9, r9, #4294967295
    784e:	44aa      	addhi	sl, r5
    7850:	ebc3 0a0a 	rsb	sl, r3, sl
    7854:	4631      	mov	r1, r6
    7856:	4650      	mov	r0, sl
    7858:	fa1f f888 	uxth.w	r8, r8
    785c:	f7ff fc64 	bl	7128 <__aeabi_uidiv>
    7860:	4631      	mov	r1, r6
    7862:	4604      	mov	r4, r0
    7864:	4650      	mov	r0, sl
    7866:	f7ff fd8d 	bl	7384 <__aeabi_uidivmod>
    786a:	fb07 f704 	mul.w	r7, r7, r4
    786e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    7872:	4547      	cmp	r7, r8
    7874:	d906      	bls.n	7884 <__udivdi3+0xa8>
    7876:	3c01      	subs	r4, #1
    7878:	eb18 0805 	adds.w	r8, r8, r5
    787c:	d202      	bcs.n	7884 <__udivdi3+0xa8>
    787e:	4547      	cmp	r7, r8
    7880:	bf88      	it	hi
    7882:	3c01      	subhi	r4, #1
    7884:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    7888:	2600      	movs	r6, #0
    788a:	e05c      	b.n	7946 <__udivdi3+0x16a>
    788c:	428b      	cmp	r3, r1
    788e:	d858      	bhi.n	7942 <__udivdi3+0x166>
    7890:	fab3 f683 	clz	r6, r3
    7894:	2e00      	cmp	r6, #0
    7896:	d15b      	bne.n	7950 <__udivdi3+0x174>
    7898:	428b      	cmp	r3, r1
    789a:	bf2c      	ite	cs
    789c:	2200      	movcs	r2, #0
    789e:	2201      	movcc	r2, #1
    78a0:	4285      	cmp	r5, r0
    78a2:	bf8c      	ite	hi
    78a4:	4615      	movhi	r5, r2
    78a6:	f042 0501 	orrls.w	r5, r2, #1
    78aa:	2d00      	cmp	r5, #0
    78ac:	d049      	beq.n	7942 <__udivdi3+0x166>
    78ae:	2401      	movs	r4, #1
    78b0:	e049      	b.n	7946 <__udivdi3+0x16a>
    78b2:	b922      	cbnz	r2, 78be <__udivdi3+0xe2>
    78b4:	4611      	mov	r1, r2
    78b6:	2001      	movs	r0, #1
    78b8:	f7ff fc36 	bl	7128 <__aeabi_uidiv>
    78bc:	4605      	mov	r5, r0
    78be:	fab5 f685 	clz	r6, r5
    78c2:	2e00      	cmp	r6, #0
    78c4:	f040 80ba 	bne.w	7a3c <__udivdi3+0x260>
    78c8:	1b64      	subs	r4, r4, r5
    78ca:	0c2f      	lsrs	r7, r5, #16
    78cc:	fa1f fa85 	uxth.w	sl, r5
    78d0:	2601      	movs	r6, #1
    78d2:	4639      	mov	r1, r7
    78d4:	4620      	mov	r0, r4
    78d6:	f7ff fc27 	bl	7128 <__aeabi_uidiv>
    78da:	4639      	mov	r1, r7
    78dc:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    78e0:	4681      	mov	r9, r0
    78e2:	4620      	mov	r0, r4
    78e4:	f7ff fd4e 	bl	7384 <__aeabi_uidivmod>
    78e8:	fb0a f309 	mul.w	r3, sl, r9
    78ec:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    78f0:	455b      	cmp	r3, fp
    78f2:	d909      	bls.n	7908 <__udivdi3+0x12c>
    78f4:	eb1b 0b05 	adds.w	fp, fp, r5
    78f8:	f109 39ff 	add.w	r9, r9, #4294967295
    78fc:	d204      	bcs.n	7908 <__udivdi3+0x12c>
    78fe:	455b      	cmp	r3, fp
    7900:	bf84      	itt	hi
    7902:	f109 39ff 	addhi.w	r9, r9, #4294967295
    7906:	44ab      	addhi	fp, r5
    7908:	ebc3 0b0b 	rsb	fp, r3, fp
    790c:	4639      	mov	r1, r7
    790e:	4658      	mov	r0, fp
    7910:	fa1f f888 	uxth.w	r8, r8
    7914:	f7ff fc08 	bl	7128 <__aeabi_uidiv>
    7918:	4639      	mov	r1, r7
    791a:	4604      	mov	r4, r0
    791c:	4658      	mov	r0, fp
    791e:	f7ff fd31 	bl	7384 <__aeabi_uidivmod>
    7922:	fb0a fa04 	mul.w	sl, sl, r4
    7926:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    792a:	45c2      	cmp	sl, r8
    792c:	d906      	bls.n	793c <__udivdi3+0x160>
    792e:	3c01      	subs	r4, #1
    7930:	eb18 0805 	adds.w	r8, r8, r5
    7934:	d202      	bcs.n	793c <__udivdi3+0x160>
    7936:	45c2      	cmp	sl, r8
    7938:	bf88      	it	hi
    793a:	3c01      	subhi	r4, #1
    793c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    7940:	e001      	b.n	7946 <__udivdi3+0x16a>
    7942:	2600      	movs	r6, #0
    7944:	4634      	mov	r4, r6
    7946:	4631      	mov	r1, r6
    7948:	4620      	mov	r0, r4
    794a:	b003      	add	sp, #12
    794c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7950:	f1c6 0020 	rsb	r0, r6, #32
    7954:	40b3      	lsls	r3, r6
    7956:	fa32 f700 	lsrs.w	r7, r2, r0
    795a:	fa21 fb00 	lsr.w	fp, r1, r0
    795e:	431f      	orrs	r7, r3
    7960:	fa14 f206 	lsls.w	r2, r4, r6
    7964:	fa28 f100 	lsr.w	r1, r8, r0
    7968:	4658      	mov	r0, fp
    796a:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    796e:	4311      	orrs	r1, r2
    7970:	9100      	str	r1, [sp, #0]
    7972:	4651      	mov	r1, sl
    7974:	b2bb      	uxth	r3, r7
    7976:	9301      	str	r3, [sp, #4]
    7978:	f7ff fbd6 	bl	7128 <__aeabi_uidiv>
    797c:	4651      	mov	r1, sl
    797e:	40b5      	lsls	r5, r6
    7980:	4681      	mov	r9, r0
    7982:	4658      	mov	r0, fp
    7984:	f7ff fcfe 	bl	7384 <__aeabi_uidivmod>
    7988:	9c01      	ldr	r4, [sp, #4]
    798a:	9800      	ldr	r0, [sp, #0]
    798c:	fb04 f309 	mul.w	r3, r4, r9
    7990:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    7994:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    7998:	455b      	cmp	r3, fp
    799a:	d905      	bls.n	79a8 <__udivdi3+0x1cc>
    799c:	eb1b 0b07 	adds.w	fp, fp, r7
    79a0:	f109 39ff 	add.w	r9, r9, #4294967295
    79a4:	f0c0 808e 	bcc.w	7ac4 <__udivdi3+0x2e8>
    79a8:	ebc3 0b0b 	rsb	fp, r3, fp
    79ac:	4651      	mov	r1, sl
    79ae:	4658      	mov	r0, fp
    79b0:	f7ff fbba 	bl	7128 <__aeabi_uidiv>
    79b4:	4651      	mov	r1, sl
    79b6:	4604      	mov	r4, r0
    79b8:	4658      	mov	r0, fp
    79ba:	f7ff fce3 	bl	7384 <__aeabi_uidivmod>
    79be:	9801      	ldr	r0, [sp, #4]
    79c0:	9a00      	ldr	r2, [sp, #0]
    79c2:	fb00 f304 	mul.w	r3, r0, r4
    79c6:	fa1f fc82 	uxth.w	ip, r2
    79ca:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    79ce:	4293      	cmp	r3, r2
    79d0:	d906      	bls.n	79e0 <__udivdi3+0x204>
    79d2:	3c01      	subs	r4, #1
    79d4:	19d2      	adds	r2, r2, r7
    79d6:	d203      	bcs.n	79e0 <__udivdi3+0x204>
    79d8:	4293      	cmp	r3, r2
    79da:	d901      	bls.n	79e0 <__udivdi3+0x204>
    79dc:	19d2      	adds	r2, r2, r7
    79de:	3c01      	subs	r4, #1
    79e0:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    79e4:	b2a8      	uxth	r0, r5
    79e6:	1ad2      	subs	r2, r2, r3
    79e8:	0c2d      	lsrs	r5, r5, #16
    79ea:	fa1f fc84 	uxth.w	ip, r4
    79ee:	0c23      	lsrs	r3, r4, #16
    79f0:	fb00 f70c 	mul.w	r7, r0, ip
    79f4:	fb00 fe03 	mul.w	lr, r0, r3
    79f8:	fb05 e10c 	mla	r1, r5, ip, lr
    79fc:	fb05 f503 	mul.w	r5, r5, r3
    7a00:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    7a04:	458e      	cmp	lr, r1
    7a06:	bf88      	it	hi
    7a08:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    7a0c:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    7a10:	42aa      	cmp	r2, r5
    7a12:	d310      	bcc.n	7a36 <__udivdi3+0x25a>
    7a14:	b2bf      	uxth	r7, r7
    7a16:	fa08 f606 	lsl.w	r6, r8, r6
    7a1a:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    7a1e:	bf14      	ite	ne
    7a20:	f04f 0e00 	movne.w	lr, #0
    7a24:	f04f 0e01 	moveq.w	lr, #1
    7a28:	4296      	cmp	r6, r2
    7a2a:	bf2c      	ite	cs
    7a2c:	2600      	movcs	r6, #0
    7a2e:	f00e 0601 	andcc.w	r6, lr, #1
    7a32:	2e00      	cmp	r6, #0
    7a34:	d087      	beq.n	7946 <__udivdi3+0x16a>
    7a36:	3c01      	subs	r4, #1
    7a38:	2600      	movs	r6, #0
    7a3a:	e784      	b.n	7946 <__udivdi3+0x16a>
    7a3c:	40b5      	lsls	r5, r6
    7a3e:	f1c6 0120 	rsb	r1, r6, #32
    7a42:	fa24 f901 	lsr.w	r9, r4, r1
    7a46:	fa28 f201 	lsr.w	r2, r8, r1
    7a4a:	0c2f      	lsrs	r7, r5, #16
    7a4c:	40b4      	lsls	r4, r6
    7a4e:	4639      	mov	r1, r7
    7a50:	4648      	mov	r0, r9
    7a52:	4322      	orrs	r2, r4
    7a54:	9200      	str	r2, [sp, #0]
    7a56:	f7ff fb67 	bl	7128 <__aeabi_uidiv>
    7a5a:	4639      	mov	r1, r7
    7a5c:	fa1f fa85 	uxth.w	sl, r5
    7a60:	4683      	mov	fp, r0
    7a62:	4648      	mov	r0, r9
    7a64:	f7ff fc8e 	bl	7384 <__aeabi_uidivmod>
    7a68:	9b00      	ldr	r3, [sp, #0]
    7a6a:	0c1a      	lsrs	r2, r3, #16
    7a6c:	fb0a f30b 	mul.w	r3, sl, fp
    7a70:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    7a74:	42a3      	cmp	r3, r4
    7a76:	d903      	bls.n	7a80 <__udivdi3+0x2a4>
    7a78:	1964      	adds	r4, r4, r5
    7a7a:	f10b 3bff 	add.w	fp, fp, #4294967295
    7a7e:	d327      	bcc.n	7ad0 <__udivdi3+0x2f4>
    7a80:	1ae4      	subs	r4, r4, r3
    7a82:	4639      	mov	r1, r7
    7a84:	4620      	mov	r0, r4
    7a86:	f7ff fb4f 	bl	7128 <__aeabi_uidiv>
    7a8a:	4639      	mov	r1, r7
    7a8c:	4681      	mov	r9, r0
    7a8e:	4620      	mov	r0, r4
    7a90:	f7ff fc78 	bl	7384 <__aeabi_uidivmod>
    7a94:	9800      	ldr	r0, [sp, #0]
    7a96:	fb0a f309 	mul.w	r3, sl, r9
    7a9a:	fa1f fc80 	uxth.w	ip, r0
    7a9e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    7aa2:	42a3      	cmp	r3, r4
    7aa4:	d908      	bls.n	7ab8 <__udivdi3+0x2dc>
    7aa6:	1964      	adds	r4, r4, r5
    7aa8:	f109 39ff 	add.w	r9, r9, #4294967295
    7aac:	d204      	bcs.n	7ab8 <__udivdi3+0x2dc>
    7aae:	42a3      	cmp	r3, r4
    7ab0:	bf84      	itt	hi
    7ab2:	f109 39ff 	addhi.w	r9, r9, #4294967295
    7ab6:	1964      	addhi	r4, r4, r5
    7ab8:	fa08 f806 	lsl.w	r8, r8, r6
    7abc:	1ae4      	subs	r4, r4, r3
    7abe:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    7ac2:	e706      	b.n	78d2 <__udivdi3+0xf6>
    7ac4:	455b      	cmp	r3, fp
    7ac6:	bf84      	itt	hi
    7ac8:	f109 39ff 	addhi.w	r9, r9, #4294967295
    7acc:	44bb      	addhi	fp, r7
    7ace:	e76b      	b.n	79a8 <__udivdi3+0x1cc>
    7ad0:	42a3      	cmp	r3, r4
    7ad2:	bf84      	itt	hi
    7ad4:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    7ad8:	1964      	addhi	r4, r4, r5
    7ada:	e7d1      	b.n	7a80 <__udivdi3+0x2a4>
    7adc:	72617453 	.word	0x72617453
    7ae0:	00002074 	.word	0x00002074
    7ae4:	00002059 	.word	0x00002059
    7ae8:	00002058 	.word	0x00002058
    7aec:	00002042 	.word	0x00002042
    7af0:	00002041 	.word	0x00002041
    7af4:	0000204c 	.word	0x0000204c
    7af8:	00002052 	.word	0x00002052
    7afc:	0000205a 	.word	0x0000205a
    7b00:	00205055 	.word	0x00205055
    7b04:	4e574f44 	.word	0x4e574f44
    7b08:	00000020 	.word	0x00000020
    7b0c:	48474952 	.word	0x48474952
    7b10:	00002054 	.word	0x00002054
    7b14:	5446454c 	.word	0x5446454c
    7b18:	00000020 	.word	0x00000020
    7b1c:	00000d0a 	.word	0x00000d0a
    7b20:	73796f4a 	.word	0x73796f4a
    7b24:	6b636974 	.word	0x6b636974
    7b28:	203a5820 	.word	0x203a5820
    7b2c:	202c6425 	.word	0x202c6425
    7b30:	25203a59 	.word	0x25203a59
    7b34:	000d0a64 	.word	0x000d0a64
    7b38:	74732043 	.word	0x74732043
    7b3c:	206b6369 	.word	0x206b6369
    7b40:	25203a58 	.word	0x25203a58
    7b44:	59202c64 	.word	0x59202c64
    7b48:	6425203a 	.word	0x6425203a
    7b4c:	00000d0a 	.word	0x00000d0a
    7b50:	67697254 	.word	0x67697254
    7b54:	20726567 	.word	0x20726567
    7b58:	73657250 	.word	0x73657250
    7b5c:	65727573 	.word	0x65727573
    7b60:	66654c20 	.word	0x66654c20
    7b64:	25203a74 	.word	0x25203a74
    7b68:	52202c64 	.word	0x52202c64
    7b6c:	74686769 	.word	0x74686769
    7b70:	6425203a 	.word	0x6425203a
    7b74:	0d0a0d0a 	.word	0x0d0a0d0a
    7b78:	00000000 	.word	0x00000000
    7b7c:	00594548 	.word	0x00594548
    7b80:	70616548 	.word	0x70616548
    7b84:	646e6120 	.word	0x646e6120
    7b88:	61747320 	.word	0x61747320
    7b8c:	63206b63 	.word	0x63206b63
    7b90:	696c6c6f 	.word	0x696c6c6f
    7b94:	6e6f6973 	.word	0x6e6f6973
    7b98:	0000000a 	.word	0x0000000a

00007b9c <C.18.2576>:
    7b9c:	00000001 00000002 00000004 00000001     ................

00007bac <_global_impure_ptr>:
    7bac:	20000028 00000043 0000000a              (.. C.......

00007bb8 <blanks.3577>:
    7bb8:	20202020 20202020 20202020 20202020                     

00007bc8 <zeroes.3578>:
    7bc8:	30303030 30303030 30303030 30303030     0000000000000000
    7bd8:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    7be8:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
    7bf8:	006e616e 33323130 37363534 62613938     nan.0123456789ab
    7c08:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
    7c18:	00000030 69666e49 7974696e 00000000     0...Infinity....
    7c28:	004e614e                                NaN.

00007c2c <__sf_fake_stdin>:
	...

00007c4c <__sf_fake_stdout>:
	...

00007c6c <__sf_fake_stderr>:
	...

00007c8c <charset>:
    7c8c:	00007cc4                                .|..

00007c90 <lconv>:
    7c90:	00007cc0 00007be8 00007be8 00007be8     .|...{...{...{..
    7ca0:	00007be8 00007be8 00007be8 00007be8     .{...{...{...{..
    7cb0:	00007be8 00007be8 ffffffff ffffffff     .{...{..........
    7cc0:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

00007cd0 <__mprec_tens>:
    7cd0:	00000000 3ff00000 00000000 40240000     .......?......$@
    7ce0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    7cf0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    7d00:	00000000 412e8480 00000000 416312d0     .......A......cA
    7d10:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    7d20:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    7d30:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    7d40:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    7d50:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    7d60:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    7d70:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    7d80:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    7d90:	79d99db4 44ea7843                       ...yCx.D

00007d98 <p05.2463>:
    7d98:	00000005 00000019 0000007d 00000000     ........}.......

00007da8 <__mprec_bigtens>:
    7da8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    7db8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    7dc8:	7f73bf3c 75154fdd                       <.s..O.u

00007dd0 <__mprec_tinytens>:
    7dd0:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    7de0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    7df0:	64ac6f43 0ac80628                       Co.d(...

00007df8 <_init>:
    7df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7dfa:	bf00      	nop
    7dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    7dfe:	bc08      	pop	{r3}
    7e00:	469e      	mov	lr, r3
    7e02:	4770      	bx	lr

00007e04 <_fini>:
    7e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7e06:	bf00      	nop
    7e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
    7e0a:	bc08      	pop	{r3}
    7e0c:	469e      	mov	lr, r3
    7e0e:	4770      	bx	lr

00007e10 <__frame_dummy_init_array_entry>:
    7e10:	0485 0000                                   ....

00007e14 <__do_global_dtors_aux_fini_array_entry>:
    7e14:	0471 0000                                   q...
