<stg><name>blur_Loop_1_proc</name>


<trans_list>

<trans id="79" from="1" to="2">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="2" to="3">
<condition id="47">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="3" to="2">
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="3" to="4">
<condition id="50">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="4" to="3">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0  %kernel_val_2_2_s = alloca i8

]]></node>
<StgValue><ssdm name="kernel_val_2_2_s"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1  %kernel_val_2_1_s = alloca i8

]]></node>
<StgValue><ssdm name="kernel_val_2_1_s"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2  %kernel_val_0_0_s = alloca i8

]]></node>
<StgValue><ssdm name="kernel_val_0_0_s"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3  %kernel_val_2_0_s = alloca i8

]]></node>
<StgValue><ssdm name="kernel_val_2_0_s"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4  %kernel_val_1_2_s = alloca i8

]]></node>
<StgValue><ssdm name="kernel_val_1_2_s"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:5  %kernel_val_0_1_s = alloca i8

]]></node>
<StgValue><ssdm name="kernel_val_0_1_s"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:6  %kernel_val_1_1_s = alloca i8

]]></node>
<StgValue><ssdm name="kernel_val_1_1_s"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:7  %kernel_val_1_0_s = alloca i8

]]></node>
<StgValue><ssdm name="kernel_val_1_0_s"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:8  %kernel_val_0_2_s = alloca i8

]]></node>
<StgValue><ssdm name="kernel_val_0_2_s"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i2 [ 0, %newFuncRoot ], [ %i_1, %.preheader ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:1  %exitcond1 = icmp eq i2 %i, -1

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:3  %i_1 = add i2 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1, label %.exitStub, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp_cast = zext i2 %i to i5

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:1  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %p_shl_cast = zext i4 %tmp_2 to i5

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:3  %tmp_3 = sub i5 %p_shl_cast, %tmp_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="8" op_0_bw="8">
<![CDATA[
.exitStub:0  %kernel_val_2_2_load = load i8* %kernel_val_2_2_s

]]></node>
<StgValue><ssdm name="kernel_val_2_2_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="8" op_0_bw="8">
<![CDATA[
.exitStub:1  %kernel_val_2_1_load = load i8* %kernel_val_2_1_s

]]></node>
<StgValue><ssdm name="kernel_val_2_1_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="8">
<![CDATA[
.exitStub:2  %kernel_val_0_0_load = load i8* %kernel_val_0_0_s

]]></node>
<StgValue><ssdm name="kernel_val_0_0_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="8" op_0_bw="8">
<![CDATA[
.exitStub:3  %kernel_val_2_0_load = load i8* %kernel_val_2_0_s

]]></node>
<StgValue><ssdm name="kernel_val_2_0_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="8">
<![CDATA[
.exitStub:4  %kernel_val_1_2_load = load i8* %kernel_val_1_2_s

]]></node>
<StgValue><ssdm name="kernel_val_1_2_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8">
<![CDATA[
.exitStub:5  %kernel_val_0_1_load = load i8* %kernel_val_0_1_s

]]></node>
<StgValue><ssdm name="kernel_val_0_1_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="8">
<![CDATA[
.exitStub:6  %kernel_val_1_1_load = load i8* %kernel_val_1_1_s

]]></node>
<StgValue><ssdm name="kernel_val_1_1_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="8" op_0_bw="8">
<![CDATA[
.exitStub:7  %kernel_val_1_0_load = load i8* %kernel_val_1_0_s

]]></node>
<StgValue><ssdm name="kernel_val_1_0_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="8" op_0_bw="8">
<![CDATA[
.exitStub:8  %kernel_val_0_2_load = load i8* %kernel_val_0_2_s

]]></node>
<StgValue><ssdm name="kernel_val_0_2_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
.exitStub:9  %mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %kernel_val_0_0_load, 0

]]></node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
.exitStub:10  %mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv, i8 %kernel_val_0_1_load, 1

]]></node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
.exitStub:11  %mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %kernel_val_0_2_load, 2

]]></node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
.exitStub:12  %mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %kernel_val_1_0_load, 3

]]></node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
.exitStub:13  %mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %kernel_val_1_1_load, 4

]]></node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
.exitStub:14  %mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %kernel_val_1_2_load, 5

]]></node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
.exitStub:15  %mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %kernel_val_2_0_load, 6

]]></node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
.exitStub:16  %mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %kernel_val_2_1_load, 7

]]></node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
.exitStub:17  %mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7, i8 %kernel_val_2_2_load, 8

]]></node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="72">
<![CDATA[
.exitStub:18  ret { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i2 [ 0, %.preheader.preheader ], [ %j_1, %.preheader.backedge ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1  %exitcond = icmp eq i2 %j, -1

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %j_1 = add i2 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.loopexit, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="5" op_0_bw="2">
<![CDATA[
:0  %tmp_cast_42 = zext i2 %j to i5

]]></node>
<StgValue><ssdm name="tmp_cast_42"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp_4 = add i5 %tmp_3, %tmp_cast_42

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="64" op_0_bw="5">
<![CDATA[
:2  %tmp_4_cast = sext i5 %tmp_4 to i64

]]></node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %coefficients_addr = getelementptr [9 x i3]* @coefficients, i64 0, i64 %tmp_4_cast

]]></node>
<StgValue><ssdm name="coefficients_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="3" op_0_bw="4">
<![CDATA[
:4  %kernel_val_2_0 = load i3* %coefficients_addr, align 1

]]></node>
<StgValue><ssdm name="kernel_val_2_0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="3" op_0_bw="4">
<![CDATA[
:4  %kernel_val_2_0 = load i3* %coefficients_addr, align 1

]]></node>
<StgValue><ssdm name="kernel_val_2_0"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="3">
<![CDATA[
:5  %kernel_val_2_0_cast = sext i3 %kernel_val_2_0 to i8

]]></node>
<StgValue><ssdm name="kernel_val_2_0_cast"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:6  switch i2 %i, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch1:0  switch i2 %j, label %branch8 [
    i2 0, label %.preheader.backedge.pre
    i2 1, label %branch7
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="i" val="1"/>
<literal name="j" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch7:0  store i8 %kernel_val_2_0_cast, i8* %kernel_val_1_1_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="i" val="1"/>
<literal name="j" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="i" val="1"/>
<literal name="j" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.backedge.pre:0  store i8 %kernel_val_2_0_cast, i8* %kernel_val_1_0_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="i" val="1"/>
<literal name="j" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0">
<![CDATA[
.preheader.backedge.pre:1  br label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="i" val="1"/>
<literal name="j" val="!1"/>
<literal name="j" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:0  store i8 %kernel_val_2_0_cast, i8* %kernel_val_1_2_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="i" val="1"/>
<literal name="j" val="!1"/>
<literal name="j" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch0:0  switch i2 %j, label %branch5 [
    i2 0, label %.preheader.backedge.pre2
    i2 1, label %branch4
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="i" val="0"/>
<literal name="j" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch4:0  store i8 %kernel_val_2_0_cast, i8* %kernel_val_0_1_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="i" val="0"/>
<literal name="j" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="i" val="0"/>
<literal name="j" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.backedge.pre2:0  store i8 %kernel_val_2_0_cast, i8* %kernel_val_0_0_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="i" val="0"/>
<literal name="j" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0">
<![CDATA[
.preheader.backedge.pre2:1  br label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="i" val="0"/>
<literal name="j" val="!1"/>
<literal name="j" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch5:0  store i8 %kernel_val_2_0_cast, i8* %kernel_val_0_2_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="i" val="0"/>
<literal name="j" val="!1"/>
<literal name="j" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="i" val="!1"/>
<literal name="i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch2:0  switch i2 %j, label %branch11 [
    i2 0, label %.preheader.backedge.pre1
    i2 1, label %branch10
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="i" val="!1"/>
<literal name="i" val="!0"/>
<literal name="j" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch10:0  store i8 %kernel_val_2_0_cast, i8* %kernel_val_2_1_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="i" val="!1"/>
<literal name="i" val="!0"/>
<literal name="j" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="i" val="!1"/>
<literal name="i" val="!0"/>
<literal name="j" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.backedge.pre1:0  store i8 %kernel_val_2_0_cast, i8* %kernel_val_2_0_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="i" val="!1"/>
<literal name="i" val="!0"/>
<literal name="j" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0">
<![CDATA[
.preheader.backedge.pre1:1  br label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="i" val="!1"/>
<literal name="i" val="!0"/>
<literal name="j" val="!1"/>
<literal name="j" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch11:0  store i8 %kernel_val_2_0_cast, i8* %kernel_val_2_2_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="i" val="!1"/>
<literal name="i" val="!0"/>
<literal name="j" val="!1"/>
<literal name="j" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="0">
<![CDATA[
.preheader.backedge:0  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
