#-----------------------------------------------------------
# Vivado v2017.1_sdx (64-bit)
# SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
# IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
# Start of session at: Fri Sep 14 16:10:14 2018
# Process ID: 30537
# Current directory: /home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.runs/impl_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in /safe/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/safe/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/safe/Xilinx/SDx/2017.1/Vivado/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_cycle_counter_0_0/design_1_cycle_counter_0_0.dcp' for cell 'design_1_i/cycle_counter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_dma_converter_0_0/design_1_dma_converter_0_0.dcp' for cell 'design_1_i/dma_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 418 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1_sdx
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [/home/rui/workspace/R20180914_dmaconverter/pins.xdc]
Finished Parsing XDC File [/home/rui/workspace/R20180914_dmaconverter/pins.xdc]
Parsing XDC File [/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 299 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 289 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 7 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1591.512 ; gain = 377.613 ; free physical = 6259 ; free virtual = 25390
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1628.520 ; gain = 37.008 ; free physical = 6252 ; free virtual = 25384
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "8c4bee3d6296a296".
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2159.152 ; gain = 0.000 ; free physical = 5749 ; free virtual = 24910
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1851ad8cc

Time (s): cpu = 00:03:14 ; elapsed = 00:03:19 . Memory (MB): peak = 2159.152 ; gain = 65.141 ; free physical = 5749 ; free virtual = 24909
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 23 inverter(s) to 88 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1d30ce9a8

Time (s): cpu = 00:03:18 ; elapsed = 00:03:21 . Memory (MB): peak = 2216.152 ; gain = 122.141 ; free physical = 5742 ; free virtual = 24902
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 322 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1d3c54e9a

Time (s): cpu = 00:03:20 ; elapsed = 00:03:23 . Memory (MB): peak = 2216.152 ; gain = 122.141 ; free physical = 5734 ; free virtual = 24894
INFO: [Opt 31-389] Phase Constant propagation created 425 cells and removed 1152 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 138db42a6

Time (s): cpu = 00:03:23 ; elapsed = 00:03:26 . Memory (MB): peak = 2216.152 ; gain = 122.141 ; free physical = 5733 ; free virtual = 24894
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1204 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 138db42a6

Time (s): cpu = 00:03:23 ; elapsed = 00:03:26 . Memory (MB): peak = 2216.152 ; gain = 122.141 ; free physical = 5733 ; free virtual = 24894
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 138db42a6

Time (s): cpu = 00:03:23 ; elapsed = 00:03:26 . Memory (MB): peak = 2216.152 ; gain = 122.141 ; free physical = 5733 ; free virtual = 24894
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2216.152 ; gain = 0.000 ; free physical = 5733 ; free virtual = 24894
Ending Logic Optimization Task | Checksum: 138db42a6

Time (s): cpu = 00:03:24 ; elapsed = 00:03:27 . Memory (MB): peak = 2216.152 ; gain = 122.141 ; free physical = 5733 ; free virtual = 24894

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 68 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 58 newly gated: 0 Total Ports: 136
Ending PowerOpt Patch Enables Task | Checksum: 1b6861a34

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5682 ; free virtual = 24842
Ending Power Optimization Task | Checksum: 1b6861a34

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2597.754 ; gain = 381.602 ; free physical = 5701 ; free virtual = 24862
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:49 ; elapsed = 00:03:45 . Memory (MB): peak = 2597.754 ; gain = 1006.242 ; free physical = 5701 ; free virtual = 24862
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5699 ; free virtual = 24862
INFO: [Common 17-1381] The checkpoint '/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5689 ; free virtual = 24856
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15e644449

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5689 ; free virtual = 24856
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5699 ; free virtual = 24867

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c71f3047

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5674 ; free virtual = 24841

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1882672be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5634 ; free virtual = 24801

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1882672be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5634 ; free virtual = 24801
Phase 1 Placer Initialization | Checksum: 1882672be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5634 ; free virtual = 24801

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1d3ce605a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5619 ; free virtual = 24786

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d3ce605a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5619 ; free virtual = 24786

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 247450a69

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5610 ; free virtual = 24777

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23b94fab8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5610 ; free virtual = 24777

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 28449a4d0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5610 ; free virtual = 24777

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b30a5caf

Time (s): cpu = 00:00:55 ; elapsed = 00:00:29 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5612 ; free virtual = 24779

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1a71d6a26

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5611 ; free virtual = 24779

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1a4e935ab

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5598 ; free virtual = 24765

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1425e5110

Time (s): cpu = 00:01:03 ; elapsed = 00:00:37 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5599 ; free virtual = 24766

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 11bf23367

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5599 ; free virtual = 24766

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 111ab28d1

Time (s): cpu = 00:01:10 ; elapsed = 00:00:41 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5601 ; free virtual = 24768
Phase 3 Detail Placement | Checksum: 111ab28d1

Time (s): cpu = 00:01:10 ; elapsed = 00:00:41 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5601 ; free virtual = 24768

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fcd36398

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: fcd36398

Time (s): cpu = 00:01:18 ; elapsed = 00:00:45 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5611 ; free virtual = 24779
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.005. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a6b1c0b6

Time (s): cpu = 00:01:35 ; elapsed = 00:00:56 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5608 ; free virtual = 24776
Phase 4.1 Post Commit Optimization | Checksum: 1a6b1c0b6

Time (s): cpu = 00:01:35 ; elapsed = 00:00:56 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5608 ; free virtual = 24776

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a6b1c0b6

Time (s): cpu = 00:01:35 ; elapsed = 00:00:57 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5609 ; free virtual = 24776

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a6b1c0b6

Time (s): cpu = 00:01:35 ; elapsed = 00:00:57 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5609 ; free virtual = 24776

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 21daa4cd8

Time (s): cpu = 00:01:35 ; elapsed = 00:00:57 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5609 ; free virtual = 24776
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21daa4cd8

Time (s): cpu = 00:01:36 ; elapsed = 00:00:57 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5609 ; free virtual = 24776
Ending Placer Task | Checksum: 1497a0032

Time (s): cpu = 00:01:36 ; elapsed = 00:00:57 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5629 ; free virtual = 24796
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:00 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5629 ; free virtual = 24796
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5591 ; free virtual = 24789
INFO: [Common 17-1381] The checkpoint '/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5618 ; free virtual = 24795
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5606 ; free virtual = 24783
report_utilization: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5616 ; free virtual = 24793
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5615 ; free virtual = 24793
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 8b807a4b ConstDB: 0 ShapeSum: bdf985e7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15c0feea1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5482 ; free virtual = 24659

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15c0feea1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5482 ; free virtual = 24659

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15c0feea1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5466 ; free virtual = 24643

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15c0feea1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5466 ; free virtual = 24643
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e60b3171

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5446 ; free virtual = 24623
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.021 | TNS=-951.811| WHS=-0.204 | THS=-737.794|

Phase 2 Router Initialization | Checksum: e2db8257

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5442 ; free virtual = 24619

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1356c6667

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5438 ; free virtual = 24615

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1833
 Number of Nodes with overlaps = 204
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.288 | TNS=-3198.473| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2305dbbbb

Time (s): cpu = 00:01:23 ; elapsed = 00:00:38 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5433 ; free virtual = 24610

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.366 | TNS=-3250.381| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d0e2972d

Time (s): cpu = 00:01:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5439 ; free virtual = 24617
Phase 4 Rip-up And Reroute | Checksum: 1d0e2972d

Time (s): cpu = 00:01:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5439 ; free virtual = 24617

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 27c25ed36

Time (s): cpu = 00:01:33 ; elapsed = 00:00:42 . Memory (MB): peak = 2597.754 ; gain = 0.000 ; free physical = 5440 ; free virtual = 24617
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.173 | TNS=-2746.366| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 125ceafba

Time (s): cpu = 00:03:32 ; elapsed = 00:01:15 . Memory (MB): peak = 2624.738 ; gain = 26.984 ; free physical = 5410 ; free virtual = 24588

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 125ceafba

Time (s): cpu = 00:03:32 ; elapsed = 00:01:15 . Memory (MB): peak = 2624.738 ; gain = 26.984 ; free physical = 5410 ; free virtual = 24588
Phase 5 Delay and Skew Optimization | Checksum: 125ceafba

Time (s): cpu = 00:03:32 ; elapsed = 00:01:16 . Memory (MB): peak = 2624.738 ; gain = 26.984 ; free physical = 5410 ; free virtual = 24588

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1138ac1f3

Time (s): cpu = 00:03:34 ; elapsed = 00:01:16 . Memory (MB): peak = 2624.738 ; gain = 26.984 ; free physical = 5412 ; free virtual = 24589
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.161 | TNS=-2577.395| WHS=-0.025 | THS=-0.025 |

Phase 6.1 Hold Fix Iter | Checksum: 1cdf8ae1d

Time (s): cpu = 00:03:34 ; elapsed = 00:01:17 . Memory (MB): peak = 2624.738 ; gain = 26.984 ; free physical = 5413 ; free virtual = 24591
Phase 6 Post Hold Fix | Checksum: 25d792133

Time (s): cpu = 00:03:35 ; elapsed = 00:01:17 . Memory (MB): peak = 2624.738 ; gain = 26.984 ; free physical = 5413 ; free virtual = 24591

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.12442 %
  Global Horizontal Routing Utilization  = 6.38049 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1f0ae78b9

Time (s): cpu = 00:03:35 ; elapsed = 00:01:17 . Memory (MB): peak = 2624.738 ; gain = 26.984 ; free physical = 5413 ; free virtual = 24591

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f0ae78b9

Time (s): cpu = 00:03:35 ; elapsed = 00:01:17 . Memory (MB): peak = 2624.738 ; gain = 26.984 ; free physical = 5413 ; free virtual = 24590

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1aef81590

Time (s): cpu = 00:03:36 ; elapsed = 00:01:18 . Memory (MB): peak = 2624.738 ; gain = 26.984 ; free physical = 5416 ; free virtual = 24594

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 21b2ae709

Time (s): cpu = 00:03:38 ; elapsed = 00:01:19 . Memory (MB): peak = 2624.738 ; gain = 26.984 ; free physical = 5418 ; free virtual = 24595
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.161 | TNS=-2577.395| WHS=0.051  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 21b2ae709

Time (s): cpu = 00:03:38 ; elapsed = 00:01:19 . Memory (MB): peak = 2624.738 ; gain = 26.984 ; free physical = 5418 ; free virtual = 24595
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:38 ; elapsed = 00:01:19 . Memory (MB): peak = 2624.738 ; gain = 26.984 ; free physical = 5461 ; free virtual = 24638

Routing Is Done.
83 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:44 ; elapsed = 00:01:22 . Memory (MB): peak = 2624.738 ; gain = 26.984 ; free physical = 5461 ; free virtual = 24638
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2632.742 ; gain = 0.000 ; free physical = 5420 ; free virtual = 24637
INFO: [Common 17-1381] The checkpoint '/home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2632.742 ; gain = 8.004 ; free physical = 5450 ; free virtual = 24639
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/rui/workspace/R20180914_dmaconverter/R20180914_dmaconverter.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2696.773 ; gain = 0.000 ; free physical = 5318 ; free virtual = 24508
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
90 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2696.773 ; gain = 0.000 ; free physical = 5285 ; free virtual = 24488
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Fri Sep 14 16:17:22 2018...
