{Flow Summary} {Flow Settings} {Flow Non-Default Global Settings} {Flow Elapsed Time} {Flow OS Summary} {Analysis & Synthesis||Analysis & Synthesis Summary} {Analysis & Synthesis||Settings||Analysis & Synthesis Settings} {Analysis & Synthesis||Parallel Compilation} {Analysis & Synthesis||Analysis & Synthesis Source Files Read} {Analysis & Synthesis||Analysis & Synthesis Resource Usage Summary} {Analysis & Synthesis||Analysis & Synthesis Resource Utilization by Entity} {Analysis & Synthesis||Analysis & Synthesis Optimization Results||Register Statistics||General Register Statistics} {Analysis & Synthesis||Connectivity Checks||Port Connectivity Checks: "counter:C0"} {Analysis & Synthesis||Post-Synthesis Netlist Statistics for Top Partition} {Analysis & Synthesis||Elapsed Time Per Partition} {Fitter||Fitter Summary} {Fitter||Fitter Settings} {Fitter||Parallel Compilation} {Fitter||Fitter Netlist Optimizations} {Fitter||Ignored Assignments} {Fitter||Fitter Incremental Compilation Section||Incremental Compilation Preservation Summary} {Fitter||Fitter Incremental Compilation Section||Incremental Compilation Partition Settings} {Fitter||Fitter Incremental Compilation Section||Incremental Compilation Placement Preservation} {Fitter||Resource Section||Fitter Resource Usage Summary} {Fitter||Resource Section||Fitter Partition Statistics} {Fitter||Resource Section||Input Pins} {Fitter||Resource Section||Output Pins} {Fitter||Resource Section||I/O Bank Usage} {Fitter||Resource Section||All Package Pins} {Fitter||Resource Section||I/O Standards Section||I/O Assignment Warnings} {Fitter||Resource Section||Fitter Resource Utilization by Entity} {Fitter||Resource Section||Delay Chain Summary} {Fitter||Resource Section||Pad To Core Delay Chain Fanout} {Fitter||Resource Section||Control Signals} {Fitter||Resource Section||Global & Other Fast Signals} {Fitter||Resource Section||Logic and Routing Section||Routing Usage Summary} {Fitter||I/O Rules Section||I/O Rules Summary} {Fitter||I/O Rules Section||I/O Rules Details} {Fitter||I/O Rules Section||I/O Rules Matrix} {Fitter||Fitter Device Options} {Fitter||Operating Settings and Conditions} {Assembler||Assembler Summary} {Assembler||Assembler Settings} {Assembler||Assembler Generated Files} {Assembler||Assembler Device Options: C:/Users/LiChe/ECEN3002/Lab1/Quartus/Lab1.sof} {Timing Analyzer||Timing Analyzer Summary} {Timing Analyzer||Parallel Compilation} {Timing Analyzer||SDC File List} {Timing Analyzer||Clocks} {Timing Analyzer||Slow 1100mV 85C Model||Slow 1100mV 85C Model Fmax Summary} {Timing Analyzer||Slow 1100mV 85C Model||Slow 1100mV 85C Model Setup Summary} {Timing Analyzer||Slow 1100mV 85C Model||Slow 1100mV 85C Model Hold Summary} {Timing Analyzer||Slow 1100mV 85C Model||Slow 1100mV 85C Model Minimum Pulse Width Summary} {Timing Analyzer||Slow 1100mV 0C Model||Slow 1100mV 0C Model Fmax Summary} {Timing Analyzer||Slow 1100mV 0C Model||Slow 1100mV 0C Model Setup Summary} {Timing Analyzer||Slow 1100mV 0C Model||Slow 1100mV 0C Model Hold Summary} {Timing Analyzer||Slow 1100mV 0C Model||Slow 1100mV 0C Model Minimum Pulse Width Summary} {Timing Analyzer||Fast 1100mV 85C Model||Fast 1100mV 85C Model Setup Summary} {Timing Analyzer||Fast 1100mV 85C Model||Fast 1100mV 85C Model Hold Summary} {Timing Analyzer||Fast 1100mV 85C Model||Fast 1100mV 85C Model Minimum Pulse Width Summary} {Timing Analyzer||Fast 1100mV 0C Model||Fast 1100mV 0C Model Setup Summary} {Timing Analyzer||Fast 1100mV 0C Model||Fast 1100mV 0C Model Hold Summary} {Timing Analyzer||Fast 1100mV 0C Model||Fast 1100mV 0C Model Minimum Pulse Width Summary} {Timing Analyzer||Multicorner Timing Analysis Summary} {Timing Analyzer||Advanced I/O Timing||Board Trace Model Assignments} {Timing Analyzer||Advanced I/O Timing||Input Transition Times} {Timing Analyzer||Advanced I/O Timing||Signal Integrity Metrics||Signal Integrity Metrics (Slow 1100mv 0c Model)} {Timing Analyzer||Advanced I/O Timing||Signal Integrity Metrics||Signal Integrity Metrics (Slow 1100mv 85c Model)} {Timing Analyzer||Advanced I/O Timing||Signal Integrity Metrics||Signal Integrity Metrics (Fast 1100mv 0c Model)} {Timing Analyzer||Advanced I/O Timing||Signal Integrity Metrics||Signal Integrity Metrics (Fast 1100mv 85c Model)} {Timing Analyzer||Clock Transfers||Setup Transfers} {Timing Analyzer||Clock Transfers||Hold Transfers} {Timing Analyzer||Unconstrained Paths||Unconstrained Paths Summary} {Timing Analyzer||Unconstrained Paths||Clock Status Summary} {Timing Analyzer||Unconstrained Paths||Setup Analysis||Unconstrained Input Ports} {Timing Analyzer||Unconstrained Paths||Setup Analysis||Unconstrained Output Ports} {Timing Analyzer||Unconstrained Paths||Hold Analysis||Unconstrained Input Ports} {Timing Analyzer||Unconstrained Paths||Hold Analysis||Unconstrained Output Ports} {EDA Netlist Writer||EDA Netlist Writer Summary} {EDA Netlist Writer||Simulation||Simulation Settings} {EDA Netlist Writer||Simulation||Simulation Generated Files}
