//   imm     | rs1  | x |  rd |  x

0000_0000_0100_0000_1010_0001_0000_0011  //LW. MEM[4] -> r1
0000_0000_0100_0000_1010_0001_0000_0011  //LW. MEM[4] -> r1
0000_0000_0011_0000_1000_0001_0001_0011  //ADDI. imm#3 + r1 -> r2  