\hypertarget{group___r_c_c___p_l_l___clock___source}{}\section{P\+LL Clock Source}
\label{group___r_c_c___p_l_l___clock___source}\index{P\+L\+L Clock Source@{P\+L\+L Clock Source}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___r_c_c___p_l_l___clock___source_ga09fff12a4e92f4da5980321b7f99b632}{R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+I\+\_\+\+D\+I\+V2}~0x00000000U
\item 
\#define \hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE}~R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+RC
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}\label{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}} 
\index{P\+L\+L Clock Source@{P\+L\+L Clock Source}!R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE@{R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE}}
\index{R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE@{R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE}!P\+L\+L Clock Source@{P\+L\+L Clock Source}}
\subsubsection{\texorpdfstring{R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE}{RCC\_PLLSOURCE\_HSE}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE~R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+RC}

H\+SE clock selected as P\+LL entry clock source 

Definition at line 113 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___p_l_l___clock___source_ga09fff12a4e92f4da5980321b7f99b632}\label{group___r_c_c___p_l_l___clock___source_ga09fff12a4e92f4da5980321b7f99b632}} 
\index{P\+L\+L Clock Source@{P\+L\+L Clock Source}!R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+I\+\_\+\+D\+I\+V2@{R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+I\+\_\+\+D\+I\+V2}}
\index{R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+I\+\_\+\+D\+I\+V2@{R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+I\+\_\+\+D\+I\+V2}!P\+L\+L Clock Source@{P\+L\+L Clock Source}}
\subsubsection{\texorpdfstring{R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+I\+\_\+\+D\+I\+V2}{RCC\_PLLSOURCE\_HSI\_DIV2}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+I\+\_\+\+D\+I\+V2~0x00000000U}

H\+SI clock divided by 2 selected as P\+LL entry clock source 

Definition at line 112 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

