{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3081, "design__instance__area": 70749.1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.11273539066314697, "power__switching__total": 0.0828605443239212, "power__leakage__total": 7.186712878137769e-07, "power__total": 0.19559665024280548, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.28661396289789975, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.28661396289789975, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5980782705034051, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.3042191029641956, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.5133418280200094, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.5133418280200094, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.35113624113334235, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.8581698927713264, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -456.16469759355823, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.8581698927713264, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 178, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.85817, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 178, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.18537827353431405, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": -0.18537827353431405, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2734265113938307, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.524648339622562, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 1, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.18282098574706743, "clock__skew__worst_setup": -0.5210823031666115, "timing__hold__ws": 0.2715804324962733, "timing__setup__ws": -4.247488703202849, "timing__hold__tns": 0, "timing__setup__tns": -513.7545858595996, "timing__hold__wns": 0, "timing__setup__wns": -4.247488703202849, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 538, "timing__setup_r2r__ws": -4.247488, "timing__setup_r2r_vio__count": 538, "design__die__bbox": "0.0 0.0 337.815 355.735", "design__core__bbox": "6.72 15.68 330.96 337.12", "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__setup_buffer": 49, "design__instance__count__hold_buffer": 0, "design__io": 106, "design__die__area": 120173, "design__core__area": 104224, "design__instance__count__stdcell": 3081, "design__instance__area__stdcell": 70749.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.67882, "design__instance__utilization__stdcell": 0.67882, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 19979503, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 100919, "design__violations": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2248, "route__net__special": 2, "route__drc_errors__iter:1": 934, "route__wirelength__iter:1": 112836, "route__drc_errors__iter:2": 203, "route__wirelength__iter:2": 111937, "route__drc_errors__iter:3": 151, "route__wirelength__iter:3": 111490, "route__drc_errors__iter:4": 34, "route__wirelength__iter:4": 111376, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 111338, "route__drc_errors": 0, "route__wirelength": 111338, "route__vias": 15917, "route__vias__singlecut": 15917, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 681.26, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 58, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 58, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 58, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.28281966458163077, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.28281966458163077, "timing__hold__ws__corner:min_tt_025C_5v00": 0.595262522788716, "timing__setup__ws__corner:min_tt_025C_5v00": 2.488459286843779, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 58, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.5068530183467691, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.5068530183467691, "timing__hold__ws__corner:min_ss_125C_4v50": 0.38939852444694517, "timing__setup__ws__corner:min_ss_125C_4v50": -3.532468639806892, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -408.6690070908836, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.532468639806892, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 178, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.532469, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 178, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 58, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.18282098574706743, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": -0.18282098574706743, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2715804324962733, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.626282154974038, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 58, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.2910536338766358, "clock__skew__worst_setup__corner:max_tt_025C_5v00": -0.2910536338766358, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6015144108618007, "timing__setup__ws__corner:max_tt_025C_5v00": 2.0821904789713206, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 58, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.5210823031666115, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.5210823031666115, "timing__hold__ws__corner:max_ss_125C_4v50": 0.30720360458340046, "timing__setup__ws__corner:max_ss_125C_4v50": -4.247488703202849, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -513.7545858595996, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.247488703202849, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 182, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.247488, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 182, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 58, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.18838448001426414, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": -0.18838448001426414, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2756946970972885, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.402071276542241, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 58, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 58, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99731, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99873, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00269169, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00506715, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.0019999, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00506715, "ir__voltage__worst": 5, "ir__drop__avg": 0.00127, "ir__drop__worst": 0.00269, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}