# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
# File: C:\Users\cruz_\Documents\projects\vhdl_eea_BEROY_CHIRINO\BE_Barre_Franche\gestion_verin\pins.csv
# Generated on: Fri Oct 01 08:00:21 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
altera_reserved_tck,Input,,,,PIN_H3,,,,,,
altera_reserved_tdi,Input,,,,PIN_H4,,,,,,
altera_reserved_tdo,Output,,,,PIN_J4,,,,,,
altera_reserved_tms,Input,,,,PIN_J5,,,,,,
clk_clk,Input,PIN_R8,3,B3_N0,PIN_R8,2.5 V,,,,,
pio_0_external_connection_export[3],Input,PIN_M1,2,B2_N0,PIN_J15,2.5 V,,,,,
pio_0_external_connection_export[2],Input,PIN_T8,3,B3_N0,PIN_E1,2.5 V,,,,,
pio_0_external_connection_export[1],Input,PIN_B9,7,B7_N0,PIN_M1,2.5 V,,,,,
pio_0_external_connection_export[0],Input,PIN_M15,5,B5_N0,PIN_T8,2.5 V,,,,,
pio_1_external_connection_export[3],Output,PIN_A15,7,B7_N0,PIN_A15,2.5 V,,,,,
pio_1_external_connection_export[2],Output,PIN_A13,7,B7_N0,PIN_A13,2.5 V,,,,,
pio_1_external_connection_export[1],Output,PIN_B13,7,B7_N0,PIN_B13,2.5 V,,,,,
pio_1_external_connection_export[0],Output,PIN_A11,7,B7_N0,PIN_A11,2.5 V,,,,,
