$version Generated by VerilatedVcd $end
$date Mon Apr  2 16:46:32 2018
 $end
$timescale 1ns $end

 $scope module TOP $end
  $var wire 32 3 i_ALUout [31:0] $end
  $var wire 32 2 i_Memdata [31:0] $end
  $var wire  5 / i_RegA_addr [4:0] $end
  $var wire  5 0 i_RegB_addr [4:0] $end
  $var wire  5 1 i_RegD_addr [4:0] $end
  $var wire  1 + i_clk $end
  $var wire  1 . i_memtoreg $end
  $var wire  1 - i_regwrite $end
  $var wire  1 , i_reset $end
  $var wire 32 4 o_RegA [31:0] $end
  $var wire 32 5 o_RegB [31:0] $end
  $scope module v $end
   $var wire 32 # RegTable(0) [31:0] $end
   $var wire 32 $ RegTable(1) [31:0] $end
   $var wire 32 % RegTable(2) [31:0] $end
   $var wire 32 & RegTable(3) [31:0] $end
   $var wire 32 ' RegTable(4) [31:0] $end
   $var wire 32 ( RegTable(5) [31:0] $end
   $var wire 32 ) RegTable(6) [31:0] $end
   $var wire 32 * RegTable(7) [31:0] $end
   $var wire 32 6 WIDTH [31:0] $end
   $var wire 32 3 i_ALUout [31:0] $end
   $var wire 32 2 i_Memdata [31:0] $end
   $var wire  5 / i_RegA_addr [4:0] $end
   $var wire  5 0 i_RegB_addr [4:0] $end
   $var wire  5 1 i_RegD_addr [4:0] $end
   $var wire  1 + i_clk $end
   $var wire  1 . i_memtoreg $end
   $var wire  1 - i_regwrite $end
   $var wire  1 , i_reset $end
   $var wire 32 4 o_RegA [31:0] $end
   $var wire 32 5 o_RegB [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#8
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
0+
1,
0-
0.
b00000 /
b00000 0
b00000 1
b00000000000000000000000000000000 2
b00000000000000000000000000000000 3
b00000000000000000000000000000000 4
b00000000000000000000000000000000 5
b00000000000000000000000000100000 6
#10
1+
#15
0+
#18
0,
b01010101010101010101010101010101 2
b10101010101010101010101010101010 3
#20
1+
#25
0+
#28
1-
1.
b00001 1
#30
b01010101010101010101010101010101 $
1+
#35
0+
#38
0-
0.
b00001 /
b00000 1
#40
1+
b01010101010101010101010101010101 4
#45
0+
#48
1-
1.
b00000 /
b00010 1
#50
b01010101010101010101010101010101 %
1+
b00000000000000000000000000000000 4
#55
0+
#58
0-
0.
b00010 0
b00000 1
#60
1+
b01010101010101010101010101010101 5
#65
0+
#68
1-
b00000 0
b00001 1
#70
b10101010101010101010101010101010 $
1+
b00000000000000000000000000000000 5
#75
0+
#78
0-
b00001 /
b00000 1
#80
1+
b10101010101010101010101010101010 4
#85
0+
#88
1-
b00000 /
b00010 1
#90
b10101010101010101010101010101010 %
1+
b00000000000000000000000000000000 4
#95
0+
#98
0-
b00010 0
b00000 1
#100
1+
b10101010101010101010101010101010 5
#105
0+
#108
b00000 0
#110
1+
b00000000000000000000000000000000 5
#115
0+
