Loading plugins phase: Elapsed time ==> 0s.330ms
Initializing data phase: Elapsed time ==> 2s.261ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\tatsuya\Desktop\LIN_automachin_master_2_01\LIN_Mst_test.cydsn\LIN_Mst_test.cyprj -d CY8C3245AXI-158 -s C:\Users\tatsuya\Desktop\LIN_automachin_master_2_01\LIN_Mst_test.cydsn\Generated_Source\PSoC3 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0028: warning: Clock Warning: (LIN_IntClock's accuracy range '153.355 kHz ? 2.000%, (150.288 kHz - 156.422 kHz)' is not within the specified tolerance range '153.600 kHz ? 2.000%, (150.528 kHz - 156.672 kHz)'.).
 * C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\UART_v2_30\UART_v2_30.cysch (Instance: IntClock)
 * C:\Users\tatsuya\Desktop\LIN_automachin_master_2_01\LIN_Mst_test.cydsn\LIN_Mst_test.cydwr (LIN_IntClock)

ADD: pft.M0028: warning: Clock Warning: (UART_2_IntClock's accuracy range '307.692 kHz ? 2.000%, (301.538 kHz - 313.846 kHz)' is not within the specified tolerance range '307.200 kHz ? 2.000%, (301.056 kHz - 313.344 kHz)'.).
 * C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\UART_v2_30\UART_v2_30.cysch (Instance: IntClock)
 * C:\Users\tatsuya\Desktop\LIN_automachin_master_2_01\LIN_Mst_test.cydsn\LIN_Mst_test.cydwr (UART_2_IntClock)

ADD: pft.M0028: warning: Clock Warning: (PS2_IntClock's accuracy range '307.692 kHz ? 2.000%, (301.538 kHz - 313.846 kHz)' is not within the specified tolerance range '307.200 kHz ? 2.000%, (301.056 kHz - 313.344 kHz)'.).
 * C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\UART_v2_30\UART_v2_30.cysch (Instance: IntClock)
 * C:\Users\tatsuya\Desktop\LIN_automachin_master_2_01\LIN_Mst_test.cydsn\LIN_Mst_test.cydwr (PS2_IntClock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.510ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.420ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  LIN_Mst_test.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\tatsuya\Desktop\LIN_automachin_master_2_01\LIN_Mst_test.cydsn\LIN_Mst_test.cyprj -dcpsoc3 LIN_Mst_test.v -verilog
======================================================================

======================================================================
Compiling:  LIN_Mst_test.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\tatsuya\Desktop\LIN_automachin_master_2_01\LIN_Mst_test.cydsn\LIN_Mst_test.cyprj -dcpsoc3 LIN_Mst_test.v -verilog
======================================================================

======================================================================
Compiling:  LIN_Mst_test.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\tatsuya\Desktop\LIN_automachin_master_2_01\LIN_Mst_test.cydsn\LIN_Mst_test.cyprj -dcpsoc3 -verilog LIN_Mst_test.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Feb 24 14:24:37 2014


======================================================================
Compiling:  LIN_Mst_test.v
Program  :   vpp
Options  :    -yv2 -q10 LIN_Mst_test.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Feb 24 14:24:38 2014

Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'LIN_Mst_test.ctl'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  LIN_Mst_test.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\tatsuya\Desktop\LIN_automachin_master_2_01\LIN_Mst_test.cydsn\LIN_Mst_test.cyprj -dcpsoc3 -verilog LIN_Mst_test.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Feb 24 14:24:38 2014

Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\tatsuya\Desktop\LIN_automachin_master_2_01\LIN_Mst_test.cydsn\codegentemp\LIN_Mst_test.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\tatsuya\Desktop\LIN_automachin_master_2_01\LIN_Mst_test.cydsn\codegentemp\LIN_Mst_test.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  LIN_Mst_test.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\tatsuya\Desktop\LIN_automachin_master_2_01\LIN_Mst_test.cydsn\LIN_Mst_test.cyprj -dcpsoc3 -verilog LIN_Mst_test.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Feb 24 14:24:40 2014

Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\tatsuya\Desktop\LIN_automachin_master_2_01\LIN_Mst_test.cydsn\codegentemp\LIN_Mst_test.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\tatsuya\Desktop\LIN_automachin_master_2_01\LIN_Mst_test.cydsn\codegentemp\LIN_Mst_test.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_153
	\LIN:BUART:reset_sr\
	\LIN:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\LIN:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_155
	\LIN:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\LIN:BUART:sRX:MODULE_5:g1:a0:xeq\
	\LIN:BUART:sRX:MODULE_5:g1:a0:xlt\
	\LIN:BUART:sRX:MODULE_5:g1:a0:xlte\
	\LIN:BUART:sRX:MODULE_5:g1:a0:xgt\
	\LIN:BUART:sRX:MODULE_5:g1:a0:xgte\
	\LIN:BUART:sRX:MODULE_5:lt\
	\LIN:BUART:sRX:MODULE_5:eq\
	\LIN:BUART:sRX:MODULE_5:gt\
	\LIN:BUART:sRX:MODULE_5:gte\
	\LIN:BUART:sRX:MODULE_5:lte\
	\LIN:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_2:BUART:HalfDuplexSend\
	\UART_2:BUART:FinalAddrMode_2\
	\UART_2:BUART:FinalAddrMode_1\
	\UART_2:BUART:FinalAddrMode_0\
	\UART_2:BUART:reset_sr\
	Net_221
	\LIN_Timer:Net_260\
	Net_295
	\LIN_Timer:TimerUDB:ctrl_ten\
	\LIN_Timer:TimerUDB:ctrl_cmode_0\
	\LIN_Timer:TimerUDB:ctrl_tmode_1\
	\LIN_Timer:TimerUDB:ctrl_tmode_0\
	\LIN_Timer:TimerUDB:ctrl_ic_1\
	\LIN_Timer:TimerUDB:ctrl_ic_0\
	Net_299
	\LIN_Timer:Net_102\
	\LIN_Timer:Net_266\
	\PS2:BUART:tx_hd_send_break\
	\PS2:BUART:tx_ctrl_mark\
	\PS2:BUART:reset_sr\
	Net_370
	Net_374
	\PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_1\
	\PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_0\
	\PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	\PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\
	Net_371
	\PS2:BUART:sRX:MODULE_10:g2:a0:gta_0\
	\PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:albi_1\
	\PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:agbi_1\
	\PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:lt_0\
	\PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:gt_0\
	\PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:lti_0\
	\PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:gti_0\
	\PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:albi_0\
	\PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:agbi_0\
	\PS2:BUART:sRX:MODULE_11:g1:a0:xeq\
	\PS2:BUART:sRX:MODULE_11:g1:a0:xlt\
	\PS2:BUART:sRX:MODULE_11:g1:a0:xlte\
	\PS2:BUART:sRX:MODULE_11:g1:a0:xgt\
	\PS2:BUART:sRX:MODULE_11:g1:a0:xgte\
	\PS2:BUART:sRX:MODULE_11:lt\
	\PS2:BUART:sRX:MODULE_11:eq\
	\PS2:BUART:sRX:MODULE_11:gt\
	\PS2:BUART:sRX:MODULE_11:gte\
	\PS2:BUART:sRX:MODULE_11:lte\


Deleted 73 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to Net_145
Aliasing one to tmpOE__Tx_1_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Tx_1_net_0
Aliasing \LIN:BUART:tx_hd_send_break\ to Net_145
Aliasing \LIN:BUART:HalfDuplexSend\ to Net_145
Aliasing \LIN:BUART:FinalParityType_1\ to Net_145
Aliasing \LIN:BUART:FinalParityType_0\ to Net_145
Aliasing \LIN:BUART:FinalAddrMode_2\ to Net_145
Aliasing \LIN:BUART:FinalAddrMode_1\ to Net_145
Aliasing \LIN:BUART:FinalAddrMode_0\ to Net_145
Aliasing \LIN:BUART:tx_ctrl_mark\ to Net_145
Aliasing \LIN:BUART:tx_status_6\ to Net_145
Aliasing \LIN:BUART:tx_status_5\ to Net_145
Aliasing \LIN:BUART:tx_status_4\ to Net_145
Aliasing \LIN:BUART:rx_count7_bit8_wire\ to Net_145
Aliasing \LIN:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_1_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to Net_145
Aliasing \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Tx_1_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Tx_1_net_0
Aliasing \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to Net_145
Aliasing \LIN:BUART:sRX:MODULE_4:g2:a0:newa_6\ to Net_145
Aliasing \LIN:BUART:sRX:MODULE_4:g2:a0:newa_5\ to Net_145
Aliasing \LIN:BUART:sRX:MODULE_4:g2:a0:newa_4\ to Net_145
Aliasing \LIN:BUART:sRX:MODULE_4:g2:a0:newb_6\ to Net_145
Aliasing \LIN:BUART:sRX:MODULE_4:g2:a0:newb_5\ to Net_145
Aliasing \LIN:BUART:sRX:MODULE_4:g2:a0:newb_4\ to Net_145
Aliasing \LIN:BUART:sRX:MODULE_4:g2:a0:newb_3\ to Net_145
Aliasing \LIN:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Tx_1_net_0
Aliasing \LIN:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Tx_1_net_0
Aliasing \LIN:BUART:sRX:MODULE_4:g2:a0:newb_0\ to Net_145
Aliasing \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_1_net_0
Aliasing \LIN:BUART:sRX:MODULE_6:g2:a0:newa_6\ to Net_145
Aliasing \LIN:BUART:sRX:MODULE_6:g2:a0:newa_5\ to Net_145
Aliasing \LIN:BUART:sRX:MODULE_6:g2:a0:newa_4\ to Net_145
Aliasing MODIN5_6 to MODIN4_6
Aliasing MODIN5_5 to MODIN4_5
Aliasing MODIN5_4 to MODIN4_4
Aliasing MODIN5_3 to MODIN4_3
Aliasing \LIN:BUART:sRX:MODULE_6:g2:a0:newb_6\ to Net_145
Aliasing \LIN:BUART:sRX:MODULE_6:g2:a0:newb_5\ to Net_145
Aliasing \LIN:BUART:sRX:MODULE_6:g2:a0:newb_4\ to Net_145
Aliasing \LIN:BUART:sRX:MODULE_6:g2:a0:newb_3\ to Net_145
Aliasing \LIN:BUART:sRX:MODULE_6:g2:a0:newb_2\ to Net_145
Aliasing \LIN:BUART:sRX:MODULE_6:g2:a0:newb_1\ to Net_145
Aliasing \LIN:BUART:sRX:MODULE_6:g2:a0:newb_0\ to tmpOE__Tx_1_net_0
Aliasing Net_198 to Net_145
Aliasing \UART_2:BUART:tx_hd_send_break\ to Net_145
Aliasing \UART_2:BUART:FinalParityType_1\ to Net_145
Aliasing \UART_2:BUART:FinalParityType_0\ to Net_145
Aliasing \UART_2:BUART:tx_ctrl_mark\ to Net_145
Aliasing \UART_2:BUART:tx_status_6\ to Net_145
Aliasing \UART_2:BUART:tx_status_5\ to Net_145
Aliasing \UART_2:BUART:tx_status_4\ to Net_145
Aliasing tmpOE__Tx_2_net_0 to tmpOE__Tx_1_net_0
Aliasing \LIN_Timer:TimerUDB:ctrl_cmode_1\ to Net_145
Aliasing \LIN_Timer:TimerUDB:trigger_enable\ to tmpOE__Tx_1_net_0
Aliasing \LIN_Timer:TimerUDB:status_6\ to Net_145
Aliasing \LIN_Timer:TimerUDB:status_5\ to Net_145
Aliasing \LIN_Timer:TimerUDB:status_4\ to Net_145
Aliasing \LIN_Timer:TimerUDB:status_0\ to \LIN_Timer:TimerUDB:tc_i\
Aliasing Net_12 to Net_145
Aliasing Net_318 to Net_145
Aliasing tmpOE__PS2_IN_net_0 to tmpOE__Tx_1_net_0
Aliasing \PS2:BUART:HalfDuplexSend\ to Net_145
Aliasing \PS2:BUART:FinalParityType_1\ to Net_145
Aliasing \PS2:BUART:FinalParityType_0\ to Net_145
Aliasing \PS2:BUART:FinalAddrMode_2\ to Net_145
Aliasing \PS2:BUART:FinalAddrMode_1\ to Net_145
Aliasing \PS2:BUART:FinalAddrMode_0\ to Net_145
Aliasing \PS2:BUART:rx_count7_bit8_wire\ to Net_145
Aliasing \PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_1_net_0
Aliasing \PS2:BUART:sRX:s23Poll:MODIN7_1\ to \PS2:BUART:sRX:s23Poll:MODIN6_1\
Aliasing \PS2:BUART:sRX:s23Poll:MODIN7_0\ to \PS2:BUART:sRX:s23Poll:MODIN6_0\
Aliasing \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to Net_145
Aliasing \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to tmpOE__Tx_1_net_0
Aliasing \PS2:BUART:sRX:s23Poll:MODIN8_1\ to \PS2:BUART:sRX:s23Poll:MODIN6_1\
Aliasing \PS2:BUART:sRX:s23Poll:MODIN8_0\ to \PS2:BUART:sRX:s23Poll:MODIN6_0\
Aliasing \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ to tmpOE__Tx_1_net_0
Aliasing \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ to Net_145
Aliasing \PS2:BUART:rx_status_1\ to Net_145
Aliasing \PS2:BUART:sRX:MODULE_10:g2:a0:newa_6\ to Net_145
Aliasing \PS2:BUART:sRX:MODULE_10:g2:a0:newa_5\ to Net_145
Aliasing \PS2:BUART:sRX:MODULE_10:g2:a0:newa_4\ to Net_145
Aliasing \PS2:BUART:sRX:MODULE_10:g2:a0:newb_6\ to Net_145
Aliasing \PS2:BUART:sRX:MODULE_10:g2:a0:newb_5\ to Net_145
Aliasing \PS2:BUART:sRX:MODULE_10:g2:a0:newb_4\ to Net_145
Aliasing \PS2:BUART:sRX:MODULE_10:g2:a0:newb_3\ to Net_145
Aliasing \PS2:BUART:sRX:MODULE_10:g2:a0:newb_2\ to tmpOE__Tx_1_net_0
Aliasing \PS2:BUART:sRX:MODULE_10:g2:a0:newb_1\ to tmpOE__Tx_1_net_0
Aliasing \PS2:BUART:sRX:MODULE_10:g2:a0:newb_0\ to Net_145
Aliasing \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_1_net_0
Aliasing tmpOE__air_1_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__air_2_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__air_3_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__air_4_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__air_5_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__air_6_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__air_7_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__air_8_net_0 to tmpOE__Tx_1_net_0
Aliasing Net_156D to Net_145
Aliasing Net_217D to Net_145
Aliasing \LIN_Timer:TimerUDB:capture_last\\D\ to Net_145
Aliasing \LIN_Timer:TimerUDB:hwEnable_reg\\D\ to \LIN_Timer:TimerUDB:run_mode\
Aliasing \LIN_Timer:TimerUDB:capture_out_reg_i\\D\ to \LIN_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \PS2:BUART:rx_break_status\\D\ to Net_145
Removing Lhs of wire zero[8] = Net_145[0]
Removing Lhs of wire one[9] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire tmpOE__Rx_1_net_0[12] = tmpOE__Tx_1_net_0[3]
Removing Rhs of wire Net_158[18] = \LIN:BUART:tx_interrupt_out\[39]
Removing Rhs of wire Net_159[22] = \LIN:BUART:rx_interrupt_out\[40]
Removing Lhs of wire \LIN:Net_61\[23] = \LIN:Net_9\[20]
Removing Lhs of wire \LIN:BUART:tx_hd_send_break\[27] = Net_145[0]
Removing Lhs of wire \LIN:BUART:HalfDuplexSend\[28] = Net_145[0]
Removing Lhs of wire \LIN:BUART:FinalParityType_1\[29] = Net_145[0]
Removing Lhs of wire \LIN:BUART:FinalParityType_0\[30] = Net_145[0]
Removing Lhs of wire \LIN:BUART:FinalAddrMode_2\[31] = Net_145[0]
Removing Lhs of wire \LIN:BUART:FinalAddrMode_1\[32] = Net_145[0]
Removing Lhs of wire \LIN:BUART:FinalAddrMode_0\[33] = Net_145[0]
Removing Lhs of wire \LIN:BUART:tx_ctrl_mark\[34] = Net_145[0]
Removing Lhs of wire \LIN:BUART:reset_reg_dp\[35] = \LIN:BUART:reset_reg\[26]
Removing Lhs of wire \LIN:BUART:tx_status_6\[93] = Net_145[0]
Removing Lhs of wire \LIN:BUART:tx_status_5\[94] = Net_145[0]
Removing Lhs of wire \LIN:BUART:tx_status_4\[95] = Net_145[0]
Removing Lhs of wire \LIN:BUART:tx_status_1\[97] = \LIN:BUART:tx_fifo_empty\[58]
Removing Lhs of wire \LIN:BUART:tx_status_3\[99] = \LIN:BUART:tx_fifo_notfull\[57]
Removing Lhs of wire \LIN:BUART:rx_count7_bit8_wire\[158] = Net_145[0]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[165] = \LIN:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[176]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[167] = \LIN:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[177]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[168] = \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[193]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[169] = \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[207]
Removing Lhs of wire \LIN:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[170] = MODIN1_1[171]
Removing Rhs of wire MODIN1_1[171] = \LIN:BUART:pollcount_1\[164]
Removing Lhs of wire \LIN:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[172] = MODIN1_0[173]
Removing Rhs of wire MODIN1_0[173] = \LIN:BUART:pollcount_0\[166]
Removing Lhs of wire \LIN:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[179] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \LIN:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[180] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[181] = MODIN1_1[171]
Removing Lhs of wire MODIN2_1[182] = MODIN1_1[171]
Removing Lhs of wire \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[183] = MODIN1_0[173]
Removing Lhs of wire MODIN2_0[184] = MODIN1_0[173]
Removing Lhs of wire \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[185] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[186] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[187] = MODIN1_1[171]
Removing Lhs of wire \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[188] = MODIN1_0[173]
Removing Lhs of wire \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[189] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[190] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[195] = MODIN1_1[171]
Removing Lhs of wire MODIN3_1[196] = MODIN1_1[171]
Removing Lhs of wire \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[197] = MODIN1_0[173]
Removing Lhs of wire MODIN3_0[198] = MODIN1_0[173]
Removing Lhs of wire \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[199] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[200] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[201] = MODIN1_1[171]
Removing Lhs of wire \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[202] = MODIN1_0[173]
Removing Lhs of wire \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[203] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[204] = Net_145[0]
Removing Rhs of wire \LIN:BUART:rx_status_1\[211] = \LIN:BUART:rx_break_status\[212]
Removing Rhs of wire \LIN:BUART:rx_status_2\[213] = \LIN:BUART:rx_parity_error_status\[214]
Removing Rhs of wire \LIN:BUART:rx_status_3\[215] = \LIN:BUART:rx_stop_bit_error\[216]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[226] = \LIN:BUART:sRX:MODULE_6:g2:a0:lta_0\[352]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[227] = \LIN:BUART:sRX:MODULE_4:g2:a0:lta_0\[276]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[231] = \LIN:BUART:sRX:MODULE_5:g1:a0:xneq\[298]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:newa_6\[232] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:newa_5\[233] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:newa_4\[234] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:newa_3\[235] = MODIN4_6[236]
Removing Rhs of wire MODIN4_6[236] = \LIN:BUART:rx_count_6\[153]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:newa_2\[237] = MODIN4_5[238]
Removing Rhs of wire MODIN4_5[238] = \LIN:BUART:rx_count_5\[154]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:newa_1\[239] = MODIN4_4[240]
Removing Rhs of wire MODIN4_4[240] = \LIN:BUART:rx_count_4\[155]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:newa_0\[241] = MODIN4_3[242]
Removing Rhs of wire MODIN4_3[242] = \LIN:BUART:rx_count_3\[156]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:newb_6\[243] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:newb_5\[244] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:newb_4\[245] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:newb_3\[246] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:newb_2\[247] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:newb_1\[248] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:newb_0\[249] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:dataa_6\[250] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:dataa_5\[251] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:dataa_4\[252] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:dataa_3\[253] = MODIN4_6[236]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:dataa_2\[254] = MODIN4_5[238]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:dataa_1\[255] = MODIN4_4[240]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:dataa_0\[256] = MODIN4_3[242]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:datab_6\[257] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:datab_5\[258] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:datab_4\[259] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:datab_3\[260] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:datab_2\[261] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:datab_1\[262] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_4:g2:a0:datab_0\[263] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_5:g1:a0:newa_0\[278] = \LIN:BUART:rx_postpoll\[112]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_5:g1:a0:newb_0\[279] = \LIN:BUART:rx_parity_bit\[230]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_5:g1:a0:dataa_0\[280] = \LIN:BUART:rx_postpoll\[112]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_5:g1:a0:datab_0\[281] = \LIN:BUART:rx_parity_bit\[230]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[282] = \LIN:BUART:rx_postpoll\[112]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[283] = \LIN:BUART:rx_parity_bit\[230]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[285] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[286] = \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[284]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[287] = \LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[284]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:newa_6\[308] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:newa_5\[309] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:newa_4\[310] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:newa_3\[311] = MODIN4_6[236]
Removing Lhs of wire MODIN5_6[312] = MODIN4_6[236]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:newa_2\[313] = MODIN4_5[238]
Removing Lhs of wire MODIN5_5[314] = MODIN4_5[238]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:newa_1\[315] = MODIN4_4[240]
Removing Lhs of wire MODIN5_4[316] = MODIN4_4[240]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:newa_0\[317] = MODIN4_3[242]
Removing Lhs of wire MODIN5_3[318] = MODIN4_3[242]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:newb_6\[319] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:newb_5\[320] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:newb_4\[321] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:newb_3\[322] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:newb_2\[323] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:newb_1\[324] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:newb_0\[325] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:dataa_6\[326] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:dataa_5\[327] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:dataa_4\[328] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:dataa_3\[329] = MODIN4_6[236]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:dataa_2\[330] = MODIN4_5[238]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:dataa_1\[331] = MODIN4_4[240]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:dataa_0\[332] = MODIN4_3[242]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:datab_6\[333] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:datab_5\[334] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:datab_4\[335] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:datab_3\[336] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:datab_2\[337] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:datab_1\[338] = Net_145[0]
Removing Lhs of wire \LIN:BUART:sRX:MODULE_6:g2:a0:datab_0\[339] = tmpOE__Tx_1_net_0[3]
Removing Rhs of wire Net_220[358] = \UART_2:BUART:tx_interrupt_out\[379]
Removing Lhs of wire \UART_2:Net_61\[361] = \UART_2:Net_9\[360]
Removing Lhs of wire Net_198[365] = Net_145[0]
Removing Lhs of wire \UART_2:BUART:tx_hd_send_break\[366] = Net_145[0]
Removing Lhs of wire \UART_2:BUART:FinalParityType_1\[368] = Net_145[0]
Removing Lhs of wire \UART_2:BUART:FinalParityType_0\[369] = Net_145[0]
Removing Lhs of wire \UART_2:BUART:tx_ctrl_mark\[373] = Net_145[0]
Removing Lhs of wire \UART_2:BUART:reset_reg_dp\[374] = \UART_2:BUART:reset_reg\[364]
Removing Lhs of wire \UART_2:BUART:tx_status_6\[433] = Net_145[0]
Removing Lhs of wire \UART_2:BUART:tx_status_5\[434] = Net_145[0]
Removing Lhs of wire \UART_2:BUART:tx_status_4\[435] = Net_145[0]
Removing Lhs of wire \UART_2:BUART:tx_status_1\[437] = \UART_2:BUART:tx_fifo_empty\[398]
Removing Lhs of wire \UART_2:BUART:tx_status_3\[439] = \UART_2:BUART:tx_fifo_notfull\[397]
Removing Lhs of wire tmpOE__Tx_2_net_0[447] = tmpOE__Tx_1_net_0[3]
Removing Rhs of wire Net_285[456] = \LIN_Timer:Net_53\[457]
Removing Rhs of wire Net_285[456] = \LIN_Timer:TimerUDB:tc_reg_i\[490]
Removing Lhs of wire \LIN_Timer:TimerUDB:ctrl_enable\[472] = \LIN_Timer:TimerUDB:control_7\[464]
Removing Lhs of wire \LIN_Timer:TimerUDB:ctrl_cmode_1\[474] = Net_145[0]
Removing Rhs of wire \LIN_Timer:TimerUDB:timer_enable\[483] = \LIN_Timer:TimerUDB:runmode_enable\[495]
Removing Rhs of wire \LIN_Timer:TimerUDB:run_mode\[484] = \LIN_Timer:TimerUDB:hwEnable\[485]
Removing Lhs of wire \LIN_Timer:TimerUDB:run_mode\[484] = \LIN_Timer:TimerUDB:control_7\[464]
Removing Lhs of wire \LIN_Timer:TimerUDB:trigger_enable\[487] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \LIN_Timer:TimerUDB:tc_i\[489] = \LIN_Timer:TimerUDB:status_tc\[486]
Removing Lhs of wire \LIN_Timer:TimerUDB:capt_fifo_load_int\[494] = \LIN_Timer:TimerUDB:capt_fifo_load\[482]
Removing Lhs of wire \LIN_Timer:TimerUDB:status_6\[497] = Net_145[0]
Removing Lhs of wire \LIN_Timer:TimerUDB:status_5\[498] = Net_145[0]
Removing Lhs of wire \LIN_Timer:TimerUDB:status_4\[499] = Net_145[0]
Removing Lhs of wire \LIN_Timer:TimerUDB:status_0\[500] = \LIN_Timer:TimerUDB:status_tc\[486]
Removing Lhs of wire \LIN_Timer:TimerUDB:status_1\[501] = \LIN_Timer:TimerUDB:capt_fifo_load\[482]
Removing Rhs of wire \LIN_Timer:TimerUDB:status_2\[502] = \LIN_Timer:TimerUDB:fifo_full\[503]
Removing Rhs of wire \LIN_Timer:TimerUDB:status_3\[504] = \LIN_Timer:TimerUDB:fifo_nempty\[505]
Removing Lhs of wire Net_12[507] = Net_145[0]
Removing Lhs of wire \LIN_Timer:TimerUDB:cs_addr_2\[508] = Net_145[0]
Removing Lhs of wire \LIN_Timer:TimerUDB:cs_addr_1\[509] = \LIN_Timer:TimerUDB:trig_reg\[496]
Removing Lhs of wire \LIN_Timer:TimerUDB:cs_addr_0\[510] = \LIN_Timer:TimerUDB:per_zero\[488]
Removing Lhs of wire Net_318[545] = Net_145[0]
Removing Lhs of wire tmpOE__PS2_IN_net_0[547] = tmpOE__Tx_1_net_0[3]
Removing Rhs of wire Net_375[555] = \PS2:BUART:rx_interrupt_out\[574]
Removing Lhs of wire \PS2:Net_61\[556] = \PS2:Net_9\[553]
Removing Lhs of wire \PS2:BUART:HalfDuplexSend\[561] = Net_145[0]
Removing Lhs of wire \PS2:BUART:FinalParityType_1\[562] = Net_145[0]
Removing Lhs of wire \PS2:BUART:FinalParityType_0\[563] = Net_145[0]
Removing Lhs of wire \PS2:BUART:FinalAddrMode_2\[564] = Net_145[0]
Removing Lhs of wire \PS2:BUART:FinalAddrMode_1\[565] = Net_145[0]
Removing Lhs of wire \PS2:BUART:FinalAddrMode_0\[566] = Net_145[0]
Removing Lhs of wire \PS2:BUART:reset_reg_dp\[568] = \PS2:BUART:reset_reg\[559]
Removing Lhs of wire \PS2:BUART:rx_count7_bit8_wire\[628] = Net_145[0]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_7_1\[635] = \PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_1\[646]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_7_0\[637] = \PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_0\[647]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[638] = \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[663]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_9\[639] = \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\[677]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_1\[640] = \PS2:BUART:sRX:s23Poll:MODIN6_1\[641]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODIN6_1\[641] = \PS2:BUART:pollcount_1\[634]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_0\[642] = \PS2:BUART:sRX:s23Poll:MODIN6_0\[643]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODIN6_0\[643] = \PS2:BUART:pollcount_0\[636]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[649] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[650] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[651] = \PS2:BUART:pollcount_1\[634]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODIN7_1\[652] = \PS2:BUART:pollcount_1\[634]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[653] = \PS2:BUART:pollcount_0\[636]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODIN7_0\[654] = \PS2:BUART:pollcount_0\[636]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[655] = Net_145[0]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[656] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[657] = \PS2:BUART:pollcount_1\[634]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[658] = \PS2:BUART:pollcount_0\[636]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[659] = Net_145[0]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[660] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\[665] = \PS2:BUART:pollcount_1\[634]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODIN8_1\[666] = \PS2:BUART:pollcount_1\[634]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\[667] = \PS2:BUART:pollcount_0\[636]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODIN8_0\[668] = \PS2:BUART:pollcount_0\[636]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\[669] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\[670] = Net_145[0]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\[671] = \PS2:BUART:pollcount_1\[634]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\[672] = \PS2:BUART:pollcount_0\[636]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\[673] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\[674] = Net_145[0]
Removing Lhs of wire \PS2:BUART:rx_status_1\[681] = Net_145[0]
Removing Rhs of wire \PS2:BUART:rx_status_2\[682] = \PS2:BUART:rx_parity_error_status\[683]
Removing Rhs of wire \PS2:BUART:rx_status_3\[684] = \PS2:BUART:rx_stop_bit_error\[685]
Removing Lhs of wire \PS2:BUART:sRX:cmp_vv_vv_MODGEN_10\[695] = \PS2:BUART:sRX:MODULE_10:g2:a0:lta_0\[744]
Removing Lhs of wire \PS2:BUART:sRX:cmp_vv_vv_MODGEN_11\[699] = \PS2:BUART:sRX:MODULE_11:g1:a0:xneq\[766]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:newa_6\[700] = Net_145[0]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:newa_5\[701] = Net_145[0]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:newa_4\[702] = Net_145[0]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:newa_3\[703] = \PS2:BUART:sRX:MODIN9_6\[704]
Removing Lhs of wire \PS2:BUART:sRX:MODIN9_6\[704] = \PS2:BUART:rx_count_6\[623]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:newa_2\[705] = \PS2:BUART:sRX:MODIN9_5\[706]
Removing Lhs of wire \PS2:BUART:sRX:MODIN9_5\[706] = \PS2:BUART:rx_count_5\[624]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:newa_1\[707] = \PS2:BUART:sRX:MODIN9_4\[708]
Removing Lhs of wire \PS2:BUART:sRX:MODIN9_4\[708] = \PS2:BUART:rx_count_4\[625]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:newa_0\[709] = \PS2:BUART:sRX:MODIN9_3\[710]
Removing Lhs of wire \PS2:BUART:sRX:MODIN9_3\[710] = \PS2:BUART:rx_count_3\[626]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:newb_6\[711] = Net_145[0]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:newb_5\[712] = Net_145[0]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:newb_4\[713] = Net_145[0]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:newb_3\[714] = Net_145[0]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:newb_2\[715] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:newb_1\[716] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:newb_0\[717] = Net_145[0]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:dataa_6\[718] = Net_145[0]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:dataa_5\[719] = Net_145[0]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:dataa_4\[720] = Net_145[0]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:dataa_3\[721] = \PS2:BUART:rx_count_6\[623]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:dataa_2\[722] = \PS2:BUART:rx_count_5\[624]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:dataa_1\[723] = \PS2:BUART:rx_count_4\[625]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:dataa_0\[724] = \PS2:BUART:rx_count_3\[626]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:datab_6\[725] = Net_145[0]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:datab_5\[726] = Net_145[0]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:datab_4\[727] = Net_145[0]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:datab_3\[728] = Net_145[0]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:datab_2\[729] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:datab_1\[730] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_10:g2:a0:datab_0\[731] = Net_145[0]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_11:g1:a0:newa_0\[746] = \PS2:BUART:rx_postpoll\[582]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_11:g1:a0:newb_0\[747] = \PS2:BUART:rx_parity_bit\[698]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_11:g1:a0:dataa_0\[748] = \PS2:BUART:rx_postpoll\[582]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_11:g1:a0:datab_0\[749] = \PS2:BUART:rx_parity_bit\[698]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:a_0\[750] = \PS2:BUART:rx_postpoll\[582]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:b_0\[751] = \PS2:BUART:rx_parity_bit\[698]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_0\[753] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:eq_0\[754] = \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\[752]
Removing Lhs of wire \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:eqi_0\[755] = \PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\[752]
Removing Lhs of wire tmpOE__air_1_net_0[777] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire tmpOE__air_2_net_0[783] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire tmpOE__air_3_net_0[789] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire tmpOE__air_4_net_0[795] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire tmpOE__air_5_net_0[801] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire tmpOE__air_6_net_0[807] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire tmpOE__air_7_net_0[813] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire tmpOE__air_8_net_0[819] = tmpOE__Tx_1_net_0[3]
Removing Lhs of wire \LIN:BUART:reset_reg\\D\[824] = Net_145[0]
Removing Lhs of wire \LIN:BUART:tx_bitclk\\D\[829] = \LIN:BUART:tx_bitclk_enable_pre\[44]
Removing Lhs of wire Net_156D[830] = Net_145[0]
Removing Lhs of wire \LIN:BUART:rx_bitclk\\D\[839] = \LIN:BUART:rx_bitclk_pre\[147]
Removing Lhs of wire \LIN:BUART:rx_parity_error_pre\\D\[850] = \LIN:BUART:rx_parity_error_pre\[225]
Removing Lhs of wire \UART_2:BUART:reset_reg\\D\[854] = Net_145[0]
Removing Lhs of wire \UART_2:BUART:tx_bitclk\\D\[859] = \UART_2:BUART:tx_bitclk_enable_pre\[384]
Removing Lhs of wire Net_217D[860] = Net_145[0]
Removing Lhs of wire \LIN_Timer:TimerUDB:capture_last\\D\[864] = Net_145[0]
Removing Lhs of wire \LIN_Timer:TimerUDB:tc_reg_i\\D\[865] = \LIN_Timer:TimerUDB:status_tc\[486]
Removing Lhs of wire \LIN_Timer:TimerUDB:hwEnable_reg\\D\[866] = \LIN_Timer:TimerUDB:control_7\[464]
Removing Lhs of wire \LIN_Timer:TimerUDB:capture_out_reg_i\\D\[867] = \LIN_Timer:TimerUDB:capt_fifo_load\[482]
Removing Lhs of wire \PS2:BUART:reset_reg\\D\[868] = Net_145[0]
Removing Lhs of wire \PS2:BUART:rx_bitclk\\D\[874] = \PS2:BUART:rx_bitclk_pre\[617]
Removing Lhs of wire \PS2:BUART:rx_parity_error_pre\\D\[883] = \PS2:BUART:rx_parity_error_pre\[693]
Removing Lhs of wire \PS2:BUART:rx_break_status\\D\[884] = Net_145[0]

------------------------------------------------------
Aliased 0 equations, 277 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_145' (cost = 0):
Net_145 <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Tx_1_net_0' (cost = 0):
tmpOE__Tx_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\LIN:BUART:counter_load\' (cost = 5):
\LIN:BUART:counter_load\ <= ((\LIN:BUART:tx_state_1\ and \LIN:BUART:tx_state_0\ and \LIN:BUART:tx_state_2\ and \LIN:BUART:tx_bitclk\)
	OR (not \LIN:BUART:tx_state_1\ and not \LIN:BUART:tx_state_0\ and not \LIN:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\LIN:BUART:tx_counter_tc\' (cost = 0):
\LIN:BUART:tx_counter_tc\ <= (not \LIN:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\LIN:BUART:rx_addressmatch\' (cost = 0):
\LIN:BUART:rx_addressmatch\ <= (\LIN:BUART:rx_addressmatch2\
	OR \LIN:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\LIN:BUART:rx_bitclk_pre\' (cost = 1):
\LIN:BUART:rx_bitclk_pre\ <= ((not \LIN:BUART:rx_count_2\ and not \LIN:BUART:rx_count_1\ and not \LIN:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LIN:BUART:rx_bitclk_pre16x\' (cost = 0):
\LIN:BUART:rx_bitclk_pre16x\ <= ((not \LIN:BUART:rx_count_2\ and \LIN:BUART:rx_count_1\ and \LIN:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LIN:BUART:rx_poll_bit1\' (cost = 1):
\LIN:BUART:rx_poll_bit1\ <= ((not \LIN:BUART:rx_count_2\ and not \LIN:BUART:rx_count_1\ and \LIN:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LIN:BUART:rx_poll_bit2\' (cost = 1):
\LIN:BUART:rx_poll_bit2\ <= ((not \LIN:BUART:rx_count_2\ and not \LIN:BUART:rx_count_1\ and not \LIN:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LIN:BUART:pollingrange\' (cost = 4):
\LIN:BUART:pollingrange\ <= ((not \LIN:BUART:rx_count_2\ and not \LIN:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\LIN:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LIN:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\LIN:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\LIN:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\LIN:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\LIN:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\LIN:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\LIN:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\LIN:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\LIN:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\LIN:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\LIN:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\LIN:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\LIN:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\LIN:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\LIN:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\LIN:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\LIN:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\LIN:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\LIN:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\LIN:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\LIN:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\LIN:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 0):
\LIN:BUART:sRX:MODULE_6:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 2):
\LIN:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (MODIN4_5
	OR MODIN4_6);

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 0):
\LIN:BUART:sRX:MODULE_6:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 1):
\LIN:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (MODIN4_4
	OR MODIN4_5
	OR MODIN4_6);

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 2):
\LIN:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_5 and not MODIN4_4 and not MODIN4_3));

Note:  Expanding virtual equation for '\UART_2:BUART:counter_load\' (cost = 3):
\UART_2:BUART:counter_load\ <= ((not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_bitclk\)
	OR (not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_0\ and not \UART_2:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_2:BUART:tx_counter_tc\' (cost = 0):
\UART_2:BUART:tx_counter_tc\ <= (not \UART_2:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\LIN_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\LIN_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN_Timer:TimerUDB:timer_enable\' (cost = 0):
\LIN_Timer:TimerUDB:timer_enable\ <= (\LIN_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\PS2:BUART:rx_addressmatch\' (cost = 0):
\PS2:BUART:rx_addressmatch\ <= (\PS2:BUART:rx_addressmatch2\
	OR \PS2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\PS2:BUART:rx_bitclk_pre\' (cost = 1):
\PS2:BUART:rx_bitclk_pre\ <= ((not \PS2:BUART:rx_count_2\ and not \PS2:BUART:rx_count_1\ and not \PS2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PS2:BUART:rx_bitclk_pre16x\' (cost = 0):
\PS2:BUART:rx_bitclk_pre16x\ <= ((not \PS2:BUART:rx_count_2\ and \PS2:BUART:rx_count_1\ and \PS2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PS2:BUART:rx_poll_bit1\' (cost = 1):
\PS2:BUART:rx_poll_bit1\ <= ((not \PS2:BUART:rx_count_2\ and not \PS2:BUART:rx_count_1\ and \PS2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PS2:BUART:rx_poll_bit2\' (cost = 1):
\PS2:BUART:rx_poll_bit2\ <= ((not \PS2:BUART:rx_count_2\ and not \PS2:BUART:rx_count_1\ and not \PS2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PS2:BUART:pollingrange\' (cost = 4):
\PS2:BUART:pollingrange\ <= ((not \PS2:BUART:rx_count_2\ and not \PS2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PS2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_0\' (cost = 0):
\PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_0\ <= (not \PS2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <= (\PS2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\' (cost = 0):
\PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ <= (not \PS2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\' (cost = 0):
\PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\PS2:BUART:sRX:MODULE_10:g2:a0:lta_6\' (cost = 0):
\PS2:BUART:sRX:MODULE_10:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PS2:BUART:sRX:MODULE_10:g2:a0:gta_6\' (cost = 0):
\PS2:BUART:sRX:MODULE_10:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PS2:BUART:sRX:MODULE_10:g2:a0:lta_5\' (cost = 0):
\PS2:BUART:sRX:MODULE_10:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PS2:BUART:sRX:MODULE_10:g2:a0:gta_5\' (cost = 0):
\PS2:BUART:sRX:MODULE_10:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PS2:BUART:sRX:MODULE_10:g2:a0:lta_4\' (cost = 0):
\PS2:BUART:sRX:MODULE_10:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PS2:BUART:sRX:MODULE_10:g2:a0:gta_4\' (cost = 0):
\PS2:BUART:sRX:MODULE_10:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PS2:BUART:sRX:MODULE_10:g2:a0:lta_3\' (cost = 0):
\PS2:BUART:sRX:MODULE_10:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PS2:BUART:sRX:MODULE_10:g2:a0:gta_3\' (cost = 0):
\PS2:BUART:sRX:MODULE_10:g2:a0:gta_3\ <= (\PS2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\PS2:BUART:sRX:MODULE_10:g2:a0:lta_2\' (cost = 1):
\PS2:BUART:sRX:MODULE_10:g2:a0:lta_2\ <= ((not \PS2:BUART:rx_count_6\ and not \PS2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PS2:BUART:sRX:MODULE_10:g2:a0:gta_2\' (cost = 0):
\PS2:BUART:sRX:MODULE_10:g2:a0:gta_2\ <= (\PS2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\PS2:BUART:sRX:MODULE_10:g2:a0:lta_1\' (cost = 2):
\PS2:BUART:sRX:MODULE_10:g2:a0:lta_1\ <= ((not \PS2:BUART:rx_count_6\ and not \PS2:BUART:rx_count_4\)
	OR (not \PS2:BUART:rx_count_6\ and not \PS2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PS2:BUART:sRX:MODULE_10:g2:a0:gta_1\' (cost = 0):
\PS2:BUART:sRX:MODULE_10:g2:a0:gta_1\ <= (\PS2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\PS2:BUART:sRX:MODULE_10:g2:a0:lta_0\' (cost = 8):
\PS2:BUART:sRX:MODULE_10:g2:a0:lta_0\ <= ((not \PS2:BUART:rx_count_6\ and not \PS2:BUART:rx_count_4\)
	OR (not \PS2:BUART:rx_count_6\ and not \PS2:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\LIN:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\LIN:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 4):
\PS2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= ((not \PS2:BUART:pollcount_1\ and not \PS2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\' (cost = 0):
\PS2:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ <= (not \PS2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_1\' (cost = 2):
\PS2:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_1\ <= ((not \PS2:BUART:pollcount_0\ and \PS2:BUART:pollcount_1\)
	OR (not \PS2:BUART:pollcount_1\ and \PS2:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Virtual signal \LIN:BUART:rx_postpoll\ with ( cost: 288 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\LIN:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_146 and MODIN1_0));

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \LIN:BUART:rx_postpoll\ and not \LIN:BUART:rx_parity_bit\)
	OR (\LIN:BUART:rx_postpoll\ and \LIN:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\LIN:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \LIN:BUART:rx_postpoll\ and not \LIN:BUART:rx_parity_bit\)
	OR (\LIN:BUART:rx_postpoll\ and \LIN:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PS2:BUART:rx_postpoll\' (cost = 72):
\PS2:BUART:rx_postpoll\ <= (\PS2:BUART:pollcount_1\
	OR (Net_306 and \PS2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_306 and not \PS2:BUART:pollcount_1\ and not \PS2:BUART:rx_parity_bit\)
	OR (not \PS2:BUART:pollcount_1\ and not \PS2:BUART:pollcount_0\ and not \PS2:BUART:rx_parity_bit\)
	OR (\PS2:BUART:pollcount_1\ and \PS2:BUART:rx_parity_bit\)
	OR (Net_306 and \PS2:BUART:pollcount_0\ and \PS2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\PS2:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_1\ <= ((not Net_306 and not \PS2:BUART:pollcount_1\ and not \PS2:BUART:rx_parity_bit\)
	OR (not \PS2:BUART:pollcount_1\ and not \PS2:BUART:pollcount_0\ and not \PS2:BUART:rx_parity_bit\)
	OR (\PS2:BUART:pollcount_1\ and \PS2:BUART:rx_parity_bit\)
	OR (Net_306 and \PS2:BUART:pollcount_0\ and \PS2:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 82 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LIN:BUART:rx_status_0\ to Net_145
Aliasing \LIN:BUART:rx_status_6\ to Net_145
Aliasing \LIN_Timer:TimerUDB:capt_fifo_load\ to Net_145
Aliasing \PS2:BUART:rx_status_0\ to Net_145
Aliasing \PS2:BUART:rx_status_6\ to Net_145
Aliasing \LIN:BUART:rx_markspace_status\\D\ to Net_145
Aliasing \LIN:BUART:rx_parity_error_status\\D\ to Net_145
Aliasing \LIN:BUART:rx_addr_match_status\\D\ to Net_145
Aliasing \PS2:BUART:rx_markspace_status\\D\ to Net_145
Aliasing \PS2:BUART:rx_parity_error_status\\D\ to Net_145
Aliasing \PS2:BUART:rx_addr_match_status\\D\ to Net_145
Removing Rhs of wire \LIN:BUART:rx_bitclk_enable\[111] = \LIN:BUART:rx_bitclk\[159]
Removing Lhs of wire \LIN:BUART:rx_status_0\[209] = Net_145[0]
Removing Lhs of wire \LIN:BUART:rx_status_6\[219] = Net_145[0]
Removing Lhs of wire \LIN_Timer:TimerUDB:capt_fifo_load\[482] = Net_145[0]
Removing Lhs of wire \LIN_Timer:TimerUDB:trig_reg\[496] = \LIN_Timer:TimerUDB:control_7\[464]
Removing Rhs of wire \PS2:BUART:rx_bitclk_enable\[581] = \PS2:BUART:rx_bitclk\[629]
Removing Lhs of wire \PS2:BUART:rx_status_0\[679] = Net_145[0]
Removing Lhs of wire \PS2:BUART:rx_status_6\[688] = Net_145[0]
Removing Lhs of wire \LIN:BUART:tx_ctrl_mark_last\\D\[831] = \LIN:BUART:tx_ctrl_mark_last\[102]
Removing Lhs of wire \LIN:BUART:rx_markspace_status\\D\[843] = Net_145[0]
Removing Lhs of wire \LIN:BUART:rx_parity_error_status\\D\[845] = Net_145[0]
Removing Lhs of wire \LIN:BUART:rx_addr_match_status\\D\[847] = Net_145[0]
Removing Lhs of wire \LIN:BUART:rx_markspace_pre\\D\[849] = \LIN:BUART:rx_markspace_pre\[224]
Removing Lhs of wire \UART_2:BUART:tx_ctrl_mark_last\\D\[861] = \UART_2:BUART:tx_ctrl_mark_last\[442]
Removing Lhs of wire \PS2:BUART:rx_markspace_status\\D\[878] = Net_145[0]
Removing Lhs of wire \PS2:BUART:rx_parity_error_status\\D\[879] = Net_145[0]
Removing Lhs of wire \PS2:BUART:rx_addr_match_status\\D\[881] = Net_145[0]
Removing Lhs of wire \PS2:BUART:rx_markspace_pre\\D\[882] = \PS2:BUART:rx_markspace_pre\[692]
Removing Lhs of wire \PS2:BUART:rx_parity_bit\\D\[887] = \PS2:BUART:rx_parity_bit\[698]

------------------------------------------------------
Aliased 0 equations, 19 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\LIN:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \LIN:BUART:rx_parity_bit\ and \LIN:BUART:rx_postpoll\)
	OR (not \LIN:BUART:rx_postpoll\ and \LIN:BUART:rx_parity_bit\));

Note:  Deleted unused equation:
\PS2:BUART:sRX:MODULE_11:g1:a0:xneq\ <= ((not \PS2:BUART:rx_parity_bit\ and Net_306 and \PS2:BUART:pollcount_0\)
	OR (not \PS2:BUART:pollcount_1\ and not \PS2:BUART:pollcount_0\ and \PS2:BUART:rx_parity_bit\)
	OR (not Net_306 and not \PS2:BUART:pollcount_1\ and \PS2:BUART:rx_parity_bit\)
	OR (not \PS2:BUART:rx_parity_bit\ and \PS2:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\tatsuya\Desktop\LIN_automachin_master_2_01\LIN_Mst_test.cydsn\LIN_Mst_test.cyprj -dcpsoc3 LIN_Mst_test.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.410ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.1539, Family: PSoC3, Started at: Monday, 24 February 2014 14:24:42
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\tatsuya\Desktop\LIN_automachin_master_2_01\LIN_Mst_test.cydsn\LIN_Mst_test.cyprj -d CY8C3245AXI-158 LIN_Mst_test.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.080ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: Net_156 from registered to combinatorial
    Converted constant MacroCell: Net_217 from registered to combinatorial
    Converted constant MacroCell: \LIN:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \LIN:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \LIN:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \LIN:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \LIN_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \LIN_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PS2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PS2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \PS2:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PS2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \PS2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:reset_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'PS2_IntClock'. Fanout=1, Signal=\PS2:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'UART_2_IntClock'. Fanout=1, Signal=\UART_2:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'LIN_IntClock'. Fanout=1, Signal=\LIN:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_10
    Digital Clock 4: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_168
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_156:macrocell'
    Removed unused cell/equation 'Net_217:macrocell'
    Removed unused cell/equation '\LIN:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\LIN:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\LIN_Timer:TimerUDB:capture_last\:macrocell'
    Removed unused cell/equation '\LIN_Timer:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\LIN_Timer:TimerUDB:hwEnable_reg\:macrocell'
    Removed unused cell/equation '\PS2:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\PS2:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\PS2:BUART:rx_markspace_status\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \LIN:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: LIN_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LIN_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \LIN_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \LIN_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \PS2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: PS2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PS2_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_2_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\LIN:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\LIN:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\LIN:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\LIN:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\LIN:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\LIN:BUART:rx_break_detect\\D\:macrocell'
    Removed unused cell/equation '\LIN:BUART:rx_break_status\\D\:macrocell'
    Removed unused cell/equation '\LIN:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\LIN:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\LIN:BUART:rx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\LIN:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\LIN:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\LIN:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\LIN:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\LIN:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\LIN:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\LIN:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\LIN:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\LIN:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\LIN:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\LIN:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\LIN:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\LIN:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\PS2:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\PS2:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\PS2:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\PS2:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\PS2:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\PS2:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\PS2:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\PS2:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\PS2:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\PS2:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\PS2:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\PS2:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\PS2:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\PS2:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_2:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_2:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_2:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_2:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_2:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_2:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_2:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_2:BUART:tx_parity_bit\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_2:BUART:tx_mark\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_mark\ (fanout=0)

    Removing \PS2:BUART:rx_state_1\, Duplicate of \PS2:BUART:rx_address_detected\ 
    MacroCell: Name=\PS2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PS2:BUART:rx_state_1\ (fanout=8)

    Removing \PS2:BUART:rx_parity_error_pre\, Duplicate of \PS2:BUART:rx_address_detected\ 
    MacroCell: Name=\PS2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PS2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \PS2:BUART:rx_parity_bit\, Duplicate of \PS2:BUART:rx_address_detected\ 
    MacroCell: Name=\PS2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PS2:BUART:rx_parity_bit\ (fanout=0)

    Removing \PS2:BUART:rx_markspace_pre\, Duplicate of \PS2:BUART:rx_address_detected\ 
    MacroCell: Name=\PS2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PS2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \LIN:BUART:tx_parity_bit\, Duplicate of \LIN:BUART:rx_address_detected\ 
    MacroCell: Name=\LIN:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LIN:BUART:tx_parity_bit\ (fanout=0)

    Removing \LIN:BUART:tx_mark\, Duplicate of \LIN:BUART:rx_address_detected\ 
    MacroCell: Name=\LIN:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LIN:BUART:tx_mark\ (fanout=0)

    Removing \LIN:BUART:tx_ctrl_mark_last\, Duplicate of \LIN:BUART:rx_address_detected\ 
    MacroCell: Name=\LIN:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LIN:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \LIN:BUART:rx_parity_error_pre\, Duplicate of \LIN:BUART:rx_address_detected\ 
    MacroCell: Name=\LIN:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LIN:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \LIN:BUART:rx_parity_bit\, Duplicate of \LIN:BUART:rx_address_detected\ 
    MacroCell: Name=\LIN:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LIN:BUART:rx_parity_bit\ (fanout=0)

    Removing \LIN:BUART:rx_markspace_pre\, Duplicate of \LIN:BUART:rx_address_detected\ 
    MacroCell: Name=\LIN:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LIN:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\LIN:BUART:rx_address_detected\:macrocell'
    Removed unused cell/equation '\UART_2:BUART:tx_ctrl_mark_last\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PS2_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PS2_IN(0)__PA ,
            fb => Net_306 ,
            pad => PS2_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_146 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_141 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_2(0)__PA ,
            input => Net_171 ,
            pad => Tx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = air_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => air_1(0)__PA ,
            pad => air_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = air_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => air_2(0)__PA ,
            pad => air_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = air_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => air_3(0)__PA ,
            pad => air_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = air_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => air_4(0)__PA ,
            pad => air_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = air_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => air_5(0)__PA ,
            pad => air_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = air_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => air_6(0)__PA ,
            pad => air_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = air_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => air_7(0)__PA ,
            pad => air_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = air_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => air_8(0)__PA ,
            pad => air_8(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LIN:BUART:rx_count_2\ * !\LIN:BUART:rx_count_1\ * !MODIN1_0 * 
              Net_146_SYNCOUT
            + !\LIN:BUART:rx_count_2\ * !\LIN:BUART:rx_count_1\ * MODIN1_0 * 
              !Net_146_SYNCOUT
        );
        Output = MODIN1_0 (fanout=3)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LIN:BUART:rx_count_2\ * !\LIN:BUART:rx_count_1\ * !MODIN1_1 * 
              MODIN1_0 * Net_146_SYNCOUT
            + !\LIN:BUART:rx_count_2\ * !\LIN:BUART:rx_count_1\ * MODIN1_1 * 
              !MODIN1_0
            + !\LIN:BUART:rx_count_2\ * !\LIN:BUART:rx_count_1\ * MODIN1_1 * 
              !Net_146_SYNCOUT
        );
        Output = MODIN1_1 (fanout=2)

    MacroCell: Name=Net_141, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN:BUART:txn\
        );
        Output = Net_141 (fanout=1)

    MacroCell: Name=Net_171, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:txn\
        );
        Output = Net_171 (fanout=1)

    MacroCell: Name=Net_285, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN_Timer:TimerUDB:control_7\ * \LIN_Timer:TimerUDB:per_zero\
        );
        Output = Net_285 (fanout=1)

    MacroCell: Name=\LIN:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LIN:BUART:tx_state_1\ * !\LIN:BUART:tx_state_0\ * 
              !\LIN:BUART:tx_state_2\
            + \LIN:BUART:tx_state_1\ * \LIN:BUART:tx_state_0\ * 
              \LIN:BUART:tx_state_2\ * \LIN:BUART:tx_bitclk\
        );
        Output = \LIN:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\LIN:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN:BUART:rx_count_2\ * !\LIN:BUART:rx_count_1\ * 
              !\LIN:BUART:rx_count_0\
        );
        Output = \LIN:BUART:rx_bitclk_enable\ (fanout=10)

    MacroCell: Name=\LIN:BUART:rx_break_detect\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_postpoll\ * 
              !\LIN:BUART:rx_state_3\ * \LIN:BUART:rx_state_2\ * 
              \LIN:BUART:rx_break_detect\
            + !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_postpoll\ * 
              \LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * 
              !\LIN:BUART:rx_break_detect\
            + !\LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_postpoll\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * 
              !\LIN:BUART:rx_break_detect\
            + \LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_postpoll\ * 
              !\LIN:BUART:rx_state_3\ * \LIN:BUART:rx_state_2\ * 
              !\LIN:BUART:rx_break_detect\
            + \LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_state_3\ * 
              \LIN:BUART:rx_state_2\ * !\LIN:BUART:rx_break_detect\ * 
              !MODIN4_6 * !MODIN4_5 * !MODIN4_4 * !MODIN4_3
        );
        Output = \LIN:BUART:rx_break_detect\ (fanout=5)

    MacroCell: Name=\LIN:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\
        );
        Output = \LIN:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\LIN:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_146_SYNCOUT
        );
        Output = \LIN:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\LIN:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_state_3\ * 
              !\LIN:BUART:rx_state_2\
            + !\LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \LIN:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\LIN:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_146_SYNCOUT
        );
        Output = \LIN:BUART:rx_postpoll\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\LIN:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_postpoll\ * 
              !\LIN:BUART:rx_state_3\ * \LIN:BUART:rx_state_2\
            + !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_postpoll\ * 
              \LIN:BUART:rx_state_2\ * !\LIN:BUART:rx_break_detect\
            + !\LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
            + \LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_postpoll\ * 
              !\LIN:BUART:rx_state_3\ * \LIN:BUART:rx_state_2\
            + \LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_state_3\ * 
              \LIN:BUART:rx_state_2\ * \LIN:BUART:rx_break_detect\
        );
        Output = \LIN:BUART:rx_state_0\ (fanout=12)

    MacroCell: Name=\LIN:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_postpoll\ * 
              \LIN:BUART:rx_state_3\ * \LIN:BUART:rx_state_2\ * 
              !\LIN:BUART:rx_break_detect\
            + \LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_postpoll\ * 
              !\LIN:BUART:rx_state_3\ * \LIN:BUART:rx_state_2\
            + \LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_state_3\ * 
              \LIN:BUART:rx_state_2\ * \LIN:BUART:rx_break_detect\
        );
        Output = \LIN:BUART:rx_state_1\ (fanout=12)

    MacroCell: Name=\LIN:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_postpoll\ * 
              \LIN:BUART:rx_state_2\
            + \LIN:BUART:rx_state_2_split\
        );
        Output = \LIN:BUART:rx_state_2\ (fanout=11)

    MacroCell: Name=\LIN:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_state_3\ * 
              \LIN:BUART:rx_state_2\
            + !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_state_3\ * 
              !\LIN:BUART:rx_state_2\
            + !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_state_2\ * 
              \LIN:BUART:rx_break_detect\
            + !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * 
              \LIN:BUART:rx_last\ * !Net_146_SYNCOUT
            + !\LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
            + \LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_postpoll\ * 
              !\LIN:BUART:rx_state_3\ * \LIN:BUART:rx_state_2\
            + \LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_state_3\ * 
              \LIN:BUART:rx_state_2\ * \LIN:BUART:rx_break_detect\
        );
        Output = \LIN:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\LIN:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_state_3\ * 
              \LIN:BUART:rx_state_2\
            + !\LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \LIN:BUART:rx_state_3\ (fanout=10)

    MacroCell: Name=\LIN:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_state_3\ * \LIN:BUART:rx_state_2\
        );
        Output = \LIN:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\LIN:BUART:rx_status_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_state_3\ * 
              \LIN:BUART:rx_state_2\ * !\LIN:BUART:rx_break_detect\ * 
              !MODIN4_6 * !MODIN4_5 * !MODIN4_4 * !MODIN4_3
        );
        Output = \LIN:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\LIN:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_postpoll\ * 
              \LIN:BUART:rx_state_3\ * \LIN:BUART:rx_state_2\
        );
        Output = \LIN:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\LIN:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN:BUART:rx_load_fifo\ * \LIN:BUART:rx_fifofull\
        );
        Output = \LIN:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\LIN:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN:BUART:rx_fifonotempty\ * \LIN:BUART:rx_state_stop1_reg\
        );
        Output = \LIN:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\LIN:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN:BUART:tx_bitclk_dp\
        );
        Output = \LIN:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\LIN:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN:BUART:tx_bitclk_dp\
        );
        Output = \LIN:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\LIN:BUART:tx_state_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LIN:BUART:tx_state_1\ * !\LIN:BUART:tx_state_0\ * 
              !\LIN:BUART:tx_fifo_empty\ * !\LIN:BUART:tx_state_2\
            + !\LIN:BUART:tx_state_1\ * \LIN:BUART:tx_state_2\ * 
              \LIN:BUART:tx_bitclk\
            + \LIN:BUART:tx_state_0\ * !\LIN:BUART:tx_fifo_empty\ * 
              \LIN:BUART:tx_state_2\
            + \LIN:BUART:tx_state_0\ * !\LIN:BUART:tx_bitclk\
        );
        Output = \LIN:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\LIN:BUART:tx_state_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LIN:BUART:tx_state_1\ * \LIN:BUART:tx_state_0\ * 
              !\LIN:BUART:tx_state_2\ * \LIN:BUART:tx_bitclk\
            + \LIN:BUART:tx_state_1\ * !\LIN:BUART:tx_state_0\ * 
              \LIN:BUART:tx_counter_dp\
            + \LIN:BUART:tx_state_1\ * !\LIN:BUART:tx_bitclk\
            + !\LIN:BUART:tx_state_0\ * \LIN:BUART:tx_state_2\ * 
              \LIN:BUART:tx_bitclk\
        );
        Output = \LIN:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\LIN:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LIN:BUART:tx_state_1\ * \LIN:BUART:tx_state_0\ * 
              \LIN:BUART:tx_bitclk\
            + \LIN:BUART:tx_state_1\ * !\LIN:BUART:tx_state_2\ * 
              \LIN:BUART:tx_bitclk\ * !\LIN:BUART:tx_counter_dp\
        );
        Output = \LIN:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\LIN:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN:BUART:tx_state_1\ * \LIN:BUART:tx_state_0\ * 
              \LIN:BUART:tx_fifo_empty\ * \LIN:BUART:tx_state_2\ * 
              \LIN:BUART:tx_bitclk\
        );
        Output = \LIN:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\LIN:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN:BUART:tx_fifo_notfull\
        );
        Output = \LIN:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\LIN:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LIN:BUART:txn\ * \LIN:BUART:tx_state_1\ * 
              !\LIN:BUART:tx_bitclk\
            + \LIN:BUART:txn\ * \LIN:BUART:tx_state_2\
            + !\LIN:BUART:tx_state_1\ * \LIN:BUART:tx_state_0\ * 
              !\LIN:BUART:tx_shift_out\ * !\LIN:BUART:tx_state_2\
            + !\LIN:BUART:tx_state_1\ * \LIN:BUART:tx_state_0\ * 
              !\LIN:BUART:tx_state_2\ * !\LIN:BUART:tx_bitclk\
            + \LIN:BUART:tx_state_1\ * !\LIN:BUART:tx_state_0\ * 
              !\LIN:BUART:tx_shift_out\ * !\LIN:BUART:tx_state_2\ * 
              \LIN:BUART:tx_bitclk\ * \LIN:BUART:tx_counter_dp\
        );
        Output = \LIN:BUART:txn\ (fanout=2)

    MacroCell: Name=\LIN_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN_Timer:TimerUDB:control_7\ * \LIN_Timer:TimerUDB:per_zero\
        );
        Output = \LIN_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PS2:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PS2:BUART:rx_count_2\ * !\PS2:BUART:rx_count_1\ * 
              !\PS2:BUART:pollcount_0\ * Net_306_SYNCOUT
            + !\PS2:BUART:rx_count_2\ * !\PS2:BUART:rx_count_1\ * 
              \PS2:BUART:pollcount_0\ * !Net_306_SYNCOUT
        );
        Output = \PS2:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\PS2:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PS2:BUART:rx_count_2\ * !\PS2:BUART:rx_count_1\ * 
              !\PS2:BUART:pollcount_1\ * \PS2:BUART:pollcount_0\ * 
              Net_306_SYNCOUT
            + !\PS2:BUART:rx_count_2\ * !\PS2:BUART:rx_count_1\ * 
              \PS2:BUART:pollcount_1\ * !\PS2:BUART:pollcount_0\
            + !\PS2:BUART:rx_count_2\ * !\PS2:BUART:rx_count_1\ * 
              \PS2:BUART:pollcount_1\ * !Net_306_SYNCOUT
        );
        Output = \PS2:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\PS2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PS2:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\PS2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PS2:BUART:rx_count_2\ * !\PS2:BUART:rx_count_1\ * 
              !\PS2:BUART:rx_count_0\
        );
        Output = \PS2:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\PS2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PS2:BUART:rx_state_0\ * !\PS2:BUART:rx_state_3\ * 
              !\PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_address_detected\
        );
        Output = \PS2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\PS2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_306_SYNCOUT
        );
        Output = \PS2:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PS2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PS2:BUART:rx_state_0\ * \PS2:BUART:rx_bitclk_enable\ * 
              \PS2:BUART:rx_state_3\ * !\PS2:BUART:rx_state_2\ * 
              !\PS2:BUART:rx_address_detected\
            + \PS2:BUART:rx_state_0\ * !\PS2:BUART:rx_state_3\ * 
              !\PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_count_6\ * 
              !\PS2:BUART:rx_count_5\ * !\PS2:BUART:rx_address_detected\
            + \PS2:BUART:rx_state_0\ * !\PS2:BUART:rx_state_3\ * 
              !\PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_count_6\ * 
              !\PS2:BUART:rx_count_4\ * !\PS2:BUART:rx_address_detected\
        );
        Output = \PS2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\PS2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PS2:BUART:pollcount_1\
            + \PS2:BUART:pollcount_0\ * Net_306_SYNCOUT
        );
        Output = \PS2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\PS2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PS2:BUART:rx_state_0\ * \PS2:BUART:rx_bitclk_enable\ * 
              !\PS2:BUART:rx_state_3\ * \PS2:BUART:rx_state_2\ * 
              !\PS2:BUART:pollcount_1\ * !\PS2:BUART:pollcount_0\ * 
              !\PS2:BUART:rx_address_detected\
            + !\PS2:BUART:rx_state_0\ * \PS2:BUART:rx_bitclk_enable\ * 
              !\PS2:BUART:rx_state_3\ * \PS2:BUART:rx_state_2\ * 
              !\PS2:BUART:pollcount_1\ * !\PS2:BUART:rx_address_detected\ * 
              !Net_306_SYNCOUT
            + \PS2:BUART:rx_state_0\ * !\PS2:BUART:rx_state_3\ * 
              !\PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_count_6\ * 
              !\PS2:BUART:rx_count_5\ * !\PS2:BUART:rx_address_detected\
            + \PS2:BUART:rx_state_0\ * !\PS2:BUART:rx_state_3\ * 
              !\PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_count_6\ * 
              !\PS2:BUART:rx_count_4\ * !\PS2:BUART:rx_address_detected\
        );
        Output = \PS2:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\PS2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PS2:BUART:rx_state_0\ * \PS2:BUART:rx_bitclk_enable\ * 
              \PS2:BUART:rx_state_3\ * !\PS2:BUART:rx_address_detected\
            + !\PS2:BUART:rx_state_0\ * \PS2:BUART:rx_bitclk_enable\ * 
              \PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_address_detected\
            + !\PS2:BUART:rx_state_0\ * !\PS2:BUART:rx_state_3\ * 
              !\PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_address_detected\ * 
              \PS2:BUART:rx_last\ * !Net_306_SYNCOUT
            + \PS2:BUART:rx_state_0\ * !\PS2:BUART:rx_state_3\ * 
              !\PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_count_6\ * 
              !\PS2:BUART:rx_count_5\ * !\PS2:BUART:rx_address_detected\
            + \PS2:BUART:rx_state_0\ * !\PS2:BUART:rx_state_3\ * 
              !\PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_count_6\ * 
              !\PS2:BUART:rx_count_4\ * !\PS2:BUART:rx_address_detected\
        );
        Output = \PS2:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\PS2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PS2:BUART:rx_state_0\ * \PS2:BUART:rx_bitclk_enable\ * 
              \PS2:BUART:rx_state_3\ * \PS2:BUART:rx_state_2\ * 
              !\PS2:BUART:rx_address_detected\
            + \PS2:BUART:rx_state_0\ * !\PS2:BUART:rx_state_3\ * 
              !\PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_count_6\ * 
              !\PS2:BUART:rx_count_5\ * !\PS2:BUART:rx_address_detected\
            + \PS2:BUART:rx_state_0\ * !\PS2:BUART:rx_state_3\ * 
              !\PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_count_6\ * 
              !\PS2:BUART:rx_count_4\ * !\PS2:BUART:rx_address_detected\
        );
        Output = \PS2:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\PS2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PS2:BUART:rx_state_0\ * \PS2:BUART:rx_state_3\ * 
              \PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_address_detected\
        );
        Output = \PS2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\PS2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PS2:BUART:rx_state_0\ * \PS2:BUART:rx_bitclk_enable\ * 
              \PS2:BUART:rx_state_3\ * \PS2:BUART:rx_state_2\ * 
              !\PS2:BUART:pollcount_1\ * !\PS2:BUART:pollcount_0\ * 
              !\PS2:BUART:rx_address_detected\
            + !\PS2:BUART:rx_state_0\ * \PS2:BUART:rx_bitclk_enable\ * 
              \PS2:BUART:rx_state_3\ * \PS2:BUART:rx_state_2\ * 
              !\PS2:BUART:pollcount_1\ * !\PS2:BUART:rx_address_detected\ * 
              !Net_306_SYNCOUT
        );
        Output = \PS2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\PS2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PS2:BUART:rx_load_fifo\ * \PS2:BUART:rx_fifofull\
        );
        Output = \PS2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\PS2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PS2:BUART:rx_fifonotempty\ * \PS2:BUART:rx_state_stop1_reg\
        );
        Output = \PS2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_bitclk_dp\
        );
        Output = \UART_2:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_2:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_bitclk_dp\
        );
        Output = \UART_2:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_fifo_empty\ * !\UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\ * !\UART_2:BUART:tx_counter_dp\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_state_2\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\ * !\UART_2:BUART:tx_counter_dp\
        );
        Output = \UART_2:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\ * \UART_2:BUART:tx_counter_dp\
        );
        Output = \UART_2:BUART:txn\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\LIN:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \LIN:Net_9\ ,
            cs_addr_2 => \LIN:BUART:rx_state_1\ ,
            cs_addr_1 => \LIN:BUART:rx_state_0\ ,
            cs_addr_0 => \LIN:BUART:rx_bitclk_enable\ ,
            route_si => \LIN:BUART:rx_postpoll\ ,
            f0_load => \LIN:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \LIN:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \LIN:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LIN:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \LIN:Net_9\ ,
            cs_addr_2 => \LIN:BUART:tx_state_1\ ,
            cs_addr_1 => \LIN:BUART:tx_state_0\ ,
            cs_addr_0 => \LIN:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \LIN:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \LIN:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \LIN:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LIN:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \LIN:Net_9\ ,
            cs_addr_0 => \LIN:BUART:counter_load_not\ ,
            cl0_comb => \LIN:BUART:tx_bitclk_dp\ ,
            cl1_comb => \LIN:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LIN_Timer:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \LIN_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \LIN_Timer:TimerUDB:per_zero\ ,
            z0_comb => \LIN_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \LIN_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \LIN_Timer:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PS2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \PS2:Net_9\ ,
            cs_addr_2 => \PS2:BUART:rx_address_detected\ ,
            cs_addr_1 => \PS2:BUART:rx_state_0\ ,
            cs_addr_0 => \PS2:BUART:rx_bitclk_enable\ ,
            route_si => \PS2:BUART:rx_postpoll\ ,
            f0_load => \PS2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \PS2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \PS2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            cs_addr_2 => \UART_2:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_2:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            cs_addr_0 => \UART_2:BUART:counter_load_not\ ,
            cl0_comb => \UART_2:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\LIN:BUART:sRX:RxSts\
        PORT MAP (
            clock => \LIN:Net_9\ ,
            status_5 => \LIN:BUART:rx_status_5\ ,
            status_4 => \LIN:BUART:rx_status_4\ ,
            status_3 => \LIN:BUART:rx_status_3\ ,
            status_1 => \LIN:BUART:rx_status_1\ ,
            interrupt => Net_159 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LIN:BUART:sTX:TxSts\
        PORT MAP (
            clock => \LIN:Net_9\ ,
            status_3 => \LIN:BUART:tx_fifo_notfull\ ,
            status_2 => \LIN:BUART:tx_status_2\ ,
            status_1 => \LIN:BUART:tx_fifo_empty\ ,
            status_0 => \LIN:BUART:tx_status_0\ ,
            interrupt => Net_158 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LIN_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_10 ,
            status_3 => \LIN_Timer:TimerUDB:status_3\ ,
            status_2 => \LIN_Timer:TimerUDB:status_2\ ,
            status_0 => \LIN_Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PS2:BUART:sRX:RxSts\
        PORT MAP (
            clock => \PS2:Net_9\ ,
            status_5 => \PS2:BUART:rx_status_5\ ,
            status_4 => \PS2:BUART:rx_status_4\ ,
            status_3 => \PS2:BUART:rx_status_3\ ,
            interrupt => Net_375 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_2:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            status_3 => \UART_2:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_2:BUART:tx_status_2\ ,
            status_1 => \UART_2:BUART:tx_fifo_empty\ ,
            status_0 => \UART_2:BUART:tx_status_0\ ,
            interrupt => Net_220 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =PS2_IN(0)_SYNC
        PORT MAP (
            in => Net_306 ,
            out => Net_306_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_146 ,
            out => Net_146_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\LIN_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \LIN_Timer:TimerUDB:control_7\ ,
            control_6 => \LIN_Timer:TimerUDB:control_6\ ,
            control_5 => \LIN_Timer:TimerUDB:control_5\ ,
            control_4 => \LIN_Timer:TimerUDB:control_4\ ,
            control_3 => \LIN_Timer:TimerUDB:control_3\ ,
            control_2 => \LIN_Timer:TimerUDB:control_2\ ,
            control_1 => \LIN_Timer:TimerUDB:control_1\ ,
            control_0 => \LIN_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\LIN:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \LIN:Net_9\ ,
            load => \LIN:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \LIN:BUART:rx_count_2\ ,
            count_1 => \LIN:BUART:rx_count_1\ ,
            count_0 => \LIN:BUART:rx_count_0\ ,
            tc => \LIN:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\PS2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \PS2:Net_9\ ,
            load => \PS2:BUART:rx_counter_load\ ,
            count_6 => \PS2:BUART:rx_count_6\ ,
            count_5 => \PS2:BUART:rx_count_5\ ,
            count_4 => \PS2:BUART:rx_count_4\ ,
            count_3 => \PS2:BUART:rx_count_3\ ,
            count_2 => \PS2:BUART:rx_count_2\ ,
            count_1 => \PS2:BUART:rx_count_1\ ,
            count_0 => \PS2:BUART:rx_count_0\ ,
            tc => \PS2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\LIN:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_159 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\LIN:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_158 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\PS2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_375 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART_2:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_220 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_168_local );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =lin_timer_isr
        PORT MAP (
            interrupt => Net_285 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =uart_rx_isr
        PORT MAP (
            interrupt => Net_159 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =uart_tx_isr
        PORT MAP (
            interrupt => Net_158 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    5 :    3 :    8 :  62.50%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   15 :   55 :   70 :  21.43%
UDB Macrocells                :   55 :  105 :  160 :  34.38%
UDB Unique Pterms             :   97 :  223 :  320 :  30.31%
UDB Total Pterms              :  121 :      :      : 
UDB Datapath Cells            :    7 :   13 :   20 :  35.00%
UDB Status Cells              :    6 :   14 :   20 :  30.00%
            StatusI Registers :    5 
                   Sync Cells :    2 (in 1 status cell)
UDB Control Cells             :    3 :   17 :   20 :  15.00%
            Control Registers :    1 
                 Count7 Cells :    2 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    8 :   24 :   32 :  25.00%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    1 :    1 :   0.00%
Comparator Fixed Blocks       :    0 :    2 :    2 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.420ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.650ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(6)][IoId=(1)] : PS2_IN(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Rx_1(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Tx_1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Tx_2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : air_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : air_2(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : air_3(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : air_4(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : air_5(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : air_6(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : air_7(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : air_8(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.120ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.611ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   19 :   21 :   40 :  47.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.37
                   Pterms :            5.74
               Macrocells :            2.89
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.160ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.060ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 449, final cost is 449 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :      11.10 :       5.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PS2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PS2:BUART:rx_state_0\ * \PS2:BUART:rx_bitclk_enable\ * 
              \PS2:BUART:rx_state_3\ * \PS2:BUART:rx_state_2\ * 
              !\PS2:BUART:pollcount_1\ * !\PS2:BUART:pollcount_0\ * 
              !\PS2:BUART:rx_address_detected\
            + !\PS2:BUART:rx_state_0\ * \PS2:BUART:rx_bitclk_enable\ * 
              \PS2:BUART:rx_state_3\ * \PS2:BUART:rx_state_2\ * 
              !\PS2:BUART:pollcount_1\ * !\PS2:BUART:rx_address_detected\ * 
              !Net_306_SYNCOUT
        );
        Output = \PS2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PS2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PS2:BUART:pollcount_1\
            + \PS2:BUART:pollcount_0\ * Net_306_SYNCOUT
        );
        Output = \PS2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PS2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PS2:BUART:rx_state_0\ * \PS2:BUART:rx_bitclk_enable\ * 
              \PS2:BUART:rx_state_3\ * !\PS2:BUART:rx_state_2\ * 
              !\PS2:BUART:rx_address_detected\
            + \PS2:BUART:rx_state_0\ * !\PS2:BUART:rx_state_3\ * 
              !\PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_count_6\ * 
              !\PS2:BUART:rx_count_5\ * !\PS2:BUART:rx_address_detected\
            + \PS2:BUART:rx_state_0\ * !\PS2:BUART:rx_state_3\ * 
              !\PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_count_6\ * 
              !\PS2:BUART:rx_count_4\ * !\PS2:BUART:rx_address_detected\
        );
        Output = \PS2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PS2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PS2:BUART:rx_state_0\ * \PS2:BUART:rx_state_3\ * 
              \PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_address_detected\
        );
        Output = \PS2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PS2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PS2:BUART:rx_state_0\ * \PS2:BUART:rx_bitclk_enable\ * 
              !\PS2:BUART:rx_state_3\ * \PS2:BUART:rx_state_2\ * 
              !\PS2:BUART:pollcount_1\ * !\PS2:BUART:pollcount_0\ * 
              !\PS2:BUART:rx_address_detected\
            + !\PS2:BUART:rx_state_0\ * \PS2:BUART:rx_bitclk_enable\ * 
              !\PS2:BUART:rx_state_3\ * \PS2:BUART:rx_state_2\ * 
              !\PS2:BUART:pollcount_1\ * !\PS2:BUART:rx_address_detected\ * 
              !Net_306_SYNCOUT
            + \PS2:BUART:rx_state_0\ * !\PS2:BUART:rx_state_3\ * 
              !\PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_count_6\ * 
              !\PS2:BUART:rx_count_5\ * !\PS2:BUART:rx_address_detected\
            + \PS2:BUART:rx_state_0\ * !\PS2:BUART:rx_state_3\ * 
              !\PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_count_6\ * 
              !\PS2:BUART:rx_count_4\ * !\PS2:BUART:rx_address_detected\
        );
        Output = \PS2:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PS2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PS2:BUART:rx_state_0\ * \PS2:BUART:rx_bitclk_enable\ * 
              \PS2:BUART:rx_state_3\ * !\PS2:BUART:rx_address_detected\
            + !\PS2:BUART:rx_state_0\ * \PS2:BUART:rx_bitclk_enable\ * 
              \PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_address_detected\
            + !\PS2:BUART:rx_state_0\ * !\PS2:BUART:rx_state_3\ * 
              !\PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_address_detected\ * 
              \PS2:BUART:rx_last\ * !Net_306_SYNCOUT
            + \PS2:BUART:rx_state_0\ * !\PS2:BUART:rx_state_3\ * 
              !\PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_count_6\ * 
              !\PS2:BUART:rx_count_5\ * !\PS2:BUART:rx_address_detected\
            + \PS2:BUART:rx_state_0\ * !\PS2:BUART:rx_state_3\ * 
              !\PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_count_6\ * 
              !\PS2:BUART:rx_count_4\ * !\PS2:BUART:rx_address_detected\
        );
        Output = \PS2:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PS2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PS2:BUART:rx_state_0\ * \PS2:BUART:rx_bitclk_enable\ * 
              \PS2:BUART:rx_state_3\ * \PS2:BUART:rx_state_2\ * 
              !\PS2:BUART:rx_address_detected\
            + \PS2:BUART:rx_state_0\ * !\PS2:BUART:rx_state_3\ * 
              !\PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_count_6\ * 
              !\PS2:BUART:rx_count_5\ * !\PS2:BUART:rx_address_detected\
            + \PS2:BUART:rx_state_0\ * !\PS2:BUART:rx_state_3\ * 
              !\PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_count_6\ * 
              !\PS2:BUART:rx_count_4\ * !\PS2:BUART:rx_address_detected\
        );
        Output = \PS2:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PS2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \PS2:Net_9\ ,
        cs_addr_2 => \PS2:BUART:rx_address_detected\ ,
        cs_addr_1 => \PS2:BUART:rx_state_0\ ,
        cs_addr_0 => \PS2:BUART:rx_bitclk_enable\ ,
        route_si => \PS2:BUART:rx_postpoll\ ,
        f0_load => \PS2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \PS2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \PS2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PS2:BUART:sRX:RxSts\
    PORT MAP (
        clock => \PS2:Net_9\ ,
        status_5 => \PS2:BUART:rx_status_5\ ,
        status_4 => \PS2:BUART:rx_status_4\ ,
        status_3 => \PS2:BUART:rx_status_3\ ,
        interrupt => Net_375 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PS2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PS2:BUART:rx_state_0\ * !\PS2:BUART:rx_state_3\ * 
              !\PS2:BUART:rx_state_2\ * !\PS2:BUART:rx_address_detected\
        );
        Output = \PS2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PS2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PS2:BUART:rx_load_fifo\ * \PS2:BUART:rx_fifofull\
        );
        Output = \PS2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PS2:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PS2:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LIN:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_postpoll\ * 
              !\LIN:BUART:rx_state_3\ * \LIN:BUART:rx_state_2\
            + !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_postpoll\ * 
              \LIN:BUART:rx_state_2\ * !\LIN:BUART:rx_break_detect\
            + !\LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
            + \LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_postpoll\ * 
              !\LIN:BUART:rx_state_3\ * \LIN:BUART:rx_state_2\
            + \LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_state_3\ * 
              \LIN:BUART:rx_state_2\ * \LIN:BUART:rx_break_detect\
        );
        Output = \LIN:BUART:rx_state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LIN:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_postpoll\ * 
              \LIN:BUART:rx_state_3\ * \LIN:BUART:rx_state_2\ * 
              !\LIN:BUART:rx_break_detect\
            + \LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_postpoll\ * 
              !\LIN:BUART:rx_state_3\ * \LIN:BUART:rx_state_2\
            + \LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_state_3\ * 
              \LIN:BUART:rx_state_2\ * \LIN:BUART:rx_break_detect\
        );
        Output = \LIN:BUART:rx_state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LIN:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_postpoll\ * 
              \LIN:BUART:rx_state_3\ * \LIN:BUART:rx_state_2\
        );
        Output = \LIN:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_146 ,
        out => Net_146_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\LIN:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN:BUART:rx_load_fifo\ * \LIN:BUART:rx_fifofull\
        );
        Output = \LIN:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_bitclk_dp\
        );
        Output = \UART_2:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_bitclk_dp\
        );
        Output = \UART_2:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        cs_addr_0 => \UART_2:BUART:counter_load_not\ ,
        cl0_comb => \UART_2:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LIN:BUART:sRX:RxSts\
    PORT MAP (
        clock => \LIN:Net_9\ ,
        status_5 => \LIN:BUART:rx_status_5\ ,
        status_4 => \LIN:BUART:rx_status_4\ ,
        status_3 => \LIN:BUART:rx_status_3\ ,
        status_1 => \LIN:BUART:rx_status_1\ ,
        interrupt => Net_159 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LIN_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN_Timer:TimerUDB:control_7\ * \LIN_Timer:TimerUDB:per_zero\
        );
        Output = \LIN_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\ * !\UART_2:BUART:tx_counter_dp\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:txn\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\ * \UART_2:BUART:tx_counter_dp\
        );
        Output = \UART_2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_state_2\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\ * !\UART_2:BUART:tx_counter_dp\
        );
        Output = \UART_2:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        cs_addr_2 => \UART_2:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_2:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LIN:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LIN:BUART:tx_state_1\ * \LIN:BUART:tx_state_0\ * 
              \LIN:BUART:tx_bitclk\
            + \LIN:BUART:tx_state_1\ * !\LIN:BUART:tx_state_2\ * 
              \LIN:BUART:tx_bitclk\ * !\LIN:BUART:tx_counter_dp\
        );
        Output = \LIN:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LIN:BUART:tx_state_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LIN:BUART:tx_state_1\ * \LIN:BUART:tx_state_0\ * 
              !\LIN:BUART:tx_state_2\ * \LIN:BUART:tx_bitclk\
            + \LIN:BUART:tx_state_1\ * !\LIN:BUART:tx_state_0\ * 
              \LIN:BUART:tx_counter_dp\
            + \LIN:BUART:tx_state_1\ * !\LIN:BUART:tx_bitclk\
            + !\LIN:BUART:tx_state_0\ * \LIN:BUART:tx_state_2\ * 
              \LIN:BUART:tx_bitclk\
        );
        Output = \LIN:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LIN:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LIN:BUART:tx_state_1\ * !\LIN:BUART:tx_state_0\ * 
              !\LIN:BUART:tx_state_2\
            + \LIN:BUART:tx_state_1\ * \LIN:BUART:tx_state_0\ * 
              \LIN:BUART:tx_state_2\ * \LIN:BUART:tx_bitclk\
        );
        Output = \LIN:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_fifo_empty\ * !\UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\LIN:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \LIN:Net_9\ ,
        cs_addr_0 => \LIN:BUART:counter_load_not\ ,
        cl0_comb => \LIN:BUART:tx_bitclk_dp\ ,
        cl1_comb => \LIN:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_2:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        status_3 => \UART_2:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_2:BUART:tx_status_2\ ,
        status_1 => \UART_2:BUART:tx_fifo_empty\ ,
        status_0 => \UART_2:BUART:tx_status_0\ ,
        interrupt => Net_220 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PS2:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PS2:BUART:rx_count_2\ * !\PS2:BUART:rx_count_1\ * 
              !\PS2:BUART:pollcount_1\ * \PS2:BUART:pollcount_0\ * 
              Net_306_SYNCOUT
            + !\PS2:BUART:rx_count_2\ * !\PS2:BUART:rx_count_1\ * 
              \PS2:BUART:pollcount_1\ * !\PS2:BUART:pollcount_0\
            + !\PS2:BUART:rx_count_2\ * !\PS2:BUART:rx_count_1\ * 
              \PS2:BUART:pollcount_1\ * !Net_306_SYNCOUT
        );
        Output = \PS2:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PS2:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PS2:BUART:rx_count_2\ * !\PS2:BUART:rx_count_1\ * 
              !\PS2:BUART:pollcount_0\ * Net_306_SYNCOUT
            + !\PS2:BUART:rx_count_2\ * !\PS2:BUART:rx_count_1\ * 
              \PS2:BUART:pollcount_0\ * !Net_306_SYNCOUT
        );
        Output = \PS2:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PS2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PS2:BUART:rx_fifonotempty\ * \PS2:BUART:rx_state_stop1_reg\
        );
        Output = \PS2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PS2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_306_SYNCOUT
        );
        Output = \PS2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PS2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PS2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PS2:BUART:rx_count_2\ * !\PS2:BUART:rx_count_1\ * 
              !\PS2:BUART:rx_count_0\
        );
        Output = \PS2:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

synccell: Name =PS2_IN(0)_SYNC
    PORT MAP (
        in => Net_306 ,
        out => Net_306_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LIN:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_state_3\ * 
              \LIN:BUART:rx_state_2\
            + !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_state_3\ * 
              !\LIN:BUART:rx_state_2\
            + !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_state_2\ * 
              \LIN:BUART:rx_break_detect\
            + !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * 
              \LIN:BUART:rx_last\ * !Net_146_SYNCOUT
            + !\LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
            + \LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_postpoll\ * 
              !\LIN:BUART:rx_state_3\ * \LIN:BUART:rx_state_2\
            + \LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_state_3\ * 
              \LIN:BUART:rx_state_2\ * \LIN:BUART:rx_break_detect\
        );
        Output = \LIN:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LIN:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_state_3\ * 
              !\LIN:BUART:rx_state_2\
            + !\LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \LIN:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\LIN:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_postpoll\ * 
              \LIN:BUART:rx_state_2\
            + \LIN:BUART:rx_state_2_split\
        );
        Output = \LIN:BUART:rx_state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LIN:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_146_SYNCOUT
        );
        Output = \LIN:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LIN:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_146_SYNCOUT
        );
        Output = \LIN:BUART:rx_postpoll\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\LIN:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_state_3\ * \LIN:BUART:rx_state_2\
        );
        Output = \LIN:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\PS2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \PS2:Net_9\ ,
        load => \PS2:BUART:rx_counter_load\ ,
        count_6 => \PS2:BUART:rx_count_6\ ,
        count_5 => \PS2:BUART:rx_count_5\ ,
        count_4 => \PS2:BUART:rx_count_4\ ,
        count_3 => \PS2:BUART:rx_count_3\ ,
        count_2 => \PS2:BUART:rx_count_2\ ,
        count_1 => \PS2:BUART:rx_count_1\ ,
        count_0 => \PS2:BUART:rx_count_0\ ,
        tc => \PS2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LIN:BUART:rx_count_2\ * !\LIN:BUART:rx_count_1\ * !MODIN1_1 * 
              MODIN1_0 * Net_146_SYNCOUT
            + !\LIN:BUART:rx_count_2\ * !\LIN:BUART:rx_count_1\ * MODIN1_1 * 
              !MODIN1_0
            + !\LIN:BUART:rx_count_2\ * !\LIN:BUART:rx_count_1\ * MODIN1_1 * 
              !Net_146_SYNCOUT
        );
        Output = MODIN1_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LIN:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\
        );
        Output = \LIN:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LIN:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN:BUART:rx_count_2\ * !\LIN:BUART:rx_count_1\ * 
              !\LIN:BUART:rx_count_0\
        );
        Output = \LIN:BUART:rx_bitclk_enable\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LIN:BUART:rx_count_2\ * !\LIN:BUART:rx_count_1\ * !MODIN1_0 * 
              Net_146_SYNCOUT
            + !\LIN:BUART:rx_count_2\ * !\LIN:BUART:rx_count_1\ * MODIN1_0 * 
              !Net_146_SYNCOUT
        );
        Output = MODIN1_0 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LIN:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN:BUART:rx_fifonotempty\ * \LIN:BUART:rx_state_stop1_reg\
        );
        Output = \LIN:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LIN:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN:BUART:tx_fifo_notfull\
        );
        Output = \LIN:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_141, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN:BUART:txn\
        );
        Output = Net_141 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LIN:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \LIN:Net_9\ ,
        cs_addr_2 => \LIN:BUART:rx_state_1\ ,
        cs_addr_1 => \LIN:BUART:rx_state_0\ ,
        cs_addr_0 => \LIN:BUART:rx_bitclk_enable\ ,
        route_si => \LIN:BUART:rx_postpoll\ ,
        f0_load => \LIN:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \LIN:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \LIN:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\LIN:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \LIN:Net_9\ ,
        load => \LIN:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \LIN:BUART:rx_count_2\ ,
        count_1 => \LIN:BUART:rx_count_1\ ,
        count_0 => \LIN:BUART:rx_count_0\ ,
        tc => \LIN:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LIN:BUART:rx_break_detect\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_postpoll\ * 
              !\LIN:BUART:rx_state_3\ * \LIN:BUART:rx_state_2\ * 
              \LIN:BUART:rx_break_detect\
            + !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_postpoll\ * 
              \LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * 
              !\LIN:BUART:rx_break_detect\
            + !\LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_postpoll\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * 
              !\LIN:BUART:rx_break_detect\
            + \LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_postpoll\ * 
              !\LIN:BUART:rx_state_3\ * \LIN:BUART:rx_state_2\ * 
              !\LIN:BUART:rx_break_detect\
            + \LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_state_3\ * 
              \LIN:BUART:rx_state_2\ * !\LIN:BUART:rx_break_detect\ * 
              !MODIN4_6 * !MODIN4_5 * !MODIN4_4 * !MODIN4_3
        );
        Output = \LIN:BUART:rx_break_detect\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LIN:BUART:rx_status_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * !\LIN:BUART:rx_state_3\ * 
              \LIN:BUART:rx_state_2\ * !\LIN:BUART:rx_break_detect\ * 
              !MODIN4_6 * !MODIN4_5 * !MODIN4_4 * !MODIN4_3
        );
        Output = \LIN:BUART:rx_status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LIN:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LIN:BUART:rx_state_1\ * !\LIN:BUART:rx_state_0\ * 
              \LIN:BUART:rx_bitclk_enable\ * \LIN:BUART:rx_state_3\ * 
              \LIN:BUART:rx_state_2\
            + !\LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\LIN:BUART:rx_state_1\ * \LIN:BUART:rx_state_0\ * 
              !\LIN:BUART:rx_state_3\ * !\LIN:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \LIN:BUART:rx_state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_171, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:txn\
        );
        Output = Net_171 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_285, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN_Timer:TimerUDB:control_7\ * \LIN_Timer:TimerUDB:per_zero\
        );
        Output = Net_285 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LIN_Timer:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \LIN_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \LIN_Timer:TimerUDB:per_zero\ ,
        z0_comb => \LIN_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \LIN_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \LIN_Timer:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LIN_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_10 ,
        status_3 => \LIN_Timer:TimerUDB:status_3\ ,
        status_2 => \LIN_Timer:TimerUDB:status_2\ ,
        status_0 => \LIN_Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LIN_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \LIN_Timer:TimerUDB:control_7\ ,
        control_6 => \LIN_Timer:TimerUDB:control_6\ ,
        control_5 => \LIN_Timer:TimerUDB:control_5\ ,
        control_4 => \LIN_Timer:TimerUDB:control_4\ ,
        control_3 => \LIN_Timer:TimerUDB:control_3\ ,
        control_2 => \LIN_Timer:TimerUDB:control_2\ ,
        control_1 => \LIN_Timer:TimerUDB:control_1\ ,
        control_0 => \LIN_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\LIN:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN:BUART:tx_bitclk_dp\
        );
        Output = \LIN:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LIN:BUART:txn\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LIN:BUART:txn\ * \LIN:BUART:tx_state_1\ * 
              !\LIN:BUART:tx_bitclk\
            + \LIN:BUART:txn\ * \LIN:BUART:tx_state_2\
            + !\LIN:BUART:tx_state_1\ * \LIN:BUART:tx_state_0\ * 
              !\LIN:BUART:tx_shift_out\ * !\LIN:BUART:tx_state_2\
            + !\LIN:BUART:tx_state_1\ * \LIN:BUART:tx_state_0\ * 
              !\LIN:BUART:tx_state_2\ * !\LIN:BUART:tx_bitclk\
            + \LIN:BUART:tx_state_1\ * !\LIN:BUART:tx_state_0\ * 
              !\LIN:BUART:tx_shift_out\ * !\LIN:BUART:tx_state_2\ * 
              \LIN:BUART:tx_bitclk\ * \LIN:BUART:tx_counter_dp\
        );
        Output = \LIN:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LIN:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN:BUART:tx_bitclk_dp\
        );
        Output = \LIN:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\LIN:BUART:tx_state_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LIN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LIN:BUART:tx_state_1\ * !\LIN:BUART:tx_state_0\ * 
              !\LIN:BUART:tx_fifo_empty\ * !\LIN:BUART:tx_state_2\
            + !\LIN:BUART:tx_state_1\ * \LIN:BUART:tx_state_2\ * 
              \LIN:BUART:tx_bitclk\
            + \LIN:BUART:tx_state_0\ * !\LIN:BUART:tx_fifo_empty\ * 
              \LIN:BUART:tx_state_2\
            + \LIN:BUART:tx_state_0\ * !\LIN:BUART:tx_bitclk\
        );
        Output = \LIN:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LIN:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN:BUART:tx_state_1\ * \LIN:BUART:tx_state_0\ * 
              \LIN:BUART:tx_fifo_empty\ * \LIN:BUART:tx_state_2\ * 
              \LIN:BUART:tx_bitclk\
        );
        Output = \LIN:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LIN:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \LIN:Net_9\ ,
        cs_addr_2 => \LIN:BUART:tx_state_1\ ,
        cs_addr_1 => \LIN:BUART:tx_state_0\ ,
        cs_addr_0 => \LIN:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \LIN:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \LIN:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \LIN:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LIN:BUART:sTX:TxSts\
    PORT MAP (
        clock => \LIN:Net_9\ ,
        status_3 => \LIN:BUART:tx_fifo_notfull\ ,
        status_2 => \LIN:BUART:tx_status_2\ ,
        status_1 => \LIN:BUART:tx_fifo_empty\ ,
        status_0 => \LIN:BUART:tx_status_0\ ,
        interrupt => Net_158 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\LIN:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_159 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\LIN:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_158 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\PS2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_375 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =\UART_2:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_220 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_168_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =lin_timer_isr
        PORT MAP (
            interrupt => Net_285 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(6)] 
    interrupt: Name =uart_rx_isr
        PORT MAP (
            interrupt => Net_159 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(7)] 
    interrupt: Name =uart_tx_isr
        PORT MAP (
            interrupt => Net_158 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = air_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => air_1(0)__PA ,
        pad => air_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = air_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => air_2(0)__PA ,
        pad => air_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = air_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => air_3(0)__PA ,
        pad => air_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = air_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => air_4(0)__PA ,
        pad => air_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = air_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => air_5(0)__PA ,
        pad => air_5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = air_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => air_6(0)__PA ,
        pad => air_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = air_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => air_7(0)__PA ,
        pad => air_7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = air_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => air_8(0)__PA ,
        pad => air_8(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=5]: 
Pin : Name = Tx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_2(0)__PA ,
        input => Net_171 ,
        pad => Tx_2(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_146 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_141 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=1]: 
Pin : Name = PS2_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PS2_IN(0)__PA ,
        fb => Net_306 ,
        pad => PS2_IN(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \PS2:Net_9\ ,
            dclk_0 => \PS2:Net_9_local\ ,
            dclk_glb_1 => \UART_2:Net_9\ ,
            dclk_1 => \UART_2:Net_9_local\ ,
            dclk_glb_2 => \LIN:Net_9\ ,
            dclk_2 => \LIN:Net_9_local\ ,
            dclk_glb_3 => Net_10 ,
            dclk_3 => Net_10_local ,
            dclk_glb_4 => Net_168 ,
            dclk_4 => Net_168_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |           | 
Port | Pin | Fixed |      Type |       Drive Mode |      Name | Connections
-----+-----+-------+-----------+------------------+-----------+------------
   0 |   0 |     * |      NONE |         CMOS_OUT |  air_1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |  air_2(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |  air_3(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |  air_4(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |  air_5(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |  air_6(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |  air_7(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |  air_8(0) | 
-----+-----+-------+-----------+------------------+-----------+------------
   2 |   5 |     * |      NONE |         CMOS_OUT |   Tx_2(0) | In(Net_171)
-----+-----+-------+-----------+------------------+-----------+------------
   5 |   0 |     * |      NONE |      RES_PULL_UP |   Rx_1(0) | FB(Net_146)
     |   4 |     * |      NONE |         CMOS_OUT |   Tx_1(0) | In(Net_141)
-----+-----+-------+-----------+------------------+-----------+------------
   6 |   1 |     * |      NONE |     HI_Z_DIGITAL | PS2_IN(0) | FB(Net_306)
---------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 3s.320ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.960ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.570ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.180ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: LIN_Mst_test_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( LIN_IntClock ). (File=C:\Users\tatsuya\Desktop\LIN_automachin_master_2_01\LIN_Mst_test.cydsn\LIN_Mst_test_timing.html)
Timing report is in LIN_Mst_test_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.310ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.932ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 11s.142ms
API generation phase: Elapsed time ==> 4s.510ms
Dependency generation phase: Elapsed time ==> 0s.060ms
Cleanup phase: Elapsed time ==> 0s.000ms
