{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700369947290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700369947290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 22:59:07 2023 " "Processing started: Sat Nov 18 22:59:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700369947290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700369947290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tarea4 -c Tarea4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tarea4 -c Tarea4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700369947290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700369948030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700369948030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj-behavioral " "Found design unit 1: reloj-behavioral" {  } { { "reloj.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/reloj.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700369963000 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj " "Found entity 1: reloj" {  } { { "reloj.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/reloj.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700369963000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700369963000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojLento-behavioral " "Found design unit 1: relojLento-behavioral" {  } { { "relojLento.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/relojLento.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700369963000 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojLento " "Found entity 1: relojLento" {  } { { "relojLento.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/relojLento.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700369963000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700369963000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behavioral " "Found design unit 1: vga-behavioral" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/vga.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700369963010 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/vga.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700369963010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700369963010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generador-behavioral " "Found design unit 1: generador-behavioral" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700369963010 ""} { "Info" "ISGN_ENTITY_NAME" "1 generador " "Found entity 1: generador" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700369963010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700369963010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 principal-behavioral " "Found design unit 1: principal-behavioral" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700369963010 ""} { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700369963010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700369963010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "principal " "Elaborating entity \"principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700369963080 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_n principal.vhd(68) " "VHDL Process Statement warning at principal.vhd(68): signal \"R_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700369963080 "|principal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_n principal.vhd(69) " "VHDL Process Statement warning at principal.vhd(69): signal \"G_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700369963080 "|principal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_n principal.vhd(70) " "VHDL Process Statement warning at principal.vhd(70): signal \"B_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700369963080 "|principal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_r principal.vhd(75) " "VHDL Process Statement warning at principal.vhd(75): signal \"R_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700369963080 "|principal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_r principal.vhd(76) " "VHDL Process Statement warning at principal.vhd(76): signal \"G_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700369963080 "|principal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_r principal.vhd(77) " "VHDL Process Statement warning at principal.vhd(77): signal \"B_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700369963080 "|principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj reloj:N1 " "Elaborating entity \"reloj\" for hierarchy \"reloj:N1\"" {  } { { "principal.vhd" "N1" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700369963080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relojLento relojLento:N2 " "Elaborating entity \"relojLento\" for hierarchy \"relojLento:N2\"" {  } { { "principal.vhd" "N2" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700369963090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:N3 " "Elaborating entity \"vga\" for hierarchy \"vga:N3\"" {  } { { "principal.vhd" "N3" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700369963090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generador generador:N4 " "Elaborating entity \"generador\" for hierarchy \"generador:N4\"" {  } { { "principal.vhd" "N4" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700369963090 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_state generador.vhd(43) " "VHDL Process Statement warning at generador.vhd(43): signal \"present_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700369963090 "|principal|generador:N4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_stateD generador.vhd(362) " "VHDL Process Statement warning at generador.vhd(362): signal \"present_stateD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700369963100 "|principal|generador:N4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_stateC generador.vhd(681) " "VHDL Process Statement warning at generador.vhd(681): signal \"present_stateC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 681 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700369963100 "|principal|generador:N4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R generador.vhd(40) " "VHDL Process Statement warning at generador.vhd(40): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700369963110 "|principal|generador:N4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G generador.vhd(40) " "VHDL Process Statement warning at generador.vhd(40): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700369963110 "|principal|generador:N4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B generador.vhd(40) " "VHDL Process Statement warning at generador.vhd(40): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700369963110 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] generador.vhd(40) " "Inferred latch for \"B\[0\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700369963130 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] generador.vhd(40) " "Inferred latch for \"B\[1\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700369963130 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] generador.vhd(40) " "Inferred latch for \"B\[2\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700369963130 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] generador.vhd(40) " "Inferred latch for \"B\[3\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700369963130 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] generador.vhd(40) " "Inferred latch for \"G\[0\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700369963130 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] generador.vhd(40) " "Inferred latch for \"G\[1\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700369963130 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] generador.vhd(40) " "Inferred latch for \"G\[2\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700369963130 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] generador.vhd(40) " "Inferred latch for \"G\[3\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700369963130 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] generador.vhd(40) " "Inferred latch for \"R\[0\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700369963130 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] generador.vhd(40) " "Inferred latch for \"R\[1\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700369963130 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] generador.vhd(40) " "Inferred latch for \"R\[2\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700369963130 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] generador.vhd(40) " "Inferred latch for \"R\[3\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700369963130 "|principal|generador:N4"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "generador:N4\|R\[3\] generador:N4\|R\[0\] " "Duplicate LATCH primitive \"generador:N4\|R\[3\]\" merged with LATCH primitive \"generador:N4\|R\[0\]\"" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700369964140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "generador:N4\|R\[2\] generador:N4\|R\[0\] " "Duplicate LATCH primitive \"generador:N4\|R\[2\]\" merged with LATCH primitive \"generador:N4\|R\[0\]\"" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700369964140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "generador:N4\|R\[1\] generador:N4\|R\[0\] " "Duplicate LATCH primitive \"generador:N4\|R\[1\]\" merged with LATCH primitive \"generador:N4\|R\[0\]\"" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700369964140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "generador:N4\|G\[3\] generador:N4\|G\[0\] " "Duplicate LATCH primitive \"generador:N4\|G\[3\]\" merged with LATCH primitive \"generador:N4\|G\[0\]\"" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700369964140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "generador:N4\|G\[2\] generador:N4\|G\[0\] " "Duplicate LATCH primitive \"generador:N4\|G\[2\]\" merged with LATCH primitive \"generador:N4\|G\[0\]\"" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700369964140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "generador:N4\|G\[1\] generador:N4\|G\[0\] " "Duplicate LATCH primitive \"generador:N4\|G\[1\]\" merged with LATCH primitive \"generador:N4\|G\[0\]\"" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700369964140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "generador:N4\|B\[3\] generador:N4\|B\[0\] " "Duplicate LATCH primitive \"generador:N4\|B\[3\]\" merged with LATCH primitive \"generador:N4\|B\[0\]\"" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700369964140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "generador:N4\|B\[2\] generador:N4\|B\[0\] " "Duplicate LATCH primitive \"generador:N4\|B\[2\]\" merged with LATCH primitive \"generador:N4\|B\[0\]\"" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700369964140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "generador:N4\|B\[1\] generador:N4\|B\[0\] " "Duplicate LATCH primitive \"generador:N4\|B\[1\]\" merged with LATCH primitive \"generador:N4\|B\[0\]\"" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700369964140 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1700369964140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "generador:N4\|R\[0\] " "Latch generador:N4\|R\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga:N3\|columns\[7\] " "Ports D and ENA on the latch are fed by the same signal vga:N3\|columns\[7\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/vga.vhd" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700369964140 ""}  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700369964140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "generador:N4\|G\[0\] " "Latch generador:N4\|G\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga:N3\|columns\[7\] " "Ports D and ENA on the latch are fed by the same signal vga:N3\|columns\[7\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/vga.vhd" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700369964140 ""}  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700369964140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "generador:N4\|B\[0\] " "Latch generador:N4\|B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga:N3\|columns\[7\] " "Ports D and ENA on the latch are fed by the same signal vga:N3\|columns\[7\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/vga.vhd" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700369964140 ""}  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700369964140 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700369964520 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700369965920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700369965920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "380 " "Implemented 380 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700369966020 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700369966020 ""} { "Info" "ICUT_CUT_TM_LCELLS" "365 " "Implemented 365 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700369966020 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700369966020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700369966040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 22:59:26 2023 " "Processing ended: Sat Nov 18 22:59:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700369966040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700369966040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700369966040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700369966040 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1700369967970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700369967970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 22:59:27 2023 " "Processing started: Sat Nov 18 22:59:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700369967970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700369967970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Tarea4 -c Tarea4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Tarea4 -c Tarea4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700369967970 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700369968170 ""}
{ "Info" "0" "" "Project  = Tarea4" {  } {  } 0 0 "Project  = Tarea4" 0 0 "Fitter" 0 0 1700369968170 ""}
{ "Info" "0" "" "Revision = Tarea4" {  } {  } 0 0 "Revision = Tarea4" 0 0 "Fitter" 0 0 1700369968170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700369968310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700369968310 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Tarea4 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Tarea4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700369968320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700369968380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700369968380 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700369968690 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700369968700 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700369969070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700369969070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700369969070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700369969070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700369969070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700369969070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700369969070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700369969070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700369969070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700369969070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700369969070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700369969070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700369969070 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700369969070 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700369969070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700369969070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700369969070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700369969070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700369969070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700369969070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700369969070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700369969070 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1700369969070 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700369969070 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700369969070 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700369969070 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700369969070 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700369969070 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1700369969940 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Tarea4.sdc " "Synopsys Design Constraints File file not found: 'Tarea4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700369969940 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700369969950 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N4\|generador_imagen~46  from: datad  to: combout " "Cell: N4\|generador_imagen~46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700369969950 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N4\|generador_imagen~56  from: datad  to: combout " "Cell: N4\|generador_imagen~56  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700369969950 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1700369969950 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700369969950 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1700369969950 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700369969960 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700369969990 ""}  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700369969990 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reloj:N1\|reloj_pixel  " "Automatically promoted node reloj:N1\|reloj_pixel " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700369969990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:N3\|rows\[0\] " "Destination node vga:N3\|rows\[0\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/vga.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700369969990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:N3\|rows\[1\] " "Destination node vga:N3\|rows\[1\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/vga.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700369969990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:N3\|rows\[2\] " "Destination node vga:N3\|rows\[2\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/vga.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700369969990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:N3\|rows\[3\] " "Destination node vga:N3\|rows\[3\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/vga.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700369969990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:N3\|rows\[4\] " "Destination node vga:N3\|rows\[4\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/vga.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700369969990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:N3\|rows\[5\] " "Destination node vga:N3\|rows\[5\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/vga.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700369969990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:N3\|rows\[6\] " "Destination node vga:N3\|rows\[6\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/vga.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700369969990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:N3\|rows\[7\] " "Destination node vga:N3\|rows\[7\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/vga.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700369969990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:N3\|rows\[8\] " "Destination node vga:N3\|rows\[8\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/vga.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700369969990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:N3\|rows\[31\] " "Destination node vga:N3\|rows\[31\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/vga.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700369969990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1700369969990 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700369969990 ""}  } { { "reloj.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/reloj.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700369969990 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "relojLento:N2\|\\divisor:cuenta\[22\]  " "Automatically promoted node relojLento:N2\|\\divisor:cuenta\[22\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700369969990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojLento:N2\|Add0~44 " "Destination node relojLento:N2\|Add0~44" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700369969990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojLento:N2\|Equal0~6 " "Destination node relojLento:N2\|Equal0~6" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700369969990 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700369969990 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700369969990 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "generador:N4\|e  " "Automatically promoted node generador:N4\|e " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700369969990 ""}  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700369969990 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "generador:N4\|n  " "Automatically promoted node generador:N4\|n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700369969990 ""}  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700369969990 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "generador:N4\|R\[3\]~66  " "Automatically promoted node generador:N4\|R\[3\]~66 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700369969990 ""}  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700369969990 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700369970590 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700369970590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700369970590 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700369970590 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700369970590 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700369970590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700369970590 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700369970590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700369970630 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1700369970630 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700369970630 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700369970690 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1700369970700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700369973661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700369973841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700369973871 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700369976871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700369976871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700369977481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y11 X21_Y21 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y11 to location X21_Y21" {  } { { "loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y11 to location X21_Y21"} { { 12 { 0 ""} 11 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700369980001 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700369980001 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1700369988617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1700369992542 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700369992542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700369992542 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.72 " "Total time spent on timing analysis during the Fitter is 0.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700369992782 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700369992792 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700369993622 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700369993622 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700369994632 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700369995614 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/output_files/Tarea4.fit.smsg " "Generated suppressed messages file C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/output_files/Tarea4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700369996064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5387 " "Peak virtual memory: 5387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700369996764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 22:59:56 2023 " "Processing ended: Sat Nov 18 22:59:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700369996764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700369996764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700369996764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700369996764 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1700369998104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700369998104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 22:59:57 2023 " "Processing started: Sat Nov 18 22:59:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700369998104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1700369998104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Tarea4 -c Tarea4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Tarea4 -c Tarea4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1700369998104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1700369998604 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1700370001064 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1700370001224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700370002501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 23:00:02 2023 " "Processing ended: Sat Nov 18 23:00:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700370002501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700370002501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700370002501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1700370002501 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1700370003143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1700370004093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700370004093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 23:00:03 2023 " "Processing started: Sat Nov 18 23:00:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700370004093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1700370004093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Tarea4 -c Tarea4 " "Command: quartus_sta Tarea4 -c Tarea4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1700370004093 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1700370004293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1700370004603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1700370004603 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700370004653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700370004653 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1700370004963 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Tarea4.sdc " "Synopsys Design Constraints File file not found: 'Tarea4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1700370005003 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1700370005003 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reloj:N1\|reloj_pixel reloj:N1\|reloj_pixel " "create_clock -period 1.000 -name reloj:N1\|reloj_pixel reloj:N1\|reloj_pixel" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700370005003 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700370005003 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name generador:N4\|e generador:N4\|e " "create_clock -period 1.000 -name generador:N4\|e generador:N4\|e" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700370005003 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name generador:N4\|n generador:N4\|n " "create_clock -period 1.000 -name generador:N4\|n generador:N4\|n" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700370005003 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name relojLento:N2\|\\divisor:cuenta\[22\] relojLento:N2\|\\divisor:cuenta\[22\] " "create_clock -period 1.000 -name relojLento:N2\|\\divisor:cuenta\[22\] relojLento:N2\|\\divisor:cuenta\[22\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700370005003 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:N3\|columns\[0\] vga:N3\|columns\[0\] " "create_clock -period 1.000 -name vga:N3\|columns\[0\] vga:N3\|columns\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700370005003 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700370005003 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N4\|generador_imagen~46  from: datac  to: combout " "Cell: N4\|generador_imagen~46  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700370005003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N4\|generador_imagen~56  from: datac  to: combout " "Cell: N4\|generador_imagen~56  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700370005003 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700370005003 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1700370005013 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700370005013 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1700370005013 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700370005023 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1700370005043 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700370005053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.340 " "Worst-case setup slack is -8.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.340             -23.889 vga:N3\|columns\[0\]  " "   -8.340             -23.889 vga:N3\|columns\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.273             -69.184 clk  " "   -4.273             -69.184 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.252            -146.147 reloj:N1\|reloj_pixel  " "   -4.252            -146.147 reloj:N1\|reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452              -1.463 relojLento:N2\|\\divisor:cuenta\[22\]  " "   -0.452              -1.463 relojLento:N2\|\\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.319              -0.627 generador:N4\|e  " "   -0.319              -0.627 generador:N4\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.223              -0.661 generador:N4\|n  " "   -0.223              -0.661 generador:N4\|n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700370005053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.157 " "Worst-case hold slack is -4.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.157              -7.589 vga:N3\|columns\[0\]  " "   -4.157              -7.589 vga:N3\|columns\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 generador:N4\|n  " "    0.342               0.000 generador:N4\|n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 generador:N4\|e  " "    0.343               0.000 generador:N4\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 relojLento:N2\|\\divisor:cuenta\[22\]  " "    0.344               0.000 relojLento:N2\|\\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.603               0.000 reloj:N1\|reloj_pixel  " "    0.603               0.000 reloj:N1\|reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.631               0.000 clk  " "    0.631               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700370005063 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700370005073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700370005083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.687 clk  " "   -3.000             -43.687 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -60.329 reloj:N1\|reloj_pixel  " "   -1.403             -60.329 reloj:N1\|reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 relojLento:N2\|\\divisor:cuenta\[22\]  " "   -1.403              -7.015 relojLento:N2\|\\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 generador:N4\|e  " "   -1.403              -5.612 generador:N4\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 generador:N4\|n  " "   -1.403              -5.612 generador:N4\|n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.988             -15.606 vga:N3\|columns\[0\]  " "   -0.988             -15.606 vga:N3\|columns\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370005093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700370005093 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700370005113 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700370005153 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700370006373 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N4\|generador_imagen~46  from: datac  to: combout " "Cell: N4\|generador_imagen~46  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700370006523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N4\|generador_imagen~56  from: datac  to: combout " "Cell: N4\|generador_imagen~56  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700370006523 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700370006523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700370006523 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700370006533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.909 " "Worst-case setup slack is -7.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.909             -22.745 vga:N3\|columns\[0\]  " "   -7.909             -22.745 vga:N3\|columns\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.900             -60.634 clk  " "   -3.900             -60.634 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.777            -130.453 reloj:N1\|reloj_pixel  " "   -3.777            -130.453 reloj:N1\|reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314              -0.955 relojLento:N2\|\\divisor:cuenta\[22\]  " "   -0.314              -0.955 relojLento:N2\|\\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193              -0.381 generador:N4\|e  " "   -0.193              -0.381 generador:N4\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115              -0.337 generador:N4\|n  " "   -0.115              -0.337 generador:N4\|n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700370006563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.653 " "Worst-case hold slack is -3.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.653              -6.656 vga:N3\|columns\[0\]  " "   -3.653              -6.656 vga:N3\|columns\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 generador:N4\|e  " "    0.307               0.000 generador:N4\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 generador:N4\|n  " "    0.308               0.000 generador:N4\|n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 relojLento:N2\|\\divisor:cuenta\[22\]  " "    0.308               0.000 relojLento:N2\|\\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 reloj:N1\|reloj_pixel  " "    0.564               0.000 reloj:N1\|reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582               0.000 clk  " "    0.582               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700370006573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700370006593 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700370006593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.687 clk  " "   -3.000             -43.687 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -60.329 reloj:N1\|reloj_pixel  " "   -1.403             -60.329 reloj:N1\|reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 relojLento:N2\|\\divisor:cuenta\[22\]  " "   -1.403              -7.015 relojLento:N2\|\\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 generador:N4\|e  " "   -1.403              -5.612 generador:N4\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 generador:N4\|n  " "   -1.403              -5.612 generador:N4\|n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.043             -13.642 vga:N3\|columns\[0\]  " "   -1.043             -13.642 vga:N3\|columns\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700370006613 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700370006633 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N4\|generador_imagen~46  from: datac  to: combout " "Cell: N4\|generador_imagen~46  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700370006913 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: N4\|generador_imagen~56  from: datac  to: combout " "Cell: N4\|generador_imagen~56  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700370006913 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700370006913 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700370006913 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700370006923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.076 " "Worst-case setup slack is -3.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.076              -8.731 vga:N3\|columns\[0\]  " "   -3.076              -8.731 vga:N3\|columns\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470             -41.763 reloj:N1\|reloj_pixel  " "   -1.470             -41.763 reloj:N1\|reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.437             -15.493 clk  " "   -1.437             -15.493 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 relojLento:N2\|\\divisor:cuenta\[22\]  " "    0.359               0.000 relojLento:N2\|\\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 generador:N4\|e  " "    0.421               0.000 generador:N4\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 generador:N4\|n  " "    0.475               0.000 generador:N4\|n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700370006933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.174 " "Worst-case hold slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174              -4.397 vga:N3\|columns\[0\]  " "   -2.174              -4.397 vga:N3\|columns\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 generador:N4\|n  " "    0.149               0.000 generador:N4\|n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 generador:N4\|e  " "    0.150               0.000 generador:N4\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 relojLento:N2\|\\divisor:cuenta\[22\]  " "    0.150               0.000 relojLento:N2\|\\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 reloj:N1\|reloj_pixel  " "    0.238               0.000 reloj:N1\|reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 clk  " "    0.241               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370006953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700370006953 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700370006963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700370006983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370007003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370007003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.927 clk  " "   -3.000             -32.927 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370007003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -43.000 reloj:N1\|reloj_pixel  " "   -1.000             -43.000 reloj:N1\|reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370007003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 relojLento:N2\|\\divisor:cuenta\[22\]  " "   -1.000              -5.000 relojLento:N2\|\\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370007003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 generador:N4\|e  " "   -1.000              -4.000 generador:N4\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370007003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 generador:N4\|n  " "   -1.000              -4.000 generador:N4\|n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370007003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.309              -2.374 vga:N3\|columns\[0\]  " "   -0.309              -2.374 vga:N3\|columns\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700370007003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700370007003 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700370008043 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700370008043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700370008153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 23:00:08 2023 " "Processing ended: Sat Nov 18 23:00:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700370008153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700370008153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700370008153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700370008153 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700370008853 ""}
