V3 35
FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/Adder1b.vhd 2023/05/11.13:33:02 P.20131013
EN work/Adder1b 1686151558 \
      FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/Adder1b.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/Adder1b/Behavioral 1686151559 \
      FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/Adder1b.vhd \
      EN work/Adder1b 1686151558
FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/Adder4bLogic.vhd 2023/05/09.11:03:05 P.20131013
EN work/Adder4bLogic 1686151560 \
      FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/Adder4bLogic.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/Adder4bLogic/Behavioral 1686151561 \
      FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/Adder4bLogic.vhd \
      EN work/Adder4bLogic 1686151560 CP Adder1b
FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/BIN2BCD.vhd 2023/06/07.08:44:20 P.20131013
EN work/BIN2BCD 1686151570 \
      FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/BIN2BCD.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PB ieee/NUMERIC_STD 1381692181
AR work/BIN2BCD/Behavioral 1686151571 \
      FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/BIN2BCD.vhd \
      EN work/BIN2BCD 1686151570
FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/Div4bLogic.vhd 2023/06/07.09:18:16 P.20131013
EN work/divider 1686151566 \
      FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/Div4bLogic.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/divider/Behavioral 1686151567 \
      FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/Div4bLogic.vhd \
      EN work/divider 1686151566
FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/Mult4bLogic.vhd 2023/05/11.17:28:46 P.20131013
EN work/Mult4bLogic 1686151564 \
      FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/Mult4bLogic.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/Mult4bLogic/Behavioral 1686151565 \
      FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/Mult4bLogic.vhd \
      EN work/Mult4bLogic 1686151564 CP Adder4bLogic
FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/Mux-Top.vhd 2023/06/07.09:25:11 P.20131013
EN work/Mux_Top 1686151574 \
      FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/Mux-Top.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/Mux_Top/Behavioral 1686151575 \
      FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/Mux-Top.vhd \
      EN work/Mux_Top 1686151574 CP Adder4bLogic CP Sub4bLogic CP Mult4blogic \
      CP divider CP MuxN CP BIN2BCD CP X7Seg
FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/MuxN.vhd 2023/06/05.10:03:58 P.20131013
EN work/MuxN 1686151568 \
      FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/MuxN.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/MuxN/Behavioral 1686151569 \
      FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/MuxN.vhd \
      EN work/MuxN 1686151568
FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/Sub4bLogic.vhd 2023/05/10.16:30:14 P.20131013
EN work/Sub4bLogic 1686151562 \
      FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/Sub4bLogic.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/Sub4bLogic/Behavioral 1686151563 \
      FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/Sub4bLogic.vhd \
      EN work/Sub4bLogic 1686151562 CP Adder1b
FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/X7Seg.vhd 2023/05/18.09:12:23 P.20131013
EN work/X7Seg 1686151572 \
      FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/X7Seg.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/X7Seg/Behavioral 1686151573 \
      FL C:/Users/David/Documents/LabsFPGADigital/LabFPGA5/Mux-Top/X7Seg.vhd \
      EN work/X7Seg 1686151572
