#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Mar  1 19:40:54 2023
# Process ID: 18484
# Current directory: C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent45296 C:\Users\alope\Documents\ECE_524\sp23-e524-lab4-mem-alopez099\hardware\fpga_memory\fpga_memory.xpr
# Log file: C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/vivado.log
# Journal file: C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory\vivado.jou
# Running On: Exelsior-GT-77, OS: Windows, CPU Frequency: 3700 MHz, CPU Physical cores: 12, Host memory: 34270 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/home/andy/fpga_memory' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/.Xilinx/Vivado/2022.2/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/home/andy/.Xilinx/Vivado/2022.2/xhub/board_store/xilinx_board_store'.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1144.570 ; gain = 327.566
update_compile_order -fileset sources_1
close [ open C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.srcs/sources_1/new/sign_magnitude_adder.v w ]
add_files C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.srcs/sources_1/new/sign_magnitude_adder.v
update_compile_order -fileset sources_1
file mkdir C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.srcs/sim_1/new/sign_magnitude_adder_tb.v w ]
add_files -fileset sim_1 C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.srcs/sim_1/new/sign_magnitude_adder_tb.v
update_compile_order -fileset sim_1
set_property top sign_magnitude_adder_tb [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sign_magnitude_adder_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sign_magnitude_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sign_magnitude_adder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.srcs/sources_1/new/sign_magnitude_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_magnitude_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.srcs/sim_1/new/sign_magnitude_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_magnitude_adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_magnitude_adder_tb_behav xil_defaultlib.sign_magnitude_adder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_magnitude_adder_tb_behav xil_defaultlib.sign_magnitude_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sign_magnitude_adder
Compiling module xil_defaultlib.sign_magnitude_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sign_magnitude_adder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sign_magnitude_adder_tb_behav -key {Behavioral:sim_1:Functional:sign_magnitude_adder_tb} -tclbatch {sign_magnitude_adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sign_magnitude_adder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
A B cin | S cout
------|--------
00000 00000 0 | 00000 0
00001 00000 0 | 00001 0
00010 00000 0 | 00010 0
00011 00000 0 | 00011 0
00100 00000 0 | 00100 0
00101 00000 0 | 00101 0
00110 00000 0 | 00110 0
00111 00000 0 | 00111 0
01000 00000 0 | 01000 0
01001 00000 0 | 01001 0
01010 00000 0 | 01010 0
01011 00000 0 | 01011 0
01100 00000 0 | 01100 0
01101 00000 0 | 01101 0
01110 00000 0 | 01110 0
01111 00000 0 | 01111 0
00000 00001 1 | 00010 0
00001 00001 1 | 00011 0
00010 00001 1 | 00100 0
00011 00001 1 | 00101 0
00100 00001 1 | 00110 0
00101 00001 1 | 00111 0
00110 00001 1 | 01000 0
00111 00001 1 | 01001 0
01000 00001 1 | 01010 0
01001 00001 1 | 01011 0
01010 00001 1 | 01100 0
01011 00001 1 | 01101 0
01100 00001 1 | 01110 0
01101 00001 1 | 01111 0
01110 00001 1 | 10000 1
01111 00001 1 | 10001 1
$finish called at time : 32 ns : File "C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.srcs/sim_1/new/sign_magnitude_adder_tb.v" Line 28
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sign_magnitude_adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1203.320 ; gain = 22.863
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sign_magnitude_adder_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sign_magnitude_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sign_magnitude_adder_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_magnitude_adder_tb_behav xil_defaultlib.sign_magnitude_adder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_magnitude_adder_tb_behav xil_defaultlib.sign_magnitude_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sign_magnitude_adder_tb_behav -key {Behavioral:sim_1:Functional:sign_magnitude_adder_tb} -tclbatch {sign_magnitude_adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sign_magnitude_adder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
A B cin | S cout
------|--------
00000 00000 0 | 00000 0
00001 00000 0 | 00001 0
00010 00000 0 | 00010 0
00011 00000 0 | 00011 0
00100 00000 0 | 00100 0
00101 00000 0 | 00101 0
00110 00000 0 | 00110 0
00111 00000 0 | 00111 0
01000 00000 0 | 01000 0
01001 00000 0 | 01001 0
01010 00000 0 | 01010 0
01011 00000 0 | 01011 0
01100 00000 0 | 01100 0
01101 00000 0 | 01101 0
01110 00000 0 | 01110 0
01111 00000 0 | 01111 0
00000 00001 1 | 00010 0
00001 00001 1 | 00011 0
00010 00001 1 | 00100 0
00011 00001 1 | 00101 0
00100 00001 1 | 00110 0
00101 00001 1 | 00111 0
00110 00001 1 | 01000 0
00111 00001 1 | 01001 0
01000 00001 1 | 01010 0
01001 00001 1 | 01011 0
01010 00001 1 | 01100 0
01011 00001 1 | 01101 0
01100 00001 1 | 01110 0
01101 00001 1 | 01111 0
01110 00001 1 | 10000 1
01111 00001 1 | 10001 1
$finish called at time : 32 ns : File "C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.srcs/sim_1/new/sign_magnitude_adder_tb.v" Line 28
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sign_magnitude_adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1218.598 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sign_magnitude_adder_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sign_magnitude_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sign_magnitude_adder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.srcs/sources_1/new/sign_magnitude_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_magnitude_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.srcs/sim_1/new/sign_magnitude_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_magnitude_adder_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_magnitude_adder_tb_behav xil_defaultlib.sign_magnitude_adder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_magnitude_adder_tb_behav xil_defaultlib.sign_magnitude_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sign_magnitude_adder
Compiling module xil_defaultlib.sign_magnitude_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sign_magnitude_adder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sign_magnitude_adder_tb_behav -key {Behavioral:sim_1:Functional:sign_magnitude_adder_tb} -tclbatch {sign_magnitude_adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sign_magnitude_adder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
A B cin | S cout
------|--------
00000 00000 0 | 00000 0
00001 00000 0 | 00001 0
00010 00000 0 | 00010 0
00011 00000 0 | 00011 0
00100 00000 0 | 00100 0
00101 00000 0 | 00101 0
00110 00000 0 | 00110 0
00111 00000 0 | 00111 0
01000 00000 0 | 01000 0
01001 00000 0 | 01001 0
01010 00000 0 | 01010 0
01011 00000 0 | 01011 0
01100 00000 0 | 01100 0
01101 00000 0 | 01101 0
01110 00000 0 | 01110 0
01111 00000 0 | 01111 0
00000 00001 1 | 00010 0
00001 00001 1 | 00011 0
00010 00001 1 | 00100 0
00011 00001 1 | 00101 0
00100 00001 1 | 00110 0
00101 00001 1 | 00111 0
00110 00001 1 | 01000 0
00111 00001 1 | 01001 0
01000 00001 1 | 01010 0
01001 00001 1 | 01011 0
01010 00001 1 | 01100 0
01011 00001 1 | 01101 0
01100 00001 1 | 01110 0
01101 00001 1 | 01111 0
01110 00001 1 | 10000 1
01111 00001 1 | 10001 1
$finish called at time : 32 ns : File "C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.srcs/sim_1/new/sign_magnitude_adder_tb.v" Line 28
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sign_magnitude_adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.531 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.srcs/utils_1/imports/synth_1/reg_file_4x8.dcp with file C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.runs/synth_1/true_rom_template.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sign_magnitude_adder_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sign_magnitude_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sign_magnitude_adder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.srcs/sources_1/new/sign_magnitude_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_magnitude_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.srcs/sim_1/new/sign_magnitude_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_magnitude_adder_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_magnitude_adder_tb_behav xil_defaultlib.sign_magnitude_adder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_magnitude_adder_tb_behav xil_defaultlib.sign_magnitude_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sign_magnitude_adder
Compiling module xil_defaultlib.sign_magnitude_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sign_magnitude_adder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sign_magnitude_adder_tb_behav -key {Behavioral:sim_1:Functional:sign_magnitude_adder_tb} -tclbatch {sign_magnitude_adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sign_magnitude_adder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
A B cin | S cout
------|--------
00000 00000 0 | 00000 0
00001 00000 0 | 00001 0
00010 00000 0 | 00010 0
00011 00000 0 | 00011 0
00100 00000 0 | 00100 0
00101 00000 0 | 00101 0
00110 00000 0 | 00110 0
00111 00000 0 | 00111 0
01000 00000 0 | 01000 0
01001 00000 0 | 01001 0
01010 00000 0 | 01010 0
01011 00000 0 | 01011 0
01100 00000 0 | 01100 0
01101 00000 0 | 01101 0
01110 00000 0 | 01110 0
01111 00000 0 | 01111 0
00000 00001 0 | 00001 0
00001 00001 0 | 00010 0
00010 00001 0 | 00011 0
00011 00001 0 | 00100 0
00100 00001 0 | 00101 0
00101 00001 0 | 00110 0
00110 00001 0 | 00111 0
00111 00001 0 | 01000 0
01000 00001 0 | 01001 0
01001 00001 0 | 01010 0
01010 00001 0 | 01011 0
01011 00001 0 | 01100 0
01100 00001 0 | 01101 0
01101 00001 0 | 01110 0
01110 00001 0 | 01111 0
01111 00001 0 | 10000 1
00000 00010 0 | 00010 0
00001 00010 0 | 00011 0
00010 00010 0 | 00100 0
00011 00010 0 | 00101 0
00100 00010 0 | 00110 0
00101 00010 0 | 00111 0
00110 00010 0 | 01000 0
00111 00010 0 | 01001 0
01000 00010 0 | 01010 0
01001 00010 0 | 01011 0
01010 00010 0 | 01100 0
01011 00010 0 | 01101 0
01100 00010 0 | 01110 0
01101 00010 0 | 01111 0
01110 00010 0 | 10000 1
01111 00010 0 | 10001 1
00000 00011 0 | 00011 0
00001 00011 0 | 00100 0
00010 00011 0 | 00101 0
00011 00011 0 | 00110 0
00100 00011 0 | 00111 0
00101 00011 0 | 01000 0
00110 00011 0 | 01001 0
00111 00011 0 | 01010 0
01000 00011 0 | 01011 0
01001 00011 0 | 01100 0
01010 00011 0 | 01101 0
01011 00011 0 | 01110 0
01100 00011 0 | 01111 0
01101 00011 0 | 10000 1
01110 00011 0 | 10001 1
01111 00011 0 | 10010 1
00000 00100 0 | 00100 0
00001 00100 0 | 00101 0
00010 00100 0 | 00110 0
00011 00100 0 | 00111 0
00100 00100 0 | 01000 0
00101 00100 0 | 01001 0
00110 00100 0 | 01010 0
00111 00100 0 | 01011 0
01000 00100 0 | 01100 0
01001 00100 0 | 01101 0
01010 00100 0 | 01110 0
01011 00100 0 | 01111 0
01100 00100 0 | 10000 1
01101 00100 0 | 10001 1
01110 00100 0 | 10010 1
01111 00100 0 | 10011 1
00000 00101 0 | 00101 0
00001 00101 0 | 00110 0
00010 00101 0 | 00111 0
00011 00101 0 | 01000 0
00100 00101 0 | 01001 0
00101 00101 0 | 01010 0
00110 00101 0 | 01011 0
00111 00101 0 | 01100 0
01000 00101 0 | 01101 0
01001 00101 0 | 01110 0
01010 00101 0 | 01111 0
01011 00101 0 | 10000 1
01100 00101 0 | 10001 1
01101 00101 0 | 10010 1
01110 00101 0 | 10011 1
01111 00101 0 | 10100 1
00000 00110 0 | 00110 0
00001 00110 0 | 00111 0
00010 00110 0 | 01000 0
00011 00110 0 | 01001 0
00100 00110 0 | 01010 0
00101 00110 0 | 01011 0
00110 00110 0 | 01100 0
00111 00110 0 | 01101 0
01000 00110 0 | 01110 0
01001 00110 0 | 01111 0
01010 00110 0 | 10000 1
01011 00110 0 | 10001 1
01100 00110 0 | 10010 1
01101 00110 0 | 10011 1
01110 00110 0 | 10100 1
01111 00110 0 | 10101 1
00000 00111 0 | 00111 0
00001 00111 0 | 01000 0
00010 00111 0 | 01001 0
00011 00111 0 | 01010 0
00100 00111 0 | 01011 0
00101 00111 0 | 01100 0
00110 00111 0 | 01101 0
00111 00111 0 | 01110 0
01000 00111 0 | 01111 0
01001 00111 0 | 10000 1
01010 00111 0 | 10001 1
01011 00111 0 | 10010 1
01100 00111 0 | 10011 1
01101 00111 0 | 10100 1
01110 00111 0 | 10101 1
01111 00111 0 | 10110 1
00000 01000 1 | 01001 0
00001 01000 1 | 01010 0
00010 01000 1 | 01011 0
00011 01000 1 | 01100 0
00100 01000 1 | 01101 0
00101 01000 1 | 01110 0
00110 01000 1 | 01111 0
00111 01000 1 | 10000 1
01000 01000 1 | 10001 1
01001 01000 1 | 10010 1
01010 01000 1 | 10011 1
01011 01000 1 | 10100 1
01100 01000 1 | 10101 1
01101 01000 1 | 10110 1
01110 01000 1 | 10111 1
01111 01000 1 | 11000 1
00000 01001 1 | 01010 0
00001 01001 1 | 01011 0
00010 01001 1 | 01100 0
00011 01001 1 | 01101 0
00100 01001 1 | 01110 0
00101 01001 1 | 01111 0
00110 01001 1 | 10000 1
00111 01001 1 | 10001 1
01000 01001 1 | 10010 1
01001 01001 1 | 10011 1
01010 01001 1 | 10100 1
01011 01001 1 | 10101 1
01100 01001 1 | 10110 1
01101 01001 1 | 10111 1
01110 01001 1 | 11000 1
01111 01001 1 | 11001 1
00000 01010 1 | 01011 0
00001 01010 1 | 01100 0
00010 01010 1 | 01101 0
00011 01010 1 | 01110 0
00100 01010 1 | 01111 0
00101 01010 1 | 10000 1
00110 01010 1 | 10001 1
00111 01010 1 | 10010 1
01000 01010 1 | 10011 1
01001 01010 1 | 10100 1
01010 01010 1 | 10101 1
01011 01010 1 | 10110 1
01100 01010 1 | 10111 1
01101 01010 1 | 11000 1
01110 01010 1 | 11001 1
01111 01010 1 | 11010 1
00000 01011 1 | 01100 0
00001 01011 1 | 01101 0
00010 01011 1 | 01110 0
00011 01011 1 | 01111 0
00100 01011 1 | 10000 1
00101 01011 1 | 10001 1
00110 01011 1 | 10010 1
00111 01011 1 | 10011 1
01000 01011 1 | 10100 1
01001 01011 1 | 10101 1
01010 01011 1 | 10110 1
01011 01011 1 | 10111 1
01100 01011 1 | 11000 1
01101 01011 1 | 11001 1
01110 01011 1 | 11010 1
01111 01011 1 | 11011 1
00000 01100 1 | 01101 0
00001 01100 1 | 01110 0
00010 01100 1 | 01111 0
00011 01100 1 | 10000 1
00100 01100 1 | 10001 1
00101 01100 1 | 10010 1
00110 01100 1 | 10011 1
00111 01100 1 | 10100 1
01000 01100 1 | 10101 1
01001 01100 1 | 10110 1
01010 01100 1 | 10111 1
01011 01100 1 | 11000 1
01100 01100 1 | 11001 1
01101 01100 1 | 11010 1
01110 01100 1 | 11011 1
01111 01100 1 | 11100 1
00000 01101 1 | 01110 0
00001 01101 1 | 01111 0
00010 01101 1 | 10000 1
00011 01101 1 | 10001 1
00100 01101 1 | 10010 1
00101 01101 1 | 10011 1
00110 01101 1 | 10100 1
00111 01101 1 | 10101 1
01000 01101 1 | 10110 1
01001 01101 1 | 10111 1
01010 01101 1 | 11000 1
01011 01101 1 | 11001 1
01100 01101 1 | 11010 1
01101 01101 1 | 11011 1
01110 01101 1 | 11100 1
01111 01101 1 | 11101 1
00000 01110 1 | 01111 0
00001 01110 1 | 10000 1
00010 01110 1 | 10001 1
00011 01110 1 | 10010 1
00100 01110 1 | 10011 1
00101 01110 1 | 10100 1
00110 01110 1 | 10101 1
00111 01110 1 | 10110 1
01000 01110 1 | 10111 1
01001 01110 1 | 11000 1
01010 01110 1 | 11001 1
01011 01110 1 | 11010 1
01100 01110 1 | 11011 1
01101 01110 1 | 11100 1
01110 01110 1 | 11101 1
01111 01110 1 | 11110 1
00000 01111 1 | 10000 1
00001 01111 1 | 10001 1
00010 01111 1 | 10010 1
00011 01111 1 | 10011 1
00100 01111 1 | 10100 1
00101 01111 1 | 10101 1
00110 01111 1 | 10110 1
00111 01111 1 | 10111 1
01000 01111 1 | 11000 1
01001 01111 1 | 11001 1
01010 01111 1 | 11010 1
01011 01111 1 | 11011 1
01100 01111 1 | 11100 1
01101 01111 1 | 11101 1
01110 01111 1 | 11110 1
01111 01111 1 | 11111 1
$finish called at time : 256 ns : File "C:/Users/alope/Documents/ECE_524/sp23-e524-lab4-mem-alopez099/hardware/fpga_memory/fpga_memory.srcs/sim_1/new/sign_magnitude_adder_tb.v" Line 28
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sign_magnitude_adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.531 ; gain = 0.000
