   1              	# 1 "../scr/startup_stm32f0xx.S"
   1              	/**
   0              	
   0              	
   0              	
   2              	  ******************************************************************************
   3              	  * @file      startup_stm32f0xx.s
   4              	  * @author    MCD Application Team
   5              	  * @version   V1.5.0
   6              	  * @date      05-December-2014
   7              	  * @brief     STM32F0xx Devices vector table for Atollic toolchain.
   8              	  *            This module performs:
   9              	  *                - Set the initial SP
  10              	  *                - Set the initial PC == Reset_Handler,
  11              	  *                - Set the vector table entries with the exceptions ISR address
  12              	  *                - Configure the system clock
  13              	  *                - Branches to main in the C library (which eventually
  14              	  *                  calls main()).
  15              	  *            After Reset the Cortex-M0 processor is in Thread mode,
  16              	  *            priority is Privileged, and the Stack is set to Main.
  17              	  ******************************************************************************
  18              	  * @attention
  19              	  *
  20              	  * <h2><center>&copy; COPYRIGHT 2014 STMicroelectronics</center></h2>
  21              	  *
  22              	  * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  23              	  * You may not use this file except in compliance with the License.
  24              	  * You may obtain a copy of the License at:
  25              	  *
  26              	  *        http://www.st.com/software_license_agreement_liberty_v2
  27              	  *
  28              	  * Unless required by applicable law or agreed to in writing, software 
  29              	  * distributed under the License is distributed on an "AS IS" BASIS, 
  30              	  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  31              	  * See the License for the specific language governing permissions and
  32              	  * limitations under the License.
  33              	  *
  34              	  ******************************************************************************
  35              	  */
  36              	
  37              	  .syntax unified
  38              	  .cpu cortex-m0
  39              	  .fpu softvfp
  40              	  .thumb
  41              	
  42              	.global g_pfnVectors
  43              	.global Default_Handler
  44              	
  45              	/* start address for the initialization values of the .data section.
  46              	defined in linker script */
  47 0000 00000000 	.word _sidata
  48              	/* start address for the .data section. defined in linker script */
  49 0004 00000000 	.word _sdata
  50              	/* end address for the .data section. defined in linker script */
  51 0008 00000000 	.word _edata
  52              	/* start address for the .bss section. defined in linker script */
  53 000c 00000000 	.word _sbss
  54              	/* end address for the .bss section. defined in linker script */
  55 0010 00000000 	.word _ebss
  56              	
  57              	  .section .text.Reset_Handler
  58              	  .weak Reset_Handler
  60              	Reset_Handler:
  61 0000 1348     	  ldr   r0, =_estack
  62 0002 8546     	  mov   sp, r0          /* set stack pointer */
  63              	
  64              	/*Check if boot space corresponds to test memory*/
  65              	 
  66 0004 1348     	    LDR R0,=0x00000004
  67 0006 0168     	    LDR R1, [R0]
  68 0008 090E     	    LSRS R1, R1, #24
  69 000a 134A     	    LDR R2,=0x1F
  70 000c 9142     	    CMP R1, R2
  71 000e 05D1     	    BNE ApplicationStart
  72              	
  73              	 /*SYSCFG clock enable*/
  74              	
  75 0010 1248     	    LDR R0,=0x40021018
  76 0012 1349     	    LDR R1,=0x00000001
  77 0014 0160     	    STR R1, [R0]
  78              	
  79              	/*Set CFGR1 register with flash memory remap at address 0*/
  80 0016 1348     	    LDR R0,=0x40010000
  81 0018 1349     	    LDR R1,=0x00000000
  82 001a 0160     	    STR R1, [R0]
  83              	
  84              	ApplicationStart:
  85              	/* Copy the data segment initializers from flash to SRAM */
  86 001c 0021     	  movs r1, #0
  87 001e 03E0     	  b LoopCopyDataInit
  88              	
  89              	CopyDataInit:
  90 0020 124B     	  ldr r3, =_sidata
  91 0022 5B58     	  ldr r3, [r3, r1]
  92 0024 4350     	  str r3, [r0, r1]
  93 0026 0431     	  adds r1, r1, #4
  94              	
  95              	LoopCopyDataInit:
  96 0028 1148     	  ldr r0, =_sdata
  97 002a 124B     	  ldr r3, =_edata
  98 002c 4218     	  adds r2, r0, r1
  99 002e 9A42     	  cmp r2, r3
 100 0030 F6D3     	  bcc CopyDataInit
 101 0032 114A     	  ldr r2, =_sbss
 102 0034 02E0     	  b LoopFillZerobss
 103              	/* Zero fill the bss segment. */
 104              	FillZerobss:
 105 0036 0023     	  movs r3, #0
 106 0038 1360     	  str  r3, [r2]
 107 003a 0432     	  adds r2, r2, #4
 108              	
 109              	
 110              	LoopFillZerobss:
 111 003c 0F4B     	  ldr r3, = _ebss
 112 003e 9A42     	  cmp r2, r3
 113 0040 F9D3     	  bcc FillZerobss
 114              	
 115              	/* Call the clock system intitialization function.*/
 116 0042 FFF7FEFF 	    bl  SystemInit
 117              	/* Call static constructors */
 118 0046 FFF7FEFF 	    bl __libc_init_array
 119              	/* Call the application's entry point.*/
 120 004a FFF7FEFF 	  bl main
 121              	  
 122              	LoopForever:
 123 004e FEE7     	    b LoopForever
 124              	
 125              	
 127              	
 128              	/**
 129              	 * @brief  This is the code that gets called when the processor receives an
 130              	 *         unexpected interrupt.  This simply enters an infinite loop, preserving
 131              	 *         the system state for examination by a debugger.
 132              	 *
 133              	 * @param  None
 134              	 * @retval : None
 135              	*/
 136              	    .section .text.Default_Handler,"ax",%progbits
 137              	Default_Handler:
 138              	Infinite_Loop:
 139 0000 FEE7     	  b Infinite_Loop
 141              	/******************************************************************************
 142              	*
 143              	* The minimal vector table for a Cortex M0.  Note that the proper constructs
 144              	* must be placed on this to ensure that it ends up at physical address
 145              	* 0x0000.0000.
 146              	*
 147              	******************************************************************************/
 148              	   .section .isr_vector,"a",%progbits
 151              	
 152              	
 153              	g_pfnVectors:
 154 0000 00000000 	  .word _estack
 155 0004 00000000 	  .word Reset_Handler
 156 0008 00000000 	  .word NMI_Handler
 157 000c 00000000 	  .word HardFault_Handler
 158 0010 00000000 	  .word 0
 159 0014 00000000 	  .word 0
 160 0018 00000000 	  .word 0
 161 001c 00000000 	  .word 0
 162 0020 00000000 	  .word 0
 163 0024 00000000 	  .word 0
 164 0028 00000000 	  .word 0
 165 002c 00000000 	  .word SVC_Handler
 166 0030 00000000 	  .word 0
 167 0034 00000000 	  .word 0
 168 0038 00000000 	  .word PendSV_Handler
 169 003c 00000000 	  .word SysTick_Handler
 170 0040 00000000 	  .word WWDG_IRQHandler
 171 0044 00000000 	  .word PVD_IRQHandler
 172 0048 00000000 	  .word RTC_IRQHandler
 173 004c 00000000 	  .word FLASH_IRQHandler
 174 0050 00000000 	  .word RCC_IRQHandler
 175 0054 00000000 	  .word EXTI0_1_IRQHandler
 176 0058 00000000 	  .word EXTI2_3_IRQHandler
 177 005c 00000000 	  .word EXTI4_15_IRQHandler
 178 0060 00000000 	  .word TS_IRQHandler
 179 0064 00000000 	  .word DMA1_Channel1_IRQHandler
 180 0068 00000000 	  .word DMA1_Channel2_3_IRQHandler
 181 006c 00000000 	  .word DMA1_Channel4_5_IRQHandler
 182 0070 00000000 	  .word ADC1_COMP_IRQHandler 
 183 0074 00000000 	  .word TIM1_BRK_UP_TRG_COM_IRQHandler
 184 0078 00000000 	  .word TIM1_CC_IRQHandler
 185 007c 00000000 	  .word TIM2_IRQHandler
 186 0080 00000000 	  .word TIM3_IRQHandler
 187 0084 00000000 	  .word TIM6_DAC_IRQHandler
 188 0088 00000000 	  .word 0  
 189 008c 00000000 	  .word TIM14_IRQHandler
 190 0090 00000000 	  .word TIM15_IRQHandler
 191 0094 00000000 	  .word TIM16_IRQHandler
 192 0098 00000000 	  .word TIM17_IRQHandler
 193 009c 00000000 	  .word I2C1_IRQHandler
 194 00a0 00000000 	  .word I2C2_IRQHandler
 195 00a4 00000000 	  .word SPI1_IRQHandler
 196 00a8 00000000 	  .word SPI2_IRQHandler
 197 00ac 00000000 	  .word USART1_IRQHandler
 198 00b0 00000000 	  .word USART2_IRQHandler
 199 00b4 00000000 	  .word 0
 200 00b8 00000000 	  .word CEC_IRQHandler
 201 00bc 00000000 	  .word 0
 202              	
 203              	/*******************************************************************************
 204              	*
 205              	* Provide weak aliases for each Exception handler to the Default_Handler.
 206              	* As they are weak aliases, any function with the same name will override
 207              	* this definition.
 208              	*
 209              	*******************************************************************************/
 210              	
 211              	  .weak NMI_Handler
 212              	  .thumb_set NMI_Handler,Default_Handler
 213              	
 214              	  .weak HardFault_Handler
 215              	  .thumb_set HardFault_Handler,Default_Handler
 216              	
 217              	  .weak SVC_Handler
 218              	  .thumb_set SVC_Handler,Default_Handler
 219              	
 220              	  .weak PendSV_Handler
 221              	  .thumb_set PendSV_Handler,Default_Handler
 222              	
 223              	  .weak SysTick_Handler
 224              	  .thumb_set SysTick_Handler,Default_Handler
 225              	
 226              	  .weak WWDG_IRQHandler
 227              	  .thumb_set WWDG_IRQHandler,Default_Handler
 228              	
 229              	  .weak PVD_IRQHandler
 230              	  .thumb_set PVD_IRQHandler,Default_Handler
 231              	  
 232              	  .weak RTC_IRQHandler
 233              	  .thumb_set RTC_IRQHandler,Default_Handler
 234              	  
 235              	  .weak FLASH_IRQHandler
 236              	  .thumb_set FLASH_IRQHandler,Default_Handler
 237              	  
 238              	  .weak RCC_IRQHandler
 239              	  .thumb_set RCC_IRQHandler,Default_Handler
 240              	  
 241              	  .weak EXTI0_1_IRQHandler
 242              	  .thumb_set EXTI0_1_IRQHandler,Default_Handler
 243              	  
 244              	  .weak EXTI2_3_IRQHandler
 245              	  .thumb_set EXTI2_3_IRQHandler,Default_Handler
 246              	  
 247              	  .weak EXTI4_15_IRQHandler
 248              	  .thumb_set EXTI4_15_IRQHandler,Default_Handler
 249              	  
 250              	  .weak TS_IRQHandler
 251              	  .thumb_set TS_IRQHandler,Default_Handler
 252              	  
 253              	  .weak DMA1_Channel1_IRQHandler
 254              	  .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
 255              	  
 256              	  .weak DMA1_Channel2_3_IRQHandler
 257              	  .thumb_set DMA1_Channel2_3_IRQHandler,Default_Handler
 258              	  
 259              	  .weak DMA1_Channel4_5_IRQHandler
 260              	  .thumb_set DMA1_Channel4_5_IRQHandler,Default_Handler
 261              	  
 262              	  .weak ADC1_COMP_IRQHandler
 263              	  .thumb_set ADC1_COMP_IRQHandler,Default_Handler
 264              	   
 265              	  .weak TIM1_BRK_UP_TRG_COM_IRQHandler
 266              	  .thumb_set TIM1_BRK_UP_TRG_COM_IRQHandler,Default_Handler
 267              	  
 268              	  .weak TIM1_CC_IRQHandler
 269              	  .thumb_set TIM1_CC_IRQHandler,Default_Handler
 270              	  
 271              	  .weak TIM2_IRQHandler
 272              	  .thumb_set TIM2_IRQHandler,Default_Handler
 273              	  
 274              	  .weak TIM3_IRQHandler
 275              	  .thumb_set TIM3_IRQHandler,Default_Handler
 276              	  
 277              	  .weak TIM6_DAC_IRQHandler
 278              	  .thumb_set TIM6_DAC_IRQHandler,Default_Handler
 279              	  
 280              	  .weak TIM14_IRQHandler
 281              	  .thumb_set TIM14_IRQHandler,Default_Handler
 282              	  
 283              	  .weak TIM15_IRQHandler
 284              	  .thumb_set TIM15_IRQHandler,Default_Handler
 285              	  
 286              	  .weak TIM16_IRQHandler
 287              	  .thumb_set TIM16_IRQHandler,Default_Handler
 288              	  
 289              	  .weak TIM17_IRQHandler
 290              	  .thumb_set TIM17_IRQHandler,Default_Handler
 291              	  
 292              	  .weak I2C1_IRQHandler
 293              	  .thumb_set I2C1_IRQHandler,Default_Handler
 294              	  
 295              	  .weak I2C2_IRQHandler
 296              	  .thumb_set I2C2_IRQHandler,Default_Handler
 297              	  
 298              	  .weak SPI1_IRQHandler
 299              	  .thumb_set SPI1_IRQHandler,Default_Handler
 300              	  
 301              	  .weak SPI2_IRQHandler
 302              	  .thumb_set SPI2_IRQHandler,Default_Handler
 303              	  
 304              	  .weak USART1_IRQHandler
 305              	  .thumb_set USART1_IRQHandler,Default_Handler
 306              	  
 307              	  .weak USART2_IRQHandler
 308              	  .thumb_set USART2_IRQHandler,Default_Handler
 309              	  
 310              	  .weak CEC_IRQHandler
 311              	  .thumb_set CEC_IRQHandler,Default_Handler
DEFINED SYMBOLS
../scr/startup_stm32f0xx.S:153    .isr_vector:00000000 g_pfnVectors
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 Default_Handler
../scr/startup_stm32f0xx.S:60     .text.Reset_Handler:00000000 Reset_Handler
../scr/startup_stm32f0xx.S:61     .text.Reset_Handler:00000000 $t
../scr/startup_stm32f0xx.S:84     .text.Reset_Handler:0000001c ApplicationStart
../scr/startup_stm32f0xx.S:95     .text.Reset_Handler:00000028 LoopCopyDataInit
../scr/startup_stm32f0xx.S:89     .text.Reset_Handler:00000020 CopyDataInit
../scr/startup_stm32f0xx.S:110    .text.Reset_Handler:0000003c LoopFillZerobss
../scr/startup_stm32f0xx.S:104    .text.Reset_Handler:00000036 FillZerobss
../scr/startup_stm32f0xx.S:122    .text.Reset_Handler:0000004e LoopForever
../scr/startup_stm32f0xx.S:138    .text.Default_Handler:00000000 Infinite_Loop
../scr/startup_stm32f0xx.S:139    .text.Default_Handler:00000000 $t
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 NMI_Handler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 HardFault_Handler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 SVC_Handler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 PendSV_Handler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 SysTick_Handler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 WWDG_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 PVD_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 RTC_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 FLASH_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 RCC_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 EXTI0_1_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 EXTI2_3_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 EXTI4_15_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 TS_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 DMA1_Channel1_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 DMA1_Channel2_3_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 DMA1_Channel4_5_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 ADC1_COMP_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 TIM1_BRK_UP_TRG_COM_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 TIM1_CC_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 TIM2_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 TIM3_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 TIM6_DAC_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 TIM14_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 TIM15_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 TIM16_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 TIM17_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 I2C1_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 I2C2_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 SPI1_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 SPI2_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 USART1_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 USART2_IRQHandler
../scr/startup_stm32f0xx.S:137    .text.Default_Handler:00000000 CEC_IRQHandler
../scr/startup_stm32f0xx.S:136    .text.Reset_Handler:00000050 $d
                   .debug_aranges:0000000c $d

UNDEFINED SYMBOLS
_sidata
_sdata
_edata
_sbss
_ebss
_estack
SystemInit
__libc_init_array
main
