module top_module (
    input in1,
    input in2,
    output out);
    
    wire s;
    assign s=~in2;
    
    assign out=in1&s;

endmodule
