 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : UART_TX
Version: K-2015.06
Date   : Tue Sep  5 20:32:13 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: current_state_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Counter_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg_0_/CK (SDFFRX2M)       0.00       0.00 r
  current_state_reg_0_/Q (SDFFRX2M)        0.76       0.76 f
  U43/Y (NOR2X4M)                          0.71       1.47 r
  U48/Y (NAND2X3M)                         0.93       2.40 f
  U60/Y (OAI21X2M)                         1.07       3.47 r
  U70/Y (AOI2B1X1M)                        0.49       3.96 f
  U69/Y (OAI32X2M)                         0.58       4.54 r
  Counter_reg_2_/D (SDFFRX2M)              0.00       4.54 r
  data arrival time                                   4.54

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  Counter_reg_2_/CK (SDFFRX2M)             0.00      99.75 r
  library setup time                      -0.43      99.32
  data required time                                 99.32
  -----------------------------------------------------------
  data required time                                 99.32
  data arrival time                                  -4.54
  -----------------------------------------------------------
  slack (MET)                                        94.78


  Startpoint: current_state_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Counter_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg_0_/CK (SDFFRX2M)       0.00       0.00 r
  current_state_reg_0_/Q (SDFFRX2M)        0.76       0.76 f
  U43/Y (NOR2X4M)                          0.71       1.47 r
  U48/Y (NAND2X3M)                         0.93       2.40 f
  U60/Y (OAI21X2M)                         1.07       3.47 r
  U78/Y (INVX2M)                           0.36       3.83 f
  U77/Y (OAI32X2M)                         0.51       4.35 r
  Counter_reg_1_/D (SDFFRX2M)              0.00       4.35 r
  data arrival time                                   4.35

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  Counter_reg_1_/CK (SDFFRX2M)             0.00      99.75 r
  library setup time                      -0.43      99.32
  data required time                                 99.32
  -----------------------------------------------------------
  data required time                                 99.32
  data arrival time                                  -4.35
  -----------------------------------------------------------
  slack (MET)                                        94.98


  Startpoint: current_state_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Counter_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg_0_/CK (SDFFRX2M)       0.00       0.00 r
  current_state_reg_0_/Q (SDFFRX2M)        0.76       0.76 f
  U43/Y (NOR2X4M)                          0.71       1.47 r
  U48/Y (NAND2X3M)                         0.93       2.40 f
  U46/Y (OAI32X2M)                         1.01       3.41 r
  Counter_reg_3_/D (SDFFRX2M)              0.00       3.41 r
  data arrival time                                   3.41

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  Counter_reg_3_/CK (SDFFRX2M)             0.00      99.75 r
  library setup time                      -0.43      99.32
  data required time                                 99.32
  -----------------------------------------------------------
  data required time                                 99.32
  data arrival time                                  -3.41
  -----------------------------------------------------------
  slack (MET)                                        95.91


  Startpoint: current_state_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Counter_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg_0_/CK (SDFFRX2M)       0.00       0.00 r
  current_state_reg_0_/Q (SDFFRX2M)        0.76       0.76 f
  U43/Y (NOR2X4M)                          0.71       1.47 r
  U48/Y (NAND2X3M)                         0.93       2.40 f
  U72/Y (OAI22X1M)                         0.95       3.35 r
  Counter_reg_0_/D (SDFFRX4M)              0.00       3.35 r
  data arrival time                                   3.35

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  Counter_reg_0_/CK (SDFFRX4M)             0.00      99.75 r
  library setup time                      -0.37      99.38
  data required time                                 99.38
  -----------------------------------------------------------
  data required time                                 99.38
  data arrival time                                  -3.35
  -----------------------------------------------------------
  slack (MET)                                        96.04


  Startpoint: current_state_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: current_state_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg_1_/CK (SDFFRX4M)       0.00       0.00 r
  current_state_reg_1_/QN (SDFFRX4M)       0.80       0.80 r
  U68/Y (NAND2X12M)                        0.66       1.46 f
  U71/Y (NAND2BX2M)                        0.92       2.38 f
  U73/Y (NAND2X2M)                         0.47       2.85 r
  current_state_reg_0_/D (SDFFRX2M)        0.00       2.85 r
  data arrival time                                   2.85

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  current_state_reg_0_/CK (SDFFRX2M)       0.00      99.75 r
  library setup time                      -0.33      99.42
  data required time                                 99.42
  -----------------------------------------------------------
  data required time                                 99.42
  data arrival time                                  -2.85
  -----------------------------------------------------------
  slack (MET)                                        96.56


  Startpoint: Counter_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: current_state_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Counter_reg_2_/CK (SDFFRX2M)             0.00       0.00 r
  Counter_reg_2_/Q (SDFFRX2M)              0.76       0.76 f
  U76/Y (NOR2X2M)                          0.51       1.27 r
  U75/Y (NAND4X2M)                         0.45       1.72 f
  U49/Y (AO22XLM)                          0.74       2.47 f
  current_state_reg_1_/D (SDFFRX4M)        0.00       2.47 f
  data arrival time                                   2.47

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  current_state_reg_1_/CK (SDFFRX4M)       0.00      99.75 r
  library setup time                      -0.39      99.36
  data required time                                 99.36
  -----------------------------------------------------------
  data required time                                 99.36
  data arrival time                                  -2.47
  -----------------------------------------------------------
  slack (MET)                                        96.89


  Startpoint: Counter_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Counter_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Counter_reg_1_/CK (SDFFRX2M)             0.00       0.00 r
  Counter_reg_1_/QN (SDFFRX2M)             0.95       0.95 r
  U79/Y (DLY1X1M)                          0.89       1.84 r
  Counter_reg_2_/SI (SDFFRX2M)             0.00       1.84 r
  data arrival time                                   1.84

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  Counter_reg_2_/CK (SDFFRX2M)             0.00      99.75 r
  library setup time                      -0.43      99.32
  data required time                                 99.32
  -----------------------------------------------------------
  data required time                                 99.32
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                        97.48


  Startpoint: Counter_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Counter_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Counter_reg_2_/CK (SDFFRX2M)             0.00       0.00 r
  Counter_reg_2_/QN (SDFFRX2M)             0.96       0.96 r
  Counter_reg_3_/SI (SDFFRX2M)             0.00       0.96 r
  data arrival time                                   0.96

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  Counter_reg_3_/CK (SDFFRX2M)             0.00      99.75 r
  library setup time                      -0.44      99.31
  data required time                                 99.31
  -----------------------------------------------------------
  data required time                                 99.31
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                        98.35


  Startpoint: Counter_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: current_state_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Counter_reg_3_/CK (SDFFRX2M)             0.00       0.00 r
  Counter_reg_3_/Q (SDFFRX2M)              0.75       0.75 f
  current_state_reg_0_/SI (SDFFRX2M)       0.00       0.75 f
  data arrival time                                   0.75

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  current_state_reg_0_/CK (SDFFRX2M)       0.00      99.75 r
  library setup time                      -0.65      99.10
  data required time                                 99.10
  -----------------------------------------------------------
  data required time                                 99.10
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                        98.35


  Startpoint: Counter_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Counter_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Counter_reg_0_/CK (SDFFRX4M)             0.00       0.00 r
  Counter_reg_0_/QN (SDFFRX4M)             0.56       0.56 f
  Counter_reg_1_/SI (SDFFRX2M)             0.00       0.56 f
  data arrival time                                   0.56

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  Counter_reg_1_/CK (SDFFRX2M)             0.00      99.75 r
  library setup time                      -0.64      99.11
  data required time                                 99.11
  -----------------------------------------------------------
  data required time                                 99.11
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                        98.56


  Startpoint: current_state_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: current_state_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg_0_/CK (SDFFRX2M)       0.00       0.00 r
  current_state_reg_0_/QN (SDFFRX2M)       0.50       0.50 f
  current_state_reg_1_/SI (SDFFRX4M)       0.00       0.50 f
  data arrival time                                   0.50

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  current_state_reg_1_/CK (SDFFRX4M)       0.00      99.75 r
  library setup time                      -0.63      99.12
  data required time                                 99.12
  -----------------------------------------------------------
  data required time                                 99.12
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                        98.61


  Startpoint: P_DATA[6] (input port clocked by CLK)
  Endpoint: TX_OUT (output port clocked by CLK)
  Path Group: INOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  P_DATA[6] (in)                           0.34      30.34 r
  U63/Y (CLKXOR2X2M)                       0.60      30.93 f
  U66/Y (XOR3XLM)                          0.72      31.65 r
  U64/Y (XOR3XLM)                          0.93      32.59 r
  U62/Y (AOI21X2M)                         0.38      32.96 f
  U47/Y (AOI211X2M)                        0.80      33.77 r
  U45/Y (MX2X2M)                           0.48      34.25 r
  U59/Y (INVX8M)                           0.48      34.73 f
  TX_OUT (out)                             0.00      34.73 f
  data arrival time                                  34.73

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                 -34.73
  -----------------------------------------------------------
  slack (MET)                                        35.02


  Startpoint: DATA_VALID (input port clocked by CLK)
  Endpoint: Counter_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  DATA_VALID (in)                          0.11      30.11 f
  U71/Y (NAND2BX2M)                        0.79      30.90 r
  U60/Y (OAI21X2M)                         0.65      31.54 f
  U70/Y (AOI2B1X1M)                        0.76      32.31 r
  U69/Y (OAI32X2M)                         0.40      32.71 f
  Counter_reg_2_/D (SDFFRX2M)              0.00      32.71 f
  data arrival time                                  32.71

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  Counter_reg_2_/CK (SDFFRX2M)             0.00      99.75 r
  library setup time                      -0.53      99.22
  data required time                                 99.22
  -----------------------------------------------------------
  data required time                                 99.22
  data arrival time                                 -32.71
  -----------------------------------------------------------
  slack (MET)                                        66.51


  Startpoint: DATA_VALID (input port clocked by CLK)
  Endpoint: Counter_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  DATA_VALID (in)                          0.18      30.18 r
  U71/Y (NAND2BX2M)                        0.70      30.88 f
  U60/Y (OAI21X2M)                         0.68      31.56 r
  U78/Y (INVX2M)                           0.36      31.92 f
  U77/Y (OAI32X2M)                         0.51      32.44 r
  Counter_reg_1_/D (SDFFRX2M)              0.00      32.44 r
  data arrival time                                  32.44

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  Counter_reg_1_/CK (SDFFRX2M)             0.00      99.75 r
  library setup time                      -0.43      99.32
  data required time                                 99.32
  -----------------------------------------------------------
  data required time                                 99.32
  data arrival time                                 -32.44
  -----------------------------------------------------------
  slack (MET)                                        66.89


  Startpoint: PAR_EN (input port clocked by CLK)
  Endpoint: current_state_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  PAR_EN (in)                              0.29      30.29 f
  U76/Y (NOR2X2M)                          0.53      30.81 r
  U75/Y (NAND4X2M)                         0.45      31.27 f
  U49/Y (AO22XLM)                          0.74      32.01 f
  current_state_reg_1_/D (SDFFRX4M)        0.00      32.01 f
  data arrival time                                  32.01

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  current_state_reg_1_/CK (SDFFRX4M)       0.00      99.75 r
  library setup time                      -0.39      99.36
  data required time                                 99.36
  -----------------------------------------------------------
  data required time                                 99.36
  data arrival time                                 -32.01
  -----------------------------------------------------------
  slack (MET)                                        67.35


  Startpoint: DATA_VALID (input port clocked by CLK)
  Endpoint: Counter_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  DATA_VALID (in)                          0.18      30.18 r
  U71/Y (NAND2BX2M)                        0.70      30.88 f
  U72/Y (OAI22X1M)                         0.84      31.72 r
  Counter_reg_0_/D (SDFFRX4M)              0.00      31.72 r
  data arrival time                                  31.72

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  Counter_reg_0_/CK (SDFFRX4M)             0.00      99.75 r
  library setup time                      -0.37      99.38
  data required time                                 99.38
  -----------------------------------------------------------
  data required time                                 99.38
  data arrival time                                 -31.72
  -----------------------------------------------------------
  slack (MET)                                        67.66


  Startpoint: DATA_VALID (input port clocked by CLK)
  Endpoint: Counter_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  DATA_VALID (in)                          0.18      30.18 r
  U71/Y (NAND2BX2M)                        0.70      30.88 f
  U46/Y (OAI32X2M)                         0.63      31.51 r
  Counter_reg_3_/D (SDFFRX2M)              0.00      31.51 r
  data arrival time                                  31.51

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  Counter_reg_3_/CK (SDFFRX2M)             0.00      99.75 r
  library setup time                      -0.43      99.32
  data required time                                 99.32
  -----------------------------------------------------------
  data required time                                 99.32
  data arrival time                                 -31.51
  -----------------------------------------------------------
  slack (MET)                                        67.81


  Startpoint: DATA_VALID (input port clocked by CLK)
  Endpoint: current_state_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  DATA_VALID (in)                          0.11      30.11 f
  U71/Y (NAND2BX2M)                        0.79      30.90 r
  U73/Y (NAND2X2M)                         0.42      31.32 f
  current_state_reg_0_/D (SDFFRX2M)        0.00      31.32 f
  data arrival time                                  31.32

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  current_state_reg_0_/CK (SDFFRX2M)       0.00      99.75 r
  library setup time                      -0.53      99.22
  data required time                                 99.22
  -----------------------------------------------------------
  data required time                                 99.22
  data arrival time                                 -31.32
  -----------------------------------------------------------
  slack (MET)                                        67.90


  Startpoint: Counter_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: TX_OUT (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Counter_reg_0_/CK (SDFFRX4M)             0.00       0.00 r
  Counter_reg_0_/Q (SDFFRX4M)              0.92       0.92 r
  U51/Y (MX4XLM)                           0.85       1.77 f
  U61/Y (MX2X2M)                           0.49       2.26 f
  U47/Y (AOI211X2M)                        0.76       3.02 r
  U45/Y (MX2X2M)                           0.48       3.51 r
  U59/Y (INVX8M)                           0.48       3.99 f
  TX_OUT (out)                             0.00       3.99 f
  data arrival time                                   3.99

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                  -3.99
  -----------------------------------------------------------
  slack (MET)                                        65.76


  Startpoint: current_state_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Busy (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg_1_/CK (SDFFRX4M)       0.00       0.00 r
  current_state_reg_1_/QN (SDFFRX4M)       0.80       0.80 r
  U68/Y (NAND2X12M)                        0.66       1.46 f
  Busy (out)                               0.00       1.46 f
  data arrival time                                   1.46

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                  -1.46
  -----------------------------------------------------------
  slack (MET)                                        68.29


1
