$date
	Tue Oct  3 11:45:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module lab1_q1_tb $end
$var wire 1 ! out $end
$var reg 1 " v1 $end
$var reg 1 # v2 $end
$var reg 1 $ v3 $end
$scope module obj $end
$var wire 1 " v1 $end
$var wire 1 # v2 $end
$var wire 1 $ v3 $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
x!
$end
#10
0!
0$
0#
0"
#20
1$
#30
0$
1#
#40
0#
1"
#50
1!
1$
1#
0"
#60
0$
1"
#70
1$
0"
#80
0#
1"
#90
1#
#100
