 
                              IC Compiler II (TM)

             Version T-2022.03-SP4 for linux64 - Aug 31, 2022 -SLE

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Loading user preference file /home1/PD07/AMuthuKKumar/.synopsys_icc2_gui/preferences.tcl
Warning: Cannot use command line editor for terminal type 'xterm-256color'. (CLE-100)
####################### Welcome to MUTHUKKUMAR A Major Project ##########################
########################### MACRO Creation ###################
####################### Regular flow from RTL to GDSII #######################
################### source the file setup.tcl############################
source -echo ../scripts/setup.tcl
set TECH_FILE     "../../../ref/tech/saed32nm_1p9m.tf"
set REFLIB        "../../../ref/CLIBs"
set REFERENCE_LIBRARY [join "
    $REFLIB/saed32_hvt.ndm
    $REFLIB/saed32_lvt.ndm
    $REFLIB/saed32_rvt.ndm
"]../../../ref/CLIBs/saed32_hvt.ndm ../../../ref/CLIBs/saed32_lvt.ndm ../../../ref/CLIBs/saed32_rvt.ndm
##########################create a design library ################################
Create_lib -technology $TECH_FILE -ref_libs $REFERENCE_LIBRARY Load_Unit.dlib
Information: Loading technology file '/home1/PD07/AMuthuKKumar/VLSI_PD/Project/Macro/ref/tech/saed32nm_1p9m.tf' (FILE-007)
{Load_Unit.dlib}
read_verilog ../Inputs/LU.v
Loading verilog file '/home1/PD07/AMuthuKKumar/VLSI_PD/Project/Macro/LU_Macro/pnr_flow/Inputs/LU.v'
Information: Reading Verilog into new design 'msrv32_lu' in library 'Load_Unit.dlib'. (VR-012)
Number of modules read: 1
Top level ports: 71
Total ports in all modules: 71
Total nets in all modules: 137
Total instances in all modules: 98
Elapsed = 00:00:01.89, CPU = 00:00:00.01
1
icc2_shell> link_block
Using libraries: Load_Unit.dlib saed32_hvt saed32_lvt saed32_rvt
Linking block Load_Unit.dlib:msrv32_lu.design
Information: User units loaded from library 'saed32_hvt|saed32_hvt_std' (LNK-040)
Design 'msrv32_lu' was successfully linked.
1
icc2_shell> 
current_design
{Load_Unit.dlib:msrv32_lu.design}
###################### RC parasitic model ##########################
read_parasitic_tech -layermap ../../../ref/tech/saed32nm_tf_itf_tluplus.map -tlup ../../../ref/tech/saed32nm_1p9m_Cmax.lv.nxtgrd -name maxTLU
1
read_parasitic_tech -layermap ../../../ref/tech/saed32nm_tf_itf_tluplus.map -tlup ../../../ref/tech/saed32nm_1p9m_Cmin.lv.nxtgrd -name minTLU
1
report_lib -parasitic_tech Load_Unit.dlib
****************************************
Report : library
Library: Load_Unit.dlib
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:42:40 2025
****************************************

Full name: /home1/PD07/AMuthuKKumar/VLSI_PD/Project/Macro/LU_Macro/pnr_flow/work/Load_Unit.dlib:Load_Unit.dlib
File name: /home1/PD07/AMuthuKKumar/VLSI_PD/Project/Macro/LU_Macro/pnr_flow/work/Load_Unit.dlib
Design count: 1
No timing data.


Parasitic tech data:
----------------------------------------
 Parasitic tech name:            maxTLU
 Parasitic itf technology name:  saed32nm_1p9m_Cmax
 Parasitic tech type:            TLUPLUS
 Parasitic source file name:     ../../../ref/tech/saed32nm_1p9m_Cmax.lv.nxtgrd
 Parasitic canonical file name:  /home1/PD07/AMuthuKKumar/VLSI_PD/Project/Macro/ref/tech/saed32nm_1p9m_Cmax.lv.nxtgrd

----------------------------------------
 Parasitic tech name:            minTLU
 Parasitic itf technology name:  saed32nm_1p9m_Cmin
 Parasitic tech type:            TLUPLUS
 Parasitic source file name:     ../../../ref/tech/saed32nm_1p9m_Cmin.lv.nxtgrd
 Parasitic canonical file name:  /home1/PD07/AMuthuKKumar/VLSI_PD/Project/Macro/ref/tech/saed32nm_1p9m_Cmin.lv.nxtgrd




1
create_clock -name clock -period 5 [get_ports clk_in]
{clock}
get_site_defs
{unit}
set_attribute [get_site_defs unit] symmetry Y
{unit}
set_attribute [get_site_defs unit] is_default true
{unit}
##################### Layer directions ############################
set_attribute [get_layers {M1 M3 M5 M7 M9}] routing_direction horizontal
Information: The design specific attribute override for layer 'M1' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M3' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M5' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M7' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M9' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
{M1 M3 M5 M7 M9}
set_attribute [get_layers {M2 M4 M6 M8}] routing_direction vertical
Information: The design specific attribute override for layer 'M2' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M4' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M6' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M8' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
{M2 M4 M6 M8}
get_attribute [get_layers M?] routing_direction
Information: The returned value for layer 'M1' is the design specific attribute override defined within the current block 'msrv32_lu'. (ATTR-11)
Information: The returned value for layer 'M2' is the design specific attribute override defined within the current block 'msrv32_lu'. (ATTR-11)
Information: The returned value for layer 'M3' is the design specific attribute override defined within the current block 'msrv32_lu'. (ATTR-11)
Information: The returned value for layer 'M4' is the design specific attribute override defined within the current block 'msrv32_lu'. (ATTR-11)
Information: The returned value for layer 'M5' is the design specific attribute override defined within the current block 'msrv32_lu'. (ATTR-11)
Information: The returned value for layer 'M6' is the design specific attribute override defined within the current block 'msrv32_lu'. (ATTR-11)
Information: The returned value for layer 'M7' is the design specific attribute override defined within the current block 'msrv32_lu'. (ATTR-11)
Information: The returned value for layer 'M8' is the design specific attribute override defined within the current block 'msrv32_lu'. (ATTR-11)
Information: The returned value for layer 'M9' is the design specific attribute override defined within the current block 'msrv32_lu'. (ATTR-11)
horizontal vertical horizontal vertical horizontal vertical horizontal vertical horizontal
report_ignored_layers
****************************************
Report : Ignored Layers
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:42:55 2025
****************************************
Layer Attribute                 Value
--------------------------------------------------------------------------------
Min Routing Layer               (none given)
Max Routing Layer               (none given)
RC Estimation Ignored Layers    (none given)
1
set_ignored_layers -max_routing_layer M6
Information: The command 'set_ignored_layers' cleared the undo history. (UNDO-016)
1
report_ignored_layers
****************************************
Report : Ignored Layers
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:42:55 2025
****************************************
Layer Attribute                 Value
--------------------------------------------------------------------------------
Min Routing Layer               (none given)
Max Routing Layer               M6
RC Estimation Ignored Layers    M7 M8 M9 MRDL 
1
######################### UPF (unified power format)#############################load_upf ../Inputs/LU.upf
Information: Loading UPF file '/home1/PD07/AMuthuKKumar/VLSI_PD/Project/Macro/LU_Macro/pnr_flow/Inputs/LU.upf' (FILE-007)
create_supply_net VDD
create_supply_net VSS
create_supply_set ss_main -function {power VDD} -function {ground VSS}
create_power_domain LU_TOP  -supply {primary ss_main}
create_supply_port VDD -domain LU_TOP -direction in
create_supply_port VSS -domain LU_TOP -direction in
connect_supply_net VDD -ports VDD
connect_supply_net VSS -ports VSS
set_design_attributes -elements {.} -attribute correlated_supply_group {*}
add_power_state -supply ss_main -state ON  { -supply_expr { power == {FULL_ON 0.95 0.95 1.16} && ground == {FULL_ON 0.0} } }
create_power_state_group PST
add_power_state -group PST \
        -state RUN   {-logic_expr { ss_main==ON }}
1
commit_upf
Information: Related supplies are not explicitly specified on 71 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
1
check_mv_design
****************************************
Report : check_mv_design
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:43:03 2025
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
set corner default
default
set_process_number 0.99 -corner default
1
set_temperature 125 -corner default
1
set_voltage 0.95 -object_list VDD -corner default
1
set_voltage 0 -object_list VSS -corner default
1
current_mode
{default}
current_corner
{default}
set_scenario_status default -active true -setup true -hold true -max_transition true -max_capacitance true -min_capacitance true -leakage_power true  \
-dynamic_power true
Scenario default (mode default corner default) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
1
report_scenarios
****************************************
Report : scenario
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:43:13 2025
****************************************

                                                                     Leakage  Dynamic                              Cell  Signal
Name            Mode            Corner          Active  Setup  Hold  Power    Power    Max_tran  Max_cap  Min_cap  EM    EM
-------------------------------------------------------------------------------------------------------------------------------
default         default         default         true    true   true  true     true     true      true     true     false false

1
report_parasitic_parameters



Corner: default

library =  
1
set_parasitic_parameters -corners default -early_spec minTLU -late_spec maxTLU
1
report_pvt
Information: Timer using 1 threads
Warning: Corner default:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 98 cells affected for early, 98 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
****************************************
Report : pvt
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:43:13 2025
****************************************

--------------------------------------------------------------------------------
Warning: Corner default:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 98 cells affected for early, 98 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
--------------------------------------------------------------------------------

Warning: Mismatched process label in corner default. (PVT-023)
Library has 8 panes
Entry 80:
  Lib: saed32_lvt|saed32_lvt_std
  Pane: 1
* Process Label:  specified: (none)        effective: slow        
  Process Number: specified: 0.99          effective: 0.99        
  Rail 0 (default) Voltage: specified: --            dynamic: --            effective: 0.95          static: 0.95        
  Rail 1 (VDD) Voltage: specified: 0.95          dynamic: --            effective: 0.95          static: 0.95        
  Rail 2 (VDDG) Voltage: specified: --            dynamic: --            effective: 0.95          static: 0.95        
  Rail 3 (VSS) Voltage: specified: 0.00          dynamic: --            effective: 0.00          static: 0.00        
  Temperature:    specified: 125.00        effective: 125.00      
  Primary rail: 1  Secondary rail: --  N-bias rail: --  P-bias rail: --
  early cell refs: 98       port refs: 0     driving_cell refs: 0     lib refs: 0   
  late  cell refs: 98       port refs: 0     driving_cell refs: 0     lib refs: 0   



1
########################### Floor planining #############################
initialize_floorplan -core_utilization 0.6 -side_ratio {0.8 0.8} -core_offset {3}
Removing existing floorplan objects
Creating core...
Core utilization ratio = 64.71%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
#initialize_floorplan -core_utilization 0.6 -coincident_boundary false -side_ratio {1 1}
place_pins -selfInformation: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-02-27 16:43:13 / Session: 0.03 hr / Command: 0.00 hr / Memory: 566 MB (FLW-8100)
Information: The command 'place_pins' cleared the undo history. (UNDO-016)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: M6


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 71
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 71
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2025-02-27 16:43:13 / Session: 0.03 hr / Command: 0.00 hr / Memory: 566 MB (FLW-8100)
1
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
No pattern is found.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect
Remove no route shapes with specified net types and shape uses.
1
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:43:30 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/98
Ground net VSS                0/98
--------------------------------------------------------------------------------
Information: connections of 196 power/ground pin(s) are created or changed.
#################Creating the Ring ################
create_pg_ring_pattern ring_pattern -horizontal_layer M5 -horizontal_width {1} -horizontal_spacing {0.3} -vertical_layer M6 -vertical_width {1} -vertical_spacing {0.3}
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {0.3 0.3}}} -core -extension {{{side:1} {direction:B} {nets:VDD} {stop:design_boundary_and_generate_pin}}\
                                                                        {{side:2} {direction:L} {nets:VSS} {stop:design_boundary_and_generate_pin}}}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 10 wires.
Created 2 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
################# Creating the Mesh_pattern to the design#####################
create_pg_mesh_pattern mesh_pattern -layers {{{horizontal_layer: M5} {width: 0.16} {pitch:10} {spacing:interleaving} {offset:2}} {{vertical_layer: M6} {width: 0.26} {pitch:10} {spacing:interleaving} {offset: 2}}} 
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M5M6_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core -extension {{stop:first_target}}
Successfully set PG strategy M5M6_mesh.
compile_pg -strategies M5M6_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M5M6_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M5M6_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M5M6_mesh .
Check and fix DRC for 9 wires for strategy M5M6_mesh.
Number of wires: 5
Checking DRC for 5 wires:0% 20% 40% 60% 80% 100%
Number of wires: 4
Checking DRC for 4 wires:0% 20% 50% 70% 100%
Creating 9 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M5M6_mesh .
Working on strategy M5M6_mesh.
Number of detected intersections: 10
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 10 stacked vias for strategy M5M6_mesh.
Number of vias: 10
Checking DRC for 10 stacked vias:0% 10% 20% 30% 40% 50% 60% 65% 80% 85% 100%
Runtime of via DRC checking for strategy M5M6_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 18 stacked vias.
Number of vias: 10
Checking DRC for 10 stacked vias:0% 10% 20% 30% 40% 50% 60% 65% 80% 85% 100%
Number of vias: 8
Checking DRC for 8 stacked vias:0% 10% 25% 35% 50% 60% 75% 85% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M5M6_mesh.
Checking 10 stacked vias:0% 10% 20% 30% 40% 50% 60% 80% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 18 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 9 wires.
Committing wires takes 0.00 seconds.
Committed 28 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
##################lower mesh connection ##############################
create_pg_mesh_pattern low_mesh_pattern -layer {{vertical_layer: M2} {width: 0.096} {pitch:5} {spacing:interleaving} {offset:1} {trim:true}}
Successfully create mesh pattern low_mesh_pattern.
1
set_pg_strategy M2_low_mesh -pattern {{name:low_mesh_pattern} {nets: VDD VSS}} -core -extension {{stop:outermost_ring}}
Successfully set PG strategy M2_low_mesh.
compile_pg -strategies M2_low_mesh Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_low_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_low_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_low_mesh .
Check and fix DRC for 9 wires for strategy M2_low_mesh.
Number of wires: 9
Checking DRC for 9 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 100%
Creating 9 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_low_mesh .
Working on strategy M2_low_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_low_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 36 stacked vias.
Number of vias: 18
Checking DRC for 18 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Number of vias: 18
Checking DRC for 18 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 36 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 9 wires.
Committing wires takes 0.00 seconds.
Committed 108 vias.
Committed 36 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
create_pg_std_cell_conn_pattern std_rail_conn1  -layers M1
Successfully create standard cell rail pattern std_rail_conn1.
#-rail_width 0.0325
set_pg_strategy std_rail_1 -pattern {{name : std_rail_conn1} {nets:VDD VSS}} -core
Successfully set PG strategy std_rail_1.
compile_pg -strategies std_rail_1
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy std_rail_1.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy std_rail_1.
DRC checking and fixing for standard cell rail strategy std_rail_1.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of wires: 14
Checking DRC for 14 wires:10% 25% 40% 55% 70% 85% 100%
Creating 14 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 98 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 98
Checking DRC for 98 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 98 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 35 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 63 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 14 wires.
Committing wires takes 0.00 seconds.
Committed 63 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
check_pg_drc
Command check_pg_drc started  at Thu Feb 27 16:43:42 2025
Command check_pg_drc finished at Thu Feb 27 16:43:42 2025
CPU usage for check_pg_drc: 0.00 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.00 seconds ( 0.00 hours)
No errors found.
check_pg_missing_vias
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
check_pg_drc -ignore_std_cells
Command check_pg_drc started  at Thu Feb 27 16:43:42 2025
Command check_pg_drc finished at Thu Feb 27 16:43:42 2025
CPU usage for check_pg_drc: 0.00 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.00 seconds ( 0.00 hours)
No errors found.
check_pg_connectivity -check_std_cell_pins nonChecking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 0
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 41
Number of VDD Vias: 115
Number of VDD Terminals: 1
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 35
Number of VSS Vias: 92
Number of VSS Terminals: 1
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
icc2_shell> report_timing
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design msrv32_lu  (NEX-011)
Information: r = 1.426715 ohm/um, via_r = 0.513514 ohm/cut, c = 0.073709 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.613469 ohm/um, via_r = 0.631347 ohm/cut, c = 0.083896 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:43:59 2025
****************************************
No paths.
1
icc2_shell> 
get_lib_cells -filter "function_id==a0.0"
{saed32_hvt|saed32_hvt_std/TIEH_HVT saed32_lvt|saed32_lvt_std/TIEH_LVT saed32_rvt|saed32_rvt_std/TIEH_RVT}
get_lib_cells -filter "function_id==Ia0.0"
{saed32_hvt|saed32_hvt_std/TIEL_HVT saed32_lvt|saed32_lvt_std/TIEL_LVT saed32_rvt|saed32_rvt_std/TIEL_RVT}
set_dont_touch [get_lib_cells */TIE*] false
1
set_lib_cell_purpose -include optimization [get_lib_cells */TIE*]
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:TIEH_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:TIEL_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:TIEH_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:TIEL_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:TIEH_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:TIEL_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
1
check_netlist****************************************
Report : check_netlist
        -cells
        -nets
        -ports
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:44:14 2025
****************************************
Warning: In design 'msrv32_lu', input port 'clk_in' is unloaded. (DCHK-017)
Warning: In design 'msrv32_lu', 'hierarchical' net 'clk_in' driven by top port 'clk_in' has no loads. (DCHK-009)
1
check_design -checks pre_placement_stage
****************************************
 Report : check_design 
 Options: { pre_placement_stage }
 Design : msrv32_lu
 Version: T-2022.03-SP4
 Date   : Thu Feb 27 16:44:22 2025
****************************************

Running mega-check 'pre_placement_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'rp_constraints'
    Running atomic-check 'timing'
    Running atomic-check 'hier_pre_placement'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   64         The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-002      Warn   32         The register clock pin '%pin' has no fanin clocks. Mode:'%mode'.
  TCK-012      Warn   38         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 135 EMS messages : 0 errors, 134 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  NDMUI-173    Info   1          There are no relative placement groups in the design.
  ----------------------------------------------------------------------------------------------------
  Total 1 non-EMS messages : 0 errors, 0 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Feb27164422.log'.
1
#create_placement -floorplan place_opt
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-02-27 16:44:27 / Session: 0.05 hr / Command: 0.00 hr / Memory: 619 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (262560 247360)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Dynamic Scenario ASR Mode:  0
INFO: Running power improvement flow (1)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-02-27 16:44:28 / Session: 0.05 hr / Command: 0.00 hr / Memory: 783 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-02-27 16:44:28 / Session: 0.05 hr / Command: 0.00 hr / Memory: 783 MB (FLW-8100)
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (262560 247360)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Corner Scaling is off, multiplier is 1.000000
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
nplLib: default vr hor dist = 1000
nplLib: default vr ver dist = 1000
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario default
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 136, of which 136 non-clock nets
Number of nets with 0 toggle rate: 0
Max toggle rate = 0.0359538, average toggle rate = 0.0241452
Max non-clock toggle rate = 0.0359538
eLpp weight range = (0.478267, 1.48907)
*** 3 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  
Number of nets with non-default weights: 136
Amt power = 0.1
Non-default weight range: (0.947827, 1.04891)
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.70275e+07
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
START_CMD: optimize_dft        CPU:     36 s ( 0.01 hr) ELAPSE:    182 s ( 0.05 hr) MEM-PEAK:   819 Mb Thu Feb 27 16:44:32 2025
END_CMD: optimize_dft          CPU:     36 s ( 0.01 hr) ELAPSE:    182 s ( 0.05 hr) MEM-PEAK:   819 Mb Thu Feb 27 16:44:32 2025
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-02-27 16:44:32 / Session: 0.05 hr / Command: 0.00 hr / Memory: 819 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2025-02-27 16:44:32 / Session: 0.05 hr / Command: 0.00 hr / Memory: 819 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-02-27 16:44:32 / Session: 0.05 hr / Command: 0.00 hr / Memory: 819 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-02-27 16:44:32 / Session: 0.05 hr / Command: 0.00 hr / Memory: 819 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design msrv32_lu  (NEX-011)
Information: r = 1.418650 ohm/um, via_r = 0.510023 ohm/cut, c = 0.074890 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.613469 ohm/um, via_r = 0.631347 ohm/cut, c = 0.086033 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0644 seconds to build cellmap data
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
Total 0.0011 seconds to load 98 cell instances into cellmap, 98 cells are off site row
Moveable cells: 98; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9962, cell height 1.6720, cell area 3.3376 for total 98 placed and application fixed cells
Information: Current block utilization is '0.64710', effective utilization is '0.64706'. (OPT-055)

    Scenario default  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:02         ~     0.000   327.083     0.000     0.000         1         6         0     0.000       819 

Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario default  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:04         ~     0.000   327.083     0.000     0.000         1         6         0     0.000       869 

min assign layer = M5
Corner Scaling is off, multiplier is 1.000000

    Scenario default  WNS = invalid, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:04         ~     0.000   327.083     0.000     0.000         1         6         0     0.000       871 

Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None-None, M1-M2, M3-M4, M5-M6
WINFO: 136 None-None; 0 M1-M2; 0 M3-M4; 0 M5-M6; 0 Total
Warning: The routing direction of layer MRDL is not defined.
Found 0 buffer-tree drivers
prepare violators: totalViolators <= 0
WINFO: 136 None-None; 0 M1-M2; 0 M3-M4; 0 M5-M6; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.18 sec ELAPSE 0 hr : 0 min : 0.18 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 0 K / inuse 0 K
Information: The net parasitics of block msrv32_lu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design msrv32_lu  (NEX-011)
Information: r = 1.418650 ohm/um, via_r = 0.510023 ohm/cut, c = 0.074890 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.613469 ohm/um, via_r = 0.631347 ohm/cut, c = 0.086033 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:05         ~     0.000   327.083     0.000     0.000         1         6         0     0.000       889 


    Scenario default  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:05         ~     0.000   327.083     0.000     0.000         1         6         0     0.000       889 

Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-02-27 16:44:34 / Session: 0.05 hr / Command: 0.00 hr / Memory: 890 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2025-02-27 16:44:34 / Session: 0.05 hr / Command: 0.00 hr / Memory: 890 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-02-27 16:44:34 / Session: 0.05 hr / Command: 0.00 hr / Memory: 890 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-02-27 16:44:34 / Session: 0.05 hr / Command: 0.00 hr / Memory: 890 MB (FLW-8100)

Information: The net parasitics of block msrv32_lu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design msrv32_lu  (NEX-011)
Information: r = 1.418650 ohm/um, via_r = 0.510023 ohm/cut, c = 0.074890 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.613469 ohm/um, via_r = 0.631347 ohm/cut, c = 0.086033 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (262560 247360)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:05         ~     0.000   327.083     0.000     0.000         1         6         0     0.000       889 

Running initial optimization step.
Place-opt command begin                   CPU:    28 s (  0.01 hr )  ELAPSE:   185 s (  0.05 hr )  MEM-PEAK:   889 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:    28 s (  0.01 hr )  ELAPSE:   185 s (  0.05 hr )  MEM-PEAK:   889 MB
INFO: Propagating Switching Activities
Information: Activity for scenario default was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  160862000
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  160862000       327.08         98          1          6
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  160862000       327.08         98
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Place-opt initialization complete         CPU:    31 s (  0.01 hr )  ELAPSE:   188 s (  0.05 hr )  MEM-PEAK:   893 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0        327.08  160862000.00          98              0.05       893

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0242 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
Total 0.0010 seconds to load 98 cell instances into cellmap, 98 cells are off site row
Moveable cells: 98; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9962, cell height 1.6720, cell area 3.3376 for total 98 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0        327.08  160862000.00          98              0.05       893

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0        327.08  160862000.00          98              0.05       893

Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0        327.08  160862000.00          98              0.05       893
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0        327.08  160862000.00          98              0.05       893
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         0        327.08  160862000.00          98              0.05       893

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 13623 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.allow_pg_as_shield                               :        true                
common.check_shield                                     :        true                
common.clock_net_max_layer_mode                         :        unknown             
common.clock_net_min_layer_mode                         :        unknown             
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_within_pins_by_layer_name                :                            
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:       false               
common.debug_read_patterned_metal_shapes                :        true                
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_explicit_cut_metal_generation             :        false               
common.enable_multi_thread                              :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.filter_redundant_via_mapping                     :        true                
common.focus_scenario                                   :        none                
common.forbid_new_metal_by_layer_name                   :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.ndr_by_delta_voltage                             :        false               
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.pg_shield_distance_threshold                     :        0                   
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.relax_soft_spacing_outside_min_max_layer         :        true                
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.separate_tie_off_from_secondary_pg               :        false               
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :        false               
common.treat_via_array_as_big_via                       :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.virtual_flat                                     :        false               
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            
common.write_instance_via_color                         :        false               

Printing options for 'route.global.*'
global.coarse_grid_refinement                           :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.eco_honor_target_dly                             :        false               
global.effort_level                                     :        medium              
global.enable_gr_graph_lock                             :        true                
global.enforce_macro_track_utilization                  :        false               
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.insert_gr_via_ladders                            :        false               
global.interactive_multithread_mode                     :        true                
global.macro_area_iterations                            :        0                   
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.report_congestion_enable_cell_snapping           :        false               
global.span_pg_blk_nbr                                  :        true                
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.via_cut_modeling                                 :        false               
global.voltage_area_corner_track_utilization            :        100                 

Begin global routing.
Message ZRT-030 is limited to 10 by default. Use set_message_info to see more messages of this type.
Message ZRT-539 is limited to 10 by default. Use set_message_info to see more messages of this type.
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 2 tracks on MRDL
Found 0 pin access route guide groups.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Total number of nets = 139, of which 0 are not extracted
Total number of open nets = 136, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:00 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBIn Done] Stage (MB): Used   18  Alloctr   18  Proc    0 
[DBIn Done] Total (MB): Used   29  Alloctr   29  Proc 13623 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   21  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   28  Alloctr   29  Proc 13623 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,29.26um,27.74um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   29  Alloctr   30  Proc 13623 
Net statistics:
Total number of nets     = 139
Number of nets to route  = 136
Number of single or zero port nets = 1
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 136, Total Half Perimeter Wire Length (HPWL) 1801 microns
HPWL   0 ~   50 microns: Net Count      136     Total HPWL         1801 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   29  Alloctr   30  Proc 13623 
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
Average gCell capacity  5.19     on layer (1)    M1
Average gCell capacity  9.67     on layer (2)    M2
Average gCell capacity  4.93     on layer (3)    M3
Average gCell capacity  5.17     on layer (4)    M4
Average gCell capacity  2.09     on layer (5)    M5
Average gCell capacity  1.98     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.76         on layer (1)    M1
Average number of tracks per gCell 10.72         on layer (2)    M2
Average number of tracks per gCell 5.41  on layer (3)    M3
Average number of tracks per gCell 5.39  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.72  on layer (6)    M6
Average number of tracks per gCell 1.47  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.82  on layer (9)    M9
Average number of tracks per gCell 0.39  on layer (10)   MRDL
Number of gCells = 3060
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   29  Alloctr   30  Proc 13623 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   29  Alloctr   30  Proc 13623 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   29  Alloctr   30  Proc 13623 
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  101 
[End of Blocked Pin Detection] Total (MB): Used  133  Alloctr  134  Proc 13725 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  134  Proc 13725 
Initial. Routing result:
Initial. Both Dirs: Overflow =     4 Max = 1 GRCs =    11 (1.80%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  9) GRCs =     9 (2.94%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.65%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.33%)
Initial. M2         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.65%)
Initial. M3         Overflow =     2 Max = 1 (GRCs =  8) GRCs =     8 (2.61%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1779.17
Initial. Layer M1 wire length = 109.70
Initial. Layer M2 wire length = 812.83
Initial. Layer M3 wire length = 792.49
Initial. Layer M4 wire length = 26.41
Initial. Layer M5 wire length = 37.74
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 666
Initial. Via VIA12SQ_C count = 375
Initial. Via VIA23SQ_C count = 276
Initial. Via VIA34SQ_C count = 9
Initial. Via VIA45SQ_C count = 6
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Feb 27 16:44:37 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  134  Proc 13725 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1792.67
phase1. Layer M1 wire length = 106.00
phase1. Layer M2 wire length = 802.43
phase1. Layer M3 wire length = 744.66
phase1. Layer M4 wire length = 53.37
phase1. Layer M5 wire length = 86.22
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 692
phase1. Via VIA12SQ_C count = 373
phase1. Via VIA23SQ_C count = 276
phase1. Via VIA34SQ_C count = 25
phase1. Via VIA45SQ_C count = 18
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 0
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc  101 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  134  Proc 13725 

Congestion utilization per direction:
Average vertical track utilization   = 15.32 %
Peak    vertical track utilization   = 61.11 %
Average horizontal track utilization = 16.72 %
Peak    horizontal track utilization = 80.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  105  Proc  101 
[End of Global Routing] Total (MB): Used  133  Alloctr  134  Proc 13725 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 13725 
INFO: Derive row count 4 from GR congestion map (17/4)
INFO: Derive col count 4 from GR congestion map (18/4)
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0        327.08  160862000.00          98              0.05       995
Place-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         0        327.08  160862000.00          98              0.05       995
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  3         0.00        0.00      0.00         0        327.08  160862000.00          98              0.05      1019
Place-opt optimization Phase 19 Iter  4         0.00        0.00      0.00         0        327.08  160862000.00          98              0.05      1019
Place-opt optimization Phase 19 Iter  5         0.00        0.00      0.00         0        327.08  160862000.00          98              0.05      1019
Place-opt optimization Phase 19 Iter  6         0.00        0.00      0.00         0        327.08  160862000.00          98              0.05      1019
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 19 Iter  7         0.00        0.00      0.00         0        327.08  160862000.00          98              0.05      1031
Place-opt optimization Phase 19 Iter  8         0.00        0.00      0.00         0        327.08  160862000.00          98              0.05      1031
Place-opt optimization Phase 19 Iter  9         0.00        0.00      0.00         0        327.08  160862000.00          98              0.05      1031
Place-opt optimization Phase 19 Iter 10         0.00        0.00      0.00         0        327.08  160862000.00          98              0.05      1031
Place-opt optimization Phase 19 Iter 11         0.00        0.00      0.00         0        327.08  160862000.00          98              0.05      1031
Place-opt optimization Phase 19 Iter 12         0.00        0.00      0.00         0        327.08  160862000.00          98              0.05      1031

Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0        327.08  160862000.00          98              0.05      1031

Disable clock slack update for ideal clocks
Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0        324.54  158783536.00          97              0.05      1031
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0        324.54  158783536.00          97              0.05      1031
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0        324.54  158783536.00          97              0.05      1031
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0        321.49  149641152.00          97              0.05      1031
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0        321.49  45466080.00          97              0.05      1031
INFO: New Levelizer turned on
Information: Extraction observers are detached as design net change threshold is reached.
Information: The RC mode used is VR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0        321.49  7952822.50          97              0.05      1031


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-02-27 16:44:41 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1032 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0        321.49  7952822.50          97              0.05      1031

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2025-02-27 16:44:41 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1032 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-02-27 16:44:41 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1032 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-02-27 16:44:41 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1032 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         0        321.49  7952822.50          97              0.05      1031
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0242 seconds to build cellmap data
Snapped 97 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 13762 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   29  Proc 13762 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,29.26um,27.74um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   29  Alloctr   30  Proc 13762 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 135
Number of single or zero port nets = 1
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 135, Total Half Perimeter Wire Length (HPWL) 1815 microns
HPWL   0 ~   50 microns: Net Count      135     Total HPWL         1815 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   29  Alloctr   30  Proc 13762 
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
Average gCell capacity  6.17     on layer (1)    M1
Average gCell capacity  9.67     on layer (2)    M2
Average gCell capacity  4.93     on layer (3)    M3
Average gCell capacity  5.17     on layer (4)    M4
Average gCell capacity  2.09     on layer (5)    M5
Average gCell capacity  1.98     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.76         on layer (1)    M1
Average number of tracks per gCell 10.72         on layer (2)    M2
Average number of tracks per gCell 5.41  on layer (3)    M3
Average number of tracks per gCell 5.39  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.72  on layer (6)    M6
Average number of tracks per gCell 1.47  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.82  on layer (9)    M9
Average number of tracks per gCell 0.39  on layer (10)   MRDL
Number of gCells = 3060
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   30  Proc 13762 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   30  Proc 13762 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   30  Proc 13762 
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   48 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  134  Proc 13810 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  134  Proc 13810 
Initial. Routing result:
Initial. Both Dirs: Overflow =     2 Max = 1 GRCs =    13 (2.12%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs = 10) GRCs =    10 (3.27%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.98%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.98%)
Initial. M3         Overflow =     1 Max = 1 (GRCs = 10) GRCs =    10 (3.27%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1840.82
Initial. Layer M1 wire length = 54.23
Initial. Layer M2 wire length = 870.80
Initial. Layer M3 wire length = 836.37
Initial. Layer M4 wire length = 41.40
Initial. Layer M5 wire length = 38.02
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 716
Initial. Via VIA12SQ_C count = 384
Initial. Via VIA23SQ_C count = 311
Initial. Via VIA34SQ_C count = 15
Initial. Via VIA45SQ_C count = 6
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Feb 27 16:44:41 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  134  Proc 13810 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1846.86
phase1. Layer M1 wire length = 69.36
phase1. Layer M2 wire length = 868.71
phase1. Layer M3 wire length = 774.90
phase1. Layer M4 wire length = 49.23
phase1. Layer M5 wire length = 84.66
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 737
phase1. Via VIA12SQ_C count = 388
phase1. Via VIA23SQ_C count = 308
phase1. Via VIA34SQ_C count = 25
phase1. Via VIA45SQ_C count = 16
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc   48 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  134  Proc 13810 

Congestion utilization per direction:
Average vertical track utilization   = 16.29 %
Peak    vertical track utilization   = 70.59 %
Average horizontal track utilization = 15.62 %
Peak    horizontal track utilization = 63.64 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  105  Proc   48 
[End of Global Routing] Total (MB): Used  134  Alloctr  134  Proc 13810 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 13810 
Using per-layer congestion maps for congestion reduction.
Information: 9.48% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.64 to 0.64. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Corner Scaling is off, multiplier is 1.000000
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
nplLib: default vr hor dist = 1000
nplLib: default vr ver dist = 1000
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Information: Activity for scenario default was cached, no propagation required. (POW-005)
****** eLpp weights (with caps)
Number of nets: 135, of which 135 non-clock nets
Number of nets with 0 toggle rate: 0
Max toggle rate = 0.0359538, average toggle rate = 0.0241843
Max non-clock toggle rate = 0.0359538
eLpp weight range = (0.520335, 1.62004)
*** 3 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  
Number of nets with non-default weights: 135
Amt power = 0.1
Non-default weight range: (0.952034, 1.062)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=default
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Factor(0) = 1
Factor(BASE) = 1
Information: The net parasitics of block msrv32_lu are cleared. (TIM-123)
Warning: Circuit has no valid timing endpoints (PLACE-015)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.54654e+07
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design msrv32_lu  (NEX-011)
Information: r = 1.418780 ohm/um, via_r = 0.510079 ohm/cut, c = 0.074293 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.613469 ohm/um, via_r = 0.631347 ohm/cut, c = 0.085809 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0240 seconds to build cellmap data
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
Total 0.0010 seconds to load 97 cell instances into cellmap, 97 cells are off site row
Moveable cells: 97; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9823, cell height 1.6720, cell area 3.3144 for total 97 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 14 total shapes.
Layer M2: cached 9 shapes out of 9 total shapes.
Cached 81 vias out of 207 total vias.

Legalizing Top Level Design msrv32_lu ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0239 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     505.492           97        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     97
number of references:                37
number of site rows:                 13
number of locations attempted:     2825
number of locations failed:        1034  (36.6%)

Legality of references at locations:
18 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    32        420       132 ( 31.4%)        380       105 ( 27.6%)  LATCHX1_HVT
     7        167       100 ( 59.9%)        151        92 ( 60.9%)  AO222X1_HVT
    16        239        98 ( 41.0%)        152        76 ( 50.0%)  AO21X1_HVT
    11        184        72 ( 39.1%)        144        61 ( 42.4%)  AO22X1_HVT
     7        128        49 ( 38.3%)        112        46 ( 41.1%)  AOI22X1_HVT
     9        165        28 ( 17.0%)        101        19 ( 18.8%)  NAND2X0_HVT
     1         24        16 ( 66.7%)         16         9 ( 56.2%)  AO221X1_HVT
     1         32        11 ( 34.4%)         24         9 ( 37.5%)  OR2X1_HVT
     1         24        10 ( 41.7%)         16         6 ( 37.5%)  NAND2X1_LVT
     1         16         6 ( 37.5%)         16         9 ( 56.2%)  OAI21X2_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        16 ( 66.7%)         16         9 ( 56.2%)  AO221X1_HVT
     7        167       100 ( 59.9%)        151        92 ( 60.9%)  AO222X1_HVT
     1         16         6 ( 37.5%)         16         9 ( 56.2%)  OAI21X2_HVT
     1         16         6 ( 37.5%)          8         5 ( 62.5%)  OA21X1_HVT
     1         10         5 ( 50.0%)         10         4 ( 40.0%)  AND2X2_HVT
    16        239        98 ( 41.0%)        152        76 ( 50.0%)  AO21X1_HVT
    11        184        72 ( 39.1%)        144        61 ( 42.4%)  AO22X1_HVT
     1         24        10 ( 41.7%)         16         6 ( 37.5%)  NAND2X1_LVT
     7        128        49 ( 38.3%)        112        46 ( 41.1%)  AOI22X1_HVT
     1         16         7 ( 43.8%)         16         5 ( 31.2%)  AND3X1_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          97 (1265 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.551 um ( 0.33 row height)
rms weighted cell displacement:   0.551 um ( 0.33 row height)
max cell displacement:            1.687 um ( 1.01 row height)
avg cell displacement:            0.470 um ( 0.28 row height)
avg weighted cell displacement:   0.470 um ( 0.28 row height)
number of cells moved:               97
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U140 (AO222X1_HVT)
  Input location: (16.5611,7.3577)
  Legal location: (15.008,8.016)
  Displacement:   1.687 um ( 1.01 row height)
Cell: U146 (AO222X1_HVT)
  Input location: (18.7007,7.2223)
  Legal location: (17.592,8.016)
  Displacement:   1.364 um ( 0.82 row height)
Cell: U89 (AO22X1_HVT)
  Input location: (21.026,8.8123)
  Legal location: (20.024,8.016)
  Displacement:   1.280 um ( 0.77 row height)
Cell: U130 (AO22X1_HVT)
  Input location: (14.5283,7.3928)
  Legal location: (13.488,8.016)
  Displacement:   1.213 um ( 0.73 row height)
Cell: U77 (INVX4_HVT)
  Input location: (24.3131,22.3002)
  Legal location: (24.888,23.064)
  Displacement:   0.956 um ( 0.57 row height)
Cell: U113 (NAND2X0_HVT)
  Input location: (24.1124,14.9059)
  Legal location: (25.04,14.704)
  Displacement:   0.949 um ( 0.57 row height)
Cell: U145 (AO222X1_HVT)
  Input location: (18.0249,3.827)
  Legal location: (17.592,3)
  Displacement:   0.933 um ( 0.56 row height)
Cell: U93 (INVX0_HVT)
  Input location: (25.3918,12.1301)
  Legal location: (25.344,13.032)
  Displacement:   0.903 um ( 0.54 row height)
Cell: U129 (NAND2X0_HVT)
  Input location: (11.7267,10.6095)
  Legal location: (11.36,11.36)
  Displacement:   0.835 um ( 0.50 row height)
Cell: U103 (AO21X1_HVT)
  Input location: (12.3722,15.5351)
  Legal location: (12.424,14.704)
  Displacement:   0.833 um ( 0.50 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 97 out of 97 cells, ratio = 1.000000
Total displacement = 56.460800(um)
Max displacement = 2.211400(um), U140 (18.537100, 9.029700, 2) => (15.008000, 8.016000, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.13(um)
  0 ~  20% cells displacement <=      0.24(um)
  0 ~  30% cells displacement <=      0.38(um)
  0 ~  40% cells displacement <=      0.43(um)
  0 ~  50% cells displacement <=      0.52(um)
  0 ~  60% cells displacement <=      0.62(um)
  0 ~  70% cells displacement <=      0.70(um)
  0 ~  80% cells displacement <=      0.81(um)
  0 ~  90% cells displacement <=      0.95(um)
  0 ~ 100% cells displacement <=      2.21(um)
Information: The net parasitics of block msrv32_lu are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design msrv32_lu  (NEX-011)
Information: r = 1.418780 ohm/um, via_r = 0.510079 ohm/cut, c = 0.074492 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.613469 ohm/um, via_r = 0.631347 ohm/cut, c = 0.085881 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-02-27 16:44:43 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1080 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2025-02-27 16:44:43 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1080 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-02-27 16:44:43 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1080 MB (FLW-8100)

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0        321.49  7952822.50          97              0.05      1079
Information: The net parasitics of block msrv32_lu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design msrv32_lu  (NEX-011)
Information: r = 1.418780 ohm/um, via_r = 0.510079 ohm/cut, c = 0.074492 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.613469 ohm/um, via_r = 0.631347 ohm/cut, c = 0.085881 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (262560 247360)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-02-27 16:44:43 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1080 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0239 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
Total 0.0011 seconds to load 97 cell instances into cellmap
Moveable cells: 97; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9823, cell height 1.6720, cell area 3.3144 for total 97 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0238 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
Total 0.0011 seconds to load 97 cell instances into cellmap
Moveable cells: 97; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9823, cell height 1.6720, cell area 3.3144 for total 97 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         0        321.49  7952822.50          97              0.05      1079
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0        321.49  7952822.50          97              0.05      1079
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         0        321.49  7952822.50          97              0.05      1079
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         0        321.49  7952822.50          97              0.05      1079

CCL: Total Usage Adjustment : 1
INFO: Derive row count 4 from GR congestion map (17/4)
INFO: Derive col count 4 from GR congestion map (18/4)
Convert timing mode ...
Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0        321.49  7952822.50          97              0.05      1079
Place-opt optimization Phase 42 Iter  2         0.00        0.00      0.00         0        321.49  7952822.50          97              0.05      1079
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  3         0.00        0.00      0.00         0        321.49  7952822.50          97              0.05      1079
Place-opt optimization Phase 42 Iter  4         0.00        0.00      0.00         0        321.49  7952822.50          97              0.05      1079
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  5         0.00        0.00      0.00         0        321.49  7952822.50          97              0.05      1079
Place-opt optimization Phase 42 Iter  6         0.00        0.00      0.00         0        321.49  7952822.50          97              0.05      1079
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  7         0.00        0.00      0.00         0        321.49  7952822.50          97              0.05      1079
Place-opt optimization Phase 42 Iter  8         0.00        0.00      0.00         0        321.49  7952822.50          97              0.05      1079
Place-opt optimization Phase 42 Iter  9         0.00        0.00      0.00         0        321.49  7952822.50          97              0.05      1079
Place-opt optimization Phase 42 Iter 10         0.00        0.00      0.00         0        321.49  7952822.50          97              0.05      1079
Place-opt optimization Phase 42 Iter 11         0.00        0.00      0.00         0        321.49  7952822.50          97              0.05      1079

Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         0        321.49  7952822.50          97              0.05      1079

CCL: Total Usage Adjustment : 1
INFO: Derive row count 4 from GR congestion map (17/4)
INFO: Derive col count 4 from GR congestion map (18/4)
Convert timing mode ...
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         0        321.49  6727435.50          97              0.05      1079
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2         0.00        0.00      0.00         0        321.49  6727435.50          97              0.05      1079
Place-opt optimization Phase 44 Iter  3         0.00        0.00      0.00         0        321.49  6727435.50          97              0.05      1079
Place-opt optimization Phase 44 Iter  4         0.00        0.00      0.00         0        321.49  6727435.50          97              0.05      1079

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         0        321.49  6727435.50          97              0.05      1079
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         0        321.49  6727435.50          97              0.05      1079
CCL: Total Usage Adjustment : 1
INFO: Derive row count 4 from GR congestion map (17/4)
INFO: Derive col count 4 from GR congestion map (18/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        247.8          0.0              135              135           0
M5                          559.0         24.8                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         0        321.49  6727435.50          97              0.05      1079

Disable clock slack update for ideal clocks
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         0        321.49  6727435.50          97              0.05      1079
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         0        321.49  6727435.50          97              0.05      1079
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00029314 cumPct:    51.03 estdown: 0.00028133 cumUp:    2 numDown:    4 status= valid
Knee-Processing :  cumEst: 0.00043604 cumPct:    75.90 estdown: 0.00013843 cumUp:    3 numDown:    3 status= valid
Knee-Processing :  cumEst: 0.00049314 cumPct:    85.84 estdown: 0.00008133 cumUp:    4 numDown:    2 status= valid
Knee-Processing :  cumEst: 0.00057447 cumPct:   100.00 estdown: 0.00000000 cumUp:   65 numDown:    0 status= valid

Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         0        321.49  6727435.50          97              0.05      1079
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0        321.49  6727435.50          97              0.05      1079

Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00         0        321.49  6727435.50          97              0.05      1079

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-02-27 16:44:47 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1080 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-02-27 16:44:47 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1080 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :     40 s ( 0.01 hr) ELAPSE :    197 s ( 0.05 hr) MEM-PEAK :  1079 Mb
END_FUNC : legalize_placement_pre_run_core CPU :     40 s ( 0.01 hr) ELAPSE :    197 s ( 0.05 hr) MEM-PEAK :  1079 Mb
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00         0        321.49  6727435.50          97              0.05      1079
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 14 total shapes.
Layer M2: cached 9 shapes out of 9 total shapes.
Cached 81 vias out of 207 total vias.

Legalizing Top Level Design msrv32_lu ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0238 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     505.492           97        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     97
number of references:                37
number of site rows:                 13
number of locations attempted:     2211
number of locations failed:         758  (34.3%)

Legality of references at locations:
18 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    32        380       115 ( 30.3%)        292        81 ( 27.7%)  LATCHX1_HVT
    16        199        78 ( 39.2%)        120        57 ( 47.5%)  AO21X1_HVT
    11        152        60 ( 39.5%)         88        39 ( 44.3%)  AO22X1_HVT
     7        119        71 ( 59.7%)         55        25 ( 45.5%)  AO222X1_HVT
     7        112        45 ( 40.2%)         96        39 ( 40.6%)  AOI22X1_HVT
     9        141        24 ( 17.0%)         85        13 ( 15.3%)  NAND2X0_HVT
     1         24        16 ( 66.7%)          8         2 ( 25.0%)  AO221X1_HVT
     1         16         6 ( 37.5%)         16         9 ( 56.2%)  OAI21X2_HVT
     2         27         6 ( 22.2%)         27         6 ( 22.2%)  INVX4_HVT
     1         16         7 ( 43.8%)         16         5 ( 31.2%)  AND3X1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        16 ( 66.7%)          8         2 ( 25.0%)  AO221X1_HVT
     7        119        71 ( 59.7%)         55        25 ( 45.5%)  AO222X1_HVT
     1         16         6 ( 37.5%)         16         9 ( 56.2%)  OAI21X2_HVT
     1         10         5 ( 50.0%)         10         4 ( 40.0%)  AND2X2_HVT
    16        199        78 ( 39.2%)        120        57 ( 47.5%)  AO21X1_HVT
    11        152        60 ( 39.5%)         88        39 ( 44.3%)  AO22X1_HVT
     7        112        45 ( 40.2%)         96        39 ( 40.6%)  AOI22X1_HVT
     1         16         7 ( 43.8%)         16         5 ( 31.2%)  AND3X1_HVT
     1         16         6 ( 37.5%)          0         0 (  0.0%)  OA21X1_HVT
     1         16         6 ( 37.5%)         16         5 ( 31.2%)  NAND2X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          97 (1265 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U103 (AO21X1_HVT)
  Input location: (12.424,14.704)
  Legal location: (12.424,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U102 (AO21X1_HVT)
  Input location: (13.488,16.376)
  Legal location: (13.488,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U101 (AO21X1_HVT)
  Input location: (15.464,16.376)
  Legal location: (15.464,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U100 (AO21X1_HVT)
  Input location: (16.984,16.376)
  Legal location: (16.984,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U84 (AND2X2_HVT)
  Input location: (24.888,6.344)
  Legal location: (24.888,6.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (AO21X1_HVT)
  Input location: (18.96,16.376)
  Legal location: (18.96,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U98 (AO21X1_HVT)
  Input location: (20.024,18.048)
  Legal location: (20.024,18.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U96 (AO21X1_HVT)
  Input location: (20.936,14.704)
  Legal location: (20.936,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U91 (AND3X1_HVT)
  Input location: (23.672,4.672)
  Legal location: (23.672,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U104 (AO21X1_HVT)
  Input location: (12.272,11.36)
  Legal location: (12.272,11.36)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block msrv32_lu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design msrv32_lu  (NEX-011)
Information: r = 1.418780 ohm/um, via_r = 0.510079 ohm/cut, c = 0.074492 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.613469 ohm/um, via_r = 0.631347 ohm/cut, c = 0.085881 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-02-27 16:44:47 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1080 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-02-27 16:44:47 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1080 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0239 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
Total 0.0012 seconds to load 97 cell instances into cellmap
Moveable cells: 97; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9823, cell height 1.6720, cell area 3.3144 for total 97 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00         0        321.49  6727435.50          97              0.05      1079
CCL: Total Usage Adjustment : 1
INFO: Derive row count 4 from GR congestion map (17/4)
INFO: Derive col count 4 from GR congestion map (18/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        247.8          0.0              135              135           0
M5                          559.0         24.8                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         0        321.49  6727435.50          97              0.05      1079
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00         0        321.49  6727435.50          97              0.05      1079
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00         0        321.49  6727435.50          97              0.05      1079

CCL: Total Usage Adjustment : 1
INFO: Derive row count 4 from GR congestion map (17/4)
INFO: Derive col count 4 from GR congestion map (18/4)
Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         0        321.49  6727435.50          97              0.05      1079
Place-opt optimization Phase 61 Iter  2         0.00        0.00      0.00         0        321.49  6727435.50          97              0.05      1079
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  3         0.00        0.00      0.00         0        321.49  6727435.50          97              0.06      1079
Place-opt optimization Phase 61 Iter  4         0.00        0.00      0.00         0        321.49  6727435.50          97              0.06      1079

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         0        321.49  6727435.50          97              0.06      1079

Place-opt optimization Phase 63 Iter  1         0.00        0.00      0.00         0        321.49  6727435.50          97              0.06      1079
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 63 Iter  2         0.00        0.00      0.00         0        321.49  6727435.50          97              0.06      1079
Place-opt optimization Phase 63 Iter  3         0.00        0.00      0.00         0        321.49  6727435.50          97              0.06      1079

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-02-27 16:44:48 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1080 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-02-27 16:44:48 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1080 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :     41 s ( 0.01 hr) ELAPSE :    198 s ( 0.06 hr) MEM-PEAK :  1079 Mb
END_FUNC : legalize_placement_pre_run_core CPU :     41 s ( 0.01 hr) ELAPSE :    198 s ( 0.06 hr) MEM-PEAK :  1079 Mb
Place-opt optimization Phase 66 Iter  1         0.00        0.00      0.00         0        321.49  6727435.50          97              0.06      1079
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 14 total shapes.
Layer M2: cached 9 shapes out of 9 total shapes.
Cached 81 vias out of 207 total vias.

Legalizing Top Level Design msrv32_lu ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0237 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     505.492           97        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     97
number of references:                37
number of site rows:                 13
number of locations attempted:     2211
number of locations failed:         758  (34.3%)

Legality of references at locations:
18 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    32        380       115 ( 30.3%)        292        81 ( 27.7%)  LATCHX1_HVT
    16        199        78 ( 39.2%)        120        57 ( 47.5%)  AO21X1_HVT
    11        152        60 ( 39.5%)         88        39 ( 44.3%)  AO22X1_HVT
     7        119        71 ( 59.7%)         55        25 ( 45.5%)  AO222X1_HVT
     7        112        45 ( 40.2%)         96        39 ( 40.6%)  AOI22X1_HVT
     9        141        24 ( 17.0%)         85        13 ( 15.3%)  NAND2X0_HVT
     1         24        16 ( 66.7%)          8         2 ( 25.0%)  AO221X1_HVT
     1         16         6 ( 37.5%)         16         9 ( 56.2%)  OAI21X2_HVT
     2         27         6 ( 22.2%)         27         6 ( 22.2%)  INVX4_HVT
     1         16         7 ( 43.8%)         16         5 ( 31.2%)  AND3X1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        16 ( 66.7%)          8         2 ( 25.0%)  AO221X1_HVT
     7        119        71 ( 59.7%)         55        25 ( 45.5%)  AO222X1_HVT
     1         16         6 ( 37.5%)         16         9 ( 56.2%)  OAI21X2_HVT
     1         10         5 ( 50.0%)         10         4 ( 40.0%)  AND2X2_HVT
    16        199        78 ( 39.2%)        120        57 ( 47.5%)  AO21X1_HVT
    11        152        60 ( 39.5%)         88        39 ( 44.3%)  AO22X1_HVT
     7        112        45 ( 40.2%)         96        39 ( 40.6%)  AOI22X1_HVT
     1         16         7 ( 43.8%)         16         5 ( 31.2%)  AND3X1_HVT
     1         16         6 ( 37.5%)          0         0 (  0.0%)  OA21X1_HVT
     1         16         6 ( 37.5%)         16         5 ( 31.2%)  NAND2X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          97 (1265 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U103 (AO21X1_HVT)
  Input location: (12.424,14.704)
  Legal location: (12.424,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U102 (AO21X1_HVT)
  Input location: (13.488,16.376)
  Legal location: (13.488,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U101 (AO21X1_HVT)
  Input location: (15.464,16.376)
  Legal location: (15.464,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U100 (AO21X1_HVT)
  Input location: (16.984,16.376)
  Legal location: (16.984,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U84 (AND2X2_HVT)
  Input location: (24.888,6.344)
  Legal location: (24.888,6.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (AO21X1_HVT)
  Input location: (18.96,16.376)
  Legal location: (18.96,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U98 (AO21X1_HVT)
  Input location: (20.024,18.048)
  Legal location: (20.024,18.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U96 (AO21X1_HVT)
  Input location: (20.936,14.704)
  Legal location: (20.936,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U91 (AND3X1_HVT)
  Input location: (23.672,4.672)
  Legal location: (23.672,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U104 (AO21X1_HVT)
  Input location: (12.272,11.36)
  Legal location: (12.272,11.36)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block msrv32_lu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design msrv32_lu  (NEX-011)
Information: r = 1.418780 ohm/um, via_r = 0.510079 ohm/cut, c = 0.074492 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.613469 ohm/um, via_r = 0.631347 ohm/cut, c = 0.085881 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-02-27 16:44:48 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1080 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0239 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
Total 0.0011 seconds to load 97 cell instances into cellmap
Moveable cells: 97; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9823, cell height 1.6720, cell area 3.3144 for total 97 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         0        321.49  6727435.50          97              0.06      1079

Place-opt optimization Phase 69 Iter  1         0.00        0.00      0.00         0        321.49  6727435.50          97              0.06      1079

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2025-02-27 16:44:48 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1080 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (262560 247360)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0        321.49  6727435.50          97              0.06      1079
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  47.022908009339  8.634327796847  0.781238440852  7.442083511238  3.181156649079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351036960  02.359614109427  0.014876086469  4.045005244037  5.020605416976  6.345884829962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551216982  7.835139826811  8.372519099733  40.412608244586  7.609763320048  3.894384164966  9.819999861759  1.487347687763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173631613  9.852544054410  0.210066110127  53.161096554570  7.466562333955  8.788087007826  8.572536884759  1.334182235409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  10.168410795845  6.246907328748  2.738710739211  6.086733906504  8.868234194724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  09.241424824446  3.794599058718  0.705450968271  6.012888817343  3.718510593956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  37.861064617031  0.435167265609  6.662694526730  8.833424349383  2.924350816216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631359359  5.213535407563  4.512012804123  52.529165253000  5.220036521793  1.353317038724  6.508164485577  3.718848083731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042327646769  7.943493242169  3.877015511999  94.765583650820  2.625007812693  0.179195842141  1.696278130334  1.418335137515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044433141463  7.138041352498  4.361330991019  90.051567998206  1.031934966130  5.295622107259  5.477269363008  6.963367003103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421605155657  8.038173730247  9.639287277774  8.623148401048  5.050032492523  9.565832484556  7.214754587289  4.454387061656
5.921217863901  7.937505874310  4.670800933986  3.439509851607  8.123964085274  4.208341123831  8.115604907969  9.225026083246  4.623950064138  2.370221226938  7.879201869314  2.429438708202  8.752788664661  3.180723294414  6.578793824787
6.358918112219  1.135103696096  3.734141094270  0.148443881384  0.450064440375  0.206053169766  3.458842299621  2.201167950775  9.678473967786  2.243056717040  2.072159300003  2.845027936265  6.111511071470  1.287396892720  5.135512769827
8.351398268118  3.725190997333  4.436408244586  7.609731622717  3.894385364966  9.819999761759  1.487347087763  2.106393266767  9.078063326983  1.314288630187  8.590099178323  0.072375678338  6.270036026705  0.450494780240  3.928173231613
9.852544054410  0.210066110127  4.718589655457  0.746653063562  4.878808820782  6.857253678475  9.133418263540  9.027926377260  9.823652834062  6.142538674638  1.361834169918  7.474054534267  3.656795321502  7.570618562611  9.813446703618
1.472312107158  1.675365776748  6.041822107958  4.562469756204  1.727387119392  1.160867338065  0.488682345947  2.458902409336  8.484394994489  7.111549020686  0.834426602200  0.104083730115  5.345906389219  7.041709512091  5.900067043546
6.092308426814  2.690055883460  7.193265224824  4.463794567350  4.870705451168  2.716012888717  3.433718510993  9.562708373361  7.852772683894  6.772637652116  9.654714957452  9.946688301515  0.979408495558  0.726136993113  1.397763110072
1.709625254751  5.947417690064  9.322209371101  7.031043513581  1.519666269582  6.730883342434  9.383292435021  6.216918317961  2.142422527731  1.156782104082  3.204323878035  6.161218732018  2.019568984260  3.132585844502  4.802551963135
9.359521353540  7.563451201280  4.123477518126  5.300052200041  7.760313533183  3.872465081644  8.557737188484  8.373112548293  6.801055033867  1.494124225421  2.090598860900  7.627202251546  8.107177152560  7.471109985851  4.743640023276
4.676979434932  4.216938770155  1.199989997230  0.508202625075  4.685030179196  1.421411696278  1.303341418335  5.375155650943  7.909893602913  6.702642545902  0.994480614997  8.471427256952  7.457733747317  1.274721421981  5.920740644433
1.414637138041  3.524984361330  9.910198619745  2.798206103190  2.827924529562  3.407259547726  9.363008696336  7.403103784709  3.641515702741  1.336156476694  4.931158800523  9.565953126696  2.189646082389  4.401463832453  1.610419942160
5.155657803817  3.730247963928  7.277774418754  0.401048505000  0.353317956583  3.784556721475  4.587289445438  7.461656592121  7.863901793750  5.874310467080  0.628168593950  9.851639951502  4.085273120834  1.123831811560  4.907969522502
6.083246462395  0.064138237022  1.226938718402  9.619314242940  6.669096875278  9.964661318072  3.294414657879  3.224787635891  8.112219113510  3.696096373414  1.789452264844  3.881316184212  4.440374720605  3.169766345884  2.299621820116
7.950775967847  3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268118372519  0.997333443640  8.939768910973  1.622749428644  5.364965681999  9.761759148734  7.087763810639
3.266767907806  3.326983131428  8.630187880581  7.928323007234  3.539122627003  7.326705045049  4.780240392817  3.631613985254  4.054410021006  6.110127471858  9.227190524665  3.063594526096  8.820781385725  3.678475913341  8.263540502792
6.377260982365  2.834062614253  8.674638167665  2.919918747402  2.495051365679  6.621502757061  8.562611981344  6.103618147231  2.107158167536  5.776748604182  2.779691906246  9.756236211944  7.119391816086  7.338065048868  2.345947845890
2.409336848439  4.994489711154  9.020686014924  4.452200010405  1.691909534590  7.689219704170  9.512091590006  7.443546609230  8.426814269005  5.883460719326  5.896567996379  4.567382526286  5.451167971601  2.888717343371  8.510993556270
8.373361785277  2.683894677263  7.652116996953  2.707452994665  6.262309097940  9.795558072613  6.993113139776  3.510072170962  5.254751594741  7.690064932220  9.943844253104  3.513513290172  6.269581373088  3.342434938329  2.435021221691
8.317961214242  2.527731115678  2.104082351914  1.628035616128  6.693802201956  9.284260313258  5.844502480255  1.363135935952  1.353540756345  1.201280412347  7.180869080005  2.200073815247  3.533182087246  5.081644855773  7.188484437311
2.548293680105  5.033867149412  4.225421230531  6.610900762727  0.112330810717  8.452560747110  9.985851474364  0.423276467697  9.434932421693  8.770155119998  9.569973500820  2.625007507719  0.179195842141  1.696278130334  1.418335137515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044433141463  7.138041352498  4.361330991019  8.281488729820  6.103122321908  4.529561040725  9.547726936300  8.696336340310
3.784709364151  5.702741133615  6.476694424697  6.650523956592  1.087480218964  7.382389440146  3.832453161041  9.342160515565  7.803817373024  7.963928727777  4.080497590104  8.505032174547  7.956582078455  6.721475458728  9.445438346165
6.592121786390  1.793750587431  0.467080093398  6.343950985160  7.812396408527  4.420834112383  1.811560490796  9.922502608324  6.462395006413  8.237022122693  8.380145411931  4.242972705115  6.875277696466  1.318072329441  4.657879922478
7.635891811221  9.113510369609  6.373414109427  0.014844388138  4.045006444037  5.020605316976  6.345884229962  1.220116795077  5.967847396778  6.224305671704  0.800430265000  3.284531628911  9.611150937147  0.128739689272  0.513551816982
7.835139826811  8.372519099733  3.443640824458  6.760973162271  7.389438536496  6.981999976175  9.148734708776  3.210639326676  7.907806332698  3.131428863018  7.452224242832  3.007266492128  2.627002432670  5.045049478024  0.392817963161
3.985254405441  0.021006611012  7.471858965545  7.074665306356  2.487880882078  2.685725367847  5.913341826354  0.902792637726  0.982365283406  2.614253867463  8.739308741991  8.747434388711  1.365678362150  2.757061856261  1.981344210361
8.147231210715  8.167536577674  8.604182210795  8.456246975620  4.172738711939  2.116086733806  5.048868234594  7.245890240933  6.848439499448  9.711154902068  6.686667995220  0.010437208306  9.534599468921  9.704170951209  1.590006344354
6.609230842681  4.269005588346  0.719326522482  4.446379456735  0.487070545116  8.271601288871  7.343371851099  3.956270837336  1.785277268389  4.677263765211  6.568696720745  2.994697765446  9.097949679555  8.072613699311  3.139776951007
2.170962525475  1.594741769006  4.932220937110  1.703104351358  1.151966626958  2.673088334243  4.938329243502  1.621691831796  1.214242252773  1.115678210408  2.923657612803  5.616150708596  2.201955628426  0.313258584450  2.480255736313
5.935952135354  0.756345120128  0.412347751812  6.530005220004  1.776031353318  3.387246508164  4.855773718848  4.837311254829  3.680105503386  7.149412422542  1.802274111090  0.762759150449  0.810716545256  0.747110998585  1.474364642327
6.467697943493  2.421693877015  5.119998999723  0.050820262507  5.468503017919  6.142141169627  8.130334141833  5.537515565094  3.790989360291  3.670264254590  2.692663396499  7.847171650980  6.745772104731  7.127472142198  1.592074604443
3.141463713804  1.352498436133  0.991019861974  5.279820610319  0.282792452956  2.340725954772  6.936300869633  6.740310378470  9.364151570274  1.133615647669  4.096330115052  3.956524247954  0.218963438238  9.440146383245  3.161041534216
0.515565780381  7.373024796392  8.727777441875  4.040104850500  0.035331795658  3.378455672147  5.458728944543  8.746165659212  1.786390179375  0.587431046708  0.665031184395  0.985192820445  6.408526142083  4.112383181156  0.490796592250
2.608324646239  5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811221911351  0.369609637341  4.771160551484  4.388160543716  6.444036202060  5.316976634588  4.229962722011
6.795077596784  7.396778622430  5.671704023879  7.715000328450  9.589705961115  1.237147012873  9.689272051355  1.216982783513  9.826811837251  9.099733344364  0.496191126097  3.162203877159  8.536495398199  9.976175914873  4.708776921063
9.326676790780  6.332698313142  8.863018788058  1.792832300723  4.353912262700  3.732670504504  9.478024039281  7.363161398525  4.405441002100  6.611012747185  8.537288257466  5.306388387994  0.882077968572  5.367847591334  1.826354690279
2.637726098236  5.283406261425  3.867463816766  5.291991874740  2.249505136567  9.662150275706  1.856261198134  4.610361814723  1.210715816753  6.577674860418  2.882438395624  6.975652556489  8.711938911608  6.733806504886  8.234594324589
0.240933684843  9.499448971115  4.902068601492  4.445220001040  5.169190953459  0.768921970417  0.951209159000  6.744354660923  0.842681426900  5.588346071932  6.194125994637  9.456767187913  0.545115527160  1.288871734337  1.851099995627
0.837336178527  7.268389467726  3.765211699695  3.270745299466  5.626230909794  0.979555807261  3.699311313977  6.351007217096  2.525475159474  1.769006493222  0.509853620310  4.351380254302  6.626957967308  8.334243493832  9.243502762169
1.831796121424  2.252773111567  8.210408235191  4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354075634  5.120128041234  7.323555103000  5.220036216819  1.353317038724  6.508164485577  3.718848083731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042327646769  7.943493242169  3.877015511999  8.561466555082  0.262539685066  3.017918314214  1.169627813033  4.141833153751

Place-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 6727435.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 6727435.50       321.49         97          0          6
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 6727435.50       321.49         97

Place-opt command complete                CPU:    42 s (  0.01 hr )  ELAPSE:   199 s (  0.06 hr )  MEM-PEAK:  1079 MB
Place-opt command statistics  CPU=14 sec (0.00 hr) ELAPSED=14 sec (0.00 hr) MEM-PEAK=1.054 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2025-02-27 16:44:48 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1080 MB (FLW-8100)
1
Information: 2 out of 3 MSG-3549 messages were not printed due to limit 1  (MSG-3913)
check_legality
************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 14 total shapes.
Layer M2: cached 9 shapes out of 9 total shapes.
Cached 81 vias out of 207 total vias.

check_legality for block design msrv32_lu ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0251 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (19 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design msrv32_lu succeeded!


check_legality succeeded.

**************************

1
report_qor -summary
****************************************
Report : qor
        -summary
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:44:59 2025
****************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
Design             (Setup)               --           0.00              0

Design             (Hold)                --           0.00              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                            321.49
Cell Area (netlist and physical only):          321.49
Nets with DRC Violations:        0
1
report_power****************************************
Report : power
        -significant_digits 2
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:45:03 2025
****************************************
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Mode: default
Corner: default
Scenario: default
Voltage: 0.95
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell lu_output_reg[31] for parameter Cout. Lowest table value = 0.000100, highest table value = 0.008000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell lu_output_reg[30] for parameter Cout. Lowest table value = 0.000100, highest table value = 0.008000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell lu_output_reg[29] for parameter Cout. Lowest table value = 0.000100, highest table value = 0.008000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell lu_output_reg[28] for parameter Cout. Lowest table value = 0.000100, highest table value = 0.008000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell lu_output_reg[27] for parameter Cout. Lowest table value = 0.000100, highest table value = 0.008000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell lu_output_reg[26] for parameter Cout. Lowest table value = 0.000100, highest table value = 0.008000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell lu_output_reg[25] for parameter Cout. Lowest table value = 0.000100, highest table value = 0.008000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell lu_output_reg[24] for parameter Cout. Lowest table value = 0.000100, highest table value = 0.008000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell lu_output_reg[23] for parameter Cout. Lowest table value = 0.000100, highest table value = 0.008000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell lu_output_reg[22] for parameter Cout. Lowest table value = 0.000100, highest table value = 0.008000, value = 0.000000 (POW-046)
Note - message 'POW-046' limit (10) exceeded. Remainder will be suppressed.

  Cell Internal Power    = 3.23e+06 pW ( 59.1%)
  Net Switching Power    = 2.23e+06 pW ( 40.9%)
Total Dynamic Power      = 5.46e+06 pW (100.0%)

Cell Leakage Power       = 6.73e+06 pW


  Attributes
  ----------
      u  -  User defined power group

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
register                  0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
sequential                9.06e+05               2.45e+05               4.53e+06               5.68e+06    ( 46.6%)         
combinational             2.32e+06               1.99e+06               2.20e+06               6.50e+06    ( 53.4%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     3.23e+06 pW            2.23e+06 pW            6.73e+06 pW            1.22e+07 pW
1
Information: 175 out of 185 POW-046 messages were not printed due to limit 10  (MSG-3913)
report_constraints -all_violators
****************************************
Report : constraint
        -all_violators
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:45:06 2025
****************************************

   late_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: default Corner: default
   Scenario: default
   max_transition                                                              
                             Required        Actual                            
   Net                      Transition     Transition        Slack  Violation  
  ---------------------------------------------------------------------------
   n58                          0.10           0.08           0.02  (MET)      

  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 0


   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 0
1
icc2_shell> report_timing
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:45:12 2025
****************************************
No paths.
1
icc2_shell> 
set CTS_CELLS [get_lib_cells "*/NBUFF*LVT */NBUFF*RVT */INVX*_LVT */INVX*_RVT */CGL* */LSUP* */*DFF*"]
{saed32_lvt|saed32_lvt_std/NBUFFX16_LVT saed32_lvt|saed32_lvt_std/NBUFFX2_LVT saed32_lvt|saed32_lvt_std/NBUFFX32_LVT saed32_lvt|saed32_lvt_std/NBUFFX4_LVT saed32_lvt|saed32_lvt_std/NBUFFX8_LVT saed32_rvt|saed32_rvt_std/NBUFFX16_RVT saed32_rvt|saed32_rvt_std/NBUFFX2_RVT saed32_rvt|saed32_rvt_std/NBUFFX32_RVT saed32_rvt|saed32_rvt_std/NBUFFX4_RVT saed32_rvt|saed32_rvt_std/NBUFFX8_RVT saed32_lvt|saed32_lvt_std/INVX0_LVT saed32_lvt|saed32_lvt_std/INVX16_LVT saed32_lvt|saed32_lvt_std/INVX1_LVT saed32_lvt|saed32_lvt_std/INVX2_LVT saed32_lvt|saed32_lvt_std/INVX32_LVT saed32_lvt|saed32_lvt_std/INVX4_LVT saed32_lvt|saed32_lvt_std/INVX8_LVT saed32_rvt|saed32_rvt_std/INVX0_RVT saed32_rvt|saed32_rvt_std/INVX16_RVT saed32_rvt|saed32_rvt_std/INVX1_RVT saed32_rvt|saed32_rvt_std/INVX2_RVT saed32_rvt|saed32_rvt_std/INVX32_RVT saed32_rvt|saed32_rvt_std/INVX4_RVT saed32_rvt|saed32_rvt_std/INVX8_RVT saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT saed32_hvt|saed32_hvt_lsup/LSUPENCLX1_HVT saed32_hvt|saed32_hvt_lsup/LSUPENCLX2_HVT saed32_hvt|saed32_hvt_lsup/LSUPENCLX4_HVT saed32_hvt|saed32_hvt_lsup/LSUPENCLX8_HVT saed32_hvt|saed32_hvt_lsup/LSUPENX1_HVT saed32_hvt|saed32_hvt_lsup/LSUPENX2_HVT saed32_hvt|saed32_hvt_lsup/LSUPENX4_HVT saed32_hvt|saed32_hvt_lsup/LSUPENX8_HVT saed32_hvt|saed32_hvt_lsup/LSUPX1_HVT saed32_hvt|saed32_hvt_lsup/LSUPX2_HVT saed32_hvt|saed32_hvt_lsup/LSUPX4_HVT saed32_hvt|saed32_hvt_lsup/LSUPX8_HVT saed32_lvt|saed32_lvt_lsup/LSUPENCLX1_LVT saed32_lvt|saed32_lvt_lsup/LSUPENCLX2_LVT saed32_lvt|saed32_lvt_lsup/LSUPENCLX4_LVT saed32_lvt|saed32_lvt_lsup/LSUPENCLX8_LVT saed32_lvt|saed32_lvt_lsup/LSUPENX1_LVT saed32_lvt|saed32_lvt_lsup/LSUPENX2_LVT saed32_lvt|saed32_lvt_lsup/LSUPENX4_LVT saed32_lvt|saed32_lvt_lsup/LSUPENX8_LVT saed32_lvt|saed32_lvt_lsup/LSUPX1_LVT saed32_lvt|saed32_lvt_lsup/LSUPX2_LVT saed32_lvt|saed32_lvt_lsup/LSUPX4_LVT saed32_lvt|saed32_lvt_lsup/LSUPX8_LVT saed32_rvt|saed32_rvt_lsup/LSUPENCLX1_RVT saed32_rvt|saed32_rvt_lsup/LSUPENCLX2_RVT saed32_rvt|saed32_rvt_lsup/LSUPENCLX4_RVT saed32_rvt|saed32_rvt_lsup/LSUPENCLX8_RVT saed32_rvt|saed32_rvt_lsup/LSUPENX1_RVT saed32_rvt|saed32_rvt_lsup/LSUPENX2_RVT saed32_rvt|saed32_rvt_lsup/LSUPENX4_RVT saed32_rvt|saed32_rvt_lsup/LSUPENX8_RVT saed32_rvt|saed32_rvt_lsup/LSUPX1_RVT saed32_rvt|saed32_rvt_lsup/LSUPX2_RVT saed32_rvt|saed32_rvt_lsup/LSUPX4_RVT saed32_rvt|saed32_rvt_lsup/LSUPX8_RVT saed32_hvt|saed32_hvt_std/AODFFARX1_HVT saed32_hvt|saed32_hvt_std/AODFFARX2_HVT saed32_hvt|saed32_hvt_std/AODFFNARX1_HVT saed32_hvt|saed32_hvt_std/AODFFNARX2_HVT ...}
set_dont_touch $CTS_CELLS false
1
set_lib_cell_purpose -exclude cts [get_lib_cells] 
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND2X1_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND2X2_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND2X4_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND3X1_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND3X2_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND3X4_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND4X1_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND4X2_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND4X4_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:ANTENNA_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
1
set_lib_cell_purpose -include cts $CTS_CELLS
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NBUFFX16_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NBUFFX2_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NBUFFX32_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NBUFFX4_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NBUFFX8_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NBUFFX16_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NBUFFX2_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NBUFFX32_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NBUFFX4_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NBUFFX8_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
1
source ../scripts/clock_ndr.tcl
Information: The command 'set_clock_routing_rules' cleared the undo history. (UNDO-016)
Information: The command 'set_clock_routing_rules' cleared the undo history. (UNDO-016)
1
source ../scripts/cts_include_refs.tcl
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND2X2_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND2X1_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND2X4_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AO22X1_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AO22X2_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AOI22X1_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AOI22X2_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLNPRX2_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLNPRX8_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLPPRX2_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLPPRX8_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:MUX21X1_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:MUX21X2_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AND2X2_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AND2X1_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AND2X4_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AO22X1_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AO22X2_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AOI22X1_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AOI22X2_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:CGLNPRX2_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:CGLNPRX8_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:CGLPPRX2_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:CGLPPRX8_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:MUX21X1_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:MUX21X2_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AND2X2_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AND2X1_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AND2X4_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AO22X1_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AO22X2_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AOI22X1_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AOI22X2_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:CGLNPRX2_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:CGLNPRX8_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:CGLPPRX2_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:CGLPPRX8_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:MUX21X1_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:MUX21X2_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsup:LSUPX1_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsup:LSUPX2_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsup:LSUPX4_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsup:LSUPX8_HVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsup:LSUPX1_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsup:LSUPX2_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsup:LSUPX4_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsup:LSUPX8_RVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsup:LSUPX1_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsup:LSUPX2_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsup:LSUPX4_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsup:LSUPX8_LVT.timing' is set in the current block 'msrv32_lu', because the actual library setting may not be overwritten. (ATTR-12)
1
check_design -checks pre_clock_tree_stage
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : msrv32_lu
 Version: T-2022.03-SP4
 Date   : Thu Feb 27 16:45:31 2025
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-905      Warn   1          Clock %clock(%mode) with no sinks.
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   64         The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-002      Warn   32         The register clock pin '%pin' has no fanin clocks. Mode:'%mode'.
  TCK-012      Warn   38         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 136 EMS messages : 0 errors, 135 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-101      Info   1          %s will work on the following scenarios.
  CTS-107      Info   1          %s will work on all clocks in active scenarios, including %d mas...
  CTS-973      Info   1          The value of option cts.compile.enable_cell_relocation has been ...
  PDC-003      Warn   4          Routing direction of metal layer %s is neither "horizontal" nor ...
  ----------------------------------------------------------------------------------------------------
  Total 7 non-EMS messages : 0 errors, 4 warnings, 3 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Feb27164531.log'.
1
clock_optInformation: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-02-27 16:45:35 / Session: 0.07 hr / Command: 0.00 hr / Memory: 1080 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: Dynamic Scenario ASR Mode:  3
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (262560 247360)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-02-27 16:45:35 / Session: 0.07 hr / Command: 0.00 hr / Memory: 1080 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-02-27 16:45:35 / Session: 0.07 hr / Command: 0.00 hr / Memory: 1080 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT

Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (262560 247360)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: cts_w2_s2_vlg; Min Layer: M4; Max Layer: M5
   Design Base; Net Type: sink;     Rule: cts_w1_s2; Min Layer: M1; Max Layer: M5

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.12 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 14 total shapes.
Layer M2: cached 9 shapes out of 9 total shapes.
Cached 81 vias out of 207 total vias.
Total 0.0298 seconds to build cellmap data
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
Total 0.0017 seconds to load 97 cell instances into cellmap
Moveable cells: 97; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9823, cell height 1.6720, cell area 3.3144 for total 97 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Num of echelons 0
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.24 sec, cpu time is 0 hr : 0 min : 0.24 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 0, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Information: The net parasitics of block msrv32_lu are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.12 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design msrv32_lu  (NEX-011)
Information: r = 1.418780 ohm/um, via_r = 0.510079 ohm/cut, c = 0.074492 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.613469 ohm/um, via_r = 0.631347 ohm/cut, c = 0.085881 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 1, GR 0, DR 0), data (VR 135, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
Average gCell capacity  5.55     on layer (1)    M1
Average gCell capacity  9.67     on layer (2)    M2
Average gCell capacity  4.93     on layer (3)    M3
Average gCell capacity  5.17     on layer (4)    M4
Average gCell capacity  2.09     on layer (5)    M5
Average gCell capacity  1.98     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.76         on layer (1)    M1
Average number of tracks per gCell 10.72         on layer (2)    M2
Average number of tracks per gCell 5.41  on layer (3)    M3
Average number of tracks per gCell 5.39  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.72  on layer (6)    M6
Average number of tracks per gCell 1.47  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.82  on layer (9)    M9
Average number of tracks per gCell 0.39  on layer (10)   MRDL
Number of gCells = 3060
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: msrv32_lu; type: design; tot_drc_vio: 0; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: default:clock; type: clock; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
No clock in the group
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No clock to optimize
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No clock in the group
Information: The run time for Area recovery is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
No clock in the group
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes         --      --      --      --   default

Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Buffer/Inverter reference list for clock tree synthesis:
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT


register reference list:
   saed32_hvt|saed32_hvt_std/AODFFARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFARX2_RVT
   saed32_hvt|saed32_hvt_std/AODFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFX1_HVT
   saed32_hvt|saed32_hvt_std/DFFX2_HVT
   saed32_lvt|saed32_lvt_std/DFFX1_LVT
   saed32_lvt|saed32_lvt_std/DFFX2_LVT
   saed32_rvt|saed32_rvt_std/DFFX1_RVT
   saed32_rvt|saed32_rvt_std/DFFX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRSSRX1_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRSSRX1_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRSSRX1_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX2_RVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.005947, elapsed 0.005964, speed up 0.997150.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 1, GR 0, DR 0), data (VR 135, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 0.012189, Leakage = 0.006728, Internal = 0.003234, Switching = 0.002227
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 0.00 (0), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.012189, Leakage = 0.006728, Internal = 0.003234, Switching = 0.002227
 All scenarios used by CCD
    scenario 0: default , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: default, id = 0
          corner: default, id = 0
          isSetup: wns = nan, unweighted tns = nan
          isHold: wns = nan, unweighted tns = nan

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997998
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997943
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.958333

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 0.00 (0), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.012189, Leakage = 0.006728, Internal = 0.003234, Switching = 0.002227

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997288
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996995
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 0.00 (0), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.012189, Leakage = 0.006728, Internal = 0.003234, Switching = 0.002227

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.998408
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997677
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 0.00 (0), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.012189, Leakage = 0.006728, Internal = 0.003234, Switching = 0.002227

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997946
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997435
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 0.00 (0), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.012189, Leakage = 0.006728, Internal = 0.003234, Switching = 0.002227
 CCD flow runtime: cpu 0.227058, elapsed 0.227558, speed up 0.997803.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Information: The run time for Local skew optimization is 0 hr : 0 min : 0.26 sec, cpu time is 0 hr : 0 min : 0.26 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block msrv32_lu are cleared. (TIM-123)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   26  Proc 14241 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,29.26um,27.74um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 14241 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 138
Number of nets to route  = 1
Number of single or zero port nets = 1
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 14241 
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
Average gCell capacity  5.55     on layer (1)    M1
Average gCell capacity  9.67     on layer (2)    M2
Average gCell capacity  4.93     on layer (3)    M3
Average gCell capacity  5.17     on layer (4)    M4
Average gCell capacity  2.09     on layer (5)    M5
Average gCell capacity  1.98     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.76         on layer (1)    M1
Average number of tracks per gCell 10.72         on layer (2)    M2
Average number of tracks per gCell 5.41  on layer (3)    M3
Average number of tracks per gCell 5.39  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.72  on layer (6)    M6
Average number of tracks per gCell 1.47  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.82  on layer (9)    M9
Average number of tracks per gCell 0.39  on layer (10)   MRDL
Number of gCells = 3060
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   32  Alloctr   32  Proc 14241 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   32  Alloctr   32  Proc 14241 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   32  Proc 14241 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   32  Alloctr   32  Proc 14241 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  100  Alloctr  100  Proc 14241 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   70  Alloctr   70  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  100  Alloctr  100  Proc 14241 

Congestion utilization per direction:
Average vertical track utilization   =  0.00 %
Peak    vertical track utilization   =  0.00 %
Average horizontal track utilization =  0.00 %
Peak    horizontal track utilization =  0.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   70  Alloctr   70  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr  100  Proc 14241 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   58  Proc 14241 
Skip track assign
Skip detail route
Updating the database ...
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design msrv32_lu  (NEX-011)
Information: r = 1.418780 ohm/um, via_r = 0.510079 ohm/cut, c = 0.074492 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.613469 ohm/um, via_r = 0.631347 ohm/cut, c = 0.085881 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 0 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.28u 00:00:00.07s 00:00:01.36e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Information: The RC mode used is VR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes         --      --      --      --   default

Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-02-27 16:45:36 / Session: 0.07 hr / Command: 0.00 hr / Memory: 1511 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design msrv32_lu  (NEX-011)
Information: r = 1.418780 ohm/um, via_r = 0.510079 ohm/cut, c = 0.074492 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.613469 ohm/um, via_r = 0.631347 ohm/cut, c = 0.085881 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    46 s (  0.01 hr )  ELAPSE:   247 s (  0.07 hr )  MEM-PEAK:  1511 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Clock-opt timing update complete          CPU:    46 s (  0.01 hr )  ELAPSE:   247 s (  0.07 hr )  MEM-PEAK:  1511 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 6727435.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 6727435.50       321.49         97          0          6
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 6727435.50       321.49         97
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Clock-opt initialization complete         CPU:    48 s (  0.01 hr )  ELAPSE:   249 s (  0.07 hr )  MEM-PEAK:  1511 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (262560 247360)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario default  WNS = invalid, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:09         ~     0.000   321.492     0.000     0.000         0         6         0     0.000      1511 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0480 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
Total 0.0021 seconds to load 97 cell instances into cellmap
Moveable cells: 97; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9823, cell height 1.6720, cell area 3.3144 for total 97 placed and application fixed cells
Clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1511

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1511
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Core Area = 4 X 4 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 5 Iter  2          0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1511
Clock-opt optimization Phase 5 Iter  3          0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1511

Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 13
Layer name: M3, Mask name: metal3, Layer number: 15
Layer name: M4, Mask name: metal4, Layer number: 17
Layer name: M5, Mask name: metal5, Layer number: 19
Layer name: M6, Mask name: metal6, Layer number: 21
CCL: Total Usage Adjustment : 1
INFO: Derive row count 4 from GR congestion map (17/4)
INFO: Derive col count 4 from GR congestion map (18/4)
Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1511
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1511
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Core Area = 4 X 4 ()
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1511
Clock-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1511
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1511
Clock-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1511
Clock-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1511
Clock-opt optimization Phase 6 Iter  8          0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1511
Clock-opt optimization Phase 6 Iter  9          0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1511
Clock-opt optimization Phase 6 Iter 10          0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1511
Clock-opt optimization Phase 6 Iter 11          0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1511

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1511

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-02-27 16:45:41 / Session: 0.07 hr / Command: 0.00 hr / Memory: 1511 MB (FLW-8100)
Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1511
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT

Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (262560 247360)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: cts_w2_s2_vlg; Min Layer: M4; Max Layer: M5
   Design Base; Net Type: sink;     Rule: cts_w1_s2; Min Layer: M1; Max Layer: M5

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.12 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 14 total shapes.
Layer M2: cached 9 shapes out of 9 total shapes.
Cached 81 vias out of 207 total vias.
Total 0.0295 seconds to build cellmap data
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
Total 0.0017 seconds to load 97 cell instances into cellmap
Moveable cells: 97; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9823, cell height 1.6720, cell area 3.3144 for total 97 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 1, GR 0, DR 0), data (VR 135, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
Average gCell capacity  5.55     on layer (1)    M1
Average gCell capacity  9.67     on layer (2)    M2
Average gCell capacity  4.93     on layer (3)    M3
Average gCell capacity  5.17     on layer (4)    M4
Average gCell capacity  2.09     on layer (5)    M5
Average gCell capacity  1.98     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.76         on layer (1)    M1
Average number of tracks per gCell 10.72         on layer (2)    M2
Average number of tracks per gCell 5.41  on layer (3)    M3
Average number of tracks per gCell 5.39  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.72  on layer (6)    M6
Average number of tracks per gCell 1.47  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.82  on layer (9)    M9
Average number of tracks per gCell 0.39  on layer (10)   MRDL
Number of gCells = 3060
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 4 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.008388, elapsed 0.008412, speed up 0.997147.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 1, GR 0, DR 0), data (VR 135, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.012185, Leakage = 0.006727, Internal = 0.003227, Switching = 0.002231
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 0.00 (0), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.012185, Leakage = 0.006727, Internal = 0.003227, Switching = 0.002231
 All scenarios used by CCD
    scenario 0: default , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: default, id = 0
          corner: default, id = 0
          isSetup: wns = nan, unweighted tns = nan
          isHold: wns = nan, unweighted tns = nan

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.000224
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.999770
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 0.00 (0), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.012185, Leakage = 0.006727, Internal = 0.003227, Switching = 0.002231

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.000454
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.999768
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 0.00 (0), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.012185, Leakage = 0.006727, Internal = 0.003227, Switching = 0.002231

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997741
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996996
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.043478

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 0.00 (0), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.012185, Leakage = 0.006727, Internal = 0.003227, Switching = 0.002231

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.001136
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.000465
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.968750

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 0.00 (0), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.012185, Leakage = 0.006727, Internal = 0.003227, Switching = 0.002231
 CCD flow runtime: cpu 0.188391, elapsed 0.188588, speed up 0.998955.
CCD unblasted path groups
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The net parasitics of block msrv32_lu are cleared. (TIM-123)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   26  Proc 14270 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,29.26um,27.74um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 14270 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 138
Number of nets to route  = 1
Number of single or zero port nets = 1
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 14270 
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
Average gCell capacity  5.55     on layer (1)    M1
Average gCell capacity  9.67     on layer (2)    M2
Average gCell capacity  4.93     on layer (3)    M3
Average gCell capacity  5.17     on layer (4)    M4
Average gCell capacity  2.09     on layer (5)    M5
Average gCell capacity  1.98     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.76         on layer (1)    M1
Average number of tracks per gCell 10.72         on layer (2)    M2
Average number of tracks per gCell 5.41  on layer (3)    M3
Average number of tracks per gCell 5.39  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.72  on layer (6)    M6
Average number of tracks per gCell 1.47  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.82  on layer (9)    M9
Average number of tracks per gCell 0.39  on layer (10)   MRDL
Number of gCells = 3060
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   32  Alloctr   32  Proc 14270 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   32  Alloctr   32  Proc 14270 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   32  Proc 14270 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   32  Alloctr   32  Proc 14270 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  100  Alloctr  100  Proc 14270 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   70  Alloctr   70  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  100  Alloctr  100  Proc 14270 

Congestion utilization per direction:
Average vertical track utilization   =  0.00 %
Peak    vertical track utilization   =  0.00 %
Average horizontal track utilization =  0.00 %
Peak    horizontal track utilization =  0.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   70  Alloctr   70  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr  100  Proc 14270 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   58  Proc 14270 
Skip track assign
Skip detail route
Updating the database ...
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design msrv32_lu  (NEX-011)
Information: r = 1.418780 ohm/um, via_r = 0.510079 ohm/cut, c = 0.074492 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.613469 ohm/um, via_r = 0.631347 ohm/cut, c = 0.085881 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 0.65 sec, cpu time is 0 hr : 0 min : 0.65 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 14 total shapes.
Layer M2: cached 9 shapes out of 9 total shapes.
Cached 81 vias out of 207 total vias.

Legalizing Top Level Design msrv32_lu ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0238 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     505.492           97        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     97
number of references:                37
number of site rows:                 13
number of locations attempted:     2211
number of locations failed:         758  (34.3%)

Legality of references at locations:
18 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    32        380       115 ( 30.3%)        292        81 ( 27.7%)  LATCHX1_HVT
    16        199        78 ( 39.2%)        120        57 ( 47.5%)  AO21X1_HVT
    11        152        60 ( 39.5%)         88        39 ( 44.3%)  AO22X1_HVT
     7        119        71 ( 59.7%)         55        25 ( 45.5%)  AO222X1_HVT
     7        112        45 ( 40.2%)         96        39 ( 40.6%)  AOI22X1_HVT
     9        141        24 ( 17.0%)         85        13 ( 15.3%)  NAND2X0_HVT
     1         24        16 ( 66.7%)          8         2 ( 25.0%)  AO221X1_HVT
     1         16         6 ( 37.5%)         16         9 ( 56.2%)  OAI21X2_HVT
     2         27         6 ( 22.2%)         27         6 ( 22.2%)  INVX4_HVT
     1         16         7 ( 43.8%)         16         5 ( 31.2%)  AND3X1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        16 ( 66.7%)          8         2 ( 25.0%)  AO221X1_HVT
     7        119        71 ( 59.7%)         55        25 ( 45.5%)  AO222X1_HVT
     1         16         6 ( 37.5%)         16         9 ( 56.2%)  OAI21X2_HVT
     1         10         5 ( 50.0%)         10         4 ( 40.0%)  AND2X2_HVT
    16        199        78 ( 39.2%)        120        57 ( 47.5%)  AO21X1_HVT
    11        152        60 ( 39.5%)         88        39 ( 44.3%)  AO22X1_HVT
     7        112        45 ( 40.2%)         96        39 ( 40.6%)  AOI22X1_HVT
     1         16         7 ( 43.8%)         16         5 ( 31.2%)  AND3X1_HVT
     1         16         6 ( 37.5%)          0         0 (  0.0%)  OA21X1_HVT
     1         16         6 ( 37.5%)         16         5 ( 31.2%)  NAND2X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          97 (1265 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U103 (AO21X1_HVT)
  Input location: (12.424,14.704)
  Legal location: (12.424,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U102 (AO21X1_HVT)
  Input location: (13.488,16.376)
  Legal location: (13.488,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U101 (AO21X1_HVT)
  Input location: (15.464,16.376)
  Legal location: (15.464,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U100 (AO21X1_HVT)
  Input location: (16.984,16.376)
  Legal location: (16.984,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U84 (AND2X2_HVT)
  Input location: (24.888,6.344)
  Legal location: (24.888,6.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (AO21X1_HVT)
  Input location: (18.96,16.376)
  Legal location: (18.96,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U98 (AO21X1_HVT)
  Input location: (20.024,18.048)
  Legal location: (20.024,18.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U96 (AO21X1_HVT)
  Input location: (20.936,14.704)
  Legal location: (20.936,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U91 (AND3X1_HVT)
  Input location: (23.672,4.672)
  Legal location: (23.672,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U104 (AO21X1_HVT)
  Input location: (12.272,11.36)
  Legal location: (12.272,11.36)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 0 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:00.87u 00:00:00.03s 00:00:00.91e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (262560 247360)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0237 seconds to build cellmap data
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
Total 0.0011 seconds to load 97 cell instances into cellmap
Moveable cells: 97; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9823, cell height 1.6720, cell area 3.3144 for total 97 placed and application fixed cells
Information: Current block utilization is '0.63600', effective utilization is '0.63600'. (OPT-055)

    Scenario default  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:12         ~     0.000   321.492     0.000     0.000         0         6         0     0.000      1539 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-02-27 16:45:42 / Session: 0.07 hr / Command: 0.00 hr / Memory: 1539 MB (FLW-8100)

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.776313350933  9.863461648067  6.078122664085  2.744208341123  8.318115204907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.535477691094  2.700170582097  3.840459764440  3.750206053169  7.663458442299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.906179958244  5.867631870838  7.173893085364  9.669819999761  7.591487947087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.846451039655  4.570778792279  5.624877508820  7.826857253678  4.759133018263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.058784372107  9.584594508962  2.041726087119  3.921160867338  0.650488282345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.279836715224  8.244495833773  3.504879405451  1.682716012888  7.173433318510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.211065759371  1.017063182729  5.811518366269  5.826730883342  4.349383892435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.476866927518  1.265332191416  0.417769013533  1.833872465081  6.448557337188
Information: The net parasitics of block msrv32_lu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design msrv32_lu  (NEX-011)
Information: r = 1.418780 ohm/um, via_r = 0.510079 ohm/cut, c = 0.074492 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.613469 ohm/um, via_r = 0.631347 ohm/cut, c = 0.085881 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 6727435.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 6727435.50       321.49         97          0          6
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 6727435.50       321.49         97

Clock-opt command complete                CPU:    52 s (  0.01 hr )  ELAPSE:   253 s (  0.07 hr )  MEM-PEAK:  1539 MB
Clock-opt command statistics  CPU=6 sec (0.00 hr) ELAPSED=6 sec (0.00 hr) MEM-PEAK=1.503 GB

Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2025-02-27 16:45:42 / Session: 0.07 hr / Command: 0.00 hr / Memory: 1539 MB (FLW-8100)

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-02-27 16:45:42 / Session: 0.07 hr / Command: 0.00 hr / Memory: 1539 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-02-27 16:45:42 / Session: 0.07 hr / Command: 0.00 hr / Memory: 1539 MB (FLW-8100)
Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Information: The net parasitics of block msrv32_lu are cleared. (TIM-123)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   26  Proc 14270 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,29.26um,27.74um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 14270 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 138
Number of nets to route  = 1
Number of single or zero port nets = 1
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 14270 
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
Average gCell capacity  5.55     on layer (1)    M1
Average gCell capacity  9.67     on layer (2)    M2
Average gCell capacity  4.93     on layer (3)    M3
Average gCell capacity  5.17     on layer (4)    M4
Average gCell capacity  2.09     on layer (5)    M5
Average gCell capacity  1.98     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.76         on layer (1)    M1
Average number of tracks per gCell 10.72         on layer (2)    M2
Average number of tracks per gCell 5.41  on layer (3)    M3
Average number of tracks per gCell 5.39  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.72  on layer (6)    M6
Average number of tracks per gCell 1.47  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.82  on layer (9)    M9
Average number of tracks per gCell 0.39  on layer (10)   MRDL
Number of gCells = 3060
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   32  Alloctr   32  Proc 14270 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   32  Alloctr   32  Proc 14270 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   32  Proc 14270 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   32  Alloctr   32  Proc 14270 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  208  Alloctr  208  Proc 14270 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Feb 27 16:45:42 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  208  Alloctr  208  Proc 14270 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  208  Alloctr  208  Proc 14270 

Congestion utilization per direction:
Average vertical track utilization   =  0.00 %
Peak    vertical track utilization   =  0.00 %
Average horizontal track utilization =  0.00 %
Peak    horizontal track utilization =  0.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 14270 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   58  Proc 14270 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   21  Alloctr   22  Proc 14270 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   31  Alloctr   31  Proc 14270 
Total number of nets = 138, of which 0 are not extracted
Total number of open nets = 135, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 4 candidate regions.
Start DR iteration 0: uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   65  Alloctr   65  Proc    0 
[Iter 0] Total (MB): Used   86  Alloctr   87  Proc 14270 

End DR iteration 0 with 4 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   21  Alloctr   22  Proc 14270 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   21  Alloctr   22  Proc 14270 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    0 micron
Total Number of Contacts =             0
Total Number of Wires =                0
Total Number of PtConns =              0
Total Number of Routed Wires =       0
Total Routed Wire Length =           0 micron
Total Number of Routed Contacts =       0
        Layer       M1 :          0 micron
        Layer       M2 :          0 micron
        Layer       M3 :          0 micron
        Layer       M4 :          0 micron
        Layer       M5 :          0 micron
        Layer       M6 :          0 micron
        Layer       M7 :          0 micron
        Layer       M8 :          0 micron
        Layer       M9 :          0 micron
        Layer     MRDL :          0 micron

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 0 vias)
 
 
  Total double via conversion rate    =  0.00% (0 / 0 vias)
 
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 0 vias)
 
 

Total number of nets = 138
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-02-27 16:45:42 / Session: 0.07 hr / Command: 0.00 hr / Memory: 1539 MB (FLW-8100)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2025-02-27 16:45:42 / Session: 0.07 hr / Command: 0.00 hr / Memory: 1539 MB (FLW-8100)

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2025-02-27 16:45:42 / Session: 0.07 hr / Command: 0.00 hr / Memory: 1539 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design msrv32_lu  (NEX-011)
Information: r = 1.418780 ohm/um, via_r = 0.510079 ohm/cut, c = 0.074492 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.613469 ohm/um, via_r = 0.631347 ohm/cut, c = 0.085881 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    52 s (  0.01 hr )  ELAPSE:   253 s (  0.07 hr )  MEM-PEAK:  1539 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 136 signal nets.
Info: update em.

Clock-opt timing update complete          CPU:    52 s (  0.01 hr )  ELAPSE:   253 s (  0.07 hr )  MEM-PEAK:  1539 MB
INFO: Propagating Switching Activities
Information: Activity for scenario default was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 6727435.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 6727435.50       321.49         97          0          6
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 6727435.50       321.49         97
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Clock-opt initialization complete         CPU:    54 s (  0.02 hr )  ELAPSE:   255 s (  0.07 hr )  MEM-PEAK:  1539 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (262560 247360)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0240 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
Total 0.0012 seconds to load 97 cell instances into cellmap
Moveable cells: 97; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9823, cell height 1.6720, cell area 3.3144 for total 97 placed and application fixed cells
Clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (262560 247360)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539

CCL: Total Usage Adjustment : 1
INFO: Derive row count 4 from GR congestion map (17/4)
INFO: Derive col count 4 from GR congestion map (18/4)
Convert timing mode ...
Clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization Phase 20 Iter  4         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization Phase 20 Iter  5         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization Phase 20 Iter  6         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization Phase 20 Iter  7         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization Phase 20 Iter  8         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 20 Iter  9         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization Phase 20 Iter 10         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization Phase 20 Iter 11         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization Phase 20 Iter 12         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization Phase 20 Iter 13         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization Phase 20 Iter 14         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization Phase 20 Iter 15         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization Phase 20 Iter 16         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization Phase 20 Iter 17         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization Phase 20 Iter 18         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization Phase 20 Iter 19         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization Phase 20 Iter 20         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization Phase 20 Iter 21         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Clock-opt optimization Phase 20 Iter 22         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539

Clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
ISR: Running first pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00029314 cumPct:    51.03 estdown: 0.00028133 cumUp:    2 numDown:    4 status= valid
Knee-Processing :  cumEst: 0.00043604 cumPct:    75.90 estdown: 0.00013843 cumUp:    3 numDown:    3 status= valid
Knee-Processing :  cumEst: 0.00049314 cumPct:    85.84 estdown: 0.00008133 cumUp:    4 numDown:    2 status= valid
Knee-Processing :  cumEst: 0.00057447 cumPct:   100.00 estdown: 0.00000000 cumUp:   65 numDown:    0 status= valid
ISR: Running second pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00029314 cumPct:    51.03 estdown: 0.00028133 cumUp:    2 numDown:    4 status= valid
Knee-Processing :  cumEst: 0.00043604 cumPct:    75.90 estdown: 0.00013843 cumUp:    3 numDown:    3 status= valid
Knee-Processing :  cumEst: 0.00049314 cumPct:    85.84 estdown: 0.00008133 cumUp:    4 numDown:    2 status= valid
Knee-Processing :  cumEst: 0.00057447 cumPct:   100.00 estdown: 0.00000000 cumUp:   65 numDown:    0 status= valid
Clock-opt optimization Phase 23 Iter  2         0.00        0.00      0.00         -        321.49  6727435.50          97              0.07      1539
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00028579 cumPct:    57.99 estdown: 0.00020707 cumUp:    2 numDown:    4 status= valid
Knee-Processing :  cumEst: 0.00041153 cumPct:    83.50 estdown: 0.00008133 cumUp:    4 numDown:    2 status= valid
Knee-Processing :  cumEst: 0.00049286 cumPct:   100.00 estdown: 0.00000000 cumUp:    6 numDown:    0 status= valid
Knee-Processing :  cumEst: 0.00049286 cumPct:   100.00 estdown: 0.00000000 cumUp:   65 numDown:    0 status= valid

Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         -        321.49  6605909.50          97              0.07      1539
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         -        321.49  6605909.50          97              0.07      1539
Clock-opt optimization Phase 24 Iter  3         0.00        0.00      0.00         -        321.49  6605909.50          97              0.07      1539

Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         -        321.49  6605909.50          97              0.07      1539
Clock-opt optimization Phase 25 Iter  2         0.00        0.00      0.00         -        321.49  6605909.50          97              0.07      1539
Clock-opt optimization Phase 25 Iter  3         0.00        0.00      0.00         -        321.49  6605909.50          97              0.07      1539
Clock-opt optimization Phase 25 Iter  4         0.00        0.00      0.00         -        321.49  6605909.50          97              0.07      1539

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         -        321.49  6605909.50          97              0.07      1539
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0242 seconds to build cellmap data
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
Total 0.0011 seconds to load 97 cell instances into cellmap
Moveable cells: 97; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9823, cell height 1.6720, cell area 3.3144 for total 97 placed and application fixed cells
Information: Current block utilization is '0.63600', effective utilization is '0.63600'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0237 seconds to build cellmap data
Snapped 97 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 14270 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 14270 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,29.26um,27.74um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 14270 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 135
Number of single or zero port nets = 1
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 135, Total Half Perimeter Wire Length (HPWL) 1695 microns
HPWL   0 ~   50 microns: Net Count      135     Total HPWL         1695 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 14270 
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
Average gCell capacity  5.55     on layer (1)    M1
Average gCell capacity  9.67     on layer (2)    M2
Average gCell capacity  4.93     on layer (3)    M3
Average gCell capacity  5.17     on layer (4)    M4
Average gCell capacity  2.09     on layer (5)    M5
Average gCell capacity  1.98     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.76         on layer (1)    M1
Average number of tracks per gCell 10.72         on layer (2)    M2
Average number of tracks per gCell 5.41  on layer (3)    M3
Average number of tracks per gCell 5.39  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.72  on layer (6)    M6
Average number of tracks per gCell 1.47  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.82  on layer (9)    M9
Average number of tracks per gCell 0.39  on layer (10)   MRDL
Number of gCells = 3060
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 14270 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 14270 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 14270 
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  135  Alloctr  136  Proc 14270 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  136  Alloctr  136  Proc 14270 
Initial. Routing result:
Initial. Both Dirs: Overflow =     3 Max = 1 GRCs =     9 (1.47%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  7) GRCs =     7 (2.29%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.65%)
Initial. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.65%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.65%)
Initial. M3         Overflow =     1 Max = 1 (GRCs =  5) GRCs =     5 (1.63%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1711.25
Initial. Layer M1 wire length = 46.72
Initial. Layer M2 wire length = 855.75
Initial. Layer M3 wire length = 757.79
Initial. Layer M4 wire length = 41.86
Initial. Layer M5 wire length = 9.14
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 675
Initial. Via VIA12SQ_C count = 377
Initial. Via VIA23SQ_C count = 282
Initial. Via VIA34SQ_C count = 14
Initial. Via VIA45SQ_C count = 2
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Feb 27 16:45:49 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  135  Alloctr  136  Proc 14270 
phase1. Routing result:
phase1. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.33%)
phase1. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.65%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.65%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1710.33
phase1. Layer M1 wire length = 46.72
phase1. Layer M2 wire length = 843.72
phase1. Layer M3 wire length = 743.31
phase1. Layer M4 wire length = 54.29
phase1. Layer M5 wire length = 22.29
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 688
phase1. Via VIA12SQ_C count = 378
phase1. Via VIA23SQ_C count = 284
phase1. Via VIA34SQ_C count = 20
phase1. Via VIA45SQ_C count = 6
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  106  Alloctr  106  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  135  Alloctr  136  Proc 14270 

Congestion utilization per direction:
Average vertical track utilization   = 15.50 %
Peak    vertical track utilization   = 70.59 %
Average horizontal track utilization = 14.18 %
Peak    horizontal track utilization = 75.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  106  Alloctr  106  Proc    0 
[End of Global Routing] Total (MB): Used  135  Alloctr  136  Proc 14270 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 14270 
Using per-layer congestion maps for congestion reduction.
Information: 6.54% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 1.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.64 to 0.64. (PLACE-030)
Corner Scaling is off, multiplier is 1.000000
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
nplLib: default vr hor dist = 1000
nplLib: default vr ver dist = 1000
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Information: Activity for scenario default was cached, no propagation required. (POW-005)
****** eLpp weights (with caps)
Number of nets: 135, of which 135 non-clock nets
Number of nets with 0 toggle rate: 0
Max toggle rate = 0.0359538, average toggle rate = 0.0241843
Max non-clock toggle rate = 0.0359538
eLpp weight range = (0.523741, 1.63065)
*** 3 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  
Number of nets with non-default weights: 135
Amt power = 0.1
Non-default weight range: (0.952374, 1.06306)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=default
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: The net parasitics of block msrv32_lu are cleared. (TIM-123)
Warning: Circuit has no valid timing endpoints (PLACE-015)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.53158e+07
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 97 out of 97 cells, ratio = 1.000000
Total displacement = 79.416000(um)
Max displacement = 2.789900(um), U93 (25.344000, 14.704000, 4) => (24.773399, 12.484700, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.28(um)
  0 ~  20% cells displacement <=      0.44(um)
  0 ~  30% cells displacement <=      0.52(um)
  0 ~  40% cells displacement <=      0.62(um)
  0 ~  50% cells displacement <=      0.69(um)
  0 ~  60% cells displacement <=      0.78(um)
  0 ~  70% cells displacement <=      0.85(um)
  0 ~  80% cells displacement <=      0.99(um)
  0 ~  90% cells displacement <=      1.65(um)
  0 ~ 100% cells displacement <=      2.79(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design msrv32_lu  (NEX-011)
Information: r = 1.418780 ohm/um, via_r = 0.510079 ohm/cut, c = 0.074293 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.613469 ohm/um, via_r = 0.631347 ohm/cut, c = 0.085809 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 26 Iter  2         0.00        0.00      0.00         -        321.49  6605909.50          97              0.07      1539
Clock-opt optimization Phase 26 Iter  3         0.00        0.00      0.00         -        321.49  6605909.50          97              0.07      1539
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0255 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
Total 0.0011 seconds to load 97 cell instances into cellmap, 97 cells are off site row
Moveable cells: 97; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9823, cell height 1.6720, cell area 3.3144 for total 97 placed and application fixed cells
Clock-opt optimization Phase 26 Iter  4         0.00        0.00      0.00         -        321.49  6605909.50          97              0.07      1539
Number of Site types in the design = 1
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0
Added 0 tie-hi cells
Added 0 tie-low cells
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 26 Iter  5         0.00        0.00      0.00         -        321.49  6605909.50          97              0.07      1539
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0239 seconds to build cellmap data
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 4(r) x 4(c) GridCells YDim 8.36 XDim 8.36
Total 0.0012 seconds to load 97 cell instances into cellmap, 97 cells are off site row
Moveable cells: 97; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9823, cell height 1.6720, cell area 3.3144 for total 97 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 14 total shapes.
Layer M2: cached 9 shapes out of 9 total shapes.
Cached 81 vias out of 207 total vias.

Legalizing Top Level Design msrv32_lu ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0240 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     505.492           97        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     97
number of references:                37
number of site rows:                 13
number of locations attempted:     2904
number of locations failed:        1013  (34.9%)

Legality of references at locations:
18 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    32        412       126 ( 30.6%)        388       106 ( 27.3%)  LATCHX1_HVT
     7        135        81 ( 60.0%)        127        76 ( 59.8%)  AO222X1_HVT
    16        223        85 ( 38.1%)        151        64 ( 42.4%)  AO21X1_HVT
    11        176        68 ( 38.6%)        136        59 ( 43.4%)  AO22X1_HVT
     7        152        60 ( 39.5%)        128        49 ( 38.3%)  AOI22X1_HVT
     9        181        34 ( 18.8%)        133        24 ( 18.0%)  NAND2X0_HVT
     1         24        11 ( 45.8%)         24        11 ( 45.8%)  AO221X1_HVT
     1         16        11 ( 68.8%)         16        10 ( 62.5%)  OA21X1_HVT
     1         32        11 ( 34.4%)         24         8 ( 33.3%)  NAND2X1_HVT
     1         32        10 ( 31.2%)         24         9 ( 37.5%)  NAND3X0_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        11 ( 68.8%)         16        10 ( 62.5%)  OA21X1_HVT
     7        135        81 ( 60.0%)        127        76 ( 59.8%)  AO222X1_HVT
     1         24        11 ( 45.8%)         24        11 ( 45.8%)  AO221X1_HVT
     1         14         7 ( 50.0%)         14         5 ( 35.7%)  OAI21X2_HVT
    11        176        68 ( 38.6%)        136        59 ( 43.4%)  AO22X1_HVT
     1         16         7 ( 43.8%)         16         6 ( 37.5%)  AND2X2_HVT
    16        223        85 ( 38.1%)        151        64 ( 42.4%)  AO21X1_HVT
     1         24        10 ( 41.7%)         24         9 ( 37.5%)  AND3X1_HVT
     7        152        60 ( 39.5%)        128        49 ( 38.3%)  AOI22X1_HVT
     1         32        10 ( 31.2%)         24         9 ( 37.5%)  NAND3X0_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          97 (1265 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.475 um ( 0.28 row height)
rms weighted cell displacement:   0.475 um ( 0.28 row height)
max cell displacement:            1.040 um ( 0.62 row height)
avg cell displacement:            0.421 um ( 0.25 row height)
avg weighted cell displacement:   0.421 um ( 0.25 row height)
number of cells moved:               97
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U113 (NAND2X0_HVT)
  Input location: (24.17,15.2736)
  Legal location: (25.04,14.704)
  Displacement:   1.040 um ( 0.62 row height)
Cell: U110 (AO21X1_HVT)
  Input location: (6.0249,12.2626)
  Legal location: (6.04,11.36)
  Displacement:   0.903 um ( 0.54 row height)
Cell: U79 (INVX2_HVT)
  Input location: (21.2805,10.1867)
  Legal location: (22,9.688)
  Displacement:   0.875 um ( 0.52 row height)
Cell: U126 (NAND2X0_HVT)
  Input location: (11.7471,12.2044)
  Legal location: (11.816,11.36)
  Displacement:   0.847 um ( 0.51 row height)
Cell: lu_output_reg[28] (LATCHX1_HVT)
  Input location: (15.8385,20.585)
  Legal location: (15.768,21.392)
  Displacement:   0.810 um ( 0.48 row height)
Cell: U89 (AO22X1_HVT)
  Input location: (20.7811,8.9429)
  Legal location: (20.48,9.688)
  Displacement:   0.804 um ( 0.48 row height)
Cell: U132 (NAND2X0_HVT)
  Input location: (11.1376,8.7834)
  Legal location: (11.36,8.016)
  Displacement:   0.799 um ( 0.48 row height)
Cell: U122 (AOI22X1_HVT)
  Input location: (14.4063,13.8001)
  Legal location: (14.4,13.032)
  Displacement:   0.768 um ( 0.46 row height)
Cell: U109 (AO21X1_HVT)
  Input location: (6.2726,15.6161)
  Legal location: (6.344,16.376)
  Displacement:   0.763 um ( 0.46 row height)
Cell: U145 (AO222X1_HVT)
  Input location: (16.3845,3.7421)
  Legal location: (16.376,3)
  Displacement:   0.742 um ( 0.44 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 97 out of 97 cells, ratio = 1.000000
Total displacement = 49.566399(um)
Max displacement = 1.439600(um), U113 (25.082001, 15.273600, 6) => (25.952000, 14.704000, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.14(um)
  0 ~  20% cells displacement <=      0.20(um)
  0 ~  30% cells displacement <=      0.34(um)
  0 ~  40% cells displacement <=      0.42(um)
  0 ~  50% cells displacement <=      0.52(um)
  0 ~  60% cells displacement <=      0.57(um)
  0 ~  70% cells displacement <=      0.62(um)
  0 ~  80% cells displacement <=      0.75(um)
  0 ~  90% cells displacement <=      0.85(um)
  0 ~ 100% cells displacement <=      1.44(um)
Information: The net parasitics of block msrv32_lu are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design msrv32_lu  (NEX-011)
Information: r = 1.418780 ohm/um, via_r = 0.510079 ohm/cut, c = 0.074492 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.613469 ohm/um, via_r = 0.631347 ohm/cut, c = 0.085881 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0243 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
Total 0.0011 seconds to load 97 cell instances into cellmap
Moveable cells: 97; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9823, cell height 1.6720, cell area 3.3144 for total 97 placed and application fixed cells
Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539

Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2025-02-27 16:45:50 / Session: 0.07 hr / Command: 0.00 hr / Memory: 1539 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (262560 247360)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.776313350933  9.863461648067  6.078122664085  2.744208341123  8.318115204907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.535477691094  2.700170582097  3.840459764440  3.750206053169  7.663458442299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.906179958244  5.867631870838  7.173893085364  9.669819999761  7.591487947087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.846451039655  4.570778792279  5.624877508820  7.826857253678  4.759133018263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.058784372107  9.584594508962  2.041726087119  3.921160867338  0.650488282345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.279836715224  8.244495833773  3.504879405451  1.682716012888  7.173433318510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.211065759371  1.017063182729  5.811518366269  5.826730883342  4.349383892435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.476866927518  1.265332191416  0.417769013533  1.833872465081  6.448557337188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.123832439997  2.300530341831  0.754684730179  1.961421411696  2.781303941418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.971653648619  7.452720345319  1.902826624529  5.623407259547  7.269363608696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.859910224418  7.540433187711  0.000352017956  5.833784556721  4.754587889445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.893969488718  4.029641453458  9.406668796875  2.789964661318  0.723294014657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.628450590238  7.977182142490  5.095896759611  1.512371470128  7.396892320513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.850373637880  5.817950462213  2.343538822627  0.037326705045  0.494780840392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.198164588167  6.652941057953  4.022494751365  6.796621502757  0.618562211981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.109510536014  9.244484349226  4.051690609534  5.907689219704  1.709512691590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.297142066996  9.532739591100  6.656261009097  9.409795558072  6.136993713139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.342694932351  9.141650174822  1.286692502201  9.569284260313  2.585844102480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033967149  4.784715371230  5.316642049978  7.270111030810  7.178452560747  1.109985451474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602013670  2.202035852020  9.208496036053  1.495116446745  7.734047317127  4.721421581592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702841133  6.716966544424  6.976682662162  5.921086180218  9.647382389440  1.463832053161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793850587  4.970957930093  3.986375099191  1.607811096408  5.274420834112  3.831811160490

Clock-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1 6605909.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1 6605909.50       321.49         97          0          6
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        1 6605909.50       321.49         97

Clock-opt command complete                CPU:    59 s (  0.02 hr )  ELAPSE:   260 s (  0.07 hr )  MEM-PEAK:  1539 MB
Clock-opt command statistics  CPU=7 sec (0.00 hr) ELAPSED=7 sec (0.00 hr) MEM-PEAK=1.503 GB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Global-route-opt command begin                   CPU:    59 s (  0.02 hr )  ELAPSE:   261 s (  0.07 hr )  MEM-PEAK:  1539 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Info: update em.

Global-route-opt timing update complete          CPU:    59 s (  0.02 hr )  ELAPSE:   261 s (  0.07 hr )  MEM-PEAK:  1539 MB
INFO: Propagating Switching Activities
Information: Activity for scenario default was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Global-route-opt initial QoR
____________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1 6605909.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1 6605909.50       321.49         97          0          6
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        1 6605909.50       321.49         97
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Global-route-opt initialization complete         CPU:    62 s (  0.02 hr )  ELAPSE:   263 s (  0.07 hr )  MEM-PEAK:  1539 MB
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0248 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
Total 0.0011 seconds to load 97 cell instances into cellmap
Moveable cells: 97; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9823, cell height 1.6720, cell area 3.3144 for total 97 placed and application fixed cells
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (262560 247360)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=LU_TOP, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.9500
  Supply Net = VSS, voltages =  0.0000
Hold Voltages:
  Supply Net = VDD, voltages =  0.9500
  Supply Net = VSS, voltages =  0.0000
Unique Voltages in Design:  0.0000 0.9500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Global-route-opt optimization Phase 1 Iter  1          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block msrv32_lu are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 14270 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                

Begin global routing.
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 14270 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,29.26um,27.74um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   32  Proc 14270 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 135
Number of single or zero port nets = 1
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 135, Total Half Perimeter Wire Length (HPWL) 1696 microns
HPWL   0 ~   50 microns: Net Count      135     Total HPWL         1696 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   32  Alloctr   32  Proc 14270 
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
Average gCell capacity  5.64     on layer (1)    M1
Average gCell capacity  9.67     on layer (2)    M2
Average gCell capacity  4.93     on layer (3)    M3
Average gCell capacity  5.17     on layer (4)    M4
Average gCell capacity  2.09     on layer (5)    M5
Average gCell capacity  1.98     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.76         on layer (1)    M1
Average number of tracks per gCell 10.72         on layer (2)    M2
Average number of tracks per gCell 5.41  on layer (3)    M3
Average number of tracks per gCell 5.39  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.72  on layer (6)    M6
Average number of tracks per gCell 1.47  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.82  on layer (9)    M9
Average number of tracks per gCell 0.39  on layer (10)   MRDL
Number of gCells = 3060
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   32  Alloctr   33  Proc 14270 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   32  Alloctr   33  Proc 14270 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   33  Proc 14270 
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  208  Alloctr  209  Proc 14270 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  208  Alloctr  209  Proc 14270 
Initial. Routing result:
Initial. Both Dirs: Overflow =     4 Max = 2 GRCs =    15 (2.45%)
Initial. H routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =    11 (3.59%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs =  4) GRCs =     4 (1.31%)
Initial. M1         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.33%)
Initial. M2         Overflow =     1 Max = 1 (GRCs =  4) GRCs =     4 (1.31%)
Initial. M3         Overflow =     3 Max = 2 (GRCs =  1) GRCs =    10 (3.27%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1698.03
Initial. Layer M1 wire length = 57.53
Initial. Layer M2 wire length = 818.36
Initial. Layer M3 wire length = 727.98
Initial. Layer M4 wire length = 62.00
Initial. Layer M5 wire length = 32.16
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 682
Initial. Via VIA12SQ_C count = 367
Initial. Via VIA23SQ_C count = 291
Initial. Via VIA34SQ_C count = 18
Initial. Via VIA45SQ_C count = 6
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Feb 27 16:45:52 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  208  Alloctr  209  Proc 14270 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     2 (0.33%)
phase1. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.33%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.33%)
phase1. M1         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.33%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.33%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1714.28
phase1. Layer M1 wire length = 62.57
phase1. Layer M2 wire length = 811.97
phase1. Layer M3 wire length = 712.22
phase1. Layer M4 wire length = 87.34
phase1. Layer M5 wire length = 40.17
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 694
phase1. Via VIA12SQ_C count = 371
phase1. Via VIA23SQ_C count = 287
phase1. Via VIA34SQ_C count = 26
phase1. Via VIA45SQ_C count = 10
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Thu Feb 27 16:45:52 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  208  Alloctr  209  Proc 14270 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1715.86
phase2. Layer M1 wire length = 62.57
phase2. Layer M2 wire length = 803.53
phase2. Layer M3 wire length = 712.22
phase2. Layer M4 wire length = 97.37
phase2. Layer M5 wire length = 40.17
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 698
phase2. Via VIA12SQ_C count = 371
phase2. Via VIA23SQ_C count = 289
phase2. Via VIA34SQ_C count = 28
phase2. Via VIA45SQ_C count = 10
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  208  Alloctr  209  Proc 14270 

Congestion utilization per direction:
Average vertical track utilization   = 15.61 %
Peak    vertical track utilization   = 58.82 %
Average horizontal track utilization = 14.32 %
Peak    horizontal track utilization = 66.67 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  179  Alloctr  178  Proc    0 
[End of Global Routing] Total (MB): Used  208  Alloctr  209  Proc 14270 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 14270 
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Information: Design msrv32_lu has 137 nets, 135 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 135, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Global-route-opt route-global QoR
_________________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 6605909.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 6605909.50       321.49         97          0          6
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 6605909.50       321.49         97

Global-route-opt Global-routing complete         CPU:    62 s (  0.02 hr )  ELAPSE:   263 s (  0.07 hr )  MEM-PEAK:  1539 MB

Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
Average gCell capacity  5.64     on layer (1)    M1
Average gCell capacity  9.67     on layer (2)    M2
Average gCell capacity  4.93     on layer (3)    M3
Average gCell capacity  5.17     on layer (4)    M4
Average gCell capacity  2.09     on layer (5)    M5
Average gCell capacity  1.98     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.76         on layer (1)    M1
Average number of tracks per gCell 10.72         on layer (2)    M2
Average number of tracks per gCell 5.41  on layer (3)    M3
Average number of tracks per gCell 5.39  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.72  on layer (6)    M6
Average number of tracks per gCell 1.47  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.82  on layer (9)    M9
Average number of tracks per gCell 0.39  on layer (10)   MRDL
Number of gCells = 3060
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Global-route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
Information: Design Average RC for design msrv32_lu  (NEX-011)
Information: r = 1.418780 ohm/um, via_r = 0.510079 ohm/cut, c = 0.074492 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.613469 ohm/um, via_r = 0.631347 ohm/cut, c = 0.085881 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Global-route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Global-route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
Global-route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
Global-route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Global-route-opt optimization Phase 4 Iter  5          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539

Global-route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Global-route-opt optimization Phase 5 Iter  2          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
Global-route-opt optimization Phase 5 Iter  3          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Global-route-opt optimization Phase 5 Iter  4          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
Global-route-opt optimization Phase 5 Iter  5          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539

Global-route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT


register reference list:
   saed32_hvt|saed32_hvt_std/AODFFARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFARX2_RVT
   saed32_hvt|saed32_hvt_std/AODFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFX1_HVT
   saed32_hvt|saed32_hvt_std/DFFX2_HVT
   saed32_lvt|saed32_lvt_std/DFFX1_LVT
   saed32_lvt|saed32_lvt_std/DFFX2_LVT
   saed32_rvt|saed32_rvt_std/DFFX1_RVT
   saed32_rvt|saed32_rvt_std/DFFX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRSSRX1_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRSSRX1_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRSSRX1_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX2_RVT

Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: cts_w2_s2_vlg; Min Layer: M4; Max Layer: M5
   Design Base; Net Type: sink;     Rule: cts_w1_s2; Min Layer: M1; Max Layer: M5

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.004891, elapsed 0.004901, speed up 0.997960.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 1, GR 0, DR 0), data (VR 0, GR 656, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 135 total shapes.
Layer M2: cached 9 shapes out of 318 total shapes.
Cached 81 vias out of 905 total vias.
Number of Site types in the design = 1
Total power = 0.011900, Leakage = 0.006606, Internal = 0.003175, Switching = 0.002119
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario default
    Scenario default
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 0.00 (0), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.011900, Leakage = 0.006606, Internal = 0.003175, Switching = 0.002119

CCD: Before drc optimization

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0164

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario default
    Scenario default
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 0.00 (0), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.011900, Leakage = 0.006606, Internal = 0.003175, Switching = 0.002119

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0143

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario default
    Scenario default
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 0.00 (0), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.011900, Leakage = 0.006606, Internal = 0.003175, Switching = 0.002119
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.266809, elapsed 0.267321, speed up 0.998085.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Global-route-opt optimization Phase 8 Iter  2          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Global-route-opt optimization Phase 8 Iter  3          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Global-route-opt optimization Phase 8 Iter  4          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
Global-route-opt optimization Phase 8 Iter  5          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Global-route-opt optimization Phase 8 Iter  6          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 8 Iter  7          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
Global-route-opt optimization Phase 8 Iter  8          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
Global-route-opt optimization Phase 8 Iter  9          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539

Global-route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Global-route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539

Global-route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT


register reference list:
   saed32_hvt|saed32_hvt_std/AODFFARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFARX2_RVT
   saed32_hvt|saed32_hvt_std/AODFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFX1_HVT
   saed32_hvt|saed32_hvt_std/DFFX2_HVT
   saed32_lvt|saed32_lvt_std/DFFX1_LVT
   saed32_lvt|saed32_lvt_std/DFFX2_LVT
   saed32_rvt|saed32_rvt_std/DFFX1_RVT
   saed32_rvt|saed32_rvt_std/DFFX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRSSRX1_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRSSRX1_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRSSRX1_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX2_RVT

Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: cts_w2_s2_vlg; Min Layer: M4; Max Layer: M5
   Design Base; Net Type: sink;     Rule: cts_w1_s2; Min Layer: M1; Max Layer: M5

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.004379, elapsed 0.004389, speed up 0.997722.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 1, GR 0, DR 0), data (VR 0, GR 656, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Number of Site types in the design = 1
Total power = 0.011900, Leakage = 0.006606, Internal = 0.003175, Switching = 0.002119
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario default
    Scenario default
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 0.00 (0), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.011900, Leakage = 0.006606, Internal = 0.003175, Switching = 0.002119

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.1081

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario default
    Scenario default
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 0.00 (0), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.011900, Leakage = 0.006606, Internal = 0.003175, Switching = 0.002119
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.366601, elapsed 0.366975, speed up 0.998981.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00028579 cumPct:    61.37 estdown: 0.00017987 cumUp:    2 numDown:    4 status= valid
Knee-Processing :  cumEst: 0.00034289 cumPct:    73.64 estdown: 0.00012277 cumUp:    3 numDown:    3 status= valid
Knee-Processing :  cumEst: 0.00038652 cumPct:    83.01 estdown: 0.00007913 cumUp:    4 numDown:    2 status= valid
Knee-Processing :  cumEst: 0.00046566 cumPct:   100.00 estdown: 0.00000000 cumUp:   65 numDown:    0 status= valid
Global-route-opt optimization Phase 12 Iter  2         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00028579 cumPct:    61.37 estdown: 0.00017987 cumUp:    2 numDown:    4 status= valid
Knee-Processing :  cumEst: 0.00034289 cumPct:    73.64 estdown: 0.00012277 cumUp:    3 numDown:    3 status= valid
Knee-Processing :  cumEst: 0.00038652 cumPct:    83.01 estdown: 0.00007913 cumUp:    4 numDown:    2 status= valid
Knee-Processing :  cumEst: 0.00046566 cumPct:   100.00 estdown: 0.00000000 cumUp:   65 numDown:    0 status= valid

Global-route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
Global-route-opt optimization Phase 14 Iter  1         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0

Global-route-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539

Global-route-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Global-route-opt optimization Phase 16 Iter  2         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539


Global-route-opt route preserve complete         CPU:    66 s (  0.02 hr )  ELAPSE:   268 s (  0.07 hr )  MEM-PEAK:  1539 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 135 total shapes.
Layer M2: cached 9 shapes out of 318 total shapes.
Cached 81 vias out of 905 total vias.

Legalizing Top Level Design msrv32_lu ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0241 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     505.492           97        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     97
number of references:                37
number of site rows:                 13
number of locations attempted:     2384
number of locations failed:         794  (33.3%)

Legality of references at locations:
18 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    32        396       120 ( 30.3%)        348        90 ( 25.9%)  LATCHX1_HVT
    16        207        74 ( 35.7%)        127        50 ( 39.4%)  AO21X1_HVT
     7        103        66 ( 64.1%)         87        54 ( 62.1%)  AO222X1_HVT
    11        152        56 ( 36.8%)         88        35 ( 39.8%)  AO22X1_HVT
     7        112        48 ( 42.9%)         80        29 ( 36.2%)  AOI22X1_HVT
     9        125        16 ( 12.8%)         93        12 ( 12.9%)  NAND2X0_HVT
     1         24        11 ( 45.8%)         24        11 ( 45.8%)  AO221X1_HVT
     1         16        11 ( 68.8%)         16        10 ( 62.5%)  OA21X1_HVT
     3         50         9 ( 18.0%)         36         6 ( 16.7%)  INVX0_HVT
     2         32         6 ( 18.8%)         32         7 ( 21.9%)  INVX4_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        11 ( 68.8%)         16        10 ( 62.5%)  OA21X1_HVT
     7        103        66 ( 64.1%)         87        54 ( 62.1%)  AO222X1_HVT
     1         24        11 ( 45.8%)         24        11 ( 45.8%)  AO221X1_HVT
     1         14         7 ( 50.0%)         14         5 ( 35.7%)  OAI21X2_HVT
     1         16         7 ( 43.8%)         16         6 ( 37.5%)  AND2X2_HVT
     7        112        48 ( 42.9%)         80        29 ( 36.2%)  AOI22X1_HVT
    11        152        56 ( 36.8%)         88        35 ( 39.8%)  AO22X1_HVT
     1         16         7 ( 43.8%)         16         5 ( 31.2%)  AND3X1_HVT
    16        207        74 ( 35.7%)        127        50 ( 39.4%)  AO21X1_HVT
     1         24         7 ( 29.2%)          8         3 ( 37.5%)  NAND3X0_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          97 (1265 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U103 (AO21X1_HVT)
  Input location: (12.424,14.704)
  Legal location: (12.424,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U102 (AO21X1_HVT)
  Input location: (13.944,16.376)
  Legal location: (13.944,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U101 (AO21X1_HVT)
  Input location: (15.464,16.376)
  Legal location: (15.464,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U100 (AO21X1_HVT)
  Input location: (16.984,16.376)
  Legal location: (16.984,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U84 (AND2X2_HVT)
  Input location: (24.432,6.344)
  Legal location: (24.432,6.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (AO21X1_HVT)
  Input location: (19.112,16.376)
  Legal location: (19.112,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U98 (AO21X1_HVT)
  Input location: (20.48,18.048)
  Legal location: (20.48,18.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U96 (AO21X1_HVT)
  Input location: (21.392,14.704)
  Legal location: (21.392,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U91 (AND3X1_HVT)
  Input location: (23.52,4.672)
  Legal location: (23.52,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U104 (AO21X1_HVT)
  Input location: (11.968,13.032)
  Legal location: (11.968,13.032)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.065
Total Legalizer Wall Time: 0.066
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:    66 s (  0.02 hr )  ELAPSE:   268 s (  0.07 hr )  MEM-PEAK:  1539 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     1 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:45:57 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 97/97
Ground net VSS                97/97
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block msrv32_lu are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 14270 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 14270 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,29.26um,27.74um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   32  Proc 14270 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 135
Number of single or zero port nets = 1
137 nets are fully connected,
 of which 2 are detail routed and 135 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   32  Alloctr   33  Proc 14270 
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
Average gCell capacity  5.64     on layer (1)    M1
Average gCell capacity  9.67     on layer (2)    M2
Average gCell capacity  4.93     on layer (3)    M3
Average gCell capacity  5.17     on layer (4)    M4
Average gCell capacity  2.09     on layer (5)    M5
Average gCell capacity  1.98     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.76         on layer (1)    M1
Average number of tracks per gCell 10.72         on layer (2)    M2
Average number of tracks per gCell 5.41  on layer (3)    M3
Average number of tracks per gCell 5.39  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.72  on layer (6)    M6
Average number of tracks per gCell 1.47  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.82  on layer (9)    M9
Average number of tracks per gCell 0.39  on layer (10)   MRDL
Number of gCells = 3060
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   32  Alloctr   33  Proc 14270 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   32  Alloctr   33  Proc 14270 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   33  Proc 14270 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   32  Alloctr   33  Proc 14270 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  208  Alloctr  209  Proc 14270 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1715.86
Initial. Layer M1 wire length = 62.57
Initial. Layer M2 wire length = 803.53
Initial. Layer M3 wire length = 712.22
Initial. Layer M4 wire length = 97.37
Initial. Layer M5 wire length = 40.17
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 698
Initial. Via VIA12SQ_C count = 371
Initial. Via VIA23SQ_C count = 289
Initial. Via VIA34SQ_C count = 28
Initial. Via VIA45SQ_C count = 10
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Feb 27 16:45:57 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  208  Alloctr  209  Proc 14270 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1715.86
phase1. Layer M1 wire length = 62.57
phase1. Layer M2 wire length = 803.53
phase1. Layer M3 wire length = 712.22
phase1. Layer M4 wire length = 97.37
phase1. Layer M5 wire length = 40.17
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 698
phase1. Via VIA12SQ_C count = 371
phase1. Via VIA23SQ_C count = 289
phase1. Via VIA34SQ_C count = 28
phase1. Via VIA45SQ_C count = 10
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Thu Feb 27 16:45:57 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  208  Alloctr  209  Proc 14270 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1715.86
phase2. Layer M1 wire length = 62.57
phase2. Layer M2 wire length = 803.53
phase2. Layer M3 wire length = 712.22
phase2. Layer M4 wire length = 97.37
phase2. Layer M5 wire length = 40.17
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 698
phase2. Via VIA12SQ_C count = 371
phase2. Via VIA23SQ_C count = 289
phase2. Via VIA34SQ_C count = 28
phase2. Via VIA45SQ_C count = 10
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Thu Feb 27 16:45:57 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  208  Alloctr  209  Proc 14270 
phase3. Routing result:
phase3. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1715.86
phase3. Layer M1 wire length = 62.57
phase3. Layer M2 wire length = 803.53
phase3. Layer M3 wire length = 712.22
phase3. Layer M4 wire length = 97.37
phase3. Layer M5 wire length = 40.17
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 698
phase3. Via VIA12SQ_C count = 371
phase3. Via VIA23SQ_C count = 289
phase3. Via VIA34SQ_C count = 28
phase3. Via VIA45SQ_C count = 10
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  208  Alloctr  209  Proc 14270 

Congestion utilization per direction:
Average vertical track utilization   = 15.61 %
Peak    vertical track utilization   = 58.82 %
Average horizontal track utilization = 14.32 %
Peak    horizontal track utilization = 66.67 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Global Routing] Total (MB): Used  208  Alloctr  209  Proc 14270 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 14270 

Global-route-opt Incremental Global-routing complete  CPU:    67 s (  0.02 hr )  ELAPSE:   268 s (  0.07 hr )  MEM-PEAK:  1539 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Information: Design msrv32_lu has 137 nets, 135 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 135, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0242 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
Total 0.0011 seconds to load 97 cell instances into cellmap
Moveable cells: 97; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9823, cell height 1.6720, cell area 3.3144 for total 97 placed and application fixed cells
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (30000 30000) (262560 247360)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=LU_TOP, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.9500
  Supply Net = VSS, voltages =  0.0000
Hold Voltages:
  Supply Net = VDD, voltages =  0.9500
  Supply Net = VSS, voltages =  0.0000
Unique Voltages in Design:  0.0000 0.9500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
Average gCell capacity  5.64     on layer (1)    M1
Average gCell capacity  9.67     on layer (2)    M2
Average gCell capacity  4.93     on layer (3)    M3
Average gCell capacity  5.17     on layer (4)    M4
Average gCell capacity  2.09     on layer (5)    M5
Average gCell capacity  1.98     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.76         on layer (1)    M1
Average number of tracks per gCell 10.72         on layer (2)    M2
Average number of tracks per gCell 5.41  on layer (3)    M3
Average number of tracks per gCell 5.39  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.72  on layer (6)    M6
Average number of tracks per gCell 1.47  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.82  on layer (9)    M9
Average number of tracks per gCell 0.39  on layer (10)   MRDL
Number of gCells = 3060
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Global-route-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Global-route-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Global-route-opt optimization Phase 19 Iter  3         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539

Global-route-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Global-route-opt optimization Phase 20 Iter  2         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Global-route-opt optimization Phase 20 Iter  3         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Global-route-opt optimization Phase 20 Iter  4         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Global-route-opt optimization Phase 20 Iter  5         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
Information: Design Average RC for design msrv32_lu  (NEX-011)
Information: r = 1.418780 ohm/um, via_r = 0.510079 ohm/cut, c = 0.074492 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.613469 ohm/um, via_r = 0.631347 ohm/cut, c = 0.085881 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Global-route-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Global-route-opt optimization Phase 21 Iter  2         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
Global-route-opt optimization Phase 21 Iter  3         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.010626
new cutoff lpd: 7.73038e-03
nplLib: sample lib cell leakage 0.010626
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 0
Global-route-opt optimization Phase 21 Iter  4         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 21 Iter  5         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539

Global-route-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539
Global-route-opt optimization Phase 22 Iter  2         0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539

Global-route-opt optimization complete                 0.00        0.00      0.00         0        321.49  6605909.50          97              0.07      1539

Global-route-opt route preserve complete         CPU:    68 s (  0.02 hr )  ELAPSE:   269 s (  0.07 hr )  MEM-PEAK:  1539 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 129 total shapes.
Layer M2: cached 9 shapes out of 303 total shapes.
Cached 81 vias out of 905 total vias.

Legalizing Top Level Design msrv32_lu ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0241 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     505.492           97        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     97
number of references:                37
number of site rows:                 13
number of locations attempted:     2384
number of locations failed:         794  (33.3%)

Legality of references at locations:
18 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    32        396       120 ( 30.3%)        348        90 ( 25.9%)  LATCHX1_HVT
    16        207        74 ( 35.7%)        127        50 ( 39.4%)  AO21X1_HVT
     7        103        66 ( 64.1%)         87        54 ( 62.1%)  AO222X1_HVT
    11        152        56 ( 36.8%)         88        35 ( 39.8%)  AO22X1_HVT
     7        112        48 ( 42.9%)         80        29 ( 36.2%)  AOI22X1_HVT
     9        125        16 ( 12.8%)         93        12 ( 12.9%)  NAND2X0_HVT
     1         24        11 ( 45.8%)         24        11 ( 45.8%)  AO221X1_HVT
     1         16        11 ( 68.8%)         16        10 ( 62.5%)  OA21X1_HVT
     3         50         9 ( 18.0%)         36         6 ( 16.7%)  INVX0_HVT
     2         32         6 ( 18.8%)         32         7 ( 21.9%)  INVX4_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        11 ( 68.8%)         16        10 ( 62.5%)  OA21X1_HVT
     7        103        66 ( 64.1%)         87        54 ( 62.1%)  AO222X1_HVT
     1         24        11 ( 45.8%)         24        11 ( 45.8%)  AO221X1_HVT
     1         14         7 ( 50.0%)         14         5 ( 35.7%)  OAI21X2_HVT
     1         16         7 ( 43.8%)         16         6 ( 37.5%)  AND2X2_HVT
     7        112        48 ( 42.9%)         80        29 ( 36.2%)  AOI22X1_HVT
    11        152        56 ( 36.8%)         88        35 ( 39.8%)  AO22X1_HVT
     1         16         7 ( 43.8%)         16         5 ( 31.2%)  AND3X1_HVT
    16        207        74 ( 35.7%)        127        50 ( 39.4%)  AO21X1_HVT
     1         24         7 ( 29.2%)          8         3 ( 37.5%)  NAND3X0_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          97 (1265 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U103 (AO21X1_HVT)
  Input location: (12.424,14.704)
  Legal location: (12.424,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U102 (AO21X1_HVT)
  Input location: (13.944,16.376)
  Legal location: (13.944,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U101 (AO21X1_HVT)
  Input location: (15.464,16.376)
  Legal location: (15.464,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U100 (AO21X1_HVT)
  Input location: (16.984,16.376)
  Legal location: (16.984,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U84 (AND2X2_HVT)
  Input location: (24.432,6.344)
  Legal location: (24.432,6.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (AO21X1_HVT)
  Input location: (19.112,16.376)
  Legal location: (19.112,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U98 (AO21X1_HVT)
  Input location: (20.48,18.048)
  Legal location: (20.48,18.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U96 (AO21X1_HVT)
  Input location: (21.392,14.704)
  Legal location: (21.392,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U91 (AND3X1_HVT)
  Input location: (23.52,4.672)
  Legal location: (23.52,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U104 (AO21X1_HVT)
  Input location: (11.968,13.032)
  Legal location: (11.968,13.032)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.065
Total Legalizer Wall Time: 0.065
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:    68 s (  0.02 hr )  ELAPSE:   269 s (  0.07 hr )  MEM-PEAK:  1539 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:45:59 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 97/97
Ground net VSS                97/97
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block msrv32_lu are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 14270 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 14270 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,29.26um,27.74um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   32  Proc 14270 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 135
Number of single or zero port nets = 1
137 nets are fully connected,
 of which 2 are detail routed and 135 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   32  Alloctr   33  Proc 14270 
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
Average gCell capacity  5.64     on layer (1)    M1
Average gCell capacity  9.67     on layer (2)    M2
Average gCell capacity  4.93     on layer (3)    M3
Average gCell capacity  5.17     on layer (4)    M4
Average gCell capacity  2.09     on layer (5)    M5
Average gCell capacity  1.98     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.76         on layer (1)    M1
Average number of tracks per gCell 10.72         on layer (2)    M2
Average number of tracks per gCell 5.41  on layer (3)    M3
Average number of tracks per gCell 5.39  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.72  on layer (6)    M6
Average number of tracks per gCell 1.47  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.82  on layer (9)    M9
Average number of tracks per gCell 0.39  on layer (10)   MRDL
Number of gCells = 3060
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   32  Alloctr   33  Proc 14270 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   32  Alloctr   33  Proc 14270 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   33  Proc 14270 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   32  Alloctr   33  Proc 14270 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  208  Alloctr  209  Proc 14270 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1715.86
Initial. Layer M1 wire length = 62.57
Initial. Layer M2 wire length = 803.53
Initial. Layer M3 wire length = 712.22
Initial. Layer M4 wire length = 97.37
Initial. Layer M5 wire length = 40.17
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 698
Initial. Via VIA12SQ_C count = 371
Initial. Via VIA23SQ_C count = 289
Initial. Via VIA34SQ_C count = 28
Initial. Via VIA45SQ_C count = 10
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Feb 27 16:45:59 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  208  Alloctr  209  Proc 14270 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1715.86
phase1. Layer M1 wire length = 62.57
phase1. Layer M2 wire length = 803.53
phase1. Layer M3 wire length = 712.22
phase1. Layer M4 wire length = 97.37
phase1. Layer M5 wire length = 40.17
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 698
phase1. Via VIA12SQ_C count = 371
phase1. Via VIA23SQ_C count = 289
phase1. Via VIA34SQ_C count = 28
phase1. Via VIA45SQ_C count = 10
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Thu Feb 27 16:45:59 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  208  Alloctr  209  Proc 14270 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1715.86
phase2. Layer M1 wire length = 62.57
phase2. Layer M2 wire length = 803.53
phase2. Layer M3 wire length = 712.22
phase2. Layer M4 wire length = 97.37
phase2. Layer M5 wire length = 40.17
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 698
phase2. Via VIA12SQ_C count = 371
phase2. Via VIA23SQ_C count = 289
phase2. Via VIA34SQ_C count = 28
phase2. Via VIA45SQ_C count = 10
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Thu Feb 27 16:45:59 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  208  Alloctr  209  Proc 14270 
phase3. Routing result:
phase3. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1715.86
phase3. Layer M1 wire length = 62.57
phase3. Layer M2 wire length = 803.53
phase3. Layer M3 wire length = 712.22
phase3. Layer M4 wire length = 97.37
phase3. Layer M5 wire length = 40.17
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 698
phase3. Via VIA12SQ_C count = 371
phase3. Via VIA23SQ_C count = 289
phase3. Via VIA34SQ_C count = 28
phase3. Via VIA45SQ_C count = 10
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  208  Alloctr  209  Proc 14270 

Congestion utilization per direction:
Average vertical track utilization   = 15.61 %
Peak    vertical track utilization   = 58.82 %
Average horizontal track utilization = 14.32 %
Peak    horizontal track utilization = 66.67 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Global Routing] Total (MB): Used  208  Alloctr  209  Proc 14270 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 14270 

Global-route-opt Incremental Global-routing complete  CPU:    68 s (  0.02 hr )  ELAPSE:   270 s (  0.07 hr )  MEM-PEAK:  1539 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937605874  3.764160750933  9.863461648067  6.078122664085  2.744208341123  8.318115204907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135203696  0.523224091094  2.700170582097  3.840459764440  3.750206053169  7.663458442299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.994926358244  5.867631870838  7.173893085364  9.669819999761  7.591487947087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.834208439655  4.570778792279  5.624877508820  7.826857253678  4.759133018263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.046531772107  9.584594508962  2.041726087119  3.921160867338  0.650488282345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.267683115224  8.244495833773  3.504879405451  1.682716012888  7.173433318510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.209812159371  1.017063182729  5.811518366269  5.826730883342  4.349383892435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.464613327518  1.265332191416  0.417769013533  1.833872465081  6.448557337188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.111689839997  2.300530341831  0.754684730179  1.961421411696  2.781303941418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.969400048619  7.452720345319  1.902826624529  5.623407259547  7.269363608696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.847767624418  7.540433187711  0.000352017956  5.833784556721  4.754587889445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.881716888718  4.029641453458  9.406668796875  2.789964661318  0.723294014657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.616207990238  7.977182142490  5.095896759611  1.512371470128  7.396892320513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.848120037880  5.817950462213  2.343538822627  0.037326705045  0.494780840392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.198164588167  6.652941057953  4.022494751365  6.796621502757  0.618562211981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.109510536014  9.244484349226  4.051690609534  5.907689219704  1.709512691590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.297142066996  9.532739591100  6.656261009097  9.409795558072  6.136993713139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.342694932351  9.141650174822  1.286692502201  9.569284260313  2.585844102480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.784715371230  5.316642049978  7.270111030810  7.178452560747  1.109985451474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.202035852020  9.208496036053  1.495116446745  7.734047317127  4.721421581592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.716966544424  6.976682662162  5.921086180218  9.647382389440  1.463832053161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.970957930093  3.986375099191  1.607811096408  5.274420834112  3.831811160490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.656863364109  4.270046983594  1.384044706444  0.375020605316  9.766345484229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.993933590824  4.586792012378  2.717388138536  4.966981999976  1.759148334708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.787961708965  5.457006704512  3.562486580882  0.782685725367  8.475913941826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.308194032210  7.958488385181  6.204171438711  9.392116086733  8.065048468234
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Information: Design msrv32_lu has 137 nets, 135 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'msrv32_lu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 135, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Global-route-opt final QoR
__________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 6605909.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 6605909.50       321.49         97          0          6
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 6605909.50       321.49         97

Global-route-opt command complete                CPU:    68 s (  0.02 hr )  ELAPSE:   270 s (  0.07 hr )  MEM-PEAK:  1539 MB
Global-route-opt command statistics  CPU=9 sec (0.00 hr) ELAPSED=9 sec (0.00 hr) MEM-PEAK=1.503 GB
1
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt' (FLW-8001)
Information: Time: 2025-02-27 16:45:59 / Session: 0.07 hr / Command: 0.01 hr / Memory: 1539 MB (FLW-8100)
1
report_timing -delay_type max****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:46:11 2025
****************************************
No paths.
1
check_design -checks pre_route_stage 
****************************************
 Report : check_design 
 Options: { pre_route_stage }
 Design : msrv32_lu
 Version: T-2022.03-SP4
 Date   : Thu Feb 27 16:46:24 2025
****************************************

Running mega-check 'pre_route_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'timing'
    Running atomic-check 'routability'
    Running atomic-check 'hier_pre_route'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   64         The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-002      Warn   32         The register clock pin '%pin' has no fanin clocks. Mode:'%mode'.
  TCK-012      Warn   38         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 135 EMS messages : 0 errors, 134 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  ZRT-022      Warn   1          Cannot find a default contact code for layer %s.
  ZRT-025      Warn   1          Layer %s does not have a preferred direction, assigning to %s.
  ZRT-619      Info   1          Via ladder engine would be activated for pattern must join conne...
  ZRT-703      Info   1          Option route.detail.force_end_on_preferred_grid will be ignored ...
  ZRT-706      Info   1          When applicable layer based tapering will taper up to %.2f in di...
  ZRT-707      Info   1          When applicable Min-max layer allow_pin_connection mode will all...
  ZRT-718      Info   1          When applicable Min-max layer allow_pin_connection mode will all...
  ----------------------------------------------------------------------------------------------------
  Total 7 non-EMS messages : 0 errors, 2 warnings, 5 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Feb27164624.log'.
1
source ../../../ref/tech/saed32nm_ant_1p9m.tcl
1
report_app_options route.detail.*antenna*****************************************
Report : app_option
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:46:25 2025
****************************************
Name                                                         Type           Value      User-value   User-default System-default Scope      Status     Source
------------------------------------------------------------ -------------- ---------- ------------ ------------ -------------- ---------- ---------- ----------
route.detail.antenna                                         bool           true       --           --           true           block      normal     --
route.detail.antenna_fixing_preference                       enum           hop_layers --           --           hop_layers     block      normal     --
route.detail.antenna_on_iteration                            integer        1          --           --           1              block      normal     --
route.detail.antenna_verbose_level                           integer        1          --           --           1              block      normal     --
route.detail.check_antenna_for_open_nets                     bool           false      --           --           false          block      normal     --
route.detail.check_antenna_on_diode_pins                     bool           false      --           --           false          block      normal     --
route.detail.check_antenna_on_pg                             bool           false      --           --           false          block      normal     --
route.detail.default_port_external_antenna_area              float          0          --           --           0              block      normal     --
route.detail.enable_separate_pgate_ngate_antenna_ratio_check bool           false      --           --           false          block      normal     --
route.detail.hop_layers_to_fix_antenna                       bool           true       --           --           true           block      normal     --
route.detail.macro_pin_antenna_mode                          enum           normal     --           --           normal         block      normal     --
route.detail.max_antenna_fixing_pin_count_threshold          integer        50         --           --           50             block      normal     --
route.detail.max_antenna_pin_count                           integer        -1         --           --           -1             block      normal     --
route.detail.merge_gates_for_antenna                         bool           true       --           --           true           block      normal     --
route.detail.port_antenna_mode                               enum           float      --           --           float          block      normal     --
route.detail.report_antenna_for_must_join_port_root          bool           false      --           --           false          block      normal     --
route.detail.report_hier_antenna_for_must_join_port_root     bool           false      --           --           false          block      normal     --
route.detail.skip_antenna_analysis_for_nets                  list_of string --         --           --           --             block      normal     --
route.detail.skip_antenna_fixing_for_nets                    list_of string --         --           --           --             block      normal     --
route.detail.top_layer_antenna_fix_threshold                 integer        -1         --           --           -1             block      normal     --
------------------------------------------------------------ -------------- ---------- ------------ ------------ -------------- ---------- ---------- ----------

There are additional internal differences.
1
route_autoInformation: Starting 'route_auto' (FLW-8000)
Information: Time: 2025-02-27 16:46:38 / Session: 0.09 hr / Command: 0.00 hr / Memory: 1539 MB (FLW-8100)
Information: The net parasitics of block msrv32_lu are cleared. (TIM-123)
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Found antenna rule mode 4, diode mode 2:
        layer M1:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M2:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M3:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M4:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M5:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M6:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M7:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M8:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M9:  max ratio 1000, diode ratio {0.06 0 8000 50000} 
        layer MRDL:  max ratio 1000, diode ratio {0 0 1 0 0} 
        layer CO: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA2:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA3:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA4:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA5:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA6:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA7:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA8:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIARDL:  max ratio 20, diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   23  Alloctr   23  Proc 14270 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/17       
Routed partition 2/17       
Routed partition 3/17       
Routed partition 4/17       
Routed partition 5/17       
Routed partition 6/17       
Routed partition 7/17       
Routed partition 8/17       
Routed partition 9/17       
Routed partition 10/17      
Routed partition 11/17      
Routed partition 12/17      
Routed partition 13/17      
Routed partition 14/17      
Routed partition 15/17      
Routed partition 16/17      
Routed partition 17/17      

Assign Vertical partitions, iteration 0
Routed partition 1/18       
Routed partition 2/18       
Routed partition 3/18       
Routed partition 4/18       
Routed partition 5/18       
Routed partition 6/18       
Routed partition 7/18       
Routed partition 8/18       
Routed partition 9/18       
Routed partition 10/18      
Routed partition 11/18      
Routed partition 12/18      
Routed partition 13/18      
Routed partition 14/18      
Routed partition 15/18      
Routed partition 16/18      
Routed partition 17/18      
Routed partition 18/18      

Number of wires with overlap after iteration 0 = 360 of 1165


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   23  Alloctr   24  Proc 14270 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/17       
Routed partition 2/17       
Routed partition 3/17       
Routed partition 4/17       
Routed partition 5/17       
Routed partition 6/17       
Routed partition 7/17       
Routed partition 8/17       
Routed partition 9/17       
Routed partition 10/17      
Routed partition 11/17      
Routed partition 12/17      
Routed partition 13/17      
Routed partition 14/17      
Routed partition 15/17      
Routed partition 16/17      
Routed partition 17/17      

Assign Vertical partitions, iteration 1
Routed partition 1/18       
Routed partition 2/18       
Routed partition 3/18       
Routed partition 4/18       
Routed partition 5/18       
Routed partition 6/18       
Routed partition 7/18       
Routed partition 8/18       
Routed partition 9/18       
Routed partition 10/18      
Routed partition 11/18      
Routed partition 12/18      
Routed partition 13/18      
Routed partition 14/18      
Routed partition 15/18      
Routed partition 16/18      
Routed partition 17/18      
Routed partition 18/18      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   23  Alloctr   24  Proc 14270 

Number of wires with overlap after iteration 1 = 170 of 855


Wire length and via report:
---------------------------
Number of M1 wires: 100                   : 0
Number of M2 wires: 449                  VIA12SQ_C: 394
Number of M3 wires: 285                  VIA23SQ_C: 403
Number of M4 wires: 16           VIA34SQ_C: 30
Number of M5 wires: 5            VIA45SQ_C: 10
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 855               vias: 837

Total M1 wire length: 76.7
Total M2 wire length: 848.1
Total M3 wire length: 748.2
Total M4 wire length: 96.1
Total M5 wire length: 41.6
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1810.7

Longest M1 wire length: 11.7
Longest M2 wire length: 21.7
Longest M3 wire length: 21.9
Longest M4 wire length: 14.9
Longest M5 wire length: 13.4
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   23  Alloctr   23  Proc 14270 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   33  Proc 14270 
Total number of nets = 138, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net load_size_in[1]. The pin load_size_in[1] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net load_size_in[0]. The pin load_size_in[0] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net load_unsigned_in. The pin load_unsigned_in on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[31]. The pin data_in[31] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[30]. The pin data_in[30] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[29]. The pin data_in[29] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[28]. The pin data_in[28] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[27]. The pin data_in[27] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[26]. The pin data_in[26] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[25]. The pin data_in[25] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[24]. The pin data_in[24] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[23]. The pin data_in[23] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[22]. The pin data_in[22] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[21]. The pin data_in[21] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[20]. The pin data_in[20] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[19]. The pin data_in[19] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[18]. The pin data_in[18] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[17]. The pin data_in[17] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[16]. The pin data_in[16] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[15]. The pin data_in[15] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[14]. The pin data_in[14] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[13]. The pin data_in[13] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[12]. The pin data_in[12] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[11]. The pin data_in[11] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[10]. The pin data_in[10] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[9]. The pin data_in[9] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[8]. The pin data_in[8] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[7]. The pin data_in[7] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[6]. The pin data_in[6] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[5]. The pin data_in[5] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[4]. The pin data_in[4] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[3]. The pin data_in[3] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[2]. The pin data_in[2] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[1]. The pin data_in[1] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[0]. The pin data_in[0] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net iadder_1_to_0_in[1]. The pin iadder_1_to_0_in[1] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net iadder_1_to_0_in[0]. The pin iadder_1_to_0_in[0] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ahb_resp_in. The pin ahb_resp_in on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 38 nets as they don't have enough gate area info.
Region based early termination has 4 candidate regions.
Start DR iteration 0: uniform partition
Routed  1/4 Partitions, Violations =    1
Routed  2/4 Partitions, Violations =    7
Routed  3/4 Partitions, Violations =    7
Routed  4/4 Partitions, Violations =    2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        @@@@ Total number of instance ports with antenna violations =   0

        Less than minimum area : 1
        Same net spacing : 1

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   65  Alloctr   65  Proc    0 
[Iter 0] Total (MB): Used   88  Alloctr   89  Proc 14270 

End DR iteration 0 with 4 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   65  Alloctr   65  Proc    0 
[Iter 1] Total (MB): Used   88  Alloctr   89  Proc 14270 

End DR iteration 1 with 1 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   23  Alloctr   23  Proc 14270 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   23  Alloctr   23  Proc 14270 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1808 micron
Total Number of Contacts =             819
Total Number of Wires =                858
Total Number of PtConns =              103
Total Number of Routed Wires =       858
Total Routed Wire Length =           1796 micron
Total Number of Routed Contacts =       819
        Layer             M1 :         75 micron
        Layer             M2 :        852 micron
        Layer             M3 :        743 micron
        Layer             M4 :         97 micron
        Layer             M5 :         42 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA45SQ_C(rot) :         10
        Via        VIA34SQ_C :         28
        Via        VIA23SQ_C :          3
        Via   VIA23SQ_C(rot) :        387
        Via        VIA12SQ_C :        354
        Via   VIA12SQ_C(rot) :         36
        Via       VIA12BAR_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 
  Total double via conversion rate    =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 

Total number of nets = 138
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2025-02-27 16:46:38 / Session: 0.09 hr / Command: 0.00 hr / Memory: 1539 MB (FLW-8100)
route_optInformation: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-02-27 16:46:46 / Session: 0.09 hr / Command: 0.00 hr / Memory: 1539 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:    72 s (  0.02 hr )  ELAPSE:   316 s (  0.09 hr )  MEM-PEAK:  1539 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  0
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Information: Design msrv32_lu has 137 nets, 0 global routed, 135 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: The RC mode used is DR for design 'msrv32_lu'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: msrv32_lu 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 135 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 135, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:    72 s (  0.02 hr )  ELAPSE:   316 s (  0.09 hr )  MEM-PEAK:  1539 MB
INFO: Propagating Switching Activities
Information: Activity for scenario default was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 6605909.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 6605909.50       321.49         97
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 6605909.50       321.49         97
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Route-opt initialization complete         CPU:    73 s (  0.02 hr )  ELAPSE:   318 s (  0.09 hr )  MEM-PEAK:  1539 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 116 total shapes.
Layer M2: cached 9 shapes out of 554 total shapes.
Cached 81 vias out of 1026 total vias.
Total 0.0310 seconds to build cellmap data
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 6(r) x 6(c) GridCells YDim 5.016 XDim 5.016
Total 0.0018 seconds to load 97 cell instances into cellmap
Moveable cells: 97; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
135 out of 135 data nets are detail routed, 0 out of 1 clock nets is detail routed and total 136 nets have been analyzed
Only data route nets/shapes. Estimated current stage is after clock and data detail route stage
Average cell width 1.9823, cell height 1.6720, cell area 3.3144 for total 97 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         -        321.49  6605909.50          97              0.09      1539

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         -        321.49  6605909.50          97              0.09      1539
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539


Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539
Route-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539
Route-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539
Route-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539
Route-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539
Route-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539
Route-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539
Route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 9 Iter  3          0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539
Route-opt optimization Phase 9 Iter  4          0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539
INFO: New Levelizer turned on
Route-opt optimization Phase 11 Iter  2         0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539
INFO: New Levelizer turned on

Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539

Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539
Route-opt optimization Phase 13 Iter  2         0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539

Route-opt optimization complete                 0.00        0.00      0.00         0        320.48  6583643.00          97              0.09      1539

Route-opt route preserve complete         CPU:    74 s (  0.02 hr )  ELAPSE:   318 s (  0.09 hr )  MEM-PEAK:  1539 MB
INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/msrv32_lu_3618047_558056880.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 116 total shapes.
Layer M2: cached 9 shapes out of 554 total shapes.
Cached 81 vias out of 1026 total vias.

Legalizing Top Level Design msrv32_lu ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0242 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 36 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     505.492           97        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     97
number of references:                36
number of site rows:                 13
number of locations attempted:     2384
number of locations failed:         795  (33.3%)

Legality of references at locations:
17 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    32        396       120 ( 30.3%)        348        90 ( 25.9%)  LATCHX1_HVT
    16        207        74 ( 35.7%)        127        50 ( 39.4%)  AO21X1_HVT
     7        103        66 ( 64.1%)         87        54 ( 62.1%)  AO222X1_HVT
    11        152        56 ( 36.8%)         88        35 ( 39.8%)  AO22X1_HVT
     7        112        48 ( 42.9%)         80        29 ( 36.2%)  AOI22X1_HVT
    10        141        21 ( 14.9%)        109        17 ( 15.6%)  NAND2X0_HVT
     1         24        11 ( 45.8%)         24        11 ( 45.8%)  AO221X1_HVT
     1         16        11 ( 68.8%)         16        10 ( 62.5%)  OA21X1_HVT
     3         50         9 ( 18.0%)         36         6 ( 16.7%)  INVX0_HVT
     1         16         7 ( 43.8%)         16         6 ( 37.5%)  AND2X2_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        11 ( 68.8%)         16        10 ( 62.5%)  OA21X1_HVT
     7        103        66 ( 64.1%)         87        54 ( 62.1%)  AO222X1_HVT
     1         24        11 ( 45.8%)         24        11 ( 45.8%)  AO221X1_HVT
     1         14         7 ( 50.0%)         14         5 ( 35.7%)  OAI21X2_HVT
     1         16         7 ( 43.8%)         16         6 ( 37.5%)  AND2X2_HVT
     7        112        48 ( 42.9%)         80        29 ( 36.2%)  AOI22X1_HVT
    11        152        56 ( 36.8%)         88        35 ( 39.8%)  AO22X1_HVT
     1         16         7 ( 43.8%)         16         5 ( 31.2%)  AND3X1_HVT
    16        207        74 ( 35.7%)        127        50 ( 39.4%)  AO21X1_HVT
     1         24         7 ( 29.2%)          8         3 ( 37.5%)  NAND3X0_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          97 (1261 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U103 (AO21X1_HVT)
  Input location: (12.424,14.704)
  Legal location: (12.424,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U102 (AO21X1_HVT)
  Input location: (13.944,16.376)
  Legal location: (13.944,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U101 (AO21X1_HVT)
  Input location: (15.464,16.376)
  Legal location: (15.464,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U100 (AO21X1_HVT)
  Input location: (16.984,16.376)
  Legal location: (16.984,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U84 (AND2X2_HVT)
  Input location: (24.432,6.344)
  Legal location: (24.432,6.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (AO21X1_HVT)
  Input location: (19.112,16.376)
  Legal location: (19.112,16.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U98 (AO21X1_HVT)
  Input location: (20.48,18.048)
  Legal location: (20.48,18.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U96 (AO21X1_HVT)
  Input location: (21.392,14.704)
  Legal location: (21.392,14.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U91 (AND3X1_HVT)
  Input location: (23.52,4.672)
  Legal location: (23.52,4.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U104 (AO21X1_HVT)
  Input location: (11.968,13.032)
  Legal location: (11.968,13.032)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.069
Total Legalizer Wall Time: 0.069
----------------------------------------------------------------

Route-opt legalization complete           CPU:    74 s (  0.02 hr )  ELAPSE:   318 s (  0.09 hr )  MEM-PEAK:  1539 MB
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:46:47 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 97/97
Ground net VSS                97/97
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
INFO: Router Max Iterations set to : 5 
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Found antenna rule mode 4, diode mode 2:
        layer M1:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M2:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M3:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M4:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M5:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M6:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M7:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M8:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M9:  max ratio 1000, diode ratio {0.06 0 8000 50000} 
        layer MRDL:  max ratio 1000, diode ratio {0 0 1 0 0} 
        layer CO: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA2:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA3:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA4:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA5:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA6:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA7:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA8:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIARDL:  max ratio 20, diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   23  Alloctr   23  Proc 14270 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Analysis] Total (MB): Used   23  Alloctr   23  Proc 14270 
Num of eco nets = 138
Num of open eco nets = 2
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Init] Total (MB): Used   23  Alloctr   23  Proc 14270 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   27  Alloctr   27  Proc 14270 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,29.26um,27.74um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   33  Proc 14270 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 138
Number of nets to route  = 2
Number of single or zero port nets = 1
2 nets are partially connected,
 of which 2 are detail routed and 0 are global routed.
135 nets are fully connected,
 of which 135 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 2, Total Half Perimeter Wire Length (HPWL) 28 microns
HPWL   0 ~   50 microns: Net Count        2     Total HPWL           28 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   33  Alloctr   33  Proc 14270 
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
Average gCell capacity  5.64     on layer (1)    M1
Average gCell capacity  9.67     on layer (2)    M2
Average gCell capacity  4.93     on layer (3)    M3
Average gCell capacity  5.17     on layer (4)    M4
Average gCell capacity  2.09     on layer (5)    M5
Average gCell capacity  1.98     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.76         on layer (1)    M1
Average number of tracks per gCell 10.72         on layer (2)    M2
Average number of tracks per gCell 5.41  on layer (3)    M3
Average number of tracks per gCell 5.39  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.72  on layer (6)    M6
Average number of tracks per gCell 1.47  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.82  on layer (9)    M9
Average number of tracks per gCell 0.39  on layer (10)   MRDL
Number of gCells = 3060
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   33  Alloctr   33  Proc 14270 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   33  Alloctr   33  Proc 14270 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   33  Alloctr   33  Proc 14270 
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  209  Alloctr  209  Proc 14270 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  209  Alloctr  209  Proc 14270 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     4 (0.65%)
Initial. H routing: Overflow =     0 Max = 1 (GRCs =  4) GRCs =     4 (1.31%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 1 (GRCs =  4) GRCs =     4 (1.31%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Feb 27 16:46:47 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 18 gCells x 17 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  209  Alloctr  209  Proc 14270 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     4 (0.65%)
phase1. H routing: Overflow =     0 Max = 1 (GRCs =  4) GRCs =     4 (1.31%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 1 (GRCs =  4) GRCs =     4 (1.31%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  209  Alloctr  209  Proc 14270 

Congestion utilization per direction:
Average vertical track utilization   = 16.49 %
Peak    vertical track utilization   = 63.16 %
Average horizontal track utilization = 15.47 %
Peak    horizontal track utilization = 90.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Global Routing] Total (MB): Used  209  Alloctr  209  Proc 14270 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   59  Alloctr   60  Proc 14270 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: GR] Total (MB): Used   59  Alloctr   60  Proc 14270 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   23  Alloctr   23  Proc 14270 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/17       
Routed partition 2/17       
Routed partition 3/17       
Routed partition 4/17       
Routed partition 5/17       
Routed partition 6/17       
Routed partition 7/17       
Routed partition 8/17       
Routed partition 9/17       
Routed partition 10/17      
Routed partition 11/17      
Routed partition 12/17      
Routed partition 13/17      
Routed partition 14/17      
Routed partition 15/17      
Routed partition 16/17      
Routed partition 17/17      

Assign Vertical partitions, iteration 0
Routed partition 1/18       
Routed partition 2/18       
Routed partition 3/18       
Routed partition 4/18       
Routed partition 5/18       
Routed partition 6/18       
Routed partition 7/18       
Routed partition 8/18       
Routed partition 9/18       
Routed partition 10/18      
Routed partition 11/18      
Routed partition 12/18      
Routed partition 13/18      
Routed partition 14/18      
Routed partition 15/18      
Routed partition 16/18      
Routed partition 17/18      
Routed partition 18/18      

Number of wires with overlap after iteration 0 = 2 of 5


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   23  Alloctr   23  Proc 14270 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/17       
Routed partition 2/17       
Routed partition 3/17       
Routed partition 4/17       
Routed partition 5/17       
Routed partition 6/17       
Routed partition 7/17       
Routed partition 8/17       
Routed partition 9/17       
Routed partition 10/17      
Routed partition 11/17      
Routed partition 12/17      
Routed partition 13/17      
Routed partition 14/17      
Routed partition 15/17      
Routed partition 16/17      
Routed partition 17/17      

Assign Vertical partitions, iteration 1
Routed partition 1/18       
Routed partition 2/18       
Routed partition 3/18       
Routed partition 4/18       
Routed partition 5/18       
Routed partition 6/18       
Routed partition 7/18       
Routed partition 8/18       
Routed partition 9/18       
Routed partition 10/18      
Routed partition 11/18      
Routed partition 12/18      
Routed partition 13/18      
Routed partition 14/18      
Routed partition 15/18      
Routed partition 16/18      
Routed partition 17/18      
Routed partition 18/18      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   23  Alloctr   23  Proc 14270 

Number of wires with overlap after iteration 1 = 1 of 4


Wire length and via report:
---------------------------
Number of M1 wires: 1             : 0
Number of M2 wires: 3            VIA12SQ_C: 2
Number of M3 wires: 0            VIA23SQ_C: 0
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 4                 vias: 2

Total M1 wire length: 0.7
Total M2 wire length: 0.6
Total M3 wire length: 0.0
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1.3

Longest M1 wire length: 0.7
Longest M2 wire length: 0.3
Longest M3 wire length: 0.0
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   23  Alloctr   23  Proc 14270 
[ECO: CDR] Elapsed real time: 0:00:00 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: CDR] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: CDR] Total (MB): Used   23  Alloctr   23  Proc 14270 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               

Printing options for 'route.auto_via_ladder.*'

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net load_size_in[1]. The pin load_size_in[1] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net load_size_in[0]. The pin load_size_in[0] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net load_unsigned_in. The pin load_unsigned_in on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[31]. The pin data_in[31] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[30]. The pin data_in[30] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[29]. The pin data_in[29] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[28]. The pin data_in[28] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[27]. The pin data_in[27] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[26]. The pin data_in[26] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[25]. The pin data_in[25] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[24]. The pin data_in[24] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[23]. The pin data_in[23] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[22]. The pin data_in[22] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[21]. The pin data_in[21] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[20]. The pin data_in[20] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[19]. The pin data_in[19] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[18]. The pin data_in[18] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[17]. The pin data_in[17] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[16]. The pin data_in[16] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[15]. The pin data_in[15] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[14]. The pin data_in[14] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[13]. The pin data_in[13] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[12]. The pin data_in[12] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[11]. The pin data_in[11] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[10]. The pin data_in[10] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[9]. The pin data_in[9] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[8]. The pin data_in[8] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[7]. The pin data_in[7] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[6]. The pin data_in[6] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[5]. The pin data_in[5] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[4]. The pin data_in[4] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[3]. The pin data_in[3] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[2]. The pin data_in[2] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[1]. The pin data_in[1] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[0]. The pin data_in[0] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net iadder_1_to_0_in[1]. The pin iadder_1_to_0_in[1] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net iadder_1_to_0_in[0]. The pin iadder_1_to_0_in[0] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ahb_resp_in. The pin ahb_resp_in on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 38 nets as they don't have enough gate area info.

Begin ECO DRC check ...

Checked 1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   88  Alloctr   89  Proc 14270 

Total Wire Length =                    1809 micron
Total Number of Contacts =             819
Total Number of Wires =                861
Total Number of PtConns =              103
Total Number of Routed Wires =       861
Total Routed Wire Length =           1797 micron
Total Number of Routed Contacts =       819
        Layer             M1 :         76 micron
        Layer             M2 :        852 micron
        Layer             M3 :        743 micron
        Layer             M4 :         97 micron
        Layer             M5 :         42 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA45SQ_C(rot) :         10
        Via        VIA34SQ_C :         28
        Via        VIA23SQ_C :          3
        Via   VIA23SQ_C(rot) :        387
        Via        VIA12SQ_C :        354
        Via   VIA12SQ_C(rot) :         36
        Via       VIA12BAR_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 
  Total double via conversion rate    =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   88  Alloctr   89  Proc 14270 

Nets that have been changed:
Net 1 = n58
Net 2 = n63
Total number of changed nets = 2 (out of 138)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   23  Alloctr   23  Proc 14270 
[ECO: DR] Elapsed real time: 0:00:00 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DR] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: DR] Total (MB): Used   23  Alloctr   23  Proc 14270 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1809 micron
Total Number of Contacts =             819
Total Number of Wires =                861
Total Number of PtConns =              103
Total Number of Routed Wires =       861
Total Routed Wire Length =           1797 micron
Total Number of Routed Contacts =       819
        Layer             M1 :         76 micron
        Layer             M2 :        852 micron
        Layer             M3 :        743 micron
        Layer             M4 :         97 micron
        Layer             M5 :         42 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA45SQ_C(rot) :         10
        Via        VIA34SQ_C :         28
        Via        VIA23SQ_C :          3
        Via   VIA23SQ_C(rot) :        387
        Via        VIA12SQ_C :        354
        Via   VIA12SQ_C(rot) :         36
        Via       VIA12BAR_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 
  Total double via conversion rate    =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 

Total number of nets = 138
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    1809 micron
Total Number of Contacts =             819
Total Number of Wires =                861
Total Number of PtConns =              103
Total Number of Routed Wires =       861
Total Routed Wire Length =           1797 micron
Total Number of Routed Contacts =       819
        Layer             M1 :         76 micron
        Layer             M2 :        852 micron
        Layer             M3 :        743 micron
        Layer             M4 :         97 micron
        Layer             M5 :         42 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA45SQ_C(rot) :         10
        Via        VIA34SQ_C :         28
        Via        VIA23SQ_C :          3
        Via   VIA23SQ_C(rot) :        387
        Via        VIA12SQ_C :        354
        Via   VIA12SQ_C(rot) :         36
        Via       VIA12BAR_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 
  Total double via conversion rate    =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 2 nets
[ECO: End] Elapsed real time: 0:00:00 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 14270 

Route-opt ECO routing complete            CPU:    74 s (  0.02 hr )  ELAPSE:   319 s (  0.09 hr )  MEM-PEAK:  1539 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.764160750933  9.863461648067  6.078122664085  2.744208341123  8.318115204907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.523224091094  2.700170582097  3.840459764440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.838841248268  1.183757239103  3.334435108244
5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.610940344780  2.403950212847  6.139851244054
4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.735738322495  0.513688733170  5.027579318562
6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.445475849020  6.860171281901  2.000103751691
9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  9.587826008373  3.617884719132  8.946771337652
1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.474094183342  4.349315239984  0.216215618317
9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.813664352200  0.417792350082  1.833871165081
6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.972570238770  1.551121926446  2.300507902625
0.754685030179  1.961421411696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.463284040044  4.331446674687  0.413523684361
3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.450443947382  3.894433400381  4.531619119342
1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  4.387461656592  1.217863901793  7.505874310467  0.458297286343  9.509883644361  3.964084974420
8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  0.723294414657  8.793224787635  8.566476519113  5.103628033822  4.141093970014
8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.095897059611  1.512371470128  7.944156020513  5.512191864384  1.398267818372
5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288630187880  5.817928323007  2.991893422627  0.037358742594  0.494789940392
Information: The net parasitics of block msrv32_lu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'Load_Unit.dlib:msrv32_lu.design'. (TIM-125)
Information: Design msrv32_lu has 137 nets, 0 global routed, 135 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: The RC mode used is DR for design 'msrv32_lu'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: msrv32_lu 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 135 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 135, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 6583643.00
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 6583643.00       320.48         97
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 6583643.00       320.48         97

Route-opt command complete                CPU:    74 s (  0.02 hr )  ELAPSE:   319 s (  0.09 hr )  MEM-PEAK:  1539 MB
Route-opt command statistics  CPU=2 sec (0.00 hr) ELAPSED=2 sec (0.00 hr) MEM-PEAK=1.503 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2025-02-27 16:46:48 / Session: 0.09 hr / Command: 0.00 hr / Memory: 1539 MB (FLW-8100)
1
route_ecoInformation: Serialized np data
INFO: timer data saved to /tmp/msrv32_lu_3618047_558056880.timdat
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Found antenna rule mode 4, diode mode 2:
        layer M1:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M2:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M3:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M4:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M5:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M6:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M7:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M8:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M9:  max ratio 1000, diode ratio {0.06 0 8000 50000} 
        layer MRDL:  max ratio 1000, diode ratio {0 0 1 0 0} 
        layer CO: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA2:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA3:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA4:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA5:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA6:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA7:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA8:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIARDL:  max ratio 20, diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   23  Alloctr   23  Proc 14270 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Analysis] Total (MB): Used   23  Alloctr   23  Proc 14270 
Num of eco nets = 138
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Init] Total (MB): Used   23  Alloctr   23  Proc 14270 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net load_size_in[1]. The pin load_size_in[1] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net load_size_in[0]. The pin load_size_in[0] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net load_unsigned_in. The pin load_unsigned_in on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[31]. The pin data_in[31] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[30]. The pin data_in[30] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[29]. The pin data_in[29] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[28]. The pin data_in[28] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[27]. The pin data_in[27] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[26]. The pin data_in[26] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[25]. The pin data_in[25] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[24]. The pin data_in[24] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[23]. The pin data_in[23] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[22]. The pin data_in[22] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[21]. The pin data_in[21] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[20]. The pin data_in[20] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[19]. The pin data_in[19] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[18]. The pin data_in[18] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[17]. The pin data_in[17] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[16]. The pin data_in[16] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[15]. The pin data_in[15] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[14]. The pin data_in[14] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[13]. The pin data_in[13] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[12]. The pin data_in[12] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[11]. The pin data_in[11] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[10]. The pin data_in[10] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[9]. The pin data_in[9] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[8]. The pin data_in[8] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[7]. The pin data_in[7] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[6]. The pin data_in[6] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[5]. The pin data_in[5] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[4]. The pin data_in[4] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[3]. The pin data_in[3] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[2]. The pin data_in[2] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[1]. The pin data_in[1] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[0]. The pin data_in[0] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net iadder_1_to_0_in[1]. The pin iadder_1_to_0_in[1] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net iadder_1_to_0_in[0]. The pin iadder_1_to_0_in[0] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ahb_resp_in. The pin ahb_resp_in on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 38 nets as they don't have enough gate area info.

Begin ECO DRC check ...

Checked 1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   88  Alloctr   89  Proc 14270 

Total Wire Length =                    1809 micron
Total Number of Contacts =             819
Total Number of Wires =                861
Total Number of PtConns =              103
Total Number of Routed Wires =       861
Total Routed Wire Length =           1797 micron
Total Number of Routed Contacts =       819
        Layer             M1 :         76 micron
        Layer             M2 :        852 micron
        Layer             M3 :        743 micron
        Layer             M4 :         97 micron
        Layer             M5 :         42 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA45SQ_C(rot) :         10
        Via        VIA34SQ_C :         28
        Via        VIA23SQ_C :          3
        Via   VIA23SQ_C(rot) :        387
        Via        VIA12SQ_C :        354
        Via   VIA12SQ_C(rot) :         36
        Via       VIA12BAR_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 
  Total double via conversion rate    =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   88  Alloctr   89  Proc 14270 

Nets that have been changed:
Total number of changed nets = 0 (out of 138)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   23  Alloctr   23  Proc 14270 
[ECO: DR] Elapsed real time: 0:00:00 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DR] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: DR] Total (MB): Used   23  Alloctr   23  Proc 14270 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1809 micron
Total Number of Contacts =             819
Total Number of Wires =                861
Total Number of PtConns =              103
Total Number of Routed Wires =       861
Total Routed Wire Length =           1797 micron
Total Number of Routed Contacts =       819
        Layer             M1 :         76 micron
        Layer             M2 :        852 micron
        Layer             M3 :        743 micron
        Layer             M4 :         97 micron
        Layer             M5 :         42 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA45SQ_C(rot) :         10
        Via        VIA34SQ_C :         28
        Via        VIA23SQ_C :          3
        Via   VIA23SQ_C(rot) :        387
        Via        VIA12SQ_C :        354
        Via   VIA12SQ_C(rot) :         36
        Via       VIA12BAR_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 
  Total double via conversion rate    =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 

Total number of nets = 138
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    1809 micron
Total Number of Contacts =             819
Total Number of Wires =                861
Total Number of PtConns =              103
Total Number of Routed Wires =       861
Total Routed Wire Length =           1797 micron
Total Number of Routed Contacts =       819
        Layer             M1 :         76 micron
        Layer             M2 :        852 micron
        Layer             M3 :        743 micron
        Layer             M4 :         97 micron
        Layer             M5 :         42 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA45SQ_C(rot) :         10
        Via        VIA34SQ_C :         28
        Via        VIA23SQ_C :          3
        Via   VIA23SQ_C(rot) :        387
        Via        VIA12SQ_C :        354
        Via   VIA12SQ_C(rot) :         36
        Via       VIA12BAR_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 
  Total double via conversion rate    =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 0 nets
[ECO: End] Elapsed real time: 0:00:00 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 14270 
check_routes
Warning: Layer MRDL does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Found antenna rule mode 4, diode mode 2:
        layer M1:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M2:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M3:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M4:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M5:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M6:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M7:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M8:  max ratio 1000, diode ratio {0.06 0 400 40000} 
        layer M9:  max ratio 1000, diode ratio {0.06 0 8000 50000} 
        layer MRDL:  max ratio 1000, diode ratio {0 0 1 0 0} 
        layer CO: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA2:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA3:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA4:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA5:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA6:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA7:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIA8:  max ratio 20, diode ratio {0.06 0 200 1000} 
        layer VIARDL:  max ratio 20, diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.32 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.32 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)


Start checking for open nets ... 

Total number of nets = 138, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 138 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   23  Alloctr   23  Proc 14270 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net load_size_in[1]. The pin load_size_in[1] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net load_size_in[0]. The pin load_size_in[0] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net load_unsigned_in. The pin load_unsigned_in on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[31]. The pin data_in[31] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[30]. The pin data_in[30] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[29]. The pin data_in[29] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[28]. The pin data_in[28] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[27]. The pin data_in[27] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[26]. The pin data_in[26] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[25]. The pin data_in[25] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[24]. The pin data_in[24] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[23]. The pin data_in[23] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[22]. The pin data_in[22] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[21]. The pin data_in[21] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[20]. The pin data_in[20] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[19]. The pin data_in[19] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[18]. The pin data_in[18] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[17]. The pin data_in[17] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[16]. The pin data_in[16] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[15]. The pin data_in[15] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[14]. The pin data_in[14] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[13]. The pin data_in[13] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[12]. The pin data_in[12] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[11]. The pin data_in[11] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[10]. The pin data_in[10] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[9]. The pin data_in[9] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[8]. The pin data_in[8] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[7]. The pin data_in[7] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[6]. The pin data_in[6] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[5]. The pin data_in[5] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[4]. The pin data_in[4] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[3]. The pin data_in[3] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[2]. The pin data_in[2] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[1]. The pin data_in[1] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net data_in[0]. The pin data_in[0] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net iadder_1_to_0_in[1]. The pin iadder_1_to_0_in[1] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net iadder_1_to_0_in[0]. The pin iadder_1_to_0_in[0] on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ahb_resp_in. The pin ahb_resp_in on cell msrv32_lu does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 38 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/1 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   88  Alloctr   89  Proc 14270 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   88  Alloctr   89  Proc 14270 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    1809 micron
Total Number of Contacts =             819
Total Number of Wires =                861
Total Number of PtConns =              103
Total Number of Routed Wires =       861
Total Routed Wire Length =           1797 micron
Total Number of Routed Contacts =       819
        Layer             M1 :         76 micron
        Layer             M2 :        852 micron
        Layer             M3 :        743 micron
        Layer             M4 :         97 micron
        Layer             M5 :         42 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA45SQ_C(rot) :         10
        Via        VIA34SQ_C :         28
        Via        VIA23SQ_C :          3
        Via   VIA23SQ_C(rot) :        387
        Via        VIA12SQ_C :        354
        Via   VIA12SQ_C(rot) :         36
        Via       VIA12BAR_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 
  Total double via conversion rate    =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 819 vias)
 
    Layer VIA1       =  0.00% (0      / 391     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (391     vias)
    Layer VIA2       =  0.00% (0      / 390     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (390     vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA4       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 


Verify Summary:

Total number of nets = 138, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


report_qor
Information: Deserialized np data
INFO: timer data loaded from /tmp/msrv32_lu_3618047_558056880.timdat
****************************************
Report : qor
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:47:02 2025
****************************************



Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                     97
Buf/Inv Cell Count:                   6
Buf Cell Count:                       0
Inv Cell Count:                       6
CT Buf/Inv Cell Count:                0
Combinational Cell Count:            65
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:               32
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       32
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            0.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:              157.82
Noncombinational Area:           162.65
Buf/Inv Area:                      9.40
Total Buffer Area:                 0.00
Total Inverter Area:               9.40
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                     866.06
Net YLength:                     943.44
----------------------------------------
Cell Area (netlist):                            320.48
Cell Area (netlist and physical only):          320.48
Net Length:                     1809.50


Design Rules
----------------------------------------
Total Number of Nets:               138
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
report_constraints -all_violators ****************************************
Report : constraint
        -all_violators
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:47:09 2025
****************************************

   late_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: default Corner: default
   Scenario: default
   max_transition                                                              
                             Required        Actual                            
   Net                      Transition     Transition        Slack  Violation  
  ---------------------------------------------------------------------------
   n49                          0.14           0.10           0.03  (MET)      

  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 0


   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 0
1
report_congestionWarning: Layer MRDL does not have a preferred direction, skipped.
****************************************
Report : congestion
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:47:13 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |       4 |     1 |       4  ( 0.65%) |       4
H routing |       4 |     1 |       4  ( 1.31%) |       4
V routing |       0 |     0 |       0  ( 0.00%) |       0

1
report_utilization ****************************************
Report : report_utilization
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:47:17 2025
****************************************
Utilization Ratio:                      0.6340
Utilization options:
 - Area calculation based on:           site_row of block msrv32_lu
 - Categories of objects excluded:      hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:                             505.4924
Total Capacity Area:                    505.4924
Total Area of cells:                    320.4756
Area of excluded objects:
 - hard_macros         :                0.0000
 - macro_keepouts      :                0.0000
 - soft_macros         :                0.0000
 - io_cells            :                0.0000
 - hard_blockages      :                0.0000

Utilization of site-rows with:
 - Site 'unit':                         0.6340

0.6340
check_lvsInformation: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 3   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] End       Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] Init        Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 10%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 20%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 30%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 40%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 50%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 60%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 70%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 80%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 90%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] All nets are submitted.
Warning: Net clk_in has less than 2 valid port. Skip open checking for this net. (RT-204)
[Check Net] 100%        Elapsed =    0:00:00, CPU =    0:00:00

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 138.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:00, CPU =    0:00:00
1
check_pg_drc
Command check_pg_drc started  at Thu Feb 27 16:47:29 2025
Command check_pg_drc finished at Thu Feb 27 16:47:29 2025
CPU usage for check_pg_drc: 0.05 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.05 seconds ( 0.00 hours)
No errors found.
check_pg_missing_vias
Information: The command 'check_pg_missing_vias' cleared the undo history. (UNDO-016)
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
check_pg_connectivityChecking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 97
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 41
Number of VDD Vias: 115
Number of VDD Terminals: 1
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 35
Number of VSS Vias: 92
Number of VSS Terminals: 1
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
report_timing -delay_type max****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:47:41 2025
****************************************
No paths.
1
report_timing -delay_type min ****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : msrv32_lu
Version: T-2022.03-SP4
Date   : Thu Feb 27 16:47:45 2025
****************************************
No paths.
1
Warning: Layers MRDL have no preferred routing direction. (GUI-034)
Warning: Layers MRDL have no preferred routing direction. (GUI-034)
Warning: Layers MRDL have no preferred routing direction. (GUI-034)
Warning: Layers MRDL have no preferred routing direction. (GUI-034)
Warning: Layers MRDL have no preferred routing direction. (GUI-034)
Warning: Layers MRDL have no preferred routing direction. (GUI-034)
Warning: Layers MRDL have no preferred routing direction. (GUI-034)
Warning: Layers MRDL have no preferred routing direction. (GUI-034)
report_constraints -all_violators  > ../reports/all_violators
Error: could not open output redirect file "../reports/all_violators" (CMD-015)
Information: script '/tmp/icc2_shell-2.DQVKRv'
                stopped at line 1 due to error. (CMD-081)
Extended error info:

    while executing
"report_constraints -all_violators  > ../reports/all_violators"
    (file "/tmp/icc2_shell-2.DQVKRv" line 1)
 -- End Extended Error Info
report_constraints -all_violators  > ../reports/all_violators
report_congestion > ../reports/congestion
report_utilization > ../reports/utilization
check_lvs > ../reports/lvs_rpt
report_timing -delay_type max > ../reports/setup_timing
report_timing -delay_type min > ../reports/hold_timing
write_gds ../results/LU.gds1
icc2_shell> save_block -as LU_comp
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving 'Load_Unit.dlib:msrv32_lu.design' to 'Load_Unit.dlib:LU_comp.design'. (DES-028)
1
icc2_shell> 
Maximum memory usage for this session: 1539.29 MB
Maximum memory usage for this session including child processes: 1539.29 MB
CPU usage for this session:     83 seconds (  0.02 hours)
Elapsed time for this session:    524 seconds (  0.15 hours)
Thank you for using IC Compiler II.

