// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module shell_top_sa_store (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_ca_AWVALID,
        m_axi_ca_AWREADY,
        m_axi_ca_AWADDR,
        m_axi_ca_AWID,
        m_axi_ca_AWLEN,
        m_axi_ca_AWSIZE,
        m_axi_ca_AWBURST,
        m_axi_ca_AWLOCK,
        m_axi_ca_AWCACHE,
        m_axi_ca_AWPROT,
        m_axi_ca_AWQOS,
        m_axi_ca_AWREGION,
        m_axi_ca_AWUSER,
        m_axi_ca_WVALID,
        m_axi_ca_WREADY,
        m_axi_ca_WDATA,
        m_axi_ca_WSTRB,
        m_axi_ca_WLAST,
        m_axi_ca_WID,
        m_axi_ca_WUSER,
        m_axi_ca_ARVALID,
        m_axi_ca_ARREADY,
        m_axi_ca_ARADDR,
        m_axi_ca_ARID,
        m_axi_ca_ARLEN,
        m_axi_ca_ARSIZE,
        m_axi_ca_ARBURST,
        m_axi_ca_ARLOCK,
        m_axi_ca_ARCACHE,
        m_axi_ca_ARPROT,
        m_axi_ca_ARQOS,
        m_axi_ca_ARREGION,
        m_axi_ca_ARUSER,
        m_axi_ca_RVALID,
        m_axi_ca_RREADY,
        m_axi_ca_RDATA,
        m_axi_ca_RLAST,
        m_axi_ca_RID,
        m_axi_ca_RFIFONUM,
        m_axi_ca_RUSER,
        m_axi_ca_RRESP,
        m_axi_ca_BVALID,
        m_axi_ca_BREADY,
        m_axi_ca_BRESP,
        m_axi_ca_BID,
        m_axi_ca_BUSER,
        out_r,
        b0_q,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1,
        shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un,
        ca_blk_n_AW,
        ca_blk_n_W,
        ca_blk_n_B
);

parameter    ap_ST_fsm_pp0_stage0 = 36'd1;
parameter    ap_ST_fsm_pp0_stage1 = 36'd2;
parameter    ap_ST_fsm_pp0_stage2 = 36'd4;
parameter    ap_ST_fsm_pp0_stage3 = 36'd8;
parameter    ap_ST_fsm_pp0_stage4 = 36'd16;
parameter    ap_ST_fsm_pp0_stage5 = 36'd32;
parameter    ap_ST_fsm_pp0_stage6 = 36'd64;
parameter    ap_ST_fsm_pp0_stage7 = 36'd128;
parameter    ap_ST_fsm_pp0_stage8 = 36'd256;
parameter    ap_ST_fsm_pp0_stage9 = 36'd512;
parameter    ap_ST_fsm_pp0_stage10 = 36'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 36'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 36'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 36'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 36'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 36'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 36'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 36'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 36'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 36'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 36'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 36'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 36'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 36'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 36'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 36'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 36'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 36'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 36'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 36'd536870912;
parameter    ap_ST_fsm_pp0_stage30 = 36'd1073741824;
parameter    ap_ST_fsm_pp0_stage31 = 36'd2147483648;
parameter    ap_ST_fsm_pp0_stage32 = 36'd4294967296;
parameter    ap_ST_fsm_pp0_stage33 = 36'd8589934592;
parameter    ap_ST_fsm_pp0_stage34 = 36'd17179869184;
parameter    ap_ST_fsm_pp0_stage35 = 36'd34359738368;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_ca_AWVALID;
input   m_axi_ca_AWREADY;
output  [31:0] m_axi_ca_AWADDR;
output  [0:0] m_axi_ca_AWID;
output  [31:0] m_axi_ca_AWLEN;
output  [2:0] m_axi_ca_AWSIZE;
output  [1:0] m_axi_ca_AWBURST;
output  [1:0] m_axi_ca_AWLOCK;
output  [3:0] m_axi_ca_AWCACHE;
output  [2:0] m_axi_ca_AWPROT;
output  [3:0] m_axi_ca_AWQOS;
output  [3:0] m_axi_ca_AWREGION;
output  [0:0] m_axi_ca_AWUSER;
output   m_axi_ca_WVALID;
input   m_axi_ca_WREADY;
output  [31:0] m_axi_ca_WDATA;
output  [3:0] m_axi_ca_WSTRB;
output   m_axi_ca_WLAST;
output  [0:0] m_axi_ca_WID;
output  [0:0] m_axi_ca_WUSER;
output   m_axi_ca_ARVALID;
input   m_axi_ca_ARREADY;
output  [31:0] m_axi_ca_ARADDR;
output  [0:0] m_axi_ca_ARID;
output  [31:0] m_axi_ca_ARLEN;
output  [2:0] m_axi_ca_ARSIZE;
output  [1:0] m_axi_ca_ARBURST;
output  [1:0] m_axi_ca_ARLOCK;
output  [3:0] m_axi_ca_ARCACHE;
output  [2:0] m_axi_ca_ARPROT;
output  [3:0] m_axi_ca_ARQOS;
output  [3:0] m_axi_ca_ARREGION;
output  [0:0] m_axi_ca_ARUSER;
input   m_axi_ca_RVALID;
output   m_axi_ca_RREADY;
input  [31:0] m_axi_ca_RDATA;
input   m_axi_ca_RLAST;
input  [0:0] m_axi_ca_RID;
input  [7:0] m_axi_ca_RFIFONUM;
input  [0:0] m_axi_ca_RUSER;
input  [1:0] m_axi_ca_RRESP;
input   m_axi_ca_BVALID;
output   m_axi_ca_BREADY;
input  [1:0] m_axi_ca_BRESP;
input  [0:0] m_axi_ca_BID;
input  [0:0] m_axi_ca_BUSER;
input  [31:0] out_r;
input  [15:0] b0_q;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1;
input  [19:0] shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un;
output   ca_blk_n_AW;
output   ca_blk_n_W;
output   ca_blk_n_B;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_ca_AWVALID;
reg[31:0] m_axi_ca_AWADDR;
reg m_axi_ca_WVALID;
reg[31:0] m_axi_ca_WDATA;
reg m_axi_ca_BREADY;
reg ca_blk_n_AW;
reg ca_blk_n_W;
reg ca_blk_n_B;

(* fsm_encoding = "none" *) reg   [35:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage35;
reg    ap_block_state36_pp0_stage35_iter0;
reg    ap_block_pp0_stage35_subdone;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_pp0_stage29;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_pp0_stage25;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_pp0_stage26;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_pp0_stage27;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_pp0_stage28;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_pp0_stage30;
wire    ap_block_pp0_stage35;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_block_pp0_stage31;
wire    ap_CS_fsm_pp0_stage32;
wire    ap_block_pp0_stage32;
wire    ap_CS_fsm_pp0_stage33;
wire    ap_block_pp0_stage33;
wire    ap_CS_fsm_pp0_stage34;
wire    ap_block_pp0_stage34;
reg   [31:0] out_read_reg_1011;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] b0_q_read_reg_1031;
reg    ap_block_state42_pp0_stage5_iter1;
reg    ap_block_pp0_stage5_11001;
wire   [17:0] tmp_fu_546_p3;
reg   [17:0] tmp_reg_1037;
reg   [29:0] p_cast_i_reg_1042;
reg    ap_block_state7_io;
reg    ap_block_pp0_stage6_11001;
reg   [29:0] p_cast5_i_reg_1058;
reg    ap_block_state12_pp0_stage11_iter0;
reg    ap_block_pp0_stage11_11001;
reg    ap_block_state13_io;
reg    ap_block_pp0_stage12_11001;
reg   [29:0] p_cast8_i_reg_1074;
reg    ap_block_state18_pp0_stage17_iter0;
reg    ap_block_pp0_stage17_11001;
reg   [29:0] p_cast9_i_reg_1079;
reg   [29:0] trunc_ln1_reg_1084;
reg    ap_block_state19_io;
reg    ap_block_pp0_stage18_11001;
reg    ap_block_state25_io;
reg    ap_block_pp0_stage24_11001;
reg    ap_block_state31_io;
reg    ap_block_pp0_stage30_11001;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage5_subdone;
reg   [15:0] ap_port_reg_b0_q;
wire  signed [31:0] sext_ln92_6_fu_490_p1;
wire  signed [31:0] p_cast_cast_i_fu_582_p1;
wire  signed [31:0] p_cast5_cast_i_fu_672_p1;
wire  signed [31:0] p_cast8_cast_i_fu_819_p1;
wire  signed [31:0] p_cast9_cast_i_fu_883_p1;
wire  signed [31:0] sext_ln95_fu_947_p1;
reg    ap_block_pp0_stage1_11001;
wire  signed [31:0] sext_ln92_fu_505_p1;
wire    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage2_11001;
wire  signed [31:0] sext_ln92_1_fu_514_p1;
wire    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage3_11001;
wire  signed [31:0] sext_ln92_2_fu_523_p1;
wire    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage4_11001;
wire  signed [31:0] sext_ln92_3_fu_532_p1;
wire    ap_block_pp0_stage4_01001;
wire  signed [31:0] sext_ln92_4_fu_541_p1;
reg    ap_block_pp0_stage5_01001;
wire  signed [31:0] sext_ln92_5_fu_577_p1;
wire    ap_block_pp0_stage6_01001;
reg    ap_block_pp0_stage7_11001;
wire  signed [31:0] sext_ln92_7_fu_596_p1;
wire    ap_block_pp0_stage7_01001;
reg    ap_block_pp0_stage8_11001;
wire  signed [31:0] sext_ln92_8_fu_605_p1;
wire    ap_block_pp0_stage8_01001;
reg    ap_block_pp0_stage9_11001;
wire  signed [31:0] sext_ln92_9_fu_614_p1;
wire    ap_block_pp0_stage9_01001;
reg    ap_block_pp0_stage10_11001;
wire  signed [31:0] sext_ln92_10_fu_623_p1;
wire    ap_block_pp0_stage10_01001;
wire  signed [31:0] sext_ln92_11_fu_632_p1;
reg    ap_block_pp0_stage11_01001;
wire  signed [31:0] sext_ln92_12_fu_667_p1;
wire    ap_block_pp0_stage12_01001;
reg    ap_block_state24_pp0_stage23_iter0;
reg    ap_block_pp0_stage23_11001;
reg    ap_block_pp0_stage13_11001;
wire  signed [31:0] sext_ln92_13_fu_686_p1;
wire    ap_block_pp0_stage13_01001;
reg    ap_block_pp0_stage14_11001;
wire  signed [31:0] sext_ln92_14_fu_695_p1;
wire    ap_block_pp0_stage14_01001;
reg    ap_block_pp0_stage15_11001;
wire  signed [31:0] sext_ln92_15_fu_704_p1;
wire    ap_block_pp0_stage15_01001;
reg    ap_block_pp0_stage16_11001;
wire  signed [31:0] sext_ln92_16_fu_713_p1;
wire    ap_block_pp0_stage16_01001;
wire  signed [31:0] sext_ln92_17_fu_725_p1;
reg    ap_block_pp0_stage17_01001;
wire  signed [31:0] sext_ln92_18_fu_814_p1;
wire    ap_block_pp0_stage18_01001;
reg    ap_block_state30_pp0_stage29_iter0;
reg    ap_block_pp0_stage29_11001;
reg    ap_block_pp0_stage19_11001;
wire  signed [31:0] sext_ln92_19_fu_833_p1;
wire    ap_block_pp0_stage19_01001;
reg    ap_block_pp0_stage20_11001;
wire  signed [31:0] sext_ln92_20_fu_842_p1;
wire    ap_block_pp0_stage20_01001;
reg    ap_block_pp0_stage21_11001;
wire  signed [31:0] sext_ln92_21_fu_851_p1;
wire    ap_block_pp0_stage21_01001;
reg    ap_block_pp0_stage22_11001;
wire  signed [31:0] sext_ln92_22_fu_860_p1;
wire    ap_block_pp0_stage22_01001;
wire  signed [31:0] sext_ln92_23_fu_869_p1;
reg    ap_block_pp0_stage23_01001;
wire  signed [31:0] sext_ln92_24_fu_878_p1;
wire    ap_block_pp0_stage24_01001;
reg    ap_block_pp0_stage35_11001;
reg    ap_block_pp0_stage25_11001;
wire  signed [31:0] sext_ln92_25_fu_897_p1;
wire    ap_block_pp0_stage25_01001;
reg    ap_block_pp0_stage26_11001;
wire  signed [31:0] sext_ln92_26_fu_906_p1;
wire    ap_block_pp0_stage26_01001;
reg    ap_block_pp0_stage27_11001;
wire  signed [31:0] sext_ln92_27_fu_915_p1;
wire    ap_block_pp0_stage27_01001;
reg    ap_block_pp0_stage28_11001;
wire  signed [31:0] sext_ln92_28_fu_924_p1;
wire    ap_block_pp0_stage28_01001;
wire  signed [31:0] sext_ln92_29_fu_933_p1;
reg    ap_block_pp0_stage29_01001;
wire  signed [31:0] sext_ln92_30_fu_942_p1;
wire    ap_block_pp0_stage30_01001;
reg    ap_block_pp0_stage31_11001;
wire  signed [31:0] sext_ln92_31_fu_961_p1;
wire    ap_block_pp0_stage31_01001;
reg    ap_block_pp0_stage32_11001;
wire  signed [31:0] sext_ln92_32_fu_970_p1;
wire    ap_block_pp0_stage32_01001;
reg    ap_block_pp0_stage33_11001;
wire  signed [31:0] sext_ln92_33_fu_979_p1;
wire    ap_block_pp0_stage33_01001;
reg    ap_block_pp0_stage34_11001;
wire  signed [31:0] sext_ln92_34_fu_988_p1;
wire    ap_block_pp0_stage34_01001;
wire  signed [31:0] sext_ln92_35_fu_997_p1;
reg    ap_block_pp0_stage35_01001;
wire  signed [31:0] sext_ln92_36_fu_1006_p1;
wire    ap_block_pp0_stage0_01001;
wire   [29:0] trunc_ln_fu_480_p4;
wire   [31:0] p_cast10_i_fu_554_p1;
wire   [31:0] empty_27_fu_558_p2;
wire   [18:0] tmp_1_fu_637_p3;
wire   [31:0] p_cast11_i_fu_644_p1;
wire   [31:0] empty_30_fu_648_p2;
wire   [19:0] p_shl2_i_fu_730_p3;
wire   [20:0] p_shl2_cast_i_fu_741_p1;
wire   [20:0] p_cast7_i_fu_718_p1;
wire   [20:0] empty_33_fu_745_p2;
wire  signed [31:0] p_cast13_i_fu_751_p1;
wire   [31:0] empty_34_fu_755_p2;
wire   [31:0] p_shl2_cast12_i_fu_737_p1;
wire   [31:0] empty_37_fu_770_p2;
wire   [20:0] empty_40_fu_785_p2;
wire   [31:0] p_cast14_i_fu_791_p1;
wire   [31:0] empty_41_fu_795_p2;
reg   [35:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage20_subdone;
reg    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage22_subdone;
reg    ap_block_pp0_stage23_subdone;
reg    ap_block_pp0_stage24_subdone;
reg    ap_block_pp0_stage25_subdone;
reg    ap_block_pp0_stage26_subdone;
reg    ap_block_pp0_stage27_subdone;
reg    ap_block_pp0_stage28_subdone;
reg    ap_block_pp0_stage29_subdone;
reg    ap_block_pp0_stage30_subdone;
reg    ap_block_pp0_stage31_subdone;
reg    ap_block_pp0_stage32_subdone;
reg    ap_block_pp0_stage33_subdone;
reg    ap_block_pp0_stage34_subdone;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 36'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_port_reg_b0_q <= b0_q;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        b0_q_read_reg_1031 <= ap_port_reg_b0_q;
        p_cast_i_reg_1042 <= {{empty_27_fu_558_p2[31:2]}};
        tmp_reg_1037[17 : 2] <= tmp_fu_546_p3[17 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_read_reg_1011 <= out_r;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        p_cast5_i_reg_1058 <= {{empty_30_fu_648_p2[31:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        p_cast8_i_reg_1074 <= {{empty_34_fu_755_p2[31:2]}};
        p_cast9_i_reg_1079 <= {{empty_37_fu_770_p2[31:2]}};
        trunc_ln1_reg_1084 <= {{empty_41_fu_795_p2[31:2]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        ca_blk_n_AW = m_axi_ca_AWREADY;
    end else begin
        ca_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)))) begin
        ca_blk_n_B = m_axi_ca_BVALID;
    end else begin
        ca_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34) & (1'b0 == ap_block_pp0_stage34)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) 
    | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == 
    ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) 
    & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        ca_blk_n_W = m_axi_ca_WREADY;
    end else begin
        ca_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001))) begin
            m_axi_ca_AWADDR = sext_ln95_fu_947_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001))) begin
            m_axi_ca_AWADDR = p_cast9_cast_i_fu_883_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
            m_axi_ca_AWADDR = p_cast8_cast_i_fu_819_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001))) begin
            m_axi_ca_AWADDR = p_cast5_cast_i_fu_672_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
            m_axi_ca_AWADDR = p_cast_cast_i_fu_582_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            m_axi_ca_AWADDR = sext_ln92_6_fu_490_p1;
        end else begin
            m_axi_ca_AWADDR = 'bx;
        end
    end else begin
        m_axi_ca_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        m_axi_ca_AWVALID = 1'b1;
    end else begin
        m_axi_ca_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)))) begin
        m_axi_ca_BREADY = 1'b1;
    end else begin
        m_axi_ca_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        m_axi_ca_WDATA = sext_ln92_36_fu_1006_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35_01001))) begin
        m_axi_ca_WDATA = sext_ln92_35_fu_997_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34) & (1'b0 == ap_block_pp0_stage34_01001))) begin
        m_axi_ca_WDATA = sext_ln92_34_fu_988_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (1'b0 == ap_block_pp0_stage33_01001))) begin
        m_axi_ca_WDATA = sext_ln92_33_fu_979_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (1'b0 == ap_block_pp0_stage32_01001))) begin
        m_axi_ca_WDATA = sext_ln92_32_fu_970_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31_01001))) begin
        m_axi_ca_WDATA = sext_ln92_31_fu_961_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_01001))) begin
        m_axi_ca_WDATA = sext_ln92_30_fu_942_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_01001))) begin
        m_axi_ca_WDATA = sext_ln92_29_fu_933_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_01001))) begin
        m_axi_ca_WDATA = sext_ln92_28_fu_924_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_01001))) begin
        m_axi_ca_WDATA = sext_ln92_27_fu_915_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_01001))) begin
        m_axi_ca_WDATA = sext_ln92_26_fu_906_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_01001))) begin
        m_axi_ca_WDATA = sext_ln92_25_fu_897_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_01001))) begin
        m_axi_ca_WDATA = sext_ln92_24_fu_878_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_01001))) begin
        m_axi_ca_WDATA = sext_ln92_23_fu_869_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_01001))) begin
        m_axi_ca_WDATA = sext_ln92_22_fu_860_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_01001))) begin
        m_axi_ca_WDATA = sext_ln92_21_fu_851_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_01001))) begin
        m_axi_ca_WDATA = sext_ln92_20_fu_842_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_01001))) begin
        m_axi_ca_WDATA = sext_ln92_19_fu_833_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_01001))) begin
        m_axi_ca_WDATA = sext_ln92_18_fu_814_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_01001))) begin
        m_axi_ca_WDATA = sext_ln92_17_fu_725_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_01001))) begin
        m_axi_ca_WDATA = sext_ln92_16_fu_713_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_01001))) begin
        m_axi_ca_WDATA = sext_ln92_15_fu_704_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_01001))) begin
        m_axi_ca_WDATA = sext_ln92_14_fu_695_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_01001))) begin
        m_axi_ca_WDATA = sext_ln92_13_fu_686_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_01001))) begin
        m_axi_ca_WDATA = sext_ln92_12_fu_667_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_01001))) begin
        m_axi_ca_WDATA = sext_ln92_11_fu_632_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_01001))) begin
        m_axi_ca_WDATA = sext_ln92_10_fu_623_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_01001))) begin
        m_axi_ca_WDATA = sext_ln92_9_fu_614_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_01001))) begin
        m_axi_ca_WDATA = sext_ln92_8_fu_605_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_01001))) begin
        m_axi_ca_WDATA = sext_ln92_7_fu_596_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_01001))) begin
        m_axi_ca_WDATA = sext_ln92_5_fu_577_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001))) begin
        m_axi_ca_WDATA = sext_ln92_4_fu_541_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_01001))) begin
        m_axi_ca_WDATA = sext_ln92_3_fu_532_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001))) begin
        m_axi_ca_WDATA = sext_ln92_2_fu_523_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001))) begin
        m_axi_ca_WDATA = sext_ln92_1_fu_514_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
        m_axi_ca_WDATA = sext_ln92_fu_505_p1;
    end else begin
        m_axi_ca_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34) & (1'b0 == ap_block_pp0_stage34_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (1'b0 == ap_block_pp0_stage33_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (1'b0 == ap_block_pp0_stage32_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001)) | ((ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) 
    & (1'b0 == ap_block_pp0_stage18_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) 
    | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        m_axi_ca_WVALID = 1'b1;
    end else begin
        m_axi_ca_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if (((ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        ap_ST_fsm_pp0_stage32 : begin
            if ((1'b0 == ap_block_pp0_stage32_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end
        end
        ap_ST_fsm_pp0_stage33 : begin
            if ((1'b0 == ap_block_pp0_stage33_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end
        end
        ap_ST_fsm_pp0_stage34 : begin
            if ((1'b0 == ap_block_pp0_stage34_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end
        end
        ap_ST_fsm_pp0_stage35 : begin
            if ((1'b0 == ap_block_pp0_stage35_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage32 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp0_stage33 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp0_stage34 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp0_stage35 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((m_axi_ca_AWREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((m_axi_ca_AWREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage11_iter0));
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_ca_WREADY == 1'b0) | (1'b1 == ap_block_state12_pp0_stage11_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_ca_WREADY == 1'b0) | (1'b1 == ap_block_state12_pp0_stage11_iter0)));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state13_io));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state13_io));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage16_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage17_iter0));
end

always @ (*) begin
    ap_block_pp0_stage17_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_ca_WREADY == 1'b0) | (1'b1 == ap_block_state18_pp0_stage17_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage17_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_ca_WREADY == 1'b0) | (1'b1 == ap_block_state18_pp0_stage17_iter0)));
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state19_io));
end

always @ (*) begin
    ap_block_pp0_stage18_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state19_io));
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage19_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage20_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage21_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage22_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage23_iter0));
end

always @ (*) begin
    ap_block_pp0_stage23_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_ca_WREADY == 1'b0) | (1'b1 == ap_block_state24_pp0_stage23_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage23_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_ca_WREADY == 1'b0) | (1'b1 == ap_block_state24_pp0_stage23_iter0)));
end

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage24_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state25_io));
end

always @ (*) begin
    ap_block_pp0_stage24_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state25_io));
end

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage25_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage25_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage26_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage26_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage27_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage27_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage28_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage28_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage29_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state30_pp0_stage29_iter0));
end

always @ (*) begin
    ap_block_pp0_stage29_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_ca_WREADY == 1'b0) | (1'b1 == ap_block_state30_pp0_stage29_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage29_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_ca_WREADY == 1'b0) | (1'b1 == ap_block_state30_pp0_stage29_iter0)));
end

assign ap_block_pp0_stage2_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage30_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state31_io));
end

always @ (*) begin
    ap_block_pp0_stage30_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state31_io));
end

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage31_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage31_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage32 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage32_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage32_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage33 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage33_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage33_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage34 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage34_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage34_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage35 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage35_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state36_pp0_stage35_iter0));
end

always @ (*) begin
    ap_block_pp0_stage35_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_ca_WREADY == 1'b0) | (1'b1 == ap_block_state36_pp0_stage35_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage35_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_ca_WREADY == 1'b0) | (1'b1 == ap_block_state36_pp0_stage35_iter0)));
end

assign ap_block_pp0_stage3_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state42_pp0_stage5_iter1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state42_pp0_stage5_iter1)) | ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state42_pp0_stage5_iter1)) | ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_io));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_io));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((m_axi_ca_WREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0 = (m_axi_ca_BVALID == 1'b0);
end

always @ (*) begin
    ap_block_state13_io = ((m_axi_ca_WREADY == 1'b0) | (m_axi_ca_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state18_pp0_stage17_iter0 = (m_axi_ca_BVALID == 1'b0);
end

always @ (*) begin
    ap_block_state19_io = ((m_axi_ca_WREADY == 1'b0) | (m_axi_ca_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state24_pp0_stage23_iter0 = (m_axi_ca_BVALID == 1'b0);
end

always @ (*) begin
    ap_block_state25_io = ((m_axi_ca_WREADY == 1'b0) | (m_axi_ca_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state30_pp0_stage29_iter0 = (m_axi_ca_BVALID == 1'b0);
end

always @ (*) begin
    ap_block_state31_io = ((m_axi_ca_WREADY == 1'b0) | (m_axi_ca_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state36_pp0_stage35_iter0 = (m_axi_ca_BVALID == 1'b0);
end

always @ (*) begin
    ap_block_state42_pp0_stage5_iter1 = (m_axi_ca_BVALID == 1'b0);
end

always @ (*) begin
    ap_block_state7_io = ((m_axi_ca_WREADY == 1'b0) | (m_axi_ca_AWREADY == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign empty_27_fu_558_p2 = (p_cast10_i_fu_554_p1 + out_read_reg_1011);

assign empty_30_fu_648_p2 = (p_cast11_i_fu_644_p1 + out_read_reg_1011);

assign empty_33_fu_745_p2 = (p_shl2_cast_i_fu_741_p1 - p_cast7_i_fu_718_p1);

assign empty_34_fu_755_p2 = ($signed(p_cast13_i_fu_751_p1) + $signed(out_read_reg_1011));

assign empty_37_fu_770_p2 = (p_shl2_cast12_i_fu_737_p1 + out_read_reg_1011);

assign empty_40_fu_785_p2 = (p_shl2_cast_i_fu_741_p1 + p_cast7_i_fu_718_p1);

assign empty_41_fu_795_p2 = (p_cast14_i_fu_791_p1 + out_read_reg_1011);

assign m_axi_ca_ARADDR = 32'd0;

assign m_axi_ca_ARBURST = 2'd0;

assign m_axi_ca_ARCACHE = 4'd0;

assign m_axi_ca_ARID = 1'd0;

assign m_axi_ca_ARLEN = 32'd0;

assign m_axi_ca_ARLOCK = 2'd0;

assign m_axi_ca_ARPROT = 3'd0;

assign m_axi_ca_ARQOS = 4'd0;

assign m_axi_ca_ARREGION = 4'd0;

assign m_axi_ca_ARSIZE = 3'd0;

assign m_axi_ca_ARUSER = 1'd0;

assign m_axi_ca_ARVALID = 1'b0;

assign m_axi_ca_AWBURST = 2'd0;

assign m_axi_ca_AWCACHE = 4'd0;

assign m_axi_ca_AWID = 1'd0;

assign m_axi_ca_AWLEN = 32'd6;

assign m_axi_ca_AWLOCK = 2'd0;

assign m_axi_ca_AWPROT = 3'd0;

assign m_axi_ca_AWQOS = 4'd0;

assign m_axi_ca_AWREGION = 4'd0;

assign m_axi_ca_AWSIZE = 3'd0;

assign m_axi_ca_AWUSER = 1'd0;

assign m_axi_ca_RREADY = 1'b0;

assign m_axi_ca_WID = 1'd0;

assign m_axi_ca_WLAST = 1'b0;

assign m_axi_ca_WSTRB = 4'd15;

assign m_axi_ca_WUSER = 1'd0;

assign p_cast10_i_fu_554_p1 = tmp_fu_546_p3;

assign p_cast11_i_fu_644_p1 = tmp_1_fu_637_p3;

assign p_cast13_i_fu_751_p1 = $signed(empty_33_fu_745_p2);

assign p_cast14_i_fu_791_p1 = empty_40_fu_785_p2;

assign p_cast5_cast_i_fu_672_p1 = $signed(p_cast5_i_reg_1058);

assign p_cast7_i_fu_718_p1 = tmp_reg_1037;

assign p_cast8_cast_i_fu_819_p1 = $signed(p_cast8_i_reg_1074);

assign p_cast9_cast_i_fu_883_p1 = $signed(p_cast9_i_reg_1079);

assign p_cast_cast_i_fu_582_p1 = $signed(p_cast_i_reg_1042);

assign p_shl2_cast12_i_fu_737_p1 = p_shl2_i_fu_730_p3;

assign p_shl2_cast_i_fu_741_p1 = p_shl2_i_fu_730_p3;

assign p_shl2_i_fu_730_p3 = {{b0_q_read_reg_1031}, {4'd0}};

assign sext_ln92_10_fu_623_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26);

assign sext_ln92_11_fu_632_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25);

assign sext_ln92_12_fu_667_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24);

assign sext_ln92_13_fu_686_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23);

assign sext_ln92_14_fu_695_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22);

assign sext_ln92_15_fu_704_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21);

assign sext_ln92_16_fu_713_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20);

assign sext_ln92_17_fu_725_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19);

assign sext_ln92_18_fu_814_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18);

assign sext_ln92_19_fu_833_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17);

assign sext_ln92_1_fu_514_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34);

assign sext_ln92_20_fu_842_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16);

assign sext_ln92_21_fu_851_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15);

assign sext_ln92_22_fu_860_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14);

assign sext_ln92_23_fu_869_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13);

assign sext_ln92_24_fu_878_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12);

assign sext_ln92_25_fu_897_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11);

assign sext_ln92_26_fu_906_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10);

assign sext_ln92_27_fu_915_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9);

assign sext_ln92_28_fu_924_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8);

assign sext_ln92_29_fu_933_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7);

assign sext_ln92_2_fu_523_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33);

assign sext_ln92_30_fu_942_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6);

assign sext_ln92_31_fu_961_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5);

assign sext_ln92_32_fu_970_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4);

assign sext_ln92_33_fu_979_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3);

assign sext_ln92_34_fu_988_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2);

assign sext_ln92_35_fu_997_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1);

assign sext_ln92_36_fu_1006_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un);

assign sext_ln92_3_fu_532_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32);

assign sext_ln92_4_fu_541_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31);

assign sext_ln92_5_fu_577_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30);

assign sext_ln92_6_fu_490_p1 = $signed(trunc_ln_fu_480_p4);

assign sext_ln92_7_fu_596_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29);

assign sext_ln92_8_fu_605_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28);

assign sext_ln92_9_fu_614_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27);

assign sext_ln92_fu_505_p1 = $signed(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35);

assign sext_ln95_fu_947_p1 = $signed(trunc_ln1_reg_1084);

assign tmp_1_fu_637_p3 = {{b0_q_read_reg_1031}, {3'd0}};

assign tmp_fu_546_p3 = {{ap_port_reg_b0_q}, {2'd0}};

assign trunc_ln_fu_480_p4 = {{out_r[31:2]}};

always @ (posedge ap_clk) begin
    tmp_reg_1037[1:0] <= 2'b00;
end

endmodule //shell_top_sa_store
