--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1773558 paths analyzed, 232 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.675ns.
--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT21   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN21    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_21
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT33   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN33    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_33
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT32   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN32    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_32
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT31   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN31    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_31
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT30   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN30    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_30
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT3    Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN3     net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_3
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT29   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN29    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_29
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT28   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN28    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_28
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT27   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN27    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_27
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT26   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN26    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_26
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT25   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN25    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_25
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT24   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN24    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_24
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT23   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN23    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_23
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT22   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN22    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_22
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT9    Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN9     net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_9
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT20   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN20    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_20
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT2    Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN2     net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_2
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT19   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN19    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_19
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT18   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN18    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_18
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT17   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN17    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_17
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT16   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN16    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_16
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT15   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN15    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_15
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT14   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN14    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_14
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT13   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN13    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_13
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT12   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN12    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_12
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT11   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN11    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_11
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT10   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN10    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_10
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT1    Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN1     net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_1
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT0    Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN0     net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_0
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               new_matrix/M_led_bit_counter_q_2 (FF)
  Destination:          new_matrix/M_rgb_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.477ns (0.814 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: new_matrix/M_led_bit_counter_q_2 to new_matrix/M_rgb_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.518   new_matrix/M_led_bit_counter_q[5]
                                                       new_matrix/M_led_bit_counter_q_2
    SLICE_X6Y10.A1       net (fanout=12)       1.037   new_matrix/M_led_bit_counter_q[2]
    SLICE_X6Y10.A        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o11
    SLICE_X6Y10.D2       net (fanout=6)        0.951   new_matrix/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_157_o1
    SLICE_X6Y10.D        Tilo                  0.235   new_matrix/M_matrix_data_row_address[3]
                                                       new_matrix/Mmux_M_matrix_data_row_address41
    DSP48_X0Y2.A3        net (fanout=1)        0.595   new_matrix/M_matrix_data_row_address[3]
    DSP48_X0Y2.PCOUT34   Tdspdo_A_PCOUT        5.228   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
                                                       new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT
    DSP48_X0Y3.PCIN34    net (fanout=1)        0.002   new_matrix/matrix_data/Maddsub_row_address[3]_PWR_13_o_MuLt_0_OUT_PCOUT_to_Madd_n6167_Madd1_PCIN_34
    DSP48_X0Y3.P2        Tdspdo_PCIN_P         2.645   new_matrix/matrix_data/Madd_n6167_Madd1
                                                       new_matrix/matrix_data/Madd_n6167_Madd1
    SLICE_X5Y11.B1       net (fanout=6)        1.412   new_matrix/matrix_data/n6167<2>1
    SLICE_X5Y11.B        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847_SW0
    SLICE_X5Y11.A3       net (fanout=3)        0.570   new_matrix/matrix_data/N12
    SLICE_X5Y11.A        Tilo                  0.259   new_matrix/M_matrix_data_out[4]
                                                       new_matrix/matrix_data/Sh337847
    SLICE_X4Y10.D5       net (fanout=6)        1.018   new_matrix/matrix_data/Sh33784_bdd3
    SLICE_X4Y10.D        Tilo                  0.254   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064211
    SLICE_X4Y10.C6       net (fanout=1)        0.143   new_matrix/matrix_data/Sh706421
    SLICE_X4Y10.C        Tilo                  0.255   new_matrix/matrix_data/Sh706421
                                                       new_matrix/matrix_data/Sh7064212
    OLOGIC_X6Y1.D1       net (fanout=1)        1.323   new_matrix/M_matrix_data_out[0]
    OLOGIC_X6Y1.CLK0     Todck                 1.178   M_new_matrix_red0
                                                       new_matrix/M_rgb_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (11.066ns logic, 7.051ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: avr/uart_tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_new_matrix_red1/CLK0
  Logical resource: new_matrix/M_rgb_data_q_3/CK0
  Location pin: OLOGIC_X6Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_new_matrix_red0/CLK0
  Logical resource: new_matrix/M_rgb_data_q_0/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_new_matrix_green1/CLK0
  Logical resource: new_matrix/M_rgb_data_q_4/CK0
  Location pin: OLOGIC_X1Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_new_matrix_green0/CLK0
  Logical resource: new_matrix/M_rgb_data_q_1/CK0
  Location pin: OLOGIC_X1Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_new_matrix_blue1/CLK0
  Logical resource: new_matrix/M_rgb_data_q_5/CK0
  Location pin: OLOGIC_X0Y4.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_new_matrix_blue0/CLK0
  Logical resource: new_matrix/M_rgb_data_q_2/CK0
  Location pin: OLOGIC_X0Y5.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/spi_slave/M_sck_reg_q[0]/CLK0
  Logical resource: avr/spi_slave/M_sck_reg_q_0/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr/spi_slave/M_ss_reg_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/spi_slave/M_sck_reg_q[1]_GND_5_o_equal_1_o/CLK
  Logical resource: avr/spi_slave/M_miso_reg_q/CK
  Location pin: SLICE_X4Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/spi_slave/M_bit_ct_q[2]/CLK
  Logical resource: avr/spi_slave/M_bit_ct_q_0/CK
  Location pin: SLICE_X4Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: avr/spi_slave/M_bit_ct_q[2]/SR
  Logical resource: avr/spi_slave/M_bit_ct_q_0/SR
  Location pin: SLICE_X4Y3.SR
  Clock network: M_cclk_detector_ready_inv
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/spi_slave/M_bit_ct_q[2]/CLK
  Logical resource: avr/spi_slave/M_bit_ct_q_1/CK
  Location pin: SLICE_X4Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/spi_slave/M_bit_ct_q[2]/CLK
  Logical resource: avr/spi_slave/M_bit_ct_q_2/CK
  Location pin: SLICE_X4Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: new_matrix/N2/SR
  Logical resource: new_matrix/M_sclk_counter_q_4/SR
  Location pin: SLICE_X6Y13.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_0/CK
  Location pin: SLICE_X10Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_1/CK
  Location pin: SLICE_X10Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_2/CK
  Location pin: SLICE_X10Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_3/CK
  Location pin: SLICE_X10Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_4/CK
  Location pin: SLICE_X10Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_5/CK
  Location pin: SLICE_X10Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_6/CK
  Location pin: SLICE_X10Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_7/CK
  Location pin: SLICE_X10Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_8/CK
  Location pin: SLICE_X10Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_9/CK
  Location pin: SLICE_X10Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_10/CK
  Location pin: SLICE_X10Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_11/CK
  Location pin: SLICE_X10Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[13]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_12/CK
  Location pin: SLICE_X10Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[13]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_13/CK
  Location pin: SLICE_X10Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.675|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1773558 paths, 0 nets, and 477 connections

Design statistics:
   Minimum period:  17.675ns{1}   (Maximum frequency:  56.577MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 02 18:09:23 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4553 MB



