# MIPS指令

## 寄存器

```
enum regs {
    RAX  =  0,
    RBX  =  1,
    RCX  =  2,
    RDX  =  3,

    REX  =  4,
    RFX  =  5,
    RGX  =  6,
    RHX  =  7,
    
    EFL  =  8,
    RFP  =  9,
    RFPO =  10,
    ZERO =  11,
    RBP  =  12,
};

```

## 设计原则

每个指令的大小为`8bit`，设计有两层指令。

第一层：对`mips`指令进行直接的变换

第二层：所有的赋值、计算，通过栈来进行，采用`push`，`pop`的方式

最后将第一层和第二层指令进行随机混合。

第二层和第一层指令是完全等价的，其功能上是完全等价的两个集合。

第一层指令是mips指令的功能子集，因此无法实现mips指令的全部功能。

## 指令系统

### 第一层指令

### add & addu & addi & addiu

功能：实现基本的加法运算

```
    AddReg4Imm2Reg
    AddReg4Reg2Reg
    AddReg4Mem2Reg
    AddReg4Imm2Mem
    AddReg4Reg2Mem
```

### sub & subu

功能：实现基本的减法运算

```
    SubReg4Imm2Reg
    SubReg4Reg2Reg
    SubReg4Mem2Reg
    SubReg4Imm2Mem
    SubReg4Reg2Mem
```
### mul & mulu

功能：实现基本的乘法运算

```
    MulReg4Imm2Reg
    MulReg4Reg2Reg
    MulReg4Mem2Reg
    MulReg4Imm2Mem
    MulReg4Reg2Mem
```

### and & andi

功能：实现基本的and运算

```
    AndReg4Imm2Reg
    AndReg4Reg2Reg
    AndReg4Mem2Reg
    AndReg4Imm2Mem
    AndReg4Reg2Mem
```

### or & ori

功能：实现基本的or运算

```
    OrReg4Imm2Reg
    OrReg4Reg2Reg
    OrReg4Mem2Reg
    OrReg4Imm2Mem
    OrReg4Reg2Mem
```
 
### xor & xori

功能：实现基本的xor运算

```
    XorReg4Imm2Reg
    XorReg4Reg2Reg
    XorReg4Mem2Reg
    XorReg4Imm2Mem
    XorReg4Reg2Mem
```

### nor 

功能：实现基本的nor运算

```
    NorReg4Imm2Reg
    NorReg4Reg2Reg
    NorReg4Mem2Reg
    NorReg4Imm2Mem
    NorReg4Reg2Mem
```

### sll & sla & sllv

功能：实现基本的左移运算（<<）

```
    SllReg4Imm2Reg
    SllReg4Reg2Reg
    SllReg4Mem2Reg
    SllReg4Imm2Mem
    SllReg4Reg2Mem
```

### srl & sra & srlv & srav

功能：实现基本的右移运算（>>）

```
    SraReg4Imm2Reg
    SraReg4Reg2Reg
    SraReg4Mem2Reg
    SraReg4Imm2Mem
    SraReg4Reg2Mem
```

### lw & lb & lbu & lui

功能：复合指令实现取值的功能，将虚拟机内存中的值取出

```
    MovImm2Reg
    MovMem2Reg
```

### sw & sb

功能：复合指令实现存储的功能，将值存储到虚拟机内存中

```
	 MovImm2Reg
	 MovReg2Mem
```
```
    MovReg2Reg
    MovImm2Mem
``` 

### slt & sltu slti & sltiu

功能：小于则设置标识位

```
    SetLessThanReg
	 SetLessThanImm
```

### beq & beqz

功能：等于则跳转

```
    BranchIfEquelZero
    BranchIfEquelReg 
```

### bne & bnez

功能：不等于则跳转

```
    BranchNotEquelZero
    BranchNotEquelReg 
```


### b

功能：无条件跳转

```
    Jmp
```

### nop

功能：nop

```
	Nop
```

### ret

功能：退出虚拟机

```
    Ret
```

### 第一层虚拟机指令列表

```
	MovImm2Reg
	MovMem2Reg
	MovReg2Reg
	MovReg2Mem
	MovImm2Mem
	
	AddReg4Imm2Reg
	AddReg4Reg2Reg
	AddReg4Mem2Reg
	AddReg4Imm2Mem
	AddReg4Reg2Mem
	
	SubReg4Imm2Reg
	SubReg4Reg2Reg
	SubReg4Mem2Reg
	SubReg4Imm2Mem
	SubReg4Reg2Mem
	
	MulReg4Imm2Reg
	MulReg4Reg2Reg
	MulReg4Mem2Reg
	MulReg4Imm2Mem
	MulReg4Reg2Mem
	
	SraReg4Imm2Reg
	SraReg4Reg2Reg
	SraReg4Mem2Reg
	SraReg4Imm2Mem
	SraReg4Reg2Mem
	
	SllReg4Imm2Reg
	SllReg4Reg2Reg
	SllReg4Mem2Reg
	SllReg4Imm2Mem
	SllReg4Reg2Mem
	
	XorReg4Imm2Reg
	XorReg4Reg2Reg
	XorReg4Mem2Reg
	XorReg4Imm2Mem
	XorReg4Reg2Mem
	
	AndReg4Imm2Reg
	AndReg4Reg2Reg
	AndReg4Mem2Reg
	AndReg4Imm2Mem
	AndReg4Reg2Mem
	
	OrReg4Imm2Reg
	OrReg4Reg2Reg
	OrReg4Mem2Reg
	OrReg4Imm2Mem
	OrReg4Reg2Mem
	
	NorReg4Imm2Reg
	NorReg4Reg2Reg
	NorReg4Mem2Reg
	NorReg4Imm2Mem
	NorReg4Reg2Mem
	
	SetLessThanImm    
	SetLessThanReg    
	BranchNotEquelZero
	BranchNotEquelReg 
	BranchIfEquelZero 
	BranchIfEquelReg  
	Jmp
	Nop

```

### 第二层指令

举个例子：

```
`MovImm2Reg` 
可以分解为：
		PushImm,0x0,0x0,0x0,0x0,
		PopReg,RAX,

```
### 第二层指令列表

```
	//第一层指令中无法替换的部分
    SetLessThanImm     
    SetLessThanReg     
    BranchNotEquelZero 
    BranchNotEquelReg  
    BranchIfEquelZero  
    BranchIfEquelReg   
    Jmp 
    Nop 
    
    //新增的指令
    //栈相关操作
    PushImm   
    PushMem 
    PushReg 
    PopImm  
    PopMem  
    PopReg  
    
    //原子操作
    AtomAdd 
    AtomSub 
    AtomAnd 
    AtomXor 
    AtomOr  
    AtomNor 
    AtomMul 
    AtomSll 
    AtomSra 
    
    Ret

```

## 有关映射关系

有关代码可以参考`dismips.py`

```
uint_8 v1 = 0;

for(uint8_t i = 0 ; i < 6 ; i++)
{
    v1 += passwd[i] ^ (49 + i);
}
```

```
****************
Platform: MIPS-32 (Little-endian)
Code: 0x19 0x00 0xc0 0xa3 0x1a 0x00 0xc0 0xa3 0x1a 0x00 0xc0 0xa3 0x14 0x00 0x00 0x10 0x00 0x00 0x00 0x00 0x1a 0x00 0xc2 0x93 0x30 0x00 0xc3 0x27 0x21 0x10 0x62 0x00 0xf4 0xff 0x43 0x80 0x1a 0x00 0xc2 0x93 0x31 0x00 0x42 0x24 0xff 0x00 0x42 0x30 0x00 0x16 0x02 0x00 0x03 0x16 0x02 0x00 0x26 0x10 0x62 0x00 0x00 0x16 0x02 0x00 0x03 0x16 0x02 0x00 0xff 0x00 0x43 0x30 0x19 0x00 0xc2 0x93 0x21 0x10 0x62 0x00 0x19 0x00 0xc2 0xa3 0x1a 0x00 0xc2 0x93 0x01 0x00 0x42 0x24 0x1a 0x00 0xc2 0xa3 0x1a 0x00 0xc2 0x93 0x06 0x00 0x42 0x2c 0xea 0xff 0x40 0x14 0x00 0x00 0x00 0x00
Disasm:
[*]---- Start disassemble ----
0x400ea0:	sb	$zero, 0x19($fp)
0x400ea4:	sb	$zero, 0x1a($fp)
0x400ea8:	sb	$zero, 0x1a($fp)
0x400eac:	b	0x400f00
0x400eb0:	nop	
0x400eb4:	lbu	$v0, 0x1a($fp)
0x400eb8:	addiu	$v1, $fp, 0x30
0x400ebc:	addu	$v0, $v1, $v0
0x400ec0:	lb	$v1, -0xc($v0)
0x400ec4:	lbu	$v0, 0x1a($fp)
0x400ec8:	addiu	$v0, $v0, 0x31
0x400ecc:	andi	$v0, $v0, 0xff
0x400ed0:	sll	$v0, $v0, 0x18
0x400ed4:	sra	$v0, $v0, 0x18
0x400ed8:	xor	$v0, $v1, $v0
0x400edc:	sll	$v0, $v0, 0x18
0x400ee0:	sra	$v0, $v0, 0x18
0x400ee4:	andi	$v1, $v0, 0xff
0x400ee8:	lbu	$v0, 0x19($fp)
0x400eec:	addu	$v0, $v1, $v0
0x400ef0:	sb	$v0, 0x19($fp)
0x400ef4:	lbu	$v0, 0x1a($fp)
0x400ef8:	addiu	$v0, $v0, 1
0x400efc:	sb	$v0, 0x1a($fp)
0x400f00:	lbu	$v0, 0x1a($fp)
0x400f04:	sltiu	$v0, $v0, 6
0x400f08:	bnez	$v0, 0x400eb4
0x400f0c:	nop	
[*]---- Finish disassemble ----
[*]---- Start vmCode ----
//0x400ea0:	sb	$zero, 0x19($fp)
	MovImm2Reg,0x19,0x00,0x00,0x00,RFPO,
	MovReg2Mem,ZERO,RFP,
//0x400ea4:	sb	$zero, 0x1a($fp)
	MovImm2Reg,0x1a,0x00,0x00,0x00,RFPO,
	MovReg2Mem,ZERO,RFP,
//0x400ea8:	sb	$zero, 0x1a($fp)
	MovImm2Reg,0x1a,0x00,0x00,0x00,RFPO,
	MovReg2Mem,ZERO,RFP,
//0x400eac:	b	0x400f00
	Jmp,0xab,0x00,0x00,0x00,
//0x400eb0:	nop	
	Nop,
//0x400eb4:	lbu	$v0, 0x1a($fp)
	MovImm2Reg,0x1a,0x00,0x00,0x00,RFPO,
	MovMem2Reg,RFP,RAX,
//0x400eb8:	addiu	$v1, $fp, 0x30
	AddReg4Imm2Reg,RFP,0x30,0x00,0x00,0x00,RBX,
//0x400ebc:	addu	$v0, $v1, $v0
	AddReg4Reg2Reg,RBX,RAX,RAX,
//0x400ec0:	lb	$v1, -0xc($v0)
	MovImm2Reg,0xf4,0xff,0xff,0xff,RFPO,
	MovMem2Reg,RAX,RBX,
//0x400ec4:	lbu	$v0, 0x1a($fp)
	MovImm2Reg,0x1a,0x00,0x00,0x00,RFPO,
	MovMem2Reg,RFP,RAX,
//0x400ec8:	addiu	$v0, $v0, 0x31
	AddReg4Imm2Reg,RAX,0x31,0x00,0x00,0x00,RAX,
//0x400ecc:	andi	$v0, $v0, 0xff
	AndReg4Imm2Reg,RAX,0xff,0x00,0x00,0x00,RAX,
//0x400ed0:	sll	$v0, $v0, 0x18
	SllReg4Imm2Reg,RAX,0x18,0x00,0x00,0x00,RAX,
//0x400ed4:	sra	$v0, $v0, 0x18
	SraReg4Imm2Reg,RAX,0x18,0x00,0x00,0x00,RAX,
//0x400ed8:	xor	$v0, $v1, $v0
	XorReg4Reg2Reg,RBX,RAX,RAX,
//0x400edc:	sll	$v0, $v0, 0x18
	SllReg4Imm2Reg,RAX,0x18,0x00,0x00,0x00,RAX,
//0x400ee0:	sra	$v0, $v0, 0x18
	SraReg4Imm2Reg,RAX,0x18,0x00,0x00,0x00,RAX,
//0x400ee4:	andi	$v1, $v0, 0xff
	AndReg4Imm2Reg,RAX,0xff,0x00,0x00,0x00,RBX,
//0x400ee8:	lbu	$v0, 0x19($fp)
	MovImm2Reg,0x19,0x00,0x00,0x00,RFPO,
	MovMem2Reg,RFP,RAX,
//0x400eec:	addu	$v0, $v1, $v0
	AddReg4Reg2Reg,RBX,RAX,RAX,
//0x400ef0:	sb	$v0, 0x19($fp)
	MovImm2Reg,0x19,0x00,0x00,0x00,RFPO,
	MovReg2Mem,RAX,RFP,
//0x400ef4:	lbu	$v0, 0x1a($fp)
	MovImm2Reg,0x1a,0x00,0x00,0x00,RFPO,
	MovMem2Reg,RFP,RAX,
//0x400ef8:	addiu	$v0, $v0, 1
	AddReg4Imm2Reg,RAX,0x01,0x00,0x00,0x00,RAX,
//0x400efc:	sb	$v0, 0x1a($fp)
	MovImm2Reg,0x1a,0x00,0x00,0x00,RFPO,
	MovReg2Mem,RAX,RFP,
//0x400f00:	lbu	$v0, 0x1a($fp)
	MovImm2Reg,0x1a,0x00,0x00,0x00,RFPO,
	MovMem2Reg,RFP,RAX,
//0x400f04:	sltiu	$v0, $v0, 6
	SetLessThanImm,RAX,0x06,0x00,0x00,0x00,RAX,
//0x400f08:	bnez	$v0, 0x400eb4
	BranchNotEquelZero,RAX,0x21,0x00,0x00,0x00,
//0x400f0c:	nop	
	Nop,
	Ret,
[*]---- Finish vmCode ----
[*]---- Start SecCode ----
#0x400ea0:	sb	$zero, 0x19($fp)
	//MovImm2Reg,0x19,0x00,0x00,0x00,RFPO,
		PushImm,0x19,0x00,0x00,0x00,
		PopReg,RFPO,
	//MovReg2Mem,ZERO,RFP,
		PushReg,ZERO,
		PopMem,RFP,
#0x400ea4:	sb	$zero, 0x1a($fp)
	//MovImm2Reg,0x1a,0x00,0x00,0x00,RFPO,
		PushImm,0x1a,0x00,0x00,0x00,
		PopReg,RFPO,
	//MovReg2Mem,ZERO,RFP,
		PushReg,ZERO,
		PopMem,RFP,
#0x400ea8:	sb	$zero, 0x1a($fp)
	//MovImm2Reg,0x1a,0x00,0x00,0x00,RFPO,
		PushImm,0x1a,0x00,0x00,0x00,
		PopReg,RFPO,
	//MovReg2Mem,ZERO,RFP,
		PushReg,ZERO,
		PopMem,RFP,
#0x400eac:	b	0x400f00
	//Jmp,0xe3,0x00,0x00,0x00,
		Jmp,0xe3,0x00,0x00,0x00,
#0x400eb0:	nop	
	//Nop,
		Nop,
#0x400eb4:	lbu	$v0, 0x1a($fp)
	//MovImm2Reg,0x1a,0x00,0x00,0x00,RFPO,
		PushImm,0x1a,0x00,0x00,0x00,
		PopReg,RFPO,
	//MovMem2Reg,RFP,RAX,
		PushMem,RFP,
		PopReg,RAX,
#0x400eb8:	addiu	$v1, $fp, 0x30
	//AddReg4Imm2Reg,RFP,0x30,0x00,0x00,0x00,RBX,
		PushReg,RFP,
		PushImm,0x30,0x00,0x00,0x00,
		AtomAdd,
		PopReg,RBX,
#0x400ebc:	addu	$v0, $v1, $v0
	//AddReg4Reg2Reg,RBX,RAX,RAX,
		PushReg,RBX,
		PushReg,RAX,
		AtomAdd,
		PopReg,RAX,
#0x400ec0:	lb	$v1, -0xc($v0)
	//MovImm2Reg,0xf4,0xff,0xff,0xff,RFPO,
		PushImm,0xf4,0xff,0xff,0xff,
		PopReg,RFPO,
	//MovMem2Reg,RAX,RBX,
		PushMem,RAX,
		PopReg,RBX,
#0x400ec4:	lbu	$v0, 0x1a($fp)
	//MovImm2Reg,0x1a,0x00,0x00,0x00,RFPO,
		PushImm,0x1a,0x00,0x00,0x00,
		PopReg,RFPO,
	//MovMem2Reg,RFP,RAX,
		PushMem,RFP,
		PopReg,RAX,
#0x400ec8:	addiu	$v0, $v0, 0x31
	//AddReg4Imm2Reg,RAX,0x31,0x00,0x00,0x00,RAX,
		PushReg,RAX,
		PushImm,0x31,0x00,0x00,0x00,
		AtomAdd,
		PopReg,RAX,
#0x400ecc:	andi	$v0, $v0, 0xff
	//AndReg4Imm2Reg,RAX,0xff,0x00,0x00,0x00,RAX,
		PushReg,RAX,
		PushImm,0xff,0x00,0x00,0x00,
		AtomAnd,
		PopReg,RAX,
#0x400ed0:	sll	$v0, $v0, 0x18
	//SllReg4Imm2Reg,RAX,0x18,0x00,0x00,0x00,RAX,
		PushReg,RAX,
		PushImm,0x18,0x00,0x00,0x00,
		AtomSll,
		PopReg,RAX,
#0x400ed4:	sra	$v0, $v0, 0x18
	//SraReg4Imm2Reg,RAX,0x18,0x00,0x00,0x00,RAX,
		PushReg,RAX,
		PushImm,0x18,0x00,0x00,0x00,
		AtomSra,
		PopReg,RAX,
#0x400ed8:	xor	$v0, $v1, $v0
	//XorReg4Reg2Reg,RBX,RAX,RAX,
		PushReg,RBX,
		PushReg,RAX,
		AtomXor,
		PopReg,RAX,
#0x400edc:	sll	$v0, $v0, 0x18
	//SllReg4Imm2Reg,RAX,0x18,0x00,0x00,0x00,RAX,
		PushReg,RAX,
		PushImm,0x18,0x00,0x00,0x00,
		AtomSll,
		PopReg,RAX,
#0x400ee0:	sra	$v0, $v0, 0x18
	//SraReg4Imm2Reg,RAX,0x18,0x00,0x00,0x00,RAX,
		PushReg,RAX,
		PushImm,0x18,0x00,0x00,0x00,
		AtomSra,
		PopReg,RAX,
#0x400ee4:	andi	$v1, $v0, 0xff
	//AndReg4Imm2Reg,RAX,0xff,0x00,0x00,0x00,RBX,
		PushReg,RAX,
		PushImm,0xff,0x00,0x00,0x00,
		AtomAnd,
		PopReg,RBX,
#0x400ee8:	lbu	$v0, 0x19($fp)
	//MovImm2Reg,0x19,0x00,0x00,0x00,RFPO,
		PushImm,0x19,0x00,0x00,0x00,
		PopReg,RFPO,
	//MovMem2Reg,RFP,RAX,
		PushMem,RFP,
		PopReg,RAX,
#0x400eec:	addu	$v0, $v1, $v0
	//AddReg4Reg2Reg,RBX,RAX,RAX,
		PushReg,RBX,
		PushReg,RAX,
		AtomAdd,
		PopReg,RAX,
#0x400ef0:	sb	$v0, 0x19($fp)
	//MovImm2Reg,0x19,0x00,0x00,0x00,RFPO,
		PushImm,0x19,0x00,0x00,0x00,
		PopReg,RFPO,
	//MovReg2Mem,RAX,RFP,
		PushReg,RAX,
		PopMem,RFP,
#0x400ef4:	lbu	$v0, 0x1a($fp)
	//MovImm2Reg,0x1a,0x00,0x00,0x00,RFPO,
		PushImm,0x1a,0x00,0x00,0x00,
		PopReg,RFPO,
	//MovMem2Reg,RFP,RAX,
		PushMem,RFP,
		PopReg,RAX,
#0x400ef8:	addiu	$v0, $v0, 1
	//AddReg4Imm2Reg,RAX,0x01,0x00,0x00,0x00,RAX,
		PushReg,RAX,
		PushImm,0x01,0x00,0x00,0x00,
		AtomAdd,
		PopReg,RAX,
#0x400efc:	sb	$v0, 0x1a($fp)
	//MovImm2Reg,0x1a,0x00,0x00,0x00,RFPO,
		PushImm,0x1a,0x00,0x00,0x00,
		PopReg,RFPO,
	//MovReg2Mem,RAX,RFP,
		PushReg,RAX,
		PopMem,RFP,
#0x400f00:	lbu	$v0, 0x1a($fp)
	//MovImm2Reg,0x1a,0x00,0x00,0x00,RFPO,
		PushImm,0x1a,0x00,0x00,0x00,
		PopReg,RFPO,
	//MovMem2Reg,RFP,RAX,
		PushMem,RFP,
		PopReg,RAX,
#0x400f04:	sltiu	$v0, $v0, 6
	//SetLessThanImm,RAX,0x06,0x00,0x00,0x00,RAX,
		SetLessThanImm,RAX,0x06,0x00,0x00,0x00,RAX,
#0x400f08:	bnez	$v0, 0x400eb4
	//BranchNotEquelZero,RAX,0x27,0x00,0x00,0x00,
		BranchNotEquelZero,RAX,0x27,0x00,0x00,0x00,
#0x400f0c:	nop	
	//Nop,
		Nop,
	//Ret,
		Ret,
[*]---- Finish SecCode ----

```
## mips指令参考

https://blog.csdn.net/w1300048671/article/details/78045100

>于 2019.3.17 编辑