// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP2C5T144C8 Package TQFP144
// 

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "DiamantISAListener")
  (DATE "01/10/2021 05:30:28")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector39\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (481:481:481))
        (PORT datab (775:775:775) (775:775:775))
        (PORT datac (466:466:466) (466:466:466))
        (PORT datad (450:450:450) (450:450:450))
        (IOPATH dataa combout (614:614:614) (614:614:614))
        (IOPATH datab combout (589:589:589) (589:589:589))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector39\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (720:720:720))
        (PORT datab (674:674:674) (674:674:674))
        (PORT datac (681:681:681) (681:681:681))
        (PORT datad (1108:1108:1108) (1108:1108:1108))
        (IOPATH dataa combout (614:614:614) (614:614:614))
        (IOPATH datab combout (589:589:589) (589:589:589))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector39\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2246:2246:2246) (2246:2246:2246))
        (PORT datac (386:386:386) (386:386:386))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH dataa combout (651:651:651) (651:651:651))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (954:954:954) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[5\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (954:954:954) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[12\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (934:934:934) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE nIOCS16\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (934:934:934) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE nMEMW\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (944:944:944) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE nIOW\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (944:944:944) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (481:481:481))
        (PORT datab (462:462:462) (462:462:462))
        (IOPATH dataa combout (650:650:650) (650:650:650))
        (IOPATH dataa cout (621:621:621) (621:621:621))
        (IOPATH datab combout (624:624:624) (624:624:624))
        (IOPATH datab cout (596:596:596) (596:596:596))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2243:2243:2243) (2243:2243:2243))
        (PORT datad (482:482:482) (482:482:482))
        (IOPATH dataa combout (615:615:615) (615:615:615))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE Reset\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (954:954:954) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE MachineState\.00\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (491:491:491) (491:491:491))
        (PORT datad (6496:6496:6496) (6496:6496:6496))
        (IOPATH datab combout (624:624:624) (624:624:624))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE MachineState\.00\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (PORT datab (410:410:410) (410:410:410))
        (PORT datac (398:398:398) (398:398:398))
        (PORT datad (396:396:396) (396:396:396))
        (IOPATH dataa combout (651:651:651) (651:651:651))
        (IOPATH datab combout (616:616:616) (616:616:616))
        (IOPATH datac combout (366:366:366) (366:366:366))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE MachineState\.00)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1509:1509:1509))
        (PORT datain (108:108:108) (108:108:108))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE nCS\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (954:954:954) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE nCS\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (944:944:944) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE nCS\[3\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (954:954:954) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Decoder2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (7360:7360:7360) (7360:7360:7360))
        (PORT datab (7319:7319:7319) (7319:7319:7319))
        (PORT datac (7323:7323:7323) (7323:7323:7323))
        (PORT datad (6898:6898:6898) (6898:6898:6898))
        (IOPATH dataa combout (614:614:614) (614:614:614))
        (IOPATH datab combout (589:589:589) (589:589:589))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector41\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (514:514:514))
        (PORT datad (6495:6495:6495) (6495:6495:6495))
        (IOPATH dataa combout (651:651:651) (651:651:651))
        (IOPATH datad combout (202:202:202) (202:202:202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector41\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (424:424:424))
        (PORT datab (391:391:391) (391:391:391))
        (PORT datac (392:392:392) (392:392:392))
        (PORT datad (407:407:407) (407:407:407))
        (IOPATH dataa combout (614:614:614) (614:614:614))
        (IOPATH datab combout (616:616:616) (616:616:616))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE MachineState\.11)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1509:1509:1509))
        (PORT datain (108:108:108) (108:108:108))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (776:776:776))
        (PORT datac (2197:2197:2197) (2197:2197:2197))
        (PORT datad (741:741:741) (741:741:741))
        (IOPATH dataa combout (651:651:651) (651:651:651))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (202:202:202) (202:202:202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1510:1510:1510))
        (PORT datain (108:108:108) (108:108:108))
        (PORT sclr (1359:1359:1359) (1359:1359:1359))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD sclr (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (481:481:481))
        (IOPATH dataa combout (647:647:647) (647:647:647))
        (IOPATH dataa cout (621:621:621) (621:621:621))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
        (IOPATH cin cout (86:86:86) (86:86:86))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (775:775:775) (775:775:775))
        (IOPATH datab combout (623:623:623) (623:623:623))
        (IOPATH datab cout (596:596:596) (596:596:596))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
        (IOPATH cin cout (86:86:86) (86:86:86))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1510:1510:1510))
        (PORT datain (108:108:108) (108:108:108))
        (PORT sclr (1359:1359:1359) (1359:1359:1359))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD sclr (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (462:462:462) (462:462:462))
        (IOPATH datab combout (623:623:623) (623:623:623))
        (IOPATH datab cout (706:706:706) (706:706:706))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
        (IOPATH cin cout (190:190:190) (190:190:190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1510:1510:1510))
        (PORT datain (108:108:108) (108:108:108))
        (PORT sclr (1359:1359:1359) (1359:1359:1359))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD sclr (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (756:756:756) (756:756:756))
        (IOPATH datab combout (623:623:623) (623:623:623))
        (IOPATH datab cout (596:596:596) (596:596:596))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
        (IOPATH cin cout (86:86:86) (86:86:86))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1510:1510:1510))
        (PORT datain (108:108:108) (108:108:108))
        (PORT sclr (1359:1359:1359) (1359:1359:1359))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD sclr (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (451:451:451))
        (IOPATH datab combout (623:623:623) (623:623:623))
        (IOPATH datab cout (596:596:596) (596:596:596))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
        (IOPATH cin cout (86:86:86) (86:86:86))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1510:1510:1510))
        (PORT datain (108:108:108) (108:108:108))
        (PORT sclr (1359:1359:1359) (1359:1359:1359))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD sclr (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (IOPATH dataa combout (647:647:647) (647:647:647))
        (IOPATH dataa cout (621:621:621) (621:621:621))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
        (IOPATH cin cout (86:86:86) (86:86:86))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (448:448:448))
        (IOPATH datab combout (623:623:623) (623:623:623))
        (IOPATH datab cout (596:596:596) (596:596:596))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
        (IOPATH cin cout (86:86:86) (86:86:86))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1510:1510:1510))
        (PORT datain (108:108:108) (108:108:108))
        (PORT sclr (1359:1359:1359) (1359:1359:1359))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD sclr (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[8\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (472:472:472))
        (IOPATH dataa combout (647:647:647) (647:647:647))
        (IOPATH dataa cout (621:621:621) (621:621:621))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
        (IOPATH cin cout (86:86:86) (86:86:86))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[9\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (448:448:448))
        (IOPATH datab combout (623:623:623) (623:623:623))
        (IOPATH datab cout (596:596:596) (596:596:596))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
        (IOPATH cin cout (86:86:86) (86:86:86))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1510:1510:1510))
        (PORT datain (108:108:108) (108:108:108))
        (PORT sclr (1359:1359:1359) (1359:1359:1359))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD sclr (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (448:448:448))
        (IOPATH datab combout (623:623:623) (623:623:623))
        (IOPATH datab cout (596:596:596) (596:596:596))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
        (IOPATH cin cout (86:86:86) (86:86:86))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1510:1510:1510))
        (PORT datain (108:108:108) (108:108:108))
        (PORT sclr (1359:1359:1359) (1359:1359:1359))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD sclr (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1510:1510:1510))
        (PORT datain (108:108:108) (108:108:108))
        (PORT sclr (1359:1359:1359) (1359:1359:1359))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD sclr (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector39\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (464:464:464) (464:464:464))
        (PORT datad (1109:1109:1109) (1109:1109:1109))
        (IOPATH datab combout (624:624:624) (624:624:624))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector39\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (761:761:761) (761:761:761))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH dataa combout (614:614:614) (614:614:614))
        (IOPATH datab combout (589:589:589) (589:589:589))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector39\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1119:1119:1119))
        (PORT datab (1805:1805:1805) (1805:1805:1805))
        (PORT datac (2061:2061:2061) (2061:2061:2061))
        (PORT datad (1158:1158:1158) (1158:1158:1158))
        (IOPATH dataa combout (614:614:614) (614:614:614))
        (IOPATH datab combout (589:589:589) (589:589:589))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector39\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (718:718:718))
        (PORT datab (375:375:375) (375:375:375))
        (PORT datac (679:679:679) (679:679:679))
        (PORT datad (668:668:668) (668:668:668))
        (IOPATH dataa combout (651:651:651) (651:651:651))
        (IOPATH datab combout (624:624:624) (624:624:624))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector39\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2245:2245:2245) (2245:2245:2245))
        (PORT datab (459:459:459) (459:459:459))
        (PORT datac (749:749:749) (749:749:749))
        (PORT datad (6495:6495:6495) (6495:6495:6495))
        (IOPATH dataa combout (650:650:650) (650:650:650))
        (IOPATH datab combout (624:624:624) (624:624:624))
        (IOPATH datac combout (366:366:366) (366:366:366))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector39\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (PORT datab (396:396:396) (396:396:396))
        (PORT datac (388:388:388) (388:388:388))
        (PORT datad (406:406:406) (406:406:406))
        (IOPATH dataa combout (614:614:614) (614:614:614))
        (IOPATH datab combout (589:589:589) (589:589:589))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE MachineState\.01)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1509:1509:1509))
        (PORT datain (108:108:108) (108:108:108))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE MachineState\.10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (517:517:517))
        (PORT datad (6495:6495:6495) (6495:6495:6495))
        (IOPATH dataa combout (651:651:651) (651:651:651))
        (IOPATH datad combout (202:202:202) (202:202:202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE MachineState\.10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (423:423:423))
        (PORT datab (402:402:402) (402:402:402))
        (PORT datac (395:395:395) (395:395:395))
        (PORT datad (406:406:406) (406:406:406))
        (IOPATH dataa combout (651:651:651) (651:651:651))
        (IOPATH datab combout (624:624:624) (624:624:624))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE MachineState\.10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1509:1509:1509))
        (PORT datain (108:108:108) (108:108:108))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector42\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (459:459:459) (459:459:459))
        (PORT datad (485:485:485) (485:485:485))
        (IOPATH datab combout (624:624:624) (624:624:624))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE ReadClock\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (954:954:954) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector42\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (776:776:776))
        (PORT datab (2195:2195:2195) (2195:2195:2195))
        (PORT datad (733:733:733) (733:733:733))
        (IOPATH dataa combout (651:651:651) (651:651:651))
        (IOPATH datab combout (616:616:616) (616:616:616))
        (IOPATH datac combout (393:393:393) (393:393:393))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteClock)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1510:1510:1510))
        (PORT datain (108:108:108) (108:108:108))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE WriteClock\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1954:1954:1954) (1954:1954:1954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE WriteClock\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (304:304:304) (304:304:304))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (260:260:260) (260:260:260))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (120:120:120))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (1125:1125:1125) (1125:1125:1125))
        (IOPATH datac combout (393:393:393) (393:393:393))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2449:2449:2449))
        (PORT datain (108:108:108) (108:108:108))
        (PORT aclr (6735:6735:6735) (6735:6735:6735))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
        (IOPATH (posedge aclr) regout (267:267:267) (267:267:267))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (468:468:468))
        (PORT datab (452:452:452) (452:452:452))
        (IOPATH dataa combout (650:650:650) (650:650:650))
        (IOPATH dataa cout (621:621:621) (621:621:621))
        (IOPATH datab combout (624:624:624) (624:624:624))
        (IOPATH datab cout (596:596:596) (596:596:596))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2447:2447:2447))
        (PORT datain (108:108:108) (108:108:108))
        (PORT aclr (6735:6735:6735) (6735:6735:6735))
        (PORT ena (2314:2314:2314) (2314:2314:2314))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
        (IOPATH (posedge aclr) regout (267:267:267) (267:267:267))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (477:477:477))
        (IOPATH dataa combout (647:647:647) (647:647:647))
        (IOPATH dataa cout (621:621:621) (621:621:621))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
        (IOPATH cin cout (86:86:86) (86:86:86))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2447:2447:2447))
        (PORT datain (108:108:108) (108:108:108))
        (PORT aclr (6735:6735:6735) (6735:6735:6735))
        (PORT ena (2314:2314:2314) (2314:2314:2314))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
        (IOPATH (posedge aclr) regout (267:267:267) (267:267:267))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (443:443:443))
        (IOPATH datab combout (623:623:623) (623:623:623))
        (IOPATH datab cout (706:706:706) (706:706:706))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
        (IOPATH cin cout (190:190:190) (190:190:190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2447:2447:2447))
        (PORT datain (108:108:108) (108:108:108))
        (PORT aclr (6735:6735:6735) (6735:6735:6735))
        (PORT ena (2314:2314:2314) (2314:2314:2314))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
        (IOPATH (posedge aclr) regout (267:267:267) (267:267:267))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (472:472:472))
        (IOPATH dataa combout (647:647:647) (647:647:647))
        (IOPATH dataa cout (621:621:621) (621:621:621))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
        (IOPATH cin cout (86:86:86) (86:86:86))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2447:2447:2447))
        (PORT datain (108:108:108) (108:108:108))
        (PORT aclr (6735:6735:6735) (6735:6735:6735))
        (PORT ena (2314:2314:2314) (2314:2314:2314))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
        (IOPATH (posedge aclr) regout (267:267:267) (267:267:267))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (443:443:443))
        (IOPATH datab combout (623:623:623) (623:623:623))
        (IOPATH datab cout (596:596:596) (596:596:596))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
        (IOPATH cin cout (86:86:86) (86:86:86))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2447:2447:2447))
        (PORT datain (108:108:108) (108:108:108))
        (PORT aclr (6735:6735:6735) (6735:6735:6735))
        (PORT ena (2314:2314:2314) (2314:2314:2314))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
        (IOPATH (posedge aclr) regout (267:267:267) (267:267:267))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (472:472:472))
        (IOPATH dataa combout (647:647:647) (647:647:647))
        (IOPATH dataa cout (621:621:621) (621:621:621))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
        (IOPATH cin cout (86:86:86) (86:86:86))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2447:2447:2447))
        (PORT datain (108:108:108) (108:108:108))
        (PORT aclr (6735:6735:6735) (6735:6735:6735))
        (PORT ena (2314:2314:2314) (2314:2314:2314))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
        (IOPATH (posedge aclr) regout (267:267:267) (267:267:267))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (443:443:443))
        (IOPATH datab combout (623:623:623) (623:623:623))
        (IOPATH datab cout (596:596:596) (596:596:596))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
        (IOPATH cin cout (86:86:86) (86:86:86))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2447:2447:2447))
        (PORT datain (108:108:108) (108:108:108))
        (PORT aclr (6735:6735:6735) (6735:6735:6735))
        (PORT ena (2314:2314:2314) (2314:2314:2314))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
        (IOPATH (posedge aclr) regout (267:267:267) (267:267:267))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[8\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (473:473:473))
        (IOPATH dataa combout (647:647:647) (647:647:647))
        (IOPATH dataa cout (621:621:621) (621:621:621))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
        (IOPATH cin cout (86:86:86) (86:86:86))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2447:2447:2447))
        (PORT datain (108:108:108) (108:108:108))
        (PORT aclr (6735:6735:6735) (6735:6735:6735))
        (PORT ena (2314:2314:2314) (2314:2314:2314))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
        (IOPATH (posedge aclr) regout (267:267:267) (267:267:267))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (448:448:448))
        (IOPATH datab combout (623:623:623) (623:623:623))
        (IOPATH datab cout (596:596:596) (596:596:596))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
        (IOPATH cin cout (86:86:86) (86:86:86))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2447:2447:2447))
        (PORT datain (108:108:108) (108:108:108))
        (PORT aclr (6735:6735:6735) (6735:6735:6735))
        (PORT ena (2314:2314:2314) (2314:2314:2314))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
        (IOPATH (posedge aclr) regout (267:267:267) (267:267:267))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[10\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (448:448:448))
        (IOPATH datab combout (623:623:623) (623:623:623))
        (IOPATH datab cout (596:596:596) (596:596:596))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
        (IOPATH cin cout (86:86:86) (86:86:86))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2447:2447:2447))
        (PORT datain (108:108:108) (108:108:108))
        (PORT aclr (6735:6735:6735) (6735:6735:6735))
        (PORT ena (2314:2314:2314) (2314:2314:2314))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
        (IOPATH (posedge aclr) regout (267:267:267) (267:267:267))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[11\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH datad combout (206:206:206) (206:206:206))
        (IOPATH cin combout (506:506:506) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2447:2447:2447))
        (PORT datain (108:108:108) (108:108:108))
        (PORT aclr (6735:6735:6735) (6735:6735:6735))
        (PORT ena (2314:2314:2314) (2314:2314:2314))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
        (IOPATH (posedge aclr) regout (267:267:267) (267:267:267))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (944:944:944) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (516:516:516))
        (PORT datab (491:491:491) (491:491:491))
        (PORT datad (478:478:478) (478:478:478))
        (IOPATH dataa combout (651:651:651) (651:651:651))
        (IOPATH datab combout (624:624:624) (624:624:624))
        (IOPATH datac combout (393:393:393) (393:393:393))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ResetMask\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1509:1509:1509))
        (PORT datain (108:108:108) (108:108:108))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (6949:6949:6949) (6949:6949:6949))
        (PORT datad (2054:2054:2054) (2054:2054:2054))
        (IOPATH datab combout (589:589:589) (589:589:589))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1510:1510:1510))
        (PORT datain (108:108:108) (108:108:108))
        (PORT sclr (1359:1359:1359) (1359:1359:1359))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD sclr (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1510:1510:1510))
        (PORT datain (108:108:108) (108:108:108))
        (PORT sclr (1359:1359:1359) (1359:1359:1359))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD sclr (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1510:1510:1510))
        (PORT datain (108:108:108) (108:108:108))
        (PORT sclr (1359:1359:1359) (1359:1359:1359))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD sclr (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3667:3667:3667) (3667:3667:3667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3307:3307:3307))
        (PORT d[1] (3004:3004:3004) (3004:3004:3004))
        (PORT d[2] (2624:2624:2624) (2624:2624:2624))
        (PORT d[3] (5064:5064:5064) (5064:5064:5064))
        (PORT d[4] (4843:4843:4843) (4843:4843:4843))
        (PORT d[5] (5241:5241:5241) (5241:5241:5241))
        (PORT d[6] (3441:3441:3441) (3441:3441:3441))
        (PORT d[7] (3938:3938:3938) (3938:3938:3938))
        (PORT d[8] (5308:5308:5308) (5308:5308:5308))
        (PORT d[9] (4711:4711:4711) (4711:4711:4711))
        (PORT d[10] (4910:4910:4910) (4910:4910:4910))
        (PORT d[11] (4330:4330:4330) (4330:4330:4330))
        (PORT clk (3668:3668:3668) (3668:3668:3668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3668:3668:3668) (3668:3668:3668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3668:3668:3668) (3668:3668:3668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3928:3928:3928) (3928:3928:3928))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3928:3928:3928) (3928:3928:3928))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3928:3928:3928) (3928:3928:3928))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1765:1765:1765) (1765:1765:1765))
        (PORT clk (1637:1637:1637) (1637:1637:1637))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4522:4522:4522) (4522:4522:4522))
        (PORT d[1] (2634:2634:2634) (2634:2634:2634))
        (PORT d[2] (5203:5203:5203) (5203:5203:5203))
        (PORT d[3] (3139:3139:3139) (3139:3139:3139))
        (PORT d[4] (4536:4536:4536) (4536:4536:4536))
        (PORT d[5] (4381:4381:4381) (4381:4381:4381))
        (PORT d[6] (4018:4018:4018) (4018:4018:4018))
        (PORT d[7] (3986:3986:3986) (3986:3986:3986))
        (PORT d[8] (4908:4908:4908) (4908:4908:4908))
        (PORT d[9] (2840:2840:2840) (2840:2840:2840))
        (PORT d[10] (4024:4024:4024) (4024:4024:4024))
        (PORT d[11] (4832:4832:4832) (4832:4832:4832))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3222:3222:3222) (3222:3222:3222))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1657:1657:1657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6817:6817:6817) (6817:6817:6817))
        (PORT datad (2036:2036:2036) (2036:2036:2036))
        (IOPATH dataa combout (615:615:615) (615:615:615))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3658:3658:3658) (3658:3658:3658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2936:2936:2936) (2936:2936:2936))
        (PORT d[1] (3008:3008:3008) (3008:3008:3008))
        (PORT d[2] (2603:2603:2603) (2603:2603:2603))
        (PORT d[3] (5055:5055:5055) (5055:5055:5055))
        (PORT d[4] (4505:4505:4505) (4505:4505:4505))
        (PORT d[5] (4885:4885:4885) (4885:4885:4885))
        (PORT d[6] (3679:3679:3679) (3679:3679:3679))
        (PORT d[7] (3925:3925:3925) (3925:3925:3925))
        (PORT d[8] (5670:5670:5670) (5670:5670:5670))
        (PORT d[9] (3988:3988:3988) (3988:3988:3988))
        (PORT d[10] (4894:4894:4894) (4894:4894:4894))
        (PORT d[11] (3980:3980:3980) (3980:3980:3980))
        (PORT clk (3659:3659:3659) (3659:3659:3659))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3659:3659:3659) (3659:3659:3659))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3659:3659:3659) (3659:3659:3659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3919:3919:3919) (3919:3919:3919))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3919:3919:3919) (3919:3919:3919))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3919:3919:3919) (3919:3919:3919))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (1775:1775:1775))
        (PORT clk (1635:1635:1635) (1635:1635:1635))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4522:4522:4522) (4522:4522:4522))
        (PORT d[1] (3051:3051:3051) (3051:3051:3051))
        (PORT d[2] (5236:5236:5236) (5236:5236:5236))
        (PORT d[3] (3111:3111:3111) (3111:3111:3111))
        (PORT d[4] (4529:4529:4529) (4529:4529:4529))
        (PORT d[5] (4361:4361:4361) (4361:4361:4361))
        (PORT d[6] (4005:4005:4005) (4005:4005:4005))
        (PORT d[7] (3965:3965:3965) (3965:3965:3965))
        (PORT d[8] (4894:4894:4894) (4894:4894:4894))
        (PORT d[9] (2823:2823:2823) (2823:2823:2823))
        (PORT d[10] (4019:4019:4019) (4019:4019:4019))
        (PORT d[11] (4822:4822:4822) (4822:4822:4822))
        (PORT clk (1655:1655:1655) (1655:1655:1655))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3216:3216:3216) (3216:3216:3216))
        (PORT clk (1655:1655:1655) (1655:1655:1655))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1655:1655:1655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (954:954:954) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (6827:6827:6827) (6827:6827:6827))
        (PORT datad (2036:2036:2036) (2036:2036:2036))
        (IOPATH datac combout (366:366:366) (366:366:366))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3706:3706:3706) (3706:3706:3706))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1095:1095:1095))
        (PORT d[1] (1092:1092:1092) (1092:1092:1092))
        (PORT d[2] (1079:1079:1079) (1079:1079:1079))
        (PORT d[3] (1092:1092:1092) (1092:1092:1092))
        (PORT d[4] (1096:1096:1096) (1096:1096:1096))
        (PORT d[5] (1479:1479:1479) (1479:1479:1479))
        (PORT d[6] (1513:1513:1513) (1513:1513:1513))
        (PORT d[7] (3672:3672:3672) (3672:3672:3672))
        (PORT d[8] (4450:4450:4450) (4450:4450:4450))
        (PORT d[9] (3844:3844:3844) (3844:3844:3844))
        (PORT d[10] (2333:2333:2333) (2333:2333:2333))
        (PORT d[11] (2404:2404:2404) (2404:2404:2404))
        (PORT clk (3707:3707:3707) (3707:3707:3707))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3707:3707:3707) (3707:3707:3707))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3707:3707:3707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3967:3967:3967) (3967:3967:3967))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3967:3967:3967) (3967:3967:3967))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3967:3967:3967) (3967:3967:3967))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2503:2503:2503))
        (PORT clk (1640:1640:1640) (1640:1640:1640))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2357:2357:2357))
        (PORT d[1] (2978:2978:2978) (2978:2978:2978))
        (PORT d[2] (1917:1917:1917) (1917:1917:1917))
        (PORT d[3] (1489:1489:1489) (1489:1489:1489))
        (PORT d[4] (1845:1845:1845) (1845:1845:1845))
        (PORT d[5] (2292:2292:2292) (2292:2292:2292))
        (PORT d[6] (1874:1874:1874) (1874:1874:1874))
        (PORT d[7] (1880:1880:1880) (1880:1880:1880))
        (PORT d[8] (2311:2311:2311) (2311:2311:2311))
        (PORT d[9] (1870:1870:1870) (1870:1870:1870))
        (PORT d[10] (3213:3213:3213) (3213:3213:3213))
        (PORT d[11] (2360:2360:2360) (2360:2360:2360))
        (PORT clk (1660:1660:1660) (1660:1660:1660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2416:2416:2416))
        (PORT clk (1660:1660:1660) (1660:1660:1660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1660:1660:1660) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[3\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (954:954:954) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (6480:6480:6480) (6480:6480:6480))
        (PORT datad (2041:2041:2041) (2041:2041:2041))
        (IOPATH datac combout (366:366:366) (366:366:366))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3643:3643:3643) (3643:3643:3643))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2928:2928:2928) (2928:2928:2928))
        (PORT d[1] (4023:4023:4023) (4023:4023:4023))
        (PORT d[2] (2600:2600:2600) (2600:2600:2600))
        (PORT d[3] (5461:5461:5461) (5461:5461:5461))
        (PORT d[4] (4494:4494:4494) (4494:4494:4494))
        (PORT d[5] (4878:4878:4878) (4878:4878:4878))
        (PORT d[6] (3427:3427:3427) (3427:3427:3427))
        (PORT d[7] (3948:3948:3948) (3948:3948:3948))
        (PORT d[8] (4893:4893:4893) (4893:4893:4893))
        (PORT d[9] (3957:3957:3957) (3957:3957:3957))
        (PORT d[10] (4878:4878:4878) (4878:4878:4878))
        (PORT d[11] (3960:3960:3960) (3960:3960:3960))
        (PORT clk (3644:3644:3644) (3644:3644:3644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3644:3644:3644) (3644:3644:3644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3644:3644:3644) (3644:3644:3644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3904:3904:3904) (3904:3904:3904))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3904:3904:3904) (3904:3904:3904))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3904:3904:3904) (3904:3904:3904))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1729:1729:1729))
        (PORT clk (1632:1632:1632) (1632:1632:1632))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4494:4494:4494) (4494:4494:4494))
        (PORT d[1] (3459:3459:3459) (3459:3459:3459))
        (PORT d[2] (4831:4831:4831) (4831:4831:4831))
        (PORT d[3] (3114:3114:3114) (3114:3114:3114))
        (PORT d[4] (4143:4143:4143) (4143:4143:4143))
        (PORT d[5] (3983:3983:3983) (3983:3983:3983))
        (PORT d[6] (4004:4004:4004) (4004:4004:4004))
        (PORT d[7] (3962:3962:3962) (3962:3962:3962))
        (PORT d[8] (4884:4884:4884) (4884:4884:4884))
        (PORT d[9] (2242:2242:2242) (2242:2242:2242))
        (PORT d[10] (4029:4029:4029) (4029:4029:4029))
        (PORT d[11] (4412:4412:4412) (4412:4412:4412))
        (PORT clk (1652:1652:1652) (1652:1652:1652))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3211:3211:3211) (3211:3211:3211))
        (PORT clk (1652:1652:1652) (1652:1652:1652))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1652:1652:1652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[4\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (954:954:954) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2036:2036:2036) (2036:2036:2036))
        (PORT datac (6934:6934:6934) (6934:6934:6934))
        (IOPATH dataa combout (651:651:651) (651:651:651))
        (IOPATH datac combout (370:370:370) (370:370:370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3697:3697:3697) (3697:3697:3697))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2916:2916:2916) (2916:2916:2916))
        (PORT d[1] (3986:3986:3986) (3986:3986:3986))
        (PORT d[2] (2992:2992:2992) (2992:2992:2992))
        (PORT d[3] (5003:5003:5003) (5003:5003:5003))
        (PORT d[4] (4061:4061:4061) (4061:4061:4061))
        (PORT d[5] (4849:4849:4849) (4849:4849:4849))
        (PORT d[6] (3018:3018:3018) (3018:3018:3018))
        (PORT d[7] (3916:3916:3916) (3916:3916:3916))
        (PORT d[8] (4866:4866:4866) (4866:4866:4866))
        (PORT d[9] (2982:2982:2982) (2982:2982:2982))
        (PORT d[10] (4471:4471:4471) (4471:4471:4471))
        (PORT d[11] (3534:3534:3534) (3534:3534:3534))
        (PORT clk (3698:3698:3698) (3698:3698:3698))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3698:3698:3698) (3698:3698:3698))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3698:3698:3698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3958:3958:3958) (3958:3958:3958))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3958:3958:3958) (3958:3958:3958))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3958:3958:3958) (3958:3958:3958))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (1754:1754:1754))
        (PORT clk (1625:1625:1625) (1625:1625:1625))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4076:4076:4076) (4076:4076:4076))
        (PORT d[1] (3687:3687:3687) (3687:3687:3687))
        (PORT d[2] (4788:4788:4788) (4788:4788:4788))
        (PORT d[3] (4500:4500:4500) (4500:4500:4500))
        (PORT d[4] (4135:4135:4135) (4135:4135:4135))
        (PORT d[5] (3972:3972:3972) (3972:3972:3972))
        (PORT d[6] (3573:3573:3573) (3573:3573:3573))
        (PORT d[7] (3532:3532:3532) (3532:3532:3532))
        (PORT d[8] (4452:4452:4452) (4452:4452:4452))
        (PORT d[9] (4018:4018:4018) (4018:4018:4018))
        (PORT d[10] (3585:3585:3585) (3585:3585:3585))
        (PORT d[11] (3965:3965:3965) (3965:3965:3965))
        (PORT clk (1645:1645:1645) (1645:1645:1645))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (2768:2768:2768))
        (PORT clk (1645:1645:1645) (1645:1645:1645))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6489:6489:6489) (6489:6489:6489))
        (PORT datad (2041:2041:2041) (2041:2041:2041))
        (IOPATH dataa combout (615:615:615) (615:615:615))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3692:3692:3692) (3692:3692:3692))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3960:3960:3960) (3960:3960:3960))
        (PORT d[1] (4001:4001:4001) (4001:4001:4001))
        (PORT d[2] (2557:2557:2557) (2557:2557:2557))
        (PORT d[3] (4626:4626:4626) (4626:4626:4626))
        (PORT d[4] (4073:4073:4073) (4073:4073:4073))
        (PORT d[5] (4867:4867:4867) (4867:4867:4867))
        (PORT d[6] (3402:3402:3402) (3402:3402:3402))
        (PORT d[7] (3919:3919:3919) (3919:3919:3919))
        (PORT d[8] (4887:4887:4887) (4887:4887:4887))
        (PORT d[9] (3950:3950:3950) (3950:3950:3950))
        (PORT d[10] (4868:4868:4868) (4868:4868:4868))
        (PORT d[11] (4384:4384:4384) (4384:4384:4384))
        (PORT clk (3693:3693:3693) (3693:3693:3693))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3693:3693:3693) (3693:3693:3693))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3693:3693:3693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3953:3953:3953) (3953:3953:3953))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3953:3953:3953) (3953:3953:3953))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3953:3953:3953) (3953:3953:3953))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1330:1330:1330))
        (PORT clk (1629:1629:1629) (1629:1629:1629))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4074:4074:4074) (4074:4074:4074))
        (PORT d[1] (3088:3088:3088) (3088:3088:3088))
        (PORT d[2] (4815:4815:4815) (4815:4815:4815))
        (PORT d[3] (2690:2690:2690) (2690:2690:2690))
        (PORT d[4] (4148:4148:4148) (4148:4148:4148))
        (PORT d[5] (3985:3985:3985) (3985:3985:3985))
        (PORT d[6] (3988:3988:3988) (3988:3988:3988))
        (PORT d[7] (3953:3953:3953) (3953:3953:3953))
        (PORT d[8] (4866:4866:4866) (4866:4866:4866))
        (PORT d[9] (2655:2655:2655) (2655:2655:2655))
        (PORT d[10] (4012:4012:4012) (4012:4012:4012))
        (PORT d[11] (4392:4392:4392) (4392:4392:4392))
        (PORT clk (1649:1649:1649) (1649:1649:1649))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3194:3194:3194))
        (PORT clk (1649:1649:1649) (1649:1649:1649))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1649:1649:1649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[6\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (954:954:954) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (6461:6461:6461) (6461:6461:6461))
        (PORT datad (2054:2054:2054) (2054:2054:2054))
        (IOPATH datac combout (366:366:366) (366:366:366))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3641:3641:3641) (3641:3641:3641))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4977:4977:4977) (4977:4977:4977))
        (PORT d[1] (5022:5022:5022) (5022:5022:5022))
        (PORT d[2] (2907:2907:2907) (2907:2907:2907))
        (PORT d[3] (1564:1564:1564) (1564:1564:1564))
        (PORT d[4] (1580:1580:1580) (1580:1580:1580))
        (PORT d[5] (5224:5224:5224) (5224:5224:5224))
        (PORT d[6] (1946:1946:1946) (1946:1946:1946))
        (PORT d[7] (3238:3238:3238) (3238:3238:3238))
        (PORT d[8] (4035:4035:4035) (4035:4035:4035))
        (PORT d[9] (1996:1996:1996) (1996:1996:1996))
        (PORT d[10] (2330:2330:2330) (2330:2330:2330))
        (PORT d[11] (2258:2258:2258) (2258:2258:2258))
        (PORT clk (3642:3642:3642) (3642:3642:3642))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3642:3642:3642) (3642:3642:3642))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3642:3642:3642) (3642:3642:3642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3902:3902:3902) (3902:3902:3902))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3902:3902:3902) (3902:3902:3902))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3902:3902:3902) (3902:3902:3902))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2461:2461:2461))
        (PORT clk (1629:1629:1629) (1629:1629:1629))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1918:1918:1918))
        (PORT d[1] (4350:4350:4350) (4350:4350:4350))
        (PORT d[2] (4315:4315:4315) (4315:4315:4315))
        (PORT d[3] (1566:1566:1566) (1566:1566:1566))
        (PORT d[4] (3834:3834:3834) (3834:3834:3834))
        (PORT d[5] (1958:1958:1958) (1958:1958:1958))
        (PORT d[6] (1950:1950:1950) (1950:1950:1950))
        (PORT d[7] (4236:4236:4236) (4236:4236:4236))
        (PORT d[8] (4699:4699:4699) (4699:4699:4699))
        (PORT d[9] (1912:1912:1912) (1912:1912:1912))
        (PORT d[10] (2397:2397:2397) (2397:2397:2397))
        (PORT d[11] (2868:2868:2868) (2868:2868:2868))
        (PORT clk (1649:1649:1649) (1649:1649:1649))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4502:4502:4502) (4502:4502:4502))
        (PORT clk (1649:1649:1649) (1649:1649:1649))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1649:1649:1649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[7\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (944:944:944) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2045:2045:2045) (2045:2045:2045))
        (PORT datac (6742:6742:6742) (6742:6742:6742))
        (IOPATH dataa combout (651:651:651) (651:651:651))
        (IOPATH datac combout (370:370:370) (370:370:370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3651:3651:3651) (3651:3651:3651))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2933:2933:2933) (2933:2933:2933))
        (PORT d[1] (3579:3579:3579) (3579:3579:3579))
        (PORT d[2] (3897:3897:3897) (3897:3897:3897))
        (PORT d[3] (4570:4570:4570) (4570:4570:4570))
        (PORT d[4] (4027:4027:4027) (4027:4027:4027))
        (PORT d[5] (4418:4418:4418) (4418:4418:4418))
        (PORT d[6] (3078:3078:3078) (3078:3078:3078))
        (PORT d[7] (3481:3481:3481) (3481:3481:3481))
        (PORT d[8] (4809:4809:4809) (4809:4809:4809))
        (PORT d[9] (3505:3505:3505) (3505:3505:3505))
        (PORT d[10] (3182:3182:3182) (3182:3182:3182))
        (PORT d[11] (3511:3511:3511) (3511:3511:3511))
        (PORT clk (3652:3652:3652) (3652:3652:3652))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3652:3652:3652) (3652:3652:3652))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3652:3652:3652) (3652:3652:3652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3912:3912:3912) (3912:3912:3912))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3912:3912:3912) (3912:3912:3912))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3912:3912:3912) (3912:3912:3912))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1335:1335:1335))
        (PORT clk (1607:1607:1607) (1607:1607:1607))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3593:3593:3593) (3593:3593:3593))
        (PORT d[1] (3666:3666:3666) (3666:3666:3666))
        (PORT d[2] (4388:4388:4388) (4388:4388:4388))
        (PORT d[3] (4466:4466:4466) (4466:4466:4466))
        (PORT d[4] (3680:3680:3680) (3680:3680:3680))
        (PORT d[5] (3509:3509:3509) (3509:3509:3509))
        (PORT d[6] (3549:3549:3549) (3549:3549:3549))
        (PORT d[7] (3945:3945:3945) (3945:3945:3945))
        (PORT d[8] (4416:4416:4416) (4416:4416:4416))
        (PORT d[9] (3584:3584:3584) (3584:3584:3584))
        (PORT d[10] (3569:3569:3569) (3569:3569:3569))
        (PORT d[11] (3520:3520:3520) (3520:3520:3520))
        (PORT clk (1627:1627:1627) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4552:4552:4552) (4552:4552:4552))
        (PORT clk (1627:1627:1627) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1627:1627:1627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[8\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (944:944:944) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (6131:6131:6131) (6131:6131:6131))
        (PORT datad (2055:2055:2055) (2055:2055:2055))
        (IOPATH datac combout (366:366:366) (366:366:366))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3676:3676:3676) (3676:3676:3676))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (2919:2919:2919))
        (PORT d[1] (2641:2641:2641) (2641:2641:2641))
        (PORT d[2] (2614:2614:2614) (2614:2614:2614))
        (PORT d[3] (4607:4607:4607) (4607:4607:4607))
        (PORT d[4] (4055:4055:4055) (4055:4055:4055))
        (PORT d[5] (4438:4438:4438) (4438:4438:4438))
        (PORT d[6] (3438:3438:3438) (3438:3438:3438))
        (PORT d[7] (3498:3498:3498) (3498:3498:3498))
        (PORT d[8] (4836:4836:4836) (4836:4836:4836))
        (PORT d[9] (3522:3522:3522) (3522:3522:3522))
        (PORT d[10] (4444:4444:4444) (4444:4444:4444))
        (PORT d[11] (3528:3528:3528) (3528:3528:3528))
        (PORT clk (3677:3677:3677) (3677:3677:3677))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3677:3677:3677) (3677:3677:3677))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3677:3677:3677) (3677:3677:3677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3937:3937:3937) (3937:3937:3937))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3937:3937:3937) (3937:3937:3937))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3937:3937:3937) (3937:3937:3937))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (1762:1762:1762))
        (PORT clk (1613:1613:1613) (1613:1613:1613))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4050:4050:4050) (4050:4050:4050))
        (PORT d[1] (4108:4108:4108) (4108:4108:4108))
        (PORT d[2] (4769:4769:4769) (4769:4769:4769))
        (PORT d[3] (4494:4494:4494) (4494:4494:4494))
        (PORT d[4] (4099:4099:4099) (4099:4099:4099))
        (PORT d[5] (3933:3933:3933) (3933:3933:3933))
        (PORT d[6] (3557:3557:3557) (3557:3557:3557))
        (PORT d[7] (3514:3514:3514) (3514:3514:3514))
        (PORT d[8] (4445:4445:4445) (4445:4445:4445))
        (PORT d[9] (4008:4008:4008) (4008:4008:4008))
        (PORT d[10] (3578:3578:3578) (3578:3578:3578))
        (PORT d[11] (4319:4319:4319) (4319:4319:4319))
        (PORT clk (1633:1633:1633) (1633:1633:1633))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4559:4559:4559) (4559:4559:4559))
        (PORT clk (1633:1633:1633) (1633:1633:1633))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[9\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (944:944:944) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (6157:6157:6157) (6157:6157:6157))
        (PORT datad (2051:2051:2051) (2051:2051:2051))
        (IOPATH datac combout (366:366:366) (366:366:366))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3590:3590:3590) (3590:3590:3590))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3531:3531:3531) (3531:3531:3531))
        (PORT d[1] (3556:3556:3556) (3556:3556:3556))
        (PORT d[2] (3028:3028:3028) (3028:3028:3028))
        (PORT d[3] (4143:4143:4143) (4143:4143:4143))
        (PORT d[4] (3615:3615:3615) (3615:3615:3615))
        (PORT d[5] (4405:4405:4405) (4405:4405:4405))
        (PORT d[6] (3091:3091:3091) (3091:3091:3091))
        (PORT d[7] (3471:3471:3471) (3471:3471:3471))
        (PORT d[8] (4782:4782:4782) (4782:4782:4782))
        (PORT d[9] (3487:3487:3487) (3487:3487:3487))
        (PORT d[10] (4413:4413:4413) (4413:4413:4413))
        (PORT d[11] (3501:3501:3501) (3501:3501:3501))
        (PORT clk (3591:3591:3591) (3591:3591:3591))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3591:3591:3591) (3591:3591:3591))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3591:3591:3591) (3591:3591:3591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3851:3851:3851) (3851:3851:3851))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3851:3851:3851) (3851:3851:3851))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3851:3851:3851) (3851:3851:3851))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (1854:1854:1854))
        (PORT clk (1621:1621:1621) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3596:3596:3596) (3596:3596:3596))
        (PORT d[1] (3647:3647:3647) (3647:3647:3647))
        (PORT d[2] (4372:4372:4372) (4372:4372:4372))
        (PORT d[3] (4447:4447:4447) (4447:4447:4447))
        (PORT d[4] (3661:3661:3661) (3661:3661:3661))
        (PORT d[5] (3506:3506:3506) (3506:3506:3506))
        (PORT d[6] (3530:3530:3530) (3530:3530:3530))
        (PORT d[7] (3493:3493:3493) (3493:3493:3493))
        (PORT d[8] (4406:4406:4406) (4406:4406:4406))
        (PORT d[9] (3101:3101:3101) (3101:3101:3101))
        (PORT d[10] (3142:3142:3142) (3142:3142:3142))
        (PORT d[11] (3514:3514:3514) (3514:3514:3514))
        (PORT clk (1641:1641:1641) (1641:1641:1641))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4528:4528:4528) (4528:4528:4528))
        (PORT clk (1641:1641:1641) (1641:1641:1641))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1641:1641:1641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[10\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (944:944:944) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2033:2033:2033) (2033:2033:2033))
        (PORT datac (6541:6541:6541) (6541:6541:6541))
        (IOPATH dataa combout (651:651:651) (651:651:651))
        (IOPATH datac combout (370:370:370) (370:370:370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3626:3626:3626) (3626:3626:3626))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4968:4968:4968) (4968:4968:4968))
        (PORT d[1] (4989:4989:4989) (4989:4989:4989))
        (PORT d[2] (2867:2867:2867) (2867:2867:2867))
        (PORT d[3] (1998:1998:1998) (1998:1998:1998))
        (PORT d[4] (2008:2008:2008) (2008:2008:2008))
        (PORT d[5] (4741:4741:4741) (4741:4741:4741))
        (PORT d[6] (2405:2405:2405) (2405:2405:2405))
        (PORT d[7] (2813:2813:2813) (2813:2813:2813))
        (PORT d[8] (4006:4006:4006) (4006:4006:4006))
        (PORT d[9] (3385:3385:3385) (3385:3385:3385))
        (PORT d[10] (2353:2353:2353) (2353:2353:2353))
        (PORT d[11] (2404:2404:2404) (2404:2404:2404))
        (PORT clk (3627:3627:3627) (3627:3627:3627))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3627:3627:3627) (3627:3627:3627))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3627:3627:3627) (3627:3627:3627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3887:3887:3887) (3887:3887:3887))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3887:3887:3887) (3887:3887:3887))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3887:3887:3887) (3887:3887:3887))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2073:2073:2073))
        (PORT clk (1619:1619:1619) (1619:1619:1619))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1932:1932:1932) (1932:1932:1932))
        (PORT d[1] (4329:4329:4329) (4329:4329:4329))
        (PORT d[2] (4294:4294:4294) (4294:4294:4294))
        (PORT d[3] (1590:1590:1590) (1590:1590:1590))
        (PORT d[4] (3772:3772:3772) (3772:3772:3772))
        (PORT d[5] (1982:1982:1982) (1982:1982:1982))
        (PORT d[6] (1962:1962:1962) (1962:1962:1962))
        (PORT d[7] (4231:4231:4231) (4231:4231:4231))
        (PORT d[8] (2771:2771:2771) (2771:2771:2771))
        (PORT d[9] (5067:5067:5067) (5067:5067:5067))
        (PORT d[10] (3244:3244:3244) (3244:3244:3244))
        (PORT d[11] (2854:2854:2854) (2854:2854:2854))
        (PORT clk (1639:1639:1639) (1639:1639:1639))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4471:4471:4471) (4471:4471:4471))
        (PORT clk (1639:1639:1639) (1639:1639:1639))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1639:1639:1639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[11\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (924:924:924) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (6163:6163:6163) (6163:6163:6163))
        (PORT datad (2037:2037:2037) (2037:2037:2037))
        (IOPATH datac combout (366:366:366) (366:366:366))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3735:3735:3735) (3735:3735:3735))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5395:5395:5395) (5395:5395:5395))
        (PORT d[1] (5455:5455:5455) (5455:5455:5455))
        (PORT d[2] (3358:3358:3358) (3358:3358:3358))
        (PORT d[3] (2343:2343:2343) (2343:2343:2343))
        (PORT d[4] (1455:1455:1455) (1455:1455:1455))
        (PORT d[5] (1858:1858:1858) (1858:1858:1858))
        (PORT d[6] (2214:2214:2214) (2214:2214:2214))
        (PORT d[7] (3702:3702:3702) (3702:3702:3702))
        (PORT d[8] (1857:1857:1857) (1857:1857:1857))
        (PORT d[9] (1904:1904:1904) (1904:1904:1904))
        (PORT d[10] (2725:2725:2725) (2725:2725:2725))
        (PORT d[11] (2420:2420:2420) (2420:2420:2420))
        (PORT clk (3736:3736:3736) (3736:3736:3736))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3736:3736:3736) (3736:3736:3736))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3736:3736:3736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3996:3996:3996) (3996:3996:3996))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3996:3996:3996) (3996:3996:3996))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3996:3996:3996) (3996:3996:3996))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2483:2483:2483) (2483:2483:2483))
        (PORT clk (1641:1641:1641) (1641:1641:1641))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2352:2352:2352))
        (PORT d[1] (2603:2603:2603) (2603:2603:2603))
        (PORT d[2] (1520:1520:1520) (1520:1520:1520))
        (PORT d[3] (1496:1496:1496) (1496:1496:1496))
        (PORT d[4] (1893:1893:1893) (1893:1893:1893))
        (PORT d[5] (1888:1888:1888) (1888:1888:1888))
        (PORT d[6] (1884:1884:1884) (1884:1884:1884))
        (PORT d[7] (1892:1892:1892) (1892:1892:1892))
        (PORT d[8] (1890:1890:1890) (1890:1890:1890))
        (PORT d[9] (1880:1880:1880) (1880:1880:1880))
        (PORT d[10] (3222:3222:3222) (3222:3222:3222))
        (PORT d[11] (2365:2365:2365) (2365:2365:2365))
        (PORT clk (1661:1661:1661) (1661:1661:1661))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (2006:2006:2006))
        (PORT clk (1661:1661:1661) (1661:1661:1661))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1661:1661:1661) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1921:1921:1921))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1921:1921:1921))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1921:1921:1921))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6218:6218:6218) (6218:6218:6218))
        (PORT datac (2011:2011:2011) (2011:2011:2011))
        (IOPATH dataa combout (651:651:651) (651:651:651))
        (IOPATH datac combout (370:370:370) (370:370:370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3633:3633:3633) (3633:3633:3633))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4972:4972:4972) (4972:4972:4972))
        (PORT d[1] (5015:5015:5015) (5015:5015:5015))
        (PORT d[2] (2895:2895:2895) (2895:2895:2895))
        (PORT d[3] (1558:1558:1558) (1558:1558:1558))
        (PORT d[4] (2357:2357:2357) (2357:2357:2357))
        (PORT d[5] (5187:5187:5187) (5187:5187:5187))
        (PORT d[6] (1972:1972:1972) (1972:1972:1972))
        (PORT d[7] (2823:2823:2823) (2823:2823:2823))
        (PORT d[8] (4023:4023:4023) (4023:4023:4023))
        (PORT d[9] (3419:3419:3419) (3419:3419:3419))
        (PORT d[10] (2806:2806:2806) (2806:2806:2806))
        (PORT d[11] (2400:2400:2400) (2400:2400:2400))
        (PORT clk (3634:3634:3634) (3634:3634:3634))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3634:3634:3634) (3634:3634:3634))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3634:3634:3634) (3634:3634:3634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3894:3894:3894) (3894:3894:3894))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3894:3894:3894) (3894:3894:3894))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3894:3894:3894) (3894:3894:3894))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2471:2471:2471))
        (PORT clk (1617:1617:1617) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (1956:1956:1956))
        (PORT d[1] (4334:4334:4334) (4334:4334:4334))
        (PORT d[2] (4312:4312:4312) (4312:4312:4312))
        (PORT d[3] (1977:1977:1977) (1977:1977:1977))
        (PORT d[4] (3820:3820:3820) (3820:3820:3820))
        (PORT d[5] (1982:1982:1982) (1982:1982:1982))
        (PORT d[6] (1972:1972:1972) (1972:1972:1972))
        (PORT d[7] (4249:4249:4249) (4249:4249:4249))
        (PORT d[8] (4684:4684:4684) (4684:4684:4684))
        (PORT d[9] (5099:5099:5099) (5099:5099:5099))
        (PORT d[10] (2818:2818:2818) (2818:2818:2818))
        (PORT d[11] (2863:2863:2863) (2863:2863:2863))
        (PORT clk (1637:1637:1637) (1637:1637:1637))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4487:4487:4487) (4487:4487:4487))
        (PORT clk (1637:1637:1637) (1637:1637:1637))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1637:1637:1637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[13\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (934:934:934) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (5742:5742:5742) (5742:5742:5742))
        (PORT datad (2056:2056:2056) (2056:2056:2056))
        (IOPATH datac combout (366:366:366) (366:366:366))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3769:3769:3769) (3769:3769:3769))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5385:5385:5385) (5385:5385:5385))
        (PORT d[1] (5436:5436:5436) (5436:5436:5436))
        (PORT d[2] (1930:1930:1930) (1930:1930:1930))
        (PORT d[3] (1521:1521:1521) (1521:1521:1521))
        (PORT d[4] (1558:1558:1558) (1558:1558:1558))
        (PORT d[5] (5618:5618:5618) (5618:5618:5618))
        (PORT d[6] (1915:1915:1915) (1915:1915:1915))
        (PORT d[7] (3267:3267:3267) (3267:3267:3267))
        (PORT d[8] (1874:1874:1874) (1874:1874:1874))
        (PORT d[9] (1969:1969:1969) (1969:1969:1969))
        (PORT d[10] (2340:2340:2340) (2340:2340:2340))
        (PORT d[11] (2780:2780:2780) (2780:2780:2780))
        (PORT clk (3770:3770:3770) (3770:3770:3770))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3770:3770:3770) (3770:3770:3770))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3770:3770:3770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4030:4030:4030) (4030:4030:4030))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4030:4030:4030) (4030:4030:4030))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4030:4030:4030) (4030:4030:4030))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2461:2461:2461))
        (PORT clk (1636:1636:1636) (1636:1636:1636))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1471:1471:1471))
        (PORT d[1] (1081:1081:1081) (1081:1081:1081))
        (PORT d[2] (1107:1107:1107) (1107:1107:1107))
        (PORT d[3] (1110:1110:1110) (1110:1110:1110))
        (PORT d[4] (2313:2313:2313) (2313:2313:2313))
        (PORT d[5] (1500:1500:1500) (1500:1500:1500))
        (PORT d[6] (1487:1487:1487) (1487:1487:1487))
        (PORT d[7] (1485:1485:1485) (1485:1485:1485))
        (PORT d[8] (2329:2329:2329) (2329:2329:2329))
        (PORT d[9] (5515:5515:5515) (5515:5515:5515))
        (PORT d[10] (2412:2412:2412) (2412:2412:2412))
        (PORT d[11] (3265:3265:3265) (3265:3265:3265))
        (PORT clk (1656:1656:1656) (1656:1656:1656))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2440:2440:2440))
        (PORT clk (1656:1656:1656) (1656:1656:1656))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1656:1656:1656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1916:1916:1916))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1916:1916:1916))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1916:1916:1916))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[14\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (944:944:944) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (6158:6158:6158) (6158:6158:6158))
        (PORT datad (2051:2051:2051) (2051:2051:2051))
        (IOPATH datab combout (589:589:589) (589:589:589))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3594:3594:3594) (3594:3594:3594))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4534:4534:4534) (4534:4534:4534))
        (PORT d[1] (4962:4962:4962) (4962:4962:4962))
        (PORT d[2] (2429:2429:2429) (2429:2429:2429))
        (PORT d[3] (2011:2011:2011) (2011:2011:2011))
        (PORT d[4] (3351:3351:3351) (3351:3351:3351))
        (PORT d[5] (4748:4748:4748) (4748:4748:4748))
        (PORT d[6] (2427:2427:2427) (2427:2427:2427))
        (PORT d[7] (2326:2326:2326) (2326:2326:2326))
        (PORT d[8] (3569:3569:3569) (3569:3569:3569))
        (PORT d[9] (3379:3379:3379) (3379:3379:3379))
        (PORT d[10] (2745:2745:2745) (2745:2745:2745))
        (PORT d[11] (2415:2415:2415) (2415:2415:2415))
        (PORT clk (3595:3595:3595) (3595:3595:3595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3595:3595:3595) (3595:3595:3595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3595:3595:3595) (3595:3595:3595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3855:3855:3855) (3855:3855:3855))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3855:3855:3855) (3855:3855:3855))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3855:3855:3855) (3855:3855:3855))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2539:2539:2539))
        (PORT clk (1633:1633:1633) (1633:1633:1633))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (2797:2797:2797))
        (PORT d[1] (4311:4311:4311) (4311:4311:4311))
        (PORT d[2] (4292:4292:4292) (4292:4292:4292))
        (PORT d[3] (2015:2015:2015) (2015:2015:2015))
        (PORT d[4] (3396:3396:3396) (3396:3396:3396))
        (PORT d[5] (2416:2416:2416) (2416:2416:2416))
        (PORT d[6] (2381:2381:2381) (2381:2381:2381))
        (PORT d[7] (3765:3765:3765) (3765:3765:3765))
        (PORT d[8] (4663:4663:4663) (4663:4663:4663))
        (PORT d[9] (5064:5064:5064) (5064:5064:5064))
        (PORT d[10] (2383:2383:2383) (2383:2383:2383))
        (PORT d[11] (2366:2366:2366) (2366:2366:2366))
        (PORT clk (1653:1653:1653) (1653:1653:1653))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4453:4453:4453) (4453:4453:4453))
        (PORT clk (1653:1653:1653) (1653:1653:1653))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[15\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (944:944:944) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (6137:6137:6137) (6137:6137:6137))
        (PORT datad (2048:2048:2048) (2048:2048:2048))
        (IOPATH datab combout (589:589:589) (589:589:589))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3775:3775:3775) (3775:3775:3775))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4977:4977:4977) (4977:4977:4977))
        (PORT d[1] (5434:5434:5434) (5434:5434:5434))
        (PORT d[2] (2916:2916:2916) (2916:2916:2916))
        (PORT d[3] (1540:1540:1540) (1540:1540:1540))
        (PORT d[4] (1556:1556:1556) (1556:1556:1556))
        (PORT d[5] (5225:5225:5225) (5225:5225:5225))
        (PORT d[6] (1898:1898:1898) (1898:1898:1898))
        (PORT d[7] (3261:3261:3261) (3261:3261:3261))
        (PORT d[8] (4042:4042:4042) (4042:4042:4042))
        (PORT d[9] (1974:1974:1974) (1974:1974:1974))
        (PORT d[10] (1916:1916:1916) (1916:1916:1916))
        (PORT d[11] (2385:2385:2385) (2385:2385:2385))
        (PORT clk (3776:3776:3776) (3776:3776:3776))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3776:3776:3776) (3776:3776:3776))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3776:3776:3776) (3776:3776:3776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4036:4036:4036) (4036:4036:4036))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4036:4036:4036) (4036:4036:4036))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4036:4036:4036) (4036:4036:4036))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2098:2098:2098))
        (PORT clk (1633:1633:1633) (1633:1633:1633))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2326:2326:2326))
        (PORT d[1] (2557:2557:2557) (2557:2557:2557))
        (PORT d[2] (1510:1510:1510) (1510:1510:1510))
        (PORT d[3] (1546:1546:1546) (1546:1546:1546))
        (PORT d[4] (2312:2312:2312) (2312:2312:2312))
        (PORT d[5] (1939:1939:1939) (1939:1939:1939))
        (PORT d[6] (1930:1930:1930) (1930:1930:1930))
        (PORT d[7] (1891:1891:1891) (1891:1891:1891))
        (PORT d[8] (2340:2340:2340) (2340:2340:2340))
        (PORT d[9] (1897:1897:1897) (1897:1897:1897))
        (PORT d[10] (2785:2785:2785) (2785:2785:2785))
        (PORT d[11] (1903:1903:1903) (1903:1903:1903))
        (PORT clk (1653:1653:1653) (1653:1653:1653))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2793:2793:2793))
        (PORT clk (1653:1653:1653) (1653:1653:1653))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[16\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (944:944:944) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (6477:6477:6477) (6477:6477:6477))
        (PORT datad (2056:2056:2056) (2056:2056:2056))
        (IOPATH datac combout (366:366:366) (366:366:366))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3717:3717:3717) (3717:3717:3717))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3487:3487:3487))
        (PORT d[1] (3581:3581:3581) (3581:3581:3581))
        (PORT d[2] (3463:3463:3463) (3463:3463:3463))
        (PORT d[3] (3823:3823:3823) (3823:3823:3823))
        (PORT d[4] (3574:3574:3574) (3574:3574:3574))
        (PORT d[5] (3958:3958:3958) (3958:3958:3958))
        (PORT d[6] (3535:3535:3535) (3535:3535:3535))
        (PORT d[7] (3467:3467:3467) (3467:3467:3467))
        (PORT d[8] (4332:4332:4332) (4332:4332:4332))
        (PORT d[9] (3502:3502:3502) (3502:3502:3502))
        (PORT d[10] (3969:3969:3969) (3969:3969:3969))
        (PORT d[11] (3504:3504:3504) (3504:3504:3504))
        (PORT clk (3718:3718:3718) (3718:3718:3718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3718:3718:3718) (3718:3718:3718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3718:3718:3718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3978:3978:3978) (3978:3978:3978))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3978:3978:3978) (3978:3978:3978))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3978:3978:3978) (3978:3978:3978))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2193:2193:2193))
        (PORT clk (1643:1643:1643) (1643:1643:1643))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3106:3106:3106))
        (PORT d[1] (4047:4047:4047) (4047:4047:4047))
        (PORT d[2] (3937:3937:3937) (3937:3937:3937))
        (PORT d[3] (4017:4017:4017) (4017:4017:4017))
        (PORT d[4] (3198:3198:3198) (3198:3198:3198))
        (PORT d[5] (3451:3451:3451) (3451:3451:3451))
        (PORT d[6] (3540:3540:3540) (3540:3540:3540))
        (PORT d[7] (3572:3572:3572) (3572:3572:3572))
        (PORT d[8] (3947:3947:3947) (3947:3947:3947))
        (PORT d[9] (3137:3137:3137) (3137:3137:3137))
        (PORT d[10] (3547:3547:3547) (3547:3547:3547))
        (PORT d[11] (4257:4257:4257) (4257:4257:4257))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4083:4083:4083) (4083:4083:4083))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[17\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (944:944:944) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2046:2046:2046) (2046:2046:2046))
        (PORT datac (6934:6934:6934) (6934:6934:6934))
        (IOPATH dataa combout (651:651:651) (651:651:651))
        (IOPATH datac combout (370:370:370) (370:370:370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3749:3749:3749) (3749:3749:3749))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4901:4901:4901) (4901:4901:4901))
        (PORT d[1] (4580:4580:4580) (4580:4580:4580))
        (PORT d[2] (3268:3268:3268) (3268:3268:3268))
        (PORT d[3] (2039:2039:2039) (2039:2039:2039))
        (PORT d[4] (3357:3357:3357) (3357:3357:3357))
        (PORT d[5] (4737:4737:4737) (4737:4737:4737))
        (PORT d[6] (2425:2425:2425) (2425:2425:2425))
        (PORT d[7] (2735:2735:2735) (2735:2735:2735))
        (PORT d[8] (3551:3551:3551) (3551:3551:3551))
        (PORT d[9] (2433:2433:2433) (2433:2433:2433))
        (PORT d[10] (2772:2772:2772) (2772:2772:2772))
        (PORT d[11] (2421:2421:2421) (2421:2421:2421))
        (PORT clk (3750:3750:3750) (3750:3750:3750))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3750:3750:3750) (3750:3750:3750))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3750:3750:3750) (3750:3750:3750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4010:4010:4010) (4010:4010:4010))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4010:4010:4010) (4010:4010:4010))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4010:4010:4010) (4010:4010:4010))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2464:2464:2464))
        (PORT clk (1639:1639:1639) (1639:1639:1639))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2355:2355:2355))
        (PORT d[1] (3883:3883:3883) (3883:3883:3883))
        (PORT d[2] (3872:3872:3872) (3872:3872:3872))
        (PORT d[3] (2030:2030:2030) (2030:2030:2030))
        (PORT d[4] (3385:3385:3385) (3385:3385:3385))
        (PORT d[5] (2428:2428:2428) (2428:2428:2428))
        (PORT d[6] (2409:2409:2409) (2409:2409:2409))
        (PORT d[7] (3769:3769:3769) (3769:3769:3769))
        (PORT d[8] (4244:4244:4244) (4244:4244:4244))
        (PORT d[9] (4623:4623:4623) (4623:4623:4623))
        (PORT d[10] (2400:2400:2400) (2400:2400:2400))
        (PORT d[11] (2398:2398:2398) (2398:2398:2398))
        (PORT clk (1659:1659:1659) (1659:1659:1659))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4039:4039:4039) (4039:4039:4039))
        (PORT clk (1659:1659:1659) (1659:1659:1659))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1659:1659:1659) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1919:1919:1919))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1919:1919:1919))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1919:1919:1919))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[18\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (944:944:944) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (7056:7056:7056) (7056:7056:7056))
        (PORT datac (2025:2025:2025) (2025:2025:2025))
        (IOPATH datab combout (624:624:624) (624:624:624))
        (IOPATH datac combout (370:370:370) (370:370:370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3793:3793:3793) (3793:3793:3793))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4089:4089:4089) (4089:4089:4089))
        (PORT d[1] (4533:4533:4533) (4533:4533:4533))
        (PORT d[2] (3235:3235:3235) (3235:3235:3235))
        (PORT d[3] (2477:2477:2477) (2477:2477:2477))
        (PORT d[4] (2903:2903:2903) (2903:2903:2903))
        (PORT d[5] (3535:3535:3535) (3535:3535:3535))
        (PORT d[6] (3215:3215:3215) (3215:3215:3215))
        (PORT d[7] (3148:3148:3148) (3148:3148:3148))
        (PORT d[8] (3098:3098:3098) (3098:3098:3098))
        (PORT d[9] (2939:2939:2939) (2939:2939:2939))
        (PORT d[10] (2827:2827:2827) (2827:2827:2827))
        (PORT d[11] (2866:2866:2866) (2866:2866:2866))
        (PORT clk (3794:3794:3794) (3794:3794:3794))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3794:3794:3794) (3794:3794:3794))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3794:3794:3794) (3794:3794:3794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4054:4054:4054) (4054:4054:4054))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4054:4054:4054) (4054:4054:4054))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4054:4054:4054) (4054:4054:4054))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2870:2870:2870) (2870:2870:2870))
        (PORT clk (1650:1650:1650) (1650:1650:1650))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (2765:2765:2765))
        (PORT d[1] (3846:3846:3846) (3846:3846:3846))
        (PORT d[2] (3416:3416:3416) (3416:3416:3416))
        (PORT d[3] (2441:2441:2441) (2441:2441:2441))
        (PORT d[4] (3334:3334:3334) (3334:3334:3334))
        (PORT d[5] (2867:2867:2867) (2867:2867:2867))
        (PORT d[6] (2815:2815:2815) (2815:2815:2815))
        (PORT d[7] (3294:3294:3294) (3294:3294:3294))
        (PORT d[8] (4208:4208:4208) (4208:4208:4208))
        (PORT d[9] (4585:4585:4585) (4585:4585:4585))
        (PORT d[10] (2800:2800:2800) (2800:2800:2800))
        (PORT d[11] (3502:3502:3502) (3502:3502:3502))
        (PORT clk (1670:1670:1670) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4002:4002:4002) (4002:4002:4002))
        (PORT clk (1670:1670:1670) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1670:1670:1670) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[19\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (934:934:934) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (2025:2025:2025) (2025:2025:2025))
        (PORT datad (6888:6888:6888) (6888:6888:6888))
        (IOPATH datac combout (366:366:366) (366:366:366))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3732:3732:3732) (3732:3732:3732))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3453:3453:3453) (3453:3453:3453))
        (PORT d[1] (3614:3614:3614) (3614:3614:3614))
        (PORT d[2] (3462:3462:3462) (3462:3462:3462))
        (PORT d[3] (3852:3852:3852) (3852:3852:3852))
        (PORT d[4] (3889:3889:3889) (3889:3889:3889))
        (PORT d[5] (3528:3528:3528) (3528:3528:3528))
        (PORT d[6] (3572:3572:3572) (3572:3572:3572))
        (PORT d[7] (3495:3495:3495) (3495:3495:3495))
        (PORT d[8] (3524:3524:3524) (3524:3524:3524))
        (PORT d[9] (3508:3508:3508) (3508:3508:3508))
        (PORT d[10] (3537:3537:3537) (3537:3537:3537))
        (PORT d[11] (3498:3498:3498) (3498:3498:3498))
        (PORT clk (3733:3733:3733) (3733:3733:3733))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3733:3733:3733) (3733:3733:3733))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3733:3733:3733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3993:3993:3993) (3993:3993:3993))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3993:3993:3993) (3993:3993:3993))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3993:3993:3993) (3993:3993:3993))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2165:2165:2165))
        (PORT clk (1647:1647:1647) (1647:1647:1647))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3510:3510:3510) (3510:3510:3510))
        (PORT d[1] (3630:3630:3630) (3630:3630:3630))
        (PORT d[2] (3474:3474:3474) (3474:3474:3474))
        (PORT d[3] (3555:3555:3555) (3555:3555:3555))
        (PORT d[4] (3586:3586:3586) (3586:3586:3586))
        (PORT d[5] (3486:3486:3486) (3486:3486:3486))
        (PORT d[6] (3547:3547:3547) (3547:3547:3547))
        (PORT d[7] (3508:3508:3508) (3508:3508:3508))
        (PORT d[8] (3499:3499:3499) (3499:3499:3499))
        (PORT d[9] (3597:3597:3597) (3597:3597:3597))
        (PORT d[10] (3562:3562:3562) (3562:3562:3562))
        (PORT d[11] (3458:3458:3458) (3458:3458:3458))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (3661:3661:3661))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE nMEMCS16\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (934:934:934) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6313:6313:6313) (6313:6313:6313))
        (PORT datac (6321:6321:6321) (6321:6321:6321))
        (PORT datad (2045:2045:2045) (2045:2045:2045))
        (IOPATH dataa combout (606:606:606) (606:606:606))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3650:3650:3650) (3650:3650:3650))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3528:3528:3528) (3528:3528:3528))
        (PORT d[1] (3548:3548:3548) (3548:3548:3548))
        (PORT d[2] (3059:3059:3059) (3059:3059:3059))
        (PORT d[3] (3348:3348:3348) (3348:3348:3348))
        (PORT d[4] (3616:3616:3616) (3616:3616:3616))
        (PORT d[5] (3984:3984:3984) (3984:3984:3984))
        (PORT d[6] (3119:3119:3119) (3119:3119:3119))
        (PORT d[7] (3403:3403:3403) (3403:3403:3403))
        (PORT d[8] (3970:3970:3970) (3970:3970:3970))
        (PORT d[9] (3438:3438:3438) (3438:3438:3438))
        (PORT d[10] (4397:4397:4397) (4397:4397:4397))
        (PORT d[11] (3430:3430:3430) (3430:3430:3430))
        (PORT clk (3651:3651:3651) (3651:3651:3651))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3651:3651:3651) (3651:3651:3651))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3651:3651:3651) (3651:3651:3651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3911:3911:3911) (3911:3911:3911))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3911:3911:3911) (3911:3911:3911))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3911:3911:3911) (3911:3911:3911))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2187:2187:2187))
        (PORT clk (1627:1627:1627) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3570:3570:3570) (3570:3570:3570))
        (PORT d[1] (3230:3230:3230) (3230:3230:3230))
        (PORT d[2] (4333:4333:4333) (4333:4333:4333))
        (PORT d[3] (4045:4045:4045) (4045:4045:4045))
        (PORT d[4] (3649:3649:3649) (3649:3649:3649))
        (PORT d[5] (3478:3478:3478) (3478:3478:3478))
        (PORT d[6] (3102:3102:3102) (3102:3102:3102))
        (PORT d[7] (3969:3969:3969) (3969:3969:3969))
        (PORT d[8] (3965:3965:3965) (3965:3965:3965))
        (PORT d[9] (3569:3569:3569) (3569:3569:3569))
        (PORT d[10] (3488:3488:3488) (3488:3488:3488))
        (PORT d[11] (4285:4285:4285) (4285:4285:4285))
        (PORT clk (1647:1647:1647) (1647:1647:1647))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4117:4117:4117) (4117:4117:4117))
        (PORT clk (1647:1647:1647) (1647:1647:1647))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1647:1647:1647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE nMEMR\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (944:944:944) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6940:6940:6940) (6940:6940:6940))
        (PORT datab (7036:7036:7036) (7036:7036:7036))
        (PORT datad (2045:2045:2045) (2045:2045:2045))
        (IOPATH dataa combout (615:615:615) (615:615:615))
        (IOPATH datab combout (580:580:580) (580:580:580))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3589:3589:3589) (3589:3589:3589))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4454:4454:4454) (4454:4454:4454))
        (PORT d[1] (4099:4099:4099) (4099:4099:4099))
        (PORT d[2] (2829:2829:2829) (2829:2829:2829))
        (PORT d[3] (2824:2824:2824) (2824:2824:2824))
        (PORT d[4] (3250:3250:3250) (3250:3250:3250))
        (PORT d[5] (3460:3460:3460) (3460:3460:3460))
        (PORT d[6] (3229:3229:3229) (3229:3229:3229))
        (PORT d[7] (2774:2774:2774) (2774:2774:2774))
        (PORT d[8] (3121:3121:3121) (3121:3121:3121))
        (PORT d[9] (2539:2539:2539) (2539:2539:2539))
        (PORT d[10] (2823:2823:2823) (2823:2823:2823))
        (PORT d[11] (2871:2871:2871) (2871:2871:2871))
        (PORT clk (3590:3590:3590) (3590:3590:3590))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3590:3590:3590) (3590:3590:3590))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3590:3590:3590) (3590:3590:3590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3850:3850:3850) (3850:3850:3850))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3850:3850:3850) (3850:3850:3850))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3850:3850:3850) (3850:3850:3850))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3317:3317:3317))
        (PORT clk (1651:1651:1651) (1651:1651:1651))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2784:2784:2784))
        (PORT d[1] (3445:3445:3445) (3445:3445:3445))
        (PORT d[2] (3415:3415:3415) (3415:3415:3415))
        (PORT d[3] (2433:2433:2433) (2433:2433:2433))
        (PORT d[4] (3345:3345:3345) (3345:3345:3345))
        (PORT d[5] (2872:2872:2872) (2872:2872:2872))
        (PORT d[6] (2804:2804:2804) (2804:2804:2804))
        (PORT d[7] (3269:3269:3269) (3269:3269:3269))
        (PORT d[8] (3791:3791:3791) (3791:3791:3791))
        (PORT d[9] (4612:4612:4612) (4612:4612:4612))
        (PORT d[10] (2847:2847:2847) (2847:2847:2847))
        (PORT d[11] (3498:3498:3498) (3498:3498:3498))
        (PORT clk (1671:1671:1671) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (3589:3589:3589))
        (PORT clk (1671:1671:1671) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1671:1671:1671) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE nIOR\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (944:944:944) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (7013:7013:7013) (7013:7013:7013))
        (PORT datac (6688:6688:6688) (6688:6688:6688))
        (PORT datad (2055:2055:2055) (2055:2055:2055))
        (IOPATH dataa combout (606:606:606) (606:606:606))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3727:3727:3727) (3727:3727:3727))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3522:3522:3522) (3522:3522:3522))
        (PORT d[1] (4374:4374:4374) (4374:4374:4374))
        (PORT d[2] (3871:3871:3871) (3871:3871:3871))
        (PORT d[3] (3840:3840:3840) (3840:3840:3840))
        (PORT d[4] (3531:3531:3531) (3531:3531:3531))
        (PORT d[5] (4318:4318:4318) (4318:4318:4318))
        (PORT d[6] (3557:3557:3557) (3557:3557:3557))
        (PORT d[7] (3490:3490:3490) (3490:3490:3490))
        (PORT d[8] (3946:3946:3946) (3946:3946:3946))
        (PORT d[9] (3851:3851:3851) (3851:3851:3851))
        (PORT d[10] (3970:3970:3970) (3970:3970:3970))
        (PORT d[11] (3514:3514:3514) (3514:3514:3514))
        (PORT clk (3728:3728:3728) (3728:3728:3728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3728:3728:3728) (3728:3728:3728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3728:3728:3728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3988:3988:3988) (3988:3988:3988))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3988:3988:3988) (3988:3988:3988))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3988:3988:3988) (3988:3988:3988))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2193:2193:2193))
        (PORT clk (1645:1645:1645) (1645:1645:1645))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3486:3486:3486) (3486:3486:3486))
        (PORT d[1] (4044:4044:4044) (4044:4044:4044))
        (PORT d[2] (3906:3906:3906) (3906:3906:3906))
        (PORT d[3] (3998:3998:3998) (3998:3998:3998))
        (PORT d[4] (3577:3577:3577) (3577:3577:3577))
        (PORT d[5] (3487:3487:3487) (3487:3487:3487))
        (PORT d[6] (3551:3551:3551) (3551:3551:3551))
        (PORT d[7] (3494:3494:3494) (3494:3494:3494))
        (PORT d[8] (3908:3908:3908) (3908:3908:3908))
        (PORT d[9] (3518:3518:3518) (3518:3518:3518))
        (PORT d[10] (3557:3557:3557) (3557:3557:3557))
        (PORT d[11] (3834:3834:3834) (3834:3834:3834))
        (PORT clk (1665:1665:1665) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4071:4071:4071) (4071:4071:4071))
        (PORT clk (1665:1665:1665) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1665:1665:1665) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE nCS\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (964:964:964) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Decoder2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (7329:7329:7329) (7329:7329:7329))
        (PORT datac (7330:7330:7330) (7330:7330:7330))
        (PORT datad (7328:7328:7328) (7328:7328:7328))
        (IOPATH datab combout (589:589:589) (589:589:589))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Decoder2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (7363:7363:7363) (7363:7363:7363))
        (PORT datab (7334:7334:7334) (7334:7334:7334))
        (PORT datac (7333:7333:7333) (7333:7333:7333))
        (PORT datad (6901:6901:6901) (6901:6901:6901))
        (IOPATH dataa combout (615:615:615) (615:615:615))
        (IOPATH datab combout (505:505:505) (505:505:505))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2038:2038:2038) (2038:2038:2038))
        (PORT datab (374:374:374) (374:374:374))
        (PORT datac (366:366:366) (366:366:366))
        (IOPATH dataa combout (647:647:647) (647:647:647))
        (IOPATH datab combout (539:539:539) (539:539:539))
        (IOPATH datac combout (370:370:370) (370:370:370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3781:3781:3781) (3781:3781:3781))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4866:4866:4866) (4866:4866:4866))
        (PORT d[1] (4535:4535:4535) (4535:4535:4535))
        (PORT d[2] (3264:3264:3264) (3264:3264:3264))
        (PORT d[3] (2450:2450:2450) (2450:2450:2450))
        (PORT d[4] (3329:3329:3329) (3329:3329:3329))
        (PORT d[5] (3438:3438:3438) (3438:3438:3438))
        (PORT d[6] (3204:3204:3204) (3204:3204:3204))
        (PORT d[7] (2771:2771:2771) (2771:2771:2771))
        (PORT d[8] (3532:3532:3532) (3532:3532:3532))
        (PORT d[9] (2960:2960:2960) (2960:2960:2960))
        (PORT d[10] (3197:3197:3197) (3197:3197:3197))
        (PORT d[11] (2876:2876:2876) (2876:2876:2876))
        (PORT clk (3782:3782:3782) (3782:3782:3782))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3782:3782:3782) (3782:3782:3782))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3782:3782:3782) (3782:3782:3782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4042:4042:4042) (4042:4042:4042))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4042:4042:4042) (4042:4042:4042))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4042:4042:4042) (4042:4042:4042))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2499:2499:2499))
        (PORT clk (1647:1647:1647) (1647:1647:1647))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2391:2391:2391) (2391:2391:2391))
        (PORT d[1] (3876:3876:3876) (3876:3876:3876))
        (PORT d[2] (3850:3850:3850) (3850:3850:3850))
        (PORT d[3] (2036:2036:2036) (2036:2036:2036))
        (PORT d[4] (3323:3323:3323) (3323:3323:3323))
        (PORT d[5] (2844:2844:2844) (2844:2844:2844))
        (PORT d[6] (2417:2417:2417) (2417:2417:2417))
        (PORT d[7] (3745:3745:3745) (3745:3745:3745))
        (PORT d[8] (4226:4226:4226) (4226:4226:4226))
        (PORT d[9] (4972:4972:4972) (4972:4972:4972))
        (PORT d[10] (2415:2415:2415) (2415:2415:2415))
        (PORT d[11] (3492:3492:3492) (3492:3492:3492))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4021:4021:4021) (4021:4021:4021))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Decoder2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (7361:7361:7361) (7361:7361:7361))
        (PORT datab (7330:7330:7330) (7330:7330:7330))
        (PORT datac (7328:7328:7328) (7328:7328:7328))
        (PORT datad (6900:6900:6900) (6900:6900:6900))
        (IOPATH dataa combout (604:604:604) (604:604:604))
        (IOPATH datab combout (577:577:577) (577:577:577))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (373:373:373))
        (PORT datac (2024:2024:2024) (2024:2024:2024))
        (PORT datad (369:369:369) (369:369:369))
        (IOPATH datab combout (544:544:544) (544:544:544))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (202:202:202) (202:202:202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3709:3709:3709) (3709:3709:3709))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3480:3480:3480) (3480:3480:3480))
        (PORT d[1] (3105:3105:3105) (3105:3105:3105))
        (PORT d[2] (3475:3475:3475) (3475:3475:3475))
        (PORT d[3] (3793:3793:3793) (3793:3793:3793))
        (PORT d[4] (3985:3985:3985) (3985:3985:3985))
        (PORT d[5] (3969:3969:3969) (3969:3969:3969))
        (PORT d[6] (3528:3528:3528) (3528:3528:3528))
        (PORT d[7] (3830:3830:3830) (3830:3830:3830))
        (PORT d[8] (4393:4393:4393) (4393:4393:4393))
        (PORT d[9] (3916:3916:3916) (3916:3916:3916))
        (PORT d[10] (3993:3993:3993) (3993:3993:3993))
        (PORT d[11] (3419:3419:3419) (3419:3419:3419))
        (PORT clk (3710:3710:3710) (3710:3710:3710))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3710:3710:3710) (3710:3710:3710))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3710:3710:3710) (3710:3710:3710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3970:3970:3970) (3970:3970:3970))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3970:3970:3970) (3970:3970:3970))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3970:3970:3970) (3970:3970:3970))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (1764:1764:1764))
        (PORT clk (1632:1632:1632) (1632:1632:1632))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (3550:3550:3550))
        (PORT d[1] (4068:4068:4068) (4068:4068:4068))
        (PORT d[2] (4331:4331:4331) (4331:4331:4331))
        (PORT d[3] (4018:4018:4018) (4018:4018:4018))
        (PORT d[4] (3641:3641:3641) (3641:3641:3641))
        (PORT d[5] (3424:3424:3424) (3424:3424:3424))
        (PORT d[6] (3502:3502:3502) (3502:3502:3502))
        (PORT d[7] (3457:3457:3457) (3457:3457:3457))
        (PORT d[8] (3949:3949:3949) (3949:3949:3949))
        (PORT d[9] (3540:3540:3540) (3540:3540:3540))
        (PORT d[10] (3540:3540:3540) (3540:3540:3540))
        (PORT d[11] (3487:3487:3487) (3487:3487:3487))
        (PORT clk (1652:1652:1652) (1652:1652:1652))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4101:4101:4101) (4101:4101:4101))
        (PORT clk (1652:1652:1652) (1652:1652:1652))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1652:1652:1652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (7334:7334:7334) (7334:7334:7334))
        (PORT datac (7332:7332:7332) (7332:7332:7332))
        (PORT datad (7330:7330:7330) (7330:7330:7330))
        (IOPATH datab combout (624:624:624) (624:624:624))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6930:6930:6930) (6930:6930:6930))
        (PORT datab (361:361:361) (361:361:361))
        (PORT datac (2022:2022:2022) (2022:2022:2022))
        (PORT datad (363:363:363) (363:363:363))
        (IOPATH dataa combout (651:651:651) (651:651:651))
        (IOPATH datab combout (616:616:616) (616:616:616))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (202:202:202) (202:202:202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (128:128:128) (128:128:128))
        (PORT clk (3785:3785:3785) (3785:3785:3785))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4888:4888:4888) (4888:4888:4888))
        (PORT d[1] (4528:4528:4528) (4528:4528:4528))
        (PORT d[2] (3263:3263:3263) (3263:3263:3263))
        (PORT d[3] (2439:2439:2439) (2439:2439:2439))
        (PORT d[4] (3734:3734:3734) (3734:3734:3734))
        (PORT d[5] (4319:4319:4319) (4319:4319:4319))
        (PORT d[6] (3194:3194:3194) (3194:3194:3194))
        (PORT d[7] (2749:2749:2749) (2749:2749:2749))
        (PORT d[8] (3550:3550:3550) (3550:3550:3550))
        (PORT d[9] (2957:2957:2957) (2957:2957:2957))
        (PORT d[10] (2800:2800:2800) (2800:2800:2800))
        (PORT d[11] (2849:2849:2849) (2849:2849:2849))
        (PORT clk (3786:3786:3786) (3786:3786:3786))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (384:384:384))
        (PORT clk (3786:3786:3786) (3786:3786:3786))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3786:3786:3786) (3786:3786:3786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4046:4046:4046) (4046:4046:4046))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4046:4046:4046) (4046:4046:4046))
        (IOPATH (posedge clk) pulse (0:0:0) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4046:4046:4046) (4046:4046:4046))
        (IOPATH (posedge clk) pulse (0:0:0) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2507:2507:2507))
        (PORT clk (1644:1644:1644) (1644:1644:1644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2400:2400:2400))
        (PORT d[1] (3876:3876:3876) (3876:3876:3876))
        (PORT d[2] (4266:4266:4266) (4266:4266:4266))
        (PORT d[3] (2022:2022:2022) (2022:2022:2022))
        (PORT d[4] (3366:3366:3366) (3366:3366:3366))
        (PORT d[5] (2434:2434:2434) (2434:2434:2434))
        (PORT d[6] (2421:2421:2421) (2421:2421:2421))
        (PORT d[7] (3755:3755:3755) (3755:3755:3755))
        (PORT d[8] (4238:4238:4238) (4238:4238:4238))
        (PORT d[9] (4617:4617:4617) (4617:4617:4617))
        (PORT d[10] (2419:2419:2419) (2419:2419:2419))
        (PORT d[11] (3455:3455:3455) (3455:3455:3455))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4044:4044:4044) (4044:4044:4044))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (46:46:46))
      (HOLD d (posedge clk) (267:267:267))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE Clock50MHz\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1100:1100:1100) (1100:1100:1100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE Clock50MHz\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (143:143:143) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE Clock50MHz\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (304:304:304) (304:304:304))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (260:260:260) (260:260:260))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (120:120:120))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector43\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (515:515:515))
        (PORT datab (490:490:490) (490:490:490))
        (PORT datad (477:477:477) (477:477:477))
        (IOPATH dataa combout (651:651:651) (651:651:651))
        (IOPATH datab combout (624:624:624) (624:624:624))
        (IOPATH datac combout (393:393:393) (393:393:393))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE Ready\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1509:1509:1509))
        (PORT datain (108:108:108) (108:108:108))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1935:1935:1935) (1935:1935:1935))
        (IOPATH datain padio (3066:3066:3066) (3066:3066:3066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2764:2764:2764) (2764:2764:2764))
        (IOPATH datain padio (3076:3076:3076) (3076:3076:3076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1322:1322:1322) (1322:1322:1322))
        (IOPATH datain padio (3076:3076:3076) (3076:3076:3076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[3\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2206:2206:2206) (2206:2206:2206))
        (IOPATH datain padio (3236:3236:3236) (3236:3236:3236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[4\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1942:1942:1942) (1942:1942:1942))
        (IOPATH datain padio (3056:3056:3056) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[5\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2323:2323:2323) (2323:2323:2323))
        (IOPATH datain padio (3056:3056:3056) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[6\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1264:1264:1264) (1264:1264:1264))
        (IOPATH datain padio (3056:3056:3056) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[7\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2810:2810:2810) (2810:2810:2810))
        (IOPATH datain padio (3056:3056:3056) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[8\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2432:2432:2432) (2432:2432:2432))
        (IOPATH datain padio (3056:3056:3056) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[9\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2413:2413:2413) (2413:2413:2413))
        (IOPATH datain padio (3056:3056:3056) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[10\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1661:1661:1661) (1661:1661:1661))
        (IOPATH datain padio (3056:3056:3056) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[11\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2171:2171:2171) (2171:2171:2171))
        (IOPATH datain padio (3056:3056:3056) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[12\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1730:1730:1730) (1730:1730:1730))
        (IOPATH datain padio (3046:3046:3046) (3046:3046:3046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[13\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2134:2134:2134) (2134:2134:2134))
        (IOPATH datain padio (3046:3046:3046) (3046:3046:3046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[14\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1685:1685:1685) (1685:1685:1685))
        (IOPATH datain padio (3046:3046:3046) (3046:3046:3046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[15\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2165:2165:2165) (2165:2165:2165))
        (IOPATH datain padio (3056:3056:3056) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[16\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2450:2450:2450) (2450:2450:2450))
        (IOPATH datain padio (3056:3056:3056) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[17\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1725:1725:1725) (1725:1725:1725))
        (IOPATH datain padio (3230:3230:3230) (3230:3230:3230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[18\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1315:1315:1315) (1315:1315:1315))
        (IOPATH datain padio (3230:3230:3230) (3230:3230:3230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[19\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2136:2136:2136) (2136:2136:2136))
        (IOPATH datain padio (3236:3236:3236) (3236:3236:3236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[20\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3091:3091:3091) (3091:3091:3091))
        (IOPATH datain padio (3236:3236:3236) (3236:3236:3236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[21\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1507:1507:1507) (1507:1507:1507))
        (IOPATH datain padio (3236:3236:3236) (3236:3236:3236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[22\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2337:2337:2337) (2337:2337:2337))
        (IOPATH datain padio (3236:3236:3236) (3236:3236:3236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[23\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (878:878:878) (878:878:878))
        (IOPATH datain padio (3226:3226:3226) (3226:3226:3226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[24\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2035:2035:2035) (2035:2035:2035))
        (IOPATH datain padio (3236:3236:3236) (3236:3236:3236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[25\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1252:1252:1252) (1252:1252:1252))
        (IOPATH datain padio (3236:3236:3236) (3236:3236:3236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE Ready\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1692:1692:1692) (1692:1692:1692))
        (IOPATH datain padio (3256:3256:3256) (3256:3256:3256))
      )
    )
  )
)
