<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: ring_osc2x13</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_ring_osc2x13'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_ring_osc2x13')">ring_osc2x13</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 99.07</td>
<td class="s10 cl rt"><a href="mod83.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod83.html#Toggle" > 97.22</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod83.html#Branch" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/rady/caravel/caravel_redesign_cocotb/caravel/verilog/rtl/ring_osc2x13.v')">/home/rady/caravel/caravel_redesign_cocotb/caravel/verilog/rtl/ring_osc2x13.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod83.html#inst_tag_4377"  onclick="showContent('inst_tag_4377')">caravel_top.uut.pll.ringosc</a></td>
<td class="s9 cl rt"> 99.07</td>
<td class="s10 cl rt"><a href="mod83.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod83.html#Toggle" > 97.22</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod83.html#Branch" >100.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_ring_osc2x13'>
<hr>
<a name="inst_tag_4377"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_4377" >caravel_top.uut.pll.ringosc</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 99.07</td>
<td class="s10 cl rt"><a href="mod83.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod83.html#Toggle" > 97.22</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod83.html#Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 99.07</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.22</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 91.93</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.79</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod10.html#inst_tag_147" >pll</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_ring_osc2x13'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod83.html" >ring_osc2x13</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>166</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>175</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>181</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>185</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>193</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
165                         initial begin
166        1/1          	hiclock &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
167        1/1          	delay = 3.0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
168                         end
169                     
170                         // Fastest operation is 214 MHz = 4.67ns
171                         // Delay per trim is 0.02385
172                         // Run &quot;hiclock&quot; at 2x this rate, then use positive and negative
173                         // edges to derive the 0 and 90 degree phase clocks.
174                     
175        1/1              always #delay begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
176        1/1          	hiclock &lt;= (hiclock === 1'b0);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
177                         end
178                     
179                         always @(trim) begin
180                         	// Implement trim as a variable delay, one delay per trim bit
181        1/1          	delay = 1.168 + 0.012 * $itor(bcount);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
182                         end
183                     
184                         always @(posedge hiclock or posedge reset) begin
185        1/1          	if (reset == 1'b1) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
186        1/1          	    clockp[0] &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
187                     	end else begin
188        1/1          	    clockp[0] &lt;= (clockp[0] === 1'b0);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
189                     	end
190                         end
191                     
192                         always @(negedge hiclock or posedge reset) begin
193        1/1          	if (reset == 1'b1) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
194        1/1          	    clockp[1] &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
195                     	end else begin
196        1/1          	    clockp[1] &lt;= (clockp[1] === 1'b0);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod83.html" >ring_osc2x13</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">72</td>
<td class="rt">70</td>
<td class="rt">97.22 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">36</td>
<td class="rt">35</td>
<td class="rt">97.22 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">36</td>
<td class="rt">35</td>
<td class="rt">97.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">58</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">29</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">29</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>INPUT</td>
</tr><tr>
<td>trim[25:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-pll/simv/test">T34</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>INPUT</td>
</tr><tr>
<td>clockp[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>hiclock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>bcount[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">*T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-pll/simv/test">T34</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr>
<td>bcount[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod83.html" >ring_osc2x13</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">185</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">193</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
185        	if (reset == 1'b1) begin
           	<font color = "green">-1-</font>  
186        	    clockp[0] <= 1'b0;
           <font color = "green">	    ==></font>
187        	end else begin
188        	    clockp[0] <= (clockp[0] === 1'b0);
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
193        	if (reset == 1'b1) begin
           	<font color = "green">-1-</font>  
194        	    clockp[1] <= 1'b0;
           <font color = "green">	    ==></font>
195        	end else begin
196        	    clockp[1] <= (clockp[1] === 1'b0);
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_4377">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_ring_osc2x13">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
