{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711588683608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711588683608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 21:18:03 2024 " "Processing started: Wed Mar 27 21:18:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711588683608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711588683608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_Design -c DataPath --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Design -c DataPath --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711588683608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711588684139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711588684139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_partition/control.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_partition/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/addition_and_subtraction/cla_b_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/addition_and_subtraction/cla_b_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_b_cell " "Found entity 1: CLA_b_cell" {  } { { "DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_b_cell.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_b_cell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/addition_and_subtraction/cla_32bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/addition_and_subtraction/cla_32bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_32bit_adder " "Found entity 1: CLA_32bit_adder" {  } { { "DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_32bit_adder.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_32bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/addition_and_subtraction/cla_16bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/addition_and_subtraction/cla_16bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_16bit_adder " "Found entity 1: CLA_16bit_adder" {  } { { "DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_16bit_adder.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_16bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/addition_and_subtraction/cla_4bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/addition_and_subtraction/cla_4bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit_adder " "Found entity 1: CLA_4bit_adder" {  } { { "DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_4bit_adder.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_4bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/addition_and_subtraction/add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/addition_and_subtraction/add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "DataPath_partition/ALU_files/Addition_and_Subtraction/add_sub.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/logical_operations/shra.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/shra.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra " "Found entity 1: shra" {  } { { "DataPath_partition/ALU_files/Logical_Operations/shra.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/logical_operations/shr.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr " "Found entity 1: shr" {  } { { "DataPath_partition/ALU_files/Logical_Operations/shr.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/logical_operations/shla.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/shla.v" { { "Info" "ISGN_ENTITY_NAME" "1 shla " "Found entity 1: shla" {  } { { "DataPath_partition/ALU_files/Logical_Operations/shla.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/logical_operations/shl.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl " "Found entity 1: shl" {  } { { "DataPath_partition/ALU_files/Logical_Operations/shl.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/logical_operations/ror.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/ror.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror " "Found entity 1: ror" {  } { { "DataPath_partition/ALU_files/Logical_Operations/ror.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/ror.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/logical_operations/rol.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/rol.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol " "Found entity 1: rol" {  } { { "DataPath_partition/ALU_files/Logical_Operations/rol.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/rol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/logical_operations/not_module.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/not_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_module " "Found entity 1: not_module" {  } { { "DataPath_partition/ALU_files/Logical_Operations/not_module.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/not_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/logical_operations/neg.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg " "Found entity 1: neg" {  } { { "DataPath_partition/ALU_files/Logical_Operations/neg.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/logical_operations/and_or.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/and_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_or " "Found entity 1: and_or" {  } { { "DataPath_partition/ALU_files/Logical_Operations/and_or.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/and_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/division/div_combinational.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/division/div_combinational.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_combinational " "Found entity 1: div_combinational" {  } { { "DataPath_partition/ALU_files/Division/div_combinational.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Division/div_combinational.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/multiply/booth_mul_combinational.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/multiply/booth_mul_combinational.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_mul_combinational " "Found entity 1: booth_mul_combinational" {  } { { "DataPath_partition/ALU_files/Multiply/booth_mul_combinational.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Multiply/booth_mul_combinational.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/multiply/booth_2_pair.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/multiply/booth_2_pair.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_two_pair " "Found entity 1: booth_two_pair" {  } { { "DataPath_partition/ALU_files/Multiply/booth_2_pair.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Multiply/booth_2_pair.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "DataPath_partition/ALU_files/ALU.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/bus_files/bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/bus_files/bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_MUX " "Found entity 1: Bus_MUX" {  } { { "DataPath_partition/Bus_files/Bus_MUX.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Bus_files/Bus_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/bus_files/bus_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/bus_files/bus_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_Encoder " "Found entity 1: Bus_Encoder" {  } { { "DataPath_partition/Bus_files/Bus_Encoder.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Bus_files/Bus_Encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/registers/register.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/registers/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "DataPath_partition/Registers/register.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/registers/outport_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/registers/outport_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Outport_reg " "Found entity 1: Outport_reg" {  } { { "DataPath_partition/Registers/Outport_reg.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/Outport_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/registers/mdr2.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/registers/mdr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR2 " "Found entity 1: MDR2" {  } { { "DataPath_partition/Registers/MDR2.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/MDR2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/registers/inport_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/registers/inport_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inport_reg " "Found entity 1: Inport_reg" {  } { { "DataPath_partition/Registers/Inport_reg.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/Inport_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/select_and_decode_ir.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/select_and_decode_ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 Select_and_Decode_IR " "Found entity 1: Select_and_Decode_IR" {  } { { "DataPath_partition/Select_and_Decode_IR.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Select_and_Decode_IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/decoder4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/decoder4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4to16 " "Found entity 1: decoder4to16" {  } { { "DataPath_partition/decoder4to16.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/decoder4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath_partition/DataPath.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 CON_FF " "Found entity 1: CON_FF" {  } { { "DataPath_partition/CON_FF.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/CON_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 System " "Found entity 1: System" {  } { { "System.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/ram512x32.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/ram512x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM512x32 " "Found entity 1: RAM512x32" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711588688679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711588688679 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(18) " "Verilog HDL Parameter Declaration warning at ALU.v(18): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DataPath_partition/ALU_files/ALU.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1711588688681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "System " "Elaborating entity \"System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711588688730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:control " "Elaborating entity \"Control\" for hierarchy \"Control:control\"" {  } { { "System.v" "control" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711588688732 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIout Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"HIout\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688733 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOout Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"LOout\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688733 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zhi_out Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"Zhi_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688733 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zlo_out Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"Zlo_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688733 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCout Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"PCout\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688733 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRout Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"MDRout\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688733 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Inport_out Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"Inport_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688733 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cout Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"Cout\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688733 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MARin Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"MARin\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688733 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zin Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"Zin\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688733 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCin Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"PCin\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688733 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRin Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"MDRin\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688733 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688733 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yin Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"Yin\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688733 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIin Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"HIin\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688733 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOin Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"LOin\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688733 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CONin Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"CONin\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688733 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outport_in Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"outport_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688733 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_opcode Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"ALU_opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688733 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IncPC Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"IncPC\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688734 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gra Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"Gra\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688734 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grb Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"Grb\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688734 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grc Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"Grc\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688734 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688734 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688734 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BAout Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"BAout\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688734 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mem_Read Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"Mem_Read\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688734 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mem_Write Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"Mem_Write\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688734 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mem_enable512x32 Control.v(75) " "Verilog HDL Always Construct warning at Control.v(75): inferring latch(es) for variable \"Mem_enable512x32\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688734 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control.v(177) " "Verilog HDL Case Statement warning at Control.v(177): incomplete case statement has no default case item" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 177 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1711588688734 "|System|Control:control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Control.v(177) " "Verilog HDL Case Statement information at Control.v(177): all case item expressions in this case statement are onehot" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 177 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1711588688734 "|System|Control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HALT_s Control.v(205) " "Verilog HDL Always Construct warning at Control.v(205): inferring latch(es) for variable \"HALT_s\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 205 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711588688735 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALT_s Control.v(205) " "Inferred latch for \"HALT_s\" at Control.v(205)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688736 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_enable512x32 Control.v(75) " "Inferred latch for \"Mem_enable512x32\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688736 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_Write Control.v(75) " "Inferred latch for \"Mem_Write\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688736 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_Read Control.v(75) " "Inferred latch for \"Mem_Read\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688736 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAout Control.v(75) " "Inferred latch for \"BAout\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688736 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout Control.v(75) " "Inferred latch for \"Rout\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688736 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin Control.v(75) " "Inferred latch for \"Rin\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688736 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grc Control.v(75) " "Inferred latch for \"Grc\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688736 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grb Control.v(75) " "Inferred latch for \"Grb\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688736 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gra Control.v(75) " "Inferred latch for \"Gra\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688736 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IncPC Control.v(75) " "Inferred latch for \"IncPC\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688736 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_opcode\[0\] Control.v(75) " "Inferred latch for \"ALU_opcode\[0\]\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688736 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_opcode\[1\] Control.v(75) " "Inferred latch for \"ALU_opcode\[1\]\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688736 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_opcode\[2\] Control.v(75) " "Inferred latch for \"ALU_opcode\[2\]\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688736 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_opcode\[3\] Control.v(75) " "Inferred latch for \"ALU_opcode\[3\]\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688736 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_opcode\[4\] Control.v(75) " "Inferred latch for \"ALU_opcode\[4\]\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outport_in Control.v(75) " "Inferred latch for \"outport_in\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONin Control.v(75) " "Inferred latch for \"CONin\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOin Control.v(75) " "Inferred latch for \"LOin\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIin Control.v(75) " "Inferred latch for \"HIin\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yin Control.v(75) " "Inferred latch for \"Yin\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin Control.v(75) " "Inferred latch for \"IRin\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRin Control.v(75) " "Inferred latch for \"MDRin\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin Control.v(75) " "Inferred latch for \"PCin\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zin Control.v(75) " "Inferred latch for \"Zin\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARin Control.v(75) " "Inferred latch for \"MARin\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout Control.v(75) " "Inferred latch for \"Cout\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Inport_out Control.v(75) " "Inferred latch for \"Inport_out\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout Control.v(75) " "Inferred latch for \"MDRout\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout Control.v(75) " "Inferred latch for \"PCout\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zlo_out Control.v(75) " "Inferred latch for \"Zlo_out\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zhi_out Control.v(75) " "Inferred latch for \"Zhi_out\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOout Control.v(75) " "Inferred latch for \"LOout\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 "|System|Control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIout Control.v(75) " "Inferred latch for \"HIout\" at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 "|System|Control:control"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HIout Control.v(296) " "Can't resolve multiple constant drivers for net \"HIout\" at Control.v(296)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 296 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Control.v(75) " "Constant driver at Control.v(75)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 75 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Design Software" 0 -1 1711588688737 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LOout Control.v(298) " "Can't resolve multiple constant drivers for net \"LOout\" at Control.v(298)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 298 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Zhi_out Control.v(300) " "Can't resolve multiple constant drivers for net \"Zhi_out\" at Control.v(300)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 300 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Zlo_out Control.v(302) " "Can't resolve multiple constant drivers for net \"Zlo_out\" at Control.v(302)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 302 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "PCout Control.v(307) " "Can't resolve multiple constant drivers for net \"PCout\" at Control.v(307)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 307 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "MDRout Control.v(311) " "Can't resolve multiple constant drivers for net \"MDRout\" at Control.v(311)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 311 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Inport_out Control.v(314) " "Can't resolve multiple constant drivers for net \"Inport_out\" at Control.v(314)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 314 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Cout Control.v(316) " "Can't resolve multiple constant drivers for net \"Cout\" at Control.v(316)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 316 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688737 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "MARin Control.v(320) " "Can't resolve multiple constant drivers for net \"MARin\" at Control.v(320)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 320 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688738 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Zin Control.v(333) " "Can't resolve multiple constant drivers for net \"Zin\" at Control.v(333)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 333 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688738 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "PCin Control.v(326) " "Can't resolve multiple constant drivers for net \"PCin\" at Control.v(326)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 326 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688738 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "MDRin Control.v(323) " "Can't resolve multiple constant drivers for net \"MDRin\" at Control.v(323)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 323 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688738 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "IRin Control.v(272) " "Can't resolve multiple constant drivers for net \"IRin\" at Control.v(272)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 272 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688738 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Yin Control.v(338) " "Can't resolve multiple constant drivers for net \"Yin\" at Control.v(338)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 338 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688738 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HIin Control.v(341) " "Can't resolve multiple constant drivers for net \"HIin\" at Control.v(341)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 341 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688738 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LOin Control.v(342) " "Can't resolve multiple constant drivers for net \"LOin\" at Control.v(342)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 342 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688738 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "CONin Control.v(343) " "Can't resolve multiple constant drivers for net \"CONin\" at Control.v(343)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 343 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688738 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "outport_in Control.v(346) " "Can't resolve multiple constant drivers for net \"outport_in\" at Control.v(346)" {  } { { "Control_unit_partition/Control.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v" 346 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711588688738 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Control:control " "Can't elaborate user hierarchy \"Control:control\"" {  } { { "System.v" "control" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v" 66 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1711588688738 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 20 s 33 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 20 errors, 33 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711588688770 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 27 21:18:08 2024 " "Processing ended: Wed Mar 27 21:18:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711588688770 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711588688770 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711588688770 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711588688770 ""}
