Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 11 20:53:38 2021
| Host         : DESKTOP-JMFHVJF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file io_wrapper_timing_summary_routed.rpt -pb io_wrapper_timing_summary_routed.pb -rpx io_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : io_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (37)
5. checking no_input_delay (6)
6. checking no_output_delay (16)
7. checking multiple_clock (13249)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: cpu/bus_controller/FSM_sequential_i_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/bus_controller/FSM_sequential_i_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/bus_controller/FSM_sequential_i_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/bus_controller/FSM_sequential_i_state_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: led_device/i_state_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: push_button_device/i_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (37)
-------------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (13249)
----------------------------------
 There are 13249 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.039        0.000                      0                22718       -0.641       -4.361                      8                22702        3.000        0.000                       0                 13760  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CLK100MHZ                                                                                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                                        {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0                                                                        {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0                                                                        {0.000 10.000}       20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                                                                      {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0_1                                                                      {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0_1                                                                      {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             39.996        0.000                      0                 4826       -0.527       -0.989                      2                 4826       49.020        0.000                       0                  2666  
  clk_out2_clk_wiz_0                                                                              9.428        0.000                      0                15997       -0.478       -0.911                      2                15997        8.750        0.000                       0                 10587  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         17.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.217        0.000                      0                  953        0.090        0.000                      0                  953       15.250        0.000                       0                   503  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                           40.007        0.000                      0                 4826       -0.516       -0.967                      2                 4826       49.020        0.000                       0                  2666  
  clk_out2_clk_wiz_0_1                                                                            9.433        0.000                      0                15997       -0.473       -0.901                      2                15997        8.750        0.000                       0                 10587  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                                       17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                               39.996        0.000                      0                 4826       -0.527       -0.989                      2                 4826  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                                4.039        0.000                      0                  736       -0.641       -2.462                      4                  736  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_clk_wiz_0                                                                               31.812        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                                4.050        0.000                      0                  736       -0.630       -2.417                      4                  736  
clk_out2_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                                9.428        0.000                      0                15997       -0.478       -0.911                      2                15997  
clk_out2_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.647        0.000                      0                    8                                                                        
clk_out2_clk_wiz_0_1                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.647        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                             39.996        0.000                      0                 4826       -0.527       -0.989                      2                 4826  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                              4.039        0.000                      0                  736       -0.641       -2.462                      4                  736  
clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                              9.428        0.000                      0                15997       -0.478       -0.911                      2                15997  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_clk_wiz_0_1                                                                             31.812        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0_1                                                                              4.050        0.000                      0                  736       -0.630       -2.417                      4                  736  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                               16.218        0.000                      0                  133        0.347        0.000                      0                  133  
**async_default**                                                                           clk_out2_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                               16.218        0.000                      0                  133        0.239        0.000                      0                  133  
**async_default**                                                                           clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                             16.218        0.000                      0                  133        0.239        0.000                      0                  133  
**async_default**                                                                           clk_out2_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0_1                                                                             16.223        0.000                      0                  133        0.347        0.000                      0                  133  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.235        0.000                      0                  100        0.313        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.996ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.527ns,  Total Violation       -0.989ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.996ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.818ns  (logic 1.257ns (12.803%)  route 8.561ns (87.197%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 98.151 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.329ns = ( 47.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.718    47.671    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X75Y50         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.422    48.093 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/Q
                         net (fo=5, routed)           2.029    50.123    cpu/core/pipeline/stage_decode/register_file/reg_file[0][14]
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.299    50.422 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.422    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11_n_0
    SLICE_X61Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    50.660 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4/O
                         net (fo=1, routed)           1.703    52.363    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.298    52.661 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0/O
                         net (fo=10, routed)          4.829    57.489    <hidden>
    SLICE_X8Y40          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.690    98.151    <hidden>
    SLICE_X8Y40          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.650    
                         clock uncertainty           -0.145    97.505    
    SLICE_X8Y40          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.486    <hidden>
  -------------------------------------------------------------------
                         required time                         97.486    
                         arrival time                         -57.489    
  -------------------------------------------------------------------
                         slack                                 39.996    

Slack (MET) :             40.247ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.537ns  (logic 1.119ns (11.733%)  route 8.418ns (88.267%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 98.151 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 47.668 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.715    47.668    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y54         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.459    48.127 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/Q
                         net (fo=5, routed)           1.813    49.940    cpu/core/pipeline/stage_decode/register_file/reg_file[0][17]
    SLICE_X65Y55         LUT6 (Prop_lut6_I5_O)        0.124    50.064 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.064    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11_n_0
    SLICE_X65Y55         MUXF7 (Prop_muxf7_I0_O)      0.238    50.302 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4/O
                         net (fo=1, routed)           1.210    51.513    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.298    51.811 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0/O
                         net (fo=10, routed)          5.395    57.206    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.690    98.151    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.650    
                         clock uncertainty           -0.145    97.505    
    SLICE_X8Y39          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    97.453    <hidden>
  -------------------------------------------------------------------
                         required time                         97.453    
                         arrival time                         -57.206    
  -------------------------------------------------------------------
                         slack                                 40.247    

Slack (MET) :             40.378ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.505ns  (logic 1.187ns (12.488%)  route 8.318ns (87.512%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 98.153 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( 47.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.626    47.579    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X60Y62         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.524    48.103 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/Q
                         net (fo=4, routed)           2.173    50.276    cpu/core/pipeline/stage_decode/register_file/reg_file[3][28]
    SLICE_X66Y60         LUT6 (Prop_lut6_I0_O)        0.124    50.400 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.400    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_11_n_0
    SLICE_X66Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    50.641 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.876    52.517    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4_n_0
    SLICE_X65Y81         LUT6 (Prop_lut6_I5_O)        0.298    52.815 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0/O
                         net (fo=8, routed)           4.269    57.084    <hidden>
    SLICE_X8Y45          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.692    98.153    <hidden>
    SLICE_X8Y45          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.652    
                         clock uncertainty           -0.145    97.507    
    SLICE_X8Y45          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    97.463    <hidden>
  -------------------------------------------------------------------
                         required time                         97.463    
                         arrival time                         -57.084    
  -------------------------------------------------------------------
                         slack                                 40.378    

Slack (MET) :             40.447ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.371ns  (logic 1.119ns (11.941%)  route 8.252ns (88.059%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 98.151 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 47.668 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.715    47.668    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y54         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.459    48.127 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/Q
                         net (fo=5, routed)           1.845    49.972    cpu/core/pipeline/stage_decode/register_file/reg_file[0][18]
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124    50.096 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.096    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11_n_0
    SLICE_X64Y54         MUXF7 (Prop_muxf7_I0_O)      0.238    50.334 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.812    52.146    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.298    52.444 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0/O
                         net (fo=10, routed)          4.596    57.040    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.690    98.151    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.650    
                         clock uncertainty           -0.145    97.505    
    SLICE_X8Y39          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.487    <hidden>
  -------------------------------------------------------------------
                         required time                         97.487    
                         arrival time                         -57.040    
  -------------------------------------------------------------------
                         slack                                 40.447    

Slack (MET) :             40.482ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.335ns  (logic 1.257ns (13.465%)  route 8.078ns (86.535%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 98.153 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.329ns = ( 47.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.718    47.671    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X75Y50         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.422    48.093 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/Q
                         net (fo=5, routed)           2.029    50.123    cpu/core/pipeline/stage_decode/register_file/reg_file[0][14]
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.299    50.422 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.422    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11_n_0
    SLICE_X61Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    50.660 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4/O
                         net (fo=1, routed)           1.703    52.363    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.298    52.661 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0/O
                         net (fo=10, routed)          4.345    57.006    <hidden>
    SLICE_X8Y44          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.692    98.153    <hidden>
    SLICE_X8Y44          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.652    
                         clock uncertainty           -0.145    97.507    
    SLICE_X8Y44          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.488    <hidden>
  -------------------------------------------------------------------
                         required time                         97.488    
                         arrival time                         -57.006    
  -------------------------------------------------------------------
                         slack                                 40.482    

Slack (MET) :             40.532ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.253ns  (logic 1.119ns (12.093%)  route 8.134ns (87.907%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 98.152 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 47.668 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.715    47.668    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y54         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.459    48.127 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/Q
                         net (fo=5, routed)           1.813    49.940    cpu/core/pipeline/stage_decode/register_file/reg_file[0][17]
    SLICE_X65Y55         LUT6 (Prop_lut6_I5_O)        0.124    50.064 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.064    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11_n_0
    SLICE_X65Y55         MUXF7 (Prop_muxf7_I0_O)      0.238    50.302 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4/O
                         net (fo=1, routed)           1.210    51.513    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.298    51.811 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0/O
                         net (fo=10, routed)          5.111    56.922    <hidden>
    SLICE_X8Y42          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.691    98.152    <hidden>
    SLICE_X8Y42          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.651    
                         clock uncertainty           -0.145    97.506    
    SLICE_X8Y42          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    97.454    <hidden>
  -------------------------------------------------------------------
                         required time                         97.454    
                         arrival time                         -56.922    
  -------------------------------------------------------------------
                         slack                                 40.532    

Slack (MET) :             40.554ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.232ns  (logic 1.119ns (12.121%)  route 8.113ns (87.879%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 98.153 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 47.668 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.715    47.668    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y54         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.459    48.127 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/Q
                         net (fo=5, routed)           1.813    49.940    cpu/core/pipeline/stage_decode/register_file/reg_file[0][17]
    SLICE_X65Y55         LUT6 (Prop_lut6_I5_O)        0.124    50.064 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.064    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11_n_0
    SLICE_X65Y55         MUXF7 (Prop_muxf7_I0_O)      0.238    50.302 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4/O
                         net (fo=1, routed)           1.210    51.513    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.298    51.811 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0/O
                         net (fo=10, routed)          5.090    56.900    <hidden>
    SLICE_X8Y46          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.692    98.153    <hidden>
    SLICE_X8Y46          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.652    
                         clock uncertainty           -0.145    97.507    
    SLICE_X8Y46          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    97.455    <hidden>
  -------------------------------------------------------------------
                         required time                         97.455    
                         arrival time                         -56.900    
  -------------------------------------------------------------------
                         slack                                 40.554    

Slack (MET) :             40.613ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.207ns  (logic 1.119ns (12.154%)  route 8.088ns (87.846%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 98.152 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 47.668 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.715    47.668    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y54         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.459    48.127 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/Q
                         net (fo=5, routed)           1.845    49.972    cpu/core/pipeline/stage_decode/register_file/reg_file[0][18]
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124    50.096 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.096    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11_n_0
    SLICE_X64Y54         MUXF7 (Prop_muxf7_I0_O)      0.238    50.334 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.812    52.146    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.298    52.444 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0/O
                         net (fo=10, routed)          4.431    56.875    <hidden>
    SLICE_X8Y42          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.691    98.152    <hidden>
    SLICE_X8Y42          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.651    
                         clock uncertainty           -0.145    97.506    
    SLICE_X8Y42          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.488    <hidden>
  -------------------------------------------------------------------
                         required time                         97.488    
                         arrival time                         -56.875    
  -------------------------------------------------------------------
                         slack                                 40.613    

Slack (MET) :             40.675ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.209ns  (logic 1.187ns (12.889%)  route 8.022ns (87.111%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 98.154 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( 47.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.626    47.579    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X60Y62         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.524    48.103 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/Q
                         net (fo=4, routed)           2.173    50.276    cpu/core/pipeline/stage_decode/register_file/reg_file[3][28]
    SLICE_X66Y60         LUT6 (Prop_lut6_I0_O)        0.124    50.400 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.400    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_11_n_0
    SLICE_X66Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    50.641 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.876    52.517    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4_n_0
    SLICE_X65Y81         LUT6 (Prop_lut6_I5_O)        0.298    52.815 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0/O
                         net (fo=8, routed)           3.973    56.789    <hidden>
    SLICE_X8Y49          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.693    98.154    <hidden>
    SLICE_X8Y49          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.653    
                         clock uncertainty           -0.145    97.508    
    SLICE_X8Y49          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    97.464    <hidden>
  -------------------------------------------------------------------
                         required time                         97.464    
                         arrival time                         -56.789    
  -------------------------------------------------------------------
                         slack                                 40.675    

Slack (MET) :             40.777ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.041ns  (logic 1.257ns (13.903%)  route 7.784ns (86.097%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 98.154 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.329ns = ( 47.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.718    47.671    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X75Y50         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.422    48.093 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/Q
                         net (fo=5, routed)           2.029    50.123    cpu/core/pipeline/stage_decode/register_file/reg_file[0][14]
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.299    50.422 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.422    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11_n_0
    SLICE_X61Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    50.660 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4/O
                         net (fo=1, routed)           1.703    52.363    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.298    52.661 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0/O
                         net (fo=10, routed)          4.051    56.712    <hidden>
    SLICE_X8Y47          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.693    98.154    <hidden>
    SLICE_X8Y47          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.653    
                         clock uncertainty           -0.145    97.508    
    SLICE_X8Y47          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.489    <hidden>
  -------------------------------------------------------------------
                         required time                         97.489    
                         arrival time                         -56.712    
  -------------------------------------------------------------------
                         slack                                 40.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.527ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.026ns (2.101%)  route 1.212ns (97.899%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.698    -0.414    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.914    -0.238    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.150    
                         clock uncertainty            0.145    -0.005    
    SLICE_X8Y39          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.112    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                 -0.527    

Slack (VIOLATED) :        -0.462ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.026ns (2.243%)  route 1.133ns (97.757%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.619    -0.493    <hidden>
    SLICE_X42Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.829    -0.323    <hidden>
    SLICE_X42Y68         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.145    -0.090    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.059    -0.031    <hidden>
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 -0.462    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.999%)  route 0.115ns (45.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.560    -0.552    <hidden>
    SLICE_X55Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  <hidden>
                         net (fo=3, routed)           0.115    -0.296    <hidden>
    SLICE_X55Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.828    -0.324    <hidden>
    SLICE_X55Y65         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.538    
    SLICE_X55Y65         FDRE (Hold_fdre_C_D)         0.047    -0.491    <hidden>
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_fd/q_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_de/q_reg[166]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.484%)  route 0.121ns (48.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.564    -0.548    cpu/core/pipeline/reg_fd/clk_temp
    SLICE_X64Y86         FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.420 r  cpu/core/pipeline/reg_fd/q_reg[61]/Q
                         net (fo=1, routed)           0.121    -0.300    cpu/core/pipeline/reg_de/q_reg[181]_0[166]
    SLICE_X63Y85         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.834    -0.318    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X63Y85         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[166]/C
                         clock pessimism             -0.194    -0.512    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.017    -0.495    cpu/core/pipeline/reg_de/q_reg[166]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.148ns (29.830%)  route 0.348ns (70.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.642    -0.470    <hidden>
    SLICE_X8Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.322 r  <hidden>
                         net (fo=1, routed)           0.348     0.026    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.958    -0.194    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.412    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.243    -0.169    <hidden>
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.376%)  route 0.118ns (45.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.566    -0.546    <hidden>
    SLICE_X43Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  <hidden>
                         net (fo=3, routed)           0.118    -0.287    <hidden>
    SLICE_X43Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.836    -0.316    <hidden>
    SLICE_X43Y61         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.530    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.047    -0.483    <hidden>
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.564    -0.548    <hidden>
    SLICE_X47Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  <hidden>
                         net (fo=3, routed)           0.119    -0.288    <hidden>
    SLICE_X47Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.836    -0.316    <hidden>
    SLICE_X47Y59         FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.531    
    SLICE_X47Y59         FDRE (Hold_fdre_C_D)         0.047    -0.484    <hidden>
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.563    -0.549    <hidden>
    SLICE_X51Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  <hidden>
                         net (fo=3, routed)           0.119    -0.289    <hidden>
    SLICE_X51Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.834    -0.318    <hidden>
    SLICE_X51Y59         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.532    
    SLICE_X51Y59         FDRE (Hold_fdre_C_D)         0.047    -0.485    <hidden>
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.559    -0.553    <hidden>
    SLICE_X47Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  <hidden>
                         net (fo=3, routed)           0.119    -0.293    <hidden>
    SLICE_X47Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.829    -0.323    <hidden>
    SLICE_X47Y67         FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.538    
    SLICE_X47Y67         FDRE (Hold_fdre_C_D)         0.047    -0.491    <hidden>
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.401%)  route 0.112ns (46.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.566    -0.546    <hidden>
    SLICE_X48Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  <hidden>
                         net (fo=3, routed)           0.112    -0.307    <hidden>
    SLICE_X47Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.837    -0.315    <hidden>
    SLICE_X47Y54         FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.530    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.025    -0.505    <hidden>
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y7     <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y24    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y10    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y11    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y9     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y8     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y17    <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  cpu_main_clk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y79    cpu/core/pipeline/reg_em/q_reg[39]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y42     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y42     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y42     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y42     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y42     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y42     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y42     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y42     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X14Y61    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y47     <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X14Y61    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X14Y61    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X10Y46    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X10Y46    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X10Y46    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X10Y46    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X10Y46    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X10Y46    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X10Y46    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X10Y46    <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.428ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.478ns,  Total Violation       -0.911ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.428ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        3.643ns  (logic 0.096ns (2.635%)  route 3.547ns (97.365%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 17.982 - 20.000 ) 
    Source Clock Delay      (SCD):    -5.856ns = ( 4.144 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.834     7.787    <hidden>
    SLICE_X36Y98         FDRE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.520    17.982    <hidden>
    SLICE_X36Y98         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.389    
                         clock uncertainty           -0.108    17.281    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)       -0.067    17.214    <hidden>
  -------------------------------------------------------------------
                         required time                         17.214    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  9.428    

Slack (MET) :             9.466ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.501ns  (logic 0.029ns (1.932%)  route 1.472ns (98.068%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns = ( 19.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659     8.260 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.819    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.912     9.760    <hidden>
    SLICE_X8Y88          SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    18.348 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    18.862    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.573    19.461    <hidden>
    SLICE_X8Y88          SRL16E                                       r  <hidden>
                         clock pessimism             -0.089    19.372    
                         clock uncertainty           -0.108    19.264    
    SLICE_X8Y88          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    19.226    <hidden>
  -------------------------------------------------------------------
                         required time                         19.226    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  9.466    

Slack (MET) :             11.690ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 1.350ns (16.515%)  route 6.824ns (83.485%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 17.977 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.620    -2.427    <hidden>
    SLICE_X45Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.419    -2.008 r  <hidden>
                         net (fo=182, routed)         5.082     3.074    <hidden>
    SLICE_X33Y90         LUT5 (Prop_lut5_I0_O)        0.296     3.370 f  <hidden>
                         net (fo=1, routed)           0.000     3.370    <hidden>
    SLICE_X33Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     3.582 f  <hidden>
                         net (fo=1, routed)           0.760     4.342    <hidden>
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.299     4.641 f  <hidden>
                         net (fo=1, routed)           0.982     5.623    <hidden>
    SLICE_X42Y94         LUT6 (Prop_lut6_I2_O)        0.124     5.747 r  <hidden>
                         net (fo=1, routed)           0.000     5.747    <hidden>
    SLICE_X42Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.515    17.977    <hidden>
    SLICE_X42Y94         FDRE                                         r  <hidden>
                         clock pessimism             -0.509    17.468    
                         clock uncertainty           -0.108    17.361    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)        0.077    17.438    <hidden>
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                 11.690    

Slack (MET) :             11.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.080ns  (logic 0.890ns (11.015%)  route 7.190ns (88.985%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 18.065 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.612    -2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X66Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=260, routed)         5.756     3.839    <hidden>
    SLICE_X84Y95         LUT6 (Prop_lut6_I2_O)        0.124     3.963 r  <hidden>
                         net (fo=1, routed)           1.027     4.990    <hidden>
    SLICE_X81Y95         LUT5 (Prop_lut5_I0_O)        0.124     5.114 r  <hidden>
                         net (fo=1, routed)           0.407     5.521    <hidden>
    SLICE_X81Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.645 r  <hidden>
                         net (fo=1, routed)           0.000     5.645    <hidden>
    SLICE_X81Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.603    18.065    <hidden>
    SLICE_X81Y95         FDRE                                         r  <hidden>
                         clock pessimism             -0.509    17.556    
                         clock uncertainty           -0.108    17.449    
    SLICE_X81Y95         FDRE (Setup_fdre_C_D)        0.031    17.480    <hidden>
  -------------------------------------------------------------------
                         required time                         17.480    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                 11.835    

Slack (MET) :             12.080ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.120ns (15.084%)  route 6.305ns (84.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.633    -2.414    <hidden>
    SLICE_X66Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.896 f  <hidden>
                         net (fo=65, routed)          3.324     1.429    <hidden>
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.152     1.581 r  <hidden>
                         net (fo=7, routed)           0.974     2.554    <hidden>
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.880 f  <hidden>
                         net (fo=2, routed)           0.970     3.850    <hidden>
    SLICE_X74Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  <hidden>
                         net (fo=5, routed)           1.037     5.011    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.596    18.058    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.108    17.521    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.429    17.092    <hidden>
  -------------------------------------------------------------------
                         required time                         17.092    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 12.080    

Slack (MET) :             12.080ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.120ns (15.084%)  route 6.305ns (84.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.633    -2.414    <hidden>
    SLICE_X66Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.896 f  <hidden>
                         net (fo=65, routed)          3.324     1.429    <hidden>
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.152     1.581 r  <hidden>
                         net (fo=7, routed)           0.974     2.554    <hidden>
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.880 f  <hidden>
                         net (fo=2, routed)           0.970     3.850    <hidden>
    SLICE_X74Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  <hidden>
                         net (fo=5, routed)           1.037     5.011    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.596    18.058    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.108    17.521    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.429    17.092    <hidden>
  -------------------------------------------------------------------
                         required time                         17.092    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 12.080    

Slack (MET) :             12.080ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.120ns (15.084%)  route 6.305ns (84.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.633    -2.414    <hidden>
    SLICE_X66Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.896 f  <hidden>
                         net (fo=65, routed)          3.324     1.429    <hidden>
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.152     1.581 r  <hidden>
                         net (fo=7, routed)           0.974     2.554    <hidden>
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.880 f  <hidden>
                         net (fo=2, routed)           0.970     3.850    <hidden>
    SLICE_X74Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  <hidden>
                         net (fo=5, routed)           1.037     5.011    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.596    18.058    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.108    17.521    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.429    17.092    <hidden>
  -------------------------------------------------------------------
                         required time                         17.092    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 12.080    

Slack (MET) :             12.080ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.120ns (15.084%)  route 6.305ns (84.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.633    -2.414    <hidden>
    SLICE_X66Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.896 f  <hidden>
                         net (fo=65, routed)          3.324     1.429    <hidden>
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.152     1.581 r  <hidden>
                         net (fo=7, routed)           0.974     2.554    <hidden>
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.880 f  <hidden>
                         net (fo=2, routed)           0.970     3.850    <hidden>
    SLICE_X74Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  <hidden>
                         net (fo=5, routed)           1.037     5.011    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.596    18.058    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.108    17.521    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.429    17.092    <hidden>
  -------------------------------------------------------------------
                         required time                         17.092    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 12.080    

Slack (MET) :             12.080ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.120ns (15.084%)  route 6.305ns (84.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.633    -2.414    <hidden>
    SLICE_X66Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.896 f  <hidden>
                         net (fo=65, routed)          3.324     1.429    <hidden>
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.152     1.581 r  <hidden>
                         net (fo=7, routed)           0.974     2.554    <hidden>
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.880 f  <hidden>
                         net (fo=2, routed)           0.970     3.850    <hidden>
    SLICE_X74Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  <hidden>
                         net (fo=5, routed)           1.037     5.011    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.596    18.058    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.108    17.521    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.429    17.092    <hidden>
  -------------------------------------------------------------------
                         required time                         17.092    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 12.080    

Slack (MET) :             12.095ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.868ns  (logic 1.120ns (14.236%)  route 6.748ns (85.764%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 18.065 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.612    -2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X66Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=260, routed)         5.412     3.495    <hidden>
    SLICE_X84Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.619 r  <hidden>
                         net (fo=1, routed)           0.807     4.426    <hidden>
    SLICE_X82Y94         LUT5 (Prop_lut5_I0_O)        0.152     4.578 r  <hidden>
                         net (fo=1, routed)           0.529     5.107    <hidden>
    SLICE_X80Y94         LUT5 (Prop_lut5_I4_O)        0.326     5.433 r  <hidden>
                         net (fo=1, routed)           0.000     5.433    <hidden>
    SLICE_X80Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.603    18.065    <hidden>
    SLICE_X80Y94         FDRE                                         r  <hidden>
                         clock pessimism             -0.509    17.556    
                         clock uncertainty           -0.108    17.449    
    SLICE_X80Y94         FDRE (Setup_fdre_C_D)        0.079    17.528    <hidden>
  -------------------------------------------------------------------
                         required time                         17.528    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 12.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.478ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.026ns (2.220%)  route 1.145ns (97.780%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.631    -0.481    <hidden>
    SLICE_X8Y88          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.844    -0.308    <hidden>
    SLICE_X8Y88          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.220    
                         clock uncertainty            0.108    -0.112    
    SLICE_X8Y88          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.003    <hidden>
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 -0.478    

Slack (VIOLATED) :        -0.433ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.026ns (2.213%)  route 1.149ns (97.787%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.635    -0.477    <hidden>
    SLICE_X36Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.842    -0.310    <hidden>
    SLICE_X36Y98         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.222    
                         clock uncertainty            0.108    -0.114    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.070    -0.044    <hidden>
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                 -0.433    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.302%)  route 0.172ns (53.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.571    -0.541    <hidden>
    SLICE_X8Y86          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.148    -0.393 r  <hidden>
                         net (fo=1, routed)           0.172    -0.222    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.886    -0.266    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.481    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.102    -0.379    <hidden>
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.593%)  route 0.170ns (53.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.602    -0.510    <hidden>
    SLICE_X80Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y54         FDRE (Prop_fdre_C_Q)         0.148    -0.362 r  <hidden>
                         net (fo=1, routed)           0.170    -0.193    <hidden>
    RAMB36_X3Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.916    -0.236    <hidden>
    RAMB36_X3Y10         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.216    -0.452    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.102    -0.350    <hidden>
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.564    -0.548    <hidden>
    SLICE_X36Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  <hidden>
                         net (fo=1, routed)           0.103    -0.304    <hidden>
    SLICE_X35Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.835    -0.317    <hidden>
    SLICE_X35Y104        FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.532    
    SLICE_X35Y104        FDRE (Hold_fdre_C_D)         0.070    -0.462    <hidden>
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.457%)  route 0.171ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.634    -0.478    <hidden>
    SLICE_X62Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.330 r  <hidden>
                         net (fo=1, routed)           0.171    -0.159    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.951    -0.201    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.419    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.102    -0.317    <hidden>
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.592%)  route 0.127ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.566    -0.546    <hidden>
    SLICE_X37Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  <hidden>
                         net (fo=3, routed)           0.127    -0.278    <hidden>
    SLICE_X39Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.835    -0.317    <hidden>
    SLICE_X39Y86         FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.511    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.075    -0.436    <hidden>
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.855%)  route 0.228ns (58.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.568    -0.544    <hidden>
    SLICE_X66Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  <hidden>
                         net (fo=1, routed)           0.228    -0.152    <hidden>
    RAMB36_X1Y11         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.880    -0.272    <hidden>
    RAMB36_X1Y11         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.466    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155    -0.311    <hidden>
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.939%)  route 0.189ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.567    -0.545    <hidden>
    SLICE_X10Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.148    -0.397 r  <hidden>
                         net (fo=1, routed)           0.189    -0.208    <hidden>
    RAMB18_X0Y44         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.877    -0.275    <hidden>
    RAMB18_X0Y44         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.469    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.102    -0.367    <hidden>
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.942%)  route 0.120ns (46.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.563    -0.549    <hidden>
    SLICE_X64Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  <hidden>
                         net (fo=1, routed)           0.120    -0.288    <hidden>
    SLICE_X63Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.833    -0.318    <hidden>
    SLICE_X63Y101        FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.512    
    SLICE_X63Y101        FDRE (Hold_fdre_C_D)         0.066    -0.446    <hidden>
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y7     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8     <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y32    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y32    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y9     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y9     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y14    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y14    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y10    <hidden>
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  cpu_main_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.754ns  (logic 1.602ns (23.719%)  route 5.152ns (76.281%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 36.347 - 33.000 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.705     3.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.419     4.165 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.833     5.998    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X88Y117        LUT4 (Prop_lut4_I2_O)        0.296     6.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           1.143     7.437    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.962 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.313     9.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.863    10.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y118        LUT3 (Prop_lut3_I1_O)        0.124    10.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X82Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.587    36.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.377    36.724    
                         clock uncertainty           -0.035    36.689    
    SLICE_X82Y118        FDRE (Setup_fdre_C_D)        0.029    36.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.718    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                 26.217    

Slack (MET) :             26.227ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 1.602ns (23.744%)  route 5.145ns (76.256%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 36.347 - 33.000 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.705     3.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.419     4.165 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.833     5.998    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X88Y117        LUT4 (Prop_lut4_I2_O)        0.296     6.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           1.143     7.437    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.962 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.313     9.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.856    10.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y118        LUT3 (Prop_lut3_I1_O)        0.124    10.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X82Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.587    36.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.377    36.724    
                         clock uncertainty           -0.035    36.689    
    SLICE_X82Y118        FDRE (Setup_fdre_C_D)        0.031    36.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.720    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                 26.227    

Slack (MET) :             26.249ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 1.602ns (23.744%)  route 5.145ns (76.256%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 36.347 - 33.000 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.705     3.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.419     4.165 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.833     5.998    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X88Y117        LUT4 (Prop_lut4_I2_O)        0.296     6.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           1.143     7.437    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.962 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.313     9.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.856    10.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X83Y118        LUT6 (Prop_lut6_I2_O)        0.124    10.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X83Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.587    36.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.399    36.746    
                         clock uncertainty           -0.035    36.711    
    SLICE_X83Y118        FDRE (Setup_fdre_C_D)        0.031    36.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.742    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                 26.249    

Slack (MET) :             26.392ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 1.602ns (24.340%)  route 4.980ns (75.660%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 36.347 - 33.000 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.705     3.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.419     4.165 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.833     5.998    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X88Y117        LUT4 (Prop_lut4_I2_O)        0.296     6.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           1.143     7.437    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.962 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.313     9.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.691    10.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y118        LUT3 (Prop_lut3_I1_O)        0.124    10.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.328    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X82Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.587    36.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.377    36.724    
                         clock uncertainty           -0.035    36.689    
    SLICE_X82Y118        FDRE (Setup_fdre_C_D)        0.031    36.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.720    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                 26.392    

Slack (MET) :             26.544ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.602ns (24.911%)  route 4.829ns (75.089%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 36.347 - 33.000 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.705     3.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.419     4.165 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.833     5.998    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X88Y117        LUT4 (Prop_lut4_I2_O)        0.296     6.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           1.143     7.437    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.962 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.313     9.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.540    10.053    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y118        LUT3 (Prop_lut3_I1_O)        0.124    10.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X82Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.587    36.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.377    36.724    
                         clock uncertainty           -0.035    36.689    
    SLICE_X82Y118        FDRE (Setup_fdre_C_D)        0.032    36.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.721    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                 26.544    

Slack (MET) :             26.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.387ns  (logic 1.602ns (25.081%)  route 4.785ns (74.919%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 36.347 - 33.000 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.705     3.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.419     4.165 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.833     5.998    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X88Y117        LUT4 (Prop_lut4_I2_O)        0.296     6.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           1.143     7.437    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.962 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.145     9.221    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y118        LUT6 (Prop_lut6_I0_O)        0.124     9.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.665    10.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X83Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.134    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X83Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.587    36.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.399    36.746    
                         clock uncertainty           -0.035    36.711    
    SLICE_X83Y118        FDRE (Setup_fdre_C_D)        0.029    36.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.740    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                 26.606    

Slack (MET) :             26.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 1.602ns (25.391%)  route 4.707ns (74.609%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.346ns = ( 36.346 - 33.000 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.705     3.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.419     4.165 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.833     5.998    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X88Y117        LUT4 (Prop_lut4_I2_O)        0.296     6.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           1.143     7.437    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.962 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.288     9.364    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y119        LUT6 (Prop_lut6_I5_O)        0.124     9.488 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.444     9.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X82Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X82Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.586    36.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.375    36.721    
                         clock uncertainty           -0.035    36.686    
    SLICE_X82Y119        FDRE (Setup_fdre_C_D)        0.029    36.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.715    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                 26.659    

Slack (MET) :             26.668ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 0.732ns (12.453%)  route 5.146ns (87.547%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 36.253 - 33.000 ) 
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.612     3.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X67Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     4.109 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.449     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          1.241     7.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X52Y114        LUT4 (Prop_lut4_I3_O)        0.152     8.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          1.456     9.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X58Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.493    36.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X58Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism              0.359    36.612    
                         clock uncertainty           -0.035    36.577    
    SLICE_X58Y111        FDRE (Setup_fdre_C_CE)      -0.377    36.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         36.200    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                 26.668    

Slack (MET) :             26.668ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 0.732ns (12.453%)  route 5.146ns (87.547%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 36.253 - 33.000 ) 
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.612     3.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X67Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     4.109 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.449     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          1.241     7.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X52Y114        LUT4 (Prop_lut4_I3_O)        0.152     8.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          1.456     9.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X58Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.493    36.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X58Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism              0.359    36.612    
                         clock uncertainty           -0.035    36.577    
    SLICE_X58Y111        FDRE (Setup_fdre_C_CE)      -0.377    36.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         36.200    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                 26.668    

Slack (MET) :             26.714ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 0.952ns (16.752%)  route 4.731ns (83.248%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 36.242 - 33.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.699     3.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_fdre_C_Q)         0.456     4.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y118        LUT6 (Prop_lut6_I3_O)        0.124     5.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.002     6.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I3_O)        0.124     6.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.521     7.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X68Y122        LUT4 (Prop_lut4_I1_O)        0.124     7.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.582     8.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I4_O)        0.124     8.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.771     9.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X67Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.482    36.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X67Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.359    36.601    
                         clock uncertainty           -0.035    36.566    
    SLICE_X67Y124        FDRE (Setup_fdre_C_R)       -0.429    36.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.137    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                 26.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.553%)  route 0.127ns (47.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.553     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X57Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y119        FDCE (Prop_fdce_C_Q)         0.141     1.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.127     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X54Y120        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.818     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X54Y120        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.358     1.382    
    SLICE_X54Y120        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.552     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDCE (Prop_fdce_C_Q)         0.128     1.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.075     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X54Y119        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.819     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X54Y119        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.379     1.362    
    SLICE_X54Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.552     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X57Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y120        FDRE (Prop_fdre_C_Q)         0.141     1.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X57Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.820     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X57Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.392     1.349    
    SLICE_X57Y120        FDRE (Hold_fdre_C_D)         0.075     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.557     1.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X55Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDCE (Prop_fdce_C_Q)         0.141     1.495 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X55Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.825     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X55Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.393     1.354    
    SLICE_X55Y112        FDCE (Hold_fdce_C_D)         0.075     1.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.558     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X53Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.827     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.394     1.355    
    SLICE_X53Y111        FDPE (Hold_fdpe_C_D)         0.075     1.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.548     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X53Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDCE (Prop_fdce_C_Q)         0.141     1.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X53Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.814     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X53Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.391     1.345    
    SLICE_X53Y123        FDCE (Hold_fdce_C_D)         0.075     1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.552     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDCE (Prop_fdce_C_Q)         0.128     1.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.075     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X54Y119        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.819     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X54Y119        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.379     1.362    
    SLICE_X54Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.547     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X52Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDCE (Prop_fdce_C_Q)         0.141     1.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.059     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X52Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.813     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X52Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.391     1.344    
    SLICE_X52Y125        FDCE (Hold_fdce_C_D)         0.076     1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.547     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X52Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDCE (Prop_fdce_C_Q)         0.141     1.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.058     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X52Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.813     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X52Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.391     1.344    
    SLICE_X52Y125        FDCE (Hold_fdce_C_D)         0.071     1.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.553     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X57Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y119        FDCE (Prop_fdce_C_Q)         0.141     1.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.121     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X56Y119        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.821     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X56Y119        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.379     1.363    
    SLICE_X56Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X63Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X62Y118  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X63Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X63Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X63Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X63Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X63Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X63Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X63Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[6]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       40.007ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.516ns,  Total Violation       -0.967ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.007ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.818ns  (logic 1.257ns (12.803%)  route 8.561ns (87.197%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 98.151 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.329ns = ( 47.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.718    47.671    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X75Y50         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.422    48.093 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/Q
                         net (fo=5, routed)           2.029    50.123    cpu/core/pipeline/stage_decode/register_file/reg_file[0][14]
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.299    50.422 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.422    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11_n_0
    SLICE_X61Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    50.660 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4/O
                         net (fo=1, routed)           1.703    52.363    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.298    52.661 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0/O
                         net (fo=10, routed)          4.829    57.489    <hidden>
    SLICE_X8Y40          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.690    98.151    <hidden>
    SLICE_X8Y40          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.650    
                         clock uncertainty           -0.134    97.516    
    SLICE_X8Y40          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.497    <hidden>
  -------------------------------------------------------------------
                         required time                         97.497    
                         arrival time                         -57.489    
  -------------------------------------------------------------------
                         slack                                 40.007    

Slack (MET) :             40.258ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.537ns  (logic 1.119ns (11.733%)  route 8.418ns (88.267%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 98.151 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 47.668 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.715    47.668    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y54         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.459    48.127 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/Q
                         net (fo=5, routed)           1.813    49.940    cpu/core/pipeline/stage_decode/register_file/reg_file[0][17]
    SLICE_X65Y55         LUT6 (Prop_lut6_I5_O)        0.124    50.064 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.064    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11_n_0
    SLICE_X65Y55         MUXF7 (Prop_muxf7_I0_O)      0.238    50.302 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4/O
                         net (fo=1, routed)           1.210    51.513    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.298    51.811 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0/O
                         net (fo=10, routed)          5.395    57.206    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.690    98.151    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.650    
                         clock uncertainty           -0.134    97.516    
    SLICE_X8Y39          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    97.464    <hidden>
  -------------------------------------------------------------------
                         required time                         97.464    
                         arrival time                         -57.206    
  -------------------------------------------------------------------
                         slack                                 40.258    

Slack (MET) :             40.389ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.505ns  (logic 1.187ns (12.488%)  route 8.318ns (87.512%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 98.153 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( 47.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.626    47.579    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X60Y62         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.524    48.103 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/Q
                         net (fo=4, routed)           2.173    50.276    cpu/core/pipeline/stage_decode/register_file/reg_file[3][28]
    SLICE_X66Y60         LUT6 (Prop_lut6_I0_O)        0.124    50.400 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.400    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_11_n_0
    SLICE_X66Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    50.641 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.876    52.517    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4_n_0
    SLICE_X65Y81         LUT6 (Prop_lut6_I5_O)        0.298    52.815 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0/O
                         net (fo=8, routed)           4.269    57.084    <hidden>
    SLICE_X8Y45          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.692    98.153    <hidden>
    SLICE_X8Y45          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.652    
                         clock uncertainty           -0.134    97.518    
    SLICE_X8Y45          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    97.474    <hidden>
  -------------------------------------------------------------------
                         required time                         97.474    
                         arrival time                         -57.084    
  -------------------------------------------------------------------
                         slack                                 40.389    

Slack (MET) :             40.458ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.371ns  (logic 1.119ns (11.941%)  route 8.252ns (88.059%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 98.151 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 47.668 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.715    47.668    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y54         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.459    48.127 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/Q
                         net (fo=5, routed)           1.845    49.972    cpu/core/pipeline/stage_decode/register_file/reg_file[0][18]
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124    50.096 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.096    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11_n_0
    SLICE_X64Y54         MUXF7 (Prop_muxf7_I0_O)      0.238    50.334 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.812    52.146    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.298    52.444 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0/O
                         net (fo=10, routed)          4.596    57.040    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.690    98.151    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.650    
                         clock uncertainty           -0.134    97.516    
    SLICE_X8Y39          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.498    <hidden>
  -------------------------------------------------------------------
                         required time                         97.498    
                         arrival time                         -57.040    
  -------------------------------------------------------------------
                         slack                                 40.458    

Slack (MET) :             40.493ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.335ns  (logic 1.257ns (13.465%)  route 8.078ns (86.535%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 98.153 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.329ns = ( 47.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.718    47.671    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X75Y50         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.422    48.093 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/Q
                         net (fo=5, routed)           2.029    50.123    cpu/core/pipeline/stage_decode/register_file/reg_file[0][14]
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.299    50.422 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.422    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11_n_0
    SLICE_X61Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    50.660 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4/O
                         net (fo=1, routed)           1.703    52.363    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.298    52.661 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0/O
                         net (fo=10, routed)          4.345    57.006    <hidden>
    SLICE_X8Y44          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.692    98.153    <hidden>
    SLICE_X8Y44          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.652    
                         clock uncertainty           -0.134    97.518    
    SLICE_X8Y44          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.499    <hidden>
  -------------------------------------------------------------------
                         required time                         97.499    
                         arrival time                         -57.006    
  -------------------------------------------------------------------
                         slack                                 40.493    

Slack (MET) :             40.543ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.253ns  (logic 1.119ns (12.093%)  route 8.134ns (87.907%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 98.152 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 47.668 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.715    47.668    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y54         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.459    48.127 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/Q
                         net (fo=5, routed)           1.813    49.940    cpu/core/pipeline/stage_decode/register_file/reg_file[0][17]
    SLICE_X65Y55         LUT6 (Prop_lut6_I5_O)        0.124    50.064 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.064    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11_n_0
    SLICE_X65Y55         MUXF7 (Prop_muxf7_I0_O)      0.238    50.302 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4/O
                         net (fo=1, routed)           1.210    51.513    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.298    51.811 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0/O
                         net (fo=10, routed)          5.111    56.922    <hidden>
    SLICE_X8Y42          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.691    98.152    <hidden>
    SLICE_X8Y42          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.651    
                         clock uncertainty           -0.134    97.517    
    SLICE_X8Y42          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    97.465    <hidden>
  -------------------------------------------------------------------
                         required time                         97.465    
                         arrival time                         -56.922    
  -------------------------------------------------------------------
                         slack                                 40.543    

Slack (MET) :             40.565ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.232ns  (logic 1.119ns (12.121%)  route 8.113ns (87.879%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 98.153 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 47.668 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.715    47.668    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y54         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.459    48.127 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/Q
                         net (fo=5, routed)           1.813    49.940    cpu/core/pipeline/stage_decode/register_file/reg_file[0][17]
    SLICE_X65Y55         LUT6 (Prop_lut6_I5_O)        0.124    50.064 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.064    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11_n_0
    SLICE_X65Y55         MUXF7 (Prop_muxf7_I0_O)      0.238    50.302 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4/O
                         net (fo=1, routed)           1.210    51.513    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.298    51.811 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0/O
                         net (fo=10, routed)          5.090    56.900    <hidden>
    SLICE_X8Y46          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.692    98.153    <hidden>
    SLICE_X8Y46          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.652    
                         clock uncertainty           -0.134    97.518    
    SLICE_X8Y46          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    97.466    <hidden>
  -------------------------------------------------------------------
                         required time                         97.466    
                         arrival time                         -56.900    
  -------------------------------------------------------------------
                         slack                                 40.565    

Slack (MET) :             40.624ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.207ns  (logic 1.119ns (12.154%)  route 8.088ns (87.846%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 98.152 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 47.668 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.715    47.668    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y54         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.459    48.127 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/Q
                         net (fo=5, routed)           1.845    49.972    cpu/core/pipeline/stage_decode/register_file/reg_file[0][18]
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124    50.096 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.096    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11_n_0
    SLICE_X64Y54         MUXF7 (Prop_muxf7_I0_O)      0.238    50.334 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.812    52.146    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.298    52.444 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0/O
                         net (fo=10, routed)          4.431    56.875    <hidden>
    SLICE_X8Y42          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.691    98.152    <hidden>
    SLICE_X8Y42          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.651    
                         clock uncertainty           -0.134    97.517    
    SLICE_X8Y42          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.499    <hidden>
  -------------------------------------------------------------------
                         required time                         97.499    
                         arrival time                         -56.875    
  -------------------------------------------------------------------
                         slack                                 40.624    

Slack (MET) :             40.686ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.209ns  (logic 1.187ns (12.889%)  route 8.022ns (87.111%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 98.154 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( 47.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.626    47.579    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X60Y62         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.524    48.103 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/Q
                         net (fo=4, routed)           2.173    50.276    cpu/core/pipeline/stage_decode/register_file/reg_file[3][28]
    SLICE_X66Y60         LUT6 (Prop_lut6_I0_O)        0.124    50.400 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.400    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_11_n_0
    SLICE_X66Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    50.641 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.876    52.517    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4_n_0
    SLICE_X65Y81         LUT6 (Prop_lut6_I5_O)        0.298    52.815 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0/O
                         net (fo=8, routed)           3.973    56.789    <hidden>
    SLICE_X8Y49          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.693    98.154    <hidden>
    SLICE_X8Y49          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.653    
                         clock uncertainty           -0.134    97.519    
    SLICE_X8Y49          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    97.475    <hidden>
  -------------------------------------------------------------------
                         required time                         97.475    
                         arrival time                         -56.789    
  -------------------------------------------------------------------
                         slack                                 40.686    

Slack (MET) :             40.788ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.041ns  (logic 1.257ns (13.903%)  route 7.784ns (86.097%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 98.154 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.329ns = ( 47.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.718    47.671    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X75Y50         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.422    48.093 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/Q
                         net (fo=5, routed)           2.029    50.123    cpu/core/pipeline/stage_decode/register_file/reg_file[0][14]
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.299    50.422 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.422    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11_n_0
    SLICE_X61Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    50.660 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4/O
                         net (fo=1, routed)           1.703    52.363    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.298    52.661 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0/O
                         net (fo=10, routed)          4.051    56.712    <hidden>
    SLICE_X8Y47          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.693    98.154    <hidden>
    SLICE_X8Y47          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.653    
                         clock uncertainty           -0.134    97.519    
    SLICE_X8Y47          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.500    <hidden>
  -------------------------------------------------------------------
                         required time                         97.500    
                         arrival time                         -56.712    
  -------------------------------------------------------------------
                         slack                                 40.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.516ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.026ns (2.101%)  route 1.212ns (97.899%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.698    -0.414    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.914    -0.238    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.150    
                         clock uncertainty            0.134    -0.016    
    SLICE_X8Y39          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.101    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                 -0.516    

Slack (VIOLATED) :        -0.451ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.026ns (2.243%)  route 1.133ns (97.757%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.619    -0.493    <hidden>
    SLICE_X42Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.829    -0.323    <hidden>
    SLICE_X42Y68         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.134    -0.101    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.059    -0.042    <hidden>
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.999%)  route 0.115ns (45.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.560    -0.552    <hidden>
    SLICE_X55Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  <hidden>
                         net (fo=3, routed)           0.115    -0.296    <hidden>
    SLICE_X55Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.828    -0.324    <hidden>
    SLICE_X55Y65         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.538    
    SLICE_X55Y65         FDRE (Hold_fdre_C_D)         0.047    -0.491    <hidden>
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_fd/q_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_de/q_reg[166]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.484%)  route 0.121ns (48.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.564    -0.548    cpu/core/pipeline/reg_fd/clk_temp
    SLICE_X64Y86         FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.420 r  cpu/core/pipeline/reg_fd/q_reg[61]/Q
                         net (fo=1, routed)           0.121    -0.300    cpu/core/pipeline/reg_de/q_reg[181]_0[166]
    SLICE_X63Y85         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.834    -0.318    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X63Y85         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[166]/C
                         clock pessimism             -0.194    -0.512    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.017    -0.495    cpu/core/pipeline/reg_de/q_reg[166]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.148ns (29.830%)  route 0.348ns (70.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.642    -0.470    <hidden>
    SLICE_X8Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.322 r  <hidden>
                         net (fo=1, routed)           0.348     0.026    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.958    -0.194    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.412    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.243    -0.169    <hidden>
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.376%)  route 0.118ns (45.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.566    -0.546    <hidden>
    SLICE_X43Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  <hidden>
                         net (fo=3, routed)           0.118    -0.287    <hidden>
    SLICE_X43Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.836    -0.316    <hidden>
    SLICE_X43Y61         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.530    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.047    -0.483    <hidden>
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.564    -0.548    <hidden>
    SLICE_X47Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  <hidden>
                         net (fo=3, routed)           0.119    -0.288    <hidden>
    SLICE_X47Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.836    -0.316    <hidden>
    SLICE_X47Y59         FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.531    
    SLICE_X47Y59         FDRE (Hold_fdre_C_D)         0.047    -0.484    <hidden>
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.563    -0.549    <hidden>
    SLICE_X51Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  <hidden>
                         net (fo=3, routed)           0.119    -0.289    <hidden>
    SLICE_X51Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.834    -0.318    <hidden>
    SLICE_X51Y59         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.532    
    SLICE_X51Y59         FDRE (Hold_fdre_C_D)         0.047    -0.485    <hidden>
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.559    -0.553    <hidden>
    SLICE_X47Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  <hidden>
                         net (fo=3, routed)           0.119    -0.293    <hidden>
    SLICE_X47Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.829    -0.323    <hidden>
    SLICE_X47Y67         FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.538    
    SLICE_X47Y67         FDRE (Hold_fdre_C_D)         0.047    -0.491    <hidden>
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.401%)  route 0.112ns (46.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.566    -0.546    <hidden>
    SLICE_X48Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  <hidden>
                         net (fo=3, routed)           0.112    -0.307    <hidden>
    SLICE_X47Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.837    -0.315    <hidden>
    SLICE_X47Y54         FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.530    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.025    -0.505    <hidden>
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y7     <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y24    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y10    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y11    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y9     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y8     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y17    <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  cpu_main_clk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y79    cpu/core/pipeline/reg_em/q_reg[39]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y42     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y42     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y42     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y42     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y42     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y42     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y42     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y42     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X14Y61    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y47     <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X14Y61    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X14Y61    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X10Y46    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X10Y46    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X10Y46    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X10Y46    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X10Y46    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X10Y46    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X10Y46    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X10Y46    <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.433ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.473ns,  Total Violation       -0.901ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.433ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        3.643ns  (logic 0.096ns (2.635%)  route 3.547ns (97.365%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 17.982 - 20.000 ) 
    Source Clock Delay      (SCD):    -5.856ns = ( 4.144 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.834     7.787    <hidden>
    SLICE_X36Y98         FDRE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.520    17.982    <hidden>
    SLICE_X36Y98         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.389    
                         clock uncertainty           -0.103    17.286    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)       -0.067    17.219    <hidden>
  -------------------------------------------------------------------
                         required time                         17.219    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  9.433    

Slack (MET) :             9.471ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.501ns  (logic 0.029ns (1.932%)  route 1.472ns (98.068%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns = ( 19.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659     8.260 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.819    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.912     9.760    <hidden>
    SLICE_X8Y88          SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    18.348 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    18.862    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.573    19.461    <hidden>
    SLICE_X8Y88          SRL16E                                       r  <hidden>
                         clock pessimism             -0.089    19.372    
                         clock uncertainty           -0.103    19.269    
    SLICE_X8Y88          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    19.231    <hidden>
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  9.471    

Slack (MET) :             11.695ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 1.350ns (16.515%)  route 6.824ns (83.485%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 17.977 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.620    -2.427    <hidden>
    SLICE_X45Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.419    -2.008 r  <hidden>
                         net (fo=182, routed)         5.082     3.074    <hidden>
    SLICE_X33Y90         LUT5 (Prop_lut5_I0_O)        0.296     3.370 f  <hidden>
                         net (fo=1, routed)           0.000     3.370    <hidden>
    SLICE_X33Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     3.582 f  <hidden>
                         net (fo=1, routed)           0.760     4.342    <hidden>
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.299     4.641 f  <hidden>
                         net (fo=1, routed)           0.982     5.623    <hidden>
    SLICE_X42Y94         LUT6 (Prop_lut6_I2_O)        0.124     5.747 r  <hidden>
                         net (fo=1, routed)           0.000     5.747    <hidden>
    SLICE_X42Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.515    17.977    <hidden>
    SLICE_X42Y94         FDRE                                         r  <hidden>
                         clock pessimism             -0.509    17.468    
                         clock uncertainty           -0.103    17.366    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)        0.077    17.443    <hidden>
  -------------------------------------------------------------------
                         required time                         17.443    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                 11.695    

Slack (MET) :             11.840ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.080ns  (logic 0.890ns (11.015%)  route 7.190ns (88.985%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 18.065 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.612    -2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X66Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=260, routed)         5.756     3.839    <hidden>
    SLICE_X84Y95         LUT6 (Prop_lut6_I2_O)        0.124     3.963 r  <hidden>
                         net (fo=1, routed)           1.027     4.990    <hidden>
    SLICE_X81Y95         LUT5 (Prop_lut5_I0_O)        0.124     5.114 r  <hidden>
                         net (fo=1, routed)           0.407     5.521    <hidden>
    SLICE_X81Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.645 r  <hidden>
                         net (fo=1, routed)           0.000     5.645    <hidden>
    SLICE_X81Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.603    18.065    <hidden>
    SLICE_X81Y95         FDRE                                         r  <hidden>
                         clock pessimism             -0.509    17.556    
                         clock uncertainty           -0.103    17.454    
    SLICE_X81Y95         FDRE (Setup_fdre_C_D)        0.031    17.485    <hidden>
  -------------------------------------------------------------------
                         required time                         17.485    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                 11.840    

Slack (MET) :             12.085ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.120ns (15.084%)  route 6.305ns (84.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.633    -2.414    <hidden>
    SLICE_X66Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.896 f  <hidden>
                         net (fo=65, routed)          3.324     1.429    <hidden>
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.152     1.581 r  <hidden>
                         net (fo=7, routed)           0.974     2.554    <hidden>
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.880 f  <hidden>
                         net (fo=2, routed)           0.970     3.850    <hidden>
    SLICE_X74Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  <hidden>
                         net (fo=5, routed)           1.037     5.011    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.596    18.058    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.103    17.526    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.429    17.097    <hidden>
  -------------------------------------------------------------------
                         required time                         17.097    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 12.085    

Slack (MET) :             12.085ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.120ns (15.084%)  route 6.305ns (84.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.633    -2.414    <hidden>
    SLICE_X66Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.896 f  <hidden>
                         net (fo=65, routed)          3.324     1.429    <hidden>
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.152     1.581 r  <hidden>
                         net (fo=7, routed)           0.974     2.554    <hidden>
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.880 f  <hidden>
                         net (fo=2, routed)           0.970     3.850    <hidden>
    SLICE_X74Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  <hidden>
                         net (fo=5, routed)           1.037     5.011    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.596    18.058    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.103    17.526    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.429    17.097    <hidden>
  -------------------------------------------------------------------
                         required time                         17.097    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 12.085    

Slack (MET) :             12.085ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.120ns (15.084%)  route 6.305ns (84.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.633    -2.414    <hidden>
    SLICE_X66Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.896 f  <hidden>
                         net (fo=65, routed)          3.324     1.429    <hidden>
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.152     1.581 r  <hidden>
                         net (fo=7, routed)           0.974     2.554    <hidden>
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.880 f  <hidden>
                         net (fo=2, routed)           0.970     3.850    <hidden>
    SLICE_X74Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  <hidden>
                         net (fo=5, routed)           1.037     5.011    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.596    18.058    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.103    17.526    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.429    17.097    <hidden>
  -------------------------------------------------------------------
                         required time                         17.097    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 12.085    

Slack (MET) :             12.085ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.120ns (15.084%)  route 6.305ns (84.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.633    -2.414    <hidden>
    SLICE_X66Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.896 f  <hidden>
                         net (fo=65, routed)          3.324     1.429    <hidden>
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.152     1.581 r  <hidden>
                         net (fo=7, routed)           0.974     2.554    <hidden>
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.880 f  <hidden>
                         net (fo=2, routed)           0.970     3.850    <hidden>
    SLICE_X74Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  <hidden>
                         net (fo=5, routed)           1.037     5.011    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.596    18.058    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.103    17.526    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.429    17.097    <hidden>
  -------------------------------------------------------------------
                         required time                         17.097    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 12.085    

Slack (MET) :             12.085ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.120ns (15.084%)  route 6.305ns (84.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.633    -2.414    <hidden>
    SLICE_X66Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.896 f  <hidden>
                         net (fo=65, routed)          3.324     1.429    <hidden>
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.152     1.581 r  <hidden>
                         net (fo=7, routed)           0.974     2.554    <hidden>
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.880 f  <hidden>
                         net (fo=2, routed)           0.970     3.850    <hidden>
    SLICE_X74Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  <hidden>
                         net (fo=5, routed)           1.037     5.011    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.596    18.058    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.103    17.526    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.429    17.097    <hidden>
  -------------------------------------------------------------------
                         required time                         17.097    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 12.085    

Slack (MET) :             12.100ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.868ns  (logic 1.120ns (14.236%)  route 6.748ns (85.764%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 18.065 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.612    -2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X66Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=260, routed)         5.412     3.495    <hidden>
    SLICE_X84Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.619 r  <hidden>
                         net (fo=1, routed)           0.807     4.426    <hidden>
    SLICE_X82Y94         LUT5 (Prop_lut5_I0_O)        0.152     4.578 r  <hidden>
                         net (fo=1, routed)           0.529     5.107    <hidden>
    SLICE_X80Y94         LUT5 (Prop_lut5_I4_O)        0.326     5.433 r  <hidden>
                         net (fo=1, routed)           0.000     5.433    <hidden>
    SLICE_X80Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.603    18.065    <hidden>
    SLICE_X80Y94         FDRE                                         r  <hidden>
                         clock pessimism             -0.509    17.556    
                         clock uncertainty           -0.103    17.454    
    SLICE_X80Y94         FDRE (Setup_fdre_C_D)        0.079    17.533    <hidden>
  -------------------------------------------------------------------
                         required time                         17.533    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 12.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.473ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.026ns (2.220%)  route 1.145ns (97.780%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.631    -0.481    <hidden>
    SLICE_X8Y88          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.844    -0.308    <hidden>
    SLICE_X8Y88          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.220    
                         clock uncertainty            0.103    -0.117    
    SLICE_X8Y88          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.008    <hidden>
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 -0.473    

Slack (VIOLATED) :        -0.428ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.026ns (2.213%)  route 1.149ns (97.787%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.635    -0.477    <hidden>
    SLICE_X36Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.842    -0.310    <hidden>
    SLICE_X36Y98         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.222    
                         clock uncertainty            0.103    -0.119    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.070    -0.049    <hidden>
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                 -0.428    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.302%)  route 0.172ns (53.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.571    -0.541    <hidden>
    SLICE_X8Y86          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.148    -0.393 r  <hidden>
                         net (fo=1, routed)           0.172    -0.222    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.886    -0.266    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.481    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.102    -0.379    <hidden>
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.593%)  route 0.170ns (53.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.602    -0.510    <hidden>
    SLICE_X80Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y54         FDRE (Prop_fdre_C_Q)         0.148    -0.362 r  <hidden>
                         net (fo=1, routed)           0.170    -0.193    <hidden>
    RAMB36_X3Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.916    -0.236    <hidden>
    RAMB36_X3Y10         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.216    -0.452    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.102    -0.350    <hidden>
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.564    -0.548    <hidden>
    SLICE_X36Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  <hidden>
                         net (fo=1, routed)           0.103    -0.304    <hidden>
    SLICE_X35Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.835    -0.317    <hidden>
    SLICE_X35Y104        FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.532    
    SLICE_X35Y104        FDRE (Hold_fdre_C_D)         0.070    -0.462    <hidden>
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.457%)  route 0.171ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.634    -0.478    <hidden>
    SLICE_X62Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.330 r  <hidden>
                         net (fo=1, routed)           0.171    -0.159    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.951    -0.201    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.419    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.102    -0.317    <hidden>
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.592%)  route 0.127ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.566    -0.546    <hidden>
    SLICE_X37Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  <hidden>
                         net (fo=3, routed)           0.127    -0.278    <hidden>
    SLICE_X39Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.835    -0.317    <hidden>
    SLICE_X39Y86         FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.511    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.075    -0.436    <hidden>
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.855%)  route 0.228ns (58.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.568    -0.544    <hidden>
    SLICE_X66Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  <hidden>
                         net (fo=1, routed)           0.228    -0.152    <hidden>
    RAMB36_X1Y11         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.880    -0.272    <hidden>
    RAMB36_X1Y11         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.466    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155    -0.311    <hidden>
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.939%)  route 0.189ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.567    -0.545    <hidden>
    SLICE_X10Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.148    -0.397 r  <hidden>
                         net (fo=1, routed)           0.189    -0.208    <hidden>
    RAMB18_X0Y44         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.877    -0.275    <hidden>
    RAMB18_X0Y44         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.469    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.102    -0.367    <hidden>
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.942%)  route 0.120ns (46.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.563    -0.549    <hidden>
    SLICE_X64Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  <hidden>
                         net (fo=1, routed)           0.120    -0.288    <hidden>
    SLICE_X63Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.833    -0.318    <hidden>
    SLICE_X63Y101        FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.512    
    SLICE_X63Y101        FDRE (Hold_fdre_C_D)         0.066    -0.446    <hidden>
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y7     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8     <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y32    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y32    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y9     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y9     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y14    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y14    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y10    <hidden>
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  cpu_main_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.996ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.527ns,  Total Violation       -0.989ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.996ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.818ns  (logic 1.257ns (12.803%)  route 8.561ns (87.197%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 98.151 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.329ns = ( 47.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.718    47.671    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X75Y50         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.422    48.093 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/Q
                         net (fo=5, routed)           2.029    50.123    cpu/core/pipeline/stage_decode/register_file/reg_file[0][14]
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.299    50.422 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.422    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11_n_0
    SLICE_X61Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    50.660 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4/O
                         net (fo=1, routed)           1.703    52.363    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.298    52.661 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0/O
                         net (fo=10, routed)          4.829    57.489    <hidden>
    SLICE_X8Y40          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.690    98.151    <hidden>
    SLICE_X8Y40          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.650    
                         clock uncertainty           -0.145    97.505    
    SLICE_X8Y40          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.486    <hidden>
  -------------------------------------------------------------------
                         required time                         97.486    
                         arrival time                         -57.489    
  -------------------------------------------------------------------
                         slack                                 39.996    

Slack (MET) :             40.247ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.537ns  (logic 1.119ns (11.733%)  route 8.418ns (88.267%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 98.151 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 47.668 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.715    47.668    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y54         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.459    48.127 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/Q
                         net (fo=5, routed)           1.813    49.940    cpu/core/pipeline/stage_decode/register_file/reg_file[0][17]
    SLICE_X65Y55         LUT6 (Prop_lut6_I5_O)        0.124    50.064 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.064    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11_n_0
    SLICE_X65Y55         MUXF7 (Prop_muxf7_I0_O)      0.238    50.302 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4/O
                         net (fo=1, routed)           1.210    51.513    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.298    51.811 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0/O
                         net (fo=10, routed)          5.395    57.206    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.690    98.151    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.650    
                         clock uncertainty           -0.145    97.505    
    SLICE_X8Y39          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    97.453    <hidden>
  -------------------------------------------------------------------
                         required time                         97.453    
                         arrival time                         -57.206    
  -------------------------------------------------------------------
                         slack                                 40.247    

Slack (MET) :             40.378ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.505ns  (logic 1.187ns (12.488%)  route 8.318ns (87.512%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 98.153 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( 47.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.626    47.579    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X60Y62         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.524    48.103 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/Q
                         net (fo=4, routed)           2.173    50.276    cpu/core/pipeline/stage_decode/register_file/reg_file[3][28]
    SLICE_X66Y60         LUT6 (Prop_lut6_I0_O)        0.124    50.400 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.400    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_11_n_0
    SLICE_X66Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    50.641 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.876    52.517    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4_n_0
    SLICE_X65Y81         LUT6 (Prop_lut6_I5_O)        0.298    52.815 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0/O
                         net (fo=8, routed)           4.269    57.084    <hidden>
    SLICE_X8Y45          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.692    98.153    <hidden>
    SLICE_X8Y45          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.652    
                         clock uncertainty           -0.145    97.507    
    SLICE_X8Y45          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    97.463    <hidden>
  -------------------------------------------------------------------
                         required time                         97.463    
                         arrival time                         -57.084    
  -------------------------------------------------------------------
                         slack                                 40.378    

Slack (MET) :             40.447ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.371ns  (logic 1.119ns (11.941%)  route 8.252ns (88.059%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 98.151 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 47.668 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.715    47.668    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y54         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.459    48.127 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/Q
                         net (fo=5, routed)           1.845    49.972    cpu/core/pipeline/stage_decode/register_file/reg_file[0][18]
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124    50.096 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.096    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11_n_0
    SLICE_X64Y54         MUXF7 (Prop_muxf7_I0_O)      0.238    50.334 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.812    52.146    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.298    52.444 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0/O
                         net (fo=10, routed)          4.596    57.040    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.690    98.151    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.650    
                         clock uncertainty           -0.145    97.505    
    SLICE_X8Y39          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.487    <hidden>
  -------------------------------------------------------------------
                         required time                         97.487    
                         arrival time                         -57.040    
  -------------------------------------------------------------------
                         slack                                 40.447    

Slack (MET) :             40.482ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.335ns  (logic 1.257ns (13.465%)  route 8.078ns (86.535%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 98.153 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.329ns = ( 47.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.718    47.671    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X75Y50         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.422    48.093 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/Q
                         net (fo=5, routed)           2.029    50.123    cpu/core/pipeline/stage_decode/register_file/reg_file[0][14]
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.299    50.422 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.422    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11_n_0
    SLICE_X61Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    50.660 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4/O
                         net (fo=1, routed)           1.703    52.363    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.298    52.661 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0/O
                         net (fo=10, routed)          4.345    57.006    <hidden>
    SLICE_X8Y44          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.692    98.153    <hidden>
    SLICE_X8Y44          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.652    
                         clock uncertainty           -0.145    97.507    
    SLICE_X8Y44          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.488    <hidden>
  -------------------------------------------------------------------
                         required time                         97.488    
                         arrival time                         -57.006    
  -------------------------------------------------------------------
                         slack                                 40.482    

Slack (MET) :             40.532ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.253ns  (logic 1.119ns (12.093%)  route 8.134ns (87.907%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 98.152 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 47.668 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.715    47.668    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y54         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.459    48.127 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/Q
                         net (fo=5, routed)           1.813    49.940    cpu/core/pipeline/stage_decode/register_file/reg_file[0][17]
    SLICE_X65Y55         LUT6 (Prop_lut6_I5_O)        0.124    50.064 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.064    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11_n_0
    SLICE_X65Y55         MUXF7 (Prop_muxf7_I0_O)      0.238    50.302 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4/O
                         net (fo=1, routed)           1.210    51.513    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.298    51.811 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0/O
                         net (fo=10, routed)          5.111    56.922    <hidden>
    SLICE_X8Y42          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.691    98.152    <hidden>
    SLICE_X8Y42          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.651    
                         clock uncertainty           -0.145    97.506    
    SLICE_X8Y42          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    97.454    <hidden>
  -------------------------------------------------------------------
                         required time                         97.454    
                         arrival time                         -56.922    
  -------------------------------------------------------------------
                         slack                                 40.532    

Slack (MET) :             40.554ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.232ns  (logic 1.119ns (12.121%)  route 8.113ns (87.879%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 98.153 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 47.668 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.715    47.668    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y54         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.459    48.127 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/Q
                         net (fo=5, routed)           1.813    49.940    cpu/core/pipeline/stage_decode/register_file/reg_file[0][17]
    SLICE_X65Y55         LUT6 (Prop_lut6_I5_O)        0.124    50.064 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.064    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11_n_0
    SLICE_X65Y55         MUXF7 (Prop_muxf7_I0_O)      0.238    50.302 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4/O
                         net (fo=1, routed)           1.210    51.513    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.298    51.811 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0/O
                         net (fo=10, routed)          5.090    56.900    <hidden>
    SLICE_X8Y46          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.692    98.153    <hidden>
    SLICE_X8Y46          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.652    
                         clock uncertainty           -0.145    97.507    
    SLICE_X8Y46          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    97.455    <hidden>
  -------------------------------------------------------------------
                         required time                         97.455    
                         arrival time                         -56.900    
  -------------------------------------------------------------------
                         slack                                 40.554    

Slack (MET) :             40.613ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.207ns  (logic 1.119ns (12.154%)  route 8.088ns (87.846%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 98.152 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 47.668 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.715    47.668    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y54         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.459    48.127 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/Q
                         net (fo=5, routed)           1.845    49.972    cpu/core/pipeline/stage_decode/register_file/reg_file[0][18]
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124    50.096 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.096    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11_n_0
    SLICE_X64Y54         MUXF7 (Prop_muxf7_I0_O)      0.238    50.334 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.812    52.146    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.298    52.444 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0/O
                         net (fo=10, routed)          4.431    56.875    <hidden>
    SLICE_X8Y42          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.691    98.152    <hidden>
    SLICE_X8Y42          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.651    
                         clock uncertainty           -0.145    97.506    
    SLICE_X8Y42          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.488    <hidden>
  -------------------------------------------------------------------
                         required time                         97.488    
                         arrival time                         -56.875    
  -------------------------------------------------------------------
                         slack                                 40.613    

Slack (MET) :             40.675ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.209ns  (logic 1.187ns (12.889%)  route 8.022ns (87.111%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 98.154 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( 47.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.626    47.579    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X60Y62         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.524    48.103 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/Q
                         net (fo=4, routed)           2.173    50.276    cpu/core/pipeline/stage_decode/register_file/reg_file[3][28]
    SLICE_X66Y60         LUT6 (Prop_lut6_I0_O)        0.124    50.400 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.400    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_11_n_0
    SLICE_X66Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    50.641 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.876    52.517    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4_n_0
    SLICE_X65Y81         LUT6 (Prop_lut6_I5_O)        0.298    52.815 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0/O
                         net (fo=8, routed)           3.973    56.789    <hidden>
    SLICE_X8Y49          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.693    98.154    <hidden>
    SLICE_X8Y49          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.653    
                         clock uncertainty           -0.145    97.508    
    SLICE_X8Y49          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    97.464    <hidden>
  -------------------------------------------------------------------
                         required time                         97.464    
                         arrival time                         -56.789    
  -------------------------------------------------------------------
                         slack                                 40.675    

Slack (MET) :             40.777ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.041ns  (logic 1.257ns (13.903%)  route 7.784ns (86.097%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 98.154 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.329ns = ( 47.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.718    47.671    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X75Y50         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.422    48.093 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/Q
                         net (fo=5, routed)           2.029    50.123    cpu/core/pipeline/stage_decode/register_file/reg_file[0][14]
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.299    50.422 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.422    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11_n_0
    SLICE_X61Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    50.660 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4/O
                         net (fo=1, routed)           1.703    52.363    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.298    52.661 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0/O
                         net (fo=10, routed)          4.051    56.712    <hidden>
    SLICE_X8Y47          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.693    98.154    <hidden>
    SLICE_X8Y47          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.653    
                         clock uncertainty           -0.145    97.508    
    SLICE_X8Y47          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.489    <hidden>
  -------------------------------------------------------------------
                         required time                         97.489    
                         arrival time                         -56.712    
  -------------------------------------------------------------------
                         slack                                 40.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.527ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.026ns (2.101%)  route 1.212ns (97.899%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.698    -0.414    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.914    -0.238    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.150    
                         clock uncertainty            0.145    -0.005    
    SLICE_X8Y39          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.112    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                 -0.527    

Slack (VIOLATED) :        -0.462ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.026ns (2.243%)  route 1.133ns (97.757%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.619    -0.493    <hidden>
    SLICE_X42Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.829    -0.323    <hidden>
    SLICE_X42Y68         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.145    -0.090    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.059    -0.031    <hidden>
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 -0.462    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.999%)  route 0.115ns (45.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.560    -0.552    <hidden>
    SLICE_X55Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  <hidden>
                         net (fo=3, routed)           0.115    -0.296    <hidden>
    SLICE_X55Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.828    -0.324    <hidden>
    SLICE_X55Y65         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.538    
                         clock uncertainty            0.145    -0.393    
    SLICE_X55Y65         FDRE (Hold_fdre_C_D)         0.047    -0.346    <hidden>
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_fd/q_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_de/q_reg[166]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.484%)  route 0.121ns (48.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.564    -0.548    cpu/core/pipeline/reg_fd/clk_temp
    SLICE_X64Y86         FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.420 r  cpu/core/pipeline/reg_fd/q_reg[61]/Q
                         net (fo=1, routed)           0.121    -0.300    cpu/core/pipeline/reg_de/q_reg[181]_0[166]
    SLICE_X63Y85         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.834    -0.318    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X63Y85         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[166]/C
                         clock pessimism             -0.194    -0.512    
                         clock uncertainty            0.145    -0.367    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.017    -0.350    cpu/core/pipeline/reg_de/q_reg[166]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.148ns (29.830%)  route 0.348ns (70.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.642    -0.470    <hidden>
    SLICE_X8Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.322 r  <hidden>
                         net (fo=1, routed)           0.348     0.026    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.958    -0.194    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.412    
                         clock uncertainty            0.145    -0.267    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.243    -0.024    <hidden>
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.376%)  route 0.118ns (45.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.566    -0.546    <hidden>
    SLICE_X43Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  <hidden>
                         net (fo=3, routed)           0.118    -0.287    <hidden>
    SLICE_X43Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.836    -0.316    <hidden>
    SLICE_X43Y61         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.530    
                         clock uncertainty            0.145    -0.385    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.047    -0.338    <hidden>
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.564    -0.548    <hidden>
    SLICE_X47Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  <hidden>
                         net (fo=3, routed)           0.119    -0.288    <hidden>
    SLICE_X47Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.836    -0.316    <hidden>
    SLICE_X47Y59         FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.145    -0.386    
    SLICE_X47Y59         FDRE (Hold_fdre_C_D)         0.047    -0.339    <hidden>
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.563    -0.549    <hidden>
    SLICE_X51Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  <hidden>
                         net (fo=3, routed)           0.119    -0.289    <hidden>
    SLICE_X51Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.834    -0.318    <hidden>
    SLICE_X51Y59         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.532    
                         clock uncertainty            0.145    -0.387    
    SLICE_X51Y59         FDRE (Hold_fdre_C_D)         0.047    -0.340    <hidden>
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.559    -0.553    <hidden>
    SLICE_X47Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  <hidden>
                         net (fo=3, routed)           0.119    -0.293    <hidden>
    SLICE_X47Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.829    -0.323    <hidden>
    SLICE_X47Y67         FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.538    
                         clock uncertainty            0.145    -0.393    
    SLICE_X47Y67         FDRE (Hold_fdre_C_D)         0.047    -0.346    <hidden>
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.401%)  route 0.112ns (46.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.566    -0.546    <hidden>
    SLICE_X48Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  <hidden>
                         net (fo=3, routed)           0.112    -0.307    <hidden>
    SLICE_X47Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.837    -0.315    <hidden>
    SLICE_X47Y54         FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.530    
                         clock uncertainty            0.145    -0.385    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.025    -0.360    <hidden>
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.039ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.641ns,  Total Violation       -2.462ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.298ns  (logic 4.401ns (28.769%)  route 10.897ns (71.231%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.773    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.107 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.771    12.878    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.265    17.115    
    SLICE_X66Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.198    16.917    <hidden>
  -------------------------------------------------------------------
                         required time                         16.917    
                         arrival time                         -12.878    
  -------------------------------------------------------------------
                         slack                                  4.039    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.428ns  (logic 4.306ns (27.910%)  route 11.122ns (72.090%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.773    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.012 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[2]
                         net (fo=3, routed)           0.997    13.009    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.265    17.115    
    SLICE_X66Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.096    <hidden>
  -------------------------------------------------------------------
                         required time                         17.096    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.187ns  (logic 4.287ns (28.229%)  route 10.900ns (71.771%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.993 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[1]
                         net (fo=3, routed)           0.774    12.767    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.265    17.115    
    SLICE_X67Y91         FDRE (Setup_fdre_C_D)       -0.240    16.875    <hidden>
  -------------------------------------------------------------------
                         required time                         16.875    
                         arrival time                         -12.767    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.203ns  (logic 4.287ns (28.198%)  route 10.916ns (71.802%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.993 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[1]
                         net (fo=3, routed)           0.791    12.784    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.265    17.115    
    SLICE_X66Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.197    16.918    <hidden>
  -------------------------------------------------------------------
                         required time                         16.918    
                         arrival time                         -12.784    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.170ns  (logic 4.266ns (28.122%)  route 10.904ns (71.878%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.972 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[3]
                         net (fo=3, routed)           0.778    12.750    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.265    17.115    
    SLICE_X67Y91         FDRE (Setup_fdre_C_D)       -0.229    16.886    <hidden>
  -------------------------------------------------------------------
                         required time                         16.886    
                         arrival time                         -12.750    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.173ns  (logic 4.401ns (29.006%)  route 10.772ns (70.994%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.773    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.107 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.646    12.753    <hidden>
    SLICE_X67Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.512    17.974    <hidden>
    SLICE_X67Y93         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.381    
                         clock uncertainty           -0.265    17.116    
    SLICE_X67Y93         FDRE (Setup_fdre_C_D)       -0.226    16.890    <hidden>
  -------------------------------------------------------------------
                         required time                         16.890    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.158ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.138ns  (logic 4.306ns (28.446%)  route 10.832ns (71.554%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.773    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.012 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[2]
                         net (fo=3, routed)           0.706    12.718    <hidden>
    SLICE_X67Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.512    17.974    <hidden>
    SLICE_X67Y93         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.381    
                         clock uncertainty           -0.265    17.116    
    SLICE_X67Y93         FDRE (Setup_fdre_C_D)       -0.240    16.876    <hidden>
  -------------------------------------------------------------------
                         required time                         16.876    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.146ns  (logic 4.175ns (27.565%)  route 10.971ns (72.435%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.881 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[0]
                         net (fo=3, routed)           0.846    12.726    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.265    17.115    
    SLICE_X66Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227    16.888    <hidden>
  -------------------------------------------------------------------
                         required time                         16.888    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.156ns  (logic 4.192ns (27.660%)  route 10.964ns (72.340%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.898 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[2]
                         net (fo=3, routed)           0.838    12.736    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.265    17.115    
    SLICE_X66Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.217    16.898    <hidden>
  -------------------------------------------------------------------
                         required time                         16.898    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.046ns  (logic 4.175ns (27.749%)  route 10.871ns (72.251%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.881 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[0]
                         net (fo=3, routed)           0.745    12.626    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.265    17.115    
    SLICE_X67Y91         FDRE (Setup_fdre_C_D)       -0.268    16.847    <hidden>
  -------------------------------------------------------------------
                         required time                         16.847    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  4.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.641ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.026ns (2.220%)  route 1.145ns (97.780%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.631    -0.481    <hidden>
    SLICE_X8Y88          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.844    -0.308    <hidden>
    SLICE_X8Y88          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.220    
                         clock uncertainty            0.265     0.045    
    SLICE_X8Y88          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.160    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 -0.641    

Slack (VIOLATED) :        -0.630ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.026ns (2.176%)  route 1.169ns (97.824%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.655    -0.457    <hidden>
    SLICE_X74Y94         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.870    -0.282    <hidden>
    SLICE_X74Y94         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.194    
                         clock uncertainty            0.265     0.071    
    SLICE_X74Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.173    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.597ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.026ns (2.241%)  route 1.134ns (97.759%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.620    -0.492    <hidden>
    SLICE_X71Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.834    -0.318    <hidden>
    SLICE_X71Y105        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.265     0.035    
    SLICE_X71Y105        FDRE (Hold_fdre_C_D)         0.070     0.105    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                 -0.597    

Slack (VIOLATED) :        -0.593ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.026ns (2.228%)  route 1.141ns (97.772%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.627    -0.485    <hidden>
    SLICE_X40Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.841    -0.311    <hidden>
    SLICE_X40Y98         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.223    
                         clock uncertainty            0.265     0.042    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.066     0.108    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 -0.593    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.249ns (34.673%)  route 0.469ns (65.327%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.566    -0.546    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X69Y89         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/Q
                         net (fo=4, routed)           0.226    -0.180    cpu/core/pipeline/stage_fetch/i_pc_out[20]
    SLICE_X65Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21/O
                         net (fo=1, routed)           0.000    -0.135    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.072 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/O[3]
                         net (fo=3, routed)           0.244     0.172    <hidden>
    SLICE_X66Y90         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.839    -0.313    <hidden>
    SLICE_X66Y90         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.225    
                         clock uncertainty            0.265     0.040    
    SLICE_X66Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.052     0.092    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.249ns (34.088%)  route 0.481ns (65.912%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.566    -0.546    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X69Y89         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/Q
                         net (fo=4, routed)           0.226    -0.180    cpu/core/pipeline/stage_fetch/i_pc_out[20]
    SLICE_X65Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21/O
                         net (fo=1, routed)           0.000    -0.135    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.072 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/O[3]
                         net (fo=3, routed)           0.256     0.184    <hidden>
    SLICE_X69Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.839    -0.313    <hidden>
    SLICE_X69Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.225    
                         clock uncertainty            0.265     0.040    
    SLICE_X69Y90         FDRE (Hold_fdre_C_D)         0.005     0.045    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.366ns (46.837%)  route 0.415ns (53.163%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.566    -0.546    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X69Y89         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/Q
                         net (fo=4, routed)           0.226    -0.180    cpu/core/pipeline/stage_fetch/i_pc_out[20]
    SLICE_X65Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21/O
                         net (fo=1, routed)           0.000    -0.135    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.020 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/O[2]
                         net (fo=3, routed)           0.190     0.235    <hidden>
    SLICE_X69Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.839    -0.313    <hidden>
    SLICE_X69Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.225    
                         clock uncertainty            0.265     0.040    
    SLICE_X69Y90         FDRE (Hold_fdre_C_D)         0.012     0.052    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.699%)  route 0.633ns (77.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.565    -0.547    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X69Y87         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/Q
                         net (fo=4, routed)           0.410     0.004    cpu/core/pipeline/stage_fetch/i_pc_out[0]
    SLICE_X68Y87         LUT2 (Prop_lut2_I0_O)        0.045     0.049 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_9/O
                         net (fo=3, routed)           0.224     0.272    <hidden>
    SLICE_X71Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.836    -0.316    <hidden>
    SLICE_X71Y87         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.265     0.037    
    SLICE_X71Y87         FDRE (Hold_fdre_C_D)         0.046     0.083    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.296ns (35.767%)  route 0.532ns (64.233%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.567    -0.545    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X65Y91         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.417 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/Q
                         net (fo=4, routed)           0.289    -0.128    cpu/core/pipeline/stage_fetch/i_pc_out[29]
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.098    -0.030 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_12/O
                         net (fo=1, routed)           0.000    -0.030    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_12_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.040 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[0]
                         net (fo=3, routed)           0.243     0.282    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.839    -0.313    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.225    
                         clock uncertainty            0.265     0.040    
    SLICE_X66Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.053     0.093    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.141ns (15.808%)  route 0.751ns (84.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.591    -0.521    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X72Y85         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[5]/Q
                         net (fo=26, routed)          0.751     0.371    <hidden>
    SLICE_X74Y86         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.865    -0.287    <hidden>
    SLICE_X74Y86         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.199    
                         clock uncertainty            0.265     0.066    
    SLICE_X74Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.181    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.812ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.812ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.095ns  (logic 0.518ns (47.309%)  route 0.577ns (52.691%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X54Y113        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.577     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X57Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y113        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                 31.812    

Slack (MET) :             31.814ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.091ns  (logic 0.518ns (47.473%)  route 0.573ns (52.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X54Y113        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.573     1.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X57Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y114        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                 31.814    

Slack (MET) :             31.870ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.863ns  (logic 0.419ns (48.565%)  route 0.444ns (51.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X55Y112        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.444     0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X57Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y113        FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                 31.870    

Slack (MET) :             31.898ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.231%)  route 0.599ns (56.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X53Y123        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.599     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X54Y124        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 31.898    

Slack (MET) :             31.924ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.861ns  (logic 0.419ns (48.676%)  route 0.442ns (51.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X53Y123        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.442     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X54Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X54Y123        FDCE (Setup_fdce_C_D)       -0.215    32.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.785    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                 31.924    

Slack (MET) :             32.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.950%)  route 0.439ns (49.050%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X55Y112        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.439     0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X57Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y113        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 32.012    

Slack (MET) :             32.034ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.919ns  (logic 0.456ns (49.628%)  route 0.463ns (50.372%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X53Y123        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.463     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X54Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X54Y123        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                 32.034    

Slack (MET) :             32.058ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.947%)  route 0.439ns (49.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X53Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.439     0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X54Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X54Y122        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 32.058    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.050ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.630ns,  Total Violation       -2.417ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.298ns  (logic 4.401ns (28.769%)  route 10.897ns (71.231%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.773    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.107 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.771    12.878    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.254    17.126    
    SLICE_X66Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.198    16.928    <hidden>
  -------------------------------------------------------------------
                         required time                         16.928    
                         arrival time                         -12.878    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.428ns  (logic 4.306ns (27.910%)  route 11.122ns (72.090%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.773    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.012 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[2]
                         net (fo=3, routed)           0.997    13.009    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.254    17.126    
    SLICE_X66Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.107    <hidden>
  -------------------------------------------------------------------
                         required time                         17.107    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.187ns  (logic 4.287ns (28.229%)  route 10.900ns (71.771%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.993 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[1]
                         net (fo=3, routed)           0.774    12.767    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.254    17.126    
    SLICE_X67Y91         FDRE (Setup_fdre_C_D)       -0.240    16.886    <hidden>
  -------------------------------------------------------------------
                         required time                         16.886    
                         arrival time                         -12.767    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.203ns  (logic 4.287ns (28.198%)  route 10.916ns (71.802%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.993 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[1]
                         net (fo=3, routed)           0.791    12.784    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.254    17.126    
    SLICE_X66Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.197    16.929    <hidden>
  -------------------------------------------------------------------
                         required time                         16.929    
                         arrival time                         -12.784    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.170ns  (logic 4.266ns (28.122%)  route 10.904ns (71.878%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.972 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[3]
                         net (fo=3, routed)           0.778    12.750    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.254    17.126    
    SLICE_X67Y91         FDRE (Setup_fdre_C_D)       -0.229    16.897    <hidden>
  -------------------------------------------------------------------
                         required time                         16.897    
                         arrival time                         -12.750    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.173ns  (logic 4.401ns (29.006%)  route 10.772ns (70.994%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.773    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.107 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.646    12.753    <hidden>
    SLICE_X67Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.512    17.974    <hidden>
    SLICE_X67Y93         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.381    
                         clock uncertainty           -0.254    17.127    
    SLICE_X67Y93         FDRE (Setup_fdre_C_D)       -0.226    16.901    <hidden>
  -------------------------------------------------------------------
                         required time                         16.901    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.138ns  (logic 4.306ns (28.446%)  route 10.832ns (71.554%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.773    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.012 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[2]
                         net (fo=3, routed)           0.706    12.718    <hidden>
    SLICE_X67Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.512    17.974    <hidden>
    SLICE_X67Y93         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.381    
                         clock uncertainty           -0.254    17.127    
    SLICE_X67Y93         FDRE (Setup_fdre_C_D)       -0.240    16.887    <hidden>
  -------------------------------------------------------------------
                         required time                         16.887    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.146ns  (logic 4.175ns (27.565%)  route 10.971ns (72.435%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.881 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[0]
                         net (fo=3, routed)           0.846    12.726    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.254    17.126    
    SLICE_X66Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227    16.899    <hidden>
  -------------------------------------------------------------------
                         required time                         16.899    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.156ns  (logic 4.192ns (27.660%)  route 10.964ns (72.340%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.898 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[2]
                         net (fo=3, routed)           0.838    12.736    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.254    17.126    
    SLICE_X66Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.217    16.909    <hidden>
  -------------------------------------------------------------------
                         required time                         16.909    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.046ns  (logic 4.175ns (27.749%)  route 10.871ns (72.251%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.881 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[0]
                         net (fo=3, routed)           0.745    12.626    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.254    17.126    
    SLICE_X67Y91         FDRE (Setup_fdre_C_D)       -0.268    16.858    <hidden>
  -------------------------------------------------------------------
                         required time                         16.858    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  4.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.630ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.026ns (2.220%)  route 1.145ns (97.780%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.631    -0.481    <hidden>
    SLICE_X8Y88          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.844    -0.308    <hidden>
    SLICE_X8Y88          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.220    
                         clock uncertainty            0.254     0.034    
    SLICE_X8Y88          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.149    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.619ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.026ns (2.176%)  route 1.169ns (97.824%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.655    -0.457    <hidden>
    SLICE_X74Y94         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.870    -0.282    <hidden>
    SLICE_X74Y94         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.194    
                         clock uncertainty            0.254     0.060    
    SLICE_X74Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.162    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.162    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                 -0.619    

Slack (VIOLATED) :        -0.586ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.026ns (2.241%)  route 1.134ns (97.759%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.620    -0.492    <hidden>
    SLICE_X71Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.834    -0.318    <hidden>
    SLICE_X71Y105        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.254     0.024    
    SLICE_X71Y105        FDRE (Hold_fdre_C_D)         0.070     0.094    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                 -0.586    

Slack (VIOLATED) :        -0.582ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.026ns (2.228%)  route 1.141ns (97.772%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.627    -0.485    <hidden>
    SLICE_X40Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.841    -0.311    <hidden>
    SLICE_X40Y98         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.223    
                         clock uncertainty            0.254     0.031    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.066     0.097    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 -0.582    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.249ns (34.673%)  route 0.469ns (65.327%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.566    -0.546    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X69Y89         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/Q
                         net (fo=4, routed)           0.226    -0.180    cpu/core/pipeline/stage_fetch/i_pc_out[20]
    SLICE_X65Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21/O
                         net (fo=1, routed)           0.000    -0.135    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.072 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/O[3]
                         net (fo=3, routed)           0.244     0.172    <hidden>
    SLICE_X66Y90         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.839    -0.313    <hidden>
    SLICE_X66Y90         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.225    
                         clock uncertainty            0.254     0.029    
    SLICE_X66Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.052     0.081    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.249ns (34.088%)  route 0.481ns (65.912%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.566    -0.546    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X69Y89         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/Q
                         net (fo=4, routed)           0.226    -0.180    cpu/core/pipeline/stage_fetch/i_pc_out[20]
    SLICE_X65Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21/O
                         net (fo=1, routed)           0.000    -0.135    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.072 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/O[3]
                         net (fo=3, routed)           0.256     0.184    <hidden>
    SLICE_X69Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.839    -0.313    <hidden>
    SLICE_X69Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.225    
                         clock uncertainty            0.254     0.029    
    SLICE_X69Y90         FDRE (Hold_fdre_C_D)         0.005     0.034    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.366ns (46.837%)  route 0.415ns (53.163%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.566    -0.546    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X69Y89         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/Q
                         net (fo=4, routed)           0.226    -0.180    cpu/core/pipeline/stage_fetch/i_pc_out[20]
    SLICE_X65Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21/O
                         net (fo=1, routed)           0.000    -0.135    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.020 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/O[2]
                         net (fo=3, routed)           0.190     0.235    <hidden>
    SLICE_X69Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.839    -0.313    <hidden>
    SLICE_X69Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.225    
                         clock uncertainty            0.254     0.029    
    SLICE_X69Y90         FDRE (Hold_fdre_C_D)         0.012     0.041    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.699%)  route 0.633ns (77.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.565    -0.547    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X69Y87         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/Q
                         net (fo=4, routed)           0.410     0.004    cpu/core/pipeline/stage_fetch/i_pc_out[0]
    SLICE_X68Y87         LUT2 (Prop_lut2_I0_O)        0.045     0.049 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_9/O
                         net (fo=3, routed)           0.224     0.272    <hidden>
    SLICE_X71Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.836    -0.316    <hidden>
    SLICE_X71Y87         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.254     0.026    
    SLICE_X71Y87         FDRE (Hold_fdre_C_D)         0.046     0.072    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.296ns (35.767%)  route 0.532ns (64.233%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.567    -0.545    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X65Y91         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.417 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/Q
                         net (fo=4, routed)           0.289    -0.128    cpu/core/pipeline/stage_fetch/i_pc_out[29]
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.098    -0.030 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_12/O
                         net (fo=1, routed)           0.000    -0.030    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_12_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.040 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[0]
                         net (fo=3, routed)           0.243     0.282    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.839    -0.313    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.225    
                         clock uncertainty            0.254     0.029    
    SLICE_X66Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.053     0.082    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.141ns (15.808%)  route 0.751ns (84.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.591    -0.521    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X72Y85         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[5]/Q
                         net (fo=26, routed)          0.751     0.371    <hidden>
    SLICE_X74Y86         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.865    -0.287    <hidden>
    SLICE_X74Y86         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.199    
                         clock uncertainty            0.254     0.055    
    SLICE_X74Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.170    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.428ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.478ns,  Total Violation       -0.911ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.428ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        3.643ns  (logic 0.096ns (2.635%)  route 3.547ns (97.365%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 17.982 - 20.000 ) 
    Source Clock Delay      (SCD):    -5.856ns = ( 4.144 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.834     7.787    <hidden>
    SLICE_X36Y98         FDRE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.520    17.982    <hidden>
    SLICE_X36Y98         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.389    
                         clock uncertainty           -0.108    17.281    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)       -0.067    17.214    <hidden>
  -------------------------------------------------------------------
                         required time                         17.214    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  9.428    

Slack (MET) :             9.466ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.501ns  (logic 0.029ns (1.932%)  route 1.472ns (98.068%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns = ( 19.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659     8.260 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.819    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.912     9.760    <hidden>
    SLICE_X8Y88          SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    18.348 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    18.862    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.573    19.461    <hidden>
    SLICE_X8Y88          SRL16E                                       r  <hidden>
                         clock pessimism             -0.089    19.372    
                         clock uncertainty           -0.108    19.264    
    SLICE_X8Y88          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    19.226    <hidden>
  -------------------------------------------------------------------
                         required time                         19.226    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  9.466    

Slack (MET) :             11.690ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 1.350ns (16.515%)  route 6.824ns (83.485%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 17.977 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.620    -2.427    <hidden>
    SLICE_X45Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.419    -2.008 r  <hidden>
                         net (fo=182, routed)         5.082     3.074    <hidden>
    SLICE_X33Y90         LUT5 (Prop_lut5_I0_O)        0.296     3.370 f  <hidden>
                         net (fo=1, routed)           0.000     3.370    <hidden>
    SLICE_X33Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     3.582 f  <hidden>
                         net (fo=1, routed)           0.760     4.342    <hidden>
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.299     4.641 f  <hidden>
                         net (fo=1, routed)           0.982     5.623    <hidden>
    SLICE_X42Y94         LUT6 (Prop_lut6_I2_O)        0.124     5.747 r  <hidden>
                         net (fo=1, routed)           0.000     5.747    <hidden>
    SLICE_X42Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.515    17.977    <hidden>
    SLICE_X42Y94         FDRE                                         r  <hidden>
                         clock pessimism             -0.509    17.468    
                         clock uncertainty           -0.108    17.361    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)        0.077    17.438    <hidden>
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                 11.690    

Slack (MET) :             11.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.080ns  (logic 0.890ns (11.015%)  route 7.190ns (88.985%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 18.065 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.612    -2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X66Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=260, routed)         5.756     3.839    <hidden>
    SLICE_X84Y95         LUT6 (Prop_lut6_I2_O)        0.124     3.963 r  <hidden>
                         net (fo=1, routed)           1.027     4.990    <hidden>
    SLICE_X81Y95         LUT5 (Prop_lut5_I0_O)        0.124     5.114 r  <hidden>
                         net (fo=1, routed)           0.407     5.521    <hidden>
    SLICE_X81Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.645 r  <hidden>
                         net (fo=1, routed)           0.000     5.645    <hidden>
    SLICE_X81Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.603    18.065    <hidden>
    SLICE_X81Y95         FDRE                                         r  <hidden>
                         clock pessimism             -0.509    17.556    
                         clock uncertainty           -0.108    17.449    
    SLICE_X81Y95         FDRE (Setup_fdre_C_D)        0.031    17.480    <hidden>
  -------------------------------------------------------------------
                         required time                         17.480    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                 11.835    

Slack (MET) :             12.080ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.120ns (15.084%)  route 6.305ns (84.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.633    -2.414    <hidden>
    SLICE_X66Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.896 f  <hidden>
                         net (fo=65, routed)          3.324     1.429    <hidden>
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.152     1.581 r  <hidden>
                         net (fo=7, routed)           0.974     2.554    <hidden>
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.880 f  <hidden>
                         net (fo=2, routed)           0.970     3.850    <hidden>
    SLICE_X74Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  <hidden>
                         net (fo=5, routed)           1.037     5.011    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.596    18.058    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.108    17.521    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.429    17.092    <hidden>
  -------------------------------------------------------------------
                         required time                         17.092    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 12.080    

Slack (MET) :             12.080ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.120ns (15.084%)  route 6.305ns (84.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.633    -2.414    <hidden>
    SLICE_X66Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.896 f  <hidden>
                         net (fo=65, routed)          3.324     1.429    <hidden>
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.152     1.581 r  <hidden>
                         net (fo=7, routed)           0.974     2.554    <hidden>
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.880 f  <hidden>
                         net (fo=2, routed)           0.970     3.850    <hidden>
    SLICE_X74Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  <hidden>
                         net (fo=5, routed)           1.037     5.011    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.596    18.058    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.108    17.521    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.429    17.092    <hidden>
  -------------------------------------------------------------------
                         required time                         17.092    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 12.080    

Slack (MET) :             12.080ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.120ns (15.084%)  route 6.305ns (84.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.633    -2.414    <hidden>
    SLICE_X66Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.896 f  <hidden>
                         net (fo=65, routed)          3.324     1.429    <hidden>
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.152     1.581 r  <hidden>
                         net (fo=7, routed)           0.974     2.554    <hidden>
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.880 f  <hidden>
                         net (fo=2, routed)           0.970     3.850    <hidden>
    SLICE_X74Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  <hidden>
                         net (fo=5, routed)           1.037     5.011    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.596    18.058    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.108    17.521    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.429    17.092    <hidden>
  -------------------------------------------------------------------
                         required time                         17.092    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 12.080    

Slack (MET) :             12.080ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.120ns (15.084%)  route 6.305ns (84.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.633    -2.414    <hidden>
    SLICE_X66Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.896 f  <hidden>
                         net (fo=65, routed)          3.324     1.429    <hidden>
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.152     1.581 r  <hidden>
                         net (fo=7, routed)           0.974     2.554    <hidden>
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.880 f  <hidden>
                         net (fo=2, routed)           0.970     3.850    <hidden>
    SLICE_X74Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  <hidden>
                         net (fo=5, routed)           1.037     5.011    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.596    18.058    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.108    17.521    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.429    17.092    <hidden>
  -------------------------------------------------------------------
                         required time                         17.092    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 12.080    

Slack (MET) :             12.080ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.120ns (15.084%)  route 6.305ns (84.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.633    -2.414    <hidden>
    SLICE_X66Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.896 f  <hidden>
                         net (fo=65, routed)          3.324     1.429    <hidden>
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.152     1.581 r  <hidden>
                         net (fo=7, routed)           0.974     2.554    <hidden>
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.880 f  <hidden>
                         net (fo=2, routed)           0.970     3.850    <hidden>
    SLICE_X74Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  <hidden>
                         net (fo=5, routed)           1.037     5.011    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.596    18.058    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.108    17.521    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.429    17.092    <hidden>
  -------------------------------------------------------------------
                         required time                         17.092    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 12.080    

Slack (MET) :             12.095ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.868ns  (logic 1.120ns (14.236%)  route 6.748ns (85.764%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 18.065 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.612    -2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X66Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=260, routed)         5.412     3.495    <hidden>
    SLICE_X84Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.619 r  <hidden>
                         net (fo=1, routed)           0.807     4.426    <hidden>
    SLICE_X82Y94         LUT5 (Prop_lut5_I0_O)        0.152     4.578 r  <hidden>
                         net (fo=1, routed)           0.529     5.107    <hidden>
    SLICE_X80Y94         LUT5 (Prop_lut5_I4_O)        0.326     5.433 r  <hidden>
                         net (fo=1, routed)           0.000     5.433    <hidden>
    SLICE_X80Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.603    18.065    <hidden>
    SLICE_X80Y94         FDRE                                         r  <hidden>
                         clock pessimism             -0.509    17.556    
                         clock uncertainty           -0.108    17.449    
    SLICE_X80Y94         FDRE (Setup_fdre_C_D)        0.079    17.528    <hidden>
  -------------------------------------------------------------------
                         required time                         17.528    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 12.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.478ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.026ns (2.220%)  route 1.145ns (97.780%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.631    -0.481    <hidden>
    SLICE_X8Y88          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.844    -0.308    <hidden>
    SLICE_X8Y88          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.220    
                         clock uncertainty            0.108    -0.112    
    SLICE_X8Y88          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.003    <hidden>
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 -0.478    

Slack (VIOLATED) :        -0.433ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.026ns (2.213%)  route 1.149ns (97.787%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.635    -0.477    <hidden>
    SLICE_X36Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.842    -0.310    <hidden>
    SLICE_X36Y98         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.222    
                         clock uncertainty            0.108    -0.114    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.070    -0.044    <hidden>
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                 -0.433    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.302%)  route 0.172ns (53.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.571    -0.541    <hidden>
    SLICE_X8Y86          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.148    -0.393 r  <hidden>
                         net (fo=1, routed)           0.172    -0.222    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.886    -0.266    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.481    
                         clock uncertainty            0.108    -0.373    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.102    -0.271    <hidden>
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.593%)  route 0.170ns (53.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.602    -0.510    <hidden>
    SLICE_X80Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y54         FDRE (Prop_fdre_C_Q)         0.148    -0.362 r  <hidden>
                         net (fo=1, routed)           0.170    -0.193    <hidden>
    RAMB36_X3Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.916    -0.236    <hidden>
    RAMB36_X3Y10         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.216    -0.452    
                         clock uncertainty            0.108    -0.344    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.102    -0.242    <hidden>
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.564    -0.548    <hidden>
    SLICE_X36Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  <hidden>
                         net (fo=1, routed)           0.103    -0.304    <hidden>
    SLICE_X35Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.835    -0.317    <hidden>
    SLICE_X35Y104        FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.532    
                         clock uncertainty            0.108    -0.424    
    SLICE_X35Y104        FDRE (Hold_fdre_C_D)         0.070    -0.354    <hidden>
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.457%)  route 0.171ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.634    -0.478    <hidden>
    SLICE_X62Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.330 r  <hidden>
                         net (fo=1, routed)           0.171    -0.159    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.951    -0.201    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.419    
                         clock uncertainty            0.108    -0.311    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.102    -0.209    <hidden>
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.592%)  route 0.127ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.566    -0.546    <hidden>
    SLICE_X37Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  <hidden>
                         net (fo=3, routed)           0.127    -0.278    <hidden>
    SLICE_X39Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.835    -0.317    <hidden>
    SLICE_X39Y86         FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.108    -0.404    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.075    -0.329    <hidden>
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.855%)  route 0.228ns (58.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.568    -0.544    <hidden>
    SLICE_X66Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  <hidden>
                         net (fo=1, routed)           0.228    -0.152    <hidden>
    RAMB36_X1Y11         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.880    -0.272    <hidden>
    RAMB36_X1Y11         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.466    
                         clock uncertainty            0.108    -0.358    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155    -0.203    <hidden>
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.939%)  route 0.189ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.567    -0.545    <hidden>
    SLICE_X10Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.148    -0.397 r  <hidden>
                         net (fo=1, routed)           0.189    -0.208    <hidden>
    RAMB18_X0Y44         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.877    -0.275    <hidden>
    RAMB18_X0Y44         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.469    
                         clock uncertainty            0.108    -0.361    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.102    -0.259    <hidden>
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.942%)  route 0.120ns (46.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.563    -0.549    <hidden>
    SLICE_X64Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  <hidden>
                         net (fo=1, routed)           0.120    -0.288    <hidden>
    SLICE_X63Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.833    -0.318    <hidden>
    SLICE_X63Y101        FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.512    
                         clock uncertainty            0.108    -0.404    
    SLICE_X63Y101        FDRE (Hold_fdre_C_D)         0.066    -0.338    <hidden>
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.647ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.088ns  (logic 0.478ns (43.948%)  route 0.610ns (56.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y124                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X54Y124        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.610     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X52Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X52Y125        FDCE (Setup_fdce_C_D)       -0.265    19.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 18.647    

Slack (MET) :             18.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.010ns  (logic 0.478ns (47.334%)  route 0.532ns (52.666%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y124                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X54Y124        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.532     1.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X52Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X52Y125        FDCE (Setup_fdce_C_D)       -0.270    19.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 18.720    

Slack (MET) :             18.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.452%)  route 0.592ns (58.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.592     1.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X54Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X54Y113        FDCE (Setup_fdce_C_D)       -0.222    19.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.778    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 18.767    

Slack (MET) :             18.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.773%)  route 0.636ns (58.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.636     1.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X54Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X54Y112        FDCE (Setup_fdce_C_D)       -0.047    19.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 18.861    

Slack (MET) :             18.892ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.092%)  route 0.471ns (52.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.471     0.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X54Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X54Y113        FDCE (Setup_fdce_C_D)       -0.218    19.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                 18.892    

Slack (MET) :             18.925ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.980ns  (logic 0.518ns (52.863%)  route 0.462ns (47.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y124                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X54Y124        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.462     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X52Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X52Y125        FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.980    
  -------------------------------------------------------------------
                         slack                                 18.925    

Slack (MET) :             18.945ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.960ns  (logic 0.518ns (53.941%)  route 0.442ns (46.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y123                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X54Y123        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.442     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X53Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X53Y123        FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                 18.945    

Slack (MET) :             19.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.901ns  (logic 0.456ns (50.634%)  route 0.445ns (49.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.445     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X55Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X55Y112        FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                 19.004    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.647ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.088ns  (logic 0.478ns (43.948%)  route 0.610ns (56.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y124                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X54Y124        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.610     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X52Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X52Y125        FDCE (Setup_fdce_C_D)       -0.265    19.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 18.647    

Slack (MET) :             18.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.010ns  (logic 0.478ns (47.334%)  route 0.532ns (52.666%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y124                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X54Y124        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.532     1.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X52Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X52Y125        FDCE (Setup_fdce_C_D)       -0.270    19.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 18.720    

Slack (MET) :             18.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.452%)  route 0.592ns (58.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.592     1.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X54Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X54Y113        FDCE (Setup_fdce_C_D)       -0.222    19.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.778    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 18.767    

Slack (MET) :             18.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.773%)  route 0.636ns (58.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.636     1.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X54Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X54Y112        FDCE (Setup_fdce_C_D)       -0.047    19.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 18.861    

Slack (MET) :             18.892ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.092%)  route 0.471ns (52.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.471     0.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X54Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X54Y113        FDCE (Setup_fdce_C_D)       -0.218    19.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                 18.892    

Slack (MET) :             18.925ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.980ns  (logic 0.518ns (52.863%)  route 0.462ns (47.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y124                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X54Y124        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.462     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X52Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X52Y125        FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.980    
  -------------------------------------------------------------------
                         slack                                 18.925    

Slack (MET) :             18.945ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.960ns  (logic 0.518ns (53.941%)  route 0.442ns (46.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y123                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X54Y123        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.442     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X53Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X53Y123        FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                 18.945    

Slack (MET) :             19.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.901ns  (logic 0.456ns (50.634%)  route 0.445ns (49.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.445     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X55Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X55Y112        FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                 19.004    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.996ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.527ns,  Total Violation       -0.989ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.996ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.818ns  (logic 1.257ns (12.803%)  route 8.561ns (87.197%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 98.151 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.329ns = ( 47.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.718    47.671    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X75Y50         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.422    48.093 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/Q
                         net (fo=5, routed)           2.029    50.123    cpu/core/pipeline/stage_decode/register_file/reg_file[0][14]
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.299    50.422 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.422    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11_n_0
    SLICE_X61Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    50.660 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4/O
                         net (fo=1, routed)           1.703    52.363    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.298    52.661 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0/O
                         net (fo=10, routed)          4.829    57.489    <hidden>
    SLICE_X8Y40          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.690    98.151    <hidden>
    SLICE_X8Y40          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.650    
                         clock uncertainty           -0.145    97.505    
    SLICE_X8Y40          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.486    <hidden>
  -------------------------------------------------------------------
                         required time                         97.486    
                         arrival time                         -57.489    
  -------------------------------------------------------------------
                         slack                                 39.996    

Slack (MET) :             40.247ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.537ns  (logic 1.119ns (11.733%)  route 8.418ns (88.267%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 98.151 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 47.668 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.715    47.668    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y54         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.459    48.127 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/Q
                         net (fo=5, routed)           1.813    49.940    cpu/core/pipeline/stage_decode/register_file/reg_file[0][17]
    SLICE_X65Y55         LUT6 (Prop_lut6_I5_O)        0.124    50.064 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.064    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11_n_0
    SLICE_X65Y55         MUXF7 (Prop_muxf7_I0_O)      0.238    50.302 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4/O
                         net (fo=1, routed)           1.210    51.513    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.298    51.811 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0/O
                         net (fo=10, routed)          5.395    57.206    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.690    98.151    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.650    
                         clock uncertainty           -0.145    97.505    
    SLICE_X8Y39          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    97.453    <hidden>
  -------------------------------------------------------------------
                         required time                         97.453    
                         arrival time                         -57.206    
  -------------------------------------------------------------------
                         slack                                 40.247    

Slack (MET) :             40.378ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.505ns  (logic 1.187ns (12.488%)  route 8.318ns (87.512%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 98.153 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( 47.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.626    47.579    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X60Y62         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.524    48.103 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/Q
                         net (fo=4, routed)           2.173    50.276    cpu/core/pipeline/stage_decode/register_file/reg_file[3][28]
    SLICE_X66Y60         LUT6 (Prop_lut6_I0_O)        0.124    50.400 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.400    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_11_n_0
    SLICE_X66Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    50.641 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.876    52.517    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4_n_0
    SLICE_X65Y81         LUT6 (Prop_lut6_I5_O)        0.298    52.815 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0/O
                         net (fo=8, routed)           4.269    57.084    <hidden>
    SLICE_X8Y45          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.692    98.153    <hidden>
    SLICE_X8Y45          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.652    
                         clock uncertainty           -0.145    97.507    
    SLICE_X8Y45          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    97.463    <hidden>
  -------------------------------------------------------------------
                         required time                         97.463    
                         arrival time                         -57.084    
  -------------------------------------------------------------------
                         slack                                 40.378    

Slack (MET) :             40.447ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.371ns  (logic 1.119ns (11.941%)  route 8.252ns (88.059%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 98.151 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 47.668 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.715    47.668    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y54         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.459    48.127 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/Q
                         net (fo=5, routed)           1.845    49.972    cpu/core/pipeline/stage_decode/register_file/reg_file[0][18]
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124    50.096 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.096    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11_n_0
    SLICE_X64Y54         MUXF7 (Prop_muxf7_I0_O)      0.238    50.334 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.812    52.146    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.298    52.444 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0/O
                         net (fo=10, routed)          4.596    57.040    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.690    98.151    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.650    
                         clock uncertainty           -0.145    97.505    
    SLICE_X8Y39          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.487    <hidden>
  -------------------------------------------------------------------
                         required time                         97.487    
                         arrival time                         -57.040    
  -------------------------------------------------------------------
                         slack                                 40.447    

Slack (MET) :             40.482ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.335ns  (logic 1.257ns (13.465%)  route 8.078ns (86.535%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 98.153 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.329ns = ( 47.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.718    47.671    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X75Y50         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.422    48.093 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/Q
                         net (fo=5, routed)           2.029    50.123    cpu/core/pipeline/stage_decode/register_file/reg_file[0][14]
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.299    50.422 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.422    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11_n_0
    SLICE_X61Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    50.660 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4/O
                         net (fo=1, routed)           1.703    52.363    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.298    52.661 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0/O
                         net (fo=10, routed)          4.345    57.006    <hidden>
    SLICE_X8Y44          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.692    98.153    <hidden>
    SLICE_X8Y44          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.652    
                         clock uncertainty           -0.145    97.507    
    SLICE_X8Y44          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.488    <hidden>
  -------------------------------------------------------------------
                         required time                         97.488    
                         arrival time                         -57.006    
  -------------------------------------------------------------------
                         slack                                 40.482    

Slack (MET) :             40.532ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.253ns  (logic 1.119ns (12.093%)  route 8.134ns (87.907%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 98.152 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 47.668 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.715    47.668    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y54         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.459    48.127 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/Q
                         net (fo=5, routed)           1.813    49.940    cpu/core/pipeline/stage_decode/register_file/reg_file[0][17]
    SLICE_X65Y55         LUT6 (Prop_lut6_I5_O)        0.124    50.064 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.064    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11_n_0
    SLICE_X65Y55         MUXF7 (Prop_muxf7_I0_O)      0.238    50.302 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4/O
                         net (fo=1, routed)           1.210    51.513    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.298    51.811 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0/O
                         net (fo=10, routed)          5.111    56.922    <hidden>
    SLICE_X8Y42          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.691    98.152    <hidden>
    SLICE_X8Y42          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.651    
                         clock uncertainty           -0.145    97.506    
    SLICE_X8Y42          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    97.454    <hidden>
  -------------------------------------------------------------------
                         required time                         97.454    
                         arrival time                         -56.922    
  -------------------------------------------------------------------
                         slack                                 40.532    

Slack (MET) :             40.554ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.232ns  (logic 1.119ns (12.121%)  route 8.113ns (87.879%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 98.153 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 47.668 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.715    47.668    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y54         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.459    48.127 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][17]/Q
                         net (fo=5, routed)           1.813    49.940    cpu/core/pipeline/stage_decode/register_file/reg_file[0][17]
    SLICE_X65Y55         LUT6 (Prop_lut6_I5_O)        0.124    50.064 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.064    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_11_n_0
    SLICE_X65Y55         MUXF7 (Prop_muxf7_I0_O)      0.238    50.302 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4/O
                         net (fo=1, routed)           1.210    51.513    cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0_i_4_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.298    51.811 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[17]_INST_0/O
                         net (fo=10, routed)          5.090    56.900    <hidden>
    SLICE_X8Y46          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.692    98.153    <hidden>
    SLICE_X8Y46          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.652    
                         clock uncertainty           -0.145    97.507    
    SLICE_X8Y46          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    97.455    <hidden>
  -------------------------------------------------------------------
                         required time                         97.455    
                         arrival time                         -56.900    
  -------------------------------------------------------------------
                         slack                                 40.554    

Slack (MET) :             40.613ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.207ns  (logic 1.119ns (12.154%)  route 8.088ns (87.846%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 98.152 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns = ( 47.668 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.715    47.668    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y54         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.459    48.127 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][18]/Q
                         net (fo=5, routed)           1.845    49.972    cpu/core/pipeline/stage_decode/register_file/reg_file[0][18]
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124    50.096 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.096    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11_n_0
    SLICE_X64Y54         MUXF7 (Prop_muxf7_I0_O)      0.238    50.334 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.812    52.146    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.298    52.444 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0/O
                         net (fo=10, routed)          4.431    56.875    <hidden>
    SLICE_X8Y42          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.691    98.152    <hidden>
    SLICE_X8Y42          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.651    
                         clock uncertainty           -0.145    97.506    
    SLICE_X8Y42          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.488    <hidden>
  -------------------------------------------------------------------
                         required time                         97.488    
                         arrival time                         -56.875    
  -------------------------------------------------------------------
                         slack                                 40.613    

Slack (MET) :             40.675ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.209ns  (logic 1.187ns (12.889%)  route 8.022ns (87.111%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 98.154 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( 47.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.626    47.579    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X60Y62         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.524    48.103 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[3][28]/Q
                         net (fo=4, routed)           2.173    50.276    cpu/core/pipeline/stage_decode/register_file/reg_file[3][28]
    SLICE_X66Y60         LUT6 (Prop_lut6_I0_O)        0.124    50.400 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.400    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_11_n_0
    SLICE_X66Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    50.641 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.876    52.517    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4_n_0
    SLICE_X65Y81         LUT6 (Prop_lut6_I5_O)        0.298    52.815 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0/O
                         net (fo=8, routed)           3.973    56.789    <hidden>
    SLICE_X8Y49          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.693    98.154    <hidden>
    SLICE_X8Y49          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.653    
                         clock uncertainty           -0.145    97.508    
    SLICE_X8Y49          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    97.464    <hidden>
  -------------------------------------------------------------------
                         required time                         97.464    
                         arrival time                         -56.789    
  -------------------------------------------------------------------
                         slack                                 40.675    

Slack (MET) :             40.777ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.041ns  (logic 1.257ns (13.903%)  route 7.784ns (86.097%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 98.154 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.329ns = ( 47.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.718    47.671    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X75Y50         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.422    48.093 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][14]/Q
                         net (fo=5, routed)           2.029    50.123    cpu/core/pipeline/stage_decode/register_file/reg_file[0][14]
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.299    50.422 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.422    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_11_n_0
    SLICE_X61Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    50.660 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4/O
                         net (fo=1, routed)           1.703    52.363    cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0_i_4_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.298    52.661 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[14]_INST_0/O
                         net (fo=10, routed)          4.051    56.712    <hidden>
    SLICE_X8Y47          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.693    98.154    <hidden>
    SLICE_X8Y47          SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.653    
                         clock uncertainty           -0.145    97.508    
    SLICE_X8Y47          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.489    <hidden>
  -------------------------------------------------------------------
                         required time                         97.489    
                         arrival time                         -56.712    
  -------------------------------------------------------------------
                         slack                                 40.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.527ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.026ns (2.101%)  route 1.212ns (97.899%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.698    -0.414    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.914    -0.238    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.150    
                         clock uncertainty            0.145    -0.005    
    SLICE_X8Y39          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.112    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                 -0.527    

Slack (VIOLATED) :        -0.462ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.026ns (2.243%)  route 1.133ns (97.757%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.619    -0.493    <hidden>
    SLICE_X42Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.829    -0.323    <hidden>
    SLICE_X42Y68         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.145    -0.090    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.059    -0.031    <hidden>
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 -0.462    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.999%)  route 0.115ns (45.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.560    -0.552    <hidden>
    SLICE_X55Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  <hidden>
                         net (fo=3, routed)           0.115    -0.296    <hidden>
    SLICE_X55Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.828    -0.324    <hidden>
    SLICE_X55Y65         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.538    
                         clock uncertainty            0.145    -0.393    
    SLICE_X55Y65         FDRE (Hold_fdre_C_D)         0.047    -0.346    <hidden>
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_fd/q_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_de/q_reg[166]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.484%)  route 0.121ns (48.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.564    -0.548    cpu/core/pipeline/reg_fd/clk_temp
    SLICE_X64Y86         FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.420 r  cpu/core/pipeline/reg_fd/q_reg[61]/Q
                         net (fo=1, routed)           0.121    -0.300    cpu/core/pipeline/reg_de/q_reg[181]_0[166]
    SLICE_X63Y85         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.834    -0.318    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X63Y85         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[166]/C
                         clock pessimism             -0.194    -0.512    
                         clock uncertainty            0.145    -0.367    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.017    -0.350    cpu/core/pipeline/reg_de/q_reg[166]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.148ns (29.830%)  route 0.348ns (70.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.642    -0.470    <hidden>
    SLICE_X8Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.322 r  <hidden>
                         net (fo=1, routed)           0.348     0.026    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.958    -0.194    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.412    
                         clock uncertainty            0.145    -0.267    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.243    -0.024    <hidden>
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.376%)  route 0.118ns (45.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.566    -0.546    <hidden>
    SLICE_X43Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  <hidden>
                         net (fo=3, routed)           0.118    -0.287    <hidden>
    SLICE_X43Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.836    -0.316    <hidden>
    SLICE_X43Y61         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.530    
                         clock uncertainty            0.145    -0.385    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.047    -0.338    <hidden>
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.564    -0.548    <hidden>
    SLICE_X47Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  <hidden>
                         net (fo=3, routed)           0.119    -0.288    <hidden>
    SLICE_X47Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.836    -0.316    <hidden>
    SLICE_X47Y59         FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.145    -0.386    
    SLICE_X47Y59         FDRE (Hold_fdre_C_D)         0.047    -0.339    <hidden>
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.563    -0.549    <hidden>
    SLICE_X51Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  <hidden>
                         net (fo=3, routed)           0.119    -0.289    <hidden>
    SLICE_X51Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.834    -0.318    <hidden>
    SLICE_X51Y59         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.532    
                         clock uncertainty            0.145    -0.387    
    SLICE_X51Y59         FDRE (Hold_fdre_C_D)         0.047    -0.340    <hidden>
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.559    -0.553    <hidden>
    SLICE_X47Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  <hidden>
                         net (fo=3, routed)           0.119    -0.293    <hidden>
    SLICE_X47Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.829    -0.323    <hidden>
    SLICE_X47Y67         FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.538    
                         clock uncertainty            0.145    -0.393    
    SLICE_X47Y67         FDRE (Hold_fdre_C_D)         0.047    -0.346    <hidden>
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.401%)  route 0.112ns (46.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.566    -0.546    <hidden>
    SLICE_X48Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  <hidden>
                         net (fo=3, routed)           0.112    -0.307    <hidden>
    SLICE_X47Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.837    -0.315    <hidden>
    SLICE_X47Y54         FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.530    
                         clock uncertainty            0.145    -0.385    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.025    -0.360    <hidden>
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.039ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.641ns,  Total Violation       -2.462ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.298ns  (logic 4.401ns (28.769%)  route 10.897ns (71.231%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.773    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.107 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.771    12.878    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.265    17.115    
    SLICE_X66Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.198    16.917    <hidden>
  -------------------------------------------------------------------
                         required time                         16.917    
                         arrival time                         -12.878    
  -------------------------------------------------------------------
                         slack                                  4.039    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.428ns  (logic 4.306ns (27.910%)  route 11.122ns (72.090%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.773    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.012 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[2]
                         net (fo=3, routed)           0.997    13.009    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.265    17.115    
    SLICE_X66Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.096    <hidden>
  -------------------------------------------------------------------
                         required time                         17.096    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.187ns  (logic 4.287ns (28.229%)  route 10.900ns (71.771%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.993 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[1]
                         net (fo=3, routed)           0.774    12.767    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.265    17.115    
    SLICE_X67Y91         FDRE (Setup_fdre_C_D)       -0.240    16.875    <hidden>
  -------------------------------------------------------------------
                         required time                         16.875    
                         arrival time                         -12.767    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.203ns  (logic 4.287ns (28.198%)  route 10.916ns (71.802%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.993 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[1]
                         net (fo=3, routed)           0.791    12.784    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.265    17.115    
    SLICE_X66Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.197    16.918    <hidden>
  -------------------------------------------------------------------
                         required time                         16.918    
                         arrival time                         -12.784    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.170ns  (logic 4.266ns (28.122%)  route 10.904ns (71.878%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.972 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[3]
                         net (fo=3, routed)           0.778    12.750    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.265    17.115    
    SLICE_X67Y91         FDRE (Setup_fdre_C_D)       -0.229    16.886    <hidden>
  -------------------------------------------------------------------
                         required time                         16.886    
                         arrival time                         -12.750    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.173ns  (logic 4.401ns (29.006%)  route 10.772ns (70.994%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.773    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.107 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.646    12.753    <hidden>
    SLICE_X67Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.512    17.974    <hidden>
    SLICE_X67Y93         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.381    
                         clock uncertainty           -0.265    17.116    
    SLICE_X67Y93         FDRE (Setup_fdre_C_D)       -0.226    16.890    <hidden>
  -------------------------------------------------------------------
                         required time                         16.890    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.158ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.138ns  (logic 4.306ns (28.446%)  route 10.832ns (71.554%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.773    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.012 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[2]
                         net (fo=3, routed)           0.706    12.718    <hidden>
    SLICE_X67Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.512    17.974    <hidden>
    SLICE_X67Y93         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.381    
                         clock uncertainty           -0.265    17.116    
    SLICE_X67Y93         FDRE (Setup_fdre_C_D)       -0.240    16.876    <hidden>
  -------------------------------------------------------------------
                         required time                         16.876    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.146ns  (logic 4.175ns (27.565%)  route 10.971ns (72.435%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.881 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[0]
                         net (fo=3, routed)           0.846    12.726    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.265    17.115    
    SLICE_X66Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227    16.888    <hidden>
  -------------------------------------------------------------------
                         required time                         16.888    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.156ns  (logic 4.192ns (27.660%)  route 10.964ns (72.340%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.898 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[2]
                         net (fo=3, routed)           0.838    12.736    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.265    17.115    
    SLICE_X66Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.217    16.898    <hidden>
  -------------------------------------------------------------------
                         required time                         16.898    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.046ns  (logic 4.175ns (27.749%)  route 10.871ns (72.251%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.881 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[0]
                         net (fo=3, routed)           0.745    12.626    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.265    17.115    
    SLICE_X67Y91         FDRE (Setup_fdre_C_D)       -0.268    16.847    <hidden>
  -------------------------------------------------------------------
                         required time                         16.847    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  4.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.641ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.026ns (2.220%)  route 1.145ns (97.780%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.631    -0.481    <hidden>
    SLICE_X8Y88          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.844    -0.308    <hidden>
    SLICE_X8Y88          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.220    
                         clock uncertainty            0.265     0.045    
    SLICE_X8Y88          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.160    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 -0.641    

Slack (VIOLATED) :        -0.630ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.026ns (2.176%)  route 1.169ns (97.824%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.655    -0.457    <hidden>
    SLICE_X74Y94         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.870    -0.282    <hidden>
    SLICE_X74Y94         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.194    
                         clock uncertainty            0.265     0.071    
    SLICE_X74Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.173    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.597ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.026ns (2.241%)  route 1.134ns (97.759%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.620    -0.492    <hidden>
    SLICE_X71Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.834    -0.318    <hidden>
    SLICE_X71Y105        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.265     0.035    
    SLICE_X71Y105        FDRE (Hold_fdre_C_D)         0.070     0.105    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                 -0.597    

Slack (VIOLATED) :        -0.593ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.026ns (2.228%)  route 1.141ns (97.772%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.627    -0.485    <hidden>
    SLICE_X40Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.841    -0.311    <hidden>
    SLICE_X40Y98         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.223    
                         clock uncertainty            0.265     0.042    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.066     0.108    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 -0.593    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.249ns (34.673%)  route 0.469ns (65.327%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.566    -0.546    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X69Y89         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/Q
                         net (fo=4, routed)           0.226    -0.180    cpu/core/pipeline/stage_fetch/i_pc_out[20]
    SLICE_X65Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21/O
                         net (fo=1, routed)           0.000    -0.135    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.072 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/O[3]
                         net (fo=3, routed)           0.244     0.172    <hidden>
    SLICE_X66Y90         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.839    -0.313    <hidden>
    SLICE_X66Y90         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.225    
                         clock uncertainty            0.265     0.040    
    SLICE_X66Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.052     0.092    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.249ns (34.088%)  route 0.481ns (65.912%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.566    -0.546    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X69Y89         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/Q
                         net (fo=4, routed)           0.226    -0.180    cpu/core/pipeline/stage_fetch/i_pc_out[20]
    SLICE_X65Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21/O
                         net (fo=1, routed)           0.000    -0.135    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.072 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/O[3]
                         net (fo=3, routed)           0.256     0.184    <hidden>
    SLICE_X69Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.839    -0.313    <hidden>
    SLICE_X69Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.225    
                         clock uncertainty            0.265     0.040    
    SLICE_X69Y90         FDRE (Hold_fdre_C_D)         0.005     0.045    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.366ns (46.837%)  route 0.415ns (53.163%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.566    -0.546    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X69Y89         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/Q
                         net (fo=4, routed)           0.226    -0.180    cpu/core/pipeline/stage_fetch/i_pc_out[20]
    SLICE_X65Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21/O
                         net (fo=1, routed)           0.000    -0.135    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.020 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/O[2]
                         net (fo=3, routed)           0.190     0.235    <hidden>
    SLICE_X69Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.839    -0.313    <hidden>
    SLICE_X69Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.225    
                         clock uncertainty            0.265     0.040    
    SLICE_X69Y90         FDRE (Hold_fdre_C_D)         0.012     0.052    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.699%)  route 0.633ns (77.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.565    -0.547    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X69Y87         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/Q
                         net (fo=4, routed)           0.410     0.004    cpu/core/pipeline/stage_fetch/i_pc_out[0]
    SLICE_X68Y87         LUT2 (Prop_lut2_I0_O)        0.045     0.049 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_9/O
                         net (fo=3, routed)           0.224     0.272    <hidden>
    SLICE_X71Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.836    -0.316    <hidden>
    SLICE_X71Y87         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.265     0.037    
    SLICE_X71Y87         FDRE (Hold_fdre_C_D)         0.046     0.083    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.296ns (35.767%)  route 0.532ns (64.233%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.567    -0.545    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X65Y91         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.417 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/Q
                         net (fo=4, routed)           0.289    -0.128    cpu/core/pipeline/stage_fetch/i_pc_out[29]
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.098    -0.030 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_12/O
                         net (fo=1, routed)           0.000    -0.030    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_12_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.040 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[0]
                         net (fo=3, routed)           0.243     0.282    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.839    -0.313    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.225    
                         clock uncertainty            0.265     0.040    
    SLICE_X66Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.053     0.093    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.141ns (15.808%)  route 0.751ns (84.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.591    -0.521    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X72Y85         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[5]/Q
                         net (fo=26, routed)          0.751     0.371    <hidden>
    SLICE_X74Y86         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.865    -0.287    <hidden>
    SLICE_X74Y86         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.199    
                         clock uncertainty            0.265     0.066    
    SLICE_X74Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.181    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.428ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.478ns,  Total Violation       -0.911ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.428ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        3.643ns  (logic 0.096ns (2.635%)  route 3.547ns (97.365%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 17.982 - 20.000 ) 
    Source Clock Delay      (SCD):    -5.856ns = ( 4.144 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.834     7.787    <hidden>
    SLICE_X36Y98         FDRE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.520    17.982    <hidden>
    SLICE_X36Y98         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.389    
                         clock uncertainty           -0.108    17.281    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)       -0.067    17.214    <hidden>
  -------------------------------------------------------------------
                         required time                         17.214    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  9.428    

Slack (MET) :             9.466ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.501ns  (logic 0.029ns (1.932%)  route 1.472ns (98.068%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns = ( 19.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659     8.260 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.819    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.912     9.760    <hidden>
    SLICE_X8Y88          SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    18.348 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    18.862    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.573    19.461    <hidden>
    SLICE_X8Y88          SRL16E                                       r  <hidden>
                         clock pessimism             -0.089    19.372    
                         clock uncertainty           -0.108    19.264    
    SLICE_X8Y88          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    19.226    <hidden>
  -------------------------------------------------------------------
                         required time                         19.226    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  9.466    

Slack (MET) :             11.690ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 1.350ns (16.515%)  route 6.824ns (83.485%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 17.977 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.620    -2.427    <hidden>
    SLICE_X45Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.419    -2.008 r  <hidden>
                         net (fo=182, routed)         5.082     3.074    <hidden>
    SLICE_X33Y90         LUT5 (Prop_lut5_I0_O)        0.296     3.370 f  <hidden>
                         net (fo=1, routed)           0.000     3.370    <hidden>
    SLICE_X33Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     3.582 f  <hidden>
                         net (fo=1, routed)           0.760     4.342    <hidden>
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.299     4.641 f  <hidden>
                         net (fo=1, routed)           0.982     5.623    <hidden>
    SLICE_X42Y94         LUT6 (Prop_lut6_I2_O)        0.124     5.747 r  <hidden>
                         net (fo=1, routed)           0.000     5.747    <hidden>
    SLICE_X42Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.515    17.977    <hidden>
    SLICE_X42Y94         FDRE                                         r  <hidden>
                         clock pessimism             -0.509    17.468    
                         clock uncertainty           -0.108    17.361    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)        0.077    17.438    <hidden>
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                 11.690    

Slack (MET) :             11.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.080ns  (logic 0.890ns (11.015%)  route 7.190ns (88.985%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 18.065 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.612    -2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X66Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=260, routed)         5.756     3.839    <hidden>
    SLICE_X84Y95         LUT6 (Prop_lut6_I2_O)        0.124     3.963 r  <hidden>
                         net (fo=1, routed)           1.027     4.990    <hidden>
    SLICE_X81Y95         LUT5 (Prop_lut5_I0_O)        0.124     5.114 r  <hidden>
                         net (fo=1, routed)           0.407     5.521    <hidden>
    SLICE_X81Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.645 r  <hidden>
                         net (fo=1, routed)           0.000     5.645    <hidden>
    SLICE_X81Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.603    18.065    <hidden>
    SLICE_X81Y95         FDRE                                         r  <hidden>
                         clock pessimism             -0.509    17.556    
                         clock uncertainty           -0.108    17.449    
    SLICE_X81Y95         FDRE (Setup_fdre_C_D)        0.031    17.480    <hidden>
  -------------------------------------------------------------------
                         required time                         17.480    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                 11.835    

Slack (MET) :             12.080ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.120ns (15.084%)  route 6.305ns (84.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.633    -2.414    <hidden>
    SLICE_X66Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.896 f  <hidden>
                         net (fo=65, routed)          3.324     1.429    <hidden>
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.152     1.581 r  <hidden>
                         net (fo=7, routed)           0.974     2.554    <hidden>
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.880 f  <hidden>
                         net (fo=2, routed)           0.970     3.850    <hidden>
    SLICE_X74Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  <hidden>
                         net (fo=5, routed)           1.037     5.011    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.596    18.058    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.108    17.521    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.429    17.092    <hidden>
  -------------------------------------------------------------------
                         required time                         17.092    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 12.080    

Slack (MET) :             12.080ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.120ns (15.084%)  route 6.305ns (84.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.633    -2.414    <hidden>
    SLICE_X66Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.896 f  <hidden>
                         net (fo=65, routed)          3.324     1.429    <hidden>
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.152     1.581 r  <hidden>
                         net (fo=7, routed)           0.974     2.554    <hidden>
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.880 f  <hidden>
                         net (fo=2, routed)           0.970     3.850    <hidden>
    SLICE_X74Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  <hidden>
                         net (fo=5, routed)           1.037     5.011    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.596    18.058    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.108    17.521    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.429    17.092    <hidden>
  -------------------------------------------------------------------
                         required time                         17.092    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 12.080    

Slack (MET) :             12.080ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.120ns (15.084%)  route 6.305ns (84.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.633    -2.414    <hidden>
    SLICE_X66Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.896 f  <hidden>
                         net (fo=65, routed)          3.324     1.429    <hidden>
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.152     1.581 r  <hidden>
                         net (fo=7, routed)           0.974     2.554    <hidden>
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.880 f  <hidden>
                         net (fo=2, routed)           0.970     3.850    <hidden>
    SLICE_X74Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  <hidden>
                         net (fo=5, routed)           1.037     5.011    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.596    18.058    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.108    17.521    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.429    17.092    <hidden>
  -------------------------------------------------------------------
                         required time                         17.092    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 12.080    

Slack (MET) :             12.080ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.120ns (15.084%)  route 6.305ns (84.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.633    -2.414    <hidden>
    SLICE_X66Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.896 f  <hidden>
                         net (fo=65, routed)          3.324     1.429    <hidden>
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.152     1.581 r  <hidden>
                         net (fo=7, routed)           0.974     2.554    <hidden>
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.880 f  <hidden>
                         net (fo=2, routed)           0.970     3.850    <hidden>
    SLICE_X74Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  <hidden>
                         net (fo=5, routed)           1.037     5.011    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.596    18.058    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.108    17.521    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.429    17.092    <hidden>
  -------------------------------------------------------------------
                         required time                         17.092    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 12.080    

Slack (MET) :             12.080ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.120ns (15.084%)  route 6.305ns (84.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.633    -2.414    <hidden>
    SLICE_X66Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.896 f  <hidden>
                         net (fo=65, routed)          3.324     1.429    <hidden>
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.152     1.581 r  <hidden>
                         net (fo=7, routed)           0.974     2.554    <hidden>
    SLICE_X73Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.880 f  <hidden>
                         net (fo=2, routed)           0.970     3.850    <hidden>
    SLICE_X74Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.974 r  <hidden>
                         net (fo=5, routed)           1.037     5.011    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.596    18.058    <hidden>
    SLICE_X73Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.108    17.521    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.429    17.092    <hidden>
  -------------------------------------------------------------------
                         required time                         17.092    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 12.080    

Slack (MET) :             12.095ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.868ns  (logic 1.120ns (14.236%)  route 6.748ns (85.764%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 18.065 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.612    -2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X66Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=260, routed)         5.412     3.495    <hidden>
    SLICE_X84Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.619 r  <hidden>
                         net (fo=1, routed)           0.807     4.426    <hidden>
    SLICE_X82Y94         LUT5 (Prop_lut5_I0_O)        0.152     4.578 r  <hidden>
                         net (fo=1, routed)           0.529     5.107    <hidden>
    SLICE_X80Y94         LUT5 (Prop_lut5_I4_O)        0.326     5.433 r  <hidden>
                         net (fo=1, routed)           0.000     5.433    <hidden>
    SLICE_X80Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.603    18.065    <hidden>
    SLICE_X80Y94         FDRE                                         r  <hidden>
                         clock pessimism             -0.509    17.556    
                         clock uncertainty           -0.108    17.449    
    SLICE_X80Y94         FDRE (Setup_fdre_C_D)        0.079    17.528    <hidden>
  -------------------------------------------------------------------
                         required time                         17.528    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 12.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.478ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.026ns (2.220%)  route 1.145ns (97.780%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.631    -0.481    <hidden>
    SLICE_X8Y88          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.844    -0.308    <hidden>
    SLICE_X8Y88          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.220    
                         clock uncertainty            0.108    -0.112    
    SLICE_X8Y88          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.003    <hidden>
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 -0.478    

Slack (VIOLATED) :        -0.433ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.026ns (2.213%)  route 1.149ns (97.787%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.635    -0.477    <hidden>
    SLICE_X36Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.842    -0.310    <hidden>
    SLICE_X36Y98         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.222    
                         clock uncertainty            0.108    -0.114    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.070    -0.044    <hidden>
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                 -0.433    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.302%)  route 0.172ns (53.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.571    -0.541    <hidden>
    SLICE_X8Y86          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.148    -0.393 r  <hidden>
                         net (fo=1, routed)           0.172    -0.222    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.886    -0.266    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.481    
                         clock uncertainty            0.108    -0.373    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.102    -0.271    <hidden>
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.593%)  route 0.170ns (53.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.602    -0.510    <hidden>
    SLICE_X80Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y54         FDRE (Prop_fdre_C_Q)         0.148    -0.362 r  <hidden>
                         net (fo=1, routed)           0.170    -0.193    <hidden>
    RAMB36_X3Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.916    -0.236    <hidden>
    RAMB36_X3Y10         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.216    -0.452    
                         clock uncertainty            0.108    -0.344    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.102    -0.242    <hidden>
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.564    -0.548    <hidden>
    SLICE_X36Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  <hidden>
                         net (fo=1, routed)           0.103    -0.304    <hidden>
    SLICE_X35Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.835    -0.317    <hidden>
    SLICE_X35Y104        FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.532    
                         clock uncertainty            0.108    -0.424    
    SLICE_X35Y104        FDRE (Hold_fdre_C_D)         0.070    -0.354    <hidden>
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.457%)  route 0.171ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.634    -0.478    <hidden>
    SLICE_X62Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.330 r  <hidden>
                         net (fo=1, routed)           0.171    -0.159    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.951    -0.201    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.419    
                         clock uncertainty            0.108    -0.311    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.102    -0.209    <hidden>
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.592%)  route 0.127ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.566    -0.546    <hidden>
    SLICE_X37Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  <hidden>
                         net (fo=3, routed)           0.127    -0.278    <hidden>
    SLICE_X39Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.835    -0.317    <hidden>
    SLICE_X39Y86         FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.108    -0.404    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.075    -0.329    <hidden>
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.855%)  route 0.228ns (58.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.568    -0.544    <hidden>
    SLICE_X66Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  <hidden>
                         net (fo=1, routed)           0.228    -0.152    <hidden>
    RAMB36_X1Y11         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.880    -0.272    <hidden>
    RAMB36_X1Y11         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.466    
                         clock uncertainty            0.108    -0.358    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155    -0.203    <hidden>
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.939%)  route 0.189ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.567    -0.545    <hidden>
    SLICE_X10Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.148    -0.397 r  <hidden>
                         net (fo=1, routed)           0.189    -0.208    <hidden>
    RAMB18_X0Y44         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.877    -0.275    <hidden>
    RAMB18_X0Y44         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.469    
                         clock uncertainty            0.108    -0.361    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.102    -0.259    <hidden>
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.942%)  route 0.120ns (46.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.563    -0.549    <hidden>
    SLICE_X64Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  <hidden>
                         net (fo=1, routed)           0.120    -0.288    <hidden>
    SLICE_X63Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.833    -0.318    <hidden>
    SLICE_X63Y101        FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.512    
                         clock uncertainty            0.108    -0.404    
    SLICE_X63Y101        FDRE (Hold_fdre_C_D)         0.066    -0.338    <hidden>
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.812ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.812ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.095ns  (logic 0.518ns (47.309%)  route 0.577ns (52.691%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X54Y113        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.577     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X57Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y113        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                 31.812    

Slack (MET) :             31.814ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.091ns  (logic 0.518ns (47.473%)  route 0.573ns (52.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X54Y113        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.573     1.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X57Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y114        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                 31.814    

Slack (MET) :             31.870ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.863ns  (logic 0.419ns (48.565%)  route 0.444ns (51.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X55Y112        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.444     0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X57Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y113        FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                 31.870    

Slack (MET) :             31.898ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.231%)  route 0.599ns (56.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X53Y123        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.599     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X54Y124        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 31.898    

Slack (MET) :             31.924ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.861ns  (logic 0.419ns (48.676%)  route 0.442ns (51.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X53Y123        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.442     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X54Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X54Y123        FDCE (Setup_fdce_C_D)       -0.215    32.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.785    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                 31.924    

Slack (MET) :             32.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.950%)  route 0.439ns (49.050%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X55Y112        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.439     0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X57Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y113        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 32.012    

Slack (MET) :             32.034ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.919ns  (logic 0.456ns (49.628%)  route 0.463ns (50.372%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X53Y123        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.463     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X54Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X54Y123        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                 32.034    

Slack (MET) :             32.058ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.947%)  route 0.439ns (49.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X53Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.439     0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X54Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X54Y122        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 32.058    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.050ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.630ns,  Total Violation       -2.417ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.298ns  (logic 4.401ns (28.769%)  route 10.897ns (71.231%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.773    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.107 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.771    12.878    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.254    17.126    
    SLICE_X66Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.198    16.928    <hidden>
  -------------------------------------------------------------------
                         required time                         16.928    
                         arrival time                         -12.878    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.428ns  (logic 4.306ns (27.910%)  route 11.122ns (72.090%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.773    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.012 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[2]
                         net (fo=3, routed)           0.997    13.009    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.254    17.126    
    SLICE_X66Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.107    <hidden>
  -------------------------------------------------------------------
                         required time                         17.107    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.187ns  (logic 4.287ns (28.229%)  route 10.900ns (71.771%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.993 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[1]
                         net (fo=3, routed)           0.774    12.767    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.254    17.126    
    SLICE_X67Y91         FDRE (Setup_fdre_C_D)       -0.240    16.886    <hidden>
  -------------------------------------------------------------------
                         required time                         16.886    
                         arrival time                         -12.767    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.203ns  (logic 4.287ns (28.198%)  route 10.916ns (71.802%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.993 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[1]
                         net (fo=3, routed)           0.791    12.784    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.254    17.126    
    SLICE_X66Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.197    16.929    <hidden>
  -------------------------------------------------------------------
                         required time                         16.929    
                         arrival time                         -12.784    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.170ns  (logic 4.266ns (28.122%)  route 10.904ns (71.878%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.972 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[3]
                         net (fo=3, routed)           0.778    12.750    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.254    17.126    
    SLICE_X67Y91         FDRE (Setup_fdre_C_D)       -0.229    16.897    <hidden>
  -------------------------------------------------------------------
                         required time                         16.897    
                         arrival time                         -12.750    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.173ns  (logic 4.401ns (29.006%)  route 10.772ns (70.994%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.773    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.107 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.646    12.753    <hidden>
    SLICE_X67Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.512    17.974    <hidden>
    SLICE_X67Y93         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.381    
                         clock uncertainty           -0.254    17.127    
    SLICE_X67Y93         FDRE (Setup_fdre_C_D)       -0.226    16.901    <hidden>
  -------------------------------------------------------------------
                         required time                         16.901    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.138ns  (logic 4.306ns (28.446%)  route 10.832ns (71.554%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.773    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.012 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[2]
                         net (fo=3, routed)           0.706    12.718    <hidden>
    SLICE_X67Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.512    17.974    <hidden>
    SLICE_X67Y93         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.381    
                         clock uncertainty           -0.254    17.127    
    SLICE_X67Y93         FDRE (Setup_fdre_C_D)       -0.240    16.887    <hidden>
  -------------------------------------------------------------------
                         required time                         16.887    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.146ns  (logic 4.175ns (27.565%)  route 10.971ns (72.435%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.881 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[0]
                         net (fo=3, routed)           0.846    12.726    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.254    17.126    
    SLICE_X66Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227    16.899    <hidden>
  -------------------------------------------------------------------
                         required time                         16.899    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.156ns  (logic 4.192ns (27.660%)  route 10.964ns (72.340%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.898 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[2]
                         net (fo=3, routed)           0.838    12.736    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.254    17.126    
    SLICE_X66Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.217    16.909    <hidden>
  -------------------------------------------------------------------
                         required time                         16.909    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.046ns  (logic 4.175ns (27.749%)  route 10.871ns (72.251%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.627    -2.420    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X45Y83         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  cpu/core/pipeline/reg_de/q_reg[123]/Q
                         net (fo=3, routed)           1.122    -0.879    cpu/core/pipeline/reg_em/D[71]
    SLICE_X46Y83         LUT6 (Prop_lut6_I0_O)        0.297    -0.582 r  cpu/core/pipeline/reg_em/i__carry_i_32/O
                         net (fo=3, routed)           0.611     0.030    cpu/core/pipeline/reg_em/i__carry_i_32_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.124     0.154 r  cpu/core/pipeline/reg_em/i__carry_i_18/O
                         net (fo=4, routed)           0.841     0.995    cpu/core/pipeline/reg_de/i__carry_i_18__0_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     1.119 r  cpu/core/pipeline/reg_de/q[18]_i_9/O
                         net (fo=47, routed)          1.020     2.139    cpu/core/pipeline/reg_de/q[18]_i_9_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           0.823     3.086    cpu/core/pipeline/reg_de/i__carry_i_19_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.124     3.210 r  cpu/core/pipeline/reg_de/i__carry_i_9__0/O
                         net (fo=4, routed)           0.482     3.692    cpu/core/pipeline/reg_de/stage_execute/i_alu_op_2__0[6]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.816 f  cpu/core/pipeline/reg_de/q[6]_i_4/O
                         net (fo=5, routed)           0.541     4.357    cpu/core/pipeline/reg_de/q[7]_i_7_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.481 r  cpu/core/pipeline/reg_de/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.481    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_0[3]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.882 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.882    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.996 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.996    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.110    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.923     6.147    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  cpu/core/pipeline/reg_de/q[0]_i_9/O
                         net (fo=1, routed)           0.780     7.051    cpu/core/pipeline/reg_de/q[0]_i_9_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.175 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.449     7.624    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  cpu/core/pipeline/reg_de/q[0]_i_4/O
                         net (fo=1, routed)           0.444     8.192    cpu/core/pipeline/reg_de/q[0]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  cpu/core/pipeline/reg_de/q[0]_i_1/O
                         net (fo=3, routed)           0.655     8.972    cpu/core/pipeline/reg_de/D[0]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.433    10.529    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35/O
                         net (fo=1, routed)           0.000    10.653    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_35_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.203    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.431    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.545    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.659    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.881 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[0]
                         net (fo=3, routed)           0.745    12.626    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.511    17.973    <hidden>
    SLICE_X67Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.380    
                         clock uncertainty           -0.254    17.126    
    SLICE_X67Y91         FDRE (Setup_fdre_C_D)       -0.268    16.858    <hidden>
  -------------------------------------------------------------------
                         required time                         16.858    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  4.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.630ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.026ns (2.220%)  route 1.145ns (97.780%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.631    -0.481    <hidden>
    SLICE_X8Y88          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.844    -0.308    <hidden>
    SLICE_X8Y88          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.220    
                         clock uncertainty            0.254     0.034    
    SLICE_X8Y88          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.149    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.619ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.026ns (2.176%)  route 1.169ns (97.824%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.655    -0.457    <hidden>
    SLICE_X74Y94         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.870    -0.282    <hidden>
    SLICE_X74Y94         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.194    
                         clock uncertainty            0.254     0.060    
    SLICE_X74Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.162    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.162    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                 -0.619    

Slack (VIOLATED) :        -0.586ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.026ns (2.241%)  route 1.134ns (97.759%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.620    -0.492    <hidden>
    SLICE_X71Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.834    -0.318    <hidden>
    SLICE_X71Y105        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.254     0.024    
    SLICE_X71Y105        FDRE (Hold_fdre_C_D)         0.070     0.094    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                 -0.586    

Slack (VIOLATED) :        -0.582ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.026ns (2.228%)  route 1.141ns (97.772%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.627    -0.485    <hidden>
    SLICE_X40Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.841    -0.311    <hidden>
    SLICE_X40Y98         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.223    
                         clock uncertainty            0.254     0.031    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.066     0.097    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 -0.582    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.249ns (34.673%)  route 0.469ns (65.327%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.566    -0.546    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X69Y89         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/Q
                         net (fo=4, routed)           0.226    -0.180    cpu/core/pipeline/stage_fetch/i_pc_out[20]
    SLICE_X65Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21/O
                         net (fo=1, routed)           0.000    -0.135    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.072 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/O[3]
                         net (fo=3, routed)           0.244     0.172    <hidden>
    SLICE_X66Y90         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.839    -0.313    <hidden>
    SLICE_X66Y90         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.225    
                         clock uncertainty            0.254     0.029    
    SLICE_X66Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.052     0.081    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.249ns (34.088%)  route 0.481ns (65.912%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.566    -0.546    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X69Y89         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/Q
                         net (fo=4, routed)           0.226    -0.180    cpu/core/pipeline/stage_fetch/i_pc_out[20]
    SLICE_X65Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21/O
                         net (fo=1, routed)           0.000    -0.135    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.072 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/O[3]
                         net (fo=3, routed)           0.256     0.184    <hidden>
    SLICE_X69Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.839    -0.313    <hidden>
    SLICE_X69Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.225    
                         clock uncertainty            0.254     0.029    
    SLICE_X69Y90         FDRE (Hold_fdre_C_D)         0.005     0.034    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.366ns (46.837%)  route 0.415ns (53.163%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.566    -0.546    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X69Y89         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[20]/Q
                         net (fo=4, routed)           0.226    -0.180    cpu/core/pipeline/stage_fetch/i_pc_out[20]
    SLICE_X65Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21/O
                         net (fo=1, routed)           0.000    -0.135    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_21_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.020 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/O[2]
                         net (fo=3, routed)           0.190     0.235    <hidden>
    SLICE_X69Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.839    -0.313    <hidden>
    SLICE_X69Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.225    
                         clock uncertainty            0.254     0.029    
    SLICE_X69Y90         FDRE (Hold_fdre_C_D)         0.012     0.041    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.699%)  route 0.633ns (77.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.565    -0.547    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X69Y87         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[0]/Q
                         net (fo=4, routed)           0.410     0.004    cpu/core/pipeline/stage_fetch/i_pc_out[0]
    SLICE_X68Y87         LUT2 (Prop_lut2_I0_O)        0.045     0.049 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_9/O
                         net (fo=3, routed)           0.224     0.272    <hidden>
    SLICE_X71Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.836    -0.316    <hidden>
    SLICE_X71Y87         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.254     0.026    
    SLICE_X71Y87         FDRE (Hold_fdre_C_D)         0.046     0.072    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.296ns (35.767%)  route 0.532ns (64.233%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.567    -0.545    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X65Y91         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.417 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[29]/Q
                         net (fo=4, routed)           0.289    -0.128    cpu/core/pipeline/stage_fetch/i_pc_out[29]
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.098    -0.030 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_12/O
                         net (fo=1, routed)           0.000    -0.030    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_12_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.040 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[0]
                         net (fo=3, routed)           0.243     0.282    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.839    -0.313    <hidden>
    SLICE_X66Y92         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.225    
                         clock uncertainty            0.254     0.029    
    SLICE_X66Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.053     0.082    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.141ns (15.808%)  route 0.751ns (84.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.591    -0.521    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X72Y85         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[5]/Q
                         net (fo=26, routed)          0.751     0.371    <hidden>
    SLICE_X74Y86         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.865    -0.287    <hidden>
    SLICE_X74Y86         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.199    
                         clock uncertainty            0.254     0.055    
    SLICE_X74Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.170    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.218ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.456ns (14.111%)  route 2.775ns (85.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.775     0.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X64Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X64Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.412    17.528    
                         clock uncertainty           -0.108    17.420    
    SLICE_X64Y124        FDCE (Recov_fdce_C_CLR)     -0.405    17.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         17.015    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 16.218    

Slack (MET) :             16.218ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.456ns (14.111%)  route 2.775ns (85.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.775     0.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X64Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X64Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.412    17.528    
                         clock uncertainty           -0.108    17.420    
    SLICE_X64Y124        FDCE (Recov_fdce_C_CLR)     -0.405    17.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         17.015    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 16.218    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.456ns (15.393%)  route 2.506ns (84.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 17.939 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.506     0.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.478    17.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism             -0.429    17.510    
                         clock uncertainty           -0.108    17.402    
    SLICE_X62Y125        FDCE (Recov_fdce_C_CLR)     -0.319    17.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.456ns (15.393%)  route 2.506ns (84.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 17.939 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.506     0.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.478    17.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism             -0.429    17.510    
                         clock uncertainty           -0.108    17.402    
    SLICE_X62Y125        FDCE (Recov_fdce_C_CLR)     -0.319    17.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.456ns (15.644%)  route 2.459ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 17.942 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.459     0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.481    17.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.429    17.513    
                         clock uncertainty           -0.108    17.405    
    SLICE_X62Y122        FDCE (Recov_fdce_C_CLR)     -0.319    17.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         17.086    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 16.605    

Slack (MET) :             16.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.456ns (15.644%)  route 2.459ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 17.942 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.459     0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.481    17.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.429    17.513    
                         clock uncertainty           -0.108    17.405    
    SLICE_X62Y122        FDCE (Recov_fdce_C_CLR)     -0.319    17.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         17.086    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 16.605    

Slack (MET) :             16.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.456ns (15.644%)  route 2.459ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 17.942 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.459     0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.481    17.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.429    17.513    
                         clock uncertainty           -0.108    17.405    
    SLICE_X62Y122        FDCE (Recov_fdce_C_CLR)     -0.319    17.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         17.086    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 16.605    

Slack (MET) :             16.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.456ns (16.161%)  route 2.366ns (83.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 17.941 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.366     0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.480    17.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism             -0.429    17.512    
                         clock uncertainty           -0.108    17.404    
    SLICE_X62Y126        FDCE (Recov_fdce_C_CLR)     -0.361    17.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         17.043    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                 16.656    

Slack (MET) :             16.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.456ns (16.161%)  route 2.366ns (83.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 17.941 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.366     0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.480    17.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism             -0.429    17.512    
                         clock uncertainty           -0.108    17.404    
    SLICE_X62Y126        FDCE (Recov_fdce_C_CLR)     -0.361    17.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         17.043    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                 16.656    

Slack (MET) :             16.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.456ns (16.161%)  route 2.366ns (83.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 17.941 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.366     0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.480    17.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism             -0.429    17.512    
                         clock uncertainty           -0.108    17.404    
    SLICE_X62Y126        FDCE (Recov_fdce_C_CLR)     -0.319    17.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         17.085    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                 16.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.553    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129    -0.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X55Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.822    -0.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.214    -0.544    
    SLICE_X55Y115        FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.194    -0.534    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.194    -0.534    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.194    -0.534    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.194    -0.534    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.194    -0.534    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.194    -0.534    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.194    -0.534    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.035%)  route 0.194ns (57.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.553    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.194    -0.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X56Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.823    -0.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.194    -0.523    
    SLICE_X56Y115        FDCE (Remov_fdce_C_CLR)     -0.067    -0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.035%)  route 0.194ns (57.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.553    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.194    -0.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X56Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.823    -0.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.194    -0.523    
    SLICE_X56Y115        FDCE (Remov_fdce_C_CLR)     -0.067    -0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.366    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.218ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.456ns (14.111%)  route 2.775ns (85.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.775     0.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X64Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X64Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.412    17.528    
                         clock uncertainty           -0.108    17.420    
    SLICE_X64Y124        FDCE (Recov_fdce_C_CLR)     -0.405    17.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         17.015    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 16.218    

Slack (MET) :             16.218ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.456ns (14.111%)  route 2.775ns (85.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.775     0.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X64Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X64Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.412    17.528    
                         clock uncertainty           -0.108    17.420    
    SLICE_X64Y124        FDCE (Recov_fdce_C_CLR)     -0.405    17.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         17.015    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 16.218    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.456ns (15.393%)  route 2.506ns (84.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 17.939 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.506     0.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.478    17.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism             -0.429    17.510    
                         clock uncertainty           -0.108    17.402    
    SLICE_X62Y125        FDCE (Recov_fdce_C_CLR)     -0.319    17.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.456ns (15.393%)  route 2.506ns (84.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 17.939 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.506     0.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.478    17.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism             -0.429    17.510    
                         clock uncertainty           -0.108    17.402    
    SLICE_X62Y125        FDCE (Recov_fdce_C_CLR)     -0.319    17.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.456ns (15.644%)  route 2.459ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 17.942 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.459     0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.481    17.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.429    17.513    
                         clock uncertainty           -0.108    17.405    
    SLICE_X62Y122        FDCE (Recov_fdce_C_CLR)     -0.319    17.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         17.086    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 16.605    

Slack (MET) :             16.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.456ns (15.644%)  route 2.459ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 17.942 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.459     0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.481    17.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.429    17.513    
                         clock uncertainty           -0.108    17.405    
    SLICE_X62Y122        FDCE (Recov_fdce_C_CLR)     -0.319    17.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         17.086    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 16.605    

Slack (MET) :             16.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.456ns (15.644%)  route 2.459ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 17.942 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.459     0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.481    17.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.429    17.513    
                         clock uncertainty           -0.108    17.405    
    SLICE_X62Y122        FDCE (Recov_fdce_C_CLR)     -0.319    17.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         17.086    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 16.605    

Slack (MET) :             16.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.456ns (16.161%)  route 2.366ns (83.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 17.941 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.366     0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.480    17.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism             -0.429    17.512    
                         clock uncertainty           -0.108    17.404    
    SLICE_X62Y126        FDCE (Recov_fdce_C_CLR)     -0.361    17.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         17.043    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                 16.656    

Slack (MET) :             16.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.456ns (16.161%)  route 2.366ns (83.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 17.941 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.366     0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.480    17.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism             -0.429    17.512    
                         clock uncertainty           -0.108    17.404    
    SLICE_X62Y126        FDCE (Recov_fdce_C_CLR)     -0.361    17.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         17.043    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                 16.656    

Slack (MET) :             16.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.456ns (16.161%)  route 2.366ns (83.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 17.941 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.366     0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.480    17.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism             -0.429    17.512    
                         clock uncertainty           -0.108    17.404    
    SLICE_X62Y126        FDCE (Recov_fdce_C_CLR)     -0.319    17.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         17.085    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                 16.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.553    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129    -0.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X55Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.822    -0.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.214    -0.544    
                         clock uncertainty            0.108    -0.436    
    SLICE_X55Y115        FDCE (Remov_fdce_C_CLR)     -0.092    -0.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.194    -0.534    
                         clock uncertainty            0.108    -0.426    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.194    -0.534    
                         clock uncertainty            0.108    -0.426    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.194    -0.534    
                         clock uncertainty            0.108    -0.426    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.194    -0.534    
                         clock uncertainty            0.108    -0.426    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.194    -0.534    
                         clock uncertainty            0.108    -0.426    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.194    -0.534    
                         clock uncertainty            0.108    -0.426    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.194    -0.534    
                         clock uncertainty            0.108    -0.426    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.035%)  route 0.194ns (57.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.553    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.194    -0.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X56Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.823    -0.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.194    -0.523    
                         clock uncertainty            0.108    -0.415    
    SLICE_X56Y115        FDCE (Remov_fdce_C_CLR)     -0.067    -0.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.035%)  route 0.194ns (57.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.553    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.194    -0.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X56Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.823    -0.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.194    -0.523    
                         clock uncertainty            0.108    -0.415    
    SLICE_X56Y115        FDCE (Remov_fdce_C_CLR)     -0.067    -0.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.259    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.218ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.456ns (14.111%)  route 2.775ns (85.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.775     0.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X64Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X64Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.412    17.528    
                         clock uncertainty           -0.108    17.420    
    SLICE_X64Y124        FDCE (Recov_fdce_C_CLR)     -0.405    17.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         17.015    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 16.218    

Slack (MET) :             16.218ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.456ns (14.111%)  route 2.775ns (85.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.775     0.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X64Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X64Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.412    17.528    
                         clock uncertainty           -0.108    17.420    
    SLICE_X64Y124        FDCE (Recov_fdce_C_CLR)     -0.405    17.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         17.015    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 16.218    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.456ns (15.393%)  route 2.506ns (84.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 17.939 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.506     0.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.478    17.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism             -0.429    17.510    
                         clock uncertainty           -0.108    17.402    
    SLICE_X62Y125        FDCE (Recov_fdce_C_CLR)     -0.319    17.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.456ns (15.393%)  route 2.506ns (84.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 17.939 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.506     0.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.478    17.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism             -0.429    17.510    
                         clock uncertainty           -0.108    17.402    
    SLICE_X62Y125        FDCE (Recov_fdce_C_CLR)     -0.319    17.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.456ns (15.644%)  route 2.459ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 17.942 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.459     0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.481    17.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.429    17.513    
                         clock uncertainty           -0.108    17.405    
    SLICE_X62Y122        FDCE (Recov_fdce_C_CLR)     -0.319    17.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         17.086    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 16.605    

Slack (MET) :             16.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.456ns (15.644%)  route 2.459ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 17.942 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.459     0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.481    17.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.429    17.513    
                         clock uncertainty           -0.108    17.405    
    SLICE_X62Y122        FDCE (Recov_fdce_C_CLR)     -0.319    17.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         17.086    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 16.605    

Slack (MET) :             16.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.456ns (15.644%)  route 2.459ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 17.942 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.459     0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.481    17.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.429    17.513    
                         clock uncertainty           -0.108    17.405    
    SLICE_X62Y122        FDCE (Recov_fdce_C_CLR)     -0.319    17.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         17.086    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 16.605    

Slack (MET) :             16.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.456ns (16.161%)  route 2.366ns (83.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 17.941 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.366     0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.480    17.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism             -0.429    17.512    
                         clock uncertainty           -0.108    17.404    
    SLICE_X62Y126        FDCE (Recov_fdce_C_CLR)     -0.361    17.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         17.043    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                 16.656    

Slack (MET) :             16.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.456ns (16.161%)  route 2.366ns (83.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 17.941 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.366     0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.480    17.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism             -0.429    17.512    
                         clock uncertainty           -0.108    17.404    
    SLICE_X62Y126        FDCE (Recov_fdce_C_CLR)     -0.361    17.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         17.043    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                 16.656    

Slack (MET) :             16.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.456ns (16.161%)  route 2.366ns (83.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 17.941 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.366     0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.480    17.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism             -0.429    17.512    
                         clock uncertainty           -0.108    17.404    
    SLICE_X62Y126        FDCE (Recov_fdce_C_CLR)     -0.319    17.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         17.085    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                 16.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.553    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129    -0.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X55Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.822    -0.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.214    -0.544    
                         clock uncertainty            0.108    -0.436    
    SLICE_X55Y115        FDCE (Remov_fdce_C_CLR)     -0.092    -0.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.194    -0.534    
                         clock uncertainty            0.108    -0.426    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.194    -0.534    
                         clock uncertainty            0.108    -0.426    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.194    -0.534    
                         clock uncertainty            0.108    -0.426    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.194    -0.534    
                         clock uncertainty            0.108    -0.426    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.194    -0.534    
                         clock uncertainty            0.108    -0.426    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.194    -0.534    
                         clock uncertainty            0.108    -0.426    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.194    -0.534    
                         clock uncertainty            0.108    -0.426    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.035%)  route 0.194ns (57.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.553    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.194    -0.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X56Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.823    -0.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.194    -0.523    
                         clock uncertainty            0.108    -0.415    
    SLICE_X56Y115        FDCE (Remov_fdce_C_CLR)     -0.067    -0.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.035%)  route 0.194ns (57.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.553    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.194    -0.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X56Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.823    -0.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.194    -0.523    
                         clock uncertainty            0.108    -0.415    
    SLICE_X56Y115        FDCE (Remov_fdce_C_CLR)     -0.067    -0.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.259    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.456ns (14.111%)  route 2.775ns (85.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.775     0.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X64Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X64Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.412    17.528    
                         clock uncertainty           -0.103    17.425    
    SLICE_X64Y124        FDCE (Recov_fdce_C_CLR)     -0.405    17.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         17.020    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 16.223    

Slack (MET) :             16.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.456ns (14.111%)  route 2.775ns (85.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.775     0.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X64Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X64Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.412    17.528    
                         clock uncertainty           -0.103    17.425    
    SLICE_X64Y124        FDCE (Recov_fdce_C_CLR)     -0.405    17.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         17.020    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 16.223    

Slack (MET) :             16.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.456ns (15.393%)  route 2.506ns (84.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 17.939 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.506     0.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.478    17.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism             -0.429    17.510    
                         clock uncertainty           -0.103    17.407    
    SLICE_X62Y125        FDCE (Recov_fdce_C_CLR)     -0.319    17.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         17.088    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 16.560    

Slack (MET) :             16.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.456ns (15.393%)  route 2.506ns (84.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 17.939 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.506     0.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.478    17.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism             -0.429    17.510    
                         clock uncertainty           -0.103    17.407    
    SLICE_X62Y125        FDCE (Recov_fdce_C_CLR)     -0.319    17.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         17.088    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 16.560    

Slack (MET) :             16.610ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.456ns (15.644%)  route 2.459ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 17.942 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.459     0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.481    17.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.429    17.513    
                         clock uncertainty           -0.103    17.410    
    SLICE_X62Y122        FDCE (Recov_fdce_C_CLR)     -0.319    17.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         17.091    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 16.610    

Slack (MET) :             16.610ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.456ns (15.644%)  route 2.459ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 17.942 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.459     0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.481    17.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.429    17.513    
                         clock uncertainty           -0.103    17.410    
    SLICE_X62Y122        FDCE (Recov_fdce_C_CLR)     -0.319    17.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         17.091    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 16.610    

Slack (MET) :             16.610ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.456ns (15.644%)  route 2.459ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 17.942 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.459     0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.481    17.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.429    17.513    
                         clock uncertainty           -0.103    17.410    
    SLICE_X62Y122        FDCE (Recov_fdce_C_CLR)     -0.319    17.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         17.091    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 16.610    

Slack (MET) :             16.661ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.456ns (16.161%)  route 2.366ns (83.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 17.941 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.366     0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.480    17.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism             -0.429    17.512    
                         clock uncertainty           -0.103    17.409    
    SLICE_X62Y126        FDCE (Recov_fdce_C_CLR)     -0.361    17.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         17.048    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                 16.661    

Slack (MET) :             16.661ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.456ns (16.161%)  route 2.366ns (83.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 17.941 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.366     0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.480    17.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism             -0.429    17.512    
                         clock uncertainty           -0.103    17.409    
    SLICE_X62Y126        FDCE (Recov_fdce_C_CLR)     -0.361    17.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         17.048    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                 16.661    

Slack (MET) :             16.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.456ns (16.161%)  route 2.366ns (83.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 17.941 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.613    -2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.366     0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.480    17.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism             -0.429    17.512    
                         clock uncertainty           -0.103    17.409    
    SLICE_X62Y126        FDCE (Recov_fdce_C_CLR)     -0.319    17.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         17.090    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                 16.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.553    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129    -0.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X55Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.822    -0.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.214    -0.544    
    SLICE_X55Y115        FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.194    -0.534    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.194    -0.534    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.194    -0.534    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.194    -0.534    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.194    -0.534    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.194    -0.534    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.545    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.811    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.194    -0.534    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.035%)  route 0.194ns (57.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.553    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.194    -0.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X56Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.823    -0.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.194    -0.523    
    SLICE_X56Y115        FDCE (Remov_fdce_C_CLR)     -0.067    -0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.035%)  route 0.194ns (57.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.553    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.194    -0.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X56Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.823    -0.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.194    -0.523    
    SLICE_X56Y115        FDCE (Remov_fdce_C_CLR)     -0.067    -0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.366    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.235ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 1.027ns (19.792%)  route 4.162ns (80.208%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 36.245 - 33.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.699     3.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_fdre_C_Q)         0.456     4.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y118        LUT6 (Prop_lut6_I3_O)        0.124     5.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.006     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y120        LUT4 (Prop_lut4_I3_O)        0.120     6.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.522     7.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X68Y122        LUT1 (Prop_lut1_I0_O)        0.327     8.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.779     8.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.485    36.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.359    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X67Y122        FDCE (Recov_fdce_C_CLR)     -0.405    36.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.164    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                 27.235    

Slack (MET) :             27.235ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 1.027ns (19.792%)  route 4.162ns (80.208%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 36.245 - 33.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.699     3.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_fdre_C_Q)         0.456     4.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y118        LUT6 (Prop_lut6_I3_O)        0.124     5.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.006     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y120        LUT4 (Prop_lut4_I3_O)        0.120     6.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.522     7.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X68Y122        LUT1 (Prop_lut1_I0_O)        0.327     8.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.779     8.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.485    36.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.359    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X67Y122        FDCE (Recov_fdce_C_CLR)     -0.405    36.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.164    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                 27.235    

Slack (MET) :             27.235ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 1.027ns (19.792%)  route 4.162ns (80.208%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 36.245 - 33.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.699     3.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_fdre_C_Q)         0.456     4.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y118        LUT6 (Prop_lut6_I3_O)        0.124     5.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.006     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y120        LUT4 (Prop_lut4_I3_O)        0.120     6.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.522     7.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X68Y122        LUT1 (Prop_lut1_I0_O)        0.327     8.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.779     8.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.485    36.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.359    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X67Y122        FDCE (Recov_fdce_C_CLR)     -0.405    36.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.164    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                 27.235    

Slack (MET) :             27.235ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 1.027ns (19.792%)  route 4.162ns (80.208%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 36.245 - 33.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.699     3.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_fdre_C_Q)         0.456     4.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y118        LUT6 (Prop_lut6_I3_O)        0.124     5.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.006     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y120        LUT4 (Prop_lut4_I3_O)        0.120     6.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.522     7.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X68Y122        LUT1 (Prop_lut1_I0_O)        0.327     8.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.779     8.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.485    36.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.359    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X67Y122        FDCE (Recov_fdce_C_CLR)     -0.405    36.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.164    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                 27.235    

Slack (MET) :             27.235ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 1.027ns (19.792%)  route 4.162ns (80.208%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 36.245 - 33.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.699     3.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_fdre_C_Q)         0.456     4.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y118        LUT6 (Prop_lut6_I3_O)        0.124     5.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.006     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y120        LUT4 (Prop_lut4_I3_O)        0.120     6.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.522     7.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X68Y122        LUT1 (Prop_lut1_I0_O)        0.327     8.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.779     8.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.485    36.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.359    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X67Y122        FDCE (Recov_fdce_C_CLR)     -0.405    36.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.164    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                 27.235    

Slack (MET) :             27.377ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 1.027ns (20.352%)  route 4.019ns (79.648%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 36.245 - 33.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.699     3.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_fdre_C_Q)         0.456     4.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y118        LUT6 (Prop_lut6_I3_O)        0.124     5.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.006     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y120        LUT4 (Prop_lut4_I3_O)        0.120     6.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.522     7.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X68Y122        LUT1 (Prop_lut1_I0_O)        0.327     8.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.636     8.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.485    36.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.359    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X68Y122        FDCE (Recov_fdce_C_CLR)     -0.405    36.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.164    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 27.377    

Slack (MET) :             27.377ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 1.027ns (20.352%)  route 4.019ns (79.648%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 36.245 - 33.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.699     3.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_fdre_C_Q)         0.456     4.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y118        LUT6 (Prop_lut6_I3_O)        0.124     5.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.006     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y120        LUT4 (Prop_lut4_I3_O)        0.120     6.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.522     7.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X68Y122        LUT1 (Prop_lut1_I0_O)        0.327     8.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.636     8.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.485    36.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.359    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X68Y122        FDCE (Recov_fdce_C_CLR)     -0.405    36.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.164    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 27.377    

Slack (MET) :             27.377ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 1.027ns (20.352%)  route 4.019ns (79.648%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 36.245 - 33.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.699     3.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_fdre_C_Q)         0.456     4.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y118        LUT6 (Prop_lut6_I3_O)        0.124     5.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.006     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y120        LUT4 (Prop_lut4_I3_O)        0.120     6.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.522     7.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X68Y122        LUT1 (Prop_lut1_I0_O)        0.327     8.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.636     8.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.485    36.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.359    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X68Y122        FDCE (Recov_fdce_C_CLR)     -0.405    36.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.164    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 27.377    

Slack (MET) :             27.377ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 1.027ns (20.352%)  route 4.019ns (79.648%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 36.245 - 33.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.699     3.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_fdre_C_Q)         0.456     4.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y118        LUT6 (Prop_lut6_I3_O)        0.124     5.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.006     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y120        LUT4 (Prop_lut4_I3_O)        0.120     6.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.522     7.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X68Y122        LUT1 (Prop_lut1_I0_O)        0.327     8.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.636     8.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.485    36.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.359    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X68Y122        FDCE (Recov_fdce_C_CLR)     -0.405    36.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.164    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 27.377    

Slack (MET) :             27.377ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 1.027ns (20.352%)  route 4.019ns (79.648%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 36.245 - 33.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.699     3.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_fdre_C_Q)         0.456     4.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y118        LUT6 (Prop_lut6_I3_O)        0.124     5.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.006     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y120        LUT4 (Prop_lut4_I3_O)        0.120     6.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.522     7.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X68Y122        LUT1 (Prop_lut1_I0_O)        0.327     8.151 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.636     8.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.485    36.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.359    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X68Y122        FDCE (Recov_fdce_C_CLR)     -0.405    36.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.164    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 27.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.125%)  route 0.120ns (45.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.556     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.120     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X54Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.824     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X54Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.378     1.368    
    SLICE_X54Y113        FDCE (Remov_fdce_C_CLR)     -0.067     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.125%)  route 0.120ns (45.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.556     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.120     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X54Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.824     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X54Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.378     1.368    
    SLICE_X54Y113        FDCE (Remov_fdce_C_CLR)     -0.067     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.125%)  route 0.120ns (45.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.556     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.120     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X54Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.824     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X54Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.378     1.368    
    SLICE_X54Y113        FDCE (Remov_fdce_C_CLR)     -0.067     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.125%)  route 0.120ns (45.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.556     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.120     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X54Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.824     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X54Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.378     1.368    
    SLICE_X54Y113        FDCE (Remov_fdce_C_CLR)     -0.067     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.125%)  route 0.120ns (45.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.556     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.120     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.824     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.378     1.368    
    SLICE_X54Y113        FDCE (Remov_fdce_C_CLR)     -0.067     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.125%)  route 0.120ns (45.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.556     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.120     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.824     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.378     1.368    
    SLICE_X54Y113        FDCE (Remov_fdce_C_CLR)     -0.067     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.125%)  route 0.120ns (45.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.556     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.120     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X54Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.824     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.378     1.368    
    SLICE_X54Y113        FDCE (Remov_fdce_C_CLR)     -0.067     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.548%)  route 0.138ns (49.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.556     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.138     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X53Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.824     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X53Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.378     1.368    
    SLICE_X53Y114        FDCE (Remov_fdce_C_CLR)     -0.092     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.548%)  route 0.138ns (49.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.556     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.138     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X53Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.824     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X53Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.378     1.368    
    SLICE_X53Y114        FDCE (Remov_fdce_C_CLR)     -0.092     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.548%)  route 0.138ns (49.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.556     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.138     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X53Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.824     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X53Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.378     1.368    
    SLICE_X53Y114        FDCE (Remov_fdce_C_CLR)     -0.092     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.356    





