{"sha": "4769c826c6b607117f50e126f1a4ad9a99cf816a", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NDc2OWM4MjZjNmI2MDcxMTdmNTBlMTI2ZjFhNGFkOWE5OWNmODE2YQ==", "commit": {"author": {"name": "Alexander Ivchenko", "email": "alexander.ivchenko@intel.com", "date": "2014-08-18T11:04:38Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2014-08-18T11:04:38Z"}, "message": "sse.md (define_mode_iterator VF1_AVX512VL): New.\n\ngcc/\n\t* config/i386/sse.md\n\t(define_mode_iterator VF1_AVX512VL): New.\n\t(define_insn \"ufloatv16siv16sf2<mask_name><round_name>\"): Delete.\n\t(define_insn \"ufloat<sseintvecmodelower><mode>2<mask_name><round_name>\"):\n\tNew.\n\n\nCo-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>\nCo-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>\nCo-Authored-By: Ilya Tocar <ilya.tocar@intel.com>\nCo-Authored-By: Ilya Verbin <ilya.verbin@intel.com>\nCo-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>\nCo-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>\nCo-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>\n\nFrom-SVN: r214092", "tree": {"sha": "a5692cb321d10e69030ab50b6cf3f5fdd4c1a80c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/a5692cb321d10e69030ab50b6cf3f5fdd4c1a80c"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/4769c826c6b607117f50e126f1a4ad9a99cf816a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4769c826c6b607117f50e126f1a4ad9a99cf816a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4769c826c6b607117f50e126f1a4ad9a99cf816a", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4769c826c6b607117f50e126f1a4ad9a99cf816a/comments", "author": null, "committer": null, "parents": [{"sha": "39012b09a2be22a9222970efbdb65e0f71d158df", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/39012b09a2be22a9222970efbdb65e0f71d158df", "html_url": "https://github.com/Rust-GCC/gccrs/commit/39012b09a2be22a9222970efbdb65e0f71d158df"}], "stats": {"total": 28, "additions": 23, "deletions": 5}, "files": [{"sha": "2098bae922b21dbb6278825c1f3915a9f8052f94", "filename": "gcc/ChangeLog", "status": "modified", "additions": 15, "deletions": 0, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4769c826c6b607117f50e126f1a4ad9a99cf816a/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4769c826c6b607117f50e126f1a4ad9a99cf816a/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=4769c826c6b607117f50e126f1a4ad9a99cf816a", "patch": "@@ -1,3 +1,18 @@\n+2014-08-18  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+\t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n+\t    Anna Tikhonova  <anna.tikhonova@intel.com>\n+\t    Ilya Tocar  <ilya.tocar@intel.com>\n+\t    Andrey Turetskiy  <andrey.turetskiy@intel.com>\n+\t    Ilya Verbin  <ilya.verbin@intel.com>\n+\t    Kirill Yukhin  <kirill.yukhin@intel.com>\n+\t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n+\n+\t* config/i386/sse.md\n+\t(define_mode_iterator VF1_AVX512VL): New.\n+\t(define_insn \"ufloatv16siv16sf2<mask_name><round_name>\"): Delete.\n+\t(define_insn \"ufloat<sseintvecmodelower><mode>2<mask_name><round_name>\"):\n+\tNew.\n+\n 2014-08-18  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n \t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n \t    Anna Tikhonova  <anna.tikhonova@intel.com>"}, {"sha": "cc0f06a57f434c83df60c49650be0057537e5cf6", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 8, "deletions": 5, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4769c826c6b607117f50e126f1a4ad9a99cf816a/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4769c826c6b607117f50e126f1a4ad9a99cf816a/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=4769c826c6b607117f50e126f1a4ad9a99cf816a", "patch": "@@ -237,6 +237,9 @@\n (define_mode_iterator VF2_AVX512VL\n   [V8DF (V4DF \"TARGET_AVX512VL\") (V2DF \"TARGET_AVX512VL\")])\n \n+(define_mode_iterator VF1_AVX512VL\n+  [V16SF (V8SF \"TARGET_AVX512VL\") (V4SF \"TARGET_AVX512VL\")])\n+\n ;; All vector integer modes\n (define_mode_iterator VI\n   [(V16SI \"TARGET_AVX512F\") (V8DI \"TARGET_AVX512F\")\n@@ -3686,15 +3689,15 @@\n    (set_attr \"prefix\" \"maybe_vex\")\n    (set_attr \"mode\" \"<sseinsnmode>\")])\n \n-(define_insn \"ufloatv16siv16sf2<mask_name><round_name>\"\n-  [(set (match_operand:V16SF 0 \"register_operand\" \"=v\")\n-\t(unsigned_float:V16SF\n-\t  (match_operand:V16SI 1 \"<round_nimm_predicate>\" \"<round_constraint>\")))]\n+(define_insn \"ufloat<sseintvecmodelower><mode>2<mask_name><round_name>\"\n+  [(set (match_operand:VF1_AVX512VL 0 \"register_operand\" \"=v\")\n+\t(unsigned_float:VF1_AVX512VL\n+\t  (match_operand:<sseintvecmode> 1 \"nonimmediate_operand\" \"<round_constraint>\")))]\n   \"TARGET_AVX512F\"\n   \"vcvtudq2ps\\t{<round_mask_op2>%1, %0<mask_operand2>|%0<mask_operand2>, %1<round_mask_op2>}\"\n   [(set_attr \"type\" \"ssecvt\")\n    (set_attr \"prefix\" \"evex\")\n-   (set_attr \"mode\" \"V16SF\")])\n+   (set_attr \"mode\" \"<MODE>\")])\n \n (define_expand \"floatuns<sseintvecmodelower><mode>2\"\n   [(match_operand:VF1 0 \"register_operand\")"}]}