"{\"abstract\":\"In order to satisfy the ever-growing demand for high-performance processors for neural networks, the state-of-the-art processing units tend to use application-oriented circuits to replace Processing Engine (PE) on the GPU under circumstances where low-power solutions are required. The applicationoriented PE is fully optimized in terms of the circuit architecture and eliminates incorrect data dependency and instructional redundancy. In this paper, we propose a novel encoding approach on a sparse neural network after pruning. We partition the weight matrix into numerous blocks and use a low-rank binary map to represent the validation of these blocks. Furthermore, the elements in each nonzero block are also encoded into two submatrices: one is the binary stream discriminating the zero/nonzero position, while the other is the pure nonzero elements stored in the FIFO. In the experimental part, we implement a well pre-trained sparse neural network on the Xilinx FPGA VC707. Experimental results show that our algorithm outperforms the other benchmarks. Our approach has successfully optimized the throughput and the energy efficiency to deal with a single frame. Accordingly, we contend that Nested Bitmask Neural Network (NBNN), is an efficient neural network structure with only minor accuracy loss on the SoC system.\",\"arxivId\":null,\"authors\":[{\"authorId\":\"2760404\",\"name\":\"Yipeng Zhang\",\"url\":\"https://www.semanticscholar.org/author/2760404\"},{\"authorId\":\"145728791\",\"name\":\"B. Du\",\"url\":\"https://www.semanticscholar.org/author/145728791\"},{\"authorId\":null,\"name\":\"Lefei Zhang\",\"url\":null},{\"authorId\":\"33590197\",\"name\":\"R. Li\",\"url\":\"https://www.semanticscholar.org/author/33590197\"},{\"authorId\":\"1791001\",\"name\":\"Y. Dou\",\"url\":\"https://www.semanticscholar.org/author/1791001\"}],\"citationVelocity\":0,\"citations\":[{\"arxivId\":null,\"authors\":[{\"authorId\":\"2760404\",\"name\":\"Yipeng Zhang\"},{\"authorId\":\"145728791\",\"name\":\"B. Du\"},{\"authorId\":null,\"name\":\"Lefei Zhang\"},{\"authorId\":\"10423763\",\"name\":\"J. Wu\"}],\"doi\":\"10.1145/3394486.3403105\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"64a52ed90e32cabac9ef1eb335933e2b99e1bbb5\",\"title\":\"Parallel DNN Inference Framework Leveraging a Compact RISC-V ISA-based Multi-core System\",\"url\":\"https://www.semanticscholar.org/paper/64a52ed90e32cabac9ef1eb335933e2b99e1bbb5\",\"venue\":\"KDD\",\"year\":2020}],\"corpusId\":199466176,\"doi\":\"10.24963/ijcai.2019/605\",\"fieldsOfStudy\":[\"Computer Science\"],\"influentialCitationCount\":0,\"is_open_access\":true,\"is_publisher_licensed\":false,\"paperId\":\"3d4422393e29444d4f650c893a9b4ebeca9f24c3\",\"references\":[{\"arxivId\":null,\"authors\":[{\"authorId\":\"49663634\",\"name\":\"W. Liu\"},{\"authorId\":\"2817066\",\"name\":\"Donna Xu\"},{\"authorId\":\"1807998\",\"name\":\"I. Tsang\"},{\"authorId\":\"19262604\",\"name\":\"W. Zhang\"}],\"doi\":\"10.1109/TPAMI.2018.2794976\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"2d27cd204c5a4140c119454a2efab6bf64fa6629\",\"title\":\"Metric Learning for Multi-Output Tasks\",\"url\":\"https://www.semanticscholar.org/paper/2d27cd204c5a4140c119454a2efab6bf64fa6629\",\"venue\":\"IEEE Transactions on Pattern Analysis and Machine Intelligence\",\"year\":2019},{\"arxivId\":null,\"authors\":[{\"authorId\":\"1688882\",\"name\":\"Y. LeCun\"},{\"authorId\":\"2219581\",\"name\":\"B. Boser\"},{\"authorId\":\"1747317\",\"name\":\"J. Denker\"},{\"authorId\":\"37274089\",\"name\":\"D. Henderson\"},{\"authorId\":\"32295804\",\"name\":\"R. Howard\"},{\"authorId\":\"34859193\",\"name\":\"W. Hubbard\"},{\"authorId\":\"2307573\",\"name\":\"L. Jackel\"}],\"doi\":null,\"intent\":[],\"isInfluential\":false,\"paperId\":\"86ab4cae682fbd49c5a5bedb630e5a40fa7529f6\",\"title\":\"Handwritten Digit Recognition with a Back-Propagation Network\",\"url\":\"https://www.semanticscholar.org/paper/86ab4cae682fbd49c5a5bedb630e5a40fa7529f6\",\"venue\":\"NIPS\",\"year\":1989},{\"arxivId\":null,\"authors\":[{\"authorId\":\"145044659\",\"name\":\"R. Reddy\"},{\"authorId\":\"145883241\",\"name\":\"B. M. Reddy\"},{\"authorId\":\"145808061\",\"name\":\"B. Reddy\"}],\"doi\":null,\"intent\":[],\"isInfluential\":false,\"paperId\":\"85b732fe20b7ee319452a8414d11fc518e5dc442\",\"title\":\"DLAU: A Scalable Deep Learning Accelerator Unit on FPGA\",\"url\":\"https://www.semanticscholar.org/paper/85b732fe20b7ee319452a8414d11fc518e5dc442\",\"venue\":\"\",\"year\":2018},{\"arxivId\":\"1810.00722\",\"authors\":[{\"authorId\":\"40897600\",\"name\":\"Thorbj\\u00f6rn Posewsky\"},{\"authorId\":\"2442934\",\"name\":\"Daniel Ziener\"}],\"doi\":\"10.1016/j.micpro.2018.04.004\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"78076c6b38ec0edf2bf3679e8a549bc66df44590\",\"title\":\"Throughput Optimizations for FPGA-based Deep Neural Network Inference\",\"url\":\"https://www.semanticscholar.org/paper/78076c6b38ec0edf2bf3679e8a549bc66df44590\",\"venue\":\"Microprocess. Microsystems\",\"year\":2018},{\"arxivId\":null,\"authors\":[{\"authorId\":\"90476989\",\"name\":\"Chen Zhang\"},{\"authorId\":\"50492686\",\"name\":\"Peng Li\"},{\"authorId\":\"48845741\",\"name\":\"Guangyu Sun\"},{\"authorId\":\"2238828\",\"name\":\"Yijin Guan\"},{\"authorId\":\"37525788\",\"name\":\"B. Xiao\"},{\"authorId\":\"2259796\",\"name\":\"J. Cong\"}],\"doi\":\"10.1145/2684746.2689060\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"7c91eb0f9bbae8e2d3d007db73b8422b61ed1d68\",\"title\":\"Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks\",\"url\":\"https://www.semanticscholar.org/paper/7c91eb0f9bbae8e2d3d007db73b8422b61ed1d68\",\"venue\":\"FPGA\",\"year\":2015},{\"arxivId\":null,\"authors\":[{\"authorId\":\"32646274\",\"name\":\"H. Sharma\"},{\"authorId\":\"3101741\",\"name\":\"Jongse Park\"},{\"authorId\":\"2053398\",\"name\":\"E. Amaro\"},{\"authorId\":\"2947329\",\"name\":\"B. Thwaites\"},{\"authorId\":null,\"name\":\"Praneetha Kotha\"},{\"authorId\":\"144582323\",\"name\":\"A. Gupta\"},{\"authorId\":\"11165396\",\"name\":\"J. K. Kim\"},{\"authorId\":\"144379569\",\"name\":\"A. Mishra\"}],\"doi\":null,\"intent\":[],\"isInfluential\":false,\"paperId\":\"9722e59de4828a768b0c06760a678241563c6a93\",\"title\":\"From High-Level Deep Network Models to FPGA Acceleration\",\"url\":\"https://www.semanticscholar.org/paper/9722e59de4828a768b0c06760a678241563c6a93\",\"venue\":\"\",\"year\":2016},{\"arxivId\":null,\"authors\":[{\"authorId\":\"35493564\",\"name\":\"K. Guo\"},{\"authorId\":\"2208385\",\"name\":\"Lingzhi Sui\"},{\"authorId\":\"1848503\",\"name\":\"Jiantao Qiu\"},{\"authorId\":\"47189036\",\"name\":\"S. Yao\"},{\"authorId\":\"143840277\",\"name\":\"Song Han\"},{\"authorId\":\"46393635\",\"name\":\"Y. Wang\"},{\"authorId\":\"39150998\",\"name\":\"H. Yang\"}],\"doi\":\"10.1109/HOTCHIPS.2016.7936208\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"8ce5d3848f7a2dc023d60f690584e3ab457aeb2f\",\"title\":\"From model to FPGA: Software-hardware co-design for efficient neural network acceleration\",\"url\":\"https://www.semanticscholar.org/paper/8ce5d3848f7a2dc023d60f690584e3ab457aeb2f\",\"venue\":\"2016 IEEE Hot Chips 28 Symposium (HCS)\",\"year\":2016},{\"arxivId\":\"1312.5851\",\"authors\":[{\"authorId\":\"143949035\",\"name\":\"Micha\\u00ebl Mathieu\"},{\"authorId\":\"39713408\",\"name\":\"Mikael Henaff\"},{\"authorId\":\"1688882\",\"name\":\"Y. LeCun\"}],\"doi\":null,\"intent\":[],\"isInfluential\":false,\"paperId\":\"a7621b4ec18719b08f3a2a444b6d37a2e20227b7\",\"title\":\"Fast Training of Convolutional Networks through FFTs\",\"url\":\"https://www.semanticscholar.org/paper/a7621b4ec18719b08f3a2a444b6d37a2e20227b7\",\"venue\":\"ICLR\",\"year\":2014},{\"arxivId\":null,\"authors\":[{\"authorId\":\"1889281\",\"name\":\"S. Zhang\"},{\"authorId\":\"1678776\",\"name\":\"Zidong Du\"},{\"authorId\":\"40286532\",\"name\":\"Lei Zhang\"},{\"authorId\":\"4304175\",\"name\":\"Huiying Lan\"},{\"authorId\":\"39419985\",\"name\":\"Shaoli Liu\"},{\"authorId\":\"3353457\",\"name\":\"Ling Li\"},{\"authorId\":\"145461470\",\"name\":\"Q. Guo\"},{\"authorId\":\"1405957230\",\"name\":\"Tianshi Chen\"},{\"authorId\":\"7377735\",\"name\":\"Yunji Chen\"}],\"doi\":\"10.1109/MICRO.2016.7783723\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"bc20f523a6e97800340e57a94d79926fce05572c\",\"title\":\"Cambricon-X: An accelerator for sparse neural networks\",\"url\":\"https://www.semanticscholar.org/paper/bc20f523a6e97800340e57a94d79926fce05572c\",\"venue\":\"2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)\",\"year\":2016},{\"arxivId\":\"1602.01528\",\"authors\":[{\"authorId\":\"143840277\",\"name\":\"Song Han\"},{\"authorId\":\"49543200\",\"name\":\"Xingyu Liu\"},{\"authorId\":\"3123774\",\"name\":\"Huizi Mao\"},{\"authorId\":\"49332659\",\"name\":\"J. Pu\"},{\"authorId\":\"9182159\",\"name\":\"A. Pedram\"},{\"authorId\":\"144764327\",\"name\":\"M. Horowitz\"},{\"authorId\":\"80724002\",\"name\":\"W. Dally\"}],\"doi\":\"10.1145/3007787.3001163\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"2e2b189f668cf2c06ebc44dc9b166648256cf457\",\"title\":\"EIE: Efficient Inference Engine on Compressed Deep Neural Network\",\"url\":\"https://www.semanticscholar.org/paper/2e2b189f668cf2c06ebc44dc9b166648256cf457\",\"venue\":\"2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA)\",\"year\":2016},{\"arxivId\":\"1802.05747\",\"authors\":[{\"authorId\":\"3417475\",\"name\":\"Tianyun Zhang\"},{\"authorId\":\"35539001\",\"name\":\"Shaokai Ye\"},{\"authorId\":\"2760404\",\"name\":\"Yipeng Zhang\"},{\"authorId\":\"46395036\",\"name\":\"Yanzhi Wang\"},{\"authorId\":\"1713097\",\"name\":\"M. Fardad\"}],\"doi\":null,\"intent\":[],\"isInfluential\":false,\"paperId\":\"d83370240acf44b71d0e08d48e5aa5ef78721911\",\"title\":\"Systematic Weight Pruning of DNNs using Alternating Direction Method of Multipliers\",\"url\":\"https://www.semanticscholar.org/paper/d83370240acf44b71d0e08d48e5aa5ef78721911\",\"venue\":\"ICLR\",\"year\":2018},{\"arxivId\":null,\"authors\":[{\"authorId\":\"2064160\",\"name\":\"A. Krizhevsky\"},{\"authorId\":\"1701686\",\"name\":\"Ilya Sutskever\"},{\"authorId\":\"1695689\",\"name\":\"Geoffrey E. Hinton\"}],\"doi\":\"10.1145/3065386\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"abd1c342495432171beb7ca8fd9551ef13cbd0ff\",\"title\":\"ImageNet classification with deep convolutional neural networks\",\"url\":\"https://www.semanticscholar.org/paper/abd1c342495432171beb7ca8fd9551ef13cbd0ff\",\"venue\":\"Commun. ACM\",\"year\":2012},{\"arxivId\":null,\"authors\":[{\"authorId\":\"1909938\",\"name\":\"J. Yu\"},{\"authorId\":\"1736595\",\"name\":\"Yiming Hu\"},{\"authorId\":\"6636914\",\"name\":\"Xuefei Ning\"},{\"authorId\":\"1848503\",\"name\":\"Jiantao Qiu\"},{\"authorId\":\"35493564\",\"name\":\"K. Guo\"},{\"authorId\":\"40125388\",\"name\":\"Y. Wang\"},{\"authorId\":\"39150998\",\"name\":\"H. Yang\"}],\"doi\":\"10.1109/FPT.2017.8280147\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"1170dc72fb6937c9527f218c7c2665926ffff4f5\",\"title\":\"Instruction driven cross-layer CNN accelerator with winograd transformation on FPGA\",\"url\":\"https://www.semanticscholar.org/paper/1170dc72fb6937c9527f218c7c2665926ffff4f5\",\"venue\":\"2017 International Conference on Field Programmable Technology (ICFPT)\",\"year\":2017},{\"arxivId\":null,\"authors\":[{\"authorId\":\"49663634\",\"name\":\"W. Liu\"},{\"authorId\":\"1807998\",\"name\":\"I. Tsang\"}],\"doi\":null,\"intent\":[],\"isInfluential\":false,\"paperId\":\"70c2701361ff5e39ca5250069a1ac8dda4d4123f\",\"title\":\"Making Decision Trees Feasible in Ultrahigh Feature and Label Dimensions\",\"url\":\"https://www.semanticscholar.org/paper/70c2701361ff5e39ca5250069a1ac8dda4d4123f\",\"venue\":\"J. Mach. Learn. Res.\",\"year\":2017},{\"arxivId\":\"1510.00149\",\"authors\":[{\"authorId\":\"143840277\",\"name\":\"Song Han\"},{\"authorId\":\"3123774\",\"name\":\"Huizi Mao\"},{\"authorId\":\"80724002\",\"name\":\"W. Dally\"}],\"doi\":null,\"intent\":[],\"isInfluential\":false,\"paperId\":\"642d0f49b7826adcf986616f4af77e736229990f\",\"title\":\"Deep Compression: Compressing Deep Neural Network with Pruning, Trained Quantization and Huffman Coding\",\"url\":\"https://www.semanticscholar.org/paper/642d0f49b7826adcf986616f4af77e736229990f\",\"venue\":\"ICLR\",\"year\":2016},{\"arxivId\":null,\"authors\":[{\"authorId\":\"32646274\",\"name\":\"H. Sharma\"},{\"authorId\":\"3101741\",\"name\":\"Jongse Park\"},{\"authorId\":\"33278013\",\"name\":\"Divya Mahajan\"},{\"authorId\":\"2053398\",\"name\":\"E. Amaro\"},{\"authorId\":\"11165396\",\"name\":\"J. K. Kim\"},{\"authorId\":\"8489620\",\"name\":\"Chenkai Shao\"},{\"authorId\":\"144379569\",\"name\":\"A. Mishra\"},{\"authorId\":\"1696563\",\"name\":\"H. Esmaeilzadeh\"}],\"doi\":\"10.1109/MICRO.2016.7783720\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"924d6c44fda59dc9ac1f25d7cc12d669c5f9e557\",\"title\":\"From high-level deep neural models to FPGAs\",\"url\":\"https://www.semanticscholar.org/paper/924d6c44fda59dc9ac1f25d7cc12d669c5f9e557\",\"venue\":\"2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)\",\"year\":2016},{\"arxivId\":null,\"authors\":[{\"authorId\":\"2626493\",\"name\":\"A. Jain\"},{\"authorId\":\"3078275\",\"name\":\"Amar Phanishayee\"},{\"authorId\":\"144603405\",\"name\":\"Jason Mars\"},{\"authorId\":\"2235128\",\"name\":\"L. Tang\"},{\"authorId\":\"3257164\",\"name\":\"Gennady Pekhimenko\"}],\"doi\":\"10.1109/ISCA.2018.00070\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"aa0e749388e10318d9bfab43400e1f303a9e7394\",\"title\":\"Gist: Efficient Data Encoding for Deep Neural Network Training\",\"url\":\"https://www.semanticscholar.org/paper/aa0e749388e10318d9bfab43400e1f303a9e7394\",\"venue\":\"2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)\",\"year\":2018},{\"arxivId\":null,\"authors\":[{\"authorId\":\"143840277\",\"name\":\"Song Han\"},{\"authorId\":\"47325862\",\"name\":\"J. Pool\"},{\"authorId\":\"46617804\",\"name\":\"Sharan Narang\"},{\"authorId\":\"3123774\",\"name\":\"Huizi Mao\"},{\"authorId\":\"5285520\",\"name\":\"E. Gong\"},{\"authorId\":\"2814338\",\"name\":\"Shijian Tang\"},{\"authorId\":\"152585800\",\"name\":\"E. Elsen\"},{\"authorId\":\"48682997\",\"name\":\"P. Vajda\"},{\"authorId\":\"2210374\",\"name\":\"Manohar Paluri\"},{\"authorId\":\"145927488\",\"name\":\"John Tran\"},{\"authorId\":\"2301680\",\"name\":\"Bryan Catanzaro\"},{\"authorId\":\"80724002\",\"name\":\"W. Dally\"}],\"doi\":null,\"intent\":[],\"isInfluential\":false,\"paperId\":\"950619635df80e87c6f25b486cc5eaad4d71d0b0\",\"title\":\"DSD: Dense-Sparse-Dense Training for Deep Neural Networks\",\"url\":\"https://www.semanticscholar.org/paper/950619635df80e87c6f25b486cc5eaad4d71d0b0\",\"venue\":\"ICLR\",\"year\":2017},{\"arxivId\":null,\"authors\":[{\"authorId\":\"17048901\",\"name\":\"T. Fujii\"},{\"authorId\":\"3077339\",\"name\":\"S. Sato\"},{\"authorId\":\"2905826\",\"name\":\"H. Nakahara\"}],\"doi\":\"10.1587/TRANSINF.2017RCP0013\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"0eddfda1d6272c9ee5f779e52b42ed16e79a8fac\",\"title\":\"A Threshold Neuron Pruning for a Binarized Deep Neural Network on an FPGA\",\"url\":\"https://www.semanticscholar.org/paper/0eddfda1d6272c9ee5f779e52b42ed16e79a8fac\",\"venue\":\"IEICE Trans. Inf. Syst.\",\"year\":2018},{\"arxivId\":null,\"authors\":[{\"authorId\":\"4023504\",\"name\":\"L. Lu\"},{\"authorId\":\"144884036\",\"name\":\"Y. Liang\"}],\"doi\":\"10.1109/dac.2018.8465842\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"cd42798b6e82464463589d74d6ad473b95ef9c02\",\"title\":\"SpWA: an efficient sparse winograd convolutional neural networks accelerator on FPGAs\",\"url\":\"https://www.semanticscholar.org/paper/cd42798b6e82464463589d74d6ad473b95ef9c02\",\"venue\":\"DAC\",\"year\":2018},{\"arxivId\":null,\"authors\":[{\"authorId\":\"30456097\",\"name\":\"Ritchie Zhao\"},{\"authorId\":\"46895528\",\"name\":\"Weinan Song\"},{\"authorId\":\"1838422\",\"name\":\"W. Zhang\"},{\"authorId\":\"2774212\",\"name\":\"Tianwei Xing\"},{\"authorId\":\"2223005\",\"name\":\"Jeng-Hau Lin\"},{\"authorId\":\"1702254\",\"name\":\"M. Srivastava\"},{\"authorId\":\"145504425\",\"name\":\"Rajesh K. Gupta\"},{\"authorId\":\"38554991\",\"name\":\"Z. Zhang\"}],\"doi\":\"10.1145/3020078.3021741\",\"intent\":[],\"isInfluential\":false,\"paperId\":\"95355936980ff7aa401c59265f1475c78999f788\",\"title\":\"Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs\",\"url\":\"https://www.semanticscholar.org/paper/95355936980ff7aa401c59265f1475c78999f788\",\"venue\":\"FPGA\",\"year\":2017}],\"title\":\"Accelerated Inference Framework of Sparse Neural Network Based on Nested Bitmask Structure\",\"topics\":[{\"topic\":\"Mask (computing)\",\"topicId\":\"5284\",\"url\":\"https://www.semanticscholar.org/topic/5284\"},{\"topic\":\"Sparse\",\"topicId\":\"16838\",\"url\":\"https://www.semanticscholar.org/topic/16838\"},{\"topic\":\"Artificial neural network\",\"topicId\":\"6213\",\"url\":\"https://www.semanticscholar.org/topic/6213\"}],\"url\":\"https://www.semanticscholar.org/paper/3d4422393e29444d4f650c893a9b4ebeca9f24c3\",\"venue\":\"IJCAI\",\"year\":2019}\n"