
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003696                       # Number of seconds simulated
sim_ticks                                  3696373902                       # Number of ticks simulated
final_tick                               530662737087                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152655                       # Simulator instruction rate (inst/s)
host_op_rate                                   192736                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 279095                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891132                       # Number of bytes of host memory used
host_seconds                                 13244.12                       # Real time elapsed on the host
sim_insts                                  2021780476                       # Number of instructions simulated
sim_ops                                    2552613888                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       338688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        86528                       # Number of bytes read from this memory
system.physmem.bytes_read::total               429056                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       118400                       # Number of bytes written to this memory
system.physmem.bytes_written::total            118400                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2646                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          676                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3352                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             925                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  925                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       484799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     91627094                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       554057                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     23408887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               116074837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       484799                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       554057                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1038856                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32031392                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32031392                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32031392                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       484799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     91627094                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       554057                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     23408887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              148106229                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8864207                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3126311                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2541705                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214568                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1274242                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1213500                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          327980                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9184                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3127475                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17314005                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3126311                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1541480                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3805218                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1149423                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        727923                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1531127                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92020                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8590798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.491027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.301419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4785580     55.71%     55.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          334436      3.89%     59.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269842      3.14%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653309      7.60%     70.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          177983      2.07%     72.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          227213      2.64%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          164388      1.91%     76.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92841      1.08%     78.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1885206     21.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8590798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.352689                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.953249                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3273903                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       708742                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3657514                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25178                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        925459                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       532526                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4786                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20697539                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10629                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        925459                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3515037                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         156442                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       197577                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3435745                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       360536                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19963447                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3185                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        149153                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       112062                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          567                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27937068                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93179432                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93179432                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10867758                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4163                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2385                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           991421                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1869119                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       948960                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14954                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       274935                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18864219                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4013                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14955671                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30732                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6555189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20044037                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          709                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8590798                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.740894                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886736                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3051298     35.52%     35.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1834527     21.35%     56.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1182061     13.76%     70.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       887520     10.33%     80.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       765196      8.91%     89.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       395022      4.60%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339807      3.96%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63210      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        72157      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8590798                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87842     70.63%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18561     14.92%     85.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17964     14.44%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12459609     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212589      1.42%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1483526      9.92%     94.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       798294      5.34%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14955671                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.687198                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             124368                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008316                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38657236                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25423482                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14571158                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15080039                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56370                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       745761                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          315                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       246345                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        925459                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          73184                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8582                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18868232                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        40584                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1869119                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       948960                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2361                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7609                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       125862                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       122743                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248605                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14715597                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392215                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240070                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2168581                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2076158                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            776366                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.660114                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14580912                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14571158                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9493141                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26812995                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.643820                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354050                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6587640                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214479                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7665339                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.602113                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.134753                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3042512     39.69%     39.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2097420     27.36%     67.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       852842     11.13%     78.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479378      6.25%     84.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       391102      5.10%     89.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       156808      2.05%     91.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       188039      2.45%     94.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95084      1.24%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       362154      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7665339                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       362154                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26171565                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38662852                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4665                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 273409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886421                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886421                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.128132                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.128132                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66187737                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20137194                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19095516                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8864207                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3318592                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2710451                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       222797                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1409980                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1305930                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          343052                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9884                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3435331                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18033277                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3318592                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1648982                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3910393                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1159531                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        553832                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1673639                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87929                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8834488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.524252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.335108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4924095     55.74%     55.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          321562      3.64%     59.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          481955      5.46%     64.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          331752      3.76%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          232734      2.63%     71.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          227286      2.57%     73.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          138285      1.57%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          291878      3.30%     78.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1884941     21.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8834488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374381                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.034393                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3532592                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       578558                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3733990                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        54643                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        934704                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       556331                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21602314                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1179                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        934704                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3733419                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          51660                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       241765                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3583771                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       289165                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20948097                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        119738                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        99181                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     29381950                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     97519136                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     97519136                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     18044432                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11337491                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3777                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1800                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           864861                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1923957                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       980629                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11696                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       381276                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19508862                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3594                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15565145                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31041                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6526444                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19995594                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8834488                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761862                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.909513                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3189877     36.11%     36.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1727935     19.56%     55.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1318070     14.92%     70.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       849082      9.61%     80.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       831791      9.42%     89.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       409778      4.64%     94.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       360087      4.08%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65696      0.74%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        82172      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8834488                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          84634     71.64%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16748     14.18%     85.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16757     14.18%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     13022944     83.67%     83.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       196418      1.26%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1793      0.01%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1532055      9.84%     94.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       811935      5.22%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15565145                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.755955                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             118139                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007590                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     40113954                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     26038944                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15134296                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15683284                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        48967                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       751328                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          605                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       234811                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        934704                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26858                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5225                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19512460                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        76269                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1923957                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       980629                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1800                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4423                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       135335                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121264                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       256599                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15279845                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1431212                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       285296                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2225520                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2170988                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            794308                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.723769                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15141106                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15134296                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9806554                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27867683                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.707349                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351897                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10491840                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12932732                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6579737                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       224398                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7899784                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.637099                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.168962                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3059030     38.72%     38.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2244030     28.41%     67.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       845643     10.70%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       474534      6.01%     83.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       406493      5.15%     88.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       181609      2.30%     91.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       175156      2.22%     93.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       117451      1.49%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       395838      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7899784                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10491840                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12932732                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1918447                       # Number of memory references committed
system.switch_cpus1.commit.loads              1172629                       # Number of loads committed
system.switch_cpus1.commit.membars               1794                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1876337                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11642858                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       267489                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       395838                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            27016415                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39960278                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1786                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  29719                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10491840                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12932732                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10491840                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.844867                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.844867                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.183619                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.183619                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68628033                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       21057474                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19845424                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3588                       # number of misc regfile writes
system.l20.replacements                          2660                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          316085                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6756                       # Sample count of references to valid blocks.
system.l20.avg_refs                         46.785820                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           38.309211                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.655422                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   988.483895                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3057.551473                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009353                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002846                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.241329                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.746473                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         4675                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4675                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1491                       # number of Writeback hits
system.l20.Writeback_hits::total                 1491                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         4675                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4675                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         4675                       # number of overall hits
system.l20.overall_hits::total                   4675                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2646                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2660                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2646                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2660                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2646                       # number of overall misses
system.l20.overall_misses::total                 2660                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1278289                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    240833209                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      242111498                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1278289                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    240833209                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       242111498                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1278289                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    240833209                       # number of overall miss cycles
system.l20.overall_miss_latency::total      242111498                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7321                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7335                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1491                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1491                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7321                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7335                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7321                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7335                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.361426                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.362645                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.361426                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.362645                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.361426                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.362645                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 91306.357143                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 91017.841648                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 91019.360150                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 91306.357143                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 91017.841648                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 91019.360150                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 91306.357143                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 91017.841648                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 91019.360150                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 517                       # number of writebacks
system.l20.writebacks::total                      517                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2646                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2660                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2646                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2660                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2646                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2660                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1174285                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    221152007                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    222326292                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1174285                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    221152007                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    222326292                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1174285                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    221152007                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    222326292                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.361426                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.362645                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.361426                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.362645                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.361426                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.362645                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 83877.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83579.745654                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 83581.312782                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 83877.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 83579.745654                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 83581.312782                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 83877.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 83579.745654                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 83581.312782                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           692                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          237198                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4788                       # Sample count of references to valid blocks.
system.l21.avg_refs                         49.540100                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.967530                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   335.563531                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3632.468939                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003898                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.081925                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.886833                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         2861                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2861                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             933                       # number of Writeback hits
system.l21.Writeback_hits::total                  933                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         2861                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2861                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         2861                       # number of overall hits
system.l21.overall_hits::total                   2861                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          676                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  692                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          676                       # number of demand (read+write) misses
system.l21.demand_misses::total                   692                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          676                       # number of overall misses
system.l21.overall_misses::total                  692                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1132405                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     58374766                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       59507171                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1132405                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     58374766                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        59507171                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1132405                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     58374766                       # number of overall miss cycles
system.l21.overall_miss_latency::total       59507171                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3537                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3553                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          933                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              933                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3537                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3553                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3537                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3553                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.191122                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.194765                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.191122                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.194765                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.191122                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.194765                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 70775.312500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 86353.204142                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 85993.021676                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 70775.312500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 86353.204142                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 85993.021676                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 70775.312500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 86353.204142                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 85993.021676                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 408                       # number of writebacks
system.l21.writebacks::total                      408                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          676                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             692                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          676                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              692                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          676                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             692                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1008375                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     53142480                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     54150855                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1008375                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     53142480                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     54150855                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1008375                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     53142480                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     54150855                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.191122                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.194765                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.191122                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.194765                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.191122                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.194765                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 63023.437500                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78613.136095                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 78252.680636                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 63023.437500                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 78613.136095                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 78252.680636                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 63023.437500                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 78613.136095                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 78252.680636                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.960733                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001538728                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015168.466801                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.960733                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022373                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796411                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1531111                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1531111                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1531111                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1531111                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1531111                       # number of overall hits
system.cpu0.icache.overall_hits::total        1531111                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1472876                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1472876                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1472876                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1472876                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1472876                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1472876                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1531127                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1531127                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1531127                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1531127                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1531127                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1531127                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 92054.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 92054.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 92054.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 92054.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 92054.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 92054.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1292289                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1292289                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1292289                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1292289                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1292289                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1292289                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92306.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 92306.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 92306.357143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 92306.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 92306.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 92306.357143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7321                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164720596                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7577                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21739.553385                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.490554                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.509446                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.873010                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.126990                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1056920                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1056920                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2230                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2230                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1756230                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1756230                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1756230                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1756230                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16088                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16088                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16088                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16088                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16088                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16088                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    826377455                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    826377455                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    826377455                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    826377455                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    826377455                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    826377455                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1073008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1073008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1772318                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1772318                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1772318                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1772318                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014993                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014993                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009077                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009077                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009077                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009077                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 51366.077511                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51366.077511                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 51366.077511                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 51366.077511                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 51366.077511                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 51366.077511                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1491                       # number of writebacks
system.cpu0.dcache.writebacks::total             1491                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8767                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8767                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8767                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8767                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8767                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8767                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7321                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7321                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7321                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7321                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7321                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7321                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    279291638                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    279291638                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    279291638                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    279291638                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    279291638                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    279291638                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006823                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006823                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004131                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004131                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004131                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004131                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38149.383691                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38149.383691                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 38149.383691                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38149.383691                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 38149.383691                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38149.383691                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.967496                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002969906                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2170930.532468                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.967496                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025589                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740333                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1673620                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1673620                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1673620                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1673620                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1673620                       # number of overall hits
system.cpu1.icache.overall_hits::total        1673620                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1328485                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1328485                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1328485                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1328485                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1328485                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1328485                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1673639                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1673639                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1673639                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1673639                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1673639                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1673639                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 69920.263158                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69920.263158                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 69920.263158                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69920.263158                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 69920.263158                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69920.263158                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1148698                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1148698                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1148698                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1148698                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1148698                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1148698                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 71793.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71793.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 71793.625000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71793.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 71793.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71793.625000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3537                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148205050                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3793                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              39073.306090                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   215.667123                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    40.332877                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.842450                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.157550                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1089706                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1089706                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       742231                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        742231                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1796                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1796                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1794                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1794                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1831937                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1831937                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1831937                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1831937                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7130                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7130                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7130                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7130                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7130                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7130                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    239102350                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    239102350                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    239102350                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    239102350                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    239102350                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    239102350                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1096836                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1096836                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       742231                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       742231                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1839067                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1839067                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1839067                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1839067                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006501                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006501                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003877                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003877                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003877                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003877                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33534.691445                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33534.691445                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33534.691445                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33534.691445                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33534.691445                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33534.691445                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          933                       # number of writebacks
system.cpu1.dcache.writebacks::total              933                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3593                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3593                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3593                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3593                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3593                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3593                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3537                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3537                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3537                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3537                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3537                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3537                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     80319610                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     80319610                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     80319610                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     80319610                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     80319610                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     80319610                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001923                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001923                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001923                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001923                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22708.399774                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22708.399774                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22708.399774                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22708.399774                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22708.399774                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22708.399774                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
