timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use NMOS_4T_77406006_X2_Y1_1680520031_1680520035 NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0 1 0 860 0 1 1512
use NMOS_4T_77406006_X2_Y1_1680520031_1680520035 NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1 1 0 172 0 1 1512
use NMOS_S_74334133_X2_Y1_1680520032_1680520035 NMOS_S_74334133_X2_Y1_1680520032_1680520035_0 1 0 0 0 -1 1512
use INV_46031338_PG0_0_0_1680520029_1680520035 INV_46031338_PG0_0_0_1680520029_1680520035_0 1 0 3096 0 1 0
use SCM_PMOS_23436893_X2_Y1_1680520033_1680520035 SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0 1 0 688 0 -1 1512
use STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035 STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0 -1 0 3096 0 1 0
node "m1_2720_1484#" 2 375.476 2720 1484 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37296 1444 7168 480 0 0 0 0 0 0 0 0
node "m1_1172_1316#" 4 290.116 1172 1316 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 58912 2440 21280 984 0 0 0 0 0 0 0 0
node "m1_602_1568#" 2 321.875 602 1568 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21056 864 15344 772 38080 796 0 0 0 0 0 0
node "m1_688_1652#" 1 101.655 688 1652 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19264 800 0 0 0 0 0 0 0 0 0 0
node "m1_312_1400#" 1 163.356 312 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 17696 744 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_312_1400#" "m1_688_1652#" 5.23362
cap "m1_312_1400#" "m1_602_1568#" 21.1161
cap "m1_1172_1316#" "m1_602_1568#" 128.516
cap "m1_312_1400#" "m1_1172_1316#" 1.24446
cap "m1_2720_1484#" "m1_602_1568#" 0.0220402
cap "m1_2720_1484#" "m1_1172_1316#" 8.29781
cap "m1_688_1652#" "m1_602_1568#" 177.439
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_200_252#" 1.47505
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_200_252#" "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_200_252#" 0.961339
cap "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_200_252#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" 0.334447
cap "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_200_252#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" 42.0989
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_200_252#" "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" 0.28627
cap "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" 9.84008
cap "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" 15.2973
cap "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/w_0_0#" "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_200_252#" 36.736
cap "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" 92.047
cap "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/w_0_0#" 330.962
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" -0.231481
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_200_252#" 1.92268
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" 0.0750773
cap "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/w_0_0#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_200_252#" 0.247309
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" 66.5628
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" 1.35298
cap "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/w_0_0#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" 3.21635
cap "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/w_0_0#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" 35.8658
cap "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/w_0_0#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" 37.9748
cap "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_200_252#" 1.63885
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" -31.2972
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" 0.229814
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" 38.7686
cap "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" 21.7723
cap "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" 20.5808
cap "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" 18.5956
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" 0.00717368
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" 0.477425
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" 0.00053843
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" 0.0640868
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" 19.5949
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" 21.306
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" 0.759954
cap "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" 2.62843
cap "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/w_0_0#" 268.5
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/w_0_0#" 9.75567
cap "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_200_252#" 0.466924
cap "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/w_0_0#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" 68.4695
cap "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/w_0_0#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" 69.1915
cap "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_147_483#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520029_1680520035_0/a_230_483#" 1.17279
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520029_1680520035_0/a_230_483#" 0.0167728
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_147_483#" 70.4011
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_147_483#" -20.7797
cap "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/m1_1000_560#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520029_1680520035_0/a_230_483#" 0.163411
cap "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520029_1680520035_0/a_230_483#" 0.0050036
cap "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/m1_1000_560#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_147_483#" 2.18449
cap "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_147_483#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" 9.58949
cap "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/m1_1000_560#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" 0.570709
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" 27.7735
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" 3.55589
cap "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" 1.96146
cap "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_200_252#" 0.281699
cap "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" 19.3503
cap "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" 0.463694
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" 3.45751
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" 39.6524
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_200_252#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" 19.7858
cap "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" 11.413
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_200_252#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" 2.58798
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" 2.97475
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" 67.1606
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_200_252#" 14.8709
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_200_252#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" 0.247499
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" 282.772
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_200_252#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_200_252#" 37.6851
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" 302.89
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_200_252#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" 10.0742
cap "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/w_0_0#" 5.48313
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_200_252#" 14.6839
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_200_252#" 8.16484
cap "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/w_0_0#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" 53.8669
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/w_0_0#" 63.558
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/w_0_0#" 155.983
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_200_252#" "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/w_0_0#" 6.6015
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_200_252#" "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_200_252#" 0.961339
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/m1_312_1400#" 0.118647
cap "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" 0.00573104
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" 2.13552
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" 11.7578
cap "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/w_0_0#" "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" 11.2316
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" 1.22747
cap "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" 21.1911
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" 128.882
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_200_252#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" 1.42181
cap "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/w_0_0#" 6.00585
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" 8.0284
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_200_252#" 0.365324
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" -9.00411
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" 101.251
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520029_1680520035_0/a_230_483#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" 4.98345
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" 0.00325236
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_200_252#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" 0.365324
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" 1.78223
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" 1.89461
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_200_252#" 7.58924
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" 0.613858
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" 20.1189
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" 3.1515
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" 162.138
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" 97.7766
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_200_252#" 18.7652
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" 0.159704
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/w_0_0#" 0.0602876
cap "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_200_252#" 2.54126
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_200_252#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" 2.32421
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" -4.22391
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" 30.4986
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520029_1680520035_0/a_230_483#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" 0.157264
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/w_0_0#" 77.0654
cap "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/m1_1000_560#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520029_1680520035_0/a_230_483#" 1.07891
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520029_1680520035_0/a_230_483#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" 2.85537
cap "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/m1_1000_560#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" 3.14432
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" 39.2329
cap "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_147_483#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" -9.63433
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520029_1680520035_0/a_230_483#" 57.1435
cap "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/m1_1000_560#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" 0.217705
cap "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" 1.10884
cap "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_230_483#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_147_483#" 0.0729615
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520029_1680520035_0/a_230_483#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" 61.1596
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" 344.183
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520029_1680520035_0/a_230_483#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_147_483#" 0.227665
cap "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/NMOS_S_74334133_X2_Y1_1680520028_1680520030_1680520035_1/a_147_483#" 34.5578
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_241_1232#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" 10.8552
cap "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_241_1232#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" 4.41027
merge "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/VSUBS" "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/VSUBS" "INV_46031338_PG0_0_0_1680520029_1680520035_0/VSUBS"
merge "INV_46031338_PG0_0_0_1680520029_1680520035_0/VSUBS" "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#"
merge "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_147_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_241_1232#"
merge "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_241_1232#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_241_1232#"
merge "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_241_1232#" "VSUBS"
merge "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520030_1680520035_0/w_0_0#" "INV_46031338_PG0_0_0_1680520029_1680520035_0/PMOS_S_33331942_X2_Y1_1680520029_1680520029_1680520035_0/w_0_0#" -886.192 0 0 0 0 0 -3024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/m1_1000_560#" "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/a_402_483#" -1126.56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 -3584 -240 0 0 0 0 0 0 0 0
merge "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/a_402_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#"
merge "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_230_483#" "m1_1172_1316#"
merge "SCM_PMOS_23436893_X2_Y1_1680520033_1680520035_0/a_200_252#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" -1025.99 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1904 -180 -1792 -176 0 0 0 0 0 0 0 0
merge "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_230_483#" "m1_602_1568#"
merge "NMOS_S_74334133_X2_Y1_1680520032_1680520035_0/a_230_483#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_147_483#" -949.384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10976 -904 0 0 0 0 0 0 0 0 0 0
merge "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_1/a_147_483#" "m1_312_1400#"
merge "m1_312_1400#" "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#"
merge "NMOS_4T_77406006_X2_Y1_1680520031_1680520035_0/a_147_483#" "m1_688_1652#"
merge "INV_46031338_PG0_0_0_1680520029_1680520035_0/m1_226_560#" "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/m1_312_1400#" -1265.24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0
merge "STAGE2_INV_90501218_PG0_0_0_1680520030_1680520035_0/m1_312_1400#" "m1_2720_1484#"
