;redcode
;assert 1
	SPL 0, -202
	CMP -307, <-122
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB 3, 0
	JMZ -307, @-182
	ADD 0, @20
	CMP 92, @200
	SUB -7, <-126
	ADD #270, 1
	JMZ -7, @-126
	CMP -16, <-80
	DAT #-1, #-20
	SPL <0, 90
	SPL <0, 90
	SPL <121, 106
	ADD 10, 70
	SUB 126, @101
	SPL <121, 103
	JMZ <501, 107
	MOV @-127, 100
	SLT -16, <-80
	MOV @-127, 100
	CMP -16, <-80
	ADD 10, 70
	SUB @0, 90
	SUB 30, 1
	SUB 30, 1
	CMP #12, @-2
	CMP #12, @-2
	SLT 100, 9
	SUB @121, 106
	SPL -200, 600
	SUB @1, 2
	ADD 312, @10
	ADD 312, @10
	SUB -200, 600
	SPL 0, -202
	SUB -200, 600
	SUB -200, 600
	SPL 0, -202
	MOV 92, @200
	MOV -1, <-20
	SUB #12, @-2
	SLT 100, 9
	SUB 0, 100
	CMP -307, <-122
	MOV -1, <-20
	SPL 0, -202
	CMP -307, <-122
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB 3, 0
